//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_89
.address_size 64

	// .globl	triton__0d1d2d3d4d5d6de7de
.extern .shared .align 1 .b8 global_smem[];

.visible .entry triton__0d1d2d3d4d5d6de7de(
	.param .u64 triton__0d1d2d3d4d5d6de7de_param_0,
	.param .u64 triton__0d1d2d3d4d5d6de7de_param_1,
	.param .u64 triton__0d1d2d3d4d5d6de7de_param_2,
	.param .u64 triton__0d1d2d3d4d5d6de7de_param_3,
	.param .u64 triton__0d1d2d3d4d5d6de7de_param_4,
	.param .u64 triton__0d1d2d3d4d5d6de7de_param_5,
	.param .u32 triton__0d1d2d3d4d5d6de7de_param_6,
	.param .u32 triton__0d1d2d3d4d5d6de7de_param_7
)
.maxntid 128, 1, 1
{
	.reg .pred 	%p<68>;
	.reg .b16 	%rs<81>;
	.reg .b32 	%r<254>;
	.reg .f32 	%f<193>;
	.reg .b64 	%rd<30>;
	.loc	1 18 0
$L__func_begin0:
	.loc	1 18 0

	ld.param.u64 	%rd13, [triton__0d1d2d3d4d5d6de7de_param_0];
	ld.param.u64 	%rd14, [triton__0d1d2d3d4d5d6de7de_param_1];
$L__tmp0:
	.loc	1 22 44
	mov.u32 	%r175, %tid.x;
	ld.param.u64 	%rd15, [triton__0d1d2d3d4d5d6de7de_param_2];
	bfe.u32 	%r176, %r175, 5, 2;
	ld.param.u64 	%rd16, [triton__0d1d2d3d4d5d6de7de_param_3];
	.loc	1 25 44
	shl.b32 	%r177, %r175, 3;
	ld.param.u64 	%rd17, [triton__0d1d2d3d4d5d6de7de_param_4];
	and.b32  	%r178, %r177, 248;
	ld.param.u64 	%rd18, [triton__0d1d2d3d4d5d6de7de_param_5];
	and.b32  	%r179, %r175, 127;
	.loc	1 21 28
	mov.u32 %r1, %ctaid.y;
	.loc	1 21 33
	shl.b32 	%r180, %r1, 2;
	.loc	1 22 23
	or.b32  	%r181, %r180, %r176;
	.loc	1 24 28
	mov.u32 %r2, %ctaid.x;
	.loc	1 24 33
	shl.b32 	%r182, %r2, 8;
	.loc	1 25 23
	or.b32  	%r183, %r182, %r178;
	or.b32  	%r184, %r182, %r179;
	or.b32  	%r185, %r184, 128;
	.loc	1 26 21
	setp.lt.s32 	%p56, %r183, 256;
	setp.lt.s32 	%p57, %r184, 256;
	setp.lt.s32 	%p58, %r185, 256;
	.loc	1 27 20
	shr.s32 	%r187, %r181, 31;
	shr.u32 	%r188, %r187, 22;
	add.s32 	%r189, %r181, %r188;
	shr.s32 	%r190, %r189, 10;
	shr.s32 	%r192, %r180, 31;
	shr.u32 	%r193, %r192, 22;
	add.s32 	%r194, %r180, %r193;
	shr.s32 	%r195, %r194, 10;
	.loc	1 27 28
	shr.u32 	%r196, %r190, 30;
	add.s32 	%r197, %r190, %r196;
	and.b32  	%r198, %r197, -4;
	sub.s32 	%r199, %r190, %r198;
	.loc	1 29 20
	shr.u32 	%r200, %r187, 20;
	add.s32 	%r201, %r181, %r200;
	bfe.s32 	%r202, %r1, 29, 1;
	shr.u32 	%r203, %r202, 20;
	add.s32 	%r204, %r180, %r203;
	and.b32  	%r205, %r201, 16773120;
	sub.s32 	%r206, %r181, %r205;
	and.b32  	%r207, %r189, 16776192;
	sub.s32 	%r208, %r181, %r207;
	and.b32  	%r209, %r194, -1024;
	sub.s32 	%r210, %r180, %r209;
	.loc	1 37 18
	setp.lt.s32 	%p59, %r199, 2;
	.loc	1 40 19
	setp.gt.s32 	%p60, %r183, 255;
	.loc	1 41 18
	and.pred  	%p61, %p60, %p59;
	.loc	1 42 40
	shl.b32 	%r211, %r206, 8;
	.loc	1 42 54
	shl.b32 	%r212, %r201, 7;
	and.b32  	%r213, %r212, -524288;
	.loc	1 42 36
	add.s32 	%r214, %r213, %r211;
	.loc	1 42 47
	add.s32 	%r215, %r214, %r183;
	.loc	1 42 30
	mul.wide.s32 	%rd19, %r215, 2;
	add.s64 	%rd1, %rd13, %rd19;
	mov.b32 	%r7, 0;
	mov.pred 	%p1, 0;
	.loc	1 42 60
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r3, %r7;
	@!%p1 mov.u32 %r4, %r7;
	@!%p1 mov.u32 %r5, %r7;
	@!%p1 mov.u32 %r6, %r7;
	cvt.u16.u32 	%rs1, %r3;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs2}, %r3; }
	cvt.u16.u32 	%rs3, %r4;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs4}, %r4; }
	cvt.u16.u32 	%rs5, %r5;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs6}, %r5; }
	cvt.u16.u32 	%rs7, %r6;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs8}, %r6; }
	.loc	1 42 118
	cvt.f32.bf16 %r11, %rs1;
	mov.b32 	%f1, %r11;
	cvt.f32.bf16 %r12, %rs2;
	mov.b32 	%f2, %r12;
	cvt.f32.bf16 %r13, %rs3;
	mov.b32 	%f3, %r13;
	cvt.f32.bf16 %r14, %rs4;
	mov.b32 	%f4, %r14;
	cvt.f32.bf16 %r15, %rs5;
	mov.b32 	%f5, %r15;
	cvt.f32.bf16 %r16, %rs6;
	mov.b32 	%f6, %r16;
	cvt.f32.bf16 %r17, %rs7;
	mov.b32 	%f7, %r17;
	cvt.f32.bf16 %r18, %rs8;
	mov.b32 	%f8, %r18;
	.loc	1 0 0
	selp.f32 	%f9, %f1, 0f00000000, %p61;
	selp.f32 	%f10, %f2, 0f00000000, %p61;
	selp.f32 	%f11, %f3, 0f00000000, %p61;
	selp.f32 	%f12, %f4, 0f00000000, %p61;
	selp.f32 	%f13, %f5, 0f00000000, %p61;
	selp.f32 	%f14, %f6, 0f00000000, %p61;
	selp.f32 	%f15, %f7, 0f00000000, %p61;
	selp.f32 	%f16, %f8, 0f00000000, %p61;
	.loc	1 47 68
	and.pred  	%p6, %p56, %p59;
	.loc	1 47 61
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p6 ld.global.L1::evict_last.v4.b32 { %r19, %r20, %r21, %r22 }, [ %rd1 + 0 ];
	@!%p6 mov.u32 %r19, %r7;
	@!%p6 mov.u32 %r20, %r7;
	@!%p6 mov.u32 %r21, %r7;
	@!%p6 mov.u32 %r22, %r7;
	cvt.u16.u32 	%rs9, %r19;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs10}, %r19; }
	cvt.u16.u32 	%rs11, %r20;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs12}, %r20; }
	cvt.u16.u32 	%rs13, %r21;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs14}, %r21; }
	cvt.u16.u32 	%rs15, %r22;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs16}, %r22; }
	.loc	1 47 119
	cvt.f32.bf16 %r27, %rs9;
	mov.b32 	%f17, %r27;
	cvt.f32.bf16 %r28, %rs10;
	mov.b32 	%f18, %r28;
	cvt.f32.bf16 %r29, %rs11;
	mov.b32 	%f19, %r29;
	cvt.f32.bf16 %r30, %rs12;
	mov.b32 	%f20, %r30;
	cvt.f32.bf16 %r31, %rs13;
	mov.b32 	%f21, %r31;
	cvt.f32.bf16 %r32, %rs14;
	mov.b32 	%f22, %r32;
	cvt.f32.bf16 %r33, %rs15;
	mov.b32 	%f23, %r33;
	cvt.f32.bf16 %r34, %rs16;
	mov.b32 	%f24, %r34;
	.loc	1 48 41
	shl.b32 	%r216, %r208, 8;
	.loc	1 48 37
	add.s32 	%r217, %r216, %r183;
	.loc	1 48 31
	mul.wide.s32 	%rd20, %r217, 2;
	add.s64 	%rd3, %rd14, %rd20;
	.loc	1 48 47
	mov.u32 %r35, 0x0;
	mov.u32 %r36, 0x0;
	mov.u32 %r37, 0x0;
	mov.u32 %r38, 0x0;
	@%p6 ld.global.L1::evict_last.v4.b32 { %r35, %r36, %r37, %r38 }, [ %rd3 + 0 ];
	@!%p6 mov.u32 %r35, %r7;
	@!%p6 mov.u32 %r36, %r7;
	@!%p6 mov.u32 %r37, %r7;
	@!%p6 mov.u32 %r38, %r7;
	cvt.u16.u32 	%rs17, %r35;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs18}, %r35; }
	cvt.u16.u32 	%rs19, %r36;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs20}, %r36; }
	cvt.u16.u32 	%rs21, %r37;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs22}, %r37; }
	cvt.u16.u32 	%rs23, %r38;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs24}, %r38; }
	.loc	1 48 105
	cvt.f32.bf16 %r43, %rs17;
	mov.b32 	%f25, %r43;
	cvt.f32.bf16 %r44, %rs18;
	mov.b32 	%f26, %r44;
	cvt.f32.bf16 %r45, %rs19;
	mov.b32 	%f27, %r45;
	cvt.f32.bf16 %r46, %rs20;
	mov.b32 	%f28, %r46;
	cvt.f32.bf16 %r47, %rs21;
	mov.b32 	%f29, %r47;
	cvt.f32.bf16 %r48, %rs22;
	mov.b32 	%f30, %r48;
	cvt.f32.bf16 %r49, %rs23;
	mov.b32 	%f31, %r49;
	cvt.f32.bf16 %r50, %rs24;
	mov.b32 	%f32, %r50;
	.loc	1 51 20
	setp.gt.s32 	%p62, %r183, 127;
	.loc	1 52 20
	and.pred  	%p63, %p62, %p59;
	.loc	1 53 40
	add.s32 	%r218, %r183, -128;
	.loc	1 53 57
	add.s32 	%r219, %r214, %r218;
	.loc	1 53 31
	mul.wide.s32 	%rd21, %r219, 2;
	add.s64 	%rd4, %rd13, %rd21;
	.loc	1 53 78
	and.pred  	%p16, %p56, %p63;
	.loc	1 53 70
	mov.u32 %r51, 0x0;
	mov.u32 %r52, 0x0;
	mov.u32 %r53, 0x0;
	mov.u32 %r54, 0x0;
	@%p16 ld.global.L1::evict_last.v4.b32 { %r51, %r52, %r53, %r54 }, [ %rd4 + 0 ];
	@!%p16 mov.u32 %r51, %r7;
	@!%p16 mov.u32 %r52, %r7;
	@!%p16 mov.u32 %r53, %r7;
	@!%p16 mov.u32 %r54, %r7;
	cvt.u16.u32 	%rs25, %r51;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs26}, %r51; }
	cvt.u16.u32 	%rs27, %r52;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs28}, %r52; }
	cvt.u16.u32 	%rs29, %r53;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs30}, %r53; }
	cvt.u16.u32 	%rs31, %r54;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs32}, %r54; }
	.loc	1 53 129
	cvt.f32.bf16 %r59, %rs25;
	xor.b32  	%r220, %r59, -2147483648;
	mov.b32 	%f33, %r220;
	cvt.f32.bf16 %r60, %rs26;
	xor.b32  	%r221, %r60, -2147483648;
	mov.b32 	%f34, %r221;
	cvt.f32.bf16 %r61, %rs27;
	xor.b32  	%r222, %r61, -2147483648;
	mov.b32 	%f35, %r222;
	cvt.f32.bf16 %r62, %rs28;
	xor.b32  	%r223, %r62, -2147483648;
	mov.b32 	%f36, %r223;
	cvt.f32.bf16 %r63, %rs29;
	xor.b32  	%r224, %r63, -2147483648;
	mov.b32 	%f37, %r224;
	cvt.f32.bf16 %r64, %rs30;
	xor.b32  	%r225, %r64, -2147483648;
	mov.b32 	%f38, %r225;
	cvt.f32.bf16 %r65, %rs31;
	xor.b32  	%r226, %r65, -2147483648;
	mov.b32 	%f39, %r226;
	cvt.f32.bf16 %r66, %rs32;
	xor.b32  	%r227, %r66, -2147483648;
	mov.b32 	%f40, %r227;
	.loc	1 54 46
	add.s32 	%r228, %r218, %r216;
	.loc	1 54 31
	mul.wide.s32 	%rd22, %r228, 2;
	add.s64 	%rd5, %rd15, %rd22;
	.loc	1 54 56
	mov.u32 %r67, 0x0;
	mov.u32 %r68, 0x0;
	mov.u32 %r69, 0x0;
	mov.u32 %r70, 0x0;
	@%p16 ld.global.L1::evict_last.v4.b32 { %r67, %r68, %r69, %r70 }, [ %rd5 + 0 ];
	@!%p16 mov.u32 %r67, %r7;
	@!%p16 mov.u32 %r68, %r7;
	@!%p16 mov.u32 %r69, %r7;
	@!%p16 mov.u32 %r70, %r7;
	cvt.u16.u32 	%rs33, %r67;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs34}, %r67; }
	cvt.u16.u32 	%rs35, %r68;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs36}, %r68; }
	cvt.u16.u32 	%rs37, %r69;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs38}, %r69; }
	cvt.u16.u32 	%rs39, %r70;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs40}, %r70; }
	.loc	1 54 115
	cvt.f32.bf16 %r75, %rs33;
	mov.b32 	%f41, %r75;
	cvt.f32.bf16 %r76, %rs34;
	mov.b32 	%f42, %r76;
	cvt.f32.bf16 %r77, %rs35;
	mov.b32 	%f43, %r77;
	cvt.f32.bf16 %r78, %rs36;
	mov.b32 	%f44, %r78;
	cvt.f32.bf16 %r79, %rs37;
	mov.b32 	%f45, %r79;
	cvt.f32.bf16 %r80, %rs38;
	mov.b32 	%f46, %r80;
	cvt.f32.bf16 %r81, %rs39;
	mov.b32 	%f47, %r81;
	cvt.f32.bf16 %r82, %rs40;
	mov.b32 	%f48, %r82;
	.loc	1 56 13
	fma.rn.f32 	%f49, %f33, %f41, 0f00000000;
	fma.rn.f32 	%f50, %f34, %f42, 0f00000000;
	fma.rn.f32 	%f51, %f35, %f43, 0f00000000;
	fma.rn.f32 	%f52, %f36, %f44, 0f00000000;
	fma.rn.f32 	%f53, %f37, %f45, 0f00000000;
	fma.rn.f32 	%f54, %f38, %f46, 0f00000000;
	fma.rn.f32 	%f55, %f39, %f47, 0f00000000;
	fma.rn.f32 	%f56, %f40, %f48, 0f00000000;
	.loc	1 0 0
	selp.f32 	%f57, %f49, 0f00000000, %p63;
	selp.f32 	%f58, %f50, 0f00000000, %p63;
	selp.f32 	%f59, %f51, 0f00000000, %p63;
	selp.f32 	%f60, %f52, 0f00000000, %p63;
	selp.f32 	%f61, %f53, 0f00000000, %p63;
	selp.f32 	%f62, %f54, 0f00000000, %p63;
	selp.f32 	%f63, %f55, 0f00000000, %p63;
	selp.f32 	%f64, %f56, 0f00000000, %p63;
	.loc	1 60 20
	fma.rn.f32 	%f65, %f17, %f25, %f57;
	fma.rn.f32 	%f66, %f18, %f26, %f58;
	fma.rn.f32 	%f67, %f19, %f27, %f59;
	fma.rn.f32 	%f68, %f20, %f28, %f60;
	fma.rn.f32 	%f69, %f21, %f29, %f61;
	fma.rn.f32 	%f70, %f22, %f30, %f62;
	fma.rn.f32 	%f71, %f23, %f31, %f63;
	fma.rn.f32 	%f72, %f24, %f32, %f64;
	.loc	1 61 19
	setp.lt.s32 	%p64, %r183, 128;
	.loc	1 62 20
	and.pred  	%p26, %p64, %p59;
	.loc	1 63 37
	add.s32 	%r229, %r183, 128;
	.loc	1 63 54
	add.s32 	%r230, %r214, %r229;
	.loc	1 63 31
	mul.wide.s32 	%rd23, %r230, 2;
	add.s64 	%rd6, %rd13, %rd23;
	.loc	1 63 67
	mov.u32 %r83, 0x0;
	mov.u32 %r84, 0x0;
	mov.u32 %r85, 0x0;
	mov.u32 %r86, 0x0;
	@%p26 ld.global.L1::evict_last.v4.b32 { %r83, %r84, %r85, %r86 }, [ %rd6 + 0 ];
	@!%p26 mov.u32 %r83, %r7;
	@!%p26 mov.u32 %r84, %r7;
	@!%p26 mov.u32 %r85, %r7;
	@!%p26 mov.u32 %r86, %r7;
	cvt.u16.u32 	%rs41, %r83;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs42}, %r83; }
	cvt.u16.u32 	%rs43, %r84;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs44}, %r84; }
	cvt.u16.u32 	%rs45, %r85;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs46}, %r85; }
	cvt.u16.u32 	%rs47, %r86;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs48}, %r86; }
	.loc	1 63 126
	cvt.f32.bf16 %r91, %rs41;
	mov.b32 	%f73, %r91;
	cvt.f32.bf16 %r92, %rs42;
	mov.b32 	%f74, %r92;
	cvt.f32.bf16 %r93, %rs43;
	mov.b32 	%f75, %r93;
	cvt.f32.bf16 %r94, %rs44;
	mov.b32 	%f76, %r94;
	cvt.f32.bf16 %r95, %rs45;
	mov.b32 	%f77, %r95;
	cvt.f32.bf16 %r96, %rs46;
	mov.b32 	%f78, %r96;
	cvt.f32.bf16 %r97, %rs47;
	mov.b32 	%f79, %r97;
	cvt.f32.bf16 %r98, %rs48;
	mov.b32 	%f80, %r98;
	.loc	1 64 43
	add.s32 	%r231, %r229, %r216;
	.loc	1 64 31
	mul.wide.s32 	%rd24, %r231, 2;
	add.s64 	%rd7, %rd15, %rd24;
	.loc	1 64 53
	mov.u32 %r99, 0x0;
	mov.u32 %r100, 0x0;
	mov.u32 %r101, 0x0;
	mov.u32 %r102, 0x0;
	@%p26 ld.global.L1::evict_last.v4.b32 { %r99, %r100, %r101, %r102 }, [ %rd7 + 0 ];
	@!%p26 mov.u32 %r99, %r7;
	@!%p26 mov.u32 %r100, %r7;
	@!%p26 mov.u32 %r101, %r7;
	@!%p26 mov.u32 %r102, %r7;
	cvt.u16.u32 	%rs49, %r99;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs50}, %r99; }
	cvt.u16.u32 	%rs51, %r100;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs52}, %r100; }
	cvt.u16.u32 	%rs53, %r101;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs54}, %r101; }
	cvt.u16.u32 	%rs55, %r102;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs56}, %r102; }
	.loc	1 64 112
	cvt.f32.bf16 %r107, %rs49;
	mov.b32 	%f81, %r107;
	cvt.f32.bf16 %r108, %rs50;
	mov.b32 	%f82, %r108;
	cvt.f32.bf16 %r109, %rs51;
	mov.b32 	%f83, %r109;
	cvt.f32.bf16 %r110, %rs52;
	mov.b32 	%f84, %r110;
	cvt.f32.bf16 %r111, %rs53;
	mov.b32 	%f85, %r111;
	cvt.f32.bf16 %r112, %rs54;
	mov.b32 	%f86, %r112;
	cvt.f32.bf16 %r113, %rs55;
	mov.b32 	%f87, %r113;
	cvt.f32.bf16 %r114, %rs56;
	mov.b32 	%f88, %r114;
	.loc	1 65 20
	mul.f32 	%f89, %f73, %f81;
	mul.f32 	%f90, %f74, %f82;
	mul.f32 	%f91, %f75, %f83;
	mul.f32 	%f92, %f76, %f84;
	mul.f32 	%f93, %f77, %f85;
	mul.f32 	%f94, %f78, %f86;
	mul.f32 	%f95, %f79, %f87;
	mul.f32 	%f96, %f80, %f88;
	.loc	1 0 0
	selp.f32 	%f97, %f89, 0f00000000, %p26;
	selp.f32 	%f98, %f90, 0f00000000, %p26;
	selp.f32 	%f99, %f91, 0f00000000, %p26;
	selp.f32 	%f100, %f92, 0f00000000, %p26;
	selp.f32 	%f101, %f93, 0f00000000, %p26;
	selp.f32 	%f102, %f94, 0f00000000, %p26;
	selp.f32 	%f103, %f95, 0f00000000, %p26;
	selp.f32 	%f104, %f96, 0f00000000, %p26;
	.loc	1 69 20
	add.f32 	%f105, %f65, %f97;
	add.f32 	%f106, %f66, %f98;
	add.f32 	%f107, %f67, %f99;
	add.f32 	%f108, %f68, %f100;
	add.f32 	%f109, %f69, %f101;
	add.f32 	%f110, %f70, %f102;
	add.f32 	%f111, %f71, %f103;
	add.f32 	%f112, %f72, %f104;
	.loc	1 70 20
	add.f32 	%f113, %f9, %f105;
	add.f32 	%f114, %f10, %f106;
	add.f32 	%f115, %f11, %f107;
	add.f32 	%f116, %f12, %f108;
	add.f32 	%f117, %f13, %f109;
	add.f32 	%f118, %f14, %f110;
	add.f32 	%f119, %f15, %f111;
	add.f32 	%f120, %f16, %f112;
	.loc	1 76 20
	setp.eq.s32 	%p65, %r199, 2;
	and.b32  	%r232, %r195, -2147483645;
	setp.eq.s32 	%p66, %r232, 2;
	.loc	1 77 42
	shl.b32 	%r233, %r184, 10;
	shl.b32 	%r234, %r185, 10;
	.loc	1 77 56
	shl.b32 	%r235, %r204, 6;
	and.b32  	%r236, %r235, -262144;
	.loc	1 77 37
	add.s32 	%r237, %r236, %r210;
	.loc	1 77 49
	add.s32 	%r238, %r237, %r233;
	add.s32 	%r239, %r237, %r234;
	.loc	1 77 31
	mul.wide.s32 	%rd25, %r238, 4;
	add.s64 	%rd8, %rd16, %rd25;
	mul.wide.s32 	%rd26, %r239, 4;
	add.s64 	%rd9, %rd16, %rd26;
	.loc	1 77 70
	and.pred  	%p36, %p66, %p57;
	and.pred  	%p41, %p66, %p58;
	.loc	1 77 62
	mov.u32 %r115, 0x0;
	mov.u32 %r116, 0x0;
	mov.u32 %r117, 0x0;
	mov.u32 %r118, 0x0;
	@%p36 ld.global.L1::evict_last.v4.b32 { %r115, %r116, %r117, %r118 }, [ %rd8 + 0 ];
	@!%p36 mov.u32 %r115, %r7;
	@!%p36 mov.u32 %r116, %r7;
	@!%p36 mov.u32 %r117, %r7;
	@!%p36 mov.u32 %r118, %r7;
	mov.b32 	%f121, %r115;
	mov.b32 	%f122, %r116;
	mov.b32 	%f123, %r117;
	mov.b32 	%f124, %r118;
	mov.u32 %r123, 0x0;
	mov.u32 %r124, 0x0;
	mov.u32 %r125, 0x0;
	mov.u32 %r126, 0x0;
	@%p41 ld.global.L1::evict_last.v4.b32 { %r123, %r124, %r125, %r126 }, [ %rd9 + 0 ];
	@!%p41 mov.u32 %r123, %r7;
	@!%p41 mov.u32 %r124, %r7;
	@!%p41 mov.u32 %r125, %r7;
	@!%p41 mov.u32 %r126, %r7;
	mov.b32 	%f125, %r123;
	mov.b32 	%f126, %r124;
	mov.b32 	%f127, %r125;
	mov.b32 	%f128, %r126;
	.loc	1 80 35
	selp.f32 	%f129, %f121, 0f00000000, %p66;
	selp.f32 	%f130, %f122, 0f00000000, %p66;
	selp.f32 	%f131, %f123, 0f00000000, %p66;
	selp.f32 	%f132, %f124, 0f00000000, %p66;
	selp.f32 	%f133, %f125, 0f00000000, %p66;
	selp.f32 	%f134, %f126, 0f00000000, %p66;
	selp.f32 	%f135, %f127, 0f00000000, %p66;
	selp.f32 	%f136, %f128, 0f00000000, %p66;
	shl.b32 	%r240, %r179, 2;
	mov.u32 	%r241, global_smem;
	add.s32 	%r242, %r241, %r240;
	st.shared.f32 	[%r242], %f129;
	st.shared.f32 	[%r242+1028], %f130;
	st.shared.f32 	[%r242+2056], %f131;
	st.shared.f32 	[%r242+3084], %f132;
	st.shared.f32 	[%r242+512], %f133;
	st.shared.f32 	[%r242+1540], %f134;
	st.shared.f32 	[%r242+2568], %f135;
	st.shared.f32 	[%r242+3596], %f136;
	bar.sync 	0;
	mad.lo.s32 	%r243, %r176, 257, %r178;
	shl.b32 	%r244, %r243, 2;
	add.s32 	%r245, %r241, %r244;
	ld.shared.f32 	%f137, [%r245];
	ld.shared.f32 	%f138, [%r245+4];
	ld.shared.f32 	%f139, [%r245+8];
	ld.shared.f32 	%f140, [%r245+12];
	ld.shared.f32 	%f141, [%r245+16];
	ld.shared.f32 	%f142, [%r245+20];
	ld.shared.f32 	%f143, [%r245+24];
	ld.shared.f32 	%f144, [%r245+28];
	.loc	1 81 20
	setp.gt.s32 	%p67, %r199, 2;
	.loc	1 84 48
	add.s32 	%r246, %r217, %r213;
	.loc	1 84 31
	mul.wide.s32 	%rd27, %r246, 2;
	add.s64 	%rd10, %rd17, %rd27;
	.loc	1 84 69
	and.pred  	%p46, %p56, %p67;
	.loc	1 84 61
	mov.u32 %r131, 0x0;
	mov.u32 %r132, 0x0;
	mov.u32 %r133, 0x0;
	mov.u32 %r134, 0x0;
	@%p46 ld.global.L1::evict_last.v4.b32 { %r131, %r132, %r133, %r134 }, [ %rd10 + 0 ];
	@!%p46 mov.u32 %r131, %r7;
	@!%p46 mov.u32 %r132, %r7;
	@!%p46 mov.u32 %r133, %r7;
	@!%p46 mov.u32 %r134, %r7;
	cvt.u16.u32 	%rs57, %r131;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs58}, %r131; }
	cvt.u16.u32 	%rs59, %r132;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs60}, %r132; }
	cvt.u16.u32 	%rs61, %r133;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs62}, %r133; }
	cvt.u16.u32 	%rs63, %r134;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs64}, %r134; }
	.loc	1 84 120
	cvt.f32.bf16 %r139, %rs57;
	mov.b32 	%f145, %r139;
	cvt.f32.bf16 %r140, %rs58;
	mov.b32 	%f146, %r140;
	cvt.f32.bf16 %r141, %rs59;
	mov.b32 	%f147, %r141;
	cvt.f32.bf16 %r142, %rs60;
	mov.b32 	%f148, %r142;
	cvt.f32.bf16 %r143, %rs61;
	mov.b32 	%f149, %r143;
	cvt.f32.bf16 %r144, %rs62;
	mov.b32 	%f150, %r144;
	cvt.f32.bf16 %r145, %rs63;
	mov.b32 	%f151, %r145;
	cvt.f32.bf16 %r146, %rs64;
	mov.b32 	%f152, %r146;
	add.s32 	%r247, %r246, 262144;
	.loc	1 86 31
	mul.wide.s32 	%rd28, %r247, 2;
	add.s64 	%rd11, %rd17, %rd28;
	.loc	1 86 70
	mov.u32 %r147, 0x0;
	mov.u32 %r148, 0x0;
	mov.u32 %r149, 0x0;
	mov.u32 %r150, 0x0;
	@%p46 ld.global.L1::evict_last.v4.b32 { %r147, %r148, %r149, %r150 }, [ %rd11 + 0 ];
	@!%p46 mov.u32 %r147, %r7;
	@!%p46 mov.u32 %r148, %r7;
	@!%p46 mov.u32 %r149, %r7;
	@!%p46 mov.u32 %r150, %r7;
	cvt.u16.u32 	%rs65, %r147;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs66}, %r147; }
	cvt.u16.u32 	%rs67, %r148;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs68}, %r148; }
	cvt.u16.u32 	%rs69, %r149;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs70}, %r149; }
	cvt.u16.u32 	%rs71, %r150;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs72}, %r150; }
	.loc	1 86 129
	cvt.f32.bf16 %r155, %rs65;
	mov.b32 	%f153, %r155;
	cvt.f32.bf16 %r156, %rs66;
	mov.b32 	%f154, %r156;
	cvt.f32.bf16 %r157, %rs67;
	mov.b32 	%f155, %r157;
	cvt.f32.bf16 %r158, %rs68;
	mov.b32 	%f156, %r158;
	cvt.f32.bf16 %r159, %rs69;
	mov.b32 	%f157, %r159;
	cvt.f32.bf16 %r160, %rs70;
	mov.b32 	%f158, %r160;
	cvt.f32.bf16 %r161, %rs71;
	mov.b32 	%f159, %r161;
	cvt.f32.bf16 %r162, %rs72;
	mov.b32 	%f160, %r162;
	.loc	1 88 20
	add.f32 	%f161, %f145, %f153;
	add.f32 	%f162, %f146, %f154;
	add.f32 	%f163, %f147, %f155;
	add.f32 	%f164, %f148, %f156;
	add.f32 	%f165, %f149, %f157;
	add.f32 	%f166, %f150, %f158;
	add.f32 	%f167, %f151, %f159;
	add.f32 	%f168, %f152, %f160;
	.loc	1 91 35
	selp.f32 	%f169, %f161, 0f00000000, %p67;
	selp.f32 	%f170, %f162, 0f00000000, %p67;
	selp.f32 	%f171, %f163, 0f00000000, %p67;
	selp.f32 	%f172, %f164, 0f00000000, %p67;
	selp.f32 	%f173, %f165, 0f00000000, %p67;
	selp.f32 	%f174, %f166, 0f00000000, %p67;
	selp.f32 	%f175, %f167, 0f00000000, %p67;
	selp.f32 	%f176, %f168, 0f00000000, %p67;
	.loc	1 92 35
	selp.f32 	%f177, %f137, %f169, %p65;
	selp.f32 	%f178, %f138, %f170, %p65;
	selp.f32 	%f179, %f139, %f171, %p65;
	selp.f32 	%f180, %f140, %f172, %p65;
	selp.f32 	%f181, %f141, %f173, %p65;
	selp.f32 	%f182, %f142, %f174, %p65;
	selp.f32 	%f183, %f143, %f175, %p65;
	selp.f32 	%f184, %f144, %f176, %p65;
	.loc	1 0 0
	selp.f32 	%f185, %f113, %f177, %p59;
	selp.f32 	%f186, %f114, %f178, %p59;
	selp.f32 	%f187, %f115, %f179, %p59;
	selp.f32 	%f188, %f116, %f180, %p59;
	selp.f32 	%f189, %f117, %f181, %p59;
	selp.f32 	%f190, %f118, %f182, %p59;
	selp.f32 	%f191, %f119, %f183, %p59;
	selp.f32 	%f192, %f120, %f184, %p59;
	.loc	1 94 35
	shl.b32 	%r248, %r181, 8;
	.loc	1 94 31
	add.s32 	%r249, %r183, %r248;
	.loc	1 94 25
	mul.wide.s32 	%rd29, %r249, 2;
	add.s64 	%rd12, %rd18, %rd29;
	.loc	1 94 48
	mov.b32 	%r163, %f185;
	cvt.rn.bf16.f32 %rs73, %r163;
	mov.b32 	%r164, %f186;
	cvt.rn.bf16.f32 %rs74, %r164;
	mov.b32 	%r165, %f187;
	cvt.rn.bf16.f32 %rs75, %r165;
	mov.b32 	%r166, %f188;
	cvt.rn.bf16.f32 %rs76, %r166;
	mov.b32 	%r167, %f189;
	cvt.rn.bf16.f32 %rs77, %r167;
	mov.b32 	%r168, %f190;
	cvt.rn.bf16.f32 %rs78, %r168;
	mov.b32 	%r169, %f191;
	cvt.rn.bf16.f32 %rs79, %r169;
	mov.b32 	%r170, %f192;
	cvt.rn.bf16.f32 %rs80, %r170;
	mov.b32 	%r250, {%rs73, %rs74};
	mov.b32 	%r251, {%rs75, %rs76};
	mov.b32 	%r252, {%rs77, %rs78};
	mov.b32 	%r253, {%rs79, %rs80};
	@%p56 st.global.v4.b32 [ %rd12 + 0 ], { %r250, %r251, %r252, %r253 };
	.loc	1 94 4
	ret;
$L__tmp1:
$L__func_end0:

}
	.file	1 "/tmp/torchinductor_zeus/6m/c6mlm4dgfww5aacivm6durdbprval5i6d4v5rkkr3vcgsrdzsl6y.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 1
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 180
.b8 66
.b8 12
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 2
.b8 46
.b8 0
.b8 17
.b8 1
.b8 18
.b8 1
.b8 64
.b8 10
.b8 135
.b8 64
.b8 8
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 11
.b8 63
.b8 12
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 198
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 99
.b8 54
.b8 109
.b8 108
.b8 109
.b8 52
.b8 100
.b8 103
.b8 102
.b8 119
.b8 119
.b8 53
.b8 97
.b8 97
.b8 99
.b8 105
.b8 118
.b8 109
.b8 54
.b8 100
.b8 117
.b8 114
.b8 100
.b8 98
.b8 112
.b8 114
.b8 118
.b8 97
.b8 108
.b8 53
.b8 105
.b8 54
.b8 100
.b8 52
.b8 118
.b8 53
.b8 114
.b8 107
.b8 107
.b8 114
.b8 51
.b8 118
.b8 99
.b8 103
.b8 115
.b8 114
.b8 100
.b8 122
.b8 115
.b8 108
.b8 54
.b8 121
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 47
.b8 116
.b8 109
.b8 112
.b8 47
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 105
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 122
.b8 101
.b8 117
.b8 115
.b8 47
.b8 54
.b8 109
.b8 0
.b8 1
.b64 $L__func_begin0
.b64 $L__func_end0
.b8 2
.b64 $L__func_begin0
.b64 $L__func_end0
.b8 1
.b8 156
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 95
.b8 48
.b8 100
.b8 49
.b8 100
.b8 50
.b8 100
.b8 51
.b8 100
.b8 52
.b8 100
.b8 53
.b8 100
.b8 54
.b8 100
.b8 101
.b8 55
.b8 100
.b8 101
.b8 0
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 95
.b8 48
.b8 100
.b8 49
.b8 100
.b8 50
.b8 100
.b8 51
.b8 100
.b8 52
.b8 100
.b8 53
.b8 100
.b8 54
.b8 100
.b8 101
.b8 55
.b8 100
.b8 101
.b8 0
.b8 1
.b8 18
.b8 1
.b8 0
	}
	.section	.debug_pubnames
	{
.b32 $L__pubNames_end0-$L__pubNames_start0
$L__pubNames_start0:
.b8 2
.b8 0
.b32 .debug_info
.b32 202
.b32 125
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 95
.b8 48
.b8 100
.b8 49
.b8 100
.b8 50
.b8 100
.b8 51
.b8 100
.b8 52
.b8 100
.b8 53
.b8 100
.b8 54
.b8 100
.b8 101
.b8 55
.b8 100
.b8 101
.b8 0
.b32 0
$L__pubNames_end0:
	}
	.section	.debug_pubtypes
	{
.b32 $L__pubTypes_end0-$L__pubTypes_start0
$L__pubTypes_start0:
.b8 2
.b8 0
.b32 .debug_info
.b32 202
.b32 0
$L__pubTypes_end0:
	}
	.section	.debug_loc	{	}
