Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "D:/Masters/VHDL System Design Lab/submit/direct/tb_idea_isim_beh.exe" -prj "D:/Masters/VHDL System Design Lab/submit/direct/tb_idea_beh.prj" "tb_idea" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/direct/xorop.vhd" into library work
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/direct/mulop.vhd" into library work
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/direct/addop.vhd" into library work
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/direct/trafo.vhd" into library work
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/direct/round.vhd" into library work
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/direct/idea.vhd" into library work
WARNING:HDLCompiler:946 - "D:/Masters/VHDL System Design Lab/submit/direct/idea.vhd" Line 165: Actual for formal port z3 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/Masters/VHDL System Design Lab/submit/direct/idea.vhd" Line 182: Actual for formal port z3 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/Masters/VHDL System Design Lab/submit/direct/idea.vhd" Line 200: Actual for formal port z4 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/Masters/VHDL System Design Lab/submit/direct/idea.vhd" Line 217: Actual for formal port z4 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/Masters/VHDL System Design Lab/submit/direct/idea.vhd" Line 235: Actual for formal port z5 is neither a static name nor a globally static expression
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/direct/tb_idea.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity mulop [mulop_default]
Compiling architecture behavioral of entity addop [addop_default]
Compiling architecture behavioral of entity xorop [xorop_default]
Compiling architecture behavioral of entity round [round_default]
Compiling architecture behavioral of entity trafo [trafo_default]
Compiling architecture structural of entity idea [idea_default]
Compiling architecture behavior of entity tb_idea
Time Resolution for simulation is 1ps.
Compiled 17 VHDL Units
Built simulation executable D:/Masters/VHDL System Design Lab/submit/direct/tb_idea_isim_beh.exe
Fuse Memory Usage: 34392 KB
Fuse CPU Usage: 406 ms
