#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-20-g14375567c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5b75ee006dc0 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v0x5b75ee051060_0 .net "bus", 15 0, L_0x5b75ee02b470;  1 drivers
v0x5b75ee051140_0 .var "clock", 0 0;
v0x5b75ee0511e0_0 .var "iin", 15 0;
v0x5b75ee0512e0_0 .var "resetn", 0 0;
S_0x5b75ee006f50 .scope module, "p" "processador" 2 14, 3 6 0, S_0x5b75ee006dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 16 "iin";
    .port_info 3 /OUTPUT 16 "bus";
o0x77962236f048 .functor BUFZ 16, c4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x5b75ee02b470 .functor BUFZ 16, o0x77962236f048, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5b75ee04fa90_0 .net "alu_op_select", 1 0, L_0x5b75ee053300;  1 drivers
v0x5b75ee04fb70_0 .net "alu_out", 15 0, v0x5b75ee04c620_0;  1 drivers
v0x5b75ee04fc40_0 .net "alu_output_enable", 0 0, L_0x5b75ee052170;  1 drivers
v0x5b75ee04fd60_0 .net "alu_output_select", 0 0, L_0x5b75ee026ec0;  1 drivers
v0x5b75ee04fe00_0 .net "bus", 15 0, L_0x5b75ee02b470;  alias, 1 drivers
v0x5b75ee04fef0_0 .net "clear", 0 0, v0x5b75ee04b730_0;  1 drivers
v0x5b75ee04ffe0_0 .net "clock", 0 0, v0x5b75ee051140_0;  1 drivers
v0x5b75ee050080_0 .net "data_bus", 15 0, o0x77962236f048;  0 drivers
v0x5b75ee050120_0 .net "iin", 15 0, v0x5b75ee0511e0_0;  1 drivers
v0x5b75ee050290_0 .net "imm", 15 0, L_0x5b75ee051400;  1 drivers
v0x5b75ee050350_0 .net "imm_select", 0 0, L_0x5b75ee0265b0;  1 drivers
v0x5b75ee0503f0_0 .net "r0_out", 15 0, v0x5b75ee04cc90_0;  1 drivers
v0x5b75ee0504c0_0 .net "r1_out", 15 0, v0x5b75ee04d340_0;  1 drivers
v0x5b75ee050590_0 .net "r2_out", 15 0, v0x5b75ee04d9d0_0;  1 drivers
v0x5b75ee050660_0 .net "r3_out", 15 0, v0x5b75ee04e060_0;  1 drivers
v0x5b75ee050730_0 .net "r4_out", 15 0, v0x5b75ee04e660_0;  1 drivers
v0x5b75ee050800_0 .net "r5_out", 15 0, v0x5b75ee04ecb0_0;  1 drivers
v0x5b75ee0509e0_0 .net "r6_out", 15 0, v0x5b75ee04f270_0;  1 drivers
v0x5b75ee050ab0_0 .net "r7_out", 15 0, v0x5b75ee04f830_0;  1 drivers
v0x5b75ee050b80_0 .net "reg_a_enable", 0 0, L_0x5b75ee051860;  1 drivers
v0x5b75ee050c20_0 .net "reg_a_out", 15 0, v0x5b75ee027920_0;  1 drivers
v0x5b75ee050cc0_0 .net "reg_address", 2 0, L_0x5b75ee052030;  1 drivers
v0x5b75ee050d90_0 .net "regs_enable", 7 0, L_0x5b75ee052dc0;  1 drivers
v0x5b75ee050e60_0 .net "resetn", 0 0, v0x5b75ee0512e0_0;  1 drivers
v0x5b75ee050f30_0 .net "saida_contador", 1 0, v0x5b75ee0012f0_0;  1 drivers
L_0x5b75ee051770 .part v0x5b75ee0511e0_0, 0, 10;
L_0x5b75ee0531c0 .part v0x5b75ee0511e0_0, 7, 9;
L_0x5b75ee053590 .part L_0x5b75ee052dc0, 0, 1;
L_0x5b75ee053630 .part L_0x5b75ee052dc0, 1, 1;
L_0x5b75ee0536d0 .part L_0x5b75ee052dc0, 2, 1;
L_0x5b75ee053770 .part L_0x5b75ee052dc0, 3, 1;
L_0x5b75ee053850 .part L_0x5b75ee052dc0, 4, 1;
L_0x5b75ee0538f0 .part L_0x5b75ee052dc0, 5, 1;
L_0x5b75ee053af0 .part L_0x5b75ee052dc0, 6, 1;
L_0x5b75ee053b90 .part L_0x5b75ee052dc0, 7, 1;
S_0x5b75ee0118c0 .scope module, "a" "registrador" 3 34, 4 1 0, S_0x5b75ee006f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5b75ee028bc0_0 .net "clock", 0 0, v0x5b75ee051140_0;  alias, 1 drivers
v0x5b75ee028270_0 .net "entrada_reg", 15 0, o0x77962236f048;  alias, 0 drivers
v0x5b75ee027920_0 .var "saida_reg", 15 0;
v0x5b75ee026fd0_0 .net "wr_enable", 0 0, L_0x5b75ee051860;  alias, 1 drivers
E_0x5b75ee0104c0 .event posedge, v0x5b75ee028bc0_0;
S_0x5b75ee048620 .scope module, "cont" "contador" 3 20, 5 1 0, S_0x5b75ee006f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /OUTPUT 2 "saida_cont";
v0x5b75ee0266c0_0 .net "clear", 0 0, v0x5b75ee04b730_0;  alias, 1 drivers
v0x5b75ee02b580_0 .net "clock", 0 0, v0x5b75ee051140_0;  alias, 1 drivers
v0x5b75ee0012f0_0 .var "saida_cont", 1 0;
E_0x5b75ee010290 .event anyedge, v0x5b75ee0266c0_0;
S_0x5b75ee048920 .scope module, "ext" "extensor" 3 21, 6 1 0, S_0x5b75ee006f50;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "iin";
    .port_info 1 /OUTPUT 16 "imediato";
L_0x5b75ee028160 .functor BUFZ 10, L_0x5b75ee051770, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x5b75ee048b80_0 .net *"_ivl_10", 5 0, L_0x5b75ee051630;  1 drivers
v0x5b75ee048c60_0 .net *"_ivl_3", 9 0, L_0x5b75ee028160;  1 drivers
v0x5b75ee048d40_0 .net *"_ivl_8", 0 0, L_0x5b75ee051540;  1 drivers
v0x5b75ee048e30_0 .net "iin", 9 0, L_0x5b75ee051770;  1 drivers
v0x5b75ee048f10_0 .net "imediato", 15 0, L_0x5b75ee051400;  alias, 1 drivers
L_0x5b75ee051400 .concat8 [ 10 6 0 0], L_0x5b75ee028160, L_0x5b75ee051630;
L_0x5b75ee051540 .part L_0x5b75ee051770, 9, 1;
L_0x5b75ee051630 .repeat 6, 6, L_0x5b75ee051540;
S_0x5b75ee0490a0 .scope module, "log_ctl" "logica_de_controle" 3 22, 7 3 0, S_0x5b75ee006f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "resetn";
    .port_info 1 /INPUT 2 "counter";
    .port_info 2 /INPUT 9 "iin";
    .port_info 3 /OUTPUT 3 "reg_address";
    .port_info 4 /OUTPUT 8 "regs_enable";
    .port_info 5 /OUTPUT 2 "alu_op_select";
    .port_info 6 /OUTPUT 1 "reg_a_enable";
    .port_info 7 /OUTPUT 1 "imm_select";
    .port_info 8 /OUTPUT 1 "alu_reg_enable";
    .port_info 9 /OUTPUT 1 "alu_reg_select";
    .port_info 10 /OUTPUT 1 "clear";
L_0x5b75ee027810 .functor OR 1, L_0x5b75ee051950, L_0x5b75ee0519f0, C4<0>, C4<0>;
L_0x5b75ee026ec0 .functor AND 1, L_0x5b75ee0522b0, L_0x5b75ee0524f0, C4<1>, C4<1>;
L_0x5b75ee0265b0 .functor AND 1, L_0x5b75ee052680, L_0x5b75ee052870, C4<1>, C4<1>;
L_0x5b75ee052770 .functor AND 1, L_0x5b75ee052a00, L_0x5b75ee052c80, C4<1>, C4<1>;
L_0x779622326018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5b75ee049920_0 .net/2u *"_ivl_0", 1 0, L_0x779622326018;  1 drivers
v0x5b75ee049a00_0 .net *"_ivl_10", 0 0, L_0x5b75ee0519f0;  1 drivers
v0x5b75ee049ac0_0 .net *"_ivl_13", 0 0, L_0x5b75ee027810;  1 drivers
L_0x7796223260f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b75ee049b60_0 .net/2u *"_ivl_14", 0 0, L_0x7796223260f0;  1 drivers
v0x5b75ee049c40_0 .net *"_ivl_16", 3 0, L_0x5b75ee051bb0;  1 drivers
L_0x779622326138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b75ee049d70_0 .net/2u *"_ivl_18", 0 0, L_0x779622326138;  1 drivers
v0x5b75ee049e50_0 .net *"_ivl_20", 3 0, L_0x5b75ee051d70;  1 drivers
v0x5b75ee049f30_0 .net *"_ivl_22", 3 0, L_0x5b75ee051e60;  1 drivers
L_0x779622326180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5b75ee04a010_0 .net/2u *"_ivl_26", 1 0, L_0x779622326180;  1 drivers
L_0x7796223261c8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5b75ee04a180_0 .net/2u *"_ivl_30", 1 0, L_0x7796223261c8;  1 drivers
v0x5b75ee04a260_0 .net *"_ivl_32", 0 0, L_0x5b75ee0522b0;  1 drivers
v0x5b75ee04a320_0 .net *"_ivl_35", 0 0, L_0x5b75ee0523a0;  1 drivers
v0x5b75ee04a400_0 .net *"_ivl_37", 0 0, L_0x5b75ee0524f0;  1 drivers
L_0x779622326060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5b75ee04a4c0_0 .net/2u *"_ivl_4", 1 0, L_0x779622326060;  1 drivers
L_0x779622326210 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5b75ee04a5a0_0 .net/2u *"_ivl_40", 1 0, L_0x779622326210;  1 drivers
v0x5b75ee04a680_0 .net *"_ivl_42", 0 0, L_0x5b75ee052680;  1 drivers
L_0x779622326258 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5b75ee04a740_0 .net/2u *"_ivl_44", 2 0, L_0x779622326258;  1 drivers
v0x5b75ee04a820_0 .net *"_ivl_46", 0 0, L_0x5b75ee052870;  1 drivers
L_0x7796223262a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5b75ee04a8e0_0 .net/2u *"_ivl_50", 1 0, L_0x7796223262a0;  1 drivers
v0x5b75ee04a9c0_0 .net *"_ivl_52", 0 0, L_0x5b75ee052a00;  1 drivers
L_0x7796223262e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5b75ee04aa80_0 .net/2u *"_ivl_54", 2 0, L_0x7796223262e8;  1 drivers
v0x5b75ee04ab60_0 .net *"_ivl_56", 0 0, L_0x5b75ee052c80;  1 drivers
v0x5b75ee04ac20_0 .net *"_ivl_59", 0 0, L_0x5b75ee052770;  1 drivers
v0x5b75ee04ace0_0 .net *"_ivl_6", 0 0, L_0x5b75ee051950;  1 drivers
L_0x779622326330 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5b75ee04ada0_0 .net/2u *"_ivl_60", 7 0, L_0x779622326330;  1 drivers
v0x5b75ee04ae80_0 .net *"_ivl_65", 0 0, L_0x5b75ee053030;  1 drivers
v0x5b75ee04af60_0 .net *"_ivl_67", 0 0, L_0x5b75ee0530d0;  1 drivers
v0x5b75ee04b020_0 .net *"_ivl_69", 1 0, L_0x5b75ee053260;  1 drivers
L_0x779622326378 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5b75ee04b100_0 .net/2u *"_ivl_70", 1 0, L_0x779622326378;  1 drivers
L_0x7796223260a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5b75ee04b1e0_0 .net/2u *"_ivl_8", 2 0, L_0x7796223260a8;  1 drivers
v0x5b75ee04b2c0_0 .net "alu_op_select", 1 0, L_0x5b75ee053300;  alias, 1 drivers
v0x5b75ee04b3a0_0 .net "alu_reg_enable", 0 0, L_0x5b75ee052170;  alias, 1 drivers
v0x5b75ee04b460_0 .net "alu_reg_select", 0 0, L_0x5b75ee026ec0;  alias, 1 drivers
v0x5b75ee04b730_0 .var "clear", 0 0;
v0x5b75ee04b7d0_0 .net "counter", 1 0, v0x5b75ee0012f0_0;  alias, 1 drivers
v0x5b75ee04b8a0_0 .net "iin", 8 0, L_0x5b75ee0531c0;  1 drivers
v0x5b75ee04b960_0 .net "imm_select", 0 0, L_0x5b75ee0265b0;  alias, 1 drivers
v0x5b75ee04ba20_0 .var "opcode", 2 0;
v0x5b75ee04bb00_0 .net "reg_a_enable", 0 0, L_0x5b75ee051860;  alias, 1 drivers
v0x5b75ee04bbd0_0 .net "reg_address", 2 0, L_0x5b75ee052030;  alias, 1 drivers
v0x5b75ee04bc90_0 .net "regs_enable", 7 0, L_0x5b75ee052dc0;  alias, 1 drivers
v0x5b75ee04bd70_0 .net "regs_select", 7 0, v0x5b75ee0497e0_0;  1 drivers
v0x5b75ee04be60_0 .net "resetn", 0 0, v0x5b75ee0512e0_0;  alias, 1 drivers
v0x5b75ee04bf00_0 .var "rx", 2 0;
v0x5b75ee04bff0_0 .var "ry", 2 0;
E_0x5b75ee0108d0 .event negedge, v0x5b75ee04be60_0;
E_0x5b75edff1300 .event anyedge, v0x5b75ee0012f0_0;
L_0x5b75ee051860 .cmp/eq 2, v0x5b75ee0012f0_0, L_0x779622326018;
L_0x5b75ee051950 .cmp/eq 2, v0x5b75ee0012f0_0, L_0x779622326060;
L_0x5b75ee0519f0 .cmp/eq 3, v0x5b75ee04ba20_0, L_0x7796223260a8;
L_0x5b75ee051bb0 .concat [ 3 1 0 0], v0x5b75ee04bf00_0, L_0x7796223260f0;
L_0x5b75ee051d70 .concat [ 3 1 0 0], v0x5b75ee04bff0_0, L_0x779622326138;
L_0x5b75ee051e60 .functor MUXZ 4, L_0x5b75ee051d70, L_0x5b75ee051bb0, L_0x5b75ee027810, C4<>;
L_0x5b75ee052030 .part L_0x5b75ee051e60, 0, 3;
L_0x5b75ee052170 .cmp/eq 2, v0x5b75ee0012f0_0, L_0x779622326180;
L_0x5b75ee0522b0 .cmp/eq 2, v0x5b75ee0012f0_0, L_0x7796223261c8;
L_0x5b75ee0523a0 .part v0x5b75ee04ba20_0, 2, 1;
L_0x5b75ee0524f0 .reduce/nor L_0x5b75ee0523a0;
L_0x5b75ee052680 .cmp/eq 2, v0x5b75ee0012f0_0, L_0x779622326210;
L_0x5b75ee052870 .cmp/eq 3, v0x5b75ee04ba20_0, L_0x779622326258;
L_0x5b75ee052a00 .cmp/eq 2, v0x5b75ee0012f0_0, L_0x7796223262a0;
L_0x5b75ee052c80 .cmp/ne 3, v0x5b75ee04ba20_0, L_0x7796223262e8;
L_0x5b75ee052dc0 .functor MUXZ 8, L_0x779622326330, v0x5b75ee0497e0_0, L_0x5b75ee052770, C4<>;
L_0x5b75ee053030 .part v0x5b75ee04ba20_0, 2, 1;
L_0x5b75ee0530d0 .reduce/nor L_0x5b75ee053030;
L_0x5b75ee053260 .part v0x5b75ee04ba20_0, 0, 2;
L_0x5b75ee053300 .functor MUXZ 2, L_0x779622326378, L_0x5b75ee053260, L_0x5b75ee0530d0, C4<>;
S_0x5b75ee049430 .scope module, "decode" "decodificador" 7 23, 8 1 0, S_0x5b75ee0490a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "chave";
    .port_info 1 /OUTPUT 8 "saida";
v0x5b75ee0496e0_0 .net "chave", 2 0, v0x5b75ee04bf00_0;  1 drivers
v0x5b75ee0497e0_0 .var "saida", 7 0;
E_0x5b75ee02c820 .event anyedge, v0x5b75ee0496e0_0;
S_0x5b75ee04c270 .scope module, "r" "registrador" 3 35, 4 1 0, S_0x5b75ee006f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5b75ee04c450_0 .net "clock", 0 0, v0x5b75ee051140_0;  alias, 1 drivers
v0x5b75ee04c560_0 .net "entrada_reg", 15 0, o0x77962236f048;  alias, 0 drivers
v0x5b75ee04c620_0 .var "saida_reg", 15 0;
v0x5b75ee04c6f0_0 .net "wr_enable", 0 0, L_0x5b75ee052170;  alias, 1 drivers
S_0x5b75ee04c850 .scope module, "r0" "registrador" 3 26, 4 1 0, S_0x5b75ee006f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5b75ee04cac0_0 .net "clock", 0 0, v0x5b75ee051140_0;  alias, 1 drivers
v0x5b75ee04cb80_0 .net "entrada_reg", 15 0, o0x77962236f048;  alias, 0 drivers
v0x5b75ee04cc90_0 .var "saida_reg", 15 0;
v0x5b75ee04cd50_0 .net "wr_enable", 0 0, L_0x5b75ee053590;  1 drivers
S_0x5b75ee04cec0 .scope module, "r1" "registrador" 3 27, 4 1 0, S_0x5b75ee006f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5b75ee04d130_0 .net "clock", 0 0, v0x5b75ee051140_0;  alias, 1 drivers
v0x5b75ee04d280_0 .net "entrada_reg", 15 0, o0x77962236f048;  alias, 0 drivers
v0x5b75ee04d340_0 .var "saida_reg", 15 0;
v0x5b75ee04d430_0 .net "wr_enable", 0 0, L_0x5b75ee053630;  1 drivers
S_0x5b75ee04d5a0 .scope module, "r2" "registrador" 3 28, 4 1 0, S_0x5b75ee006f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5b75ee04d7c0_0 .net "clock", 0 0, v0x5b75ee051140_0;  alias, 1 drivers
v0x5b75ee04d880_0 .net "entrada_reg", 15 0, o0x77962236f048;  alias, 0 drivers
v0x5b75ee04d9d0_0 .var "saida_reg", 15 0;
v0x5b75ee04dac0_0 .net "wr_enable", 0 0, L_0x5b75ee0536d0;  1 drivers
S_0x5b75ee04dc30 .scope module, "r3" "registrador" 3 29, 4 1 0, S_0x5b75ee006f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5b75ee04dee0_0 .net "clock", 0 0, v0x5b75ee051140_0;  alias, 1 drivers
v0x5b75ee04dfa0_0 .net "entrada_reg", 15 0, o0x77962236f048;  alias, 0 drivers
v0x5b75ee04e060_0 .var "saida_reg", 15 0;
v0x5b75ee04e150_0 .net "wr_enable", 0 0, L_0x5b75ee053770;  1 drivers
S_0x5b75ee04e2c0 .scope module, "r4" "registrador" 3 30, 4 1 0, S_0x5b75ee006f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5b75ee04e4e0_0 .net "clock", 0 0, v0x5b75ee051140_0;  alias, 1 drivers
v0x5b75ee04e5a0_0 .net "entrada_reg", 15 0, o0x77962236f048;  alias, 0 drivers
v0x5b75ee04e660_0 .var "saida_reg", 15 0;
v0x5b75ee04e750_0 .net "wr_enable", 0 0, L_0x5b75ee053850;  1 drivers
S_0x5b75ee04e8c0 .scope module, "r5" "registrador" 3 31, 4 1 0, S_0x5b75ee006f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5b75ee04eb30_0 .net "clock", 0 0, v0x5b75ee051140_0;  alias, 1 drivers
v0x5b75ee04ebf0_0 .net "entrada_reg", 15 0, o0x77962236f048;  alias, 0 drivers
v0x5b75ee04ecb0_0 .var "saida_reg", 15 0;
v0x5b75ee04eda0_0 .net "wr_enable", 0 0, L_0x5b75ee0538f0;  1 drivers
S_0x5b75ee04ef10 .scope module, "r6" "registrador" 3 32, 4 1 0, S_0x5b75ee006f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5b75ee04f0f0_0 .net "clock", 0 0, v0x5b75ee051140_0;  alias, 1 drivers
v0x5b75ee04f1b0_0 .net "entrada_reg", 15 0, o0x77962236f048;  alias, 0 drivers
v0x5b75ee04f270_0 .var "saida_reg", 15 0;
v0x5b75ee04f360_0 .net "wr_enable", 0 0, L_0x5b75ee053af0;  1 drivers
S_0x5b75ee04f4d0 .scope module, "r7" "registrador" 3 33, 4 1 0, S_0x5b75ee006f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5b75ee04f6b0_0 .net "clock", 0 0, v0x5b75ee051140_0;  alias, 1 drivers
v0x5b75ee04f770_0 .net "entrada_reg", 15 0, o0x77962236f048;  alias, 0 drivers
v0x5b75ee04f830_0 .var "saida_reg", 15 0;
v0x5b75ee04f920_0 .net "wr_enable", 0 0, L_0x5b75ee053b90;  1 drivers
    .scope S_0x5b75ee048620;
T_0 ;
    %wait E_0x5b75ee0104c0;
    %load/vec4 v0x5b75ee0012f0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5b75ee0012f0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5b75ee048620;
T_1 ;
    %wait E_0x5b75ee010290;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b75ee0012f0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5b75ee049430;
T_2 ;
    %wait E_0x5b75ee02c820;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b75ee0497e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x5b75ee0496e0_0;
    %store/vec4 v0x5b75ee0497e0_0, 4, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5b75ee0490a0;
T_3 ;
    %wait E_0x5b75edff1300;
    %load/vec4 v0x5b75ee04b7d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x5b75ee04b8a0_0;
    %parti/s 3, 6, 4;
    %assign/vec4 v0x5b75ee04ba20_0, 0;
    %load/vec4 v0x5b75ee04b8a0_0;
    %parti/s 3, 3, 3;
    %assign/vec4 v0x5b75ee04bf00_0, 0;
    %load/vec4 v0x5b75ee04b8a0_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x5b75ee04bff0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5b75ee0490a0;
T_4 ;
    %wait E_0x5b75ee0108d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b75ee04b730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b75ee04b730_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5b75ee04c850;
T_5 ;
    %wait E_0x5b75ee0104c0;
    %load/vec4 v0x5b75ee04cd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5b75ee04cb80_0;
    %assign/vec4 v0x5b75ee04cc90_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5b75ee04cec0;
T_6 ;
    %wait E_0x5b75ee0104c0;
    %load/vec4 v0x5b75ee04d430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5b75ee04d280_0;
    %assign/vec4 v0x5b75ee04d340_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5b75ee04d5a0;
T_7 ;
    %wait E_0x5b75ee0104c0;
    %load/vec4 v0x5b75ee04dac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5b75ee04d880_0;
    %assign/vec4 v0x5b75ee04d9d0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5b75ee04dc30;
T_8 ;
    %wait E_0x5b75ee0104c0;
    %load/vec4 v0x5b75ee04e150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5b75ee04dfa0_0;
    %assign/vec4 v0x5b75ee04e060_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5b75ee04e2c0;
T_9 ;
    %wait E_0x5b75ee0104c0;
    %load/vec4 v0x5b75ee04e750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5b75ee04e5a0_0;
    %assign/vec4 v0x5b75ee04e660_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5b75ee04e8c0;
T_10 ;
    %wait E_0x5b75ee0104c0;
    %load/vec4 v0x5b75ee04eda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5b75ee04ebf0_0;
    %assign/vec4 v0x5b75ee04ecb0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5b75ee04ef10;
T_11 ;
    %wait E_0x5b75ee0104c0;
    %load/vec4 v0x5b75ee04f360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5b75ee04f1b0_0;
    %assign/vec4 v0x5b75ee04f270_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5b75ee04f4d0;
T_12 ;
    %wait E_0x5b75ee0104c0;
    %load/vec4 v0x5b75ee04f920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5b75ee04f770_0;
    %assign/vec4 v0x5b75ee04f830_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5b75ee0118c0;
T_13 ;
    %wait E_0x5b75ee0104c0;
    %load/vec4 v0x5b75ee026fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5b75ee028270_0;
    %assign/vec4 v0x5b75ee027920_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5b75ee04c270;
T_14 ;
    %wait E_0x5b75ee0104c0;
    %load/vec4 v0x5b75ee04c6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5b75ee04c560_0;
    %assign/vec4 v0x5b75ee04c620_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5b75ee006dc0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b75ee051140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b75ee0512e0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5b75ee006dc0;
T_16 ;
    %delay 1, 0;
    %load/vec4 v0x5b75ee051140_0;
    %nor/r;
    %store/vec4 v0x5b75ee051140_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5b75ee006dc0;
T_17 ;
    %vpi_call 2 11 "$dumpfile", "testbench.vcd" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x5b75ee006dc0;
T_18 ;
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b75ee006dc0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x5b75ee006dc0;
T_19 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b75ee0512e0_0, 0;
    %delay 0, 0;
    %pushi/vec4 40988, 0, 16;
    %assign/vec4 v0x5b75ee0511e0_0, 0;
    %delay 8, 0;
    %pushi/vec4 41994, 0, 16;
    %store/vec4 v0x5b75ee0511e0_0, 0, 16;
    %delay 8, 0;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x5b75ee0511e0_0, 0, 16;
    %delay 8, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./processador.v";
    "./registrador.v";
    "./contador.v";
    "./extensor.v";
    "./logica_de_controle.v";
    "./decodificador.v";
