# OSDT Weekly 2023-02-01 ç¬¬187æœŸ

ç‚¹å‡»ã€ŒæŸ¥çœ‹åŸæ–‡ã€è·³è½¬åˆ° GitHub ä¸Šå¯¹åº”æ–‡ä»¶ï¼Œé“¾æ¥å°±å¯ä»¥ç‚¹å‡»äº†ã€‚

### è¿‘æœŸæ´»åŠ¨

- [2æœˆ25æ—¥æ­¦æ±‰ï¼Œçº¿ä¸‹èšä¼šé‡å¯ï¼HelloGCC + HelloLLVM æŠ€æœ¯åˆ†äº«å¾é›†ä¸­](https://mp.weixin.qq.com/s/8BhtTisqCdvqd3G5UC1IQw)
  ä¹…åˆ«ä¹‹åçš„é‡é€¢ï¼Œè¯·å„ä½åŠ¡å¿…ç”¨åŠ›è¿‡çŒ›ã€‚å¯ä»¥é¢„æœŸåœ¨æ¯ä¸€ä¸ªåŸå¸‚éƒ½å°†ä¼šé‡è§æœ‰è¶£çš„åŒè¡Œï¼Œéå¸¸çƒ­é—¹ã€‚æˆ‘ä»¬é€‰æ‹©æ­¦æ±‰ä½œä¸ºç³»åˆ—æ´»åŠ¨çš„èµ·ç‚¹ï¼ŒåŒ…å«æ„Ÿæ©ã€è‡´æ•¬ã€ä»¥åŠæŸç§è‡ªèº«çš„ä»ªå¼æ„Ÿã€‚è®©æˆ‘ä»¬ä¸€åˆ‡é‡æ–°å¼€å§‹ï¼Œä¸”æ­Œä¸”è¡Œã€‚

- æ¬¢è¿é‚±å‰æˆä¸º HelloLLVM ç¤¾åŒºç¬¬äºŒä»»è´Ÿè´£äººï¼
  å¤§å®¶å¥½ï¼Œä»2023å¹´2æœˆ1æ—¥å¼€å§‹ï¼Œé‚±å‰ï¼ˆqjivyï¼‰ å°†æ¥æ›¿å´ä¼Ÿï¼ˆlazyparserï¼‰ï¼Œæˆä¸º HelloLLVM ç¤¾åŒºçš„è´Ÿè´£äººï¼ˆchairï¼‰ã€‚å´ä¼Ÿå°†ç»§ç»­æ´»è·ƒåœ¨ HelloGCCã€ HelloLLVM ç¤¾åŒºä¸­ï¼Œç»§ç»­ä¼šä¸ºå¤§å®¶æœåŠ¡ã€‚è®©æˆ‘ä»¬æ‹¿å‡ºçè—çš„è¡¨æƒ…åŒ…ï¼Œç¥ç¦ HelloLLVM ç¬¬äºŒä»» Chair çš„è¯ç”ŸğŸ‰

## ç¼–è¯‘ç¤¾åŒºçš„å…«å¦ä¿¡æ¯

- [C++ ä¸­æ–‡å‘¨åˆŠ ç¬¬98æœŸ](https://mp.weixin.qq.com/s/dg7eR0Lzmi2iw92Kmsb9lw)

### GCC

- [PATCH 0/6] PowerPC Dense Math prelimary support (-mcpu=future)
  https://gcc.gnu.org/pipermail/gcc-patches/2023-January/610764.html

- Ampereè‡ªç ”æ¶æ„æ”¯æŒSM4æ‰©å±•
  [PATCH] aarch64: Update Ampere-1A (-mcpu=ampere1a) to include SM4
  https://gcc.gnu.org/pipermail/gcc-patches/2023-January/610818.html

- ä¸¤ä¸ªæ¥è‡ªArmçš„codegen regression fix
  [PATCH]AArch64: Fix codegen regressions around tbz.
  https://gcc.gnu.org/pipermail/gcc-patches/2023-January/610723.html

  [PATCH 0/3] arm: Fix regressions around MVE predicate codegen
  https://gcc.gnu.org/pipermail/gcc-patches/2023-January/610520.html

- [PATCH v4] xtensa: Eliminate unnecessary general-purpose reg-reg moves
  https://gcc.gnu.org/pipermail/gcc-patches/2023-January/610499.html

### Binutils/GDB

- [PATCH v2 0/1] RISC-V: Extensions from the RISC-V Profiles
  https://sourceware.org/pipermail/binutils/2023-January/125843.html

- [PATCH 0/3] x86: small adjustments to optimization logic
  https://sourceware.org/pipermail/binutils/2023-January/125829.html

- [PATCH] Fix emit-relocs for aarch64 gold
  https://sourceware.org/pipermail/binutils/2023-January/125787.html

- [PATCH v3 0/8] gdbserver improvements for AArch64 SVE support
  https://sourceware.org/pipermail/gdb-patches/2023-January/196353.html

### GLIBC

- [PATCH] LoongArch: Add new relocation types.
  https://sourceware.org/pipermail/libc-alpha/2023-January/145072.html

- RV glibc 2.37 testing
  https://sourceware.org/pipermail/libc-alpha/2023-January/145010.html

  Pavel steping up for ARC glibc maintenance
  https://sourceware.org/pipermail/libc-alpha/2023-January/145067.html

### LLVM/Clang/LLDB/LLD

- LLVMç¤¾åŒºå¯¹!range, !nonnull, !align metadataä¸‹æ‰‹äº† ï¼ˆæ¥è‡ªå°ç¼–9å·ï¼‰
  https://zhuanlan.zhihu.com/p/601298567
  å°ç¼–9å·å°†é‡ç‚¹é’ˆå¯¹ LLVM IR çš„è¯­ä¹‰ä¿®æ”¹çš„éƒ¨åˆ†è¿›è¡Œæ‘˜è¦å’Œç®€æŠ¥ï¼Œå¸®åŠ©å›½å†…çš„å¼€å‘è€…é¿å‘ã€‚

ä»¥ä¸‹å†…å®¹æ¥è‡ª [LLVM Weekly ç¬¬ 427 æœŸ](http://llvmweekly.org/issue/427)ï¼Œ
[Alex Bradbury](https://www.linkedin.com/in/alex-bradbury/) å¤§å“¥æŒç»­ç¨³å®šè¾“å‡ºã€‚

* LLVM 16 æ¥äº†ï¼š LLVM 16.x [has branched](https://discourse.llvm.org/t/release-16-x-has-been-branched/67940) and [16.0.0-rc1 was tagged](https://discourse.llvm.org/t/llvm-16-0-0-rc1-has-been-tagged/68019).

* LLVM ç›¸å…³å·¥ä½œå²—ä½æ±‡æ€»ï¼š If you're seeking a new LLVM-related role, see the recent [who's hiring thread](https://discourse.llvm.org/t/ask-llvm-whos-hiring-jan-23/67894).

* DDL 3æœˆ3æ—¥ï¼Œå›½å†…ä¼™ä¼´åŠ æ²¹å†²ï¼š The EuroLLVM [call for proposals is out](https://discourse.llvm.org/t/2023-eurollvm-call-for-proposals/67928).  The submission deadline is March 3rd.

* ç”¨LLVMæ„å»ºglibcï¼š Adrian Ratiu blogged about [Collabora's work to support building glibc with LLVM](https://www.collabora.com/news-and-blog/blog/2023/01/17/a-brave-new-world-building-glibc-with-llvm/).

* MaskRayèµ›é«˜ï¼ He [blogged about UndefinedBehaviorSanitizer](https://maskray.me/blog/2023-01-29-all-about-undefined-behavior-sanitizer).

* åš CI å’Œ Releng çš„æˆ–è®¸ä¼šæ„Ÿå…´è¶£ï¼š Galina Kistanova posted an RFC on [introducing 'gate keeper' builders](https://discourse.llvm.org/t/rfc-introduce-gate-keeper-builders-to-reduce-notification-noise-from-long-running-bots/67931) to the LLVM build infrastructure.

* åœ¨FOSDEMçº¦é¥­ï¼š Kristof Beyls is [trying to organise a lunch before the LLVM dev room at FOSDEM](https://discourse.llvm.org/t/fosdem-lunch-before-the-llvm-dev-room/67914).

* æ”¶è—ï¼š Best practices for regression tests was documented in the LLVM testing guide. [1d6d1ec](https://reviews.llvm.org/rG1d6d1ecca7ec).

* æ³¨æ„ï¼š The LLVM language reference now explicitly states that i8 is naturally aligned. [4dbf3f2](https://reviews.llvm.org/rG4dbf3f2e8e72).

* è¿™æ˜¯å¾ˆé€‚åˆæ–°åŒå­¦è¿›å…¥çš„è´¡çŒ®ç‚¹ï¼Œè‡ªå·±è·‘ä¸€è·‘ï¼Œç„¶åæ·»åŠ æ–‡æ¡£ï¼š llvm-opt-report gained documentation.
  [4c443eb](https://reviews.llvm.org/rG4c443eb88526).

* AmpereComputing åŠ æ²¹ï¼š Definitions were added for the AArch64 Ampere1A core.
  [fb0af89](https://reviews.llvm.org/rGfb0af89193a9).

* `atomicrmw {uinc_wrap,udec_wrap}` were introduced.
  [778cf543](https://reviews.llvm.org/rG778cf5431caf),
  [93ec3fa](https://reviews.llvm.org/rG93ec3fa4021d).

* å¥½è€¶ï¼Œæ˜¯ Vencent Wu åŒå­¦ï¼ MC layer support for the experimental RISC-V Zcb extension was implemented.
  [42c36da](https://reviews.llvm.org/rG42c36da9c99b).

* å¤§å¼€å¤§åˆçš„ RVV Intrinsicsï¼ˆç‹—å¤´ï¼‰ï¼š The RISC-V vector intrinsics were updated (see the commit message for an overview). [62449823](https://reviews.llvm.org/rG62449823476b),
  [224d29e](https://reviews.llvm.org/rG224d29e6f543),
  [d94a315](https://reviews.llvm.org/rGd94a315ee3ec), and many more.

* EmmmeråŒå­¦ç»§ç»­åŠ æ²¹ï¼š Enums for the RISC-V vector definitions were defined in LLDB.
  [1d7961f](https://reviews.llvm.org/rG1d7961fd1a36).

### QEMU (RISC-V)

- [RFC PATCH 00/39] Add RISC-V cryptography extensions standardisation,
  https://lists.gnu.org/archive/html/qemu-riscv/2023-01/msg00376.html

- [PATCH v3 0/7] riscv: fdt related cleanups,
  https://lists.gnu.org/archive/html/qemu-riscv/2023-01/msg00416.html

- [PATCH v9 0/3] hw/riscv: clear kernel_entry high bits with 32bit CPUs,
  https://lists.gnu.org/archive/html/qemu-riscv/2023-01/msg00427.html

- [PATCH v3 0/4] Nested virtualization fixes for QEMU,
  https://lists.gnu.org/archive/html/qemu-riscv/2023-01/msg00441.html

- [PATCH] hw/riscv: boot: Don't use CSRs if they are disabled,
  https://lists.gnu.org/archive/html/qemu-riscv/2023-01/msg00454.html

- [PATCH v2] include/hw/riscv/opentitan: update opentitan IRQs,
  https://lists.gnu.org/archive/html/qemu-riscv/2023-01/msg00455.html

- [RFC] riscv: add config for asid size,
  https://lists.gnu.org/archive/html/qemu-riscv/2023-01/msg00476.html

- [PATCH v3 00/14] Add support for the T-Head vendor extensions,
  https://lists.gnu.org/archive/html/qemu-riscv/2023-01/msg00513.html

- [PATCH v4 0/3] hw/riscv: misc cleanups.
  https://lists.gnu.org/archive/html/qemu-riscv/2023-01/msg00532.html

- [PATCH v4 0/3] riscv_load_fdt() semantics change,
  https://lists.gnu.org/archive/html/qemu-riscv/2023-01/msg00569.html

- [PATCH: fix for virt instr exception] target/riscv: fix for virtual instr exception,
  https://lists.gnu.org/archive/html/qemu-riscv/2023-01/msg00579.html

- [PATCH] target/riscv: set tval for triggered watchpoints,
  https://lists.gnu.org/archive/html/qemu-riscv/2023-01/msg00611.html

- [PATCH v5 00/20] Clean up includes,
  https://lists.gnu.org/archive/html/qemu-riscv/2023-01/msg00615.html

- [PATCH v9 0/5] riscv: Allow user to set the satp mode,
  https://lists.gnu.org/archive/html/qemu-riscv/2023-01/msg00654.html

### RISC-V in China

- [RVåŒå‘¨æŠ¥ï¼šå¼€æ”¾å›½äº§ç³»ç»Ÿé¦–æ¬¡æ”¯æŒRISC-Vï¼Œè‹±ç‰¹å°”æš‚åœRISC-Vç›¸å…³è®¡åˆ’(ç¬¬52æœŸ-20230131)](https://mp.weixin.qq.com/s/B7U0fdkW-aGF0EZrQ3d6uA)

### RT-Thread ç¤¾åŒº

- é£å¹³æµªé™ã€‚å…”å¹´å‘è´¢ã€‚

### TVM / AI Compilers

- é£å¹³æµªé™ã€‚çœ‹åˆ°åœ¨è®¨è®ºæ–°ç‰ˆæœ¬å‘å¸ƒäº†ï¼Ÿ

### æœ¬å‘¨å·¥å…·é“¾å²—ä½

**å¾€æœŸç¤¾æ‹›åŠå®ä¹ ç”Ÿæ‹›è˜é•¿æœŸæœ‰æ•ˆã€‚**

- [å¼€æºå®ä¹ ï¼šç®—èƒ½ç§‘æŠ€æ‹›å‹ŸAIå¼€æºå·¥å…·é“¾å¼€å‘ï¼ˆTPU-MLIRé¡¹ç›®ï¼‰](https://mp.weixin.qq.com/s/IBJh0ip4k11PzIMZecsWSw)
- [DynamoRIO RISC-V ç§»æ¤å¼€å‘å®ä¹ ç”Ÿæ‹›è˜ï¼ˆPLCTå®éªŒå®¤ï¼‰](https://mp.weixin.qq.com/s/J_5TjT6DOqeOXJXQI5VQxw)
- [PLCTå®éªŒå®¤å¼€å§‹æ‹›å‹Ÿ Mono ç³»ç»Ÿå¼€å‘å®ä¹ ç”Ÿï¼Œè´Ÿè´£ RISC-V ç§»æ¤åŠä¼˜åŒ–](https://mp.weixin.qq.com/s/whEW7Hay1jIP1tBzIPay1A)
- [PLCTå®éªŒå®¤é•¿æœŸæ‹›å‹Ÿå®‰å“ç³»ç»Ÿï¼ˆAOSPï¼‰å¼€å‘å®ä¹ ç”Ÿï¼Œå‡çº§å’Œç»´æŠ¤ AOSP for RISC-V å¼€æºé¡¹ç›®](https://mp.weixin.qq.com/s/dJP2cEB1nex2inR5c-cJog)


### æœ¬å‘¨æ¨èé˜…è¯»

æœ¬å‘¨æ¨èï¼šã€Šç†æƒ³å›½ã€‹

ä½œè€…ï¼š æŸæ‹‰å›¾

æ¨èï¼š å°ç¼–1å·

æŸä¸€ä½é²è¿…è¯´è¿‡ï¼Œè¥¿æ–¹å“²å­¦2000å¹´çš„å·¥ä½œï¼Œæ— éå°±æ˜¯ç»™æŸæ‹‰å›¾çš„æ€æƒ³è¿›è¡Œæ³¨è§£ã€‚è€Œã€Šç†æƒ³å›½ã€‹åˆæ˜¯æœ€è‘—åçš„ä¸€éƒ¨ã€‚

äº‰è®®å¾ˆå¤§ã€‚ä¹Ÿå¾ˆéš¾çœ‹ä¸‹å»ã€‚è€Œéšç€2021å¹´ç½—ç¿”è€å¸ˆä½œä¸ºä¸€ä¸ªã€Šç†æƒ³å›½ã€‹çš„è¯»è€…ä¸çˆ±å¥½è€…åœ¨Bç«™ç›´æ’­å¸¦é¢†å¤§å®¶ä¸€èµ·é˜…è¯»ä»¥æ¥ï¼Œå°ç¼–1å·ç»ˆäºåˆä¸€æ¬¡é‡æ–°çš„æ‹¿èµ·äº†è¿™æœ¬ä¹¦ï¼Œå¹¶åšæŒäº†ä¸‹æ¥ã€‚

å…ˆçœ‹ä¹¦ï¼Œå†çœ‹Bç«™ç½—ç¿”è€å¸ˆçš„é˜…è¯»ï¼Œä¸€ç« ä¸€ä¸ªé˜¶æ®µï¼Œç›¸ä¿¡ä»Šå¹´å¯ä»¥è¯»å®Œã€‚
