$date
	Wed Oct 10 00:01:55 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module im_tb $end
$var wire 1024 ! instr [1023:0] $end
$var reg 32 " address [31:0] $end
$var reg 1 # clk $end
$scope module trial $end
$var wire 32 $ address [31:0] $end
$var wire 1 # clk $end
$var reg 1024 % instr [1023:0] $end
$var reg 32 & location [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
b0 $
0#
b0 "
bx !
$end
#5
b10 !
b10 %
1#
#10
0#
#15
1#
#20
0#
#25
1#
#30
0#
b1 "
b1 $
#35
b11 !
b11 %
1#
#40
0#
#45
1#
#50
0#
#55
1#
#60
0#
b10 "
b10 $
#65
b100 !
b100 %
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
b11 "
b11 $
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
b100 "
b100 $
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
#200
0#
