{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618183927306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618183927307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 11 20:32:07 2021 " "Processing started: Sun Apr 11 20:32:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618183927307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1618183927307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab04 -c Lab04 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab04 -c Lab04 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1618183927307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1618183927720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1618183927720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab04.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab04.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab04-q1 " "Found design unit 1: Lab04-q1" {  } { { "Lab04.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/Lab04.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618183936809 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab04 " "Found entity 1: Lab04" {  } { { "Lab04.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/Lab04.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618183936809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618183936809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alulib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file alulib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AluLib " "Found design unit 1: AluLib" {  } { { "AluLib.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/AluLib.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618183936810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618183936810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab04_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab04_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab04_tb-q1 " "Found design unit 1: Lab04_tb-q1" {  } { { "Lab04_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/Lab04_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618183936812 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab04_tb " "Found entity 1: Lab04_tb" {  } { { "Lab04_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/Lab04_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618183936812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618183936812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu-q1 " "Found design unit 1: Alu-q1" {  } { { "Alu.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/Alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618183936814 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/Alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618183936814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618183936814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab04_tb " "Elaborating entity \"Lab04_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1618183936844 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output Lab04_tb.vhd(12) " "Verilog HDL or VHDL warning at Lab04_tb.vhd(12): object \"output\" assigned a value but never read" {  } { { "Lab04_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/Lab04_tb.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618183936845 "|Lab04_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "Lab04_tb.vhd(16) " "VHDL warning at Lab04_tb.vhd(16): synthesis ignores all but the first waveform" {  } { { "Lab04_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/Lab04_tb.vhd" 16 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1618183936846 "|Lab04_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "Lab04_tb.vhd(18) " "VHDL warning at Lab04_tb.vhd(18): synthesis ignores all but the first waveform" {  } { { "Lab04_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/Lab04_tb.vhd" 18 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1618183936846 "|Lab04_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "Lab04_tb.vhd(23) " "VHDL warning at Lab04_tb.vhd(23): synthesis ignores all but the first waveform" {  } { { "Lab04_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/Lab04_tb.vhd" 23 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1618183936846 "|Lab04_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:AluOutput " "Elaborating entity \"Alu\" for hierarchy \"Alu:AluOutput\"" {  } { { "Lab04_tb.vhd" "AluOutput" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/Lab04_tb.vhd" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618183936859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618183936938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 11 20:32:16 2021 " "Processing ended: Sun Apr 11 20:32:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618183936938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618183936938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618183936938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1618183936938 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1618183937539 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618183938104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618183938104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 11 20:32:17 2021 " "Processing started: Sun Apr 11 20:32:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618183938104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1618183938104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Lab04 Lab04 " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Lab04 Lab04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1618183938104 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Lab04 Lab04 " "Quartus(args): --rtl_sim Lab04 Lab04" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1618183938104 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1618183938315 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1618183938401 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1618183938403 ""}
{ "Warning" "0" "" "Warning: File Lab04_run_msim_rtl_vhdl.do already exists - backing up current file as Lab04_run_msim_rtl_vhdl.do.bak6" {  } {  } 0 0 "Warning: File Lab04_run_msim_rtl_vhdl.do already exists - backing up current file as Lab04_run_msim_rtl_vhdl.do.bak6" 0 0 "Shell" 0 0 1618183938497 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/simulation/modelsim/Lab04_run_msim_rtl_vhdl.do" {  } { { "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/simulation/modelsim/Lab04_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/simulation/modelsim/Lab04_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/simulation/modelsim/Lab04_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1618183938509 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1618183938510 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1618183938512 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1618183938513 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/Lab04_nativelink_simulation.rpt" {  } { { "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/Lab04_nativelink_simulation.rpt" "0" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/Lab04_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q2 - lab4/Projeto/Lab04_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1618183938513 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1618183938513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618183938514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 11 20:32:18 2021 " "Processing ended: Sun Apr 11 20:32:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618183938514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618183938514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618183938514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1618183938514 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1618184087281 ""}
