Release 12.1 - xst M.53d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: Pattern_Identification.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Pattern_Identification.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Pattern_Identification"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Pattern_Identification
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : auto
Reduce Control Sets                : auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : Pattern_Identification.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing Verilog file "E:\CEME\7th Semester\Digital System Design\Open Lab (28th Dec 2017)\Open_Lab\Pattern_Identification.v" into library work
Parsing module <Pattern_Identification>.
Parsing module <PI_DataPath>.
Parsing module <PI_ControlUnit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Pattern_Identification>.

Elaborating module <PI_DataPath>.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Open Lab (28th Dec 2017)\Open_Lab\Pattern_Identification.v" Line 49: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Open Lab (28th Dec 2017)\Open_Lab\Pattern_Identification.v" Line 50: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Open Lab (28th Dec 2017)\Open_Lab\Pattern_Identification.v" Line 73: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <PI_ControlUnit>.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Open Lab (28th Dec 2017)\Open_Lab\Pattern_Identification.v" Line 159: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Open Lab (28th Dec 2017)\Open_Lab\Pattern_Identification.v" Line 174: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Open Lab (28th Dec 2017)\Open_Lab\Pattern_Identification.v" Line 189: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Open Lab (28th Dec 2017)\Open_Lab\Pattern_Identification.v" Line 204: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Open Lab (28th Dec 2017)\Open_Lab\Pattern_Identification.v" Line 211: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Open Lab (28th Dec 2017)\Open_Lab\Pattern_Identification.v" Line 241: Result of 28-bit expression is truncated to fit in 27-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Pattern_Identification>.
    Related source file is "e:/ceme/7th semester/digital system design/open lab (28th dec 2017)/open_lab/pattern_identification.v".
    Summary:
	no macro.
Unit <Pattern_Identification> synthesized.

Synthesizing Unit <PI_DataPath>.
    Related source file is "e:/ceme/7th semester/digital system design/open lab (28th dec 2017)/open_lab/pattern_identification.v".
WARNING:Xst:2999 - Signal 'ROM', unconnected in block 'PI_DataPath', is tied to its initial value.
    Found 4x8-bit single-port Read Only RAM <Mram_ROM> for signal <ROM>.
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count[3]_GND_2_o_add_17_OUT> created at line 73.
    Found 16x7-bit Read Only RAM for signal <_n0132>
    Found 32-bit 7-to-1 multiplexer for signal <n0031> created at line 49.
    Found 4-bit comparator equal for signal <temp[3]_pattern[3]_equal_16_o> created at line 50
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <PI_DataPath> synthesized.

Synthesizing Unit <PI_ControlUnit>.
    Related source file is "e:/ceme/7th semester/digital system design/open lab (28th dec 2017)/open_lab/pattern_identification.v".
        s0 = 0
        s1 = 1
        s2 = 2
        s3 = 3
        s4 = 4
        s5 = 5
    Found 3-bit register for signal <CS>.
    Found 27-bit register for signal <counter>.
    Found finite state machine <FSM_0> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <address[1]_GND_3_o_add_19_OUT> created at line 211.
    Found 27-bit adder for signal <counter[26]_GND_3_o_add_29_OUT> created at line 241.
WARNING:Xst:737 - Found 1-bit latch for signal <address<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <PI_ControlUnit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 2-bit adder                                           : 1
 27-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 2
 27-bit register                                       : 1
 4-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 7-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <PI_ControlUnit>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <PI_ControlUnit> synthesized (advanced).

Synthesizing (advanced) Unit <PI_DataPath>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_ROM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram__n0132> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <g>             |          |
    -----------------------------------------------------------------------
Unit <PI_DataPath> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 2
 27-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Comparators                                          : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 7-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SM/CS> on signal <CS[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------

Optimizing unit <Pattern_Identification> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Pattern_Identification, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Pattern_Identification.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 134
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 26
#      LUT2                        : 2
#      LUT3                        : 3
#      LUT4                        : 9
#      LUT5                        : 3
#      LUT6                        : 32
#      MUXCY                       : 26
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 36
#      FD                          : 27
#      FDC                         : 3
#      FDCE                        : 4
#      LD                          : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 5
#      OBUF                        : 7

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              36  out of  18224     0%  
 Number of Slice LUTs:                   79  out of   9112     0%  
    Number used as Logic:                79  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     79
   Number with an unused Flip Flop:      43  out of     79    54%  
   Number with an unused LUT:             0  out of     79     0%  
   Number of fully used LUT-FF pairs:    36  out of     79    45%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------+------------------------+-------+
Clock Signal                                                 | Clock buffer(FF name)  | Load  |
-------------------------------------------------------------+------------------------+-------+
SM/CS[2]_GND_4_o_Mux_24_o(SM/Mmux_CS[2]_GND_4_o_Mux_24_o11:O)| NONE(*)(SM/address_1)  | 2     |
clock                                                        | BUFGP                  | 34    |
-------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.596ns (Maximum Frequency: 217.588MHz)
   Minimum input arrival time before clock: 4.077ns
   Maximum output required time after clock: 5.232ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SM/CS[2]_GND_4_o_Mux_24_o'
  Clock period: 2.101ns (frequency: 475.941MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.101ns (Levels of Logic = 1)
  Source:            SM/address_0 (LATCH)
  Destination:       SM/address_0 (LATCH)
  Source Clock:      SM/CS[2]_GND_4_o_Mux_24_o falling
  Destination Clock: SM/CS[2]_GND_4_o_Mux_24_o falling

  Data Path: SM/address_0 to SM/address_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.581   0.650  SM/address_0 (SM/address_0)
     INV:I->O              1   0.255   0.579  SM/Madd_address[1]_GND_3_o_add_19_OUT_xor<0>11_INV_0 (SM/address[1]_GND_3_o_add_19_OUT<0>)
     LD:D                      0.036          SM/address_0
    ----------------------------------------
    Total                      2.101ns (0.872ns logic, 1.229ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.596ns (frequency: 217.588MHz)
  Total number of paths / destination ports: 1206 / 34
-------------------------------------------------------------------------
Delay:               4.596ns (Levels of Logic = 3)
  Source:            SM/counter_7 (FF)
  Destination:       SM/CS_FSM_FFd3 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: SM/counter_7 to SM/CS_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.072  SM/counter_7 (SM/counter_7)
     LUT6:I0->O           28   0.254   1.511  SM/GND_3_o_GND_3_o_equal_29_o<26>4 (SM/GND_3_o_GND_3_o_equal_29_o<26>3)
     LUT5:I1->O            3   0.254   0.651  SM/GND_3_o_GND_3_o_equal_29_o<26>6 (SM/GND_3_o_GND_3_o_equal_29_o)
     LUT5:I4->O            1   0.254   0.000  SM/CS_FSM_FFd2-In1 (SM/CS_FSM_FFd2-In)
     FDC:D                     0.074          SM/CS_FSM_FFd2
    ----------------------------------------
    Total                      4.596ns (1.361ns logic, 3.235ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 35 / 14
-------------------------------------------------------------------------
Offset:              4.077ns (Levels of Logic = 3)
  Source:            pattern<0> (PAD)
  Destination:       SM/CS_FSM_FFd2 (FF)
  Destination Clock: clock rising

  Data Path: pattern<0> to SM/CS_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.228   1.035  pattern_0_IBUF (pattern_0_IBUF)
     LUT6:I0->O            8   0.254   1.233  result41 (result)
     LUT5:I0->O            1   0.254   0.000  SM/CS_FSM_FFd2-In1 (SM/CS_FSM_FFd2-In)
     FDC:D                     0.074          SM/CS_FSM_FFd2
    ----------------------------------------
    Total                      4.077ns (1.810ns logic, 2.267ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              5.232ns (Levels of Logic = 2)
  Source:            Data/count_0 (FF)
  Destination:       c (PAD)
  Source Clock:      clock rising

  Data Path: Data/count_0 to c
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.525   1.159  Data/count_0 (Data/count_0)
     LUT4:I0->O            1   0.254   0.579  Data/Mram__n013241 (c_OBUF)
     OBUF:I->O                 2.715          c_OBUF (c)
    ----------------------------------------
    Total                      5.232ns (3.494ns logic, 1.738ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.78 secs
 
--> 

Total memory usage is 174144 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    3 (   0 filtered)

