<?xml version="1.0" encoding="UTF-8"?>
<Target name="TI84PCE" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="target.tsd" xsi:type="Target">
   <Clock>
      <PLL>
         <changeFrequencyOnReset>1</changeFrequencyOnReset>
         <chargePumpFreq>100</chargePumpFreq>
         <clockLockCriteria>8</clockLockCriteria>
         <oscFrequency>50000000</oscFrequency>
      </PLL>
      <clockType>Oscillator</clockType>
      <frequency>50000000</frequency>
   </Clock>
   <ControlReg>
      <pc>D40000</pc>
      <splStackPtr>FFFFFF</splStackPtr>
      <spsStackPtr>FFFF</spsStackPtr>
      <useAdlMode>true</useAdlMode>
   </ControlReg>
   <ExtFlash>
      <device />
      <externalAddress>0</externalAddress>
      <externalAutoSelect>true</externalAutoSelect>
      <externalRamLower>D00000</externalRamLower>
      <externalRamUpper>D7FFFF</externalRamUpper>
      <manufacturer />
      <units>1</units>
      <usingExternal>false</usingExternal>
      <usingInternal>false</usingInternal>
   </ExtFlash>
   <Memory>
      <ChipSelects>
         <CS0>
            <busMode>02</busMode>
            <controlRegister>a8</controlRegister>
            <lower>10</lower>
            <upper>1f</upper>
         </CS0>
         <CS1>
            <busMode>02</busMode>
            <controlRegister>28</controlRegister>
            <lower>C0</lower>
            <upper>C7</upper>
         </CS1>
         <CS2>
            <busMode>81</busMode>
            <controlRegister>28</controlRegister>
            <lower>80</lower>
            <upper>BF</upper>
         </CS2>
         <CS3>
            <busMode>02</busMode>
            <controlRegister>00</controlRegister>
            <lower>00</lower>
            <upper>00</upper>
         </CS3>
      </ChipSelects>
      <Internal>
         <mapFlashToPage>0</mapFlashToPage>
         <mapRamToPage>0</mapRamToPage>
         <useFlashRam>false</useFlashRam>
         <useInternalDataRam>false</useInternalDataRam>
         <useMaccRam>false</useMaccRam>
      </Internal>
      <waitStates>4</waitStates>
   </Memory>
   <cpu>eZ80F91</cpu>
   <schemaVersion>1.0.1</schemaVersion>
   <version>1.00</version>
</Target>
