#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec 19 03:03:07 2021
# Process ID: 21708
# Current directory: D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 525.918 ; gain = 32.977
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.078 ; gain = 178.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:21]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (1#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_bram_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_bram_0' (2#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_axi_bram_ctrl_0_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_0_bram' of module 'design_1_axi_bram_ctrl_0_bram_0' has 16 connections declared, but only 14 given [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:233]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (3#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 58 given [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:248]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_mem_intercon_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:534]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1R706YB' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1444]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1R706YB' (4#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1444]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_3HM21E' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1702]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (5#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (6#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 56 connections declared, but only 53 given [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2049]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_3HM21E' (7#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1702]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7HNO1D' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2339]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (8#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (9#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_0' has 72 connections declared, but only 70 given [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2654]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7HNO1D' (10#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2339]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1W60HW0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2727]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1W60HW0' (11#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2727]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_8NCF02' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2831]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_8NCF02' (12#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2831]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (13#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arready' does not match port width (3) of module 'design_1_xbar_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1415]
WARNING: [Synth 8-689] width (128) of port connection 's_axi_rdata' does not match port width (192) of module 'design_1_xbar_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1432]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rlast' does not match port width (3) of module 'design_1_xbar_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1433]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_rresp' does not match port width (6) of module 'design_1_xbar_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1435]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rvalid' does not match port width (3) of module 'design_1_xbar_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1436]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 78 connections declared, but only 76 given [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:1365]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_mem_intercon_0' (14#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:534]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_0' (15#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_0' (16#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'design_1_microblaze_0_0' has 52 connections declared, but only 51 given [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:432]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2105]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (17#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_0' (18#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' has 25 connections declared, but only 24 given [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2251]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (19#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_0' (20#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' has 25 connections declared, but only 24 given [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2297]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_0' (21#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'design_1_lmb_bram_0' has 16 connections declared, but only 14 given [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2322]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (22#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:2105]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_Clk_100M_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_rst_Clk_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_Clk_100M_0' (23#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_rst_Clk_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_Clk_100M' of module 'design_1_rst_Clk_100M_0' has 10 connections declared, but only 8 given [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:506]
INFO: [Synth 8-6157] synthesizing module 'design_1_xfft_0_0' [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_xfft_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xfft_0_0' (24#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/.Xil/Vivado-21708-LAPTOP-UQ42ETSQ/realtime/design_1_xfft_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xfft_0' of module 'design_1_xfft_0_0' has 19 connections declared, but only 12 given [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:515]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (25#1) [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (26#1) [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_0' [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (26#1) [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_0' (27#1) [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (28#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (29#1) [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s02_couplers_imp_8NCF02 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_8NCF02 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_8NCF02 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_8NCF02 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1W60HW0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_3HM21E has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_3HM21E has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1R706YB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1053.203 ; gain = 248.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1053.203 ; gain = 248.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1053.203 ; gain = 248.195
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_rst_Clk_100M_0/design_1_rst_Clk_100M_0/design_1_rst_Clk_100M_0_in_context.xdc] for cell 'design_1_i/rst_Clk_100M'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_rst_Clk_100M_0/design_1_rst_Clk_100M_0/design_1_rst_Clk_100M_0_in_context.xdc] for cell 'design_1_i/rst_Clk_100M'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/xbar'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_ds'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_ds'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_xfft_0_0/design_1_xfft_0_0/design_1_xfft_0_0_in_context.xdc] for cell 'design_1_i/xfft_0'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.srcs/sources_1/bd/design_1/ip/design_1_xfft_0_0/design_1_xfft_0_0/design_1_xfft_0_0_in_context.xdc] for cell 'design_1_i/xfft_0'
Parsing XDC File [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1151.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1151.840 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1163.613 ; gain = 358.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1163.613 ; gain = 358.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_Clk_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xfft_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1163.613 ; gain = 358.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1163.613 ; gain = 358.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1163.613 ; gain = 358.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_b' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_b/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1163.613 ; gain = 358.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1163.613 ; gain = 358.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1163.613 ; gain = 358.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1166.297 ; gain = 361.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1166.297 ; gain = 361.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1166.297 ; gain = 361.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1166.297 ; gain = 361.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1166.297 ; gain = 361.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1166.297 ; gain = 361.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_xbar_0                 |         1|
|2     |design_1_auto_ds_0              |         1|
|3     |design_1_auto_pc_0              |         1|
|4     |design_1_auto_pc_1              |         1|
|5     |design_1_auto_us_0              |         1|
|6     |design_1_axi_bram_ctrl_0_0      |         1|
|7     |design_1_axi_bram_ctrl_0_bram_0 |         1|
|8     |design_1_axi_dma_0_0            |         1|
|9     |design_1_mdm_1_0                |         1|
|10    |design_1_microblaze_0_0         |         1|
|11    |design_1_rst_Clk_100M_0         |         1|
|12    |design_1_xfft_0_0               |         1|
|13    |design_1_dlmb_bram_if_cntlr_0   |         1|
|14    |design_1_dlmb_v10_0             |         1|
|15    |design_1_ilmb_bram_if_cntlr_0   |         1|
|16    |design_1_ilmb_v10_0             |         1|
|17    |design_1_lmb_bram_0             |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_auto_ds_0              |     1|
|2     |design_1_auto_pc_0              |     1|
|3     |design_1_auto_pc_1              |     1|
|4     |design_1_auto_us_0              |     1|
|5     |design_1_axi_bram_ctrl_0_0      |     1|
|6     |design_1_axi_bram_ctrl_0_bram_0 |     1|
|7     |design_1_axi_dma_0_0            |     1|
|8     |design_1_dlmb_bram_if_cntlr_0   |     1|
|9     |design_1_dlmb_v10_0             |     1|
|10    |design_1_ilmb_bram_if_cntlr_0   |     1|
|11    |design_1_ilmb_v10_0             |     1|
|12    |design_1_lmb_bram_0             |     1|
|13    |design_1_mdm_1_0                |     1|
|14    |design_1_microblaze_0_0         |     1|
|15    |design_1_rst_Clk_100M_0         |     1|
|16    |design_1_xbar_0                 |     1|
|17    |design_1_xfft_0_0               |     1|
|18    |IBUF                            |     2|
+------+--------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  3014|
|2     |  design_1_i                  |design_1                              |  3012|
|3     |    axi_mem_intercon          |design_1_axi_mem_intercon_0           |  1484|
|4     |      m01_couplers            |m01_couplers_imp_3HM21E               |   395|
|5     |      s00_couplers            |s00_couplers_imp_7HNO1D               |   447|
|6     |    xlconstant_0              |design_1_xlconstant_0_0               |     0|
|7     |    xlconstant_1              |design_1_xlconstant_1_0               |     0|
|8     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1166.297 ; gain = 361.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1166.297 ; gain = 250.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1166.297 ; gain = 361.289
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1193.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1193.371 ; gain = 667.453
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1193.371 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 19 03:04:46 2021...
