     0   :  { %s165 = sld [smem:[#allocation12]] }
   0x1   :  {}
   0x2   :  {}
   0x3   :  {}
   0x4   :  {}
   0x5   :  {}
   0x6   :  { %s166 = sand.u32 134217727, %s165 }
   0x7   :  { %s167 = sor.u32 4026531840, %s166 }
     0   :  {}
   0x1   :  { %168 = vtrace %s167 }
     0   :  {}
   0x1   :  { %s159 = sld [smem:[#allocation9]] }
     0   :  {}
   0x1   :  { %160 = vtrace %s159 }
     0   :  {}
   0x1   :  { %s161 = sld [smem:[#allocation10]] }
     0   :  {}
   0x1   :  { %162 = vtrace %s161 }
     0   :  {}
   0x1   :  { %s163 = sld [smem:[#allocation11]] }
     0   :  {}
   0x1   :  { %164 = vtrace %s163 }
     0   :  { %v146 = vlaneseq }
   0x1   :  {}
   0x2   :  { %v147 = vshrl.u32 %v146, 7 }
   0x3   :  {}
   0x4   :  { %v148 = vshrl.u32 %v147, 1  ;;  %v149 = vand.u32 1, %v147 }
   0x5   :  {}
   0x6   :  { %v150 = vshll.u32 %v149, 2 }
   0x7   :  {}
   0x8   :  { %v151 = vadd.s32 %v150, %v148 }
   0x9   :  { %v157 = vsub.s32 %v148, %v147 }
   0xa   :  { %v152 = vsub.s32 %v151, %v147 }
   0xb   :  {}
   0xc   :  { %153 = vsetiar.raw.iar0 %v152 /* EvenOdd Store IAR initialization */ }
   0xd   :  { %158 = vsetiar.raw.iar1 %v157 /* EvenOdd Load IAR initialization */ }
   0xe   :  { %s26 = sld [smem:[#allocation6]] }
     0   :  {}
   0x1   :  { %p169 = scmp.eq.s32.totalorder %s26, 0 }
     0   :  {}
   0x1   :  { %30 = sbr.rel (%p169) target = $region22 }
     0   :  { %v35 = vand.u32 127, %v146  ;;  %s43 = sxor.u32 2925155241, %s26 }
   0x1   :  {}
   0x2   :  { %v39 = vxor.u32 1135663077, %v35 }
   0x3   :  { %s44 = smul.u32 2223506493, %s43 }
   0x4   :  { %v40 = vmul.u32 2925155241, %v39 }
   0x5   :  {}
   0x6   :  { %v41 = vshrl.u32 %v40, 16 }
   0x7   :  { %s45 = sshrl.u32 %s44, 16 }
   0x8   :  { %v42 = vxor.u32 %v41, %v40 }
   0x9   :  {}
   0xa   :  { %s46 = sxor.u32 %s45, %s44  ;;  %v47 = vxor.u32 2223506493, %v42 }
   0xb   :  {}
   0xc   :  { %v48 = vmul.u32 1519409121, %v47 }
   0xd   :  { %s51 = smul.u32 3389127133, %s46 }
   0xe   :  { %v49 = vshrl.u32 %v48, 16 }
   0xf   :  {}
  0x10   :  { %v50 = vxor.u32 %v49, %v48 }
  0x11   :  { %v53 = vstv %s51 }
  0x12   :  { %v52 = vmul.u32 1232336661, %v50 }
  0x13   :  {}
  0x14   :  { %v54 = vsub.s32 %v53, %v52 }
  0x15   :  {}
  0x16   :  { %v55 = vshrl.u32 %v54, 16 }
  0x17   :  {}
  0x18   :  { %v56 = vxor.u32 %v55, %v54 }
  0x19   :  {}
  0x1a   :  { %v57 = vxor.u32 1519409121, %v56 }
  0x1b   :  {}
  0x1c   :  { %v58 = vmul.u32 2449846741, %v57 }
  0x1d   :  {}
  0x1e   :  { %v59 = vshrl.u32 %v58, 16 }
  0x1f   :  {}
  0x20   :  { %v60 = vxor.u32 %v59, %v58  ;;  %v61 = vmul.u32 3389127133, %v42 }
  0x21   :  {}
  0x22   :  { %v62 = vmul.u32 1232336661, %v60 }
  0x23   :  {}
  0x24   :  { %v63 = vsub.s32 %v61, %v62 }
  0x25   :  {}
  0x26   :  { %v64 = vshrl.u32 %v63, 16 }
  0x27   :  {}
  0x28   :  { %v65 = vxor.u32 %v64, %v63  ;;  %v70 = vxor.u32 2925155241, %v56 }
  0x29   :  {}
  0x2a   :  { %v66 = vxor.u32 1135663077, %v65 }
  0x2b   :  {}
  0x2c   :  { %v67 = vmul.u32 2925155241, %v66  ;;  %v71 = vmul.u32 2223506493, %v70 }
  0x2d   :  {}
  0x2e   :  { %v68 = vshrl.u32 %v67, 16 }
  0x2f   :  {}
  0x30   :  { %v69 = vxor.u32 %v68, %v67  ;;  %v72 = vshrl.u32 %v71, 16 }
  0x31   :  {}
  0x32   :  { %v74 = vxor.u32 2223506493, %v69 }
  0x33   :  {}
  0x34   :  { %v73 = vxor.u32 %v72, %v71  ;;  %v75 = vmul.u32 1519409121, %v74 }
  0x35   :  {}
  0x36   :  { %v76 = vshrl.u32 %v75, 16 }
  0x37   :  {}
  0x38   :  { %v77 = vxor.u32 %v76, %v75  ;;  %v78 = vmul.u32 3389127133, %v73 }
  0x39   :  {}
  0x3a   :  { %v79 = vmul.u32 1232336661, %v77 }
  0x3b   :  {}
  0x3c   :  { %v80 = vsub.s32 %v78, %v79 }
  0x3d   :  {}
  0x3e   :  { %v81 = vshrl.u32 %v80, 16 }
  0x3f   :  {}
  0x40   :  { %v82 = vxor.u32 %v81, %v80 }
  0x41   :  {}
  0x42   :  { %v83 = vxor.u32 1519409121, %v82 }
  0x43   :  {}
  0x44   :  { %v84 = vmul.u32 2449846741, %v83 }
  0x45   :  {}
  0x46   :  { %v85 = vshrl.u32 %v84, 16 }
  0x47   :  {}
  0x48   :  { %v86 = vxor.u32 %v85, %v84  ;;  %v87 = vmul.u32 3389127133, %v69 }
  0x49   :  { %v100 = vxor.u32 1179257497, %v82 }
  0x4a   :  { %v88 = vmul.u32 1232336661, %v86 }
  0x4b   :  {}
  0x4c   :  { %v89 = vsub.s32 %v87, %v88 }
  0x4d   :  { %v101 = vmul.u32 2174555301, %v100  ;;  %v116 = vxor.u32 3546938817, %v82 }
  0x4e   :  { %v90 = vshrl.u32 %v89, 16 }
  0x4f   :  { %v104 = vxor.u32 461070425, %v82  ;;  %v120 = vxor.u32 728804945, %v82 }
  0x50   :  { %v91 = vxor.u32 %v90, %v89 }
  0x51   :  { %v102 = vshrl.u32 %v101, 16  ;;  %v117 = vmul.u32 1343633581, %v116 }
  0x52   :  { %v92 = vxor.u32 2337405405, %v91  ;;  %v96 = vxor.u32 747796405, %v91  ;;  %v108 = vxor.u32 2174555301, %v91 }
  0x53   :  { %v105 = vmul.u32 702470093, %v104  ;;  %v112 = vxor.u32 702470093, %v91  ;;  %v121 = vmul.u32 1920080165, %v120 }
  0x54   :  { %v93 = vmul.u32 1179257497, %v92  ;;  %v97 = vmul.u32 461070425, %v96 }
  0x55   :  { %v109 = vmul.u32 3546938817, %v108  ;;  %v113 = vmul.u32 728804945, %v112 }
  0x56   :  { %v94 = vshrl.u32 %v93, 16  ;;  %v103 = vxor.u32 %v102, %v101  ;;  %v118 = vshrl.u32 %v117, 16 }
  0x57   :  { %v110 = vshrl.u32 %v109, 16 }
  0x58   :  { %v95 = vxor.u32 %v94, %v93  ;;  %v106 = vshrl.u32 %v105, 16 }
  0x59   :  { %v98 = vshrl.u32 %v97, 16  ;;  %v111 = vxor.u32 %v110, %v109  ;;  %v114 = vshrl.u32 %v113, 16  ;;  %v122 = vshrl.u32 %v121, 16 }
  0x5a   :  { %v119 = vxor.u32 %v118, %v117  ;;  %v124 = vor.u32 %v103, %v95 }
  0x5b   :  {}
  0x5c   :  { %v125 = vor.u32 %v124, %v111 }
  0x5d   :  { %v99 = vxor.u32 %v98, %v97  ;;  %v107 = vxor.u32 %v106, %v105  ;;  %v115 = vxor.u32 %v114, %v113  ;;  %v123 = vxor.u32 %v122, %v121 }
  0x5e   :  { %v126 = vor.u32 %v125, %v119 }
  0x5f   :  { %vm170 = vcmp.eq.s32.totalorder %v147, 1 }
  0x60   :  { %vm127 = vcmp.eq.s32.totalorder %v126, 0  ;;  %vm171 = vcmp.eq.s32.totalorder %v147, 2  ;;  %vm172 = vcmp.eq.s32.totalorder %v147, 3 }
  0x61   :  { %v137 = vsel /*vm=*/%vm127, /*on_true_vy=*/%v99, /*on_false_vx=*/%v95  ;;  %v138 = vsel /*vm=*/%vm127, /*on_true_vy=*/%v107, /*on_false_vx=*/%v103  ;;  %v140 = vsel /*vm=*/%vm127, /*on_true_vy=*/%v115, /*on_false_vx=*/%v111  ;;  %v142 = vsel /*vm=*/%vm127, /*on_true_vy=*/%v123, /*on_false_vx=*/%v119 }
  0x62   :  { %v139 = vsel /*vm=*/%vm170, /*on_true_vy=*/%v138, /*on_false_vx=*/%v137 }
  0x63   :  { %v141 = vsel /*vm=*/%vm171, /*on_true_vy=*/%v140, /*on_false_vx=*/%v139 }
  0x64   :  { %v143 = vsel /*vm=*/%vm172, /*on_true_vy=*/%v142, /*on_false_vx=*/%v141 }
  0x65   :  { %144 = setrngseed %v143 /* Rng seed initialization */ }
  0x66   :  { %v145 = vrng /* Rng seed initialization */ }
     0   :  {}
   0x1   :  { %21 = vsettm 1 }
     0   :  {}
   0x1   :  { %s174 = smov 2147483646 /* materialized constant */ }
     0   :  {}
   0x1   :  { %20 = vsettm %s174 }
     0   :  {}
   0x1   :  { %18 = vtrace 2415919103 }
     0   :  {}
   0x1   :  { %0 = vtrace 2952790016 }
     0   :  {}
   0x1   :  { %1 = vtrace 3221225472 }
     0   :  {}
   0x1   :  { %s2 = sld [smem:[#allocation0]] }
     0   :  {}
   0x1   :  { %p173 = scmp.ne.s32.totalorder %s2, 1 }
     0   :  {}
   0x1   :  { %6 = sbr.rel (%p173) target = $region4 }
     0   :  {}
   0x1   :  { %s7 = sld [smem:[#allocation2]] }
   0x2   :  { %s8 = int_to_ptr.hbm [resolvable:$false] %s7 }
     0   :  {}
   0x1   :  { %s9 = scalar_parameter_address 0 }
     0   :  {}
   0x1   :  { %10 = compiler-scheduling-barrier }
     0   :  {}
   0x1   :  { %12 = compiler-scheduling-barrier }
     0   :  {}
   0x1   :  { %16 = vtrace 2147483648 }
     0   :  {}
   0x1   :  { %13 = compiler-scheduling-barrier }
     0   :  {}
   0x1   :  { %14 = inlined_call %s9, %s8 /* %copy.1 = copy(%Arg_0.1) */ }
     0   :  {}
   0x1   :  { %15 = compiler-scheduling-barrier }
     0   :  {}
   0x1   :  { %17 = vtrace 2415919104 }
     0   :  {}
   0x1   :  { %19 = vtrace 2684354559 }
     0   :  {}
   0x1   :  { %s175 = smov 2147483647 /* materialized constant */ }
     0   :  {}
   0x1   :  { %22 = vsettm %s175 }
     0   :  {}
   0x1   :  { %23 = vdelay 1 }
     0   :  {}
   0x1   :  { %24 = sfence }
     0   :  {}
   0x1   :  { %s176 = smov 0 /* materialized constant */ }
   0x2   :  { %25 = sst [smem:[#allocation5]] %s176 }
