{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 01 16:53:30 2014 " "Info: Processing started: Mon Dec 01 16:53:30 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off chipDispenser -c controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off chipDispenser -c controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register eyeLED:eyeLED\|pause\[10\] register eyeLED:eyeLED\|colourSelect\[0\]~_Duplicate_1 11.707 ns " "Info: Slack time is 11.707 ns for clock \"clk\" between source register \"eyeLED:eyeLED\|pause\[10\]\" and destination register \"eyeLED:eyeLED\|colourSelect\[0\]~_Duplicate_1\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "120.58 MHz 8.293 ns " "Info: Fmax is 120.58 MHz (period= 8.293 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.867 ns + Largest register register " "Info: + Largest register to register requirement is 19.867 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.198 ns + Largest " "Info: + Largest clock skew is 0.198 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.052 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.872 ns) 3.052 ns eyeLED:eyeLED\|colourSelect\[0\]~_Duplicate_1 3 REG DSPMULT_X28_Y8_N0 9 " "Info: 3: + IC(0.916 ns) + CELL(0.872 ns) = 3.052 ns; Loc. = DSPMULT_X28_Y8_N0; Fanout = 9; REG Node = 'eyeLED:eyeLED\|colourSelect\[0\]~_Duplicate_1'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.898 ns ( 62.19 % ) " "Info: Total cell delay = 1.898 ns ( 62.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 37.81 % ) " "Info: Total interconnect delay = 1.154 ns ( 37.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { clk clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.052 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.872ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.854 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns eyeLED:eyeLED\|pause\[10\] 3 REG LCFF_X33_Y5_N25 6 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X33_Y5_N25; Fanout = 6; REG Node = 'eyeLED:eyeLED\|pause\[10\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl eyeLED:eyeLED|pause[10] } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl eyeLED:eyeLED|pause[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|pause[10] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { clk clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.052 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.872ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl eyeLED:eyeLED|pause[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|pause[10] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.054 ns - " "Info: - Micro setup delay of destination is 0.054 ns" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { clk clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.052 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.872ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl eyeLED:eyeLED|pause[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|pause[10] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.160 ns - Longest register register " "Info: - Longest register to register delay is 8.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eyeLED:eyeLED\|pause\[10\] 1 REG LCFF_X33_Y5_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y5_N25; Fanout = 6; REG Node = 'eyeLED:eyeLED\|pause\[10\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { eyeLED:eyeLED|pause[10] } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.322 ns) 1.842 ns eyeLED:eyeLED\|LessThan4~686 2 COMB LCCOMB_X30_Y4_N18 1 " "Info: 2: + IC(1.520 ns) + CELL(0.322 ns) = 1.842 ns; Loc. = LCCOMB_X30_Y4_N18; Fanout = 1; COMB Node = 'eyeLED:eyeLED\|LessThan4~686'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { eyeLED:eyeLED|pause[10] eyeLED:eyeLED|LessThan4~686 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 2.317 ns eyeLED:eyeLED\|LessThan4~687 3 COMB LCCOMB_X30_Y4_N4 1 " "Info: 3: + IC(0.297 ns) + CELL(0.178 ns) = 2.317 ns; Loc. = LCCOMB_X30_Y4_N4; Fanout = 1; COMB Node = 'eyeLED:eyeLED\|LessThan4~687'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { eyeLED:eyeLED|LessThan4~686 eyeLED:eyeLED|LessThan4~687 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 2.943 ns eyeLED:eyeLED\|LessThan4~688 4 COMB LCCOMB_X30_Y4_N22 1 " "Info: 4: + IC(0.304 ns) + CELL(0.322 ns) = 2.943 ns; Loc. = LCCOMB_X30_Y4_N22; Fanout = 1; COMB Node = 'eyeLED:eyeLED\|LessThan4~688'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { eyeLED:eyeLED|LessThan4~687 eyeLED:eyeLED|LessThan4~688 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 3.415 ns eyeLED:eyeLED\|LessThan4~689 5 COMB LCCOMB_X30_Y4_N30 1 " "Info: 5: + IC(0.294 ns) + CELL(0.178 ns) = 3.415 ns; Loc. = LCCOMB_X30_Y4_N30; Fanout = 1; COMB Node = 'eyeLED:eyeLED\|LessThan4~689'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { eyeLED:eyeLED|LessThan4~688 eyeLED:eyeLED|LessThan4~689 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 3.883 ns eyeLED:eyeLED\|LessThan4~690 6 COMB LCCOMB_X30_Y4_N20 6 " "Info: 6: + IC(0.290 ns) + CELL(0.178 ns) = 3.883 ns; Loc. = LCCOMB_X30_Y4_N20; Fanout = 6; COMB Node = 'eyeLED:eyeLED\|LessThan4~690'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { eyeLED:eyeLED|LessThan4~689 eyeLED:eyeLED|LessThan4~690 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.322 ns) 4.538 ns eyeLED:eyeLED\|LessThan4~691 7 COMB LCCOMB_X30_Y4_N24 2 " "Info: 7: + IC(0.333 ns) + CELL(0.322 ns) = 4.538 ns; Loc. = LCCOMB_X30_Y4_N24; Fanout = 2; COMB Node = 'eyeLED:eyeLED\|LessThan4~691'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { eyeLED:eyeLED|LessThan4~690 eyeLED:eyeLED|LessThan4~691 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.542 ns) 5.413 ns eyeLED:eyeLED\|colourSelect\[4\]~519 8 COMB LCCOMB_X30_Y4_N28 2 " "Info: 8: + IC(0.333 ns) + CELL(0.542 ns) = 5.413 ns; Loc. = LCCOMB_X30_Y4_N28; Fanout = 2; COMB Node = 'eyeLED:eyeLED\|colourSelect\[4\]~519'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { eyeLED:eyeLED|LessThan4~691 eyeLED:eyeLED|colourSelect[4]~519 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 5.890 ns eyeLED:eyeLED\|colourSelect\[4\]~520 9 COMB LCCOMB_X30_Y4_N6 9 " "Info: 9: + IC(0.299 ns) + CELL(0.178 ns) = 5.890 ns; Loc. = LCCOMB_X30_Y4_N6; Fanout = 9; COMB Node = 'eyeLED:eyeLED\|colourSelect\[4\]~520'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { eyeLED:eyeLED|colourSelect[4]~519 eyeLED:eyeLED|colourSelect[4]~520 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(1.119 ns) 8.160 ns eyeLED:eyeLED\|colourSelect\[0\]~_Duplicate_1 10 REG DSPMULT_X28_Y8_N0 9 " "Info: 10: + IC(1.151 ns) + CELL(1.119 ns) = 8.160 ns; Loc. = DSPMULT_X28_Y8_N0; Fanout = 9; REG Node = 'eyeLED:eyeLED\|colourSelect\[0\]~_Duplicate_1'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.270 ns" { eyeLED:eyeLED|colourSelect[4]~520 eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.339 ns ( 40.92 % ) " "Info: Total cell delay = 3.339 ns ( 40.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.821 ns ( 59.08 % ) " "Info: Total interconnect delay = 4.821 ns ( 59.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.160 ns" { eyeLED:eyeLED|pause[10] eyeLED:eyeLED|LessThan4~686 eyeLED:eyeLED|LessThan4~687 eyeLED:eyeLED|LessThan4~688 eyeLED:eyeLED|LessThan4~689 eyeLED:eyeLED|LessThan4~690 eyeLED:eyeLED|LessThan4~691 eyeLED:eyeLED|colourSelect[4]~519 eyeLED:eyeLED|colourSelect[4]~520 eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "8.160 ns" { eyeLED:eyeLED|pause[10] eyeLED:eyeLED|LessThan4~686 eyeLED:eyeLED|LessThan4~687 eyeLED:eyeLED|LessThan4~688 eyeLED:eyeLED|LessThan4~689 eyeLED:eyeLED|LessThan4~690 eyeLED:eyeLED|LessThan4~691 eyeLED:eyeLED|colourSelect[4]~519 eyeLED:eyeLED|colourSelect[4]~520 eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } { 0.000ns 1.520ns 0.297ns 0.304ns 0.294ns 0.290ns 0.333ns 0.333ns 0.299ns 1.151ns } { 0.000ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.322ns 0.542ns 0.178ns 1.119ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { clk clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.052 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.872ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl eyeLED:eyeLED|pause[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|pause[10] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.160 ns" { eyeLED:eyeLED|pause[10] eyeLED:eyeLED|LessThan4~686 eyeLED:eyeLED|LessThan4~687 eyeLED:eyeLED|LessThan4~688 eyeLED:eyeLED|LessThan4~689 eyeLED:eyeLED|LessThan4~690 eyeLED:eyeLED|LessThan4~691 eyeLED:eyeLED|colourSelect[4]~519 eyeLED:eyeLED|colourSelect[4]~520 eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "8.160 ns" { eyeLED:eyeLED|pause[10] eyeLED:eyeLED|LessThan4~686 eyeLED:eyeLED|LessThan4~687 eyeLED:eyeLED|LessThan4~688 eyeLED:eyeLED|LessThan4~689 eyeLED:eyeLED|LessThan4~690 eyeLED:eyeLED|LessThan4~691 eyeLED:eyeLED|colourSelect[4]~519 eyeLED:eyeLED|colourSelect[4]~520 eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } { 0.000ns 1.520ns 0.297ns 0.304ns 0.294ns 0.290ns 0.333ns 0.333ns 0.299ns 1.151ns } { 0.000ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.322ns 0.542ns 0.178ns 1.119ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register sort:inst6\|redLED\[0\] register sort:inst6\|redLED\[0\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"clk\" between source register \"sort:inst6\|redLED\[0\]\" and destination register \"sort:inst6\|redLED\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sort:inst6\|redLED\[0\] 1 REG LCFF_X34_Y14_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y14_N7; Fanout = 2; REG Node = 'sort:inst6\|redLED\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sort:inst6|redLED[0] } "NODE_NAME" } } { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns sort:inst6\|Selector16~166 2 COMB LCCOMB_X34_Y14_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X34_Y14_N6; Fanout = 1; COMB Node = 'sort:inst6\|Selector16~166'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { sort:inst6|redLED[0] sort:inst6|Selector16~166 } "NODE_NAME" } } { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns sort:inst6\|redLED\[0\] 3 REG LCFF_X34_Y14_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X34_Y14_N7; Fanout = 2; REG Node = 'sort:inst6\|redLED\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sort:inst6|Selector16~166 sort:inst6|redLED[0] } "NODE_NAME" } } { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { sort:inst6|redLED[0] sort:inst6|Selector16~166 sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { sort:inst6|redLED[0] sort:inst6|Selector16~166 sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.864 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns sort:inst6\|redLED\[0\] 3 REG LCFF_X34_Y14_N7 2 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X34_Y14_N7; Fanout = 2; REG Node = 'sort:inst6\|redLED\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.864 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns sort:inst6\|redLED\[0\] 3 REG LCFF_X34_Y14_N7 2 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X34_Y14_N7; Fanout = 2; REG Node = 'sort:inst6\|redLED\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { sort:inst6|redLED[0] sort:inst6|Selector16~166 sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { sort:inst6|redLED[0] sort:inst6|Selector16~166 sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "controller:controller\|mbedInput_reg\[6\] mbed\[0\] clk 9.264 ns register " "Info: tsu for register \"controller:controller\|mbedInput_reg\[6\]\" (data pin = \"mbed\[0\]\", clock pin = \"clk\") is 9.264 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.166 ns + Longest pin register " "Info: + Longest pin to register delay is 12.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns mbed\[0\] 1 PIN PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 2; PIN Node = 'mbed\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mbed[0] } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 624 -216 -48 640 "mbed\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.217 ns) + CELL(0.322 ns) 7.402 ns multiplexerSeven:mux7\|controllerOutput\[0\]~44 2 COMB LCCOMB_X35_Y15_N10 2 " "Info: 2: + IC(6.217 ns) + CELL(0.322 ns) = 7.402 ns; Loc. = LCCOMB_X35_Y15_N10; Fanout = 2; COMB Node = 'multiplexerSeven:mux7\|controllerOutput\[0\]~44'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { mbed[0] multiplexerSeven:mux7|controllerOutput[0]~44 } "NODE_NAME" } } { "multiplexerSeven.v" "" { Text "H:/Logic/chipDispenser/multiplexerSeven.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.512 ns) 9.074 ns controller:controller\|Equal0~213 3 COMB LCCOMB_X35_Y13_N2 1 " "Info: 3: + IC(1.160 ns) + CELL(0.512 ns) = 9.074 ns; Loc. = LCCOMB_X35_Y13_N2; Fanout = 1; COMB Node = 'controller:controller\|Equal0~213'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { multiplexerSeven:mux7|controllerOutput[0]~44 controller:controller|Equal0~213 } "NODE_NAME" } } { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.131 ns) + CELL(0.322 ns) 10.527 ns controller:controller\|Equal0~216 4 COMB LCCOMB_X34_Y12_N0 37 " "Info: 4: + IC(1.131 ns) + CELL(0.322 ns) = 10.527 ns; Loc. = LCCOMB_X34_Y12_N0; Fanout = 37; COMB Node = 'controller:controller\|Equal0~216'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { controller:controller|Equal0~213 controller:controller|Equal0~216 } "NODE_NAME" } } { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.758 ns) 12.166 ns controller:controller\|mbedInput_reg\[6\] 5 REG LCFF_X35_Y15_N25 2 " "Info: 5: + IC(0.881 ns) + CELL(0.758 ns) = 12.166 ns; Loc. = LCFF_X35_Y15_N25; Fanout = 2; REG Node = 'controller:controller\|mbedInput_reg\[6\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { controller:controller|Equal0~216 controller:controller|mbedInput_reg[6] } "NODE_NAME" } } { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.777 ns ( 22.83 % ) " "Info: Total cell delay = 2.777 ns ( 22.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.389 ns ( 77.17 % ) " "Info: Total interconnect delay = 9.389 ns ( 77.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.166 ns" { mbed[0] multiplexerSeven:mux7|controllerOutput[0]~44 controller:controller|Equal0~213 controller:controller|Equal0~216 controller:controller|mbedInput_reg[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "12.166 ns" { mbed[0] mbed[0]~combout multiplexerSeven:mux7|controllerOutput[0]~44 controller:controller|Equal0~213 controller:controller|Equal0~216 controller:controller|mbedInput_reg[6] } { 0.000ns 0.000ns 6.217ns 1.160ns 1.131ns 0.881ns } { 0.000ns 0.863ns 0.322ns 0.512ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.864 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns controller:controller\|mbedInput_reg\[6\] 3 REG LCFF_X35_Y15_N25 2 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X35_Y15_N25; Fanout = 2; REG Node = 'controller:controller\|mbedInput_reg\[6\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk~clkctrl controller:controller|mbedInput_reg[6] } "NODE_NAME" } } { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl controller:controller|mbedInput_reg[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl controller:controller|mbedInput_reg[6] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.166 ns" { mbed[0] multiplexerSeven:mux7|controllerOutput[0]~44 controller:controller|Equal0~213 controller:controller|Equal0~216 controller:controller|mbedInput_reg[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "12.166 ns" { mbed[0] mbed[0]~combout multiplexerSeven:mux7|controllerOutput[0]~44 controller:controller|Equal0~213 controller:controller|Equal0~216 controller:controller|mbedInput_reg[6] } { 0.000ns 0.000ns 6.217ns 1.160ns 1.131ns 0.881ns } { 0.000ns 0.863ns 0.322ns 0.512ns 0.322ns 0.758ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl controller:controller|mbedInput_reg[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl controller:controller|mbedInput_reg[6] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk blueLED1 flashLED:flashLED1\|blueLED1 10.378 ns register " "Info: tco from clock \"clk\" to destination pin \"blueLED1\" through register \"flashLED:flashLED1\|blueLED1\" is 10.378 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.854 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns flashLED:flashLED1\|blueLED1 3 REG LCFF_X16_Y25_N7 7 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X16_Y25_N7; Fanout = 7; REG Node = 'flashLED:flashLED1\|blueLED1'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl flashLED:flashLED1|blueLED1 } "NODE_NAME" } } { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl flashLED:flashLED1|blueLED1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl flashLED:flashLED1|blueLED1 } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.247 ns + Longest register pin " "Info: + Longest register to pin delay is 7.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flashLED:flashLED1\|blueLED1 1 REG LCFF_X16_Y25_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y25_N7; Fanout = 7; REG Node = 'flashLED:flashLED1\|blueLED1'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { flashLED:flashLED1|blueLED1 } "NODE_NAME" } } { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.407 ns) + CELL(2.840 ns) 7.247 ns blueLED1 2 PIN PIN_N21 0 " "Info: 2: + IC(4.407 ns) + CELL(2.840 ns) = 7.247 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'blueLED1'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.247 ns" { flashLED:flashLED1|blueLED1 blueLED1 } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 760 -16 160 776 "blueLED1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 39.19 % ) " "Info: Total cell delay = 2.840 ns ( 39.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.407 ns ( 60.81 % ) " "Info: Total interconnect delay = 4.407 ns ( 60.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.247 ns" { flashLED:flashLED1|blueLED1 blueLED1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "7.247 ns" { flashLED:flashLED1|blueLED1 blueLED1 } { 0.000ns 4.407ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl flashLED:flashLED1|blueLED1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl flashLED:flashLED1|blueLED1 } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.247 ns" { flashLED:flashLED1|blueLED1 blueLED1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "7.247 ns" { flashLED:flashLED1|blueLED1 blueLED1 } { 0.000ns 4.407ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "select\[0\] mbedOutput\[0\] 14.657 ns Longest " "Info: Longest tpd from source pin \"select\[0\]\" to destination pin \"mbedOutput\[0\]\" is 14.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns select\[0\] 1 PIN PIN_A18 27 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A18; Fanout = 27; PIN Node = 'select\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[0] } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 576 -200 -32 592 "select\[0..0\]" "" } { 120 520 592 136 "select\[0..0\]" "" } { 525 0 16 584 "select\[0..0\]" "" } { 1016 1384 1456 1032 "select\[0..0\]" "" } { 600 352 424 616 "select\[0..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.044 ns) + CELL(0.491 ns) 8.408 ns multiplexerOutput:muxOut\|muxOut\[0\]~33 2 COMB LCCOMB_X34_Y12_N20 1 " "Info: 2: + IC(7.044 ns) + CELL(0.491 ns) = 8.408 ns; Loc. = LCCOMB_X34_Y12_N20; Fanout = 1; COMB Node = 'multiplexerOutput:muxOut\|muxOut\[0\]~33'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.535 ns" { select[0] multiplexerOutput:muxOut|muxOut[0]~33 } "NODE_NAME" } } { "multiplexerOutput.v" "" { Text "H:/Logic/chipDispenser/multiplexerOutput.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.223 ns) + CELL(3.026 ns) 14.657 ns mbedOutput\[0\] 3 PIN PIN_A20 0 " "Info: 3: + IC(3.223 ns) + CELL(3.026 ns) = 14.657 ns; Loc. = PIN_A20; Fanout = 0; PIN Node = 'mbedOutput\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.249 ns" { multiplexerOutput:muxOut|muxOut[0]~33 mbedOutput[0] } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 1024 1784 1965 1040 "mbedOutput\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.390 ns ( 29.95 % ) " "Info: Total cell delay = 4.390 ns ( 29.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.267 ns ( 70.05 % ) " "Info: Total interconnect delay = 10.267 ns ( 70.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.657 ns" { select[0] multiplexerOutput:muxOut|muxOut[0]~33 mbedOutput[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "14.657 ns" { select[0] select[0]~combout multiplexerOutput:muxOut|muxOut[0]~33 mbedOutput[0] } { 0.000ns 0.000ns 7.044ns 3.223ns } { 0.000ns 0.873ns 0.491ns 3.026ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "controller:controller\|mbedInput_reg\[2\] mbed\[2\] clk -3.701 ns register " "Info: th for register \"controller:controller\|mbedInput_reg\[2\]\" (data pin = \"mbed\[2\]\", clock pin = \"clk\") is -3.701 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.864 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns controller:controller\|mbedInput_reg\[2\] 3 REG LCFF_X35_Y15_N9 2 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X35_Y15_N9; Fanout = 2; REG Node = 'controller:controller\|mbedInput_reg\[2\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk~clkctrl controller:controller|mbedInput_reg[2] } "NODE_NAME" } } { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl controller:controller|mbedInput_reg[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl controller:controller|mbedInput_reg[2] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.851 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns mbed\[2\] 1 PIN PIN_A15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A15; Fanout = 2; PIN Node = 'mbed\[2\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mbed[2] } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 624 -216 -48 640 "mbed\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.714 ns) + CELL(0.178 ns) 6.755 ns multiplexerSeven:mux7\|controllerOutput\[2\]~46 2 COMB LCCOMB_X35_Y15_N8 2 " "Info: 2: + IC(5.714 ns) + CELL(0.178 ns) = 6.755 ns; Loc. = LCCOMB_X35_Y15_N8; Fanout = 2; COMB Node = 'multiplexerSeven:mux7\|controllerOutput\[2\]~46'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.892 ns" { mbed[2] multiplexerSeven:mux7|controllerOutput[2]~46 } "NODE_NAME" } } { "multiplexerSeven.v" "" { Text "H:/Logic/chipDispenser/multiplexerSeven.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.851 ns controller:controller\|mbedInput_reg\[2\] 3 REG LCFF_X35_Y15_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.851 ns; Loc. = LCFF_X35_Y15_N9; Fanout = 2; REG Node = 'controller:controller\|mbedInput_reg\[2\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { multiplexerSeven:mux7|controllerOutput[2]~46 controller:controller|mbedInput_reg[2] } "NODE_NAME" } } { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 16.60 % ) " "Info: Total cell delay = 1.137 ns ( 16.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.714 ns ( 83.40 % ) " "Info: Total interconnect delay = 5.714 ns ( 83.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.851 ns" { mbed[2] multiplexerSeven:mux7|controllerOutput[2]~46 controller:controller|mbedInput_reg[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.851 ns" { mbed[2] mbed[2]~combout multiplexerSeven:mux7|controllerOutput[2]~46 controller:controller|mbedInput_reg[2] } { 0.000ns 0.000ns 5.714ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl controller:controller|mbedInput_reg[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl controller:controller|mbedInput_reg[2] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.851 ns" { mbed[2] multiplexerSeven:mux7|controllerOutput[2]~46 controller:controller|mbedInput_reg[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.851 ns" { mbed[2] mbed[2]~combout multiplexerSeven:mux7|controllerOutput[2]~46 controller:controller|mbedInput_reg[2] } { 0.000ns 0.000ns 5.714ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "154 " "Info: Allocated 154 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 01 16:53:32 2014 " "Info: Processing ended: Mon Dec 01 16:53:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
