Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 17:00:03 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file operator_long_div6_control_sets_placed.rpt
| Design       : operator_long_div6
| Device       : xc7k160t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |           14 |
|     10 |            1 |
|     12 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              70 |           14 |
| Yes          | No                    | No                     |             250 |           36 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------+------------------+------------------+----------------+
| Clock Signal |                         Enable Signal                        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------------+------------------+------------------+----------------+
|  ap_clk      | grp_lut_div3_chunk_fu_104/q_chunk_V_5_reg_440_reg[0][0]      |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_104/E[0]                               |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_104/q_chunk_V_reg_415_reg[0][0]        |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_104/q_chunk_V_9_reg_460_reg[0][0]      |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_104/q_chunk_V_8_reg_455_reg[0][0]      |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_104/q_chunk_V_7_reg_450_reg[0][0]      |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_104/q_chunk_V_6_reg_445_reg[0][0]      |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_104/q_chunk_V_4_reg_435_reg[0][0]      |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_104/q_chunk_V_3_reg_430_reg[0][0]      |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_104/q_chunk_V_2_reg_425_reg[0][0]      |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_104/q_chunk_V_1_reg_420_reg[0][0]      |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_104/q_chunk_V_13_reg_475_reg[0][0]     |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_104/q_chunk_V_12_reg_470_reg[0][0]     |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_104/q_chunk_V_11_reg_465_reg[0][0]     |                  |                1 |              8 |
|  ap_clk      |                                                              |                  |                3 |             10 |
|  ap_clk      | grp_lut_div3_chunk_fu_104/grp_lut_div3_chunk_fu_104_ap_ready | ap_rst           |                2 |             12 |
|  ap_clk      | grp_lut_div3_chunk_fu_104/q3_U/lut_div3_chunk_q3_rom_U/ce0   |                  |                4 |             12 |
|  ap_clk      |                                                              | ap_rst           |               14 |             70 |
|  ap_clk      | ap_NS_fsm114_out                                             |                  |               18 |            126 |
+--------------+--------------------------------------------------------------+------------------+------------------+----------------+


