#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May  8 13:37:38 2023
# Process ID: 12584
# Current directory: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28716 C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.xpr
# Log file: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/vivado.log
# Journal file: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.xpr}
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/.Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1004.766 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
update_compile_order -fileset sources_1
update_module_reference BlockDesign_MovingAverageFilter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Reading block design file <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:module_ref:digilent_jstk2:1.0 - digilent_jstk2_0
Adding component instance block -- xilinx.com:module_ref:Debouncer:1.0 - Debouncer_0
Adding component instance block -- xilinx.com:module_ref:Debouncer:1.0 - Debouncer_1
Adding component instance block -- xilinx.com:module_ref:EdgeDetector:1.0 - EdgeDetector_0
Adding component instance block -- xilinx.com:module_ref:EdgeDetector:1.0 - EdgeDetector_1
Adding component instance block -- xilinx.com:module_ref:MovingAverageFilter:1.0 - MovingAverageFilter_0
Adding component instance block -- DigiLAB:ip:axi4stream_spi_master:1.0 - axi4stream_spi_master_1
Adding component instance block -- DigiLAB:ip:axis_dual_i2s:1.0 - axis_dual_i2s_1
Successfully read diagram <BlockDesign> from block design file <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd>
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_MovingAverageFilter_0_0 from MovingAverageFilter_v1_0 1.0 to MovingAverageFilter_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
upgrade_ip: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.766 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.766 ; gain = 0.000
close_project
create_project Test_Mean {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MovingAverageFilter.vhd}}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
import_files -norecurse {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/AveragingLogic.vhd} {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/FIFO.vhd}}
update_compile_order -fileset sources_1
file mkdir C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new
can't create directory "C:/Users/daido/Desktop/Polimi/Anno": file already exists
file mkdir C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new
can't create directory "C:/Users/daido/Desktop/Polimi/Anno": file already exists
file mkdir C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new
can't create directory "C:/Users/daido/Desktop/Polimi/Anno": file already exists
file mkdir C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new
can't create directory "C:/Users/daido/Desktop/Polimi/Anno": file already exists
file mkdir C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new
can't create directory "C:/Users/daido/Desktop/Polimi/Anno": file already exists
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new
can't create directory "C:/Users/daido/Desktop/Polimi/Anno": file already exists
file mkdir {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new}
close [ open {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new/tb_MovingAverage.vhd} w ]
add_files -fileset sim_1 {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new/tb_MovingAverage.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MovingAverageFilter
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1358.852 ; gain = 250.480
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
ERROR: [Synth 8-690] width mismatch in assignment; target has 24 bits, source has 25 bits [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:43]
ERROR: [Synth 8-285] failed synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
ERROR: [Synth 8-285] failed synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1412.465 ; gain = 304.094
---------------------------------------------------------------------------------
RTL Elaboration failed
8 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MovingAverageFilter
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1412.465 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1415.773 ; gain = 3.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1415.773 ; gain = 3.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1415.773 ; gain = 3.309
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1415.773 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1517.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1617.281 ; gain = 204.816
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1617.281 ; gain = 204.816
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MovingAverageFilter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new/tb_MovingAverage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_MovingAverage'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 24 [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new/tb_MovingAverage.vhd:102]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_movingaverage in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1617.281 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new/tb_MovingAverage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_MovingAverage'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/daido/Desktop/Polimi/Anno -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/daido/Desktop/Polimi/Anno" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon May  8 14:13:29 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1632.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1669.637 ; gain = 37.473
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new/tb_MovingAverage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_MovingAverage'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1676.961 ; gain = 1.234
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new/tb_MovingAverage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_MovingAverage'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1679.316 ; gain = 1.125
set_property -name {xsim.simulate.runtime} -value {1500ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1710.363 ; gain = 29.070
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1710.363 ; gain = 29.070
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new/tb_MovingAverage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_MovingAverage'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1715.762 ; gain = 1.496
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MovingAverageFilter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new/tb_MovingAverage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_MovingAverage'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1721.812 ; gain = 0.406
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MovingAverageFilter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1722.137 ; gain = 0.324
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MovingAverageFilter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1722.766 ; gain = 0.629
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1756.707 ; gain = 33.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1800.805 ; gain = 78.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1800.805 ; gain = 78.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1800.805 ; gain = 78.039
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1800.805 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1800.805 ; gain = 78.039
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1800.805 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1822.020 ; gain = 21.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1844.957 ; gain = 44.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1844.957 ; gain = 44.152
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1854.016 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1854.016 ; gain = 53.211
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.016 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1854.016 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.016 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1871.621 ; gain = 17.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1871.621 ; gain = 17.605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1883.031 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1883.031 ; gain = 29.016
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1883.031 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1883.031 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1883.031 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1891.320 ; gain = 8.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1891.320 ; gain = 8.289
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1905.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1905.734 ; gain = 22.703
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.734 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1905.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1905.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1905.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1905.734 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1914.031 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1914.031 ; gain = 8.297
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1914.031 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1914.031 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1917.074 ; gain = 3.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1917.074 ; gain = 3.043
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1931.453 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1931.453 ; gain = 17.422
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1931.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new/tb_MovingAverage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_MovingAverage'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3267.332 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3267.332 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
ERROR: [Synth 8-690] width mismatch in assignment; target has 29 bits, source has 24 bits [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:49]
ERROR: [Synth 8-285] failed synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
ERROR: [Synth 8-285] failed synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3267.332 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3267.332 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3267.332 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3267.332 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3267.332 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3267.332 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3267.332 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 3267.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3267.332 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3267.332 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
ERROR: [Synth 8-97] array index 29 out of range [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:46]
ERROR: [Synth 8-285] failed synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
ERROR: [Synth 8-285] failed synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3267.332 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3267.332 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
launch_runs synth_1 -jobs 6
[Mon May  8 15:31:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Impossibile accedere al file. Il file è utilizzato da un altro processo: "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3267.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new/tb_MovingAverage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_MovingAverage'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3267.332 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.340 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3313.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3313.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3313.340 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3322.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3322.309 ; gain = 8.969
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3322.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3322.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3322.309 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3322.309 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 3322.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.309 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3322.309 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 3322.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new/tb_MovingAverage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_MovingAverage'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.309 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 3322.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.309 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3322.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3322.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MovingAverageFilter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3322.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
ERROR: [VRFC 10-2989] 'sum_total_partial' is not declared [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:46]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3322.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3322.309 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MovingAverageFilter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.309 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3322.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3322.309 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3322.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3322.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MovingAverageFilter'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3322.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MovingAverageFilter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new/tb_MovingAverage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_MovingAverage'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3322.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.309 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.309 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3322.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3322.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3322.309 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.309 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3322.309 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.309 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MovingAverage_behav -key {Behavioral:sim_1:Functional:tb_MovingAverage} -tclbatch {tb_MovingAverage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MovingAverage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MovingAverage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.309 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3322.309 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new/tb_MovingAverage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_MovingAverage'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3322.309 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:87]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:88]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2757] this construct is only supported in VHDL 1076-2008 [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:87]
ERROR: [Synth 8-2757] this construct is only supported in VHDL 1076-2008 [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:88]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3445.246 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3445.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3445.246 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3445.246 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3445.246 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2778] type error near is_reading ; expected type boolean [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:123]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3445.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3445.246 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3445.246 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sim_1/new/tb_MovingAverage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_MovingAverage'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3445.246 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:113]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:128]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3445.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3445.246 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3445.246 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3445.246 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2032] formal fifo_full is not declared [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:170]
ERROR: [Synth 8-2029] formal wr_en has no actual or default value [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:160]
INFO: [Synth 8-994] wr_en is declared here [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:84]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:112]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:127]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:145]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:26]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:26]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3445.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3445.246 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MovingAverageFilter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3445.246 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:112]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:127]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:145]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:26]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:26]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3445.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3445.246 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MovingAverageFilter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.AveragingLogic [averaginglogic_default]
Compiling architecture behavioral of entity xil_defaultlib.MovingAverageFilter [movingaveragefilter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_movingaverage
Built simulation snapshot tb_MovingAverage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3445.246 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:112]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:127]
WARNING: [Synth 8-5640] Port 'fifo_full' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:72]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:145]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
ERROR: [Synth 8-690] width mismatch in assignment; target has 29 bits, source has 24 bits [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:44]
ERROR: [Synth 8-285] failed synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
ERROR: [Synth 8-285] failed synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:112]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:127]
WARNING: [Synth 8-5640] Port 'fifo_full' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:72]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:145]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
WARNING: [Synth 8-5640] Port 'fifo_full' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:72]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3445.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3445.246 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'fifo_full' has no actual or default value [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:20]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_movingaverage in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'fifo_full' has no actual or default value [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:20]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_movingaverage in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:112]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:127]
WARNING: [Synth 8-5640] Port 'fifo_full' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:72]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:145]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
WARNING: [Synth 8-5640] Port 'fifo_full' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:72]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3445.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3445.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AveragingLogic'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'fifo_full' has no actual or default value [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:20]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_movingaverage in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:112]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:127]
WARNING: [Synth 8-5640] Port 'fifo_full' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:72]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:145]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:27]
WARNING: [Synth 8-5640] Port 'fifo_full' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:72]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3445.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3445.246 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MovingAverage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MovingAverage_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MovingAverageFilter'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim'
"xelab -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8f9d4ee70603465789387ea71b6b6031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MovingAverage_behav xil_defaultlib.tb_MovingAverage -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'fifo_full' has no actual or default value [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:20]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_movingaverage in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingAverageFilter' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst1' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:112]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:33]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:47]
	Parameter FIFO_WIDTH bound to: 24 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/FIFO.vhd:8' bound to instance 'inst2' of component 'FIFO' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:127]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst3' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:145]
INFO: [Synth 8-638] synthesizing module 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:25]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AveragingLogic' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:25]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AveragingLogic' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/AveragingLogic.vhd:8' bound to instance 'inst4' of component 'AveragingLogic' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'MovingAverageFilter' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB3/Test_Mean/Test_Mean.srcs/sources_1/imports/new/MovingAverageFilter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3445.246 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3445.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3445.246 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  9 00:20:02 2023...
