Protel Design System Design Rule Check
PCB File : E:\Hardware_Accelerated_Robot\Hardware\ECAD\DriverBoard\DriverBoard.PcbDoc
Date     : 12/27/2019
Time     : 2:32:37 AM

Processing Rule : Clearance Constraint (Gap=0.254mm) (InPolygon),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.165mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.152mm) (Max=2.54mm) (Preferred=0.178mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J1-7(42.5mm,74.425mm) on Top Layer And Pad J1-8(43.5mm,74.425mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J1-6(41.5mm,74.425mm) on Top Layer And Pad J1-7(42.5mm,74.425mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J1-5(40.5mm,74.425mm) on Top Layer And Pad J1-6(41.5mm,74.425mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J1-4(39.5mm,74.425mm) on Top Layer And Pad J1-5(40.5mm,74.425mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J1-3(38.5mm,74.425mm) on Top Layer And Pad J1-4(39.5mm,74.425mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J1-2(37.5mm,74.425mm) on Top Layer And Pad J1-3(38.5mm,74.425mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J1-1(36.5mm,74.425mm) on Top Layer And Pad J1-2(37.5mm,74.425mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.199mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Region (2 hole(s)) Top Solder [Top Solder] Mask Sliver [0.199mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Region (2 hole(s)) Top Solder [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Region (2 hole(s)) Top Solder [Top Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Region (2 hole(s)) Top Solder [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.199mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.199mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Region (1 hole(s)) Top Solder And Region (1 hole(s)) Top Solder [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.159mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Region (1 hole(s)) Top Solder [Top Solder] Mask Sliver [0.159mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.159mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Region (1 hole(s)) Top Solder [Top Solder] Mask Sliver [0.159mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.239mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.239mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.239mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.239mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.159mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.159mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.239mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.239mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.239mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.239mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mm < 0.254mm) Between Region (1 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.091mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.026mm < 0.254mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.026mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mm < 0.254mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.091mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Region (1 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Region (0 hole(s)) Bottom Solder And Region (1 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.182mm < 0.254mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.182mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Region (1 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.234mm < 0.254mm) Between Region (0 hole(s)) Bottom Solder And Region (1 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.234mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.238mm < 0.254mm) Between Region (1 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.238mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Region (2 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Region (1 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Region (0 hole(s)) Bottom Solder And Region (1 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Region (1 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.026mm < 0.254mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.026mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Region (1 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Region (0 hole(s)) Bottom Solder And Region (2 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.208mm < 0.254mm) Between Region (1 hole(s)) Bottom Solder And Region (1 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.208mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Region (1 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.084mm < 0.254mm) Between Region (1 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.084mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.224mm < 0.254mm) Between Region (0 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.224mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.084mm < 0.254mm) Between Region (0 hole(s)) Bottom Solder And Region (1 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.084mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.031mm < 0.254mm) Between Region (1 hole(s)) Bottom Solder And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.031mm]
Rule Violations :45

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (58.7mm,58.3mm)(58.7mm,61.7mm) on Top Overlay And Pad PULLUP-1(59.8mm,59.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (58.7mm,58.3mm)(60.9mm,58.3mm) on Top Overlay And Pad PULLUP-1(59.8mm,59.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (60.9mm,58.3mm)(60.9mm,61.7mm) on Top Overlay And Pad PULLUP-1(59.8mm,59.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (58.7mm,58.3mm)(58.7mm,61.7mm) on Top Overlay And Pad PULLUP-2(59.8mm,60.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (58.7mm,61.7mm)(60.9mm,61.7mm) on Top Overlay And Pad PULLUP-2(59.8mm,60.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (60.9mm,58.3mm)(60.9mm,61.7mm) on Top Overlay And Pad PULLUP-2(59.8mm,60.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (116.625mm,27.2mm)(117.375mm,27.2mm) on Top Overlay And Pad CHRG LED-+(117mm,27.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (116.625mm,27.2mm)(117mm,26.825mm) on Top Overlay And Pad CHRG LED-+(117mm,27.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (117mm,26.825mm)(117.375mm,27.2mm) on Top Overlay And Pad CHRG LED-+(117mm,27.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (118.1mm,25.3mm)(118.1mm,28.7mm) on Top Overlay And Pad CHRG LED-+(117mm,27.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (115.9mm,28.7mm)(118.1mm,28.7mm) on Top Overlay And Pad CHRG LED-+(117mm,27.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (115.9mm,25.3mm)(115.9mm,28.7mm) on Top Overlay And Pad CHRG LED-+(117mm,27.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (116.625mm,27.2mm)(117mm,26.825mm) on Top Overlay And Pad CHRG LED--(117mm,26.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (117mm,26.825mm)(117.375mm,27.2mm) on Top Overlay And Pad CHRG LED--(117mm,26.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (116.625mm,26.8mm)(117.375mm,26.8mm) on Top Overlay And Pad CHRG LED--(117mm,26.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (118.1mm,25.3mm)(118.1mm,28.7mm) on Top Overlay And Pad CHRG LED--(117mm,26.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (115.9mm,25.3mm)(118.1mm,25.3mm) on Top Overlay And Pad CHRG LED--(117mm,26.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (115.9mm,25.3mm)(115.9mm,28.7mm) on Top Overlay And Pad CHRG LED--(117mm,26.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (25.4mm,58.8mm)(25.4mm,62.2mm) on Top Overlay And Pad DIR2-+(26.5mm,61.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.6mm,58.8mm)(27.6mm,62.2mm) on Top Overlay And Pad DIR2-+(26.5mm,61.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (26.125mm,60.7mm)(26.875mm,60.7mm) on Top Overlay And Pad DIR2-+(26.5mm,61.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (26.125mm,60.7mm)(26.5mm,60.325mm) on Top Overlay And Pad DIR2-+(26.5mm,61.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (26.5mm,60.325mm)(26.875mm,60.7mm) on Top Overlay And Pad DIR2-+(26.5mm,61.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (25.4mm,62.2mm)(27.6mm,62.2mm) on Top Overlay And Pad DIR2-+(26.5mm,61.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (25.4mm,58.8mm)(25.4mm,62.2mm) on Top Overlay And Pad DIR2--(26.5mm,59.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.6mm,58.8mm)(27.6mm,62.2mm) on Top Overlay And Pad DIR2--(26.5mm,59.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (26.125mm,60.7mm)(26.5mm,60.325mm) on Top Overlay And Pad DIR2--(26.5mm,59.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (26.5mm,60.325mm)(26.875mm,60.7mm) on Top Overlay And Pad DIR2--(26.5mm,59.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (26.125mm,60.3mm)(26.875mm,60.3mm) on Top Overlay And Pad DIR2--(26.5mm,59.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (25.4mm,58.8mm)(27.6mm,58.8mm) on Top Overlay And Pad DIR2--(26.5mm,59.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (25.4mm,53.3mm)(25.4mm,56.7mm) on Top Overlay And Pad DIR1-+(26.5mm,55.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.6mm,53.3mm)(27.6mm,56.7mm) on Top Overlay And Pad DIR1-+(26.5mm,55.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (26.125mm,55.2mm)(26.875mm,55.2mm) on Top Overlay And Pad DIR1-+(26.5mm,55.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (26.125mm,55.2mm)(26.5mm,54.825mm) on Top Overlay And Pad DIR1-+(26.5mm,55.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (26.5mm,54.825mm)(26.875mm,55.2mm) on Top Overlay And Pad DIR1-+(26.5mm,55.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (25.4mm,56.7mm)(27.6mm,56.7mm) on Top Overlay And Pad DIR1-+(26.5mm,55.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (25.4mm,53.3mm)(25.4mm,56.7mm) on Top Overlay And Pad DIR1--(26.5mm,54.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.6mm,53.3mm)(27.6mm,56.7mm) on Top Overlay And Pad DIR1--(26.5mm,54.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (26.125mm,55.2mm)(26.5mm,54.825mm) on Top Overlay And Pad DIR1--(26.5mm,54.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (26.5mm,54.825mm)(26.875mm,55.2mm) on Top Overlay And Pad DIR1--(26.5mm,54.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (26.125mm,54.8mm)(26.875mm,54.8mm) on Top Overlay And Pad DIR1--(26.5mm,54.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (25.4mm,53.3mm)(27.6mm,53.3mm) on Top Overlay And Pad DIR1--(26.5mm,54.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (25.4mm,30.05mm)(25.4mm,33.45mm) on Top Overlay And Pad DIR4-+(26.5mm,32.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.6mm,30.05mm)(27.6mm,33.45mm) on Top Overlay And Pad DIR4-+(26.5mm,32.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (26.125mm,31.95mm)(26.875mm,31.95mm) on Top Overlay And Pad DIR4-+(26.5mm,32.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (26.125mm,31.95mm)(26.5mm,31.575mm) on Top Overlay And Pad DIR4-+(26.5mm,32.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (26.5mm,31.575mm)(26.875mm,31.95mm) on Top Overlay And Pad DIR4-+(26.5mm,32.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (25.4mm,33.45mm)(27.6mm,33.45mm) on Top Overlay And Pad DIR4-+(26.5mm,32.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (25.4mm,30.05mm)(25.4mm,33.45mm) on Top Overlay And Pad DIR4--(26.5mm,30.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.6mm,30.05mm)(27.6mm,33.45mm) on Top Overlay And Pad DIR4--(26.5mm,30.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (26.125mm,31.95mm)(26.5mm,31.575mm) on Top Overlay And Pad DIR4--(26.5mm,30.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (26.5mm,31.575mm)(26.875mm,31.95mm) on Top Overlay And Pad DIR4--(26.5mm,30.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (26.125mm,31.55mm)(26.875mm,31.55mm) on Top Overlay And Pad DIR4--(26.5mm,30.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (25.4mm,30.05mm)(27.6mm,30.05mm) on Top Overlay And Pad DIR4--(26.5mm,30.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (25.4mm,35.55mm)(25.4mm,38.95mm) on Top Overlay And Pad DIR3-+(26.5mm,38.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.6mm,35.55mm)(27.6mm,38.95mm) on Top Overlay And Pad DIR3-+(26.5mm,38.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (26.125mm,37.45mm)(26.875mm,37.45mm) on Top Overlay And Pad DIR3-+(26.5mm,38.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (26.125mm,37.45mm)(26.5mm,37.075mm) on Top Overlay And Pad DIR3-+(26.5mm,38.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (26.5mm,37.075mm)(26.875mm,37.45mm) on Top Overlay And Pad DIR3-+(26.5mm,38.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (25.4mm,38.95mm)(27.6mm,38.95mm) on Top Overlay And Pad DIR3-+(26.5mm,38.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (25.4mm,35.55mm)(25.4mm,38.95mm) on Top Overlay And Pad DIR3--(26.5mm,36.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.6mm,35.55mm)(27.6mm,38.95mm) on Top Overlay And Pad DIR3--(26.5mm,36.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (26.125mm,37.45mm)(26.5mm,37.075mm) on Top Overlay And Pad DIR3--(26.5mm,36.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (26.5mm,37.075mm)(26.875mm,37.45mm) on Top Overlay And Pad DIR3--(26.5mm,36.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (26.125mm,37.05mm)(26.875mm,37.05mm) on Top Overlay And Pad DIR3--(26.5mm,36.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (25.4mm,35.55mm)(27.6mm,35.55mm) on Top Overlay And Pad DIR3--(26.5mm,36.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (58.7mm,54.8mm)(58.7mm,58.2mm) on Top Overlay And Pad R11-1(59.8mm,55.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (58.7mm,54.8mm)(60.9mm,54.8mm) on Top Overlay And Pad R11-1(59.8mm,55.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (60.9mm,54.8mm)(60.9mm,58.2mm) on Top Overlay And Pad R11-1(59.8mm,55.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (58.7mm,54.8mm)(58.7mm,58.2mm) on Top Overlay And Pad R11-2(59.8mm,57.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (58.7mm,58.2mm)(60.9mm,58.2mm) on Top Overlay And Pad R11-2(59.8mm,57.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (60.9mm,54.8mm)(60.9mm,58.2mm) on Top Overlay And Pad R11-2(59.8mm,57.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (89.2mm,30.9mm)(89.2mm,33.1mm) on Top Overlay And Pad R19-1(88.45mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (85.8mm,30.9mm)(89.2mm,30.9mm) on Top Overlay And Pad R19-1(88.45mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (85.8mm,33.1mm)(89.2mm,33.1mm) on Top Overlay And Pad R19-1(88.45mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (85.8mm,30.9mm)(85.8mm,33.1mm) on Top Overlay And Pad R19-2(86.55mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (85.8mm,30.9mm)(89.2mm,30.9mm) on Top Overlay And Pad R19-2(86.55mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (85.8mm,33.1mm)(89.2mm,33.1mm) on Top Overlay And Pad R19-2(86.55mm,32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (97.8mm,61.4mm)(97.8mm,63.6mm) on Top Overlay And Pad C39-1(98.55mm,62.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.8mm,61.4mm)(101.2mm,61.4mm) on Top Overlay And Pad C39-1(98.55mm,62.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (97.8mm,63.65mm)(101.2mm,63.65mm) on Top Overlay And Pad C39-1(98.55mm,62.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.8mm,63.6mm)(101.2mm,63.6mm) on Top Overlay And Pad C39-1(98.55mm,62.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (101.2mm,61.4mm)(101.2mm,63.6mm) on Top Overlay And Pad C39-2(100.45mm,62.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.8mm,61.4mm)(101.2mm,61.4mm) on Top Overlay And Pad C39-2(100.45mm,62.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (97.8mm,63.65mm)(101.2mm,63.65mm) on Top Overlay And Pad C39-2(100.45mm,62.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.8mm,63.6mm)(101.2mm,63.6mm) on Top Overlay And Pad C39-2(100.45mm,62.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (97.8mm,63.65mm)(97.8mm,65.85mm) on Top Overlay And Pad R21-1(98.55mm,64.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.8mm,63.65mm)(101.2mm,63.65mm) on Top Overlay And Pad R21-1(98.55mm,64.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (97.8mm,63.6mm)(101.2mm,63.6mm) on Top Overlay And Pad R21-1(98.55mm,64.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.8mm,65.85mm)(101.2mm,65.85mm) on Top Overlay And Pad R21-1(98.55mm,64.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (101.2mm,63.65mm)(101.2mm,65.85mm) on Top Overlay And Pad R21-2(100.45mm,64.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.8mm,63.65mm)(101.2mm,63.65mm) on Top Overlay And Pad R21-2(100.45mm,64.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (97.8mm,63.6mm)(101.2mm,63.6mm) on Top Overlay And Pad R21-2(100.45mm,64.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.8mm,65.85mm)(101.2mm,65.85mm) on Top Overlay And Pad R21-2(100.45mm,64.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (85.8mm,46.65mm)(85.8mm,48.85mm) on Top Overlay And Pad R22-1(86.55mm,47.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (85.8mm,46.6mm)(89.2mm,46.6mm) on Top Overlay And Pad R22-1(86.55mm,47.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (85.8mm,48.85mm)(89.2mm,48.85mm) on Top Overlay And Pad R22-1(86.55mm,47.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (85.8mm,46.65mm)(89.2mm,46.65mm) on Top Overlay And Pad R22-1(86.55mm,47.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (89.2mm,46.65mm)(89.2mm,48.85mm) on Top Overlay And Pad R22-2(88.45mm,47.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (85.8mm,46.6mm)(89.2mm,46.6mm) on Top Overlay And Pad R22-2(88.45mm,47.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (85.8mm,48.85mm)(89.2mm,48.85mm) on Top Overlay And Pad R22-2(88.45mm,47.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (85.8mm,46.65mm)(89.2mm,46.65mm) on Top Overlay And Pad R22-2(88.45mm,47.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (85.8mm,44.4mm)(85.8mm,46.6mm) on Top Overlay And Pad C40-1(86.55mm,45.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (85.8mm,44.4mm)(89.2mm,44.4mm) on Top Overlay And Pad C40-1(86.55mm,45.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (85.8mm,46.6mm)(89.2mm,46.6mm) on Top Overlay And Pad C40-1(86.55mm,45.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (85.8mm,46.65mm)(89.2mm,46.65mm) on Top Overlay And Pad C40-1(86.55mm,45.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (89.2mm,44.4mm)(89.2mm,46.6mm) on Top Overlay And Pad C40-2(88.45mm,45.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (85.8mm,44.4mm)(89.2mm,44.4mm) on Top Overlay And Pad C40-2(88.45mm,45.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (85.8mm,46.6mm)(89.2mm,46.6mm) on Top Overlay And Pad C40-2(88.45mm,45.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (85.8mm,46.65mm)(89.2mm,46.65mm) on Top Overlay And Pad C40-2(88.45mm,45.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (80.9mm,52.3mm)(80.9mm,55.7mm) on Top Overlay And Pad C16-1(82mm,54.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (83.1mm,52.3mm)(83.1mm,55.7mm) on Top Overlay And Pad C16-1(82mm,54.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (80.9mm,55.7mm)(83.1mm,55.7mm) on Top Overlay And Pad C16-1(82mm,54.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (80.9mm,52.3mm)(80.9mm,55.7mm) on Top Overlay And Pad C16-2(82mm,53.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (83.1mm,52.3mm)(83.1mm,55.7mm) on Top Overlay And Pad C16-2(82mm,53.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (80.9mm,52.3mm)(83.1mm,52.3mm) on Top Overlay And Pad C16-2(82mm,53.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (80.9mm,55.8mm)(80.9mm,59.2mm) on Top Overlay And Pad R24-1(82mm,58.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (83.1mm,55.8mm)(83.1mm,59.2mm) on Top Overlay And Pad R24-1(82mm,58.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (80.9mm,59.2mm)(83.1mm,59.2mm) on Top Overlay And Pad R24-1(82mm,58.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (80.9mm,55.8mm)(80.9mm,59.2mm) on Top Overlay And Pad R24-2(82mm,56.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (83.1mm,55.8mm)(83.1mm,59.2mm) on Top Overlay And Pad R24-2(82mm,56.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (80.9mm,55.8mm)(83.1mm,55.8mm) on Top Overlay And Pad R24-2(82mm,56.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (89.7mm,63.65mm)(89.7mm,65.85mm) on Top Overlay And Pad C15-1(88.95mm,64.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (86.3mm,63.65mm)(89.7mm,63.65mm) on Top Overlay And Pad C15-1(88.95mm,64.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (86.3mm,65.85mm)(89.7mm,65.85mm) on Top Overlay And Pad C15-1(88.95mm,64.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (86.3mm,63.65mm)(86.3mm,65.85mm) on Top Overlay And Pad C15-2(87.05mm,64.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (86.3mm,63.65mm)(89.7mm,63.65mm) on Top Overlay And Pad C15-2(87.05mm,64.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (86.3mm,65.85mm)(89.7mm,65.85mm) on Top Overlay And Pad C15-2(87.05mm,64.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (80.9mm,74.55mm)(80.9mm,77.95mm) on Top Overlay And Pad R23-1(82mm,77.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (83.1mm,74.55mm)(83.1mm,77.95mm) on Top Overlay And Pad R23-1(82mm,77.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (80.9mm,77.95mm)(83.1mm,77.95mm) on Top Overlay And Pad R23-1(82mm,77.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (80.9mm,74.55mm)(80.9mm,77.95mm) on Top Overlay And Pad R23-2(82mm,75.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (83.1mm,74.55mm)(83.1mm,77.95mm) on Top Overlay And Pad R23-2(82mm,75.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (80.9mm,74.55mm)(83.1mm,74.55mm) on Top Overlay And Pad R23-2(82mm,75.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (39.3mm,70.9mm)(39.3mm,73.1mm) on Top Overlay And Pad R17-1(40.05mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.3mm,70.9mm)(42.7mm,70.9mm) on Top Overlay And Pad R17-1(40.05mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.3mm,73.1mm)(42.7mm,73.1mm) on Top Overlay And Pad R17-1(40.05mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (34.4mm,73.1mm)(45.6mm,73.1mm) on Top Overlay And Pad R17-1(40.05mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (42.7mm,70.9mm)(42.7mm,73.1mm) on Top Overlay And Pad R17-2(41.95mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.3mm,70.9mm)(42.7mm,70.9mm) on Top Overlay And Pad R17-2(41.95mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.3mm,73.1mm)(42.7mm,73.1mm) on Top Overlay And Pad R17-2(41.95mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (34.4mm,73.1mm)(45.6mm,73.1mm) on Top Overlay And Pad R17-2(41.95mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (37.7mm,71.625mm)(37.7mm,72.375mm) on Top Overlay And Pad VBAT LED-+(38.45mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (37.325mm,72mm)(37.7mm,72.375mm) on Top Overlay And Pad VBAT LED-+(38.45mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (37.325mm,72mm)(37.7mm,71.625mm) on Top Overlay And Pad VBAT LED-+(38.45mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (39.2mm,70.9mm)(39.2mm,73.1mm) on Top Overlay And Pad VBAT LED-+(38.45mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.8mm,70.9mm)(39.2mm,70.9mm) on Top Overlay And Pad VBAT LED-+(38.45mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.8mm,73.1mm)(39.2mm,73.1mm) on Top Overlay And Pad VBAT LED-+(38.45mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (34.4mm,73.1mm)(45.6mm,73.1mm) on Top Overlay And Pad VBAT LED-+(38.45mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (37.325mm,72mm)(37.7mm,72.375mm) on Top Overlay And Pad VBAT LED--(36.55mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (37.325mm,72mm)(37.7mm,71.625mm) on Top Overlay And Pad VBAT LED--(36.55mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (37.3mm,71.625mm)(37.3mm,72.375mm) on Top Overlay And Pad VBAT LED--(36.55mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (35.8mm,70.9mm)(35.8mm,73.1mm) on Top Overlay And Pad VBAT LED--(36.55mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.8mm,70.9mm)(39.2mm,70.9mm) on Top Overlay And Pad VBAT LED--(36.55mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.8mm,73.1mm)(39.2mm,73.1mm) on Top Overlay And Pad VBAT LED--(36.55mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (34.4mm,73.1mm)(45.6mm,73.1mm) on Top Overlay And Pad VBAT LED--(36.55mm,72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (45.6mm,73.1mm)(45.6mm,78mm) on Top Overlay And Pad J1-(44.75mm,76.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (34.4mm,73.1mm)(34.4mm,78mm) on Top Overlay And Pad J1-(35.25mm,76.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (38.9mm,33.3mm)(38.9mm,36.7mm) on Top Overlay And Pad R12-1(40mm,34.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (41.1mm,33.3mm)(41.1mm,36.7mm) on Top Overlay And Pad R12-1(40mm,34.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (38.9mm,33.3mm)(41.1mm,33.3mm) on Top Overlay And Pad R12-1(40mm,34.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (38.9mm,33.3mm)(38.9mm,36.7mm) on Top Overlay And Pad R12-2(40mm,35.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (41.1mm,33.3mm)(41.1mm,36.7mm) on Top Overlay And Pad R12-2(40mm,35.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (38.9mm,36.7mm)(41.1mm,36.7mm) on Top Overlay And Pad R12-2(40mm,35.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (38.9mm,54.8mm)(38.9mm,58.2mm) on Top Overlay And Pad R15-1(40mm,55.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (41.1mm,54.8mm)(41.1mm,58.2mm) on Top Overlay And Pad R15-1(40mm,55.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (38.9mm,54.8mm)(41.1mm,54.8mm) on Top Overlay And Pad R15-1(40mm,55.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (38.9mm,54.8mm)(38.9mm,58.2mm) on Top Overlay And Pad R15-2(40mm,57.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (41.1mm,54.8mm)(41.1mm,58.2mm) on Top Overlay And Pad R15-2(40mm,57.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (38.9mm,58.2mm)(41.1mm,58.2mm) on Top Overlay And Pad R15-2(40mm,57.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (58.65mm,33.3mm)(58.65mm,36.7mm) on Top Overlay And Pad R16-1(59.75mm,34.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (60.85mm,33.3mm)(60.85mm,36.7mm) on Top Overlay And Pad R16-1(59.75mm,34.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (58.65mm,33.3mm)(60.85mm,33.3mm) on Top Overlay And Pad R16-1(59.75mm,34.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (58.65mm,33.3mm)(58.65mm,36.7mm) on Top Overlay And Pad R16-2(59.75mm,35.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (60.85mm,33.3mm)(60.85mm,36.7mm) on Top Overlay And Pad R16-2(59.75mm,35.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (58.65mm,36.7mm)(60.85mm,36.7mm) on Top Overlay And Pad R16-2(59.75mm,35.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Text "CHRG GND" (118.6mm,28.3mm) on Top Overlay And Pad CHRG GND-1(120mm,27mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Track (119.792mm,42.5mm)(120.808mm,42.5mm) on Top Overlay And Pad C29-1(118.75mm,42.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Track (119.792mm,57.5mm)(120.808mm,57.5mm) on Top Overlay And Pad C18-1(118.75mm,57.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Track (119.792mm,72.75mm)(120.808mm,72.75mm) on Top Overlay And Pad C17-1(118.75mm,72.75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Text "C6" (56mm,63.75mm) on Bottom Overlay And Pad J5-1(53.5mm,62.91mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Track (77.692mm,48.25mm)(78.708mm,48.25mm) on Top Overlay And Pad C28-1(79.75mm,48.25mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Track (77.692mm,69.25mm)(78.708mm,69.25mm) on Top Overlay And Pad C27-1(79.75mm,69.25mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.7mm,27.1mm)(55.7mm,48.1mm) on Top Overlay And Pad SD4-8(57mm,28.72mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.7mm,27.1mm)(55.7mm,48.1mm) on Top Overlay And Pad SD4-7(57mm,31.26mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.7mm,27.1mm)(55.7mm,48.1mm) on Top Overlay And Pad SD4-1(57mm,46.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.7mm,27.1mm)(55.7mm,48.1mm) on Top Overlay And Pad SD4-2(57mm,43.96mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.7mm,27.1mm)(55.7mm,48.1mm) on Top Overlay And Pad SD4-3(57mm,41.42mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.7mm,27.1mm)(55.7mm,48.1mm) on Top Overlay And Pad SD4-4(57mm,38.88mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.7mm,27.1mm)(55.7mm,48.1mm) on Top Overlay And Pad SD4-5(57mm,36.34mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.7mm,27.1mm)(55.7mm,48.1mm) on Top Overlay And Pad SD4-6(57mm,33.8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71mm,27.1mm)(71mm,48.1mm) on Top Overlay And Pad SD4-11(69.7mm,33.8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71mm,27.1mm)(71mm,48.1mm) on Top Overlay And Pad SD4-12(69.7mm,36.34mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71mm,27.1mm)(71mm,48.1mm) on Top Overlay And Pad SD4-13(69.7mm,38.88mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71mm,27.1mm)(71mm,48.1mm) on Top Overlay And Pad SD4-14(69.7mm,41.42mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71mm,27.1mm)(71mm,48.1mm) on Top Overlay And Pad SD4-15(69.7mm,43.96mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71mm,27.1mm)(71mm,48.1mm) on Top Overlay And Pad SD4-16(69.7mm,46.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71mm,27.1mm)(71mm,48.1mm) on Top Overlay And Pad SD4-10(69.7mm,31.26mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71mm,27.1mm)(71mm,48.1mm) on Top Overlay And Pad SD4-9(69.7mm,28.72mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71mm,48.6mm)(71mm,69.6mm) on Top Overlay And Pad SD1-9(69.7mm,50.22mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71mm,48.6mm)(71mm,69.6mm) on Top Overlay And Pad SD1-10(69.7mm,52.76mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71mm,48.6mm)(71mm,69.6mm) on Top Overlay And Pad SD1-16(69.7mm,68mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (68.45mm,66.9mm)(68.45mm,69.1mm) on Bottom Overlay And Pad SD1-16(69.7mm,68mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71mm,48.6mm)(71mm,69.6mm) on Top Overlay And Pad SD1-15(69.7mm,65.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71mm,48.6mm)(71mm,69.6mm) on Top Overlay And Pad SD1-14(69.7mm,62.92mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71mm,48.6mm)(71mm,69.6mm) on Top Overlay And Pad SD1-13(69.7mm,60.38mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71mm,48.6mm)(71mm,69.6mm) on Top Overlay And Pad SD1-12(69.7mm,57.84mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (71mm,48.6mm)(71mm,69.6mm) on Top Overlay And Pad SD1-11(69.7mm,55.3mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.7mm,48.6mm)(55.7mm,69.6mm) on Top Overlay And Pad SD1-6(57mm,55.3mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.7mm,48.6mm)(55.7mm,69.6mm) on Top Overlay And Pad SD1-5(57mm,57.84mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.7mm,48.6mm)(55.7mm,69.6mm) on Top Overlay And Pad SD1-4(57mm,60.38mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.7mm,48.6mm)(55.7mm,69.6mm) on Top Overlay And Pad SD1-3(57mm,62.92mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.7mm,48.6mm)(55.7mm,69.6mm) on Top Overlay And Pad SD1-2(57mm,65.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.7mm,48.6mm)(55.7mm,69.6mm) on Top Overlay And Pad SD1-1(57mm,68mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.7mm,48.6mm)(55.7mm,69.6mm) on Top Overlay And Pad SD1-7(57mm,52.76mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (55.7mm,48.6mm)(55.7mm,69.6mm) on Top Overlay And Pad SD1-8(57mm,50.22mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.25mm,27.1mm)(51.25mm,48.1mm) on Top Overlay And Pad SD3-9(49.95mm,28.72mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.25mm,27.1mm)(51.25mm,48.1mm) on Top Overlay And Pad SD3-10(49.95mm,31.26mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.25mm,27.1mm)(51.25mm,48.1mm) on Top Overlay And Pad SD3-16(49.95mm,46.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.25mm,27.1mm)(51.25mm,48.1mm) on Top Overlay And Pad SD3-15(49.95mm,43.96mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.25mm,27.1mm)(51.25mm,48.1mm) on Top Overlay And Pad SD3-14(49.95mm,41.42mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.25mm,27.1mm)(51.25mm,48.1mm) on Top Overlay And Pad SD3-13(49.95mm,38.88mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.25mm,27.1mm)(51.25mm,48.1mm) on Top Overlay And Pad SD3-12(49.95mm,36.34mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.25mm,27.1mm)(51.25mm,48.1mm) on Top Overlay And Pad SD3-11(49.95mm,33.8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.95mm,27.1mm)(35.95mm,48.1mm) on Top Overlay And Pad SD3-6(37.25mm,33.8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.95mm,27.1mm)(35.95mm,48.1mm) on Top Overlay And Pad SD3-5(37.25mm,36.34mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.95mm,27.1mm)(35.95mm,48.1mm) on Top Overlay And Pad SD3-4(37.25mm,38.88mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.95mm,27.1mm)(35.95mm,48.1mm) on Top Overlay And Pad SD3-3(37.25mm,41.42mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.95mm,27.1mm)(35.95mm,48.1mm) on Top Overlay And Pad SD3-2(37.25mm,43.96mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.95mm,27.1mm)(35.95mm,48.1mm) on Top Overlay And Pad SD3-1(37.25mm,46.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.95mm,27.1mm)(35.95mm,48.1mm) on Top Overlay And Pad SD3-7(37.25mm,31.26mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.95mm,27.1mm)(35.95mm,48.1mm) on Top Overlay And Pad SD3-8(37.25mm,28.72mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.95mm,48.6mm)(35.95mm,69.6mm) on Top Overlay And Pad SD2-8(37.25mm,50.22mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.95mm,48.6mm)(35.95mm,69.6mm) on Top Overlay And Pad SD2-7(37.25mm,52.76mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.95mm,48.6mm)(35.95mm,69.6mm) on Top Overlay And Pad SD2-1(37.25mm,68mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.95mm,48.6mm)(35.95mm,69.6mm) on Top Overlay And Pad SD2-2(37.25mm,65.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.95mm,48.6mm)(35.95mm,69.6mm) on Top Overlay And Pad SD2-3(37.25mm,62.92mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.95mm,48.6mm)(35.95mm,69.6mm) on Top Overlay And Pad SD2-4(37.25mm,60.38mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.95mm,48.6mm)(35.95mm,69.6mm) on Top Overlay And Pad SD2-5(37.25mm,57.84mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (35.95mm,48.6mm)(35.95mm,69.6mm) on Top Overlay And Pad SD2-6(37.25mm,55.3mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.25mm,48.6mm)(51.25mm,69.6mm) on Top Overlay And Pad SD2-11(49.95mm,55.3mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.25mm,48.6mm)(51.25mm,69.6mm) on Top Overlay And Pad SD2-12(49.95mm,57.84mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.25mm,48.6mm)(51.25mm,69.6mm) on Top Overlay And Pad SD2-13(49.95mm,60.38mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.25mm,48.6mm)(51.25mm,69.6mm) on Top Overlay And Pad SD2-14(49.95mm,62.92mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.25mm,48.6mm)(51.25mm,69.6mm) on Top Overlay And Pad SD2-15(49.95mm,65.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.25mm,48.6mm)(51.25mm,69.6mm) on Top Overlay And Pad SD2-16(49.95mm,68mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.25mm,48.6mm)(51.25mm,69.6mm) on Top Overlay And Pad SD2-10(49.95mm,52.76mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.25mm,48.6mm)(51.25mm,69.6mm) on Top Overlay And Pad SD2-9(49.95mm,50.22mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Text "VBAT LED" (27.8mm,71.8mm) on Top Overlay And Pad J2-GND2(30.16mm,70.78mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Text "VBAT LED" (27.8mm,71.8mm) on Top Overlay And Pad J2-GND1(32.7mm,70.78mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Text "C5" (57mm,76.5mm) on Bottom Overlay And Pad J2-61(58.1mm,75.86mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Text "R3" (57mm,74.25mm) on Bottom Overlay And Pad J2-61(58.1mm,75.86mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (25.4mm,60.8mm)(25.4mm,64.2mm) on Bottom Overlay And Pad R9-1(26.5mm,61.55mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.6mm,60.8mm)(27.6mm,64.2mm) on Bottom Overlay And Pad R9-1(26.5mm,61.55mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (25.4mm,60.8mm)(27.6mm,60.8mm) on Bottom Overlay And Pad R9-1(26.5mm,61.55mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (25.4mm,60.8mm)(25.4mm,64.2mm) on Bottom Overlay And Pad R9-2(26.5mm,63.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.6mm,60.8mm)(27.6mm,64.2mm) on Bottom Overlay And Pad R9-2(26.5mm,63.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (25.4mm,64.2mm)(27.6mm,64.2mm) on Bottom Overlay And Pad R9-2(26.5mm,63.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (25.4mm,55.3mm)(25.4mm,58.7mm) on Bottom Overlay And Pad R8-1(26.5mm,56.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.6mm,55.3mm)(27.6mm,58.7mm) on Bottom Overlay And Pad R8-1(26.5mm,56.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (25.4mm,55.3mm)(27.6mm,55.3mm) on Bottom Overlay And Pad R8-1(26.5mm,56.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (25.4mm,55.3mm)(25.4mm,58.7mm) on Bottom Overlay And Pad R8-2(26.5mm,57.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.6mm,55.3mm)(27.6mm,58.7mm) on Bottom Overlay And Pad R8-2(26.5mm,57.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (25.4mm,58.7mm)(27.6mm,58.7mm) on Bottom Overlay And Pad R8-2(26.5mm,57.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (118.1mm,27.3mm)(118.1mm,30.7mm) on Bottom Overlay And Pad R18-1(117mm,28.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (115.9mm,27.3mm)(118.1mm,27.3mm) on Bottom Overlay And Pad R18-1(117mm,28.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (115.9mm,27.3mm)(115.9mm,30.7mm) on Bottom Overlay And Pad R18-1(117mm,28.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (118.1mm,27.3mm)(118.1mm,30.7mm) on Bottom Overlay And Pad R18-2(117mm,29.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (115.9mm,30.7mm)(118.1mm,30.7mm) on Bottom Overlay And Pad R18-2(117mm,29.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (115.9mm,27.3mm)(115.9mm,30.7mm) on Bottom Overlay And Pad R18-2(117mm,29.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (103.1mm,42.2mm)(103.1mm,45.6mm) on Bottom Overlay And Pad FB1-1(104.2mm,44.85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (105.3mm,42.2mm)(105.3mm,45.6mm) on Bottom Overlay And Pad FB1-1(104.2mm,44.85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (103.1mm,45.6mm)(105.3mm,45.6mm) on Bottom Overlay And Pad FB1-1(104.2mm,44.85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (103.1mm,42.2mm)(103.1mm,45.6mm) on Bottom Overlay And Pad FB1-2(104.2mm,42.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (105.3mm,42.2mm)(105.3mm,45.6mm) on Bottom Overlay And Pad FB1-2(104.2mm,42.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (103.1mm,42.2mm)(105.3mm,42.2mm) on Bottom Overlay And Pad FB1-2(104.2mm,42.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.3mm,42.15mm)(99.3mm,44.35mm) on Bottom Overlay And Pad C2-1(100.05mm,43.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.3mm,42.15mm)(102.7mm,42.15mm) on Bottom Overlay And Pad C2-1(100.05mm,43.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.3mm,44.4mm)(102.7mm,44.4mm) on Bottom Overlay And Pad C2-1(100.05mm,43.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.3mm,44.35mm)(102.7mm,44.35mm) on Bottom Overlay And Pad C2-1(100.05mm,43.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (102.7mm,42.15mm)(102.7mm,44.35mm) on Bottom Overlay And Pad C2-2(101.95mm,43.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.3mm,42.15mm)(102.7mm,42.15mm) on Bottom Overlay And Pad C2-2(101.95mm,43.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.3mm,44.4mm)(102.7mm,44.4mm) on Bottom Overlay And Pad C2-2(101.95mm,43.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.3mm,44.35mm)(102.7mm,44.35mm) on Bottom Overlay And Pad C2-2(101.95mm,43.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.3mm,44.4mm)(99.3mm,46.6mm) on Bottom Overlay And Pad C3-1(100.05mm,45.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.3mm,44.4mm)(102.7mm,44.4mm) on Bottom Overlay And Pad C3-1(100.05mm,45.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.3mm,44.35mm)(102.7mm,44.35mm) on Bottom Overlay And Pad C3-1(100.05mm,45.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.3mm,46.6mm)(102.7mm,46.6mm) on Bottom Overlay And Pad C3-1(100.05mm,45.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.3mm,46.65mm)(102.7mm,46.65mm) on Bottom Overlay And Pad C3-1(100.05mm,45.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (102.7mm,44.4mm)(102.7mm,46.6mm) on Bottom Overlay And Pad C3-2(101.95mm,45.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.3mm,44.4mm)(102.7mm,44.4mm) on Bottom Overlay And Pad C3-2(101.95mm,45.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.3mm,44.35mm)(102.7mm,44.35mm) on Bottom Overlay And Pad C3-2(101.95mm,45.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.3mm,46.6mm)(102.7mm,46.6mm) on Bottom Overlay And Pad C3-2(101.95mm,45.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.3mm,46.65mm)(102.7mm,46.65mm) on Bottom Overlay And Pad C3-2(101.95mm,45.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.3mm,46.65mm)(99.3mm,48.85mm) on Bottom Overlay And Pad C4-1(100.05mm,47.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.3mm,46.6mm)(102.7mm,46.6mm) on Bottom Overlay And Pad C4-1(100.05mm,47.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.3mm,46.65mm)(102.7mm,46.65mm) on Bottom Overlay And Pad C4-1(100.05mm,47.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.3mm,48.85mm)(102.7mm,48.85mm) on Bottom Overlay And Pad C4-1(100.05mm,47.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (102.7mm,46.65mm)(102.7mm,48.85mm) on Bottom Overlay And Pad C4-2(101.95mm,47.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (99.3mm,46.6mm)(102.7mm,46.6mm) on Bottom Overlay And Pad C4-2(101.95mm,47.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.3mm,46.65mm)(102.7mm,46.65mm) on Bottom Overlay And Pad C4-2(101.95mm,47.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.3mm,48.85mm)(102.7mm,48.85mm) on Bottom Overlay And Pad C4-2(101.95mm,47.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.8mm,38.5mm)(81.2mm,38.5mm) on Bottom Overlay And Pad D7-2(85mm,40.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.8mm,38.5mm)(81.2mm,38.5mm) on Bottom Overlay And Pad D7-2(85mm,40.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.8mm,42.5mm)(81.2mm,42.5mm) on Bottom Overlay And Pad D7-2(85mm,40.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.8mm,42.5mm)(81.2mm,42.5mm) on Bottom Overlay And Pad D7-2(85mm,40.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (81.2mm,34.5mm)(81.2mm,38.5mm) on Bottom Overlay And Pad D7-2(85mm,40.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (81.2mm,42.5mm)(81.2mm,46.5mm) on Bottom Overlay And Pad D7-2(85mm,40.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (81.2mm,38.5mm)(81.2mm,42.5mm) on Bottom Overlay And Pad D7-2(85mm,40.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (81.1mm,36.1mm)(81.1mm,44.9mm) on Bottom Overlay And Pad C12-2(80mm,36.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (81.1mm,36.1mm)(93.4mm,36.1mm) on Bottom Overlay And Pad C12-2(80mm,36.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (81.1mm,36.1mm)(81.1mm,44.9mm) on Bottom Overlay And Pad C13-2(80mm,40.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (81.1mm,36.1mm)(81.1mm,44.9mm) on Bottom Overlay And Pad C14-2(80mm,44.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (81.1mm,44.9mm)(93.4mm,44.9mm) on Bottom Overlay And Pad C14-2(80mm,44.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (65.05mm,66.9mm)(65.05mm,69.1mm) on Bottom Overlay And Pad C1-1(65.8mm,68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (65.05mm,66.9mm)(68.45mm,66.9mm) on Bottom Overlay And Pad C1-1(65.8mm,68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (65.05mm,69.15mm)(68.45mm,69.15mm) on Bottom Overlay And Pad C1-1(65.8mm,68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (65.05mm,69.1mm)(68.45mm,69.1mm) on Bottom Overlay And Pad C1-1(65.8mm,68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (68.45mm,66.9mm)(68.45mm,69.1mm) on Bottom Overlay And Pad C1-2(67.7mm,68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (65.05mm,66.9mm)(68.45mm,66.9mm) on Bottom Overlay And Pad C1-2(67.7mm,68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (65.05mm,69.15mm)(68.45mm,69.15mm) on Bottom Overlay And Pad C1-2(67.7mm,68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (65.05mm,69.1mm)(68.45mm,69.1mm) on Bottom Overlay And Pad C1-2(67.7mm,68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (68.45mm,69.15mm)(68.45mm,71.35mm) on Bottom Overlay And Pad R1-1(67.7mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (65.05mm,71.4mm)(68.45mm,71.4mm) on Bottom Overlay And Pad R1-1(67.7mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (65.05mm,71.35mm)(68.45mm,71.35mm) on Bottom Overlay And Pad R1-1(67.7mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (65.05mm,69.15mm)(68.45mm,69.15mm) on Bottom Overlay And Pad R1-1(67.7mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (65.05mm,69.1mm)(68.45mm,69.1mm) on Bottom Overlay And Pad R1-1(67.7mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (65.05mm,69.15mm)(65.05mm,71.35mm) on Bottom Overlay And Pad R1-2(65.8mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (65.05mm,71.4mm)(68.45mm,71.4mm) on Bottom Overlay And Pad R1-2(65.8mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (65.05mm,71.35mm)(68.45mm,71.35mm) on Bottom Overlay And Pad R1-2(65.8mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (65.05mm,69.15mm)(68.45mm,69.15mm) on Bottom Overlay And Pad R1-2(65.8mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (65.05mm,69.1mm)(68.45mm,69.1mm) on Bottom Overlay And Pad R1-2(65.8mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (65.05mm,71.4mm)(65.05mm,73.6mm) on Bottom Overlay And Pad R2-1(65.8mm,72.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (65.05mm,71.4mm)(68.45mm,71.4mm) on Bottom Overlay And Pad R2-1(65.8mm,72.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (65.05mm,71.35mm)(68.45mm,71.35mm) on Bottom Overlay And Pad R2-1(65.8mm,72.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (65.05mm,73.6mm)(68.45mm,73.6mm) on Bottom Overlay And Pad R2-1(65.8mm,72.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (68.45mm,71.4mm)(68.45mm,73.6mm) on Bottom Overlay And Pad R2-2(67.7mm,72.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (65.05mm,71.4mm)(68.45mm,71.4mm) on Bottom Overlay And Pad R2-2(67.7mm,72.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (65.05mm,71.35mm)(68.45mm,71.35mm) on Bottom Overlay And Pad R2-2(67.7mm,72.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (65.05mm,73.6mm)(68.45mm,73.6mm) on Bottom Overlay And Pad R2-2(67.7mm,72.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (55.2mm,66.9mm)(55.2mm,69.1mm) on Bottom Overlay And Pad R5-1(54.45mm,68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,66.85mm)(55.2mm,66.85mm) on Bottom Overlay And Pad R5-1(54.45mm,68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,66.9mm)(55.2mm,66.9mm) on Bottom Overlay And Pad R5-1(54.45mm,68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,69.15mm)(55.2mm,69.15mm) on Bottom Overlay And Pad R5-1(54.45mm,68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,69.1mm)(55.2mm,69.1mm) on Bottom Overlay And Pad R5-1(54.45mm,68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,66.9mm)(51.8mm,69.1mm) on Bottom Overlay And Pad R5-2(52.55mm,68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,66.85mm)(55.2mm,66.85mm) on Bottom Overlay And Pad R5-2(52.55mm,68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,66.9mm)(55.2mm,66.9mm) on Bottom Overlay And Pad R5-2(52.55mm,68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,69.15mm)(55.2mm,69.15mm) on Bottom Overlay And Pad R5-2(52.55mm,68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,69.1mm)(55.2mm,69.1mm) on Bottom Overlay And Pad R5-2(52.55mm,68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,64.65mm)(51.8mm,66.85mm) on Bottom Overlay And Pad C6-1(52.55mm,65.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,64.65mm)(55.2mm,64.65mm) on Bottom Overlay And Pad C6-1(52.55mm,65.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,66.85mm)(55.2mm,66.85mm) on Bottom Overlay And Pad C6-1(52.55mm,65.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,66.9mm)(55.2mm,66.9mm) on Bottom Overlay And Pad C6-1(52.55mm,65.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (55.2mm,64.65mm)(55.2mm,66.85mm) on Bottom Overlay And Pad C6-2(54.45mm,65.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,64.65mm)(55.2mm,64.65mm) on Bottom Overlay And Pad C6-2(54.45mm,65.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,66.85mm)(55.2mm,66.85mm) on Bottom Overlay And Pad C6-2(54.45mm,65.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,66.9mm)(55.2mm,66.9mm) on Bottom Overlay And Pad C6-2(54.45mm,65.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,69.15mm)(51.8mm,71.35mm) on Bottom Overlay And Pad R6-1(52.55mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,71.4mm)(55.2mm,71.4mm) on Bottom Overlay And Pad R6-1(52.55mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,71.35mm)(55.2mm,71.35mm) on Bottom Overlay And Pad R6-1(52.55mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,69.15mm)(55.2mm,69.15mm) on Bottom Overlay And Pad R6-1(52.55mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,69.1mm)(55.2mm,69.1mm) on Bottom Overlay And Pad R6-1(52.55mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (55.2mm,69.15mm)(55.2mm,71.35mm) on Bottom Overlay And Pad R6-2(54.45mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,71.4mm)(55.2mm,71.4mm) on Bottom Overlay And Pad R6-2(54.45mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,71.35mm)(55.2mm,71.35mm) on Bottom Overlay And Pad R6-2(54.45mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,69.15mm)(55.2mm,69.15mm) on Bottom Overlay And Pad R6-2(54.45mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,69.1mm)(55.2mm,69.1mm) on Bottom Overlay And Pad R6-2(54.45mm,70.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,71.4mm)(51.8mm,73.6mm) on Bottom Overlay And Pad R4-1(52.55mm,72.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,71.4mm)(55.2mm,71.4mm) on Bottom Overlay And Pad R4-1(52.55mm,72.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,71.35mm)(55.2mm,71.35mm) on Bottom Overlay And Pad R4-1(52.55mm,72.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,73.65mm)(55.2mm,73.65mm) on Bottom Overlay And Pad R4-1(52.55mm,72.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,73.6mm)(55.2mm,73.6mm) on Bottom Overlay And Pad R4-1(52.55mm,72.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (55.2mm,71.4mm)(55.2mm,73.6mm) on Bottom Overlay And Pad R4-2(54.45mm,72.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,71.4mm)(55.2mm,71.4mm) on Bottom Overlay And Pad R4-2(54.45mm,72.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,71.35mm)(55.2mm,71.35mm) on Bottom Overlay And Pad R4-2(54.45mm,72.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,73.65mm)(55.2mm,73.65mm) on Bottom Overlay And Pad R4-2(54.45mm,72.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,73.6mm)(55.2mm,73.6mm) on Bottom Overlay And Pad R4-2(54.45mm,72.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (55.2mm,73.65mm)(55.2mm,75.85mm) on Bottom Overlay And Pad R3-1(54.45mm,74.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,73.65mm)(55.2mm,73.65mm) on Bottom Overlay And Pad R3-1(54.45mm,74.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,73.6mm)(55.2mm,73.6mm) on Bottom Overlay And Pad R3-1(54.45mm,74.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,75.9mm)(55.2mm,75.9mm) on Bottom Overlay And Pad R3-1(54.45mm,74.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,75.85mm)(55.2mm,75.85mm) on Bottom Overlay And Pad R3-1(54.45mm,74.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,73.65mm)(51.8mm,75.85mm) on Bottom Overlay And Pad R3-2(52.55mm,74.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,73.65mm)(55.2mm,73.65mm) on Bottom Overlay And Pad R3-2(52.55mm,74.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,73.6mm)(55.2mm,73.6mm) on Bottom Overlay And Pad R3-2(52.55mm,74.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,75.9mm)(55.2mm,75.9mm) on Bottom Overlay And Pad R3-2(52.55mm,74.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,75.85mm)(55.2mm,75.85mm) on Bottom Overlay And Pad R3-2(52.55mm,74.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,75.9mm)(51.8mm,78.1mm) on Bottom Overlay And Pad C5-1(52.55mm,77mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,75.9mm)(55.2mm,75.9mm) on Bottom Overlay And Pad C5-1(52.55mm,77mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,75.85mm)(55.2mm,75.85mm) on Bottom Overlay And Pad C5-1(52.55mm,77mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,78.1mm)(55.2mm,78.1mm) on Bottom Overlay And Pad C5-1(52.55mm,77mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (55.2mm,75.9mm)(55.2mm,78.1mm) on Bottom Overlay And Pad C5-2(54.45mm,77mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,75.9mm)(55.2mm,75.9mm) on Bottom Overlay And Pad C5-2(54.45mm,77mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.8mm,75.85mm)(55.2mm,75.85mm) on Bottom Overlay And Pad C5-2(54.45mm,77mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.8mm,78.1mm)(55.2mm,78.1mm) on Bottom Overlay And Pad C5-2(54.45mm,77mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (49.1mm,74.55mm)(49.1mm,77.95mm) on Bottom Overlay And Pad R7-1(50.25mm,75.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.15mm,74.55mm)(49.15mm,77.95mm) on Bottom Overlay And Pad R7-1(50.25mm,75.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.35mm,74.55mm)(51.35mm,77.95mm) on Bottom Overlay And Pad R7-1(50.25mm,75.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (49.15mm,74.55mm)(51.35mm,74.55mm) on Bottom Overlay And Pad R7-1(50.25mm,75.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (49.1mm,74.55mm)(49.1mm,77.95mm) on Bottom Overlay And Pad R7-2(50.25mm,77.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.15mm,74.55mm)(49.15mm,77.95mm) on Bottom Overlay And Pad R7-2(50.25mm,77.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.35mm,74.55mm)(51.35mm,77.95mm) on Bottom Overlay And Pad R7-2(50.25mm,77.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (49.15mm,77.95mm)(51.35mm,77.95mm) on Bottom Overlay And Pad R7-2(50.25mm,77.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (46.9mm,74.55mm)(46.9mm,77.95mm) on Bottom Overlay And Pad C7-1(48mm,75.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.1mm,74.55mm)(49.1mm,77.95mm) on Bottom Overlay And Pad C7-1(48mm,75.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (49.15mm,74.55mm)(49.15mm,77.95mm) on Bottom Overlay And Pad C7-1(48mm,75.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (46.9mm,74.55mm)(49.1mm,74.55mm) on Bottom Overlay And Pad C7-1(48mm,75.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (46.9mm,74.55mm)(46.9mm,77.95mm) on Bottom Overlay And Pad C7-2(48mm,77.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.1mm,74.55mm)(49.1mm,77.95mm) on Bottom Overlay And Pad C7-2(48mm,77.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (49.15mm,74.55mm)(49.15mm,77.95mm) on Bottom Overlay And Pad C7-2(48mm,77.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (46.9mm,77.95mm)(49.1mm,77.95mm) on Bottom Overlay And Pad C7-2(48mm,77.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (25.4mm,32.05mm)(25.4mm,35.45mm) on Bottom Overlay And Pad R14-1(26.5mm,32.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.6mm,32.05mm)(27.6mm,35.45mm) on Bottom Overlay And Pad R14-1(26.5mm,32.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (25.4mm,32.05mm)(27.6mm,32.05mm) on Bottom Overlay And Pad R14-1(26.5mm,32.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (25.4mm,32.05mm)(25.4mm,35.45mm) on Bottom Overlay And Pad R14-2(26.5mm,34.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.6mm,32.05mm)(27.6mm,35.45mm) on Bottom Overlay And Pad R14-2(26.5mm,34.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (25.4mm,35.45mm)(27.6mm,35.45mm) on Bottom Overlay And Pad R14-2(26.5mm,34.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (25.4mm,37.55mm)(25.4mm,40.95mm) on Bottom Overlay And Pad R13-1(26.5mm,38.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.6mm,37.55mm)(27.6mm,40.95mm) on Bottom Overlay And Pad R13-1(26.5mm,38.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (25.4mm,37.55mm)(27.6mm,37.55mm) on Bottom Overlay And Pad R13-1(26.5mm,38.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (25.4mm,37.55mm)(25.4mm,40.95mm) on Bottom Overlay And Pad R13-2(26.5mm,40.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (27.6mm,37.55mm)(27.6mm,40.95mm) on Bottom Overlay And Pad R13-2(26.5mm,40.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (25.4mm,40.95mm)(27.6mm,40.95mm) on Bottom Overlay And Pad R13-2(26.5mm,40.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (101.45mm,31.15mm)(101.45mm,33.35mm) on Bottom Overlay And Pad R20-1(100.7mm,32.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (98.05mm,31.15mm)(101.45mm,31.15mm) on Bottom Overlay And Pad R20-1(100.7mm,32.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (98.05mm,33.35mm)(101.45mm,33.35mm) on Bottom Overlay And Pad R20-1(100.7mm,32.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (98.05mm,31.15mm)(98.05mm,33.35mm) on Bottom Overlay And Pad R20-2(98.8mm,32.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (98.05mm,31.15mm)(101.45mm,31.15mm) on Bottom Overlay And Pad R20-2(98.8mm,32.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (98.05mm,33.35mm)(101.45mm,33.35mm) on Bottom Overlay And Pad R20-2(98.8mm,32.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
Rule Violations :430

Processing Rule : Silk to Silk (Clearance=0mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.152mm) Between Text "16.8V BOOST" (88.5mm,32.5mm) on Top Overlay And Board Edge 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.152mm) Between Text "12V BUCK" (88.5mm,49.5mm) on Top Overlay And Board Edge 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.152mm) Between Text "5V BUCK" (88.5mm,66.5mm) on Top Overlay And Board Edge 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.152mm) Between Text "Compatible with:
DRV8825, A4988,
TMC2130, TB67S109." (48.2mm,39.1mm) on Top Overlay And Board Edge 
Rule Violations :4

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 479
Time Elapsed        : 00:00:08