// Seed: 4263698743
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  wire id_3;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2, id_3, id_4;
  wire id_5, id_6 = id_5;
  module_0(
      id_3, id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = (id_5[1]);
  module_0(
      id_4, id_4
  );
endmodule
