{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770981393776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770981393792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 12:16:25 2026 " "Processing started: Fri Feb 13 12:16:25 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770981393792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770981393792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CUTECAR -c CUTECAR " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CUTECAR -c CUTECAR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770981393792 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CUTECAR_6_1200mv_85c_slow.vho C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/ simulation " "Generated file CUTECAR_6_1200mv_85c_slow.vho in folder \"C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770981394656 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CUTECAR_6_1200mv_0c_slow.vho C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/ simulation " "Generated file CUTECAR_6_1200mv_0c_slow.vho in folder \"C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770981394963 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CUTECAR_min_1200mv_0c_fast.vho C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/ simulation " "Generated file CUTECAR_min_1200mv_0c_fast.vho in folder \"C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770981395273 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CUTECAR.vho C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/ simulation " "Generated file CUTECAR.vho in folder \"C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770981395590 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CUTECAR_6_1200mv_85c_vhd_slow.sdo C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/ simulation " "Generated file CUTECAR_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770981395818 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CUTECAR_6_1200mv_0c_vhd_slow.sdo C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/ simulation " "Generated file CUTECAR_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770981396056 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CUTECAR_min_1200mv_0c_vhd_fast.sdo C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/ simulation " "Generated file CUTECAR_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770981396287 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CUTECAR_vhd.sdo C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/ simulation " "Generated file CUTECAR_vhd.sdo in folder \"C:/Users/mbenka1/Documents/APP5/TP_codesigne/codesign_fpga/CUTECAR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770981396520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770981396658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 12:16:36 2026 " "Processing ended: Fri Feb 13 12:16:36 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770981396658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770981396658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770981396658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770981396658 ""}
