vendor_name = ModelSim
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/i5SEXT.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/provided/Instantiateram.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/ram.qip
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/ram.v
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/SDC1.sdc
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_16.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o3MUX.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX31.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/o16MUX41.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/i6SEXT.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/i9SEXT.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/i11SEXT.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/reg_file.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/BEN_cal.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/ALU.sv
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/testbench_L52.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab5/db/altsyncram_hag1.tdf
design_name = slc3_sramtop
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, slc3_sramtop, 1
instance = comp, \LED[0]~output , LED[0]~output, slc3_sramtop, 1
instance = comp, \LED[1]~output , LED[1]~output, slc3_sramtop, 1
instance = comp, \LED[2]~output , LED[2]~output, slc3_sramtop, 1
instance = comp, \LED[3]~output , LED[3]~output, slc3_sramtop, 1
instance = comp, \LED[4]~output , LED[4]~output, slc3_sramtop, 1
instance = comp, \LED[5]~output , LED[5]~output, slc3_sramtop, 1
instance = comp, \LED[6]~output , LED[6]~output, slc3_sramtop, 1
instance = comp, \LED[7]~output , LED[7]~output, slc3_sramtop, 1
instance = comp, \LED[8]~output , LED[8]~output, slc3_sramtop, 1
instance = comp, \LED[9]~output , LED[9]~output, slc3_sramtop, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, slc3_sramtop, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, slc3_sramtop, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, slc3_sramtop, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, slc3_sramtop, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, slc3_sramtop, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, slc3_sramtop, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, slc3_sramtop, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, slc3_sramtop, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, slc3_sramtop, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, slc3_sramtop, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, slc3_sramtop, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, slc3_sramtop, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, slc3_sramtop, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, slc3_sramtop, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, slc3_sramtop, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, slc3_sramtop, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, slc3_sramtop, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, slc3_sramtop, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, slc3_sramtop, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, slc3_sramtop, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, slc3_sramtop, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, slc3_sramtop, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, slc3_sramtop, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, slc3_sramtop, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, slc3_sramtop, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, slc3_sramtop, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, slc3_sramtop, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, slc3_sramtop, 1
instance = comp, \Clk~input , Clk~input, slc3_sramtop, 1
instance = comp, \Clk~inputclkctrl , Clk~inputclkctrl, slc3_sramtop, 1
instance = comp, \Run~input , Run~input, slc3_sramtop, 1
instance = comp, \button_sync[1]|q~feeder , button_sync[1]|q~feeder, slc3_sramtop, 1
instance = comp, \button_sync[1]|q , button_sync[1]|q, slc3_sramtop, 1
instance = comp, \Continue~input , Continue~input, slc3_sramtop, 1
instance = comp, \button_sync[0]|q~feeder , button_sync[0]|q~feeder, slc3_sramtop, 1
instance = comp, \button_sync[0]|q , button_sync[0]|q, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.Halted~0 , slc|state_controller|State.Halted~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.Halted , slc|state_controller|State.Halted, slc3_sramtop, 1
instance = comp, \slc|Add1~75 , slc|Add1~75, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out~47 , slc|IR_reg|Data_Out~47, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out[5]~32 , slc|IR_reg|Data_Out[5]~32, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out[14] , slc|IR_reg|Data_Out[14], slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~8 , slc|state_controller|Decoder0~8, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~80 , slc|state_controller|State~80, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_07 , slc|state_controller|State.S_07, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~57 , slc|state_controller|State~57, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_23 , slc|state_controller|State.S_23, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~61 , slc|state_controller|State~61, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_16_1 , slc|state_controller|State.S_16_1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~62 , slc|state_controller|State~62, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_16_2 , slc|state_controller|State.S_16_2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~63 , slc|state_controller|State~63, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_16_3 , slc|state_controller|State.S_16_3, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~64 , slc|state_controller|State~64, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_16_4 , slc|state_controller|State.S_16_4, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr36~0 , slc|state_controller|WideOr36~0, slc3_sramtop, 1
instance = comp, \instaRam|address[0]~27 , instaRam|address[0]~27, slc3_sramtop, 1
instance = comp, \instaRam|address[0] , instaRam|address[0], slc3_sramtop, 1
instance = comp, \instaRam|address[1]~15 , instaRam|address[1]~15, slc3_sramtop, 1
instance = comp, \instaRam|address[1] , instaRam|address[1], slc3_sramtop, 1
instance = comp, \instaRam|address[2]~17 , instaRam|address[2]~17, slc3_sramtop, 1
instance = comp, \instaRam|address[2] , instaRam|address[2], slc3_sramtop, 1
instance = comp, \instaRam|address[3]~19 , instaRam|address[3]~19, slc3_sramtop, 1
instance = comp, \instaRam|address[3] , instaRam|address[3], slc3_sramtop, 1
instance = comp, \instaRam|address[4]~21 , instaRam|address[4]~21, slc3_sramtop, 1
instance = comp, \instaRam|address[4] , instaRam|address[4], slc3_sramtop, 1
instance = comp, \instaRam|address[5]~23 , instaRam|address[5]~23, slc3_sramtop, 1
instance = comp, \instaRam|address[5] , instaRam|address[5], slc3_sramtop, 1
instance = comp, \instaRam|address[6]~25 , instaRam|address[6]~25, slc3_sramtop, 1
instance = comp, \instaRam|address[6] , instaRam|address[6], slc3_sramtop, 1
instance = comp, \instaRam|Equal0~3 , instaRam|Equal0~3, slc3_sramtop, 1
instance = comp, \instaRam|address[7]~28 , instaRam|address[7]~28, slc3_sramtop, 1
instance = comp, \instaRam|address[7] , instaRam|address[7], slc3_sramtop, 1
instance = comp, \instaRam|Equal0~4 , instaRam|Equal0~4, slc3_sramtop, 1
instance = comp, \instaRam|address[8]~30 , instaRam|address[8]~30, slc3_sramtop, 1
instance = comp, \instaRam|address[8] , instaRam|address[8], slc3_sramtop, 1
instance = comp, \instaRam|address[9]~32 , instaRam|address[9]~32, slc3_sramtop, 1
instance = comp, \instaRam|address[9] , instaRam|address[9], slc3_sramtop, 1
instance = comp, \instaRam|address[10]~34 , instaRam|address[10]~34, slc3_sramtop, 1
instance = comp, \instaRam|address[10] , instaRam|address[10], slc3_sramtop, 1
instance = comp, \instaRam|address[11]~36 , instaRam|address[11]~36, slc3_sramtop, 1
instance = comp, \instaRam|address[11] , instaRam|address[11], slc3_sramtop, 1
instance = comp, \instaRam|Equal2~0 , instaRam|Equal2~0, slc3_sramtop, 1
instance = comp, \instaRam|address[12]~38 , instaRam|address[12]~38, slc3_sramtop, 1
instance = comp, \instaRam|address[12] , instaRam|address[12], slc3_sramtop, 1
instance = comp, \instaRam|address[13]~40 , instaRam|address[13]~40, slc3_sramtop, 1
instance = comp, \instaRam|address[13] , instaRam|address[13], slc3_sramtop, 1
instance = comp, \instaRam|address[14]~42 , instaRam|address[14]~42, slc3_sramtop, 1
instance = comp, \instaRam|address[14] , instaRam|address[14], slc3_sramtop, 1
instance = comp, \instaRam|address[15]~44 , instaRam|address[15]~44, slc3_sramtop, 1
instance = comp, \instaRam|address[15] , instaRam|address[15], slc3_sramtop, 1
instance = comp, \instaRam|Equal2~1 , instaRam|Equal2~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal0~0 , instaRam|Equal0~0, slc3_sramtop, 1
instance = comp, \instaRam|state.mem_write~0 , instaRam|state.mem_write~0, slc3_sramtop, 1
instance = comp, \instaRam|state.mem_write , instaRam|state.mem_write, slc3_sramtop, 1
instance = comp, \WE~0 , WE~0, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[3]~9 , slc|MDR_reg|Data_Out[3]~9, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[3]~8 , slc|MDR_reg|Data_Out[3]~8, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[3]~12 , slc|MDR_reg|Data_Out[3]~12, slc3_sramtop, 1
instance = comp, \instaRam|Equal146~0 , instaRam|Equal146~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal10~0 , instaRam|Equal10~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal10~1 , instaRam|Equal10~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal2~2 , instaRam|Equal2~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal130~1 , instaRam|Equal130~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal2~3 , instaRam|Equal2~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~5 , instaRam|WideOr6~5, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~7 , instaRam|Equal1~7, slc3_sramtop, 1
instance = comp, \instaRam|Equal6~1 , instaRam|Equal6~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal0~1 , instaRam|Equal0~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal3~2 , instaRam|Equal3~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal7~0 , instaRam|Equal7~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal65~0 , instaRam|Equal65~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal95~4 , instaRam|Equal95~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~6 , instaRam|WideOr6~6, slc3_sramtop, 1
instance = comp, \instaRam|Equal127~0 , instaRam|Equal127~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal3~3 , instaRam|Equal3~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~0 , instaRam|WideOr4~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal33~0 , instaRam|Equal33~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal0~2 , instaRam|Equal0~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal8~0 , instaRam|Equal8~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~0 , instaRam|WideOr6~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~6 , instaRam|Equal1~6, slc3_sramtop, 1
instance = comp, \instaRam|Equal134~0 , instaRam|Equal134~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal142~2 , instaRam|Equal142~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~8 , instaRam|Equal1~8, slc3_sramtop, 1
instance = comp, \instaRam|Equal5~0 , instaRam|Equal5~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal69~4 , instaRam|Equal69~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal26~0 , instaRam|Equal26~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~8 , instaRam|WideOr6~8, slc3_sramtop, 1
instance = comp, \instaRam|Equal17~0 , instaRam|Equal17~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal114~0 , instaRam|Equal114~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~9 , instaRam|WideOr6~9, slc3_sramtop, 1
instance = comp, \instaRam|Equal101~4 , instaRam|Equal101~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal17~1 , instaRam|Equal17~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal9~1 , instaRam|Equal9~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal4~0 , instaRam|Equal4~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~1 , Data_to_SRAM[12]~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~7 , instaRam|WideOr6~7, slc3_sramtop, 1
instance = comp, \instaRam|Equal6~0 , instaRam|Equal6~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal41~0 , instaRam|Equal41~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~9 , instaRam|Equal1~9, slc3_sramtop, 1
instance = comp, \instaRam|Equal105~0 , instaRam|Equal105~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~2 , instaRam|WideOr6~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal5~1 , instaRam|Equal5~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~3 , instaRam|WideOr6~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal96~0 , instaRam|Equal96~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~10 , Data_to_SRAM[12]~10, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~11 , Data_to_SRAM[12]~11, slc3_sramtop, 1
instance = comp, \instaRam|Equal49~2 , instaRam|Equal49~2, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~8 , Data_to_SRAM[12]~8, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~9 , Data_to_SRAM[12]~9, slc3_sramtop, 1
instance = comp, \instaRam|Equal130~0 , instaRam|Equal130~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal130~2 , instaRam|Equal130~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~1 , instaRam|WideOr4~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal34~0 , instaRam|Equal34~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~1 , instaRam|WideOr6~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~4 , instaRam|WideOr6~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~10 , instaRam|WideOr6~10, slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~1 , slc|state_controller|Decoder0~1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~73 , slc|state_controller|State~73, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_04 , slc|state_controller|State.S_04, slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~3 , slc|state_controller|Decoder0~3, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~75 , slc|state_controller|State~75, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_01 , slc|state_controller|State.S_01, slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~5 , slc|state_controller|Decoder0~5, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~77 , slc|state_controller|State~77, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_09 , slc|state_controller|State.S_09, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr30~0 , slc|state_controller|WideOr30~0, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux5~6 , slc|bufferMUX|Mux5~6, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux5~7 , slc|bufferMUX|Mux5~7, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out[0] , slc|IR_reg|Data_Out[0], slc3_sramtop, 1
instance = comp, \slc|state_controller|State~59 , slc|state_controller|State~59, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_21 , slc|state_controller|State.S_21, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[13]~2 , slc|PC_reg|Data_Out[13]~2, slc3_sramtop, 1
instance = comp, \slc|ADDR2|Mux15~0 , slc|ADDR2|Mux15~0, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[13]~5 , slc|PC_reg|Data_Out[13]~5, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[13]~3 , slc|PC_reg|Data_Out[13]~3, slc3_sramtop, 1
instance = comp, \slc|Add1~10 , slc|Add1~10, slc3_sramtop, 1
instance = comp, \slc|Add1~12 , slc|Add1~12, slc3_sramtop, 1
instance = comp, \slc|Add1~13 , slc|Add1~13, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[13]~4 , slc|PC_reg|Data_Out[13]~4, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[0] , slc|PC_reg|Data_Out[0], slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux15~5 , slc|bufferMUX|Mux15~5, slc3_sramtop, 1
instance = comp, \SW[6]~input , SW[6]~input, slc3_sramtop, 1
instance = comp, \instaRam|Equal132~0 , instaRam|Equal132~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal18~4 , instaRam|Equal18~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~0 , instaRam|WideOr10~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal129~0 , instaRam|Equal129~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal129~1 , instaRam|Equal129~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~0 , instaRam|WideOr14~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~16 , instaRam|WideNor0~16, slc3_sramtop, 1
instance = comp, \instaRam|Equal121~2 , instaRam|Equal121~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal136~0 , instaRam|Equal136~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal144~2 , instaRam|Equal144~2, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~15 , instaRam|WideNor0~15, slc3_sramtop, 1
instance = comp, \instaRam|Equal93~4 , instaRam|Equal93~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal113~0 , instaRam|Equal113~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~12 , Data_to_SRAM[0]~12, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~18 , instaRam|WideNor0~18, slc3_sramtop, 1
instance = comp, \instaRam|Equal3~4 , instaRam|Equal3~4, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~17 , instaRam|WideNor0~17, slc3_sramtop, 1
instance = comp, \instaRam|Equal8~1 , instaRam|Equal8~1, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~37 , instaRam|WideNor0~37, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~19 , instaRam|WideNor0~19, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~10 , instaRam|Equal1~10, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~2 , instaRam|WideOr4~2, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~13 , instaRam|WideNor0~13, slc3_sramtop, 1
instance = comp, \instaRam|Equal25~0 , instaRam|Equal25~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~4 , instaRam|WideOr5~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~11 , instaRam|WideOr5~11, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~0 , instaRam|WideOr1~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~1 , instaRam|WideOr1~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal73~2 , instaRam|Equal73~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal80~0 , instaRam|Equal80~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~2 , instaRam|WideOr8~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal118~0 , instaRam|Equal118~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal81~0 , instaRam|Equal81~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~12 , instaRam|WideNor0~12, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~14 , instaRam|WideNor0~14, slc3_sramtop, 1
instance = comp, \instaRam|Equal131~2 , instaRam|Equal131~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal9~0 , instaRam|Equal9~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~2 , instaRam|WideOr0~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal49~3 , instaRam|Equal49~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~3 , instaRam|WideOr0~3, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~10 , instaRam|WideNor0~10, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~36 , instaRam|WideNor0~36, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~9 , instaRam|WideNor0~9, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~6 , instaRam|WideNor0~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~2 , instaRam|WideOr9~2, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~7 , instaRam|WideNor0~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~0 , instaRam|WideOr8~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~8 , instaRam|WideNor0~8, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~11 , instaRam|WideNor0~11, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~20 , instaRam|WideNor0~20, slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~0 , instaRam|WideOr12~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr11~0 , instaRam|WideOr11~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal87~0 , instaRam|Equal87~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal75~0 , instaRam|Equal75~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal154~0 , instaRam|Equal154~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~15 , Data_to_SRAM[12]~15, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~16 , Data_to_SRAM[12]~16, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~17 , Data_to_SRAM[12]~17, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~6 , instaRam|WideOr5~6, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~18 , Data_to_SRAM[12]~18, slc3_sramtop, 1
instance = comp, \instaRam|Equal29~0 , instaRam|Equal29~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal153~2 , instaRam|Equal153~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~5 , instaRam|WideOr5~5, slc3_sramtop, 1
instance = comp, \instaRam|Equal57~0 , instaRam|Equal57~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal133~0 , instaRam|Equal133~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~4 , instaRam|WideOr0~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal24~0 , instaRam|Equal24~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~5 , instaRam|WideOr0~5, slc3_sramtop, 1
instance = comp, \instaRam|Equal112~0 , instaRam|Equal112~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~7 , instaRam|WideOr0~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~6 , instaRam|WideOr0~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~8 , instaRam|WideOr0~8, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~13 , Data_to_SRAM[12]~13, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~14 , Data_to_SRAM[12]~14, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~27 , instaRam|WideNor0~27, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~38 , instaRam|WideNor0~38, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~2 , Data_to_SRAM[12]~2, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~3 , Data_to_SRAM[12]~3, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~4 , Data_to_SRAM[12]~4, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~5 , Data_to_SRAM[12]~5, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~28 , instaRam|WideNor0~28, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~29 , instaRam|WideNor0~29, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~24 , instaRam|WideNor0~24, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~23 , instaRam|WideNor0~23, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~25 , instaRam|WideNor0~25, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~3 , instaRam|WideOr8~3, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~21 , instaRam|WideNor0~21, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~22 , instaRam|WideNor0~22, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~26 , instaRam|WideNor0~26, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~19 , Data_to_SRAM[12]~19, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~30 , instaRam|WideNor0~30, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~7 , instaRam|WideOr5~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~12 , instaRam|WideOr5~12, slc3_sramtop, 1
instance = comp, \instaRam|Equal135~0 , instaRam|Equal135~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal151~2 , instaRam|Equal151~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~8 , instaRam|WideOr5~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~4 , instaRam|WideOr8~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~11 , instaRam|WideOr0~11, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~1 , instaRam|WideOr10~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~2 , instaRam|WideOr10~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal143~2 , instaRam|Equal143~2, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~20 , Data_to_SRAM[12]~20, slc3_sramtop, 1
instance = comp, \instaRam|Equal32~0 , instaRam|Equal32~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal60~4 , instaRam|Equal60~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~9 , instaRam|WideOr5~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~10 , instaRam|WideOr5~10, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~1 , instaRam|WideOr8~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal4~1 , instaRam|Equal4~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal135~1 , instaRam|Equal135~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~4 , instaRam|WideOr10~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~5 , instaRam|WideOr10~5, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~33 , instaRam|WideNor0~33, slc3_sramtop, 1
instance = comp, \instaRam|Equal59~0 , instaRam|Equal59~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal54~0 , instaRam|Equal54~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~9 , instaRam|WideOr0~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~3 , instaRam|WideOr4~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~3 , instaRam|WideOr10~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~4 , instaRam|WideOr4~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal107~0 , instaRam|Equal107~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal138~0 , instaRam|Equal138~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal44~0 , instaRam|Equal44~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~31 , instaRam|WideNor0~31, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~32 , instaRam|WideNor0~32, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~34 , instaRam|WideNor0~34, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~35 , instaRam|WideNor0~35, slc3_sramtop, 1
instance = comp, \instaRam|Equal52~0 , instaRam|Equal52~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~6 , Data_to_SRAM[12]~6, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~7 , Data_to_SRAM[12]~7, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~21 , Data_to_SRAM[12]~21, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr35 , slc|state_controller|WideOr35, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out[9] , slc|IR_reg|Data_Out[9], slc3_sramtop, 1
instance = comp, \slc|ADDR2|Mux6~0 , slc|ADDR2|Mux6~0, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out~39 , slc|IR_reg|Data_Out~39, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out[6] , slc|IR_reg|Data_Out[6], slc3_sramtop, 1
instance = comp, \slc|regfile|Reg_1|o_data[0]~0 , slc|regfile|Reg_1|o_data[0]~0, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~41 , slc|MDR_reg|Data_Out~41, slc3_sramtop, 1
instance = comp, \slc|Add1~14 , slc|Add1~14, slc3_sramtop, 1
instance = comp, \slc|regfile|Decoder0~6 , slc|regfile|Decoder0~6, slc3_sramtop, 1
instance = comp, \slc|Add1~74 , slc|Add1~74, slc3_sramtop, 1
instance = comp, \slc|Add1~38 , slc|Add1~38, slc3_sramtop, 1
instance = comp, \slc|Add1~42 , slc|Add1~42, slc3_sramtop, 1
instance = comp, \slc|regfile|Decoder0~67 , slc|regfile|Decoder0~67, slc3_sramtop, 1
instance = comp, \slc|regfile|Decoder0~135 , slc|regfile|Decoder0~135, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[3][13]~23 , slc|regfile|reg_data[3][13]~23, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[3][8] , slc|regfile|reg_data[3][8], slc3_sramtop, 1
instance = comp, \slc|regfile|Decoder0~132 , slc|regfile|Decoder0~132, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[2][8]~20 , slc|regfile|reg_data[2][8]~20, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[2][8] , slc|regfile|reg_data[2][8], slc3_sramtop, 1
instance = comp, \slc|regfile|Decoder0~134 , slc|regfile|Decoder0~134, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[0][15]~22 , slc|regfile|reg_data[0][15]~22, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[0][8] , slc|regfile|reg_data[0][8], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[1][8] , slc|regfile|reg_data[1][8], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux7~2 , slc|regfile|Mux7~2, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux7~3 , slc|regfile|Mux7~3, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux7~4 , slc|regfile|Mux7~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1|o_data[8]~40 , slc|ADDR1|o_data[8]~40, slc3_sramtop, 1
instance = comp, \slc|ADDR2|Mux7~0 , slc|ADDR2|Mux7~0, slc3_sramtop, 1
instance = comp, \slc|regfile|Decoder0~131 , slc|regfile|Decoder0~131, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[7][11]~19 , slc|regfile|reg_data[7][11]~19, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[7][7] , slc|regfile|reg_data[7][7], slc3_sramtop, 1
instance = comp, \slc|regfile|Decoder0~128 , slc|regfile|Decoder0~128, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[5][15]~16 , slc|regfile|reg_data[5][15]~16, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[5][7] , slc|regfile|reg_data[5][7], slc3_sramtop, 1
instance = comp, \slc|regfile|Decoder0~130 , slc|regfile|Decoder0~130, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[4][0]~18 , slc|regfile|reg_data[4][0]~18, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[4][7] , slc|regfile|reg_data[4][7], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][7] , slc|regfile|reg_data[6][7], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux8~0 , slc|regfile|Mux8~0, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux8~1 , slc|regfile|Mux8~1, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[3][7] , slc|regfile|reg_data[3][7], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[2][7] , slc|regfile|reg_data[2][7], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[1][7] , slc|regfile|reg_data[1][7], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[0][7] , slc|regfile|reg_data[0][7], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux8~2 , slc|regfile|Mux8~2, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux8~3 , slc|regfile|Mux8~3, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux8~4 , slc|regfile|Mux8~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1|o_data[7]~39 , slc|ADDR1|o_data[7]~39, slc3_sramtop, 1
instance = comp, \slc|ADDR2|Mux8~0 , slc|ADDR2|Mux8~0, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[3][6] , slc|regfile|reg_data[3][6], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[2][6] , slc|regfile|reg_data[2][6], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[1][6] , slc|regfile|reg_data[1][6], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[0][6] , slc|regfile|reg_data[0][6], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux9~2 , slc|regfile|Mux9~2, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux9~3 , slc|regfile|Mux9~3, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][6]~feeder , slc|regfile|reg_data[6][6]~feeder, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][6] , slc|regfile|reg_data[6][6], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[4][6] , slc|regfile|reg_data[4][6], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux9~0 , slc|regfile|Mux9~0, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[5][6] , slc|regfile|reg_data[5][6], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[7][6] , slc|regfile|reg_data[7][6], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux9~1 , slc|regfile|Mux9~1, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux9~4 , slc|regfile|Mux9~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1|o_data[6]~38 , slc|ADDR1|o_data[6]~38, slc3_sramtop, 1
instance = comp, \slc|ADDR2|Mux9~0 , slc|ADDR2|Mux9~0, slc3_sramtop, 1
instance = comp, \slc|ADDR2|Mux10~0 , slc|ADDR2|Mux10~0, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux15~0 , slc|bufferMUX|Mux15~0, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[3][4] , slc|regfile|reg_data[3][4], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[2][4] , slc|regfile|reg_data[2][4], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[0][4] , slc|regfile|reg_data[0][4], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[1][4] , slc|regfile|reg_data[1][4], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux11~2 , slc|regfile|Mux11~2, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux11~3 , slc|regfile|Mux11~3, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[7][4] , slc|regfile|reg_data[7][4], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[4][4] , slc|regfile|reg_data[4][4], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][4] , slc|regfile|reg_data[6][4], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux11~0 , slc|regfile|Mux11~0, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[5][4] , slc|regfile|reg_data[5][4], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux11~1 , slc|regfile|Mux11~1, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux11~4 , slc|regfile|Mux11~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out[1] , slc|IR_reg|Data_Out[1], slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[4]~21 , slc|SR2M|o_data[4]~21, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[4]~22 , slc|SR2M|o_data[4]~22, slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~2 , slc|state_controller|Decoder0~2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~74 , slc|state_controller|State~74, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_00 , slc|state_controller|State.S_00, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector29~0 , slc|state_controller|Selector29~0, slc3_sramtop, 1
instance = comp, \slc|Add1~18 , slc|Add1~18, slc3_sramtop, 1
instance = comp, \slc|Add1~20 , slc|Add1~20, slc3_sramtop, 1
instance = comp, \slc|Add1~21 , slc|Add1~21, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[2] , slc|PC_reg|Data_Out[2], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[3][2] , slc|regfile|reg_data[3][2], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[2][2] , slc|regfile|reg_data[2][2], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[0][2] , slc|regfile|reg_data[0][2], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[1][2] , slc|regfile|reg_data[1][2], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux13~2 , slc|regfile|Mux13~2, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux13~3 , slc|regfile|Mux13~3, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[7][2] , slc|regfile|reg_data[7][2], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[5][2] , slc|regfile|reg_data[5][2], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[4][2] , slc|regfile|reg_data[4][2], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][2] , slc|regfile|reg_data[6][2], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux13~0 , slc|regfile|Mux13~0, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux13~1 , slc|regfile|Mux13~1, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux13~4 , slc|regfile|Mux13~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1|o_data[2]~34 , slc|ADDR1|o_data[2]~34, slc3_sramtop, 1
instance = comp, \slc|ADDR2|Mux13~0 , slc|ADDR2|Mux13~0, slc3_sramtop, 1
instance = comp, \slc|ADDR2|Mux14~0 , slc|ADDR2|Mux14~0, slc3_sramtop, 1
instance = comp, \slc|ADDR_R[0]~0 , slc|ADDR_R[0]~0, slc3_sramtop, 1
instance = comp, \slc|ADDR_R[1]~2 , slc|ADDR_R[1]~2, slc3_sramtop, 1
instance = comp, \slc|ADDR_R[2]~4 , slc|ADDR_R[2]~4, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[2]~12 , slc|SR2M|o_data[2]~12, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[2]~13 , slc|SR2M|o_data[2]~13, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[2]~10 , slc|SR2M|o_data[2]~10, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[2]~11 , slc|SR2M|o_data[2]~11, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[2]~14 , slc|SR2M|o_data[2]~14, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[7][1] , slc|regfile|reg_data[7][1], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[2][1] , slc|regfile|reg_data[2][1], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[3][1] , slc|regfile|reg_data[3][1], slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[1]~7 , slc|SR2M|o_data[1]~7, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[1]~8 , slc|SR2M|o_data[1]~8, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[0][1] , slc|regfile|reg_data[0][1], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[1][1] , slc|regfile|reg_data[1][1], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[5][1]~feeder , slc|regfile|reg_data[5][1]~feeder, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[5][1] , slc|regfile|reg_data[5][1], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[4][1] , slc|regfile|reg_data[4][1], slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[1]~5 , slc|SR2M|o_data[1]~5, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[1]~6 , slc|SR2M|o_data[1]~6, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[1]~9 , slc|SR2M|o_data[1]~9, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[4][0] , slc|regfile|reg_data[4][0], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][0]~feeder , slc|regfile|reg_data[6][0]~feeder, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][0] , slc|regfile|reg_data[6][0], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[0][0] , slc|regfile|reg_data[0][0], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[2][0]~feeder , slc|regfile|reg_data[2][0]~feeder, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[2][0] , slc|regfile|reg_data[2][0], slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[0]~0 , slc|SR2M|o_data[0]~0, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[0]~1 , slc|SR2M|o_data[0]~1, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[5][0] , slc|regfile|reg_data[5][0], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[7][0] , slc|regfile|reg_data[7][0], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[3][0] , slc|regfile|reg_data[3][0], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[1][0] , slc|regfile|reg_data[1][0], slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[0]~2 , slc|SR2M|o_data[0]~2, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[0]~3 , slc|SR2M|o_data[0]~3, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[0]~4 , slc|SR2M|o_data[0]~4, slc3_sramtop, 1
instance = comp, \slc|Compute|Add0~0 , slc|Compute|Add0~0, slc3_sramtop, 1
instance = comp, \slc|Compute|Add0~2 , slc|Compute|Add0~2, slc3_sramtop, 1
instance = comp, \slc|Compute|Add0~4 , slc|Compute|Add0~4, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux13~0 , slc|bufferMUX|Mux13~0, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux13~1 , slc|bufferMUX|Mux13~1, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux13~2 , slc|bufferMUX|Mux13~2, slc3_sramtop, 1
instance = comp, \SW[2]~input , SW[2]~input, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[7]~0 , slc|MAR_reg|Data_Out[7]~0, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[2] , slc|MAR_reg|Data_Out[2], slc3_sramtop, 1
instance = comp, \ADDR[2]~2 , ADDR[2]~2, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[2][3] , slc|regfile|reg_data[2][3], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[3][3] , slc|regfile|reg_data[3][3], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[0][3] , slc|regfile|reg_data[0][3], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[1][3] , slc|regfile|reg_data[1][3], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux12~2 , slc|regfile|Mux12~2, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux12~3 , slc|regfile|Mux12~3, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][3]~feeder , slc|regfile|reg_data[6][3]~feeder, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][3] , slc|regfile|reg_data[6][3], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[4][3] , slc|regfile|reg_data[4][3], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[5][3]~feeder , slc|regfile|reg_data[5][3]~feeder, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[5][3] , slc|regfile|reg_data[5][3], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[7][3] , slc|regfile|reg_data[7][3], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux12~0 , slc|regfile|Mux12~0, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux12~1 , slc|regfile|Mux12~1, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux12~4 , slc|regfile|Mux12~4, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[3]~15 , slc|SR2M|o_data[3]~15, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[3]~16 , slc|SR2M|o_data[3]~16, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[3]~17 , slc|SR2M|o_data[3]~17, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[3]~18 , slc|SR2M|o_data[3]~18, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[3]~19 , slc|SR2M|o_data[3]~19, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out[3]~feeder , slc|IR_reg|Data_Out[3]~feeder, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out[3] , slc|IR_reg|Data_Out[3], slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[3]~20 , slc|SR2M|o_data[3]~20, slc3_sramtop, 1
instance = comp, \slc|Compute|Add0~6 , slc|Compute|Add0~6, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux12~1 , slc|bufferMUX|Mux12~1, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux12~0 , slc|bufferMUX|Mux12~0, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux12~2 , slc|bufferMUX|Mux12~2, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[4] , slc|MAR_reg|Data_Out[4], slc3_sramtop, 1
instance = comp, \ADDR[4]~4 , ADDR[4]~4, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[5] , slc|MAR_reg|Data_Out[5], slc3_sramtop, 1
instance = comp, \ADDR[5]~5 , ADDR[5]~5, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[6] , slc|MAR_reg|Data_Out[6], slc3_sramtop, 1
instance = comp, \ADDR[6]~6 , ADDR[6]~6, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[7] , slc|MAR_reg|Data_Out[7], slc3_sramtop, 1
instance = comp, \ADDR[7]~7 , ADDR[7]~7, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[8] , slc|MAR_reg|Data_Out[8], slc3_sramtop, 1
instance = comp, \ADDR[8]~8 , ADDR[8]~8, slc3_sramtop, 1
instance = comp, \ADDR[9]~9 , ADDR[9]~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~8 , instaRam|WideOr14~8, slc3_sramtop, 1
instance = comp, \instaRam|Equal73~3 , instaRam|Equal73~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~3 , instaRam|WideOr14~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~5 , instaRam|WideOr14~5, slc3_sramtop, 1
instance = comp, \instaRam|Equal20~0 , instaRam|Equal20~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~4 , instaRam|WideOr14~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~6 , instaRam|WideOr14~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~1 , instaRam|WideOr14~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~2 , instaRam|WideOr14~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~7 , instaRam|WideOr14~7, slc3_sramtop, 1
instance = comp, \SW[1]~input , SW[1]~input, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~5 , instaRam|WideOr13~5, slc3_sramtop, 1
instance = comp, \instaRam|Equal94~4 , instaRam|Equal94~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~0 , instaRam|WideOr13~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~1 , instaRam|WideOr13~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~2 , instaRam|WideOr13~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~3 , instaRam|WideOr13~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~1 , instaRam|WideOr12~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~2 , instaRam|WideOr12~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~3 , instaRam|WideOr9~3, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~27 , Data_to_SRAM[12]~27, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~4 , instaRam|WideOr13~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13 , instaRam|WideOr13, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[2]~28 , Data_to_SRAM[2]~28, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~8 , instaRam|WideOr10~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~3 , instaRam|WideOr12~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal100~4 , instaRam|Equal100~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~4 , instaRam|WideOr12~4, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[3]~29 , Data_to_SRAM[3]~29, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~9 , instaRam|WideOr10~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~10 , instaRam|WideOr10~10, slc3_sramtop, 1
instance = comp, \instaRam|WideOr11~1 , instaRam|WideOr11~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr11~2 , instaRam|WideOr11~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr11~3 , instaRam|WideOr11~3, slc3_sramtop, 1
instance = comp, \SW[4]~input , SW[4]~input, slc3_sramtop, 1
instance = comp, \SW[5]~input , SW[5]~input, slc3_sramtop, 1
instance = comp, \instaRam|WideOr2~0 , instaRam|WideOr2~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~5 , instaRam|WideOr9~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~4 , instaRam|WideOr9~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~8 , instaRam|WideOr9~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~5 , instaRam|WideOr8~5, slc3_sramtop, 1
instance = comp, \instaRam|Equal131~3 , instaRam|Equal131~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~6 , instaRam|WideOr8~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~6 , instaRam|WideOr9~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~7 , instaRam|WideOr9~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9 , instaRam|WideOr9, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[6]~32 , Data_to_SRAM[6]~32, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~3 , instaRam|WideOr1~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~7 , instaRam|WideOr8~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~8 , instaRam|WideOr8~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~9 , instaRam|WideOr8~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~10 , instaRam|WideOr8~10, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~2 , instaRam|WideOr7~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~3 , instaRam|WideOr7~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~4 , instaRam|WideOr7~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8 , instaRam|WideOr8, slc3_sramtop, 1
instance = comp, \SW[7]~input , SW[7]~input, slc3_sramtop, 1
instance = comp, \ram0|altsyncram_component|auto_generated|ram_block1a0 , ram0|altsyncram_component|auto_generated|ram_block1a0, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~21 , slc|MDR_reg|Data_Out~21, slc3_sramtop, 1
instance = comp, \SW[8]~input , SW[8]~input, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~30 , slc|MDR_reg|Data_Out~30, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~31 , slc|MDR_reg|Data_Out~31, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[3]~14 , slc|MDR_reg|Data_Out[3]~14, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[8] , slc|MDR_reg|Data_Out[8], slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~6 , instaRam|WideOr7~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~5 , instaRam|WideOr4~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~4 , instaRam|WideOr1~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~5 , instaRam|WideOr7~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7 , instaRam|WideOr7, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[8]~34 , Data_to_SRAM[8]~34, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~28 , slc|MDR_reg|Data_Out~28, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~29 , slc|MDR_reg|Data_Out~29, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[7] , slc|MDR_reg|Data_Out[7], slc3_sramtop, 1
instance = comp, \Data_to_SRAM[7]~33 , Data_to_SRAM[7]~33, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~24 , slc|MDR_reg|Data_Out~24, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~25 , slc|MDR_reg|Data_Out~25, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[5] , slc|MDR_reg|Data_Out[5], slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~2 , instaRam|WideOr1~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal53~0 , instaRam|Equal53~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~6 , instaRam|WideOr10~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~7 , instaRam|WideOr10~7, slc3_sramtop, 1
instance = comp, \instaRam|Equal67~4 , instaRam|Equal67~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~11 , instaRam|WideOr10~11, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~12 , instaRam|WideOr10~12, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[5]~31 , Data_to_SRAM[5]~31, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~22 , slc|MDR_reg|Data_Out~22, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~23 , slc|MDR_reg|Data_Out~23, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[4] , slc|MDR_reg|Data_Out[4], slc3_sramtop, 1
instance = comp, \Data_to_SRAM[4]~30 , Data_to_SRAM[4]~30, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~10 , slc|MDR_reg|Data_Out~10, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~15 , slc|MDR_reg|Data_Out~15, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~16 , slc|MDR_reg|Data_Out~16, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[1] , slc|MDR_reg|Data_Out[1], slc3_sramtop, 1
instance = comp, \Data_to_SRAM[1]~26 , Data_to_SRAM[1]~26, slc3_sramtop, 1
instance = comp, \SW[3]~input , SW[3]~input, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~19 , slc|MDR_reg|Data_Out~19, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~20 , slc|MDR_reg|Data_Out~20, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[3] , slc|MDR_reg|Data_Out[3], slc3_sramtop, 1
instance = comp, \slc|ADDR2|Mux12~0 , slc|ADDR2|Mux12~0, slc3_sramtop, 1
instance = comp, \slc|Add1~22 , slc|Add1~22, slc3_sramtop, 1
instance = comp, \slc|Add1~24 , slc|Add1~24, slc3_sramtop, 1
instance = comp, \slc|Add1~25 , slc|Add1~25, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[3] , slc|PC_reg|Data_Out[3], slc3_sramtop, 1
instance = comp, \slc|ADDR1|o_data[3]~35 , slc|ADDR1|o_data[3]~35, slc3_sramtop, 1
instance = comp, \slc|ADDR_R[3]~6 , slc|ADDR_R[3]~6, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux12~3 , slc|bufferMUX|Mux12~3, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux12~4 , slc|bufferMUX|Mux12~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out~36 , slc|IR_reg|Data_Out~36, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[3] , slc|MAR_reg|Data_Out[3], slc3_sramtop, 1
instance = comp, \ADDR[3]~3 , ADDR[3]~3, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~17 , slc|MDR_reg|Data_Out~17, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~18 , slc|MDR_reg|Data_Out~18, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[2] , slc|MDR_reg|Data_Out[2], slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux13~3 , slc|bufferMUX|Mux13~3, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out~35 , slc|IR_reg|Data_Out~35, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out[2] , slc|IR_reg|Data_Out[2], slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[4]~23 , slc|SR2M|o_data[4]~23, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[4]~24 , slc|SR2M|o_data[4]~24, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[4]~25 , slc|SR2M|o_data[4]~25, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[4]~26 , slc|SR2M|o_data[4]~26, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux11~0 , slc|bufferMUX|Mux11~0, slc3_sramtop, 1
instance = comp, \slc|Compute|Add0~8 , slc|Compute|Add0~8, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux11~1 , slc|bufferMUX|Mux11~1, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux11~2 , slc|bufferMUX|Mux11~2, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux11~3 , slc|bufferMUX|Mux11~3, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out~37 , slc|IR_reg|Data_Out~37, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out[4] , slc|IR_reg|Data_Out[4], slc3_sramtop, 1
instance = comp, \slc|ADDR2|Mux11~0 , slc|ADDR2|Mux11~0, slc3_sramtop, 1
instance = comp, \slc|ADDR1|o_data[4]~36 , slc|ADDR1|o_data[4]~36, slc3_sramtop, 1
instance = comp, \slc|ADDR_R[4]~8 , slc|ADDR_R[4]~8, slc3_sramtop, 1
instance = comp, \slc|Add1~26 , slc|Add1~26, slc3_sramtop, 1
instance = comp, \slc|Add1~28 , slc|Add1~28, slc3_sramtop, 1
instance = comp, \slc|Add1~29 , slc|Add1~29, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[4] , slc|PC_reg|Data_Out[4], slc3_sramtop, 1
instance = comp, \slc|Add1~30 , slc|Add1~30, slc3_sramtop, 1
instance = comp, \slc|ADDR_R[5]~10 , slc|ADDR_R[5]~10, slc3_sramtop, 1
instance = comp, \slc|Add1~32 , slc|Add1~32, slc3_sramtop, 1
instance = comp, \slc|Add1~33 , slc|Add1~33, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[5] , slc|PC_reg|Data_Out[5], slc3_sramtop, 1
instance = comp, \slc|ADDR1|o_data[5]~37 , slc|ADDR1|o_data[5]~37, slc3_sramtop, 1
instance = comp, \slc|ADDR_R[6]~12 , slc|ADDR_R[6]~12, slc3_sramtop, 1
instance = comp, \slc|ADDR_R[7]~14 , slc|ADDR_R[7]~14, slc3_sramtop, 1
instance = comp, \slc|ADDR_R[8]~16 , slc|ADDR_R[8]~16, slc3_sramtop, 1
instance = comp, \slc|Add1~44 , slc|Add1~44, slc3_sramtop, 1
instance = comp, \slc|Add1~45 , slc|Add1~45, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[8] , slc|PC_reg|Data_Out[8], slc3_sramtop, 1
instance = comp, \slc|Add1~46 , slc|Add1~46, slc3_sramtop, 1
instance = comp, \slc|Add1~50 , slc|Add1~50, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[7][10] , slc|regfile|reg_data[7][10], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[5][10] , slc|regfile|reg_data[5][10], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][10] , slc|regfile|reg_data[6][10], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[4][10] , slc|regfile|reg_data[4][10], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux5~0 , slc|regfile|Mux5~0, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux5~1 , slc|regfile|Mux5~1, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[3][10] , slc|regfile|reg_data[3][10], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[0][10] , slc|regfile|reg_data[0][10], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[1][10] , slc|regfile|reg_data[1][10], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux5~2 , slc|regfile|Mux5~2, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[2][10] , slc|regfile|reg_data[2][10], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux5~3 , slc|regfile|Mux5~3, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux5~4 , slc|regfile|Mux5~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1|o_data[10]~42 , slc|ADDR1|o_data[10]~42, slc3_sramtop, 1
instance = comp, \slc|ADDR2|Mux0~0 , slc|ADDR2|Mux0~0, slc3_sramtop, 1
instance = comp, \slc|ADDR2|Mux0~1 , slc|ADDR2|Mux0~1, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[1][9] , slc|regfile|reg_data[1][9], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[0][9] , slc|regfile|reg_data[0][9], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux6~2 , slc|regfile|Mux6~2, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[3][9] , slc|regfile|reg_data[3][9], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[2][9] , slc|regfile|reg_data[2][9], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux6~3 , slc|regfile|Mux6~3, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[7][9] , slc|regfile|reg_data[7][9], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[5][9] , slc|regfile|reg_data[5][9], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][9] , slc|regfile|reg_data[6][9], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[4][9] , slc|regfile|reg_data[4][9], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux6~0 , slc|regfile|Mux6~0, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux6~1 , slc|regfile|Mux6~1, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux6~4 , slc|regfile|Mux6~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1|o_data[9]~41 , slc|ADDR1|o_data[9]~41, slc3_sramtop, 1
instance = comp, \slc|ADDR_R[9]~18 , slc|ADDR_R[9]~18, slc3_sramtop, 1
instance = comp, \slc|ADDR_R[10]~20 , slc|ADDR_R[10]~20, slc3_sramtop, 1
instance = comp, \slc|Add1~52 , slc|Add1~52, slc3_sramtop, 1
instance = comp, \slc|Add1~53 , slc|Add1~53, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[10] , slc|PC_reg|Data_Out[10], slc3_sramtop, 1
instance = comp, \slc|Add1~54 , slc|Add1~54, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[0][11] , slc|regfile|reg_data[0][11], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[1][11] , slc|regfile|reg_data[1][11], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux4~2 , slc|regfile|Mux4~2, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[3][11]~feeder , slc|regfile|reg_data[3][11]~feeder, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[3][11] , slc|regfile|reg_data[3][11], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[2][11] , slc|regfile|reg_data[2][11], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux4~3 , slc|regfile|Mux4~3, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[7][11] , slc|regfile|reg_data[7][11], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[5][11] , slc|regfile|reg_data[5][11], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][11] , slc|regfile|reg_data[6][11], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[4][11] , slc|regfile|reg_data[4][11], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux4~0 , slc|regfile|Mux4~0, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux4~1 , slc|regfile|Mux4~1, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux4~4 , slc|regfile|Mux4~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1|o_data[11]~43 , slc|ADDR1|o_data[11]~43, slc3_sramtop, 1
instance = comp, \slc|ADDR_R[11]~22 , slc|ADDR_R[11]~22, slc3_sramtop, 1
instance = comp, \slc|Add1~56 , slc|Add1~56, slc3_sramtop, 1
instance = comp, \slc|Add1~57 , slc|Add1~57, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[11] , slc|PC_reg|Data_Out[11], slc3_sramtop, 1
instance = comp, \Data_to_SRAM[10]~36 , Data_to_SRAM[10]~36, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[10]~37 , Data_to_SRAM[10]~37, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[10]~38 , Data_to_SRAM[10]~38, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~7 , instaRam|WideOr4~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~6 , instaRam|WideOr4~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~8 , instaRam|WideOr4~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4 , instaRam|WideOr4, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[11]~39 , Data_to_SRAM[11]~39, slc3_sramtop, 1
instance = comp, \instaRam|WideOr2~1 , instaRam|WideOr2~1, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[14]~46 , Data_to_SRAM[14]~46, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~10 , instaRam|WideOr0~10, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~5 , instaRam|WideOr1~5, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[14]~47 , Data_to_SRAM[14]~47, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[14]~48 , Data_to_SRAM[14]~48, slc3_sramtop, 1
instance = comp, \ram0|altsyncram_component|auto_generated|ram_block1a9 , ram0|altsyncram_component|auto_generated|ram_block1a9, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~34 , slc|MDR_reg|Data_Out~34, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~40 , slc|MDR_reg|Data_Out~40, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[15] , slc|MDR_reg|Data_Out[15], slc3_sramtop, 1
instance = comp, \Data_to_SRAM[15]~49 , Data_to_SRAM[15]~49, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[15]~50 , Data_to_SRAM[15]~50, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[15]~51 , Data_to_SRAM[15]~51, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~38 , slc|MDR_reg|Data_Out~38, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[13] , slc|MDR_reg|Data_Out[13], slc3_sramtop, 1
instance = comp, \Data_to_SRAM[13]~45 , Data_to_SRAM[13]~45, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~37 , slc|MDR_reg|Data_Out~37, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[12] , slc|MDR_reg|Data_Out[12], slc3_sramtop, 1
instance = comp, \instaRam|Equal61~4 , instaRam|Equal61~4, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~41 , Data_to_SRAM[12]~41, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~42 , Data_to_SRAM[12]~42, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~40 , Data_to_SRAM[12]~40, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~43 , Data_to_SRAM[12]~43, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~44 , Data_to_SRAM[12]~44, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~36 , slc|MDR_reg|Data_Out~36, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[11] , slc|MDR_reg|Data_Out[11], slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux4~2 , slc|bufferMUX|Mux4~2, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[11]~63 , slc|SR2M|o_data[11]~63, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[11]~64 , slc|SR2M|o_data[11]~64, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[11]~65 , slc|SR2M|o_data[11]~65, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[11]~66 , slc|SR2M|o_data[11]~66, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[11]~67 , slc|SR2M|o_data[11]~67, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[11]~68 , slc|SR2M|o_data[11]~68, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux4~0 , slc|bufferMUX|Mux4~0, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[10]~59 , slc|SR2M|o_data[10]~59, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[10]~60 , slc|SR2M|o_data[10]~60, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[10]~57 , slc|SR2M|o_data[10]~57, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[10]~58 , slc|SR2M|o_data[10]~58, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[10]~61 , slc|SR2M|o_data[10]~61, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[10]~62 , slc|SR2M|o_data[10]~62, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[9]~51 , slc|SR2M|o_data[9]~51, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[9]~52 , slc|SR2M|o_data[9]~52, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[9]~53 , slc|SR2M|o_data[9]~53, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[9]~54 , slc|SR2M|o_data[9]~54, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[9]~55 , slc|SR2M|o_data[9]~55, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[9]~56 , slc|SR2M|o_data[9]~56, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[8]~47 , slc|SR2M|o_data[8]~47, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[8]~48 , slc|SR2M|o_data[8]~48, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[7][8] , slc|regfile|reg_data[7][8], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[4][8] , slc|regfile|reg_data[4][8], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][8] , slc|regfile|reg_data[6][8], slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[8]~45 , slc|SR2M|o_data[8]~45, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[5][8] , slc|regfile|reg_data[5][8], slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[8]~46 , slc|SR2M|o_data[8]~46, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[8]~49 , slc|SR2M|o_data[8]~49, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[8]~50 , slc|SR2M|o_data[8]~50, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[7]~41 , slc|SR2M|o_data[7]~41, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[7]~42 , slc|SR2M|o_data[7]~42, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[7]~39 , slc|SR2M|o_data[7]~39, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[7]~40 , slc|SR2M|o_data[7]~40, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[7]~43 , slc|SR2M|o_data[7]~43, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[7]~44 , slc|SR2M|o_data[7]~44, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[6]~35 , slc|SR2M|o_data[6]~35, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[6]~36 , slc|SR2M|o_data[6]~36, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[6]~33 , slc|SR2M|o_data[6]~33, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[6]~34 , slc|SR2M|o_data[6]~34, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[6]~37 , slc|SR2M|o_data[6]~37, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[6]~38 , slc|SR2M|o_data[6]~38, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[5][5] , slc|regfile|reg_data[5][5], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[7][5] , slc|regfile|reg_data[7][5], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[4][5] , slc|regfile|reg_data[4][5], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][5]~feeder , slc|regfile|reg_data[6][5]~feeder, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][5] , slc|regfile|reg_data[6][5], slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[5]~27 , slc|SR2M|o_data[5]~27, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[5]~28 , slc|SR2M|o_data[5]~28, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[0][5] , slc|regfile|reg_data[0][5], slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[5]~29 , slc|SR2M|o_data[5]~29, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[2][5] , slc|regfile|reg_data[2][5], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[3][5] , slc|regfile|reg_data[3][5], slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[5]~30 , slc|SR2M|o_data[5]~30, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[5]~31 , slc|SR2M|o_data[5]~31, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[5]~32 , slc|SR2M|o_data[5]~32, slc3_sramtop, 1
instance = comp, \slc|Compute|Add0~10 , slc|Compute|Add0~10, slc3_sramtop, 1
instance = comp, \slc|Compute|Add0~12 , slc|Compute|Add0~12, slc3_sramtop, 1
instance = comp, \slc|Compute|Add0~14 , slc|Compute|Add0~14, slc3_sramtop, 1
instance = comp, \slc|Compute|Add0~16 , slc|Compute|Add0~16, slc3_sramtop, 1
instance = comp, \slc|Compute|Add0~18 , slc|Compute|Add0~18, slc3_sramtop, 1
instance = comp, \slc|Compute|Add0~20 , slc|Compute|Add0~20, slc3_sramtop, 1
instance = comp, \slc|Compute|Add0~22 , slc|Compute|Add0~22, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux4~1 , slc|bufferMUX|Mux4~1, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux4~3 , slc|bufferMUX|Mux4~3, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out~44 , slc|IR_reg|Data_Out~44, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out[11] , slc|IR_reg|Data_Out[11], slc3_sramtop, 1
instance = comp, \slc|regfile|Decoder0~3 , slc|regfile|Decoder0~3, slc3_sramtop, 1
instance = comp, \slc|regfile|Decoder0~129 , slc|regfile|Decoder0~129, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][4]~17 , slc|regfile|reg_data[6][4]~17, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][1] , slc|regfile|reg_data[6][1], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux14~0 , slc|regfile|Mux14~0, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux14~1 , slc|regfile|Mux14~1, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux14~2 , slc|regfile|Mux14~2, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux14~3 , slc|regfile|Mux14~3, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux14~4 , slc|regfile|Mux14~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1|o_data[1]~33 , slc|ADDR1|o_data[1]~33, slc3_sramtop, 1
instance = comp, \slc|Add1~16 , slc|Add1~16, slc3_sramtop, 1
instance = comp, \slc|Add1~17 , slc|Add1~17, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[1] , slc|PC_reg|Data_Out[1], slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux14~3 , slc|bufferMUX|Mux14~3, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux14~0 , slc|bufferMUX|Mux14~0, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux14~1 , slc|bufferMUX|Mux14~1, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux14~2 , slc|bufferMUX|Mux14~2, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux14~4 , slc|bufferMUX|Mux14~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out~34 , slc|IR_reg|Data_Out~34, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[1] , slc|MAR_reg|Data_Out[1], slc3_sramtop, 1
instance = comp, \ADDR[1]~1 , ADDR[1]~1, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~35 , slc|MDR_reg|Data_Out~35, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[10] , slc|MDR_reg|Data_Out[10], slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux5~1 , slc|bufferMUX|Mux5~1, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux5~2 , slc|bufferMUX|Mux5~2, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux5~3 , slc|bufferMUX|Mux5~3, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux5~4 , slc|bufferMUX|Mux5~4, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux5~5 , slc|bufferMUX|Mux5~5, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out~43 , slc|IR_reg|Data_Out~43, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out[10] , slc|IR_reg|Data_Out[10], slc3_sramtop, 1
instance = comp, \slc|regfile|Decoder0~133 , slc|regfile|Decoder0~133, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[1][8]~21 , slc|regfile|reg_data[1][8]~21, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[1][5] , slc|regfile|reg_data[1][5], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux10~2 , slc|regfile|Mux10~2, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux10~3 , slc|regfile|Mux10~3, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux10~0 , slc|regfile|Mux10~0, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux10~1 , slc|regfile|Mux10~1, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux10~4 , slc|regfile|Mux10~4, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux10~0 , slc|bufferMUX|Mux10~0, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux10~1 , slc|bufferMUX|Mux10~1, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux10~2 , slc|bufferMUX|Mux10~2, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux10~3 , slc|bufferMUX|Mux10~3, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux10~4 , slc|bufferMUX|Mux10~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out~38 , slc|IR_reg|Data_Out~38, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out[5] , slc|IR_reg|Data_Out[5], slc3_sramtop, 1
instance = comp, \slc|ADDR2|Mux6~1 , slc|ADDR2|Mux6~1, slc3_sramtop, 1
instance = comp, \slc|Add1~48 , slc|Add1~48, slc3_sramtop, 1
instance = comp, \slc|Add1~49 , slc|Add1~49, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[9] , slc|PC_reg|Data_Out[9], slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux6~3 , slc|bufferMUX|Mux6~3, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux6~1 , slc|bufferMUX|Mux6~1, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux6~0 , slc|bufferMUX|Mux6~0, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux6~2 , slc|bufferMUX|Mux6~2, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux6~4 , slc|bufferMUX|Mux6~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out~42 , slc|IR_reg|Data_Out~42, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[9] , slc|MAR_reg|Data_Out[9], slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[10]~feeder , slc|MAR_reg|Data_Out[10]~feeder, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[10] , slc|MAR_reg|Data_Out[10], slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[11] , slc|MAR_reg|Data_Out[11], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~2 , slc|memory_subsystem|Equal0~2, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~0 , slc|memory_subsystem|Equal0~0, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~1 , slc|memory_subsystem|Equal0~1, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[12]~feeder , slc|MAR_reg|Data_Out[12]~feeder, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[12] , slc|MAR_reg|Data_Out[12], slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[14]~feeder , slc|MAR_reg|Data_Out[14]~feeder, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[14] , slc|MAR_reg|Data_Out[14], slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[15] , slc|MAR_reg|Data_Out[15], slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[13]~feeder , slc|MAR_reg|Data_Out[13]~feeder, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[13] , slc|MAR_reg|Data_Out[13], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~3 , slc|memory_subsystem|Equal0~3, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~4 , slc|memory_subsystem|Equal0~4, slc3_sramtop, 1
instance = comp, \SW[0]~input , SW[0]~input, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~11 , slc|MDR_reg|Data_Out~11, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~13 , slc|MDR_reg|Data_Out~13, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[0] , slc|MDR_reg|Data_Out[0], slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~0 , Data_to_SRAM[0]~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~22 , Data_to_SRAM[0]~22, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~23 , Data_to_SRAM[0]~23, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~24 , Data_to_SRAM[0]~24, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~25 , Data_to_SRAM[0]~25, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~26 , slc|MDR_reg|Data_Out~26, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~27 , slc|MDR_reg|Data_Out~27, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[6] , slc|MDR_reg|Data_Out[6], slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux9~0 , slc|bufferMUX|Mux9~0, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux9~1 , slc|bufferMUX|Mux9~1, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux9~2 , slc|bufferMUX|Mux9~2, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux9~3 , slc|bufferMUX|Mux9~3, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux9~4 , slc|bufferMUX|Mux9~4, slc3_sramtop, 1
instance = comp, \slc|Add1~34 , slc|Add1~34, slc3_sramtop, 1
instance = comp, \slc|Add1~36 , slc|Add1~36, slc3_sramtop, 1
instance = comp, \slc|Add1~37 , slc|Add1~37, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[6] , slc|PC_reg|Data_Out[6], slc3_sramtop, 1
instance = comp, \slc|Add1~40 , slc|Add1~40, slc3_sramtop, 1
instance = comp, \slc|Add1~41 , slc|Add1~41, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[7] , slc|PC_reg|Data_Out[7], slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux8~3 , slc|bufferMUX|Mux8~3, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux8~1 , slc|bufferMUX|Mux8~1, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux8~0 , slc|bufferMUX|Mux8~0, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux8~2 , slc|bufferMUX|Mux8~2, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux8~4 , slc|bufferMUX|Mux8~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out~40 , slc|IR_reg|Data_Out~40, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out[7] , slc|IR_reg|Data_Out[7], slc3_sramtop, 1
instance = comp, \slc|regfile|Reg_1|o_data[1]~1 , slc|regfile|Reg_1|o_data[1]~1, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux7~0 , slc|regfile|Mux7~0, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux7~1 , slc|regfile|Mux7~1, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux7~1 , slc|bufferMUX|Mux7~1, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux7~0 , slc|bufferMUX|Mux7~0, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux7~2 , slc|bufferMUX|Mux7~2, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux7~3 , slc|bufferMUX|Mux7~3, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux7~4 , slc|bufferMUX|Mux7~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out~41 , slc|IR_reg|Data_Out~41, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out[8] , slc|IR_reg|Data_Out[8], slc3_sramtop, 1
instance = comp, \slc|regfile|Reg_1|o_data[2]~2 , slc|regfile|Reg_1|o_data[2]~2, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux15~2 , slc|regfile|Mux15~2, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux15~3 , slc|regfile|Mux15~3, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux15~0 , slc|regfile|Mux15~0, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux15~1 , slc|regfile|Mux15~1, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux15~4 , slc|regfile|Mux15~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1|o_data[0]~32 , slc|ADDR1|o_data[0]~32, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux15~1 , slc|bufferMUX|Mux15~1, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux15~2 , slc|bufferMUX|Mux15~2, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux15~3 , slc|bufferMUX|Mux15~3, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux15~4 , slc|bufferMUX|Mux15~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out~33 , slc|IR_reg|Data_Out~33, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Out[0] , slc|MAR_reg|Data_Out[0], slc3_sramtop, 1
instance = comp, \ADDR[0]~0 , ADDR[0]~0, slc3_sramtop, 1
instance = comp, \SW[9]~input , SW[9]~input, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~32 , slc|MDR_reg|Data_Out~32, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~33 , slc|MDR_reg|Data_Out~33, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[9] , slc|MDR_reg|Data_Out[9], slc3_sramtop, 1
instance = comp, \Data_to_SRAM[9]~35 , Data_to_SRAM[9]~35, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out~39 , slc|MDR_reg|Data_Out~39, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Out[14] , slc|MDR_reg|Data_Out[14], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[2][14] , slc|regfile|reg_data[2][14], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[1][14] , slc|regfile|reg_data[1][14], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[0][14] , slc|regfile|reg_data[0][14], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux1~2 , slc|regfile|Mux1~2, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[3][14] , slc|regfile|reg_data[3][14], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux1~3 , slc|regfile|Mux1~3, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][14] , slc|regfile|reg_data[6][14], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[4][14] , slc|regfile|reg_data[4][14], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux1~0 , slc|regfile|Mux1~0, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[5][14] , slc|regfile|reg_data[5][14], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[7][14] , slc|regfile|reg_data[7][14], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux1~1 , slc|regfile|Mux1~1, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux1~4 , slc|regfile|Mux1~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1|o_data[14]~46 , slc|ADDR1|o_data[14]~46, slc3_sramtop, 1
instance = comp, \slc|Add1~58 , slc|Add1~58, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[2][12]~feeder , slc|regfile|reg_data[2][12]~feeder, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[2][12] , slc|regfile|reg_data[2][12], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[3][12] , slc|regfile|reg_data[3][12], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[1][12] , slc|regfile|reg_data[1][12], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[0][12] , slc|regfile|reg_data[0][12], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux3~2 , slc|regfile|Mux3~2, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux3~3 , slc|regfile|Mux3~3, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[7][12] , slc|regfile|reg_data[7][12], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[5][12] , slc|regfile|reg_data[5][12], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][12] , slc|regfile|reg_data[6][12], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[4][12] , slc|regfile|reg_data[4][12], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux3~0 , slc|regfile|Mux3~0, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux3~1 , slc|regfile|Mux3~1, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux3~4 , slc|regfile|Mux3~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1|o_data[12]~44 , slc|ADDR1|o_data[12]~44, slc3_sramtop, 1
instance = comp, \slc|ADDR_R[12]~24 , slc|ADDR_R[12]~24, slc3_sramtop, 1
instance = comp, \slc|Add1~60 , slc|Add1~60, slc3_sramtop, 1
instance = comp, \slc|Add1~61 , slc|Add1~61, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[12] , slc|PC_reg|Data_Out[12], slc3_sramtop, 1
instance = comp, \slc|Add1~62 , slc|Add1~62, slc3_sramtop, 1
instance = comp, \slc|ADDR_R[13]~26 , slc|ADDR_R[13]~26, slc3_sramtop, 1
instance = comp, \slc|Add1~64 , slc|Add1~64, slc3_sramtop, 1
instance = comp, \slc|Add1~65 , slc|Add1~65, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[13] , slc|PC_reg|Data_Out[13], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[4][13] , slc|regfile|reg_data[4][13], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][13] , slc|regfile|reg_data[6][13], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux2~0 , slc|regfile|Mux2~0, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[7][13] , slc|regfile|reg_data[7][13], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[5][13] , slc|regfile|reg_data[5][13], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux2~1 , slc|regfile|Mux2~1, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[3][13] , slc|regfile|reg_data[3][13], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[2][13] , slc|regfile|reg_data[2][13], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[1][13] , slc|regfile|reg_data[1][13], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[0][13] , slc|regfile|reg_data[0][13], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux2~2 , slc|regfile|Mux2~2, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux2~3 , slc|regfile|Mux2~3, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux2~4 , slc|regfile|Mux2~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1|o_data[13]~45 , slc|ADDR1|o_data[13]~45, slc3_sramtop, 1
instance = comp, \slc|ADDR_R[14]~28 , slc|ADDR_R[14]~28, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux1~3 , slc|bufferMUX|Mux1~3, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[14]~83 , slc|SR2M|o_data[14]~83, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[14]~84 , slc|SR2M|o_data[14]~84, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[14]~81 , slc|SR2M|o_data[14]~81, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[14]~82 , slc|SR2M|o_data[14]~82, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[14]~85 , slc|SR2M|o_data[14]~85, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[14]~86 , slc|SR2M|o_data[14]~86, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux1~0 , slc|bufferMUX|Mux1~0, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux1~1 , slc|bufferMUX|Mux1~1, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[13]~75 , slc|SR2M|o_data[13]~75, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[13]~76 , slc|SR2M|o_data[13]~76, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[13]~77 , slc|SR2M|o_data[13]~77, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[13]~78 , slc|SR2M|o_data[13]~78, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[13]~79 , slc|SR2M|o_data[13]~79, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[13]~80 , slc|SR2M|o_data[13]~80, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[12]~71 , slc|SR2M|o_data[12]~71, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[12]~72 , slc|SR2M|o_data[12]~72, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[12]~69 , slc|SR2M|o_data[12]~69, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[12]~70 , slc|SR2M|o_data[12]~70, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[12]~73 , slc|SR2M|o_data[12]~73, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[12]~74 , slc|SR2M|o_data[12]~74, slc3_sramtop, 1
instance = comp, \slc|Compute|Add0~24 , slc|Compute|Add0~24, slc3_sramtop, 1
instance = comp, \slc|Compute|Add0~26 , slc|Compute|Add0~26, slc3_sramtop, 1
instance = comp, \slc|Compute|Add0~28 , slc|Compute|Add0~28, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux1~2 , slc|bufferMUX|Mux1~2, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux1~4 , slc|bufferMUX|Mux1~4, slc3_sramtop, 1
instance = comp, \slc|Add1~66 , slc|Add1~66, slc3_sramtop, 1
instance = comp, \slc|Add1~68 , slc|Add1~68, slc3_sramtop, 1
instance = comp, \slc|Add1~69 , slc|Add1~69, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[14] , slc|PC_reg|Data_Out[14], slc3_sramtop, 1
instance = comp, \slc|Add1~70 , slc|Add1~70, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[7][15] , slc|regfile|reg_data[7][15], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[5][15] , slc|regfile|reg_data[5][15], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[6][15] , slc|regfile|reg_data[6][15], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[4][15] , slc|regfile|reg_data[4][15], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux0~0 , slc|regfile|Mux0~0, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux0~1 , slc|regfile|Mux0~1, slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[3][15] , slc|regfile|reg_data[3][15], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[2][15] , slc|regfile|reg_data[2][15], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[0][15] , slc|regfile|reg_data[0][15], slc3_sramtop, 1
instance = comp, \slc|regfile|reg_data[1][15] , slc|regfile|reg_data[1][15], slc3_sramtop, 1
instance = comp, \slc|regfile|Mux0~2 , slc|regfile|Mux0~2, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux0~3 , slc|regfile|Mux0~3, slc3_sramtop, 1
instance = comp, \slc|regfile|Mux0~4 , slc|regfile|Mux0~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1|o_data[15]~47 , slc|ADDR1|o_data[15]~47, slc3_sramtop, 1
instance = comp, \slc|ADDR_R[15]~30 , slc|ADDR_R[15]~30, slc3_sramtop, 1
instance = comp, \slc|Add1~72 , slc|Add1~72, slc3_sramtop, 1
instance = comp, \slc|Add1~73 , slc|Add1~73, slc3_sramtop, 1
instance = comp, \slc|PC_reg|Data_Out[15] , slc|PC_reg|Data_Out[15], slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[15]~89 , slc|SR2M|o_data[15]~89, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[15]~90 , slc|SR2M|o_data[15]~90, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[15]~87 , slc|SR2M|o_data[15]~87, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[15]~88 , slc|SR2M|o_data[15]~88, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[15]~91 , slc|SR2M|o_data[15]~91, slc3_sramtop, 1
instance = comp, \slc|SR2M|o_data[15]~92 , slc|SR2M|o_data[15]~92, slc3_sramtop, 1
instance = comp, \slc|Compute|Add0~30 , slc|Compute|Add0~30, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux0~0 , slc|bufferMUX|Mux0~0, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux0~1 , slc|bufferMUX|Mux0~1, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux0~2 , slc|bufferMUX|Mux0~2, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux0~3 , slc|bufferMUX|Mux0~3, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out~48 , slc|IR_reg|Data_Out~48, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out[15] , slc|IR_reg|Data_Out[15], slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~4 , slc|state_controller|Decoder0~4, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~76 , slc|state_controller|State~76, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_05 , slc|state_controller|State.S_05, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr31 , slc|state_controller|WideOr31, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux3~0 , slc|bufferMUX|Mux3~0, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux3~1 , slc|bufferMUX|Mux3~1, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux3~2 , slc|bufferMUX|Mux3~2, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux3~3 , slc|bufferMUX|Mux3~3, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out~45 , slc|IR_reg|Data_Out~45, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out[12]~feeder , slc|IR_reg|Data_Out[12]~feeder, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out[12] , slc|IR_reg|Data_Out[12], slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~6 , slc|state_controller|Decoder0~6, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~78 , slc|state_controller|State~78, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_12 , slc|state_controller|State.S_12, slc3_sramtop, 1
instance = comp, \slc|Br_En|A_R~3 , slc|Br_En|A_R~3, slc3_sramtop, 1
instance = comp, \slc|Br_En|A_R~1 , slc|Br_En|A_R~1, slc3_sramtop, 1
instance = comp, \slc|Br_En|A_R~0 , slc|Br_En|A_R~0, slc3_sramtop, 1
instance = comp, \slc|Br_En|A_R~2 , slc|Br_En|A_R~2, slc3_sramtop, 1
instance = comp, \slc|Br_En|A_R~4 , slc|Br_En|A_R~4, slc3_sramtop, 1
instance = comp, \slc|Br_En|M_U , slc|Br_En|M_U, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr33~0 , slc|state_controller|WideOr33~0, slc3_sramtop, 1
instance = comp, \slc|Br_En|Z , slc|Br_En|Z, slc3_sramtop, 1
instance = comp, \slc|Br_En|N , slc|Br_En|N, slc3_sramtop, 1
instance = comp, \slc|Br_En|BEN~0 , slc|Br_En|BEN~0, slc3_sramtop, 1
instance = comp, \slc|Br_En|M_L , slc|Br_En|M_L, slc3_sramtop, 1
instance = comp, \slc|Br_En|P , slc|Br_En|P, slc3_sramtop, 1
instance = comp, \slc|Br_En|BEN~1 , slc|Br_En|BEN~1, slc3_sramtop, 1
instance = comp, \slc|Br_En|BEN~2 , slc|Br_En|BEN~2, slc3_sramtop, 1
instance = comp, \slc|Br_En|BEN , slc|Br_En|BEN, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~58 , slc|state_controller|State~58, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_22 , slc|state_controller|State.S_22, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector2~2 , slc|state_controller|Selector2~2, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr0~0 , slc|state_controller|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector2~1 , slc|state_controller|Selector2~1, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector2~0 , slc|state_controller|Selector2~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector2~3 , slc|state_controller|Selector2~3, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_18 , slc|state_controller|State.S_18, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~65 , slc|state_controller|State~65, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_33_1 , slc|state_controller|State.S_33_1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~66 , slc|state_controller|State~66, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_33_2 , slc|state_controller|State.S_33_2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~67 , slc|state_controller|State~67, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_33_3 , slc|state_controller|State.S_33_3, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~68 , slc|state_controller|State~68, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_33_4 , slc|state_controller|State.S_33_4, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~55 , slc|state_controller|State~55, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_35 , slc|state_controller|State.S_35, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~60 , slc|state_controller|State~60, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_32 , slc|state_controller|State.S_32, slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~7 , slc|state_controller|Decoder0~7, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~79 , slc|state_controller|State~79, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_06 , slc|state_controller|State.S_06, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~69 , slc|state_controller|State~69, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_25_1 , slc|state_controller|State.S_25_1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~70 , slc|state_controller|State~70, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_25_2 , slc|state_controller|State.S_25_2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~71 , slc|state_controller|State~71, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_25_3 , slc|state_controller|State.S_25_3, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~72 , slc|state_controller|State~72, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_25_4 , slc|state_controller|State.S_25_4, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~56 , slc|state_controller|State~56, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_27 , slc|state_controller|State.S_27, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux5~0 , slc|bufferMUX|Mux5~0, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux2~0 , slc|bufferMUX|Mux2~0, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux2~1 , slc|bufferMUX|Mux2~1, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux2~2 , slc|bufferMUX|Mux2~2, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux2~3 , slc|bufferMUX|Mux2~3, slc3_sramtop, 1
instance = comp, \slc|bufferMUX|Mux2~4 , slc|bufferMUX|Mux2~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out~46 , slc|IR_reg|Data_Out~46, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Out[13] , slc|IR_reg|Data_Out[13], slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~0 , slc|state_controller|Decoder0~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector0~0 , slc|state_controller|Selector0~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.PauseIR1 , slc|state_controller|State.PauseIR1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~54 , slc|state_controller|State~54, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.PauseIR2 , slc|state_controller|State.PauseIR2, slc3_sramtop, 1
instance = comp, \slc|LED[0]~0 , slc|LED[0]~0, slc3_sramtop, 1
instance = comp, \slc|LED[1]~1 , slc|LED[1]~1, slc3_sramtop, 1
instance = comp, \slc|LED[2]~2 , slc|LED[2]~2, slc3_sramtop, 1
instance = comp, \slc|LED[3]~3 , slc|LED[3]~3, slc3_sramtop, 1
instance = comp, \slc|LED[4]~4 , slc|LED[4]~4, slc3_sramtop, 1
instance = comp, \slc|LED[5]~5 , slc|LED[5]~5, slc3_sramtop, 1
instance = comp, \slc|LED[6]~6 , slc|LED[6]~6, slc3_sramtop, 1
instance = comp, \slc|LED[7]~7 , slc|LED[7]~7, slc3_sramtop, 1
instance = comp, \slc|LED[8]~8 , slc|LED[8]~8, slc3_sramtop, 1
instance = comp, \slc|LED[9]~9 , slc|LED[9]~9, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~4 , slc|memory_subsystem|hex_data~4, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[4]~18 , slc|memory_subsystem|hex_data[4]~18, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[2] , slc|memory_subsystem|hex_data[2], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~2 , slc|memory_subsystem|hex_data~2, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[0] , slc|memory_subsystem|hex_data[0], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~3 , slc|memory_subsystem|hex_data~3, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[1] , slc|memory_subsystem|hex_data[1], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~5 , slc|memory_subsystem|hex_data~5, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[3] , slc|memory_subsystem|hex_data[3], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr6~0 , slc|hex_drivers[0]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr5~0 , slc|hex_drivers[0]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr4~0 , slc|hex_drivers[0]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr3~0 , slc|hex_drivers[0]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr2~0 , slc|hex_drivers[0]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr1~0 , slc|hex_drivers[0]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr0~0 , slc|hex_drivers[0]|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~9 , slc|memory_subsystem|hex_data~9, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[7] , slc|memory_subsystem|hex_data[7], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~8 , slc|memory_subsystem|hex_data~8, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[6] , slc|memory_subsystem|hex_data[6], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~7 , slc|memory_subsystem|hex_data~7, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[5] , slc|memory_subsystem|hex_data[5], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~6 , slc|memory_subsystem|hex_data~6, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[4] , slc|memory_subsystem|hex_data[4], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr6~0 , slc|hex_drivers[1]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr5~0 , slc|hex_drivers[1]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr4~0 , slc|hex_drivers[1]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr3~0 , slc|hex_drivers[1]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr2~0 , slc|hex_drivers[1]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr1~0 , slc|hex_drivers[1]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr0~0 , slc|hex_drivers[1]|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~13 , slc|memory_subsystem|hex_data~13, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[11] , slc|memory_subsystem|hex_data[11], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~11 , slc|memory_subsystem|hex_data~11, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[9] , slc|memory_subsystem|hex_data[9], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~12 , slc|memory_subsystem|hex_data~12, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[10] , slc|memory_subsystem|hex_data[10], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~10 , slc|memory_subsystem|hex_data~10, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[8] , slc|memory_subsystem|hex_data[8], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr6~0 , slc|hex_drivers[2]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr5~0 , slc|hex_drivers[2]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr4~0 , slc|hex_drivers[2]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr3~0 , slc|hex_drivers[2]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr2~0 , slc|hex_drivers[2]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr1~0 , slc|hex_drivers[2]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr0~0 , slc|hex_drivers[2]|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~16 , slc|memory_subsystem|hex_data~16, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[14] , slc|memory_subsystem|hex_data[14], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~15 , slc|memory_subsystem|hex_data~15, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[13] , slc|memory_subsystem|hex_data[13], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~17 , slc|memory_subsystem|hex_data~17, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[15] , slc|memory_subsystem|hex_data[15], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~14 , slc|memory_subsystem|hex_data~14, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[12] , slc|memory_subsystem|hex_data[12], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr6~0 , slc|hex_drivers[3]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr5~0 , slc|hex_drivers[3]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr4~0 , slc|hex_drivers[3]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr3~0 , slc|hex_drivers[3]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr2~0 , slc|hex_drivers[3]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr1~0 , slc|hex_drivers[3]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr0~0 , slc|hex_drivers[3]|WideOr0~0, slc3_sramtop, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, slc3_sramtop, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, slc3_sramtop, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, slc3_sramtop, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
