# RISCV-design
Some RISCV cores based on Verilog design, for SQED detection

Now I try to add QED module to the RSICV-CPU and Tinyriscv. However, there are still some bugs. 
