/*
 * Copyright 2022 NXP
 * All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */
#ifndef _APP_H_
#define _APP_H_

/*******************************************************************************
 * Definitions
 ******************************************************************************/
/*${macro:start}*/
#define CONFIG_TABLE                                                    \
    {                                                                   \
        {"DRAM", 0, 1, 0, 1024, 0x40000000 + 64 * 1024, 64 * 1024},     \
            {"TCMU", 0, 1, 0, 1024, 0x20000000 + 32 * 1024, 32 * 1024}, \
        {                                                               \
            "OCRAM", 0, 1, 0, 1024, 0x920000 + 32 * 1024, 32 * 1024     \
        }                                                               \
    }
/*${macro:end}*/

/*******************************************************************************
 * Prototypes
 ******************************************************************************/
/*${prototype:start}*/
void BOARD_InitHardware(void);
/*${prototype:end}*/

#endif /* _APP_H_ */
