

================================================================
== Vivado HLS Report for 'getVoltages'
================================================================
* Date:           Sat Jan 11 14:24:36 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        IP_latest_2020_Enero
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.000|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    3|  5001|    3|  5001|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |    2|  5000|         2|          -|          -| 1 ~ 2500 |    no    |
        +----------+-----+------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     58|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     75|
|Register         |        -|      -|     121|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     121|    133|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_122_p2            |     +    |      0|  0|  34|           3|          27|
    |V_data_V_data_01_status  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2          |    and   |      0|  0|   2|           1|           1|
    |tmp_22_i_fu_113_p2       |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state3          |    or    |      0|  0|   2|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  58|          38|          62|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |V_data_V_data_0_blk_n     |   9|          2|    1|          2|
    |V_data_V_data_1_blk_n     |   9|          2|    1|          2|
    |V_data_V_data_2_blk_n     |   9|          2|    1|          2|
    |V_data_V_data_3_blk_n     |   9|          2|    1|          2|
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |input_V_data_TDATA_blk_n  |   9|          2|    1|          2|
    |p_i_reg_88                |   9|          2|   27|         54|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  75|         16|   33|         68|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   3|   0|    3|          0|
    |i_V_reg_168      |  27|   0|   27|          0|
    |p_i_reg_88       |  27|   0|   27|          0|
    |tmp_4_i_reg_163  |  32|   0|   32|          0|
    |tmp_reg_158      |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 121|   0|  121|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |   getVoltages   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |   getVoltages   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   getVoltages   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   getVoltages   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   getVoltages   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   getVoltages   | return value |
|input_V_data_TDATA      |  in |   64|    axis    |   input_V_data  |    pointer   |
|input_V_data_TVALID     |  in |    1|    axis    |   input_V_data  |    pointer   |
|input_V_data_TREADY     | out |    1|    axis    |   input_V_data  |    pointer   |
|V_SIZE                  |  in |   32|   ap_none  |      V_SIZE     |    scalar    |
|V_data_V_data_0_din     | out |   32|   ap_fifo  | V_data_V_data_0 |    pointer   |
|V_data_V_data_0_full_n  |  in |    1|   ap_fifo  | V_data_V_data_0 |    pointer   |
|V_data_V_data_0_write   | out |    1|   ap_fifo  | V_data_V_data_0 |    pointer   |
|V_data_V_data_1_din     | out |   32|   ap_fifo  | V_data_V_data_1 |    pointer   |
|V_data_V_data_1_full_n  |  in |    1|   ap_fifo  | V_data_V_data_1 |    pointer   |
|V_data_V_data_1_write   | out |    1|   ap_fifo  | V_data_V_data_1 |    pointer   |
|V_data_V_data_2_din     | out |   32|   ap_fifo  | V_data_V_data_2 |    pointer   |
|V_data_V_data_2_full_n  |  in |    1|   ap_fifo  | V_data_V_data_2 |    pointer   |
|V_data_V_data_2_write   | out |    1|   ap_fifo  | V_data_V_data_2 |    pointer   |
|V_data_V_data_3_din     | out |   32|   ap_fifo  | V_data_V_data_3 |    pointer   |
|V_data_V_data_3_full_n  |  in |    1|   ap_fifo  | V_data_V_data_3 |    pointer   |
|V_data_V_data_3_write   | out |    1|   ap_fifo  | V_data_V_data_3 |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_22_i)
3 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%V_SIZE_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %V_SIZE)"   --->   Operation 4 'read' 'V_SIZE_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %input_V_data, [5 x i8]* @p_str918, i32 0, i32 0, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211, [1 x i8]* @p_str211, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211) nounwind"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.preheader.i" [modules/blockControl/blockControl.cpp:17]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_i = phi i27 [ %i_V, %0 ], [ 0, %entry ]"   --->   Operation 11 'phi' 'p_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_i = sext i27 %p_i to i32" [modules/blockControl/blockControl.cpp:17]   --->   Operation 12 'sext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.47ns)   --->   "%tmp_22_i = icmp slt i32 %tmp_i, %V_SIZE_read" [modules/blockControl/blockControl.cpp:17]   --->   Operation 13 'icmp' 'tmp_22_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp_22_i, label %0, label %"getVoltages<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>.exit"" [modules/blockControl/blockControl.cpp:17]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_data = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %input_V_data)"   --->   Operation 15 'read' 'tmp_data' <Predicate = (tmp_22_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %tmp_data to i32" [modules/blockControl/blockControl.cpp:19]   --->   Operation 16 'trunc' 'tmp' <Predicate = (tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_4_i = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_data, i32 32, i32 63)" [modules/blockControl/blockControl.cpp:19]   --->   Operation 17 'partselect' 'tmp_4_i' <Predicate = (tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.40ns)   --->   "%i_V = add i27 4, %p_i" [modules/blockControl/blockControl.cpp:17]   --->   Operation 18 'add' 'i_V' <Predicate = (tmp_22_i)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 19 'ret' <Predicate = (!tmp_22_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str749)" [modules/blockControl/blockControl.cpp:17]   --->   Operation 20 'specregionbegin' 'tmp_i_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 2500, i32 0, [1 x i8]* @p_str345) nounwind" [modules/blockControl/blockControl.cpp:18]   --->   Operation 21 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_0 = bitcast i32 %tmp to float" [modules/blockControl/blockControl.cpp:19]   --->   Operation 22 'bitcast' 'tmp_data_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_1 = bitcast i32 %tmp_4_i to float" [modules/blockControl/blockControl.cpp:19]   --->   Operation 23 'bitcast' 'tmp_data_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_4 = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %input_V_data)"   --->   Operation 24 'read' 'tmp_data_4' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i64 %tmp_data_4 to i32" [modules/blockControl/blockControl.cpp:23]   --->   Operation 25 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_2 = bitcast i32 %tmp_1 to float" [modules/blockControl/blockControl.cpp:23]   --->   Operation 26 'bitcast' 'tmp_data_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_8_i = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_data_4, i32 32, i32 63)" [modules/blockControl/blockControl.cpp:23]   --->   Operation 27 'partselect' 'tmp_8_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_3 = bitcast i32 %tmp_8_i to float" [modules/blockControl/blockControl.cpp:23]   --->   Operation 28 'bitcast' 'tmp_data_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (3.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @V_data_V_data_0, float* @V_data_V_data_1, float* @V_data_V_data_2, float* @V_data_V_data_3, float %tmp_data_0, float %tmp_data_1, float %tmp_data_2, float %tmp_data_3)" [modules/blockControl/blockControl.cpp:27]   --->   Operation 29 'write' <Predicate = true> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str749, i32 %tmp_i_20)" [modules/blockControl/blockControl.cpp:28]   --->   Operation 30 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %.preheader.i" [modules/blockControl/blockControl.cpp:17]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ V_SIZE]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_data_V_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_data_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_data_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_data_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
V_SIZE_read (read             ) [ 0011]
StgValue_5  (specinterface    ) [ 0000]
StgValue_6  (specinterface    ) [ 0000]
StgValue_7  (specinterface    ) [ 0000]
StgValue_8  (specinterface    ) [ 0000]
StgValue_9  (specinterface    ) [ 0000]
StgValue_10 (br               ) [ 0111]
p_i         (phi              ) [ 0010]
tmp_i       (sext             ) [ 0000]
tmp_22_i    (icmp             ) [ 0011]
StgValue_14 (br               ) [ 0000]
tmp_data    (read             ) [ 0000]
tmp         (trunc            ) [ 0001]
tmp_4_i     (partselect       ) [ 0001]
i_V         (add              ) [ 0111]
StgValue_19 (ret              ) [ 0000]
tmp_i_20    (specregionbegin  ) [ 0000]
StgValue_21 (speclooptripcount) [ 0000]
tmp_data_0  (bitcast          ) [ 0000]
tmp_data_1  (bitcast          ) [ 0000]
tmp_data_4  (read             ) [ 0000]
tmp_1       (trunc            ) [ 0000]
tmp_data_2  (bitcast          ) [ 0000]
tmp_8_i     (partselect       ) [ 0000]
tmp_data_3  (bitcast          ) [ 0000]
StgValue_29 (write            ) [ 0000]
empty       (specregionend    ) [ 0000]
StgValue_31 (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="V_SIZE">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_SIZE"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="V_data_V_data_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="V_data_V_data_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="V_data_V_data_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="V_data_V_data_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str918"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str749"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str345"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="V_SIZE_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_SIZE_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data/2 tmp_data_4/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="StgValue_29_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="0" index="3" bw="32" slack="0"/>
<pin id="77" dir="0" index="4" bw="32" slack="0"/>
<pin id="78" dir="0" index="5" bw="32" slack="0"/>
<pin id="79" dir="0" index="6" bw="32" slack="0"/>
<pin id="80" dir="0" index="7" bw="32" slack="0"/>
<pin id="81" dir="0" index="8" bw="32" slack="0"/>
<pin id="82" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_29/3 "/>
</bind>
</comp>

<comp id="88" class="1005" name="p_i_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="27" slack="1"/>
<pin id="90" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="p_i (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_i_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="27" slack="0"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="1" slack="1"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="64" slack="0"/>
<pin id="102" dir="0" index="2" bw="7" slack="0"/>
<pin id="103" dir="0" index="3" bw="7" slack="0"/>
<pin id="104" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_i/2 tmp_8_i/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_i_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="27" slack="0"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_22_i_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="1"/>
<pin id="116" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22_i/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="27" slack="0"/>
<pin id="125" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_data_0_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_data_0/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_data_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_data_1/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_data_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_data_2/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_data_3_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_data_3/3 "/>
</bind>
</comp>

<comp id="150" class="1005" name="V_SIZE_read_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_SIZE_read "/>
</bind>
</comp>

<comp id="158" class="1005" name="tmp_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="163" class="1005" name="tmp_4_i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="168" class="1005" name="i_V_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="27" slack="0"/>
<pin id="170" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="34" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="83"><net_src comp="56" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="66" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="99" pin=3"/></net>

<net id="112"><net_src comp="92" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="66" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="92" pin="4"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="128" pin="1"/><net_sink comp="72" pin=5"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="72" pin=6"/></net>

<net id="139"><net_src comp="66" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="72" pin=7"/></net>

<net id="148"><net_src comp="99" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="72" pin=8"/></net>

<net id="153"><net_src comp="60" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="161"><net_src comp="118" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="166"><net_src comp="99" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="171"><net_src comp="122" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="92" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_V_data | {}
	Port: V_data_V_data_0 | {3 }
	Port: V_data_V_data_1 | {3 }
	Port: V_data_V_data_2 | {3 }
	Port: V_data_V_data_3 | {3 }
 - Input state : 
	Port: getVoltages : input_V_data | {2 3 }
	Port: getVoltages : V_SIZE | {1 }
	Port: getVoltages : V_data_V_data_0 | {}
	Port: getVoltages : V_data_V_data_1 | {}
	Port: getVoltages : V_data_V_data_2 | {}
	Port: getVoltages : V_data_V_data_3 | {}
  - Chain level:
	State 1
	State 2
		tmp_i : 1
		tmp_22_i : 2
		StgValue_14 : 3
		i_V : 1
	State 3
		tmp_data_2 : 1
		tmp_data_3 : 1
		StgValue_29 : 2
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |        i_V_fu_122       |    0    |    34   |
|----------|-------------------------|---------|---------|
|   icmp   |     tmp_22_i_fu_113     |    0    |    18   |
|----------|-------------------------|---------|---------|
|   read   |  V_SIZE_read_read_fu_60 |    0    |    0    |
|          |      grp_read_fu_66     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_29_write_fu_72 |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|        grp_fu_99        |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |       tmp_i_fu_109      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |        tmp_fu_118       |    0    |    0    |
|          |       tmp_1_fu_136      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    52   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|V_SIZE_read_reg_150|   32   |
|    i_V_reg_168    |   27   |
|     p_i_reg_88    |   27   |
|  tmp_4_i_reg_163  |   32   |
|    tmp_reg_158    |   32   |
+-------------------+--------+
|       Total       |   150  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   52   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   150  |    -   |
+-----------+--------+--------+
|   Total   |   150  |   52   |
+-----------+--------+--------+
