
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns max -26.56

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns max -0.10

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.10

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.30 source latency core/ibuf.buf__data[11]$_DFFE_PP_/CK ^
  -0.37 target latency frontend/fq._T_2_3_data[11]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
  -0.07 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dcache/_T_945[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dcache/data.data_arrays_0.data_arrays_0_ext.mem
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   51.51    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.02    0.01    0.01 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    2.04    0.01    0.03    0.04 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clock_regs (net)
                  0.01    0.00    0.04 ^ clkbuf_0_clock_regs/A (CLKBUF_X3)
     4   58.22    0.04    0.07    0.11 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_0_clock_regs (net)
                  0.04    0.00    0.12 ^ clkbuf_2_0_0_clock_regs/A (CLKBUF_X3)
    16   89.29    0.07    0.11    0.23 ^ clkbuf_2_0_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clock_regs (net)
                  0.07    0.01    0.23 ^ clkbuf_6_0_0_clock_regs/A (CLKBUF_X3)
    13   31.61    0.03    0.07    0.31 ^ clkbuf_6_0_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_6_0_0_clock_regs (net)
                  0.03    0.00    0.31 ^ dcache/_T_945[3]$_DFFE_PP_/CK (DFF_X1)
     2    3.65    0.01    0.09    0.40 v dcache/_T_945[3]$_DFFE_PP_/Q (DFF_X1)
                                         dcache/_T_945[3] (net)
                  0.01    0.00    0.40 v dcache/_5732_/B (MUX2_X2)
     1    7.84    0.01    0.05    0.45 v dcache/_5732_/Z (MUX2_X2)
                                         dcache/_T_983[3] (net)
                  0.02    0.00    0.45 v dcache/data.data_arrays_0.data_arrays_0_ext.mem/wd_in[3] (fakeram45_64x32)
                                  0.45   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   51.51    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clock/A (CLKBUF_X3)
     1    1.98    0.01    0.03    0.04 ^ clkbuf_0_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    0.04 ^ delaybuf_0_core_clock/A (CLKBUF_X3)
     1    1.53    0.01    0.03    0.07 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    0.07 ^ delaybuf_1_core_clock/A (CLKBUF_X3)
     1    1.80    0.01    0.03    0.09 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         delaynet_2_core_clock (net)
                  0.01    0.00    0.09 ^ delaybuf_2_core_clock/A (CLKBUF_X3)
     1    2.06    0.01    0.03    0.12 ^ delaybuf_2_core_clock/Z (CLKBUF_X3)
                                         delaynet_3_core_clock (net)
                  0.01    0.00    0.12 ^ delaybuf_3_core_clock/A (CLKBUF_X3)
     1    1.58    0.01    0.03    0.14 ^ delaybuf_3_core_clock/Z (CLKBUF_X3)
                                         delaynet_4_core_clock (net)
                  0.01    0.00    0.14 ^ delaybuf_4_core_clock/A (CLKBUF_X3)
     1    1.96    0.01    0.03    0.17 ^ delaybuf_4_core_clock/Z (CLKBUF_X3)
                                         delaynet_5_core_clock (net)
                  0.01    0.00    0.17 ^ delaybuf_5_core_clock/A (CLKBUF_X3)
     1    1.81    0.01    0.03    0.20 ^ delaybuf_5_core_clock/Z (CLKBUF_X3)
                                         delaynet_6_core_clock (net)
                  0.01    0.00    0.20 ^ delaybuf_6_core_clock/A (CLKBUF_X3)
     2   27.22    0.02    0.05    0.24 ^ delaybuf_6_core_clock/Z (CLKBUF_X3)
                                         clknet_0_clock (net)
                  0.02    0.00    0.25 ^ clkbuf_1_0__f_clock/A (CLKBUF_X3)
     1   45.50    0.03    0.06    0.31 ^ clkbuf_1_0__f_clock/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clock (net)
                  0.06    0.02    0.32 ^ dcache/data.data_arrays_0.data_arrays_0_ext.mem/clk (fakeram45_64x32)
                          0.00    0.32   clock reconvergence pessimism
                          0.05    0.37   library hold time
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core/div/remainder[2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: core/div/remainder[65]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   51.51    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.02    0.01    0.01 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    2.04    0.01    0.03    0.04 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clock_regs (net)
                  0.01    0.00    0.04 ^ clkbuf_0_clock_regs/A (CLKBUF_X3)
     4   58.22    0.04    0.07    0.11 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_0_clock_regs (net)
                  0.05    0.01    0.12 ^ clkbuf_2_1_0_clock_regs/A (CLKBUF_X3)
    16   94.21    0.07    0.11    0.23 ^ clkbuf_2_1_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_2_1_0_clock_regs (net)
                  0.07    0.01    0.24 ^ clkbuf_6_16_0_clock_regs/A (CLKBUF_X3)
     9   29.74    0.03    0.07    0.31 ^ clkbuf_6_16_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_6_16_0_clock_regs (net)
                  0.03    0.00    0.31 ^ clkbuf_leaf_652_clock_regs/A (CLKBUF_X3)
     7    9.73    0.01    0.04    0.35 ^ clkbuf_leaf_652_clock_regs/Z (CLKBUF_X3)
                                         clknet_leaf_652_clock_regs (net)
                  0.01    0.00    0.35 ^ core/div/remainder[2]$_DFFE_PP_/CK (DFF_X1)
     4   11.31    0.03    0.11    0.46 ^ core/div/remainder[2]$_DFFE_PP_/Q (DFF_X1)
                                         core/div/_GEN_35[2] (net)
                  0.03    0.00    0.46 ^ rebuffer3/A (BUF_X4)
     5   16.62    0.01    0.03    0.50 ^ rebuffer3/Z (BUF_X4)
                                         net382 (net)
                  0.01    0.00    0.50 ^ place8996/A (BUF_X8)
     3   11.16    0.01    0.02    0.52 ^ place8996/Z (BUF_X8)
                                         net8996 (net)
                  0.01    0.00    0.52 ^ core/div/_3267_/A1 (NAND2_X1)
     1    2.89    0.01    0.01    0.53 v core/div/_3267_/ZN (NAND2_X1)
                                         core/div/_1751_[0] (net)
                  0.01    0.00    0.53 v core/div/_4816_/CI (FA_X1)
     1    2.24    0.01    0.11    0.64 ^ core/div/_4816_/S (FA_X1)
                                         core/div/_1753_[0] (net)
                  0.01    0.00    0.64 ^ core/div/_3346_/A (INV_X1)
     1    3.76    0.01    0.01    0.66 v core/div/_3346_/ZN (INV_X1)
                                         core/div/_1773_[0] (net)
                  0.01    0.00    0.66 v core/div/_4822_/A (FA_X1)
     1    4.17    0.02    0.12    0.77 ^ core/div/_4822_/S (FA_X1)
                                         core/div/_1776_[0] (net)
                  0.02    0.00    0.77 ^ core/div/_4829_/B (FA_X1)
     1    3.23    0.02    0.10    0.87 v core/div/_4829_/S (FA_X1)
                                         core/div/_1805_[0] (net)
                  0.02    0.00    0.87 v core/div/_4836_/CI (FA_X1)
     1    2.38    0.01    0.11    0.98 ^ core/div/_4836_/S (FA_X1)
                                         core/div/_1835_[0] (net)
                  0.01    0.00    0.98 ^ core/div/_3277_/A (INV_X1)
     1    3.15    0.01    0.01    0.99 v core/div/_3277_/ZN (INV_X1)
                                         core/div/_1862_[0] (net)
                  0.01    0.00    0.99 v core/div/_4843_/CI (FA_X1)
     1    3.57    0.01    0.11    1.11 ^ core/div/_4843_/S (FA_X1)
                                         core/div/_1864_[0] (net)
                  0.01    0.00    1.11 ^ core/div/_3503_/A (INV_X2)
     1    3.78    0.01    0.01    1.12 v core/div/_3503_/ZN (INV_X2)
                                         core/div/_2630_[0] (net)
                  0.01    0.00    1.12 v core/div/_5045_/B (HA_X1)
     3    6.81    0.02    0.06    1.18 v core/div/_5045_/S (HA_X1)
                                         core/div/_2633_[0] (net)
                  0.02    0.00    1.18 v core/div/_4450_/A (INV_X1)
     1    3.69    0.01    0.02    1.20 ^ core/div/_4450_/ZN (INV_X1)
                                         core/div/_1020_ (net)
                  0.01    0.00    1.20 ^ core/div/_4451_/B2 (OAI21_X2)
     2    6.10    0.01    0.02    1.22 v core/div/_4451_/ZN (OAI21_X2)
                                         core/div/_1021_ (net)
                  0.01    0.00    1.22 v core/div/_4454_/A (AOI221_X2)
     1    8.07    0.06    0.09    1.31 ^ core/div/_4454_/ZN (AOI221_X2)
                                         core/div/_1024_ (net)
                  0.06    0.00    1.31 ^ core/div/_4458_/A1 (NAND3_X4)
     2    9.76    0.02    0.03    1.34 v core/div/_4458_/ZN (NAND3_X4)
                                         core/div/_1028_ (net)
                  0.02    0.00    1.35 v core/div/_4595_/A2 (AND2_X4)
     1    7.16    0.01    0.04    1.38 v core/div/_4595_/ZN (AND2_X4)
                                         core/div/_1155_ (net)
                  0.01    0.00    1.38 v core/div/_4596_/B2 (OAI21_X4)
     2    7.33    0.02    0.03    1.41 ^ core/div/_4596_/ZN (OAI21_X4)
                                         core/div/_1156_ (net)
                  0.02    0.00    1.41 ^ core/div/_4668_/B1 (OAI221_X2)
     2    5.80    0.02    0.03    1.45 v core/div/_4668_/ZN (OAI221_X2)
                                         core/div/_1224_ (net)
                  0.02    0.00    1.45 v core/div/_4697_/B1 (AOI22_X2)
     1    2.15    0.02    0.04    1.49 ^ core/div/_4697_/ZN (AOI22_X2)
                                         core/div/_1251_ (net)
                  0.02    0.00    1.49 ^ core/div/_4698_/S (MUX2_X1)
     1    1.81    0.01    0.06    1.55 v core/div/_4698_/Z (MUX2_X1)
                                         core/div/_1252_ (net)
                  0.01    0.00    1.55 v core/div/_4701_/A (OAI221_X1)
     1    1.48    0.04    0.02    1.57 ^ core/div/_4701_/ZN (OAI221_X1)
                                         core/div/_0112_ (net)
                  0.04    0.00    1.57 ^ core/div/remainder[65]$_SDFFE_PP0P_/D (DFF_X1)
                                  1.57   data arrival time

                          1.20    1.20   clock core_clock (rise edge)
                          0.00    1.20   clock source latency
     2   51.51    0.00    0.00    1.20 ^ clock (in)
                                         clock (net)
                  0.02    0.01    1.21 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    2.04    0.01    0.03    1.24 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clock_regs (net)
                  0.01    0.00    1.24 ^ clkbuf_0_clock_regs/A (CLKBUF_X3)
     4   58.22    0.04    0.07    1.31 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_0_clock_regs (net)
                  0.04    0.00    1.32 ^ clkbuf_2_0_0_clock_regs/A (CLKBUF_X3)
    16   89.29    0.07    0.11    1.43 ^ clkbuf_2_0_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clock_regs (net)
                  0.07    0.01    1.43 ^ clkbuf_6_4_0_clock_regs/A (CLKBUF_X3)
     9   32.90    0.03    0.07    1.51 ^ clkbuf_6_4_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_6_4_0_clock_regs (net)
                  0.03    0.00    1.51 ^ core/div/remainder[65]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    1.51   clock reconvergence pessimism
                         -0.04    1.47   library setup time
                                  1.47   data required time
-----------------------------------------------------------------------------
                                  1.47   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core/div/remainder[2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: core/div/remainder[65]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   51.51    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                  0.02    0.01    0.01 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    2.04    0.01    0.03    0.04 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clock_regs (net)
                  0.01    0.00    0.04 ^ clkbuf_0_clock_regs/A (CLKBUF_X3)
     4   58.22    0.04    0.07    0.11 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_0_clock_regs (net)
                  0.05    0.01    0.12 ^ clkbuf_2_1_0_clock_regs/A (CLKBUF_X3)
    16   94.21    0.07    0.11    0.23 ^ clkbuf_2_1_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_2_1_0_clock_regs (net)
                  0.07    0.01    0.24 ^ clkbuf_6_16_0_clock_regs/A (CLKBUF_X3)
     9   29.74    0.03    0.07    0.31 ^ clkbuf_6_16_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_6_16_0_clock_regs (net)
                  0.03    0.00    0.31 ^ clkbuf_leaf_652_clock_regs/A (CLKBUF_X3)
     7    9.73    0.01    0.04    0.35 ^ clkbuf_leaf_652_clock_regs/Z (CLKBUF_X3)
                                         clknet_leaf_652_clock_regs (net)
                  0.01    0.00    0.35 ^ core/div/remainder[2]$_DFFE_PP_/CK (DFF_X1)
     4   11.31    0.03    0.11    0.46 ^ core/div/remainder[2]$_DFFE_PP_/Q (DFF_X1)
                                         core/div/_GEN_35[2] (net)
                  0.03    0.00    0.46 ^ rebuffer3/A (BUF_X4)
     5   16.62    0.01    0.03    0.50 ^ rebuffer3/Z (BUF_X4)
                                         net382 (net)
                  0.01    0.00    0.50 ^ place8996/A (BUF_X8)
     3   11.16    0.01    0.02    0.52 ^ place8996/Z (BUF_X8)
                                         net8996 (net)
                  0.01    0.00    0.52 ^ core/div/_3267_/A1 (NAND2_X1)
     1    2.89    0.01    0.01    0.53 v core/div/_3267_/ZN (NAND2_X1)
                                         core/div/_1751_[0] (net)
                  0.01    0.00    0.53 v core/div/_4816_/CI (FA_X1)
     1    2.24    0.01    0.11    0.64 ^ core/div/_4816_/S (FA_X1)
                                         core/div/_1753_[0] (net)
                  0.01    0.00    0.64 ^ core/div/_3346_/A (INV_X1)
     1    3.76    0.01    0.01    0.66 v core/div/_3346_/ZN (INV_X1)
                                         core/div/_1773_[0] (net)
                  0.01    0.00    0.66 v core/div/_4822_/A (FA_X1)
     1    4.17    0.02    0.12    0.77 ^ core/div/_4822_/S (FA_X1)
                                         core/div/_1776_[0] (net)
                  0.02    0.00    0.77 ^ core/div/_4829_/B (FA_X1)
     1    3.23    0.02    0.10    0.87 v core/div/_4829_/S (FA_X1)
                                         core/div/_1805_[0] (net)
                  0.02    0.00    0.87 v core/div/_4836_/CI (FA_X1)
     1    2.38    0.01    0.11    0.98 ^ core/div/_4836_/S (FA_X1)
                                         core/div/_1835_[0] (net)
                  0.01    0.00    0.98 ^ core/div/_3277_/A (INV_X1)
     1    3.15    0.01    0.01    0.99 v core/div/_3277_/ZN (INV_X1)
                                         core/div/_1862_[0] (net)
                  0.01    0.00    0.99 v core/div/_4843_/CI (FA_X1)
     1    3.57    0.01    0.11    1.11 ^ core/div/_4843_/S (FA_X1)
                                         core/div/_1864_[0] (net)
                  0.01    0.00    1.11 ^ core/div/_3503_/A (INV_X2)
     1    3.78    0.01    0.01    1.12 v core/div/_3503_/ZN (INV_X2)
                                         core/div/_2630_[0] (net)
                  0.01    0.00    1.12 v core/div/_5045_/B (HA_X1)
     3    6.81    0.02    0.06    1.18 v core/div/_5045_/S (HA_X1)
                                         core/div/_2633_[0] (net)
                  0.02    0.00    1.18 v core/div/_4450_/A (INV_X1)
     1    3.69    0.01    0.02    1.20 ^ core/div/_4450_/ZN (INV_X1)
                                         core/div/_1020_ (net)
                  0.01    0.00    1.20 ^ core/div/_4451_/B2 (OAI21_X2)
     2    6.10    0.01    0.02    1.22 v core/div/_4451_/ZN (OAI21_X2)
                                         core/div/_1021_ (net)
                  0.01    0.00    1.22 v core/div/_4454_/A (AOI221_X2)
     1    8.07    0.06    0.09    1.31 ^ core/div/_4454_/ZN (AOI221_X2)
                                         core/div/_1024_ (net)
                  0.06    0.00    1.31 ^ core/div/_4458_/A1 (NAND3_X4)
     2    9.76    0.02    0.03    1.34 v core/div/_4458_/ZN (NAND3_X4)
                                         core/div/_1028_ (net)
                  0.02    0.00    1.35 v core/div/_4595_/A2 (AND2_X4)
     1    7.16    0.01    0.04    1.38 v core/div/_4595_/ZN (AND2_X4)
                                         core/div/_1155_ (net)
                  0.01    0.00    1.38 v core/div/_4596_/B2 (OAI21_X4)
     2    7.33    0.02    0.03    1.41 ^ core/div/_4596_/ZN (OAI21_X4)
                                         core/div/_1156_ (net)
                  0.02    0.00    1.41 ^ core/div/_4668_/B1 (OAI221_X2)
     2    5.80    0.02    0.03    1.45 v core/div/_4668_/ZN (OAI221_X2)
                                         core/div/_1224_ (net)
                  0.02    0.00    1.45 v core/div/_4697_/B1 (AOI22_X2)
     1    2.15    0.02    0.04    1.49 ^ core/div/_4697_/ZN (AOI22_X2)
                                         core/div/_1251_ (net)
                  0.02    0.00    1.49 ^ core/div/_4698_/S (MUX2_X1)
     1    1.81    0.01    0.06    1.55 v core/div/_4698_/Z (MUX2_X1)
                                         core/div/_1252_ (net)
                  0.01    0.00    1.55 v core/div/_4701_/A (OAI221_X1)
     1    1.48    0.04    0.02    1.57 ^ core/div/_4701_/ZN (OAI221_X1)
                                         core/div/_0112_ (net)
                  0.04    0.00    1.57 ^ core/div/remainder[65]$_SDFFE_PP0P_/D (DFF_X1)
                                  1.57   data arrival time

                          1.20    1.20   clock core_clock (rise edge)
                          0.00    1.20   clock source latency
     2   51.51    0.00    0.00    1.20 ^ clock (in)
                                         clock (net)
                  0.02    0.01    1.21 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    2.04    0.01    0.03    1.24 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clock_regs (net)
                  0.01    0.00    1.24 ^ clkbuf_0_clock_regs/A (CLKBUF_X3)
     4   58.22    0.04    0.07    1.31 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_0_clock_regs (net)
                  0.04    0.00    1.32 ^ clkbuf_2_0_0_clock_regs/A (CLKBUF_X3)
    16   89.29    0.07    0.11    1.43 ^ clkbuf_2_0_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clock_regs (net)
                  0.07    0.01    1.43 ^ clkbuf_6_4_0_clock_regs/A (CLKBUF_X3)
     9   32.90    0.03    0.07    1.51 ^ clkbuf_6_4_0_clock_regs/Z (CLKBUF_X3)
                                         clknet_6_4_0_clock_regs (net)
                  0.03    0.00    1.51 ^ core/div/remainder[65]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    1.51   clock reconvergence pessimism
                         -0.04    1.47   library setup time
                                  1.47   data required time
-----------------------------------------------------------------------------
                                  1.47   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.07323209941387177

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3689

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.5780313611030579

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0503

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 434

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: core/div/remainder[2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: core/div/remainder[65]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.04    0.04 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.07    0.11 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
   0.12    0.23 ^ clkbuf_2_1_0_clock_regs/Z (CLKBUF_X3)
   0.08    0.31 ^ clkbuf_6_16_0_clock_regs/Z (CLKBUF_X3)
   0.04    0.35 ^ clkbuf_leaf_652_clock_regs/Z (CLKBUF_X3)
   0.00    0.35 ^ core/div/remainder[2]$_DFFE_PP_/CK (DFF_X1)
   0.11    0.46 ^ core/div/remainder[2]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.50 ^ rebuffer3/Z (BUF_X4)
   0.02    0.52 ^ place8996/Z (BUF_X8)
   0.01    0.53 v core/div/_3267_/ZN (NAND2_X1)
   0.11    0.64 ^ core/div/_4816_/S (FA_X1)
   0.01    0.66 v core/div/_3346_/ZN (INV_X1)
   0.12    0.77 ^ core/div/_4822_/S (FA_X1)
   0.10    0.87 v core/div/_4829_/S (FA_X1)
   0.11    0.98 ^ core/div/_4836_/S (FA_X1)
   0.01    0.99 v core/div/_3277_/ZN (INV_X1)
   0.11    1.11 ^ core/div/_4843_/S (FA_X1)
   0.01    1.12 v core/div/_3503_/ZN (INV_X2)
   0.06    1.18 v core/div/_5045_/S (HA_X1)
   0.02    1.20 ^ core/div/_4450_/ZN (INV_X1)
   0.02    1.22 v core/div/_4451_/ZN (OAI21_X2)
   0.09    1.31 ^ core/div/_4454_/ZN (AOI221_X2)
   0.03    1.34 v core/div/_4458_/ZN (NAND3_X4)
   0.04    1.38 v core/div/_4595_/ZN (AND2_X4)
   0.03    1.41 ^ core/div/_4596_/ZN (OAI21_X4)
   0.04    1.45 v core/div/_4668_/ZN (OAI221_X2)
   0.04    1.49 ^ core/div/_4697_/ZN (AOI22_X2)
   0.06    1.55 v core/div/_4698_/Z (MUX2_X1)
   0.02    1.57 ^ core/div/_4701_/ZN (OAI221_X1)
   0.00    1.57 ^ core/div/remainder[65]$_SDFFE_PP0P_/D (DFF_X1)
           1.57   data arrival time

   1.20    1.20   clock core_clock (rise edge)
   0.00    1.20   clock source latency
   0.00    1.20 ^ clock (in)
   0.04    1.24 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.07    1.31 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
   0.11    1.43 ^ clkbuf_2_0_0_clock_regs/Z (CLKBUF_X3)
   0.08    1.51 ^ clkbuf_6_4_0_clock_regs/Z (CLKBUF_X3)
   0.00    1.51 ^ core/div/remainder[65]$_SDFFE_PP0P_/CK (DFF_X1)
   0.00    1.51   clock reconvergence pessimism
  -0.04    1.47   library setup time
           1.47   data required time
---------------------------------------------------------
           1.47   data required time
          -1.57   data arrival time
---------------------------------------------------------
          -0.10   slack (VIOLATED)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dcache/_T_945[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dcache/data.data_arrays_0.data_arrays_0_ext.mem
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.04    0.04 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.07    0.11 ^ clkbuf_0_clock_regs/Z (CLKBUF_X3)
   0.11    0.23 ^ clkbuf_2_0_0_clock_regs/Z (CLKBUF_X3)
   0.08    0.31 ^ clkbuf_6_0_0_clock_regs/Z (CLKBUF_X3)
   0.00    0.31 ^ dcache/_T_945[3]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.40 v dcache/_T_945[3]$_DFFE_PP_/Q (DFF_X1)
   0.05    0.45 v dcache/_5732_/Z (MUX2_X2)
   0.00    0.45 v dcache/data.data_arrays_0.data_arrays_0_ext.mem/wd_in[3] (fakeram45_64x32)
           0.45   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock (in)
   0.04    0.04 ^ clkbuf_0_clock/Z (CLKBUF_X3)
   0.03    0.07 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
   0.03    0.09 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
   0.03    0.12 ^ delaybuf_2_core_clock/Z (CLKBUF_X3)
   0.03    0.14 ^ delaybuf_3_core_clock/Z (CLKBUF_X3)
   0.03    0.17 ^ delaybuf_4_core_clock/Z (CLKBUF_X3)
   0.03    0.20 ^ delaybuf_5_core_clock/Z (CLKBUF_X3)
   0.05    0.24 ^ delaybuf_6_core_clock/Z (CLKBUF_X3)
   0.06    0.31 ^ clkbuf_1_0__f_clock/Z (CLKBUF_X3)
   0.02    0.32 ^ dcache/data.data_arrays_0.data_arrays_0_ext.mem/clk (fakeram45_64x32)
   0.00    0.32   clock reconvergence pessimism
   0.05    0.37   library hold time
           0.37   data required time
---------------------------------------------------------
           0.37   data required time
          -0.45   data arrival time
---------------------------------------------------------
           0.07   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1.5743

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-0.1016

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-6.453662

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.07e-02   4.56e-03   3.10e-04   3.56e-02  30.0%
Combinational          2.77e-02   3.17e-02   8.53e-04   6.03e-02  50.8%
Clock                  8.73e-03   1.03e-02   4.20e-05   1.90e-02  16.0%
Macro                  3.69e-03   0.00e+00   1.63e-04   3.85e-03   3.2%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.08e-02   4.65e-02   1.37e-03   1.19e-01 100.0%
                          59.7%      39.2%       1.2%
