// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN:   -target-feature +zvfbfmin \
// RUN:   -target-feature +zvfbfwma -disable-O0-optnone \
// RUN:   -emit-llvm %s -o - | opt -S -passes=mem2reg | \
// RUN:   FileCheck --check-prefix=CHECK-RV64 %s

#include <riscv_vector.h>

vbfloat16mf4_t test_vslideup_vx_bf16mf4(vbfloat16mf4_t vd, vbfloat16mf4_t vs2,
                                        size_t rs1, size_t vl) {
  return __riscv_vslideup_vx_bf16mf4(vd, vs2, rs1, vl);
}

vbfloat16mf2_t test_vslideup_vx_bf16mf2(vbfloat16mf2_t vd, vbfloat16mf2_t vs2,
                                        size_t rs1, size_t vl) {
  return __riscv_vslideup_vx_bf16mf2(vd, vs2, rs1, vl);
}

vbfloat16m1_t test_vslideup_vx_bf16m1(vbfloat16m1_t vd, vbfloat16m1_t vs2,
                                      size_t rs1, size_t vl) {
  return __riscv_vslideup_vx_bf16m1(vd, vs2, rs1, vl);
}

vbfloat16m2_t test_vslideup_vx_bf16m2(vbfloat16m2_t vd, vbfloat16m2_t vs2,
                                      size_t rs1, size_t vl) {
  return __riscv_vslideup_vx_bf16m2(vd, vs2, rs1, vl);
}

vbfloat16m4_t test_vslideup_vx_bf16m4(vbfloat16m4_t vd, vbfloat16m4_t vs2,
                                      size_t rs1, size_t vl) {
  return __riscv_vslideup_vx_bf16m4(vd, vs2, rs1, vl);
}

vbfloat16m8_t test_vslideup_vx_bf16m8(vbfloat16m8_t vd, vbfloat16m8_t vs2,
                                      size_t rs1, size_t vl) {
  return __riscv_vslideup_vx_bf16m8(vd, vs2, rs1, vl);
}

vbfloat16mf4_t test_vslideup_vx_bf16mf4_m(vbool64_t vm, vbfloat16mf4_t vd,
                                          vbfloat16mf4_t vs2, size_t rs1,
                                          size_t vl) {
  return __riscv_vslideup_vx_bf16mf4_m(vm, vd, vs2, rs1, vl);
}

vbfloat16mf2_t test_vslideup_vx_bf16mf2_m(vbool32_t vm, vbfloat16mf2_t vd,
                                          vbfloat16mf2_t vs2, size_t rs1,
                                          size_t vl) {
  return __riscv_vslideup_vx_bf16mf2_m(vm, vd, vs2, rs1, vl);
}

vbfloat16m1_t test_vslideup_vx_bf16m1_m(vbool16_t vm, vbfloat16m1_t vd,
                                        vbfloat16m1_t vs2, size_t rs1,
                                        size_t vl) {
  return __riscv_vslideup_vx_bf16m1_m(vm, vd, vs2, rs1, vl);
}

vbfloat16m2_t test_vslideup_vx_bf16m2_m(vbool8_t vm, vbfloat16m2_t vd,
                                        vbfloat16m2_t vs2, size_t rs1,
                                        size_t vl) {
  return __riscv_vslideup_vx_bf16m2_m(vm, vd, vs2, rs1, vl);
}

vbfloat16m4_t test_vslideup_vx_bf16m4_m(vbool4_t vm, vbfloat16m4_t vd,
                                        vbfloat16m4_t vs2, size_t rs1,
                                        size_t vl) {
  return __riscv_vslideup_vx_bf16m4_m(vm, vd, vs2, rs1, vl);
}

vbfloat16m8_t test_vslideup_vx_bf16m8_m(vbool2_t vm, vbfloat16m8_t vd,
                                        vbfloat16m8_t vs2, size_t rs1,
                                        size_t vl) {
  return __riscv_vslideup_vx_bf16m8_m(vm, vd, vs2, rs1, vl);
}
