verilog xil_defaultlib --include "../../../../project_123.gen/sources_1/bd/design_uart/ipshared/ec67/hdl" --include "../../../../project_123.gen/sources_1/bd/design_uart/ipshared/7698" \
"../../../bd/design_uart/ip/design_uart_lmb_bram_1/sim/design_uart_lmb_bram_1.v" \
"../../../bd/design_uart/ip/design_uart_xbar_1/sim/design_uart_xbar_1.v" \
"../../../bd/design_uart/ip/design_uart_microblaze_0_xlconcat_1/sim/design_uart_microblaze_0_xlconcat_1.v" \
"../../../bd/design_uart/ip/design_uart_clk_wiz_1_1/design_uart_clk_wiz_1_1_clk_wiz.v" \
"../../../bd/design_uart/ip/design_uart_clk_wiz_1_1/design_uart_clk_wiz_1_1.v" \
"../../../bd/design_uart/sim/design_uart.v" \

verilog xil_defaultlib "glbl.v"

nosort
