/*
 * SPDX-FileCopyrightText: Copyright (c) 2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include "src/engine.h"
// Include the appropriate headers based on which DAQIRI_ENGINE types are defined
#if DAQIRI_ENGINE_DPDK
#include "src/engines/dpdk/daqiri_dpdk_engine.h"
#endif
#if DAQIRI_ENGINE_SOCKET
#include "src/engines/socket/daqiri_socket_engine.h"
#endif
#if DAQIRI_ENGINE_RDMA
#include "src/engines/rdma/daqiri_rdma_engine.h"
#endif
#if DAQIRI_ENGINE_IBVERBS
#include "src/engines/ibverbs/daqiri_ibverbs_engine.h"
#endif
#if DAQIRI_ENGINE_GPUNETIO
#include "src/engines/gpunetio/daqiri_gpunetio_engine.h"
#endif

#include <algorithm>
#include <arpa/inet.h>
#include <cerrno>
#include <chrono>
#include <cstdlib>
#include <cstring>
#include <cuda.h>
#include <dirent.h>
#include <exception>
#include <fstream>
#include <limits>
#include <random>
#include <regex>
#include <sstream>
#include <string>
#include <sys/mman.h>
#include <sys/types.h>
#include <unistd.h>

#include <daqiri/logging.hpp>

#if DAQIRI_HAVE_NUMA
#include <numa.h>
#include <numaif.h>
#endif

namespace daqiri {

// Initialize static members
std::unique_ptr<Engine> EngineFactory::EngineInstance_ = nullptr;  // Initialize static members
EngineType EngineFactory::EngineType_ = EngineType::UNKNOWN;

extern void initialize_engine(Engine* _engine);

namespace {

constexpr size_t kTunnelMaxFrameSize = 9100;
constexpr size_t kMaxFlowActions = 7;

bool is_mac_address(const std::string& address) {
  static const std::regex mac_regex(
      "^([0-9A-Fa-f]{2}:){5}[0-9A-Fa-f]{2}$", std::regex::ECMAScript);
  return std::regex_match(address, mac_regex);
}

bool is_ipv4_address(const std::string& address) {
  struct in_addr addr {};
  return !address.empty() && inet_pton(AF_INET, address.c_str(), &addr) == 1;
}

SocketProtocol protocol_from_endpoint_addr(const std::string& addr) {
  const auto scheme_end = addr.find("://");
  if (scheme_end == std::string::npos) { return SocketProtocol::INVALID; }
  const auto scheme = addr.substr(0, scheme_end);
  if (scheme == DAQIRI_SOCKET_PROTOCOL_STR__TCP) { return SocketProtocol::TCP; }
  if (scheme == DAQIRI_SOCKET_PROTOCOL_STR__UDP) { return SocketProtocol::UDP; }
  if (scheme == DAQIRI_ENGINE_STR__RDMA || scheme == DAQIRI_SOCKET_PROTOCOL_STR__ROCE) {
    return SocketProtocol::ROCE;
  }
  return SocketProtocol::INVALID;
}

bool validate_tunnel_action_config(const FlowAction& action, const std::string& flow_name) {
  if (action.type_ != FlowType::TUNNEL_ENCAP && action.type_ != FlowType::TUNNEL_DECAP) {
    return true;
  }
  const auto& tunnel = action.tunnel_;
  if (tunnel.type_ == TunnelType::NONE) {
    DAQIRI_LOG_ERROR("Flow '{}' tunnel action is missing tunnel type", flow_name);
    return false;
  }
  if (!is_mac_address(tunnel.outer_eth_src_) || !is_mac_address(tunnel.outer_eth_dst_)) {
    DAQIRI_LOG_ERROR("Flow '{}' tunnel action requires valid outer_eth_src/outer_eth_dst",
                     flow_name);
    return false;
  }
  if (!is_ipv4_address(tunnel.outer_ipv4_src_) || !is_ipv4_address(tunnel.outer_ipv4_dst_)) {
    DAQIRI_LOG_ERROR("Flow '{}' tunnel action requires valid IPv4 outer addresses", flow_name);
    return false;
  }
  switch (tunnel.type_) {
    case TunnelType::VXLAN:
      if (tunnel.vni_ > 0x00ffffffu) {
        DAQIRI_LOG_ERROR("Flow '{}' VXLAN vni {} is outside [0, 0xffffff]", flow_name,
                         tunnel.vni_);
        return false;
      }
      if (tunnel.outer_udp_dst_ == 0) {
        DAQIRI_LOG_ERROR("Flow '{}' VXLAN outer_udp_dst must be non-zero", flow_name);
        return false;
      }
      break;
    case TunnelType::GRE:
      if (tunnel.gre_protocol_ == 0) {
        DAQIRI_LOG_ERROR("Flow '{}' GRE gre_protocol must be non-zero", flow_name);
        return false;
      }
      break;
    case TunnelType::NVGRE:
      if (tunnel.tni_ > 0x00ffffffu) {
        DAQIRI_LOG_ERROR("Flow '{}' NVGRE tni {} is outside [0, 0xffffff]", flow_name,
                         tunnel.tni_);
        return false;
      }
      break;
    case TunnelType::NONE:
      break;
  }
  return true;
}

bool validate_flow_action_config(const FlowAction& action, const std::string& flow_name) {
  if (action.type_ == FlowType::VLAN_PUSH) {
    if (action.vlan_.vlan_id_ > 4095) {
      DAQIRI_LOG_ERROR("Flow '{}' vlan_id {} is outside [0, 4095]", flow_name,
                       action.vlan_.vlan_id_);
      return false;
    }
    if (action.vlan_.pcp_ > 7 || action.vlan_.dei_ > 1) {
      DAQIRI_LOG_ERROR("Flow '{}' VLAN pcp/dei values must be in ranges [0, 7]/[0, 1]",
                       flow_name);
      return false;
    }
    if (action.vlan_.ethertype_ == 0) {
      DAQIRI_LOG_ERROR("Flow '{}' VLAN ethertype must be non-zero", flow_name);
      return false;
    }
  }
  return validate_tunnel_action_config(action, flow_name);
}

}  // namespace

bool Engine::select_cuda_device(int ordinal, const std::string& operation) {
  const cudaError_t result = cudaSetDevice(ordinal);
  if (result == cudaSuccess) {
    return true;
  }
  DAQIRI_LOG_CRITICAL("Could not select CUDA device {} before {}: {}", ordinal, operation,
                      cudaGetErrorString(result));
  return false;
}

Engine::CudaDeviceInfo Engine::get_cuda_device_info(int ordinal) {
  CudaDeviceInfo info;
  info.ordinal = ordinal;
  cudaDeviceProp properties{};
  if (cudaGetDeviceProperties(&properties, ordinal) != cudaSuccess) {
    return info;
  }
  info.name = properties.name;
  info.classification =
      properties.integrated != 0 ? CudaDeviceClass::INTEGRATED : CudaDeviceClass::DISCRETE;
  return info;
}

bool Engine::get_cuda_dmabuf_support(int ordinal, bool* supported) {
  CUdevice device;
  const CUresult device_result = cuDeviceGet(&device, ordinal);
  int value = 0;
  const CUresult attribute_result =
      device_result == CUDA_SUCCESS
          ? cuDeviceGetAttribute(&value, CU_DEVICE_ATTRIBUTE_DMA_BUF_SUPPORTED, device)
          : device_result;
  if (attribute_result != CUDA_SUCCESS) {
    const char* error_string = nullptr;
    cuGetErrorString(attribute_result, &error_string);
    DAQIRI_LOG_CRITICAL("Failed to query DMA-BUF support for CUDA device {}: {}", ordinal,
                        error_string != nullptr ? error_string : "unknown CUDA error");
    return false;
  }
  *supported = value != 0;
  return true;
}

void Engine::log_cuda_dmabuf_unavailable(const MemoryRegionConfig& mr) {
  const CudaDeviceInfo selected = get_cuda_device_info(mr.affinity_);
  const char* classification = "unknown";
  if (selected.classification == CudaDeviceClass::INTEGRATED) {
    classification = "integrated";
  } else if (selected.classification == CudaDeviceClass::DISCRETE) {
    classification = "discrete";
  }
  DAQIRI_LOG_CRITICAL("CUDA device {} ('{}', {}) does not support DMA-BUF export.",
                      selected.ordinal, selected.name, classification);

  int count = 0;
  bool found_discrete = false;
  bool classification_unknown = selected.classification == CudaDeviceClass::UNKNOWN;
  const cudaError_t count_result = cudaGetDeviceCount(&count);
  if (count_result == cudaSuccess) {
    for (int ordinal = 0; ordinal < count; ++ordinal) {
      if (ordinal == selected.ordinal) {
        continue;
      }
      const CudaDeviceInfo candidate = get_cuda_device_info(ordinal);
      if (candidate.classification == CudaDeviceClass::UNKNOWN) {
        classification_unknown = true;
        continue;
      }
      if (candidate.classification != CudaDeviceClass::DISCRETE) {
        continue;
      }
      found_discrete = true;
      DAQIRI_LOG_CRITICAL(
          "CUDA-visible discrete GPU {} ('{}') is available. To use device memory on that GPU, "
          "configure memory region '{}' with:\n\n    kind: device\n    affinity: {}",
          candidate.ordinal, candidate.name, mr.name_, candidate.ordinal);
    }
  }
  if (count_result != cudaSuccess) {
    DAQIRI_LOG_CRITICAL("Could not enumerate other CUDA-visible devices: {}",
                        cudaGetErrorString(count_result));
  } else if (!found_discrete && classification_unknown) {
    DAQIRI_LOG_CRITICAL(
        "No other CUDA-visible GPU could be confirmed as discrete because a device "
        "classification query failed. Set memory region '{}' affinity only after confirming a "
        "discrete GPU's process-local CUDA ordinal.",
        mr.name_);
  } else if (!found_discrete && selected.classification == CudaDeviceClass::DISCRETE) {
    DAQIRI_LOG_CRITICAL(
        "No other CUDA-visible discrete GPU candidate is available for memory region '{}'.",
        mr.name_);
  } else if (!found_discrete) {
    DAQIRI_LOG_CRITICAL(
        "No discrete GPU is CUDA-visible. The discrete GPU must first be exposed to the runtime "
        "container; on mixed-GPU container hosts, select the intended GPU by UUID with both "
        "NVIDIA_VISIBLE_DEVICES and CUDA_VISIBLE_DEVICES. Then set memory region '{}' affinity "
        "to its process-local CUDA ordinal.",
        mr.name_);
  }
  DAQIRI_LOG_CRITICAL(
      "To continue using the selected {} GPU, configure memory region '{}' with:\n\n"
      "    kind: host_pinned\n    affinity: {}",
      classification, mr.name_, selected.ordinal);
}

Engine::~Engine() {
  free_memory_regions();
}

void Engine::free_memory_regions() noexcept {
  // DPDK's external-memory descriptors must be released before their backing
  // allocations. EAL-backed HUGE allocations themselves are released by
  // rte_eal_cleanup(), which runs in DpdkEngine before this base destructor.
  ext_pktmbufs_.clear();
  // Safety net for partial teardown. Normal DPDK shutdown closes these after
  // rte_eal_cleanup(), then clears the vector before reaching this destructor.
  for (const int fd : ext_dmabuf_fds_) {
    if (fd >= 0) {
      close(fd);
    }
  }
  ext_dmabuf_fds_.clear();

  for (auto& [name, region] : ar_) {
    (void)name;
    if (region.ptr_ == nullptr) {
      continue;
    }

    switch (region.deallocator_) {
      case AllocRegion::Deallocator::FREE:
        std::free(region.ptr_);
        break;
      case AllocRegion::Deallocator::CUDA_HOST:
        if (region.affinity_ >= 0) {
          cudaSetDevice(region.affinity_);
        }
        cudaFreeHost(region.ptr_);
        break;
      case AllocRegion::Deallocator::CUDA_DEVICE: {
        CUcontext previous = nullptr;
        const CUresult get_result = cuCtxGetCurrent(&previous);
        if (get_result != CUDA_SUCCESS) {
          DAQIRI_LOG_ERROR("Could not query current CUDA context while freeing MR {}", name);
          break;
        }
        if (region.cuda_context_ != nullptr && previous != region.cuda_context_) {
          if (cuCtxSetCurrent(region.cuda_context_) != CUDA_SUCCESS) {
            DAQIRI_LOG_ERROR("Could not activate owning CUDA context while freeing MR {}", name);
            break;
          }
        }
        if (cuMemFree(reinterpret_cast<CUdeviceptr>(region.ptr_)) != CUDA_SUCCESS) {
          DAQIRI_LOG_ERROR("Could not free CUDA device memory for MR {}", name);
        }
        if (previous != region.cuda_context_ && cuCtxSetCurrent(previous) != CUDA_SUCCESS) {
          DAQIRI_LOG_ERROR("Could not restore CUDA context after freeing MR {}", name);
        }
        break;
      }
      case AllocRegion::Deallocator::MUNMAP:
        if (munmap(region.ptr_, region.mapped_size_) != 0) {
          DAQIRI_LOG_ERROR("Could not unmap {} byte memory region '{}': {}", region.mapped_size_,
                           name, std::strerror(errno));
        }
        break;
      case AllocRegion::Deallocator::EAL:
      case AllocRegion::Deallocator::NONE:
        break;
    }
    region.ptr_ = nullptr;
  }
  ar_.clear();

  // Pooled slices above never own their individual addresses. Release each
  // backing arena once, after all logical region records are gone. Engines
  // must deregister their MRs before this base-class cleanup.
  for (auto& arena : hugepage_arenas_) {
    if (arena.ptr_ == nullptr) {
      continue;
    }
    if (munmap(arena.ptr_, arena.mapped_size_) != 0) {
      DAQIRI_LOG_ERROR("Could not unmap {} byte hugetlb arena on NUMA node {}: {}",
                       arena.mapped_size_, arena.affinity_, std::strerror(errno));
    }
    arena.ptr_ = nullptr;
  }
  hugepage_arenas_.clear();
}

std::string Engine::generate_random_string(int len) {
  constexpr char tokens[] = "abcdefghijklmnopqrstuvwxyz";
  if (len <= 0) { return {}; }

  std::random_device random_device;
  const auto timestamp = static_cast<uint64_t>(
      std::chrono::steady_clock::now().time_since_epoch().count());
  std::seed_seq seed{
      random_device(),
      random_device(),
      static_cast<uint32_t>(timestamp),
      static_cast<uint32_t>(timestamp >> 32U),
      static_cast<uint32_t>(getpid()),
  };
  std::mt19937 rng(seed);
  std::uniform_int_distribution<size_t> dist(0, sizeof(tokens) - 2);

  std::string tmp;
  tmp.reserve(static_cast<size_t>(len));
  for (int i = 0; i < len; i++) { tmp += tokens[dist(rng)]; }

  return tmp;
}

EngineType EngineFactory::get_default_engine_type() {
#if DAQIRI_ENGINE_IBVERBS
  return EngineType::IBVERBS;
#elif DAQIRI_ENGINE_DPDK
  return EngineType::DPDK;
#elif DAQIRI_ENGINE_SOCKET
  return EngineType::SOCKET;
#elif DAQIRI_ENGINE_RDMA
  return EngineType::RDMA;
#else
#error "No DAQIRI engine defined"
#endif
}

std::unique_ptr<Engine> EngineFactory::create_instance(EngineType type) {
  std::unique_ptr<Engine> _engine;
  switch (type) {
#if DAQIRI_ENGINE_DPDK
    case EngineType::DPDK:
      _engine = std::make_unique<DpdkEngine>();
      break;
#endif
#if DAQIRI_ENGINE_SOCKET
    case EngineType::SOCKET:
      _engine = std::make_unique<SocketEngine>();
      break;
#endif
#if DAQIRI_ENGINE_RDMA
    case EngineType::RDMA:
      _engine = std::make_unique<RdmaEngine>();
      break;
#endif
#if DAQIRI_ENGINE_IBVERBS
    case EngineType::IBVERBS:
      _engine = std::make_unique<IbverbsEngine>();
      break;
#endif
#if DAQIRI_ENGINE_GPUNETIO
    case EngineType::GPUNETIO:
      _engine = std::make_unique<GpunetioEngine>();
      break;
#endif
    case EngineType::DEFAULT:
      _engine = create_instance(get_default_engine_type());
      return _engine;
    default:
      throw std::invalid_argument(
          "Engine type '" + engine_type_to_string(type) +
          "' is not available in this build");
  }

  // Initialize the ADV Net Common API
  initialize_engine(_engine.get());
  return _engine;
}

template <typename Config>
EngineType EngineFactory::get_engine_type(const Config& config) {
  // Ensure that Config has a method yaml_nodes() that returns a collection
  // of YAML nodes
  static_assert(
      std::is_member_function_pointer<decltype(&Config::yaml_nodes)>::value,
      "Config type must have a method yaml_nodes() that returns a collection of YAML nodes");

  auto& yaml_nodes = config.yaml_nodes();
  for (const auto& yaml_node : yaml_nodes) {
    try {
      auto node = yaml_node["daqiri"]["cfg"];
      const std::string stream_type_str = node["stream_type"].template as<std::string>("");
      const auto stream_type = stream_type_from_string(stream_type_str);
      if (stream_type == StreamType::INVALID) { continue; }

      const std::string engine_str = node["engine"].template as<std::string>("");
      if (!engine_str.empty() && engine_str != DAQIRI_ENGINE_STR__DEFAULT) {
        // "ibverbs" + raw selects the pure-DevX MPRQ engine; "ibverbs" + socket
        // resolves to the RoCE/RDMA engine (handled by the stream-aware resolver).
        return config_engine_from_string(engine_str, stream_type);
      }

      // Protocol is derived from the endpoint URI scheme (udp://, tcp://,
      // roce://), not from a config field.
      SocketProtocol protocol = SocketProtocol::INVALID;
      auto interfaces_node = node["interfaces"];
      for (const auto& intf : interfaces_node) {
        auto socket_config_node = intf["socket_config"];
        if (!socket_config_node.IsDefined()) { continue; }
        protocol = protocol_from_endpoint_addr(
            socket_config_node["local_addr"].template as<std::string>(""));
        if (protocol == SocketProtocol::INVALID) {
          protocol = protocol_from_endpoint_addr(
              socket_config_node["remote_addr"].template as<std::string>(""));
        }
        if (protocol != SocketProtocol::INVALID) { break; }
      }

      return engine_type_from_stream_type(stream_type, protocol);
    } catch (const std::exception& e) {
      return get_default_engine_type();
    }
  }

  return get_default_engine_type();
}

size_t Engine::get_alignment(MemoryKind kind) {
  switch (kind) {
    case MemoryKind::HOST:
    case MemoryKind::HOST_PINNED:
    case MemoryKind::HUGE:
      return 128;  // Twice the size of a cache line on the CPU
    case MemoryKind::DEVICE:
      return 256;  // Twice the cache line size on the GPU
    default:
      return 128;
  }
}

Status Engine::set_external_memory_regions(const NetworkConfig& cfg,
                                           const MemoryRegionBindings& bindings) {
  external_mrs_.clear();
  std::vector<std::pair<uintptr_t, uintptr_t>> ranges;
  ranges.reserve(bindings.size());

  for (const auto& [name, binding] : bindings) {
    const auto mr_it = cfg.mrs_.find(name);
    if (mr_it == cfg.mrs_.end()) {
      DAQIRI_LOG_ERROR("External memory binding '{}' does not name a configured memory region",
                       name);
      return Status::INVALID_PARAMETER;
    }
    if (binding.data == nullptr || binding.capacity == 0) {
      DAQIRI_LOG_ERROR("External memory binding '{}' has a null pointer or zero capacity", name);
      return Status::INVALID_PARAMETER;
    }
    const uintptr_t begin = reinterpret_cast<uintptr_t>(binding.data);
    if (binding.capacity > std::numeric_limits<uintptr_t>::max() - begin) {
      DAQIRI_LOG_ERROR("External memory binding '{}' address range overflows", name);
      return Status::INVALID_PARAMETER;
    }
    const uintptr_t end = begin + binding.capacity;
    for (const auto& range : ranges) {
      if (begin < range.second && range.first < end) {
        DAQIRI_LOG_ERROR("External memory binding '{}' overlaps another bound region", name);
        return Status::INVALID_PARAMETER;
      }
    }
    ranges.emplace_back(begin, end);

    ResolvedExternalMemoryRegion resolved{binding.data, binding.capacity, nullptr, -1};
    const MemoryKind kind = mr_it->second.kind_;
    if (kind == MemoryKind::DEVICE || kind == MemoryKind::HOST_PINNED) {
      CUmemorytype memory_type{};
      CUcontext context = nullptr;
      const CUdeviceptr ptr = reinterpret_cast<CUdeviceptr>(binding.data);
      if (cuPointerGetAttribute(&context, CU_POINTER_ATTRIBUTE_CONTEXT, ptr) != CUDA_SUCCESS ||
          cuPointerGetAttribute(&memory_type, CU_POINTER_ATTRIBUTE_MEMORY_TYPE, ptr) !=
              CUDA_SUCCESS ||
          context == nullptr) {
        DAQIRI_LOG_ERROR("External memory binding '{}' is not CUDA-registered memory", name);
        return Status::INVALID_PARAMETER;
      }
      const CUmemorytype expected =
          kind == MemoryKind::DEVICE ? CU_MEMORYTYPE_DEVICE : CU_MEMORYTYPE_HOST;
      if (memory_type != expected) {
        DAQIRI_LOG_ERROR("External memory binding '{}' does not match configured memory kind",
                         name);
        return Status::INVALID_PARAMETER;
      }
      resolved.cuda_context = context;
      {
        CudaContextGuard guard(context);
        CUdevice context_device = -1;
        if (!guard.valid() || cuCtxGetDevice(&context_device) != CUDA_SUCCESS) {
          DAQIRI_LOG_ERROR("Could not determine the CUDA context device for '{}'", name);
          return Status::INVALID_PARAMETER;
        }
        resolved.cuda_device = context_device;
      }
      if (kind == MemoryKind::DEVICE) {
        CUdeviceptr range_start = 0;
        size_t range_size = 0;
        if (cuPointerGetAttribute(&range_start, CU_POINTER_ATTRIBUTE_RANGE_START_ADDR, ptr) !=
                CUDA_SUCCESS ||
            cuPointerGetAttribute(&range_size, CU_POINTER_ATTRIBUTE_RANGE_SIZE, ptr) !=
                CUDA_SUCCESS ||
            ptr < range_start || (ptr - range_start) > range_size ||
            binding.capacity > range_size - (ptr - range_start)) {
          DAQIRI_LOG_ERROR(
              "External device binding '{}' capacity exceeds its CUDA allocation range", name);
          return Status::INVALID_PARAMETER;
        }
        int ordinal = -1;
        if (cuPointerGetAttribute(&ordinal, CU_POINTER_ATTRIBUTE_DEVICE_ORDINAL, ptr) !=
                CUDA_SUCCESS ||
            ordinal != mr_it->second.affinity_) {
          DAQIRI_LOG_ERROR(
              "External device binding '{}' is on CUDA device {}, configured affinity is {}", name,
              ordinal, mr_it->second.affinity_);
          return Status::INVALID_PARAMETER;
        }
        int capable = 0;
        if (cuPointerGetAttribute(&capable, CU_POINTER_ATTRIBUTE_IS_GPU_DIRECT_RDMA_CAPABLE, ptr) ==
                CUDA_SUCCESS &&
            capable == 0) {
          DAQIRI_LOG_ERROR("External device binding '{}' is not GPUDirect RDMA capable", name);
          return Status::INVALID_PARAMETER;
        }
        CudaContextGuard guard(context);
        unsigned int sync_memops = 1;
        if (!guard.valid() || cuPointerSetAttribute(&sync_memops, CU_POINTER_ATTRIBUTE_SYNC_MEMOPS,
                                                    ptr) != CUDA_SUCCESS) {
          DAQIRI_LOG_ERROR("Could not enable synchronous memory operations for '{}'", name);
          return Status::INVALID_PARAMETER;
        }
      }
    }
    external_mrs_.emplace(name, resolved);
  }
  for (const auto& [name, mr] : cfg.mrs_) {
    if (!mr.owned_ && external_mrs_.find(name) == external_mrs_.end()) {
      DAQIRI_LOG_ERROR("Memory region '{}' has owned=false but no external binding", name);
      external_mrs_.clear();
      return Status::INVALID_PARAMETER;
    }
  }
  return Status::SUCCESS;
}

Status Engine::populate_pool(daqiri::Ring* ring, const std::string& mr_name) {
  auto mr = cfg_.mrs_[mr_name];
  auto base = reinterpret_cast<char*>(ar_[mr_name].ptr_);

  for (size_t i = 0; i < mr.num_bufs_; i++) {
    if (!ring->enqueue(base + i * mr.adj_size_)) {
      DAQIRI_LOG_CRITICAL("Failed to enqueue buffer {} to ring", i);
      return Status::NULL_PTR;
    }
  }
  return Status::SUCCESS;
}

// Round `value` up to the next multiple of `align`, which must be a power of two.
// Replaces DPDK's RTE_ALIGN_CEIL so engine.cpp carries no libdpdk dependency.
static inline size_t align_ceil(size_t value, size_t align) {
  return (value + (align - 1)) & ~(align - 1);
}

// Bind [p, p+bytes) to NUMA node `numa` (>=0) when libnuma is available, so a
// kind: HUGE region lands on the same node DPDK's rte_malloc_socket(mr.affinity_)
// used. The caller populates the mapping only after this policy is installed.
// No-op without libnuma or for numa < 0.
static bool bind_region_numa(void* p, size_t bytes, int numa) {
#if DAQIRI_HAVE_NUMA
  // Single-node systems: pinning is a no-op (skip to avoid mbind noise). The
  // The allocation is page-aligned as mbind requires.
  if (p != nullptr && numa >= 0 && numa_available() != -1 && numa_max_node() > 0) {
    constexpr size_t kBitsPerWord = sizeof(unsigned long) * 8;
    const unsigned long max_node = static_cast<unsigned long>(numa) + 1;
    std::vector<unsigned long> node_mask((max_node + kBitsPerWord - 1) / kBitsPerWord, 0);
    node_mask[static_cast<size_t>(numa) / kBitsPerWord] |=
        1UL << (static_cast<unsigned int>(numa) % kBitsPerWord);
    if (mbind(p, bytes, MPOL_BIND, node_mask.data(), max_node, 0) != 0) {
      DAQIRI_LOG_WARN("Could not bind {} byte memory region to NUMA node {}: {}", bytes, numa,
                      std::strerror(errno));
      return false;
    }
  }
#endif
  (void)p;
  (void)bytes;
  (void)numa;
  return true;
}

namespace {

struct HugepageCandidate {
  size_t page_size = 0;
  size_t mapped_size = 0;
  size_t available_pages = 0;
  bool availability_known = false;
  bool availability_is_numa_local = false;
};

struct HugepageAllocation {
  void* ptr = nullptr;
  size_t mapped_size = 0;
  size_t page_size = 0;
};

static bool round_up_checked(size_t value, size_t alignment, size_t* result) {
  if (result == nullptr || alignment == 0 ||
      value > std::numeric_limits<size_t>::max() - (alignment - 1)) {
    return false;
  }
  *result = ((value + alignment - 1) / alignment) * alignment;
  return true;
}

static bool read_size_t_file(const std::string& path, size_t* value) {
  if (value == nullptr) {
    return false;
  }
  std::ifstream input(path);
  unsigned long long parsed = 0;
  if (!(input >> parsed) || parsed > std::numeric_limits<size_t>::max()) {
    return false;
  }
  *value = static_cast<size_t>(parsed);
  return true;
}

static std::vector<HugepageCandidate> discover_hugepage_candidates(size_t bytes, int numa) {
  std::string root;
  bool node_specific = false;
  if (numa >= 0) {
    root = "/sys/devices/system/node/node" + std::to_string(numa) + "/hugepages";
    DIR* node_dir = opendir(root.c_str());
    if (node_dir != nullptr) {
      closedir(node_dir);
      node_specific = true;
    } else {
      // Kernels without per-node hugepage accounting still expose the global
      // pool. NUMA placement remains governed by bind_region_numa().
      root.clear();
    }
  }
  if (root.empty()) {
    root = "/sys/kernel/mm/hugepages";
  }

  DIR* dir = opendir(root.c_str());
  if (dir == nullptr) {
    return {};
  }

  constexpr const char* kPrefix = "hugepages-";
  constexpr const char* kSuffix = "kB";
  const size_t prefix_length = std::strlen(kPrefix);
  const size_t suffix_length = std::strlen(kSuffix);
  std::vector<HugepageCandidate> candidates;
  while (const dirent* entry = readdir(dir)) {
    const std::string name(entry->d_name);
    if (name.size() <= prefix_length + suffix_length ||
        name.compare(0, prefix_length, kPrefix) != 0 ||
        name.compare(name.size() - suffix_length, suffix_length, kSuffix) != 0) {
      continue;
    }

    size_t page_kib = 0;
    try {
      const std::string digits =
          name.substr(prefix_length, name.size() - prefix_length - suffix_length);
      size_t consumed = 0;
      const unsigned long long parsed = std::stoull(digits, &consumed);
      if (consumed != digits.size() || parsed == 0 || parsed > std::numeric_limits<size_t>::max()) {
        continue;
      }
      page_kib = static_cast<size_t>(parsed);
    } catch (const std::exception&) {
      continue;
    }
    if (page_kib > std::numeric_limits<size_t>::max() / 1024) {
      continue;
    }
    const size_t page_size = page_kib * 1024;
    if ((page_size & (page_size - 1)) != 0) {
      continue;
    }

    size_t free_pages = 0;
    const bool availability_known =
        read_size_t_file(root + "/" + name + "/free_hugepages", &free_pages);
    size_t reserved_pages = 0;
    (void)read_size_t_file(root + "/" + name + "/resv_hugepages", &reserved_pages);
    const size_t available_pages = free_pages > reserved_pages ? free_pages - reserved_pages : 0;

    size_t mapped_size = 0;
    if (!round_up_checked(bytes, page_size, &mapped_size)) {
      continue;
    }
    if (mapped_size == 0) {
      continue;
    }
    // Sysfs counters are advisory and can race with other allocators. Attempt
    // every compatible mapping and let mmap() determine actual availability.
    candidates.push_back(
        {page_size, mapped_size, available_pages, availability_known, node_specific});
  }
  closedir(dir);

  // Minimize bytes reserved first, then prefer fewer/larger pages on a tie.
  // A 704 MiB request therefore uses 2 MiB pages when available, but can still
  // be backed by a single 1 GiB page instead of falling back to regular memory.
  std::sort(candidates.begin(), candidates.end(), [](const auto& lhs, const auto& rhs) {
    if (lhs.mapped_size != rhs.mapped_size) {
      return lhs.mapped_size < rhs.mapped_size;
    }
    return lhs.page_size > rhs.page_size;
  });
  return candidates;
}

static HugepageAllocation allocate_hugetlb_arena(size_t bytes, int numa) {
#if defined(MAP_HUGETLB)
#if defined(MAP_HUGE_SHIFT)
  constexpr int kMapHugeShift = MAP_HUGE_SHIFT;
#else
  constexpr int kMapHugeShift = 26;
#endif
  for (const auto& candidate : discover_hugepage_candidates(bytes, numa)) {
    const size_t required_pages = candidate.mapped_size / candidate.page_size;
    if (candidate.availability_is_numa_local && candidate.availability_known &&
        candidate.available_pages < required_pages) {
      DAQIRI_LOG_WARN(
          "Skipping {} byte hugetlb arena candidate on NUMA node {}: {} byte pages require "
          "{} pages, but sysfs reports {} available on that node",
          candidate.mapped_size, numa, candidate.page_size, required_pages,
          candidate.available_pages);
      continue;
    }
    unsigned int page_shift = 0;
    for (size_t value = candidate.page_size; value > 1; value >>= 1) {
      ++page_shift;
    }
    const unsigned int hugepage_bits = page_shift << kMapHugeShift;
    const int hugepage_flag = static_cast<int>(hugepage_bits);
    const int flags = MAP_PRIVATE | MAP_ANONYMOUS | MAP_HUGETLB | hugepage_flag;
    void* ptr = mmap(nullptr, candidate.mapped_size, PROT_READ | PROT_WRITE, flags, -1, 0);
    if (ptr == MAP_FAILED) {
      const int error = errno;
      const std::string availability =
          candidate.availability_known ? std::to_string(candidate.available_pages) : "unknown";
      DAQIRI_LOG_WARN(
          "Hugetlb arena mmap failed for {} bytes using {} byte pages on NUMA node "
          "{} (sysfs available pages: {}, required pages: {}): {}",
          candidate.mapped_size, candidate.page_size, numa, availability,
          candidate.mapped_size / candidate.page_size, std::strerror(error));
      continue;
    }

    if (!bind_region_numa(ptr, candidate.mapped_size, numa)) {
      munmap(ptr, candidate.mapped_size);
      continue;
    }
#if defined(MADV_POPULATE_WRITE)
    // Populate after applying the NUMA policy. Unlike manually touching the
    // mapping, MADV_POPULATE_WRITE reports allocation failure instead of
    // delivering SIGBUS when the requested node cannot satisfy the policy.
    if (madvise(ptr, candidate.mapped_size, MADV_POPULATE_WRITE) != 0) {
      const int error = errno;
      munmap(ptr, candidate.mapped_size);
      DAQIRI_LOG_WARN(
          "Could not populate {} byte hugetlb arena using {} byte pages on NUMA node {}: {}",
          candidate.mapped_size, candidate.page_size, numa, std::strerror(error));
      continue;
    }
#endif
    return {ptr, candidate.mapped_size, candidate.page_size};
  }
#else
  (void)bytes;
  (void)numa;
#endif
  return {};
}

}  // namespace

void* Engine::alloc_huge(size_t bytes, int numa, AllocRegion::Deallocator* deallocator,
                         size_t* mapped_size) {
  // Base (non-DPDK) implementation: kind: HUGE means explicit hugetlb memory.
  // It never silently degrades to regular or transparent-hugepage memory.
  // The DPDK engine overrides this to use rte_malloc_socket (EAL hugepages,
  // IOVA-contiguous for the NIC) -- see DpdkEngine::alloc_huge.
  if (deallocator == nullptr || mapped_size == nullptr) {
    return nullptr;
  }
  const HugepageAllocation allocation = allocate_hugetlb_arena(bytes, numa);
  if (allocation.ptr != nullptr) {
    *deallocator = AllocRegion::Deallocator::MUNMAP;
    *mapped_size = allocation.mapped_size;
    return allocation.ptr;
  }
  DAQIRI_LOG_CRITICAL(
      "kind: huge requires hugetlb backing, but no compatible hugepage pool can back the {} "
      "byte region on NUMA node {}",
      bytes, numa);
  return nullptr;
}

Status Engine::allocate_memory_regions() {
  DAQIRI_LOG_INFO("Registering memory regions");
  const bool pool_huge_regions = use_hugepage_arenas();

  // Compute logical region spans before allocating anything. Besides avoiding
  // overflow, this lets raw ibverbs aggregate many small HUGE regions into the
  // minimum number of hugetlb mappings.
  for (auto& [name, mr] : cfg_.mrs_) {
    if (mr.num_bufs_ != 0 && mr.adj_size_ > std::numeric_limits<size_t>::max() / mr.num_bufs_) {
      DAQIRI_LOG_ERROR("Memory region '{}' size overflows", name);
      return Status::INVALID_PARAMETER;
    }
    const size_t bytes = mr.adj_size_ * mr.num_bufs_;
    if (!round_up_checked(bytes, GPU_PAGE_SIZE, &mr.ttl_size_)) {
      DAQIRI_LOG_ERROR("Memory region '{}' aligned size overflows", name);
      return Status::INVALID_PARAMETER;
    }
  }

  std::unordered_map<int, size_t> arena_index_by_numa;
  if (pool_huge_regions) {
    std::unordered_map<int, size_t> bytes_by_numa;
    for (const auto& [name, mr] : cfg_.mrs_) {
      if (!mr.owned_ || mr.kind_ != MemoryKind::HUGE || external_mrs_.count(name) != 0) {
        continue;
      }
      if (mr.ttl_size_ == 0) {
        DAQIRI_LOG_ERROR("Pooled HUGE memory region '{}' has zero size", name);
        return Status::INVALID_PARAMETER;
      }
      size_t& total = bytes_by_numa[mr.affinity_];
      if (total > std::numeric_limits<size_t>::max() - mr.ttl_size_) {
        DAQIRI_LOG_ERROR("Hugetlb arena size overflows on NUMA node {}", mr.affinity_);
        return Status::INVALID_PARAMETER;
      }
      total += mr.ttl_size_;
    }

    std::vector<std::pair<int, size_t>> arena_plans(bytes_by_numa.begin(), bytes_by_numa.end());
    std::sort(arena_plans.begin(), arena_plans.end(), [](const auto& lhs, const auto& rhs) {
      if (lhs.first < 0 || rhs.first < 0) {
        return lhs.first >= 0 && rhs.first < 0;
      }
      return lhs.first < rhs.first;
    });

    hugepage_arenas_.reserve(arena_plans.size());
    for (const auto& [numa, used_size] : arena_plans) {
      if (used_size == 0) {
        continue;
      }
      HugepageArena arena;
      arena.affinity_ = numa;
      arena.used_size_ = used_size;

      const HugepageAllocation allocation = allocate_hugetlb_arena(used_size, numa);
      if (allocation.ptr != nullptr) {
        arena.ptr_ = allocation.ptr;
        arena.mapped_size_ = allocation.mapped_size;
        arena.page_size_ = allocation.page_size;
        DAQIRI_LOG_INFO(
            "Allocated hugetlb arena on NUMA node {}: {} useful bytes in a {} byte "
            "mapping ({} byte pages, {} bytes unused)",
            numa, used_size, arena.mapped_size_, arena.page_size_,
            arena.mapped_size_ - arena.used_size_);
      } else {
        DAQIRI_LOG_CRITICAL(
            "kind: huge requires hugetlb backing, but no compatible hugepage pool can back the "
            "{} byte arena on NUMA node {}",
            used_size, numa);
        return Status::NULL_PTR;
      }

      arena_index_by_numa[numa] = hugepage_arenas_.size();
      hugepage_arenas_.push_back(arena);
    }
  }

  for (auto& mr : cfg_.mrs_) {
    void* ptr = nullptr;
    AllocRegion ar;
    ar.mr_name_ = mr.second.name_;
    ar.affinity_ = mr.second.affinity_;
    ar.size_ = mr.second.ttl_size_;
    ar.mapped_size_ = ar.size_;

    const auto external = external_mrs_.find(mr.first);
    if (external != external_mrs_.end()) {
      if (external->second.capacity < mr.second.ttl_size_) {
        DAQIRI_LOG_ERROR(
            "External memory region '{}' supplies {} bytes but requires {} bytes "
            "({} buffers at a {} byte stride)",
            mr.first, external->second.capacity, mr.second.ttl_size_, mr.second.num_bufs_,
            mr.second.adj_size_);
        return Status::INVALID_PARAMETER;
      }
      size_t alignment = get_alignment(mr.second.kind_);
      if (cfg_.common_.engine_type == EngineType::DPDK) {
        alignment = GPU_PAGE_SIZE;
      } else if (cfg_.common_.engine_type == EngineType::IBVERBS &&
                 mr.second.kind_ == MemoryKind::DEVICE) {
        alignment = static_cast<size_t>(sysconf(_SC_PAGESIZE));
      }
      if ((reinterpret_cast<uintptr_t>(external->second.data) % alignment) != 0) {
        DAQIRI_LOG_ERROR("External memory region '{}' pointer is not {}-byte aligned", mr.first,
                         alignment);
        return Status::INVALID_PARAMETER;
      }
      ptr = external->second.data;
      ar.external_ = true;
      ar.cuda_context_ = external->second.cuda_context;
      ar.cuda_device_ = external->second.cuda_device;
      ar.deallocator_ = AllocRegion::Deallocator::NONE;
    } else if (!mr.second.owned_) {
      DAQIRI_LOG_ERROR("Memory region '{}' has owned=false but no external binding", mr.first);
      return Status::INVALID_PARAMETER;
    } else {
      switch (mr.second.kind_) {
        case MemoryKind::HOST:
          if (posix_memalign(&ptr, GPU_PAGE_SIZE, mr.second.ttl_size_) != 0) {
            DAQIRI_LOG_CRITICAL("Failed to allocate aligned host memory!");
            return Status::NULL_PTR;
          }
          ar.deallocator_ = AllocRegion::Deallocator::FREE;
          break;
        case MemoryKind::HOST_PINNED:
          if (!select_cuda_device(mr.second.affinity_,
                                  "allocating pinned host memory region '" + mr.first + "'")) {
            return Status::NULL_PTR;
          }
          if (cudaHostAlloc(&ptr, mr.second.ttl_size_, 0) != cudaSuccess) {
            DAQIRI_LOG_CRITICAL("Failed to allocate CUDA pinned host memory!");
            return Status::NULL_PTR;
          }
          if (cuCtxGetCurrent(&ar.cuda_context_) != CUDA_SUCCESS || ar.cuda_context_ == nullptr) {
            DAQIRI_LOG_CRITICAL("Failed to capture CUDA context for pinned host memory!");
            cudaFreeHost(ptr);
            return Status::NULL_PTR;
          }
          ar.cuda_device_ = mr.second.affinity_;
          ar.deallocator_ = AllocRegion::Deallocator::CUDA_HOST;
          break;
        case MemoryKind::HUGE:
          if (pool_huge_regions) {
            const auto arena_it = arena_index_by_numa.find(mr.second.affinity_);
            if (arena_it == arena_index_by_numa.end()) {
              DAQIRI_LOG_CRITICAL("Missing pooled HUGE memory arena for MR {}", mr.first);
              return Status::NULL_PTR;
            }
            HugepageArena& arena = hugepage_arenas_[arena_it->second];
            if (arena.next_offset_ > arena.used_size_ ||
                mr.second.ttl_size_ > arena.used_size_ - arena.next_offset_) {
              DAQIRI_LOG_CRITICAL("Pooled HUGE memory arena overflow while assigning MR {}",
                                  mr.first);
              return Status::NULL_PTR;
            }
            ptr = static_cast<unsigned char*>(arena.ptr_) + arena.next_offset_;
            arena.next_offset_ += mr.second.ttl_size_;
            ar.deallocator_ = AllocRegion::Deallocator::NONE;
          } else {
            ptr = alloc_huge(mr.second.ttl_size_, mr.second.affinity_, &ar.deallocator_,
                             &ar.mapped_size_);
          }
          break;
        case MemoryKind::DEVICE: {
          unsigned int flag = 1;
          const auto align = align_ceil(mr.second.ttl_size_, GPU_PAGE_SIZE);
          CUdeviceptr cuptr;

          const auto driver_init_res = cuInit(0);
          if (driver_init_res != CUDA_SUCCESS) {
            const char* err_str = nullptr;
            cuGetErrorString(driver_init_res, &err_str);
            DAQIRI_LOG_CRITICAL("Could not initialize the CUDA driver: {}",
                                err_str != nullptr ? err_str : "unknown error");
            return Status::NULL_PTR;
          }
          CUcontext previous = nullptr;
          if (cuCtxGetCurrent(&previous) != CUDA_SUCCESS) {
            DAQIRI_LOG_CRITICAL("Could not query the current CUDA context");
            return Status::NULL_PTR;
          }
          const auto restore_previous = [&]() {
            CUcontext active = nullptr;
            if (cuCtxGetCurrent(&active) != CUDA_SUCCESS ||
                (active != previous && cuCtxSetCurrent(previous) != CUDA_SUCCESS)) {
              DAQIRI_LOG_CRITICAL(
                  "Could not restore the CUDA context after allocating memory region {}",
                  mr.first);
              return false;
            }
            return true;
          };

          if (!select_cuda_device(mr.second.affinity_,
                                  "allocating device memory region '" + mr.first + "'")) {
            return Status::NULL_PTR;
          }
          const auto init_res = cudaFree(0);  // Create the selected device's primary context.
          if (init_res != cudaSuccess) {
            DAQIRI_LOG_CRITICAL("Could not initialize the CUDA primary context for device {}: {}",
                                mr.second.affinity_, cudaGetErrorString(init_res));
            restore_previous();
            return Status::NULL_PTR;
          }
          CUcontext current = nullptr;
          if (cuCtxGetCurrent(&current) != CUDA_SUCCESS || current == nullptr) {
            DAQIRI_LOG_CRITICAL("Could not query the CUDA context for device {}",
                                mr.second.affinity_);
            restore_previous();
            return Status::NULL_PTR;
          }

          ar.cuda_context_ = current;
          const auto alloc_res = cuMemAlloc(&cuptr, align);

          if (alloc_res != CUDA_SUCCESS) {
            const char* err_str = nullptr;
            cuGetErrorString(alloc_res, &err_str);
            DAQIRI_LOG_CRITICAL("Could not allocate {:.2f}MB of GPU memory. Error: {}", align / 1e6,
                                err_str);
            restore_previous();
            return Status::NULL_PTR;
          }

          ptr = reinterpret_cast<void*>(cuptr);

          const auto attr_res =
              cuPointerSetAttribute(&flag, CU_POINTER_ATTRIBUTE_SYNC_MEMOPS, cuptr);
          if (attr_res != CUDA_SUCCESS) {
            DAQIRI_LOG_CRITICAL("Could not set pointer attributes");
            cuMemFree(cuptr);
            restore_previous();
            return Status::NULL_PTR;
          }
          ar.cuda_device_ = mr.second.affinity_;
          ar.deallocator_ = AllocRegion::Deallocator::CUDA_DEVICE;
          if (!restore_previous()) {
            if (cuCtxSetCurrent(ar.cuda_context_) == CUDA_SUCCESS) {
              cuMemFree(cuptr);
            }
            ar.cuda_context_ = nullptr;
            ar.deallocator_ = AllocRegion::Deallocator::NONE;
            return Status::NULL_PTR;
          }
          break;
        }
        default:
          DAQIRI_LOG_ERROR("Unknown memory type {}!", static_cast<int>(mr.second.kind_));
          return Status::INVALID_PARAMETER;
      }

      if (ptr == nullptr) {
        DAQIRI_LOG_CRITICAL("Fatal to allocate {} of type {} for MR",
                              mr.second.ttl_size_,
                              static_cast<int>(mr.second.kind_));
        return Status::NULL_PTR;
      }
    }

    ar.ptr_ = ptr;

    DAQIRI_LOG_INFO(
        "Successfully allocated memory region {} at {} type {} with {} bytes "
        "({} elements @ {} bytes total {})",
        mr.second.name_,
        ptr,
        (int)mr.second.kind_,
        mr.second.buf_size_,
        mr.second.num_bufs_,
        mr.second.adj_size_,
        mr.second.ttl_size_);
    ar_[mr.second.name_] = ar;
  }
  DAQIRI_LOG_INFO("Finished allocating memory regions");
  return Status::SUCCESS;
}

int Engine::numa_from_mem(const MemoryRegionConfig& mr) const {
  if (mr.kind_ == MemoryKind::DEVICE) {
    int val;
    if (cudaDeviceGetAttribute(&val, cudaDevAttrHostNumaId, mr.affinity_) != cudaSuccess) {
      DAQIRI_LOG_ERROR("Failed to get NUMA node from device {}", mr.affinity_);
      return -1;
    }

    return val;
  } else {
    return mr.affinity_;
  }
}

/**
 * @brief Generic implementation of get_port_id that looks up port in config
 * This is a final method that cannot be overridden by subclasses.
 *
 * @param key PCIe address, IP address, or config name of the interface to look up
 * @return int Port ID or -1 if not found
 */
int Engine::get_port_id(const std::string& key) {
  for (const auto& intf : cfg_.ifs_) {
    if (intf.address_ == key) { return intf.port_id_; }
    if (intf.name_ == key) { return intf.port_id_; }
  }
  return -1;
}

// Features outside the scope of the gpunetio engine. They are rejected here, in the shared
// hardware-independent checks, so that daqiri_config_validate reports them without a GPU or NIC.
static bool validate_gpunetio_network_config(const NetworkConfig& config) {
  bool pass = true;

  // Hardware loopback is rejected by the shared checks for every engine but ibverbs
  if (config.common_.loopback_ == LoopbackType::LOOPBACK_TYPE_SW) {
    DAQIRI_LOG_ERROR("The gpunetio engine does not support software loopback");
    pass = false;
  }

  const auto check_queue = [&](const CommonQueueConfig& queue, const char* direction) {
    if (queue.mrs_.size() != 1) {
      DAQIRI_LOG_ERROR("{} queue '{}' lists {} memory regions; gpunetio queues need exactly one",
                       direction, queue.name_, queue.mrs_.size());
      pass = false;
    }
    for (const auto& mr_name : queue.mrs_) {
      const auto mr = config.mrs_.find(mr_name);
      if (mr != config.mrs_.end() && mr->second.kind_ != MemoryKind::DEVICE &&
          mr->second.kind_ != MemoryKind::HOST_PINNED) {
        DAQIRI_LOG_ERROR(
            "{} queue '{}' uses memory region '{}'; gpunetio needs kind 'device' or 'host_pinned'",
            direction, queue.name_, mr_name);
        pass = false;
      }
    }
  };

  std::unordered_map<std::string, int> mr_queues;
  for (const auto& intf : config.ifs_) {
    for (const auto& rxq : intf.rx_.queues_) {
      for (const auto& mr_name : rxq.common_.mrs_) {
        mr_queues[mr_name]++;
      }
    }
    for (const auto& txq : intf.tx_.queues_) {
      for (const auto& mr_name : txq.common_.mrs_) {
        mr_queues[mr_name]++;
      }
    }
  }

  for (const auto& intf : config.ifs_) {
    for (const auto& rxq : intf.rx_.queues_) {
      check_queue(rxq.common_, "RX");
      // The region of an RX queue is the receive ring the NIC writes into
      for (const auto& mr_name : rxq.common_.mrs_) {
        if (mr_queues[mr_name] > 1) {
          DAQIRI_LOG_ERROR(
              "RX queue '{}' shares memory region '{}' with another queue; a gpunetio RX queue "
              "needs a region of its own",
              rxq.common_.name_, mr_name);
          pass = false;
        }
        const auto mr = config.mrs_.find(mr_name);
        if (mr != config.mrs_.end() &&
            mr->second.num_bufs_ < static_cast<size_t>(std::max(0, rxq.common_.batch_size_))) {
          DAQIRI_LOG_ERROR(
              "RX queue '{}' has batch_size {} but memory region '{}' holds only {} buffers",
              rxq.common_.name_, rxq.common_.batch_size_, mr_name, mr->second.num_bufs_);
          pass = false;
        }
      }
    }
    for (const auto& txq : intf.tx_.queues_) {
      check_queue(txq.common_, "TX");
      if (!txq.common_.offloads_.empty()) {
        DAQIRI_LOG_ERROR("TX queue '{}' requests offloads; gpunetio supports none",
                         txq.common_.name_);
        pass = false;
      }
      if (txq.pacing_mbps_ != 0) {
        DAQIRI_LOG_ERROR("TX queue '{}' sets pacing_mbps; gpunetio has no packet pacing",
                         txq.common_.name_);
        pass = false;
      }
    }
    if (intf.tx_.accurate_send_) {
      DAQIRI_LOG_ERROR("Interface '{}' enables accurate_send; gpunetio does not support it yet",
                       intf.name_);
      pass = false;
    }
    if (intf.rx_.hardware_timestamps_) {
      DAQIRI_LOG_ERROR(
          "Interface '{}' enables hardware_timestamps; gpunetio does not support them yet",
          intf.name_);
      pass = false;
    }
    if (intf.rx_.dynamic_flow_capacity_ != 0) {
      DAQIRI_LOG_ERROR(
          "Interface '{}' sets dynamic_flow_capacity; gpunetio has no runtime flows yet",
          intf.name_);
      pass = false;
    }
    if (!intf.rx_.flex_items_.empty()) {
      DAQIRI_LOG_ERROR("Interface '{}' defines flex items; gpunetio does not support them",
                       intf.name_);
      pass = false;
    }
    if (!intf.rx_.reorder_configs_.empty()) {
      DAQIRI_LOG_ERROR("Interface '{}' defines reorder configs; gpunetio has no reorder yet",
                       intf.name_);
      pass = false;
    }
    for (const auto& flow : intf.rx_.flows_) {
      if (flow.match_.type_ != FlowMatchType::IPV4_UDP &&
          flow.match_.type_ != FlowMatchType::ETHERNET) {
        DAQIRI_LOG_ERROR(
            "RX flow '{}' on interface '{}' needs an IPv4/UDP or Ethernet match with gpunetio",
            flow.name_, intf.name_);
        pass = false;
      }
    }
  }

  return pass;
}

bool validate_network_config(const NetworkConfig& config) {
  bool pass = true;
  std::set<std::string> mr_names;
  std::set<std::string> q_mr_names;
  std::unordered_set<FlowId> static_rx_flow_ids;
  const bool tunnel_supported_engine = config.common_.engine_type == EngineType::DPDK ||
                                       config.common_.engine_type == EngineType::IBVERBS;

  if (config.common_.loopback_ == LoopbackType::LOOPBACK_TYPE_HW &&
      (config.common_.stream_type != StreamType::RAW ||
       config.common_.engine_type != EngineType::IBVERBS)) {
    DAQIRI_LOG_ERROR(
        "Hardware loopback is supported only for stream_type 'raw' with engine 'ibverbs'");
    pass = false;
  }

  // Verify all memory regions are used in queues and all queue MRs are listed in the MR section
  for (const auto& mr : config.mrs_) {
    mr_names.emplace(mr.second.name_);
  }

  for (const auto& intf : config.ifs_) {
    std::set<uint16_t> rx_queue_ids;
    std::set<uint16_t> direct_rx_queue_ids;
    std::unordered_set<FlowId> interface_rx_flow_ids;
    for (const auto& rxq : intf.rx_.queues_) {
      rx_queue_ids.insert(rxq.common_.id_);
      if (rxq.poll_mode_ == QueuePollMode::DIRECT) {
        direct_rx_queue_ids.insert(rxq.common_.id_);
        if (config.common_.stream_type != StreamType::RAW ||
            config.common_.engine_type != EngineType::IBVERBS) {
          DAQIRI_LOG_WARN(
              "RX queue '{}' requests direct polling, which is supported only by the raw "
              "ibverbs engine",
              rxq.common_.name_);
          pass = false;
        }
        if (!rxq.common_.cpu_core_.empty() || rxq.common_.batch_size_ != 0 ||
            rxq.timeout_us_ != 0) {
          DAQIRI_LOG_WARN(
              "RX queue '{}' must omit cpu_core, batch_size, and timeout_us in direct mode",
              rxq.common_.name_);
          pass = false;
        }
      } else if (rxq.poll_mode_ == QueuePollMode::INDIRECT) {
        if (rxq.common_.cpu_core_.empty() || rxq.common_.batch_size_ <= 0) {
          DAQIRI_LOG_ERROR(
              "RX queue '{}' requires cpu_core and a positive batch_size in indirect mode",
              rxq.common_.name_);
          pass = false;
        }
      } else {
        DAQIRI_LOG_ERROR("RX queue '{}' has an invalid poll mode", rxq.common_.name_);
        pass = false;
      }
    }
    for (const auto& txq : intf.tx_.queues_) {
      if (txq.poll_mode_ == QueuePollMode::DIRECT) {
        if (config.common_.stream_type != StreamType::RAW ||
            config.common_.engine_type != EngineType::IBVERBS) {
          DAQIRI_LOG_WARN(
              "TX queue '{}' requests direct polling, which is supported only by the raw "
              "ibverbs engine",
              txq.common_.name_);
          pass = false;
        }
        if (!txq.common_.cpu_core_.empty() || txq.common_.batch_size_ != 0) {
          DAQIRI_LOG_WARN("TX queue '{}' must omit cpu_core and batch_size in direct mode",
                          txq.common_.name_);
          pass = false;
        }
      } else if (txq.poll_mode_ == QueuePollMode::INDIRECT) {
        if (txq.common_.cpu_core_.empty() || txq.common_.batch_size_ <= 0) {
          DAQIRI_LOG_ERROR(
              "TX queue '{}' requires cpu_core and a positive batch_size in indirect mode",
              txq.common_.name_);
          pass = false;
        }
      } else {
        DAQIRI_LOG_ERROR("TX queue '{}' has an invalid poll mode", txq.common_.name_);
        pass = false;
      }
    }
    std::set<FlowId> rss_flow_ids;
    std::unordered_map<FlowId, std::vector<uint16_t>> flow_rx_queue_ids;
    size_t max_rx_payload_frame = 0;
    size_t max_tx_payload_frame = 0;
    auto queue_frame_size = [&](const CommonQueueConfig& queue) {
      size_t total = 0;
      for (const auto& mr_name : queue.mrs_) {
        auto it = config.mrs_.find(mr_name);
        if (it != config.mrs_.end()) {
          total += it->second.buf_size_;
        }
      }
      return total;
    };
    for (const auto& rxq : intf.rx_.queues_) {
      for (const auto& mr : rxq.common_.mrs_) { q_mr_names.emplace(mr); }
      max_rx_payload_frame = std::max(max_rx_payload_frame, queue_frame_size(rxq.common_));
    }
    for (const auto& txq : intf.tx_.queues_) {
      for (const auto& mr : txq.common_.mrs_) { q_mr_names.emplace(mr); }
      max_tx_payload_frame = std::max(max_tx_payload_frame, queue_frame_size(txq.common_));
    }
    for (const auto& reorder : intf.rx_.reorder_configs_) {
      q_mr_names.emplace(reorder.memory_region_);
    }

    for (const auto& flow : intf.rx_.flows_) {
      if (!interface_rx_flow_ids.insert(flow.id_).second) {
        DAQIRI_LOG_ERROR("Duplicate flow ID {} in interface '{}'", flow.id_, intf.name_);
        pass = false;
      } else if (flow.id_ != 0 && !static_rx_flow_ids.insert(flow.id_).second) {
        DAQIRI_LOG_ERROR("Duplicate static flow ID {}", flow.id_);
        pass = false;
      }
      const auto actions = flow_config_actions(flow);
      if (actions.size() > kMaxFlowActions) {
        DAQIRI_LOG_ERROR("RX flow '{}' on interface '{}' has {} actions; maximum supported is {}",
                         flow.name_, intf.name_, actions.size(), kMaxFlowActions);
        pass = false;
      }
      if (actions.back().type_ != FlowType::QUEUE) {
        DAQIRI_LOG_ERROR("RX flow '{}' on interface '{}' must end with a queue action",
                         flow.name_, intf.name_);
        pass = false;
      } else {
        const FlowAction& queue_action = actions.back();
        const auto queue_ids = flow_queue_ids(queue_action);
        flow_rx_queue_ids.emplace(flow.id_, queue_ids);
        std::set<uint16_t> unique_ids;
        for (const uint16_t queue_id : queue_ids) {
          if (!unique_ids.insert(queue_id).second) {
            DAQIRI_LOG_ERROR("RX flow '{}' on interface '{}' repeats queue id {}", flow.name_,
                             intf.name_, queue_id);
            pass = false;
          }
          if (rx_queue_ids.find(queue_id) == rx_queue_ids.end()) {
            DAQIRI_LOG_ERROR("RX flow '{}' references unknown RX queue {} on interface '{}'",
                             flow.name_, queue_id, intf.name_);
            pass = false;
          }
        }
        if (queue_ids.size() > 1) {
          rss_flow_ids.insert(flow.id_);
          if (flow.match_.type_ == FlowMatchType::ECPRI) {
            DAQIRI_LOG_ERROR("RX flow '{}' on interface '{}' cannot use RSS with eCPRI matching",
                             flow.name_, intf.name_);
            pass = false;
          }
        }
      }
      const bool has_transform = flow_has_transform_actions(flow);
      if (has_transform && flow.match_.type_ == FlowMatchType::FLEX_ITEM) {
        DAQIRI_LOG_ERROR("RX flow '{}' on interface '{}' combines flex-item matching with tunnel "
                         "or VLAN actions; this is not supported",
                         flow.name_, intf.name_);
        pass = false;
      }
      if (has_transform &&
          (config.common_.stream_type != StreamType::RAW || !tunnel_supported_engine)) {
        DAQIRI_LOG_ERROR("RX flow '{}' uses tunnel/VLAN actions, which are supported only for raw "
                         "DPDK or raw ibverbs engines",
                         flow.name_);
        pass = false;
      }
      size_t rx_overhead = 0;
      for (const auto& action : actions) {
        if (action.type_ == FlowType::VLAN_PUSH || action.type_ == FlowType::TUNNEL_ENCAP) {
          DAQIRI_LOG_ERROR("RX flow '{}' on interface '{}' can only use decap/pop transform "
                           "actions before queue",
                           flow.name_, intf.name_);
          pass = false;
        }
        if (!validate_flow_action_config(action, flow.name_)) { pass = false; }
        rx_overhead += flow_decap_wire_overhead(action);
      }
      if (max_rx_payload_frame + rx_overhead > kTunnelMaxFrameSize) {
        DAQIRI_LOG_ERROR("RX flow '{}' requires wire frame size {} bytes, exceeding {} bytes",
                         flow.name_, max_rx_payload_frame + rx_overhead, kTunnelMaxFrameSize);
        pass = false;
      }
    }

    for (const auto& reorder : intf.rx_.reorder_configs_) {
      for (const FlowId flow_id : reorder.flow_ids_) {
        if (rss_flow_ids.find(flow_id) != rss_flow_ids.end()) {
          DAQIRI_LOG_ERROR(
              "Reorder config '{}' on interface '{}' references RSS flow ID {}; reorder flows "
              "must target exactly one RX queue",
              reorder.name_, intf.name_, flow_id);
          pass = false;
        }
        const auto queues_it = flow_rx_queue_ids.find(flow_id);
        if (queues_it == flow_rx_queue_ids.end()) {
          DAQIRI_LOG_ERROR("Reorder config '{}' references unknown flow ID {} on interface '{}'",
                           reorder.name_, flow_id, intf.name_);
          pass = false;
          continue;
        }
        for (const uint16_t queue_id : queues_it->second) {
          if (direct_rx_queue_ids.find(queue_id) != direct_rx_queue_ids.end()) {
            DAQIRI_LOG_WARN(
                "Reorder config '{}' targets direct RX queue {} on interface '{}'; direct "
                "polling does not support reorder",
                reorder.name_, queue_id, intf.name_);
            pass = false;
          }
        }
      }
    }

    for (const auto& flow : intf.tx_.flows_) {
      const auto actions = flow_config_actions(flow);
      if (actions.size() > kMaxFlowActions) {
        DAQIRI_LOG_ERROR("TX flow '{}' on interface '{}' has {} actions; maximum supported is {}",
                         flow.name_, intf.name_, actions.size(), kMaxFlowActions);
        pass = false;
      }
      if (flow.match_.type_ == FlowMatchType::FLEX_ITEM) {
        DAQIRI_LOG_ERROR("TX flow '{}' on interface '{}' uses flex-item matching; this is not "
                         "supported for TX tunnel/VLAN actions",
                         flow.name_, intf.name_);
        pass = false;
      }
      bool has_transform = false;
      size_t tx_overhead = 0;
      for (const auto& action : actions) {
        if (action.type_ == FlowType::QUEUE) {
          DAQIRI_LOG_ERROR("TX flow '{}' on interface '{}' cannot contain a queue action",
                           flow.name_, intf.name_);
          pass = false;
        }
        if (action.type_ == FlowType::VLAN_POP || action.type_ == FlowType::TUNNEL_DECAP) {
          DAQIRI_LOG_ERROR("TX flow '{}' on interface '{}' can only use encap/push transform "
                           "actions",
                           flow.name_, intf.name_);
          pass = false;
        }
        if (flow_action_is_transform(action)) { has_transform = true; }
        if (!validate_flow_action_config(action, flow.name_)) { pass = false; }
        tx_overhead += flow_action_wire_overhead(action);
      }
      if (!has_transform) {
        DAQIRI_LOG_ERROR("TX flow '{}' on interface '{}' must contain a tunnel or VLAN action",
                         flow.name_, intf.name_);
        pass = false;
      }
      if (has_transform &&
          (config.common_.stream_type != StreamType::RAW || !tunnel_supported_engine)) {
        DAQIRI_LOG_ERROR("TX flow '{}' uses tunnel/VLAN actions, which are supported only for raw "
                         "DPDK or raw ibverbs engines",
                         flow.name_);
        pass = false;
      }
      if (max_tx_payload_frame + tx_overhead > kTunnelMaxFrameSize) {
        DAQIRI_LOG_ERROR("TX flow '{}' requires wire frame size {} bytes, exceeding {} bytes",
                         flow.name_, max_tx_payload_frame + tx_overhead, kTunnelMaxFrameSize);
        pass = false;
      }
    }
  }

  // All MRs are in queues
  for (const auto& mr : mr_names) {
    if (q_mr_names.find(mr) == q_mr_names.end()) {
      DAQIRI_LOG_WARN("Extra MR section with name {} unused in queues section", mr);
    }
  }

  // All queue MRs are in MR list
  for (const auto& mr : q_mr_names) {
    if (mr_names.find(mr) == mr_names.end()) {
      DAQIRI_LOG_ERROR(
          "Queue found using MR {}, but that MR doesn't exist in the memory_region config", mr);
      pass = false;
    }
  }

  if (config.common_.engine_type == EngineType::GPUNETIO &&
      !validate_gpunetio_network_config(config)) {
    pass = false;
  }

  return pass;
}

bool Engine::validate_config() const {
  return validate_network_config(cfg_);
}

void Engine::init_rx_core_q_map() {
  for (const auto& intf : cfg_.ifs_) {
    // Initialize the round-robin index for this port
    next_queue_index_map_.try_emplace(intf.port_id_, 0);

    for (const auto& q : intf.rx_.queues_) {
      int cpu_core = strtol(q.common_.cpu_core_.c_str(), nullptr, 10);
      rx_core_q_map[cpu_core].push_back(std::make_pair(intf.port_id_, q.common_.id_));

      if (rx_core_q_map[cpu_core].size() > MAX_RX_Q_PER_CORE) {
        DAQIRI_LOG_CRITICAL("Too many RX queues assigned to core {}!", cpu_core);
      }
    }
  }
}

uint16_t Engine::get_num_rx_queues(int port_id) const {
  return cfg_.ifs_[port_id].rx_.queues_.size();
}

void Engine::flush_port_queue(int port, int queue) {
  DAQIRI_LOG_ERROR("flush_port_queue not implemented for this engine type");
}

Status Engine::drop_all_traffic(int port) {
  DAQIRI_LOG_ERROR("drop_all_traffic not implemented for this engine type");
  return Status::NOT_SUPPORTED;
}

Status Engine::allow_all_traffic(int port) {
  DAQIRI_LOG_ERROR("allow_all_traffic not implemented for this engine type");
  return Status::NOT_SUPPORTED;
}

Status Engine::add_rx_flow_async(int port, const FlowRuleConfig& flow, FlowOpId* op_id) {
  (void)port;
  (void)flow;
  (void)op_id;
  DAQIRI_LOG_ERROR("add_rx_flow_async not implemented for this engine type");
  return Status::NOT_SUPPORTED;
}

Status Engine::add_rx_flows_async(int port,
                                  const std::vector<FlowRuleConfig>& flows,
                                  FlowOpId* op_id) {
  (void)port;
  (void)flows;
  (void)op_id;
  DAQIRI_LOG_ERROR("add_rx_flows_async not implemented for this engine type");
  return Status::NOT_SUPPORTED;
}

Status Engine::delete_flow_async(FlowId flow_id, FlowOpId* op_id) {
  (void)flow_id;
  (void)op_id;
  DAQIRI_LOG_ERROR("delete_flow_async not implemented for this engine type");
  return Status::NOT_SUPPORTED;
}

Status Engine::poll_flow_op(FlowOpResult* result) {
  (void)result;
  return Status::NOT_SUPPORTED;
}

Status Engine::add_memory_region_async(const MemoryRegionConfig& config,
                                       const ExternalMemoryRegion* binding, ResourceOpId* op_id) {
  (void)config;
  (void)binding;
  (void)op_id;
  return Status::NOT_SUPPORTED;
}

Status Engine::delete_memory_region_async(const std::string& name, ResourceOpId* op_id) {
  (void)name;
  (void)op_id;
  return Status::NOT_SUPPORTED;
}

Status Engine::add_rx_queue_async(int port, const RxQueueConfig& config, ResourceOpId* op_id) {
  (void)port;
  (void)config;
  (void)op_id;
  return Status::NOT_SUPPORTED;
}

Status Engine::delete_rx_queue_async(int port, int queue_id, ResourceOpId* op_id) {
  (void)port;
  (void)queue_id;
  (void)op_id;
  return Status::NOT_SUPPORTED;
}

Status Engine::add_tx_queue_async(int port, const TxQueueConfig& config, ResourceOpId* op_id) {
  (void)port;
  (void)config;
  (void)op_id;
  return Status::NOT_SUPPORTED;
}

Status Engine::delete_tx_queue_async(int port, int queue_id, ResourceOpId* op_id) {
  (void)port;
  (void)queue_id;
  (void)op_id;
  return Status::NOT_SUPPORTED;
}

Status Engine::poll_resource_op(ResourceOpResult* result) {
  (void)result;
  return Status::NOT_SUPPORTED;
}

Status Engine::get_tx_packet_burst_checked(BurstParams* burst) {
  if (!is_tx_burst_available(burst)) {
    return Status::NO_FREE_BURST_BUFFERS;
  }
  return get_tx_packet_burst(burst);
}

Status Engine::send_tx_burst(EndpointId endpoint_id, uint16_t queue_id, BurstParams* burst) {
  (void)endpoint_id;
  (void)queue_id;
  (void)burst;
  return Status::NOT_SUPPORTED;
}

Status Engine::add_endpoint(const RawUdpEndpointConfig& config, EndpointId* endpoint_id) {
  (void)config;
  (void)endpoint_id;
  return Status::NOT_SUPPORTED;
}

Status Engine::get_endpoint_id(const std::string& name, EndpointId* endpoint_id) {
  (void)name;
  (void)endpoint_id;
  return Status::NOT_SUPPORTED;
}

Status Engine::delete_endpoint(EndpointId endpoint_id) {
  (void)endpoint_id;
  return Status::NOT_SUPPORTED;
}

Status Engine::delete_endpoint(const std::string& name) {
  (void)name;
  return Status::NOT_SUPPORTED;
}

Status Engine::wait_for_tx_idle(uint32_t timeout_ms) {
  (void)timeout_ms;
  return Status::NOT_SUPPORTED;
}

Status Engine::resolve_ipv4_mac(int port, uint32_t dst_host, char* mac, uint32_t timeout_ms) {
  if (mac == nullptr) {
    return Status::NULL_PTR;
  }
  if (port < 0 || port >= static_cast<int>(cfg_.ifs_.size()) || dst_host == INADDR_ANY ||
      dst_host == INADDR_BROADCAST || IN_MULTICAST(dst_host) || IN_BADCLASS(dst_host) ||
      timeout_ms == 0) {
    return Status::INVALID_PARAMETER;
  }
  return Status::NOT_SUPPORTED;
}

Status Engine::get_rx_burst(BurstParams** burst, int port_id) {
  // Check if the port_id is valid
  if (port_id < 0 || port_id >= static_cast<int>(cfg_.ifs_.size())) {
    DAQIRI_LOG_ERROR("Invalid port_id {} provided to get_rx_burst", port_id);
    return Status::INVALID_PARAMETER;
  }

  const auto& queues = cfg_.ifs_[port_id].rx_.queues_;
  size_t num_queues = queues.size();
  size_t& next_queue_index = next_queue_index_map_[port_id];

  // Check all queues once, starting from the next index
  bool saw_not_ready = false;
  for (size_t i = 0; i < num_queues; ++i) {
    size_t check_index = (next_queue_index + i) % num_queues;
    int queue_id = queues[check_index].common_.id_;

    Status ret = get_rx_burst(burst, port_id, queue_id);
    if (ret != Status::NULL_PTR && ret != Status::NOT_READY) {
      // Got something, update index for next time and return status
      next_queue_index = (check_index + 1) % num_queues;
      return ret;
    }
    saw_not_ready = saw_not_ready || ret == Status::NOT_READY;
  }

  // If we checked all queues and none had data
  return saw_not_ready ? Status::NOT_READY : Status::NULL_PTR;
}

Status Engine::get_rx_burst(BurstParams** burst) {
  if (cfg_.ifs_.empty()) {
    DAQIRI_LOG_ERROR("No interfaces configured");
    return Status::NULL_PTR;
  }

  size_t num_interfaces = cfg_.ifs_.size();

  // Check all queues once, starting from the next index
  bool saw_not_ready = false;
  for (size_t i = 0; i < num_interfaces; ++i) {
    size_t check_index = (next_port_index_ + i) % num_interfaces;
    int port_id = cfg_.ifs_[check_index].port_id_;

    Status ret = get_rx_burst(burst, port_id);
    if (ret != Status::NULL_PTR && ret != Status::NOT_READY) {
      // Got something, update index for next time and return status
      next_port_index_ = (check_index + 1) % num_interfaces;
      return ret;
    }
    saw_not_ready = saw_not_ready || ret == Status::NOT_READY;
  }

  // If we checked all interfaces and none yielded a burst
  return saw_not_ready ? Status::NOT_READY : Status::NULL_PTR;
}

Status Engine::socket_connect_to_server(const std::string& dst_addr, uint16_t dst_port,
                                         uintptr_t* conn_id) {
  DAQIRI_LOG_CRITICAL("Socket connect to server not implemented");
  return Status::NOT_SUPPORTED;
}

Status Engine::socket_connect_to_server(const std::string& dst_addr, uint16_t dst_port,
                                         const std::string& src_addr, uintptr_t* conn_id) {
  DAQIRI_LOG_CRITICAL("Socket connect to server not implemented");
  return Status::NOT_SUPPORTED;
}

Status Engine::socket_get_port_queue(uintptr_t conn_id, uint16_t* port, uint16_t* queue) {
  DAQIRI_LOG_CRITICAL("Socket get port queue not implemented");
  return Status::NOT_SUPPORTED;
}

Status Engine::socket_get_server_conn_id(const std::string& server_addr, uint16_t server_port,
                                          uintptr_t* conn_id) {
  DAQIRI_LOG_CRITICAL("Socket get server conn ID not implemented");
  return Status::NOT_SUPPORTED;
}

Status Engine::socket_setsockopt(uintptr_t conn_id, int level, int optname, const void* optval,
                                  size_t optlen) {
  DAQIRI_LOG_CRITICAL("Socket setsockopt not implemented");
  return Status::NOT_SUPPORTED;
}

Status Engine::rdma_connect_to_server(const std::string& dst_addr, uint16_t dst_port,
                                       uintptr_t* conn_id) {
  DAQIRI_LOG_CRITICAL("RDMA connect to server not implemented");
  return Status::NOT_SUPPORTED;
}

Status Engine::rdma_connect_to_server(const std::string& dst_addr, uint16_t dst_port,
                                       const std::string& src_addr, uintptr_t* conn_id) {
  DAQIRI_LOG_CRITICAL("RDMA connect to server not implemented");
  return Status::NOT_SUPPORTED;
}

Status Engine::rdma_get_port_queue(uintptr_t conn_id, uint16_t* port, uint16_t* queue) {
  DAQIRI_LOG_CRITICAL("RDMA get port queue not implemented");
  return Status::NOT_SUPPORTED;
}

Status Engine::rdma_get_server_conn_id(const std::string& server_addr, uint16_t server_port,
                                        uintptr_t* conn_id) {
  DAQIRI_LOG_CRITICAL("RDMA get server conn ID not implemented");
  return Status::NOT_SUPPORTED;
}

Status Engine::get_rx_burst(BurstParams** burst, uintptr_t conn_id, bool server) {
  DAQIRI_LOG_CRITICAL("RDMA get RX burst not implemented");
  return Status::NOT_SUPPORTED;
}

Status Engine::set_all_packet_lengths(BurstParams* burst,
                                       const std::initializer_list<int>& lens) {
  if (burst == nullptr) { return Status::NULL_PTR; }
  for (size_t idx = 0; idx < burst->hdr.hdr.num_pkts; ++idx) {
    const auto status = set_packet_lengths(burst, static_cast<int>(idx), lens);
    if (status != Status::SUCCESS) { return status; }
  }
  return Status::SUCCESS;
}

Status Engine::set_reorder_cuda_stream(const std::string& interface_name,
                                        const std::string& reorder_name,
                                        cudaStream_t stream) {
  DAQIRI_LOG_ERROR(
      "set_reorder_cuda_stream not implemented for this engine type "
      "(interface='{}', reorder='{}')",
      interface_name,
      reorder_name);
  return Status::NOT_SUPPORTED;
}

Status Engine::get_reorder_burst_info(BurstParams* burst, ReorderBurstInfo* info) {
  (void)burst;
  (void)info;
  DAQIRI_LOG_ERROR("get_reorder_burst_info not implemented for this engine type");
  return Status::NOT_SUPPORTED;
}

Status Engine::get_reorder_missing_info(BurstParams* burst, ReorderMissingInfo* info) {
  (void)burst;
  (void)info;
  DAQIRI_LOG_ERROR("get_reorder_missing_info not implemented for this engine type");
  return Status::NOT_SUPPORTED;
}

Status Engine::rdma_set_header(BurstParams* burst, RDMAOpCode op_code, uintptr_t conn_id,
                                bool is_server, int num_pkts, uint64_t wr_id,
                                const std::string& local_mr_name) {
  DAQIRI_LOG_CRITICAL("RDMA set header not implemented");
  return Status::NOT_SUPPORTED;
}

RDMAOpCode Engine::rdma_get_opcode(BurstParams* burst) {
  DAQIRI_LOG_CRITICAL("RDMA get opcode not implemented");
  return RDMAOpCode::INVALID;
}

};  // namespace daqiri
