MO n_bit_adder_tbw NULL D:/DL_LAB_PROJECT/DL_LAB_PROJECT/n_bit_adder_tbw.tfw vlg0B/n__bit__adder__tbw.bin 1612928711
MO full_substractor NULL D:/DL_LAB_PROJECT/DL_LAB_PROJECT/full_substractor.v vlg5A/full__substractor.bin 1612879173
MO N_bit_adder NULL D:/DL_LAB_PROJECT/DL_LAB_PROJECT/N_bit_adder.v vlg03/_n__bit__adder.bin 1612879251
MO n_bit_substractor_tbw NULL D:/DL_LAB_PROJECT/DL_LAB_PROJECT/n_bit_substractor_tbw.tfw vlg53/n__bit__substractor__tbw.bin 1612879354
MO half_adder NULL D:/DL_LAB_PROJECT/DL_LAB_PROJECT/half_adder.v vlg5A/half__adder.bin 1612879251
MO N_bit_substractor NULL D:/DL_LAB_PROJECT/DL_LAB_PROJECT/N_bit_substractor.v vlg4B/_n__bit__substractor.bin 1612879173
MO half_substractor NULL D:/DL_LAB_PROJECT/DL_LAB_PROJECT/half_substractor.v vlg5A/half__substractor.bin 1612879173
MO full_adder NULL D:/DL_LAB_PROJECT/DL_LAB_PROJECT/full_adder.v vlg5A/full__adder.bin 1612879251
MO glbl NULL "D:/dl xilux/verilog/src/glbl.v" vlg2D/glbl.bin 1612711508
