Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/coregen.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
WARNING:sim:1016 - Unable to launch pdf viewer
WARNING:sim:1016 - Unable to launch pdf viewer
WARNING:sim:1016 - Unable to launch pdf viewer
WARNING:sim:1016 - Unable to launch pdf viewer
WARNING:sim:1016 - Unable to launch pdf viewer
WARNING:sim:1016 - Unable to launch pdf viewer
WARNING:sim:1016 - Unable to launch pdf viewer
WARNING:sim:1016 - Unable to launch pdf viewer
Finished Customizing.
Resolving generic values...
Finished resolving generic values.
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: mig_39_2.xco
XMDF file found: mig_39_2_xmdf.tcl
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/inf
rastructure.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VH
   DL
   Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/
   infrastructure.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/mcb
_controller/iodrp_controller.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VH
   DL
   Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/
   mcb_controller/iodrp_controller.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/mcb
_controller/iodrp_mcb_controller.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VH
   DL
   Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/
   mcb_controller/iodrp_mcb_controller.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/mcb
_controller/mcb_raw_wrapper.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VH
   DL
   Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/
   mcb_controller/mcb_raw_wrapper.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/mcb
_controller/mcb_soft_calibration.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VH
   DL
   Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/
   mcb_controller/mcb_soft_calibration.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/mcb
_controller/mcb_soft_calibration_top.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VH
   DL
   Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/
   mcb_controller/mcb_soft_calibration_top.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/mcb
_controller/mcb_ui_top.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VH
   DL
   Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/
   mcb_controller/mcb_ui_top.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/mem
c_wrapper.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VH
   DL
   Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/
   memc_wrapper.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/mig
_39_2.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VH
   DL
   Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/
   mig_39_2.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/par/mig
_39_2.ucf -view all -origin_type created
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mig_39_2"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
WARNING:sim:381 - Unable to determine location of PDF viewer
WARNING:sim:381 - Unable to determine location of PDF viewer
WARNING:sim:381 - Unable to determine location of PDF viewer
WARNING:sim:381 - Unable to determine location of PDF viewer
WARNING:sim:381 - Unable to determine location of PDF viewer
Regenerate all project IP (under current project settings)INFO:sim:953 - Generating composite instance 'coregen' of
   'xilinx.com:project:coregen:1.0' from
   '/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VH
   DL Coding/TotalProject/TotalProject/ipcore_dir/coregen.cgc'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generic values...
Finished resolving generic values.
Customizing IP...
Finished Customizing.
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: mig_39_2.xco
XMDF file found: mig_39_2_xmdf.tcl
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/inf
rastructure.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VH
   DL
   Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/
   infrastructure.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/mcb
_controller/iodrp_controller.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VH
   DL
   Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/
   mcb_controller/iodrp_controller.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/mcb
_controller/iodrp_mcb_controller.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VH
   DL
   Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/
   mcb_controller/iodrp_mcb_controller.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/mcb
_controller/mcb_raw_wrapper.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VH
   DL
   Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/
   mcb_controller/mcb_raw_wrapper.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/mcb
_controller/mcb_soft_calibration.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VH
   DL
   Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/
   mcb_controller/mcb_soft_calibration.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/mcb
_controller/mcb_soft_calibration_top.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VH
   DL
   Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/
   mcb_controller/mcb_soft_calibration_top.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/mcb
_controller/mcb_ui_top.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VH
   DL
   Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/
   mcb_controller/mcb_ui_top.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/mem
c_wrapper.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VH
   DL
   Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/
   memc_wrapper.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/mig
_39_2.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VH
   DL
   Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/rtl/
   mig_39_2.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/mariomain/Downloads/github/SAR-Imager_FSU-FAMU-COE_Northrop-Grumman/VHDL
Coding/TotalProject/TotalProject/ipcore_dir/tmp/_cg/mig_39_2/user_design/par/mig
_39_2.ucf -view all -origin_type created
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mig_39_2"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
WARNING:sim:381 - Unable to determine location of PDF viewer
WARNING:sim:1016 - Unable to launch pdf viewer
Closed project file.
