Riviera-PRO 2020.04.130.7729(Linux64) 2020-11-16 04:30:32

Elaboration top modules:
Verilog Module                adder_sub_tb


---------------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version      | Compilation Options
---------------------------------------------------------------------------------------------
adder_sub_tb            | work    |      | 2020.04.130 (Linux64) | -timescale 1ns/1ns -sv2k9
adder_sub               | work    |      | 2020.04.130 (Linux64) | -timescale 1ns/1ns -sv2k9
---------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------
Library                 | Comment
---------------------------------------------------------------------------------------------
work                    | None
---------------------------------------------------------------------------------------------


Simulation Options: asim +access+r


The performance of simulation is reduced. Version EDU Edition
