Classic Timing Analyzer report for PQP
Fri May 17 09:45:49 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------+---------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                             ; To                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------+---------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 10.061 ns                        ; ControlUnit:ControlUnit|state.SllvWriteReg       ; MuxMemToRegOut[17]                          ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 93.35 MHz ( period = 10.712 ns ) ; ControlUnit:ControlUnit|nextstate.WriteInReg_870 ; ControlUnit:ControlUnit|state.WriteInReg    ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.Srl                ; ControlUnit:ControlUnit|nextstate.SrlOp_582 ; clock      ; clock    ; 96           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                  ;                                             ;            ;          ; 96           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------+---------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 93.35 MHz ( period = 10.712 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_870     ; ControlUnit:ControlUnit|state.WriteInReg     ; clock      ; clock    ; None                        ; None                      ; 0.821 ns                ;
; N/A                                     ; 93.97 MHz ( period = 10.642 ns )                    ; ControlUnit:ControlUnit|nextstate.SravOp_619         ; ControlUnit:ControlUnit|state.SravOp         ; clock      ; clock    ; None                        ; None                      ; 0.949 ns                ;
; N/A                                     ; 95.44 MHz ( period = 10.478 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_881            ; ControlUnit:ControlUnit|state.Add            ; clock      ; clock    ; None                        ; None                      ; 0.630 ns                ;
; N/A                                     ; 97.03 MHz ( period = 10.306 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_844           ; ControlUnit:ControlUnit|state.Addi           ; clock      ; clock    ; None                        ; None                      ; 0.544 ns                ;
; N/A                                     ; 97.79 MHz ( period = 10.226 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_741            ; ControlUnit:ControlUnit|state.Sll            ; clock      ; clock    ; None                        ; None                      ; 0.513 ns                ;
; N/A                                     ; 98.35 MHz ( period = 10.168 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_787          ; ControlUnit:ControlUnit|state.Break          ; clock      ; clock    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 98.37 MHz ( period = 10.166 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_894         ; ControlUnit:ControlUnit|state.Decode         ; clock      ; clock    ; None                        ; None                      ; 0.627 ns                ;
; N/A                                     ; 98.48 MHz ( period = 10.154 ns )                    ; ControlUnit:ControlUnit|nextstate.SllOp_643          ; ControlUnit:ControlUnit|state.SllOp          ; clock      ; clock    ; None                        ; None                      ; 0.519 ns                ;
; N/A                                     ; 98.52 MHz ( period = 10.150 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlOp_582          ; ControlUnit:ControlUnit|state.SrlOp          ; clock      ; clock    ; None                        ; None                      ; 0.520 ns                ;
; N/A                                     ; 99.94 MHz ( period = 10.006 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_569    ; ControlUnit:ControlUnit|state.SrlWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.623 ns                ;
; N/A                                     ; 101.87 MHz ( period = 9.816 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_730    ; ControlUnit:ControlUnit|state.SllWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.527 ns                ;
; N/A                                     ; 101.94 MHz ( period = 9.810 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_706   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; clock      ; clock    ; None                        ; None                      ; 0.534 ns                ;
; N/A                                     ; 101.98 MHz ( period = 9.806 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvOp_656         ; ControlUnit:ControlUnit|state.SllvOp         ; clock      ; clock    ; None                        ; None                      ; 0.532 ns                ;
; N/A                                     ; 102.19 MHz ( period = 9.786 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_920          ; ControlUnit:ControlUnit|state.Start          ; clock      ; clock    ; None                        ; None                      ; 0.532 ns                ;
; N/A                                     ; 102.23 MHz ( period = 9.782 ns )                    ; ControlUnit:ControlUnit|nextstate.SravWriteReg_606   ; ControlUnit:ControlUnit|state.SravWriteReg   ; clock      ; clock    ; None                        ; None                      ; 0.519 ns                ;
; N/A                                     ; 102.65 MHz ( period = 9.742 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_835 ; ControlUnit:ControlUnit|state.WriteInRegAddi ; clock      ; clock    ; None                        ; None                      ; 0.514 ns                ;
; N/A                                     ; 102.71 MHz ( period = 9.736 ns )                    ; ControlUnit:ControlUnit|nextstate.Srav_630           ; ControlUnit:ControlUnit|state.Srav           ; clock      ; clock    ; None                        ; None                      ; 0.617 ns                ;
; N/A                                     ; 102.84 MHz ( period = 9.724 ns )                    ; ControlUnit:ControlUnit|nextstate.SraWriteReg_669    ; ControlUnit:ControlUnit|state.SraWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.514 ns                ;
; N/A                                     ; 104.28 MHz ( period = 9.590 ns )                    ; ControlUnit:ControlUnit|nextstate.And_809            ; ControlUnit:ControlUnit|state.And            ; clock      ; clock    ; None                        ; None                      ; 0.533 ns                ;
; N/A                                     ; 104.52 MHz ( period = 9.568 ns )                    ; ControlUnit:ControlUnit|nextstate.Sra_693            ; ControlUnit:ControlUnit|state.Sra            ; clock      ; clock    ; None                        ; None                      ; 0.529 ns                ;
; N/A                                     ; 104.56 MHz ( period = 9.564 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_798            ; ControlUnit:ControlUnit|state.Sub            ; clock      ; clock    ; None                        ; None                      ; 0.520 ns                ;
; N/A                                     ; 104.62 MHz ( period = 9.558 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_717           ; ControlUnit:ControlUnit|state.Sllv           ; clock      ; clock    ; None                        ; None                      ; 0.527 ns                ;
; N/A                                     ; 104.65 MHz ( period = 9.556 ns )                    ; ControlUnit:ControlUnit|nextstate.Srl_593            ; ControlUnit:ControlUnit|state.Srl            ; clock      ; clock    ; None                        ; None                      ; 0.524 ns                ;
; N/A                                     ; 110.23 MHz ( period = 9.072 ns )                    ; ControlUnit:ControlUnit|nextstate.SraOp_682          ; ControlUnit:ControlUnit|state.SraOp          ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 110.45 MHz ( period = 9.054 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_907    ; ControlUnit:ControlUnit|state.WaitMemRead    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 110.45 MHz ( period = 9.054 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_857           ; ControlUnit:ControlUnit|state.Wait           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 110.77 MHz ( period = 9.028 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_822   ; ControlUnit:ControlUnit|state.WaitMemRead2   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 110.94 MHz ( period = 9.014 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_776      ; ControlUnit:ControlUnit|state.WriteInPC      ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 113.43 MHz ( period = 8.816 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_752             ; ControlUnit:ControlUnit|state.Jr             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 113.53 MHz ( period = 8.808 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_763            ; ControlUnit:ControlUnit|state.Rte            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 126.77 MHz ( period = 7.888 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.707 ns                ;
; N/A                                     ; 128.14 MHz ( period = 7.804 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.623 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.601 ns                ;
; N/A                                     ; 128.60 MHz ( period = 7.776 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.596 ns                ;
; N/A                                     ; 129.70 MHz ( period = 7.710 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.529 ns                ;
; N/A                                     ; 130.01 MHz ( period = 7.692 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.512 ns                ;
; N/A                                     ; 130.04 MHz ( period = 7.690 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 130.28 MHz ( period = 7.676 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.495 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.490 ns                ;
; N/A                                     ; 130.80 MHz ( period = 7.645 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.463 ns                ;
; N/A                                     ; 130.94 MHz ( period = 7.637 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.456 ns                ;
; N/A                                     ; 131.13 MHz ( period = 7.626 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.445 ns                ;
; N/A                                     ; 131.51 MHz ( period = 7.604 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.423 ns                ;
; N/A                                     ; 131.89 MHz ( period = 7.582 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.401 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.398 ns                ;
; N/A                                     ; 132.21 MHz ( period = 7.564 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.384 ns                ;
; N/A                                     ; 132.26 MHz ( period = 7.561 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.379 ns                ;
; N/A                                     ; 132.40 MHz ( period = 7.553 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 132.64 MHz ( period = 7.539 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.357 ns                ;
; N/A                                     ; 132.78 MHz ( period = 7.531 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.350 ns                ;
; N/A                                     ; 133.12 MHz ( period = 7.512 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.331 ns                ;
; N/A                                     ; 133.23 MHz ( period = 7.506 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.326 ns                ;
; N/A                                     ; 133.30 MHz ( period = 7.502 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.322 ns                ;
; N/A                                     ; 133.30 MHz ( period = 7.502 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.322 ns                ;
; N/A                                     ; 133.37 MHz ( period = 7.498 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.317 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.290 ns                ;
; N/A                                     ; 134.28 MHz ( period = 7.447 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.265 ns                ;
; N/A                                     ; 134.43 MHz ( period = 7.439 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 134.54 MHz ( period = 7.433 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.251 ns                ;
; N/A                                     ; 134.68 MHz ( period = 7.425 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 134.73 MHz ( period = 7.422 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.242 ns                ;
; N/A                                     ; 134.81 MHz ( period = 7.418 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.238 ns                ;
; N/A                                     ; 134.81 MHz ( period = 7.418 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.238 ns                ;
; N/A                                     ; 134.84 MHz ( period = 7.416 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.231 ns                ;
; N/A                                     ; 134.97 MHz ( period = 7.409 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.253 ns                ;
; N/A                                     ; 135.06 MHz ( period = 7.404 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.223 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.220 ns                ;
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.216 ns                ;
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.216 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.189 ns                ;
; N/A                                     ; 136.26 MHz ( period = 7.339 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.157 ns                ;
; N/A                                     ; 136.39 MHz ( period = 7.332 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 136.41 MHz ( period = 7.331 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.150 ns                ;
; N/A                                     ; 136.80 MHz ( period = 7.310 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.125 ns                ;
; N/A                                     ; 136.84 MHz ( period = 7.308 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.128 ns                ;
; N/A                                     ; 136.91 MHz ( period = 7.304 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.124 ns                ;
; N/A                                     ; 136.91 MHz ( period = 7.304 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.124 ns                ;
; N/A                                     ; 137.04 MHz ( period = 7.297 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 137.10 MHz ( period = 7.294 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.114 ns                ;
; N/A                                     ; 137.17 MHz ( period = 7.290 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.110 ns                ;
; N/A                                     ; 137.17 MHz ( period = 7.290 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.110 ns                ;
; N/A                                     ; 137.72 MHz ( period = 7.261 ns )                    ; ControlUnit:ControlUnit|state.SraOp                  ; RegDesloc:RegDesloc|temp[17]                 ; clock      ; clock    ; None                        ; None                      ; 7.089 ns                ;
; N/A                                     ; 137.74 MHz ( period = 7.260 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.078 ns                ;
; N/A                                     ; 138.29 MHz ( period = 7.231 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.075 ns                ;
; N/A                                     ; 138.35 MHz ( period = 7.228 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.049 ns                ;
; N/A                                     ; 138.45 MHz ( period = 7.223 ns )                    ; Registrador:B|Saida[3]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.067 ns                ;
; N/A                                     ; 138.54 MHz ( period = 7.218 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.033 ns                ;
; N/A                                     ; 138.58 MHz ( period = 7.216 ns )                    ; ControlUnit:ControlUnit|state.SllWriteReg            ; RegDesloc:RegDesloc|temp[17]                 ; clock      ; clock    ; None                        ; None                      ; 7.044 ns                ;
; N/A                                     ; 138.73 MHz ( period = 7.208 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.051 ns                ;
; N/A                                     ; 138.81 MHz ( period = 7.204 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.019 ns                ;
; N/A                                     ; 138.89 MHz ( period = 7.200 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.020 ns                ;
; N/A                                     ; 138.97 MHz ( period = 7.196 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.016 ns                ;
; N/A                                     ; 138.97 MHz ( period = 7.196 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.016 ns                ;
; N/A                                     ; 139.00 MHz ( period = 7.194 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.011 ns                ;
; N/A                                     ; 139.55 MHz ( period = 7.166 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.009 ns                ;
; N/A                                     ; 139.70 MHz ( period = 7.158 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.002 ns                ;
; N/A                                     ; 139.98 MHz ( period = 7.144 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.965 ns                ;
; N/A                                     ; 140.04 MHz ( period = 7.141 ns )                    ; ControlUnit:ControlUnit|state.Srl                    ; RegDesloc:RegDesloc|temp[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 140.06 MHz ( period = 7.140 ns )                    ; ControlUnit:ControlUnit|state.Srl                    ; RegDesloc:RegDesloc|temp[17]                 ; clock      ; clock    ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 140.27 MHz ( period = 7.129 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.945 ns                ;
; N/A                                     ; 140.41 MHz ( period = 7.122 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.943 ns                ;
; N/A                                     ; 140.43 MHz ( period = 7.121 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.938 ns                ;
; N/A                                     ; 140.47 MHz ( period = 7.119 ns )                    ; ControlUnit:ControlUnit|state.SraWriteReg            ; RegDesloc:RegDesloc|temp[17]                 ; clock      ; clock    ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 140.47 MHz ( period = 7.119 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.934 ns                ;
; N/A                                     ; 140.51 MHz ( period = 7.117 ns )                    ; ControlUnit:ControlUnit|state.SllOp                  ; RegDesloc:RegDesloc|temp[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.929 ns                ;
; N/A                                     ; 140.53 MHz ( period = 7.116 ns )                    ; ControlUnit:ControlUnit|state.SllOp                  ; RegDesloc:RegDesloc|temp[17]                 ; clock      ; clock    ; None                        ; None                      ; 6.944 ns                ;
; N/A                                     ; 140.63 MHz ( period = 7.111 ns )                    ; Registrador:B|Saida[3]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.956 ns                ;
; N/A                                     ; 140.65 MHz ( period = 7.110 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.925 ns                ;
; N/A                                     ; 140.81 MHz ( period = 7.102 ns )                    ; ControlUnit:ControlUnit|state.Sra                    ; RegDesloc:RegDesloc|temp[17]                 ; clock      ; clock    ; None                        ; None                      ; 6.930 ns                ;
; N/A                                     ; 140.92 MHz ( period = 7.096 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.940 ns                ;
; N/A                                     ; 141.48 MHz ( period = 7.068 ns )                    ; ControlUnit:ControlUnit|state.Sll                    ; RegDesloc:RegDesloc|temp[17]                 ; clock      ; clock    ; None                        ; None                      ; 6.896 ns                ;
; N/A                                     ; 141.66 MHz ( period = 7.059 ns )                    ; ControlUnit:ControlUnit|state.Srl                    ; RegDesloc:RegDesloc|temp[8]                  ; clock      ; clock    ; None                        ; None                      ; 6.885 ns                ;
; N/A                                     ; 141.80 MHz ( period = 7.052 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.867 ns                ;
; N/A                                     ; 141.88 MHz ( period = 7.048 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 6.863 ns                ;
; N/A                                     ; 141.94 MHz ( period = 7.045 ns )                    ; Registrador:B|Saida[3]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.889 ns                ;
; N/A                                     ; 141.98 MHz ( period = 7.043 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.860 ns                ;
; N/A                                     ; 142.13 MHz ( period = 7.036 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.850 ns                ;
; N/A                                     ; 142.15 MHz ( period = 7.035 ns )                    ; ControlUnit:ControlUnit|state.SllOp                  ; RegDesloc:RegDesloc|temp[8]                  ; clock      ; clock    ; None                        ; None                      ; 6.861 ns                ;
; N/A                                     ; 142.15 MHz ( period = 7.035 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.850 ns                ;
; N/A                                     ; 142.25 MHz ( period = 7.030 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.873 ns                ;
; N/A                                     ; 142.25 MHz ( period = 7.030 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.851 ns                ;
; N/A                                     ; 142.31 MHz ( period = 7.027 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.872 ns                ;
; N/A                                     ; 142.39 MHz ( period = 7.023 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.868 ns                ;
; N/A                                     ; 142.39 MHz ( period = 7.023 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.868 ns                ;
; N/A                                     ; 142.53 MHz ( period = 7.016 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.837 ns                ;
; N/A                                     ; 142.59 MHz ( period = 7.013 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.828 ns                ;
; N/A                                     ; 142.59 MHz ( period = 7.013 ns )                    ; Registrador:A|Saida[3]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.836 ns                ;
; N/A                                     ; 143.06 MHz ( period = 6.990 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.808 ns                ;
; N/A                                     ; 143.14 MHz ( period = 6.986 ns )                    ; ControlUnit:ControlUnit|state.SraOp                  ; RegDesloc:RegDesloc|temp[8]                  ; clock      ; clock    ; None                        ; None                      ; 6.812 ns                ;
; N/A                                     ; 143.14 MHz ( period = 6.986 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.804 ns                ;
; N/A                                     ; 143.14 MHz ( period = 6.986 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.804 ns                ;
; N/A                                     ; 143.27 MHz ( period = 6.980 ns )                    ; Registrador:B|Saida[3]                               ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.823 ns                ;
; N/A                                     ; 143.29 MHz ( period = 6.979 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 143.33 MHz ( period = 6.977 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.798 ns                ;
; N/A                                     ; 143.35 MHz ( period = 6.976 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.797 ns                ;
; N/A                                     ; 143.43 MHz ( period = 6.972 ns )                    ; Registrador:B|Saida[3]                               ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 143.51 MHz ( period = 6.968 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 143.58 MHz ( period = 6.965 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.807 ns                ;
; N/A                                     ; 143.60 MHz ( period = 6.964 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 6.779 ns                ;
; N/A                                     ; 143.70 MHz ( period = 6.959 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.771 ns                ;
; N/A                                     ; 143.74 MHz ( period = 6.957 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 143.84 MHz ( period = 6.952 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.766 ns                ;
; N/A                                     ; 143.86 MHz ( period = 6.951 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 6.765 ns                ;
; N/A                                     ; 143.88 MHz ( period = 6.950 ns )                    ; ControlUnit:ControlUnit|state.SrlWriteReg            ; RegDesloc:RegDesloc|temp[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.762 ns                ;
; N/A                                     ; 143.91 MHz ( period = 6.949 ns )                    ; ControlUnit:ControlUnit|state.SrlWriteReg            ; RegDesloc:RegDesloc|temp[17]                 ; clock      ; clock    ; None                        ; None                      ; 6.777 ns                ;
; N/A                                     ; 143.97 MHz ( period = 6.946 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.761 ns                ;
; N/A                                     ; 144.05 MHz ( period = 6.942 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 6.757 ns                ;
; N/A                                     ; 144.07 MHz ( period = 6.941 ns )                    ; ControlUnit:ControlUnit|state.SllWriteReg            ; RegDesloc:RegDesloc|temp[8]                  ; clock      ; clock    ; None                        ; None                      ; 6.767 ns                ;
; N/A                                     ; 144.15 MHz ( period = 6.937 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.777 ns                ;
; N/A                                     ; 144.26 MHz ( period = 6.932 ns )                    ; Registrador:PC|Saida[5]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.747 ns                ;
; N/A                                     ; 144.28 MHz ( period = 6.931 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 144.30 MHz ( period = 6.930 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.744 ns                ;
; N/A                                     ; 144.47 MHz ( period = 6.922 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.743 ns                ;
; N/A                                     ; 144.49 MHz ( period = 6.921 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 144.59 MHz ( period = 6.916 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[5]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.732 ns                ;
; N/A                                     ; 144.68 MHz ( period = 6.912 ns )                    ; ControlUnit:ControlUnit|state.SrlOp                  ; RegDesloc:RegDesloc|temp[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.724 ns                ;
; N/A                                     ; 144.70 MHz ( period = 6.911 ns )                    ; ControlUnit:ControlUnit|state.SrlOp                  ; RegDesloc:RegDesloc|temp[17]                 ; clock      ; clock    ; None                        ; None                      ; 6.739 ns                ;
; N/A                                     ; 144.72 MHz ( period = 6.910 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.753 ns                ;
; N/A                                     ; 144.78 MHz ( period = 6.907 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.722 ns                ;
; N/A                                     ; 144.91 MHz ( period = 6.901 ns )                    ; Registrador:A|Saida[3]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.725 ns                ;
; N/A                                     ; 144.93 MHz ( period = 6.900 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.713 ns                ;
; N/A                                     ; 145.03 MHz ( period = 6.895 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.716 ns                ;
; N/A                                     ; 145.05 MHz ( period = 6.894 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.713 ns                ;
; N/A                                     ; 145.07 MHz ( period = 6.893 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.714 ns                ;
; N/A                                     ; 145.10 MHz ( period = 6.892 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.713 ns                ;
; N/A                                     ; 145.18 MHz ( period = 6.888 ns )                    ; Registrador:A|Saida[5]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.703 ns                ;
; N/A                                     ; 145.29 MHz ( period = 6.883 ns )                    ; ControlUnit:ControlUnit|state.SraOp                  ; RegDesloc:RegDesloc|temp[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.695 ns                ;
; N/A                                     ; 145.43 MHz ( period = 6.876 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.695 ns                ;
; N/A                                     ; 145.43 MHz ( period = 6.876 ns )                    ; Registrador:B|Saida[5]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.695 ns                ;
; N/A                                     ; 145.50 MHz ( period = 6.873 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.694 ns                ;
; N/A                                     ; 145.54 MHz ( period = 6.871 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.692 ns                ;
; N/A                                     ; 145.56 MHz ( period = 6.870 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.691 ns                ;
; N/A                                     ; 145.60 MHz ( period = 6.868 ns )                    ; ControlUnit:ControlUnit|state.SrlWriteReg            ; RegDesloc:RegDesloc|temp[8]                  ; clock      ; clock    ; None                        ; None                      ; 6.694 ns                ;
; N/A                                     ; 145.62 MHz ( period = 6.867 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[6]           ; RegDesloc:RegDesloc|temp[17]                 ; clock      ; clock    ; None                        ; None                      ; 6.666 ns                ;
; N/A                                     ; 145.62 MHz ( period = 6.867 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 6.681 ns                ;
; N/A                                     ; 145.67 MHz ( period = 6.865 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.682 ns                ;
; N/A                                     ; 145.90 MHz ( period = 6.854 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.669 ns                ;
; N/A                                     ; 145.99 MHz ( period = 6.850 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 6.665 ns                ;
; N/A                                     ; 146.05 MHz ( period = 6.847 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.660 ns                ;
; N/A                                     ; 146.09 MHz ( period = 6.845 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 6.659 ns                ;
; N/A                                     ; 146.11 MHz ( period = 6.844 ns )                    ; ControlUnit:ControlUnit|state.SraWriteReg            ; RegDesloc:RegDesloc|temp[8]                  ; clock      ; clock    ; None                        ; None                      ; 6.676 ns                ;
; N/A                                     ; 146.18 MHz ( period = 6.841 ns )                    ; Registrador:B|Saida[3]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.686 ns                ;
; N/A                                     ; 146.20 MHz ( period = 6.840 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.655 ns                ;
; N/A                                     ; 146.24 MHz ( period = 6.838 ns )                    ; ControlUnit:ControlUnit|state.SllWriteReg            ; RegDesloc:RegDesloc|temp[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.650 ns                ;
; N/A                                     ; 146.24 MHz ( period = 6.838 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.652 ns                ;
; N/A                                     ; 146.26 MHz ( period = 6.837 ns )                    ; Registrador:B|Saida[3]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.682 ns                ;
; N/A                                     ; 146.26 MHz ( period = 6.837 ns )                    ; Registrador:B|Saida[3]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.682 ns                ;
; N/A                                     ; 146.28 MHz ( period = 6.836 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 6.651 ns                ;
; N/A                                     ; 146.31 MHz ( period = 6.835 ns )                    ; Registrador:A|Saida[3]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.658 ns                ;
; N/A                                     ; 146.41 MHz ( period = 6.830 ns )                    ; ControlUnit:ControlUnit|state.SrlOp                  ; RegDesloc:RegDesloc|temp[8]                  ; clock      ; clock    ; None                        ; None                      ; 6.656 ns                ;
; N/A                                     ; 146.46 MHz ( period = 6.828 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.674 ns                ;
; N/A                                     ; 146.48 MHz ( period = 6.827 ns )                    ; ControlUnit:ControlUnit|state.Sra                    ; RegDesloc:RegDesloc|temp[8]                  ; clock      ; clock    ; None                        ; None                      ; 6.653 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.670 ns                ;
; N/A                                     ; 146.52 MHz ( period = 6.825 ns )                    ; Registrador:B|Saida[7]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.669 ns                ;
; N/A                                     ; 146.54 MHz ( period = 6.824 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.638 ns                ;
; N/A                                     ; 146.58 MHz ( period = 6.822 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.666 ns                ;
; N/A                                     ; 146.58 MHz ( period = 6.822 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.666 ns                ;
; N/A                                     ; 146.61 MHz ( period = 6.821 ns )                    ; Registrador:PC|Saida[6]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.636 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; Registrador:PC|Saida[5]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.636 ns                ;
; N/A                                     ; 146.78 MHz ( period = 6.813 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.628 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                         ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                         ; To                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srl            ; ControlUnit:ControlUnit|nextstate.SrlOp_582          ; clock      ; clock    ; None                       ; None                       ; 0.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll            ; ControlUnit:ControlUnit|nextstate.SllOp_643          ; clock      ; clock    ; None                       ; None                       ; 0.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra            ; ControlUnit:ControlUnit|nextstate.SraOp_682          ; clock      ; clock    ; None                       ; None                       ; 0.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp          ; ControlUnit:ControlUnit|nextstate.SllWriteReg_730    ; clock      ; clock    ; None                       ; None                       ; 0.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv           ; ControlUnit:ControlUnit|nextstate.SllvOp_656         ; clock      ; clock    ; None                       ; None                       ; 0.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp         ; ControlUnit:ControlUnit|nextstate.SravWriteReg_606   ; clock      ; clock    ; None                       ; None                       ; 0.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp         ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_706   ; clock      ; clock    ; None                       ; None                       ; 0.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlOp          ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_569    ; clock      ; clock    ; None                       ; None                       ; 0.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2   ; ControlUnit:ControlUnit|nextstate.Decode_894         ; clock      ; clock    ; None                       ; None                       ; 1.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp          ; ControlUnit:ControlUnit|nextstate.SraWriteReg_669    ; clock      ; clock    ; None                       ; None                       ; 1.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.And_809            ; clock      ; clock    ; None                       ; None                       ; 1.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Add_881            ; clock      ; clock    ; None                       ; None                       ; 1.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Srav_630           ; clock      ; clock    ; None                       ; None                       ; 1.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sub_798            ; clock      ; clock    ; None                       ; None                       ; 1.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sll_741            ; clock      ; clock    ; None                       ; None                       ; 1.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub            ; ControlUnit:ControlUnit|nextstate.WriteInReg_870     ; clock      ; clock    ; None                       ; None                       ; 1.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Srl_593            ; clock      ; clock    ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Rte_763            ; clock      ; clock    ; None                       ; None                       ; 1.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Srav_630           ; clock      ; clock    ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait           ; ControlUnit:ControlUnit|nextstate.Start_920          ; clock      ; clock    ; None                       ; None                       ; 1.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Rte_763            ; clock      ; clock    ; None                       ; None                       ; 1.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg     ; ControlUnit:ControlUnit|nextstate.Wait_857           ; clock      ; clock    ; None                       ; None                       ; 1.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sllv_717           ; clock      ; clock    ; None                       ; None                       ; 1.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Srav_630           ; clock      ; clock    ; None                       ; None                       ; 1.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav           ; ControlUnit:ControlUnit|nextstate.SravOp_619         ; clock      ; clock    ; None                       ; None                       ; 1.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sllv_717           ; clock      ; clock    ; None                       ; None                       ; 1.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add            ; ControlUnit:ControlUnit|nextstate.WriteInReg_870     ; clock      ; clock    ; None                       ; None                       ; 1.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start          ; ControlUnit:ControlUnit|nextstate.WaitMemRead_907    ; clock      ; clock    ; None                       ; None                       ; 1.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jr             ; ControlUnit:ControlUnit|nextstate.Wait_857           ; clock      ; clock    ; None                       ; None                       ; 1.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sll_741            ; clock      ; clock    ; None                       ; None                       ; 1.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Rte_763            ; clock      ; clock    ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_822   ; clock      ; clock    ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Srl_593            ; clock      ; clock    ; None                       ; None                       ; 1.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sll_741            ; clock      ; clock    ; None                       ; None                       ; 1.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And            ; ControlUnit:ControlUnit|nextstate.WriteInReg_870     ; clock      ; clock    ; None                       ; None                       ; 1.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Add_881            ; clock      ; clock    ; None                       ; None                       ; 1.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Jr_752             ; clock      ; clock    ; None                       ; None                       ; 1.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.And_809            ; clock      ; clock    ; None                       ; None                       ; 1.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset          ; ControlUnit:ControlUnit|nextstate.Start_920          ; clock      ; clock    ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break          ; ControlUnit:ControlUnit|nextstate.WriteInPC_776      ; clock      ; clock    ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Add_881            ; clock      ; clock    ; None                       ; None                       ; 1.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Rte_763            ; clock      ; clock    ; None                       ; None                       ; 1.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sub_798            ; clock      ; clock    ; None                       ; None                       ; 1.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi ; ControlUnit:ControlUnit|nextstate.Wait_857           ; clock      ; clock    ; None                       ; None                       ; 1.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sra_693            ; clock      ; clock    ; None                       ; None                       ; 1.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sll_741            ; clock      ; clock    ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sll_741            ; clock      ; clock    ; None                       ; None                       ; 2.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.And_809            ; clock      ; clock    ; None                       ; None                       ; 1.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sllv_717           ; clock      ; clock    ; None                       ; None                       ; 1.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Jr_752             ; clock      ; clock    ; None                       ; None                       ; 1.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sub_798            ; clock      ; clock    ; None                       ; None                       ; 1.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi           ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_835 ; clock      ; clock    ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte            ; ControlUnit:ControlUnit|nextstate.Wait_857           ; clock      ; clock    ; None                       ; None                       ; 1.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Jr_752             ; clock      ; clock    ; None                       ; None                       ; 1.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Rte_763            ; clock      ; clock    ; None                       ; None                       ; 1.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Rte_763            ; clock      ; clock    ; None                       ; None                       ; 1.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Srl_593            ; clock      ; clock    ; None                       ; None                       ; 1.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sll_741            ; clock      ; clock    ; None                       ; None                       ; 2.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Srl_593            ; clock      ; clock    ; None                       ; None                       ; 1.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Srav_630           ; clock      ; clock    ; None                       ; None                       ; 1.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Jr_752             ; clock      ; clock    ; None                       ; None                       ; 1.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sra_693            ; clock      ; clock    ; None                       ; None                       ; 1.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Break_787          ; clock      ; clock    ; None                       ; None                       ; 1.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sllv_717           ; clock      ; clock    ; None                       ; None                       ; 1.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Jr_752             ; clock      ; clock    ; None                       ; None                       ; 1.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Jr_752             ; clock      ; clock    ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraWriteReg    ; ControlUnit:ControlUnit|nextstate.Wait_857           ; clock      ; clock    ; None                       ; None                       ; 2.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Srl_593            ; clock      ; clock    ; None                       ; None                       ; 1.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC      ; ControlUnit:ControlUnit|nextstate.Wait_857           ; clock      ; clock    ; None                       ; None                       ; 2.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Break_787          ; clock      ; clock    ; None                       ; None                       ; 1.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Srl_593            ; clock      ; clock    ; None                       ; None                       ; 1.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.And_809            ; clock      ; clock    ; None                       ; None                       ; 1.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sra_693            ; clock      ; clock    ; None                       ; None                       ; 1.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlWriteReg    ; ControlUnit:ControlUnit|nextstate.Wait_857           ; clock      ; clock    ; None                       ; None                       ; 2.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.And_809            ; clock      ; clock    ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sub_798            ; clock      ; clock    ; None                       ; None                       ; 2.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.And_809            ; clock      ; clock    ; None                       ; None                       ; 2.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Break_787          ; clock      ; clock    ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Add_881            ; clock      ; clock    ; None                       ; None                       ; 2.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravWriteReg   ; ControlUnit:ControlUnit|nextstate.Wait_857           ; clock      ; clock    ; None                       ; None                       ; 2.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Break_787          ; clock      ; clock    ; None                       ; None                       ; 2.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sub_798            ; clock      ; clock    ; None                       ; None                       ; 2.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sub_798            ; clock      ; clock    ; None                       ; None                       ; 2.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Srav_630           ; clock      ; clock    ; None                       ; None                       ; 2.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Add_881            ; clock      ; clock    ; None                       ; None                       ; 2.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Add_881            ; clock      ; clock    ; None                       ; None                       ; 2.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sllv_717           ; clock      ; clock    ; None                       ; None                       ; 2.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllWriteReg    ; ControlUnit:ControlUnit|nextstate.Wait_857           ; clock      ; clock    ; None                       ; None                       ; 2.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvWriteReg   ; ControlUnit:ControlUnit|nextstate.Wait_857           ; clock      ; clock    ; None                       ; None                       ; 2.394 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sra_693            ; clock      ; clock    ; None                       ; None                       ; 2.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Srav_630           ; clock      ; clock    ; None                       ; None                       ; 2.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sllv_717           ; clock      ; clock    ; None                       ; None                       ; 2.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sra_693            ; clock      ; clock    ; None                       ; None                       ; 2.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Break_787          ; clock      ; clock    ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sra_693            ; clock      ; clock    ; None                       ; None                       ; 2.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Break_787          ; clock      ; clock    ; None                       ; None                       ; 2.480 ns                 ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+--------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                        ; To                 ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+--------------------+------------+
; N/A                                     ; None                                                ; 10.061 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 9.972 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 9.882 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 9.797 ns   ; ControlUnit:ControlUnit|state.Srl           ; MuxShiftAmtOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 9.779 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 9.773 ns   ; ControlUnit:ControlUnit|state.SllOp         ; MuxShiftAmtOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 9.676 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 9.621 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxRegDstOut[2]    ; clock      ;
; N/A                                     ; None                                                ; 9.606 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxShiftAmtOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 9.603 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[12] ; clock      ;
; N/A                                     ; None                                                ; 9.584 ns   ; ControlUnit:ControlUnit|state.Srl           ; MuxShiftSrcOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 9.575 ns   ; ControlUnit:ControlUnit|state.Srl           ; MuxShiftAmtOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.568 ns   ; ControlUnit:ControlUnit|state.SrlOp         ; MuxShiftAmtOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 9.564 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 9.560 ns   ; ControlUnit:ControlUnit|state.SllOp         ; MuxShiftSrcOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 9.551 ns   ; ControlUnit:ControlUnit|state.SllOp         ; MuxShiftAmtOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.534 ns   ; ControlUnit:ControlUnit|state.SraOp         ; MuxShiftSrcOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.532 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxRegDstOut[2]    ; clock      ;
; N/A                                     ; None                                                ; 9.527 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.525 ns   ; ControlUnit:ControlUnit|state.WaitMemRead   ; stateout[3]        ; clock      ;
; N/A                                     ; None                                                ; 9.514 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[12] ; clock      ;
; N/A                                     ; None                                                ; 9.511 ns   ; ControlUnit:ControlUnit|state.Srl           ; MuxShiftSrcOut[26] ; clock      ;
; N/A                                     ; None                                                ; 9.497 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 9.489 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxShiftSrcOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.487 ns   ; ControlUnit:ControlUnit|state.SllOp         ; MuxShiftSrcOut[26] ; clock      ;
; N/A                                     ; None                                                ; 9.479 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[15] ; clock      ;
; N/A                                     ; None                                                ; 9.475 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 9.448 ns   ; ControlUnit:ControlUnit|state.SraOp         ; MuxShiftAmtOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.442 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxRegDstOut[2]    ; clock      ;
; N/A                                     ; None                                                ; 9.438 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.430 ns   ; ControlUnit:ControlUnit|state.Srl           ; MuxShiftSrcOut[14] ; clock      ;
; N/A                                     ; None                                                ; 9.430 ns   ; ControlUnit:ControlUnit|state.SraOp         ; MuxShiftAmtOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 9.424 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[12] ; clock      ;
; N/A                                     ; None                                                ; 9.424 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.415 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 9.408 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 9.406 ns   ; ControlUnit:ControlUnit|state.SllOp         ; MuxShiftSrcOut[14] ; clock      ;
; N/A                                     ; None                                                ; 9.404 ns   ; ControlUnit:ControlUnit|state.Addi          ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 9.403 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxShiftAmtOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.393 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxShiftSrcOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 9.392 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxShiftSrcOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.390 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[15] ; clock      ;
; N/A                                     ; None                                                ; 9.385 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxShiftAmtOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 9.385 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 9.384 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxShiftAmtOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.375 ns   ; ControlUnit:ControlUnit|state.Sra           ; MuxShiftSrcOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.355 ns   ; ControlUnit:ControlUnit|state.SrlOp         ; MuxShiftSrcOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 9.355 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[19] ; clock      ;
; N/A                                     ; None                                                ; 9.349 ns   ; ControlUnit:ControlUnit|state.SraOp         ; MuxShiftSrcOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 9.348 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.346 ns   ; ControlUnit:ControlUnit|state.SrlOp         ; MuxShiftAmtOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.341 ns   ; ControlUnit:ControlUnit|state.Sll           ; MuxShiftSrcOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.339 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxRegDstOut[2]    ; clock      ;
; N/A                                     ; None                                                ; 9.335 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.333 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 9.326 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 9.321 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[12] ; clock      ;
; N/A                                     ; None                                                ; 9.320 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxShiftSrcOut[26] ; clock      ;
; N/A                                     ; None                                                ; 9.318 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 9.306 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxShiftAmtOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.304 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxShiftSrcOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 9.303 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.300 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[15] ; clock      ;
; N/A                                     ; None                                                ; 9.291 ns   ; ControlUnit:ControlUnit|state.SraOp         ; MuxShiftSrcOut[25] ; clock      ;
; N/A                                     ; None                                                ; 9.289 ns   ; ControlUnit:ControlUnit|state.Sra           ; MuxShiftAmtOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.288 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxShiftAmtOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 9.285 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[13] ; clock      ;
; N/A                                     ; None                                                ; 9.282 ns   ; ControlUnit:ControlUnit|state.SrlOp         ; MuxShiftSrcOut[26] ; clock      ;
; N/A                                     ; None                                                ; 9.282 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 9.279 ns   ; ControlUnit:ControlUnit|state.Srl           ; MuxShiftSrcOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.279 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.271 ns   ; ControlUnit:ControlUnit|state.Sra           ; MuxShiftAmtOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 9.267 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 9.266 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[19] ; clock      ;
; N/A                                     ; None                                                ; 9.260 ns   ; Instr_Reg:InstructionRegister|Instr20_16[2] ; MuxRegDstOut[2]    ; clock      ;
; N/A                                     ; None                                                ; 9.255 ns   ; ControlUnit:ControlUnit|state.SllOp         ; MuxShiftSrcOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.255 ns   ; ControlUnit:ControlUnit|state.Sll           ; MuxShiftAmtOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.246 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxShiftSrcOut[25] ; clock      ;
; N/A                                     ; None                                                ; 9.245 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.245 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.244 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 9.239 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxShiftSrcOut[14] ; clock      ;
; N/A                                     ; None                                                ; 9.237 ns   ; ControlUnit:ControlUnit|state.Sll           ; MuxShiftAmtOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 9.236 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxRegDstOut[2]    ; clock      ;
; N/A                                     ; None                                                ; 9.236 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 9.231 ns   ; ControlUnit:ControlUnit|state.SraOp         ; stateout[3]        ; clock      ;
; N/A                                     ; None                                                ; 9.219 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 9.218 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[12] ; clock      ;
; N/A                                     ; None                                                ; 9.216 ns   ; ControlUnit:ControlUnit|state.Sub           ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 9.215 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 9.214 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.207 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxShiftSrcOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 9.201 ns   ; ControlUnit:ControlUnit|state.SrlOp         ; MuxShiftSrcOut[14] ; clock      ;
; N/A                                     ; None                                                ; 9.197 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[15] ; clock      ;
; N/A                                     ; None                                                ; 9.196 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[13] ; clock      ;
; N/A                                     ; None                                                ; 9.190 ns   ; ControlUnit:ControlUnit|state.Sra           ; MuxShiftSrcOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 9.190 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 9.190 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.186 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; stateout[3]        ; clock      ;
; N/A                                     ; None                                                ; 9.185 ns   ; ControlUnit:ControlUnit|state.Srl           ; MuxShiftSrcOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.184 ns   ; ControlUnit:ControlUnit|state.SraOp         ; MuxShiftSrcOut[17] ; clock      ;
; N/A                                     ; None                                                ; 9.179 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 9.178 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 9.176 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[19] ; clock      ;
; N/A                                     ; None                                                ; 9.172 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 9.169 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[24] ; clock      ;
; N/A                                     ; None                                                ; 9.161 ns   ; ControlUnit:ControlUnit|state.SllOp         ; MuxShiftSrcOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.156 ns   ; ControlUnit:ControlUnit|state.Sll           ; MuxShiftSrcOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 9.154 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 9.149 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxShiftSrcOut[25] ; clock      ;
; N/A                                     ; None                                                ; 9.145 ns   ; ControlUnit:ControlUnit|state.SraOp         ; MuxShiftSrcOut[18] ; clock      ;
; N/A                                     ; None                                                ; 9.142 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.142 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.139 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxShiftSrcOut[17] ; clock      ;
; N/A                                     ; None                                                ; 9.133 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 9.132 ns   ; ControlUnit:ControlUnit|state.Sra           ; MuxShiftSrcOut[25] ; clock      ;
; N/A                                     ; None                                                ; 9.130 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 9.124 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.112 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 9.107 ns   ; ControlUnit:ControlUnit|state.SraOp         ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 9.106 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[13] ; clock      ;
; N/A                                     ; None                                                ; 9.101 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 9.100 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxShiftSrcOut[18] ; clock      ;
; N/A                                     ; None                                                ; 9.100 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 9.098 ns   ; ControlUnit:ControlUnit|state.Sll           ; MuxShiftSrcOut[25] ; clock      ;
; N/A                                     ; None                                                ; 9.094 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[15] ; clock      ;
; N/A                                     ; None                                                ; 9.092 ns   ; ControlUnit:ControlUnit|state.WriteInReg    ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 9.089 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; stateout[3]        ; clock      ;
; N/A                                     ; None                                                ; 9.088 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxShiftSrcOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.088 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 9.083 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 9.080 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[24] ; clock      ;
; N/A                                     ; None                                                ; 9.073 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[19] ; clock      ;
; N/A                                     ; None                                                ; 9.072 ns   ; ControlUnit:ControlUnit|state.Sra           ; stateout[3]        ; clock      ;
; N/A                                     ; None                                                ; 9.070 ns   ; ControlUnit:ControlUnit|state.SraOp         ; MuxShiftSrcOut[22] ; clock      ;
; N/A                                     ; None                                                ; 9.053 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 9.051 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 9.050 ns   ; ControlUnit:ControlUnit|state.SrlOp         ; MuxShiftSrcOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 9.043 ns   ; Registrador:B|Saida[1]                      ; RegBOut5Bit[1]     ; clock      ;
; N/A                                     ; None                                                ; 9.042 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxShiftSrcOut[17] ; clock      ;
; N/A                                     ; None                                                ; 9.041 ns   ; ControlUnit:ControlUnit|state.SraOp         ; MuxShiftSrcOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.040 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 9.039 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 9.038 ns   ; ControlUnit:ControlUnit|state.Sll           ; stateout[3]        ; clock      ;
; N/A                                     ; None                                                ; 9.033 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 9.030 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 9.025 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxShiftSrcOut[22] ; clock      ;
; N/A                                     ; None                                                ; 9.025 ns   ; ControlUnit:ControlUnit|state.Sra           ; MuxShiftSrcOut[17] ; clock      ;
; N/A                                     ; None                                                ; 9.021 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[29] ; clock      ;
; N/A                                     ; None                                                ; 9.011 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 9.003 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxShiftSrcOut[18] ; clock      ;
; N/A                                     ; None                                                ; 9.003 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[13] ; clock      ;
; N/A                                     ; None                                                ; 9.000 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[27] ; clock      ;
; N/A                                     ; None                                                ; 8.997 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 8.996 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxShiftSrcOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 8.994 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxShiftSrcOut[29] ; clock      ;
; N/A                                     ; None                                                ; 8.993 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 8.991 ns   ; ControlUnit:ControlUnit|state.Sll           ; MuxShiftSrcOut[17] ; clock      ;
; N/A                                     ; None                                                ; 8.990 ns   ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[24] ; clock      ;
; N/A                                     ; None                                                ; 8.986 ns   ; ControlUnit:ControlUnit|state.Sra           ; MuxShiftSrcOut[18] ; clock      ;
; N/A                                     ; None                                                ; 8.985 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 8.985 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 8.979 ns   ; ControlUnit:ControlUnit|state.Srl           ; MuxShiftSrcOut[25] ; clock      ;
; N/A                                     ; None                                                ; 8.974 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[30] ; clock      ;
; N/A                                     ; None                                                ; 8.970 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[19] ; clock      ;
; N/A                                     ; None                                                ; 8.958 ns   ; ControlUnit:ControlUnit|state.SraOp         ; MuxShiftSrcOut[26] ; clock      ;
; N/A                                     ; None                                                ; 8.956 ns   ; ControlUnit:ControlUnit|state.SrlOp         ; MuxShiftSrcOut[29] ; clock      ;
; N/A                                     ; None                                                ; 8.955 ns   ; ControlUnit:ControlUnit|state.SllOp         ; MuxShiftSrcOut[25] ; clock      ;
; N/A                                     ; None                                                ; 8.952 ns   ; ControlUnit:ControlUnit|state.Sll           ; MuxShiftSrcOut[18] ; clock      ;
; N/A                                     ; None                                                ; 8.948 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 8.947 ns   ; ControlUnit:ControlUnit|state.Add           ; stateout[3]        ; clock      ;
; N/A                                     ; None                                                ; 8.944 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 8.937 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 8.928 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxShiftSrcOut[22] ; clock      ;
; N/A                                     ; None                                                ; 8.928 ns   ; ControlUnit:ControlUnit|state.Reset         ; MuxRegDstOut[2]    ; clock      ;
; N/A                                     ; None                                                ; 8.924 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 8.918 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[29] ; clock      ;
; N/A                                     ; None                                                ; 8.913 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxShiftSrcOut[26] ; clock      ;
; N/A                                     ; None                                                ; 8.911 ns   ; ControlUnit:ControlUnit|state.Sra           ; MuxShiftSrcOut[22] ; clock      ;
; N/A                                     ; None                                                ; 8.911 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[27] ; clock      ;
; N/A                                     ; None                                                ; 8.908 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 8.904 ns   ; ControlUnit:ControlUnit|state.SllvOp        ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 8.900 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[13] ; clock      ;
; N/A                                     ; None                                                ; 8.899 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxShiftSrcOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 8.896 ns   ; ControlUnit:ControlUnit|state.Srl           ; MuxShiftSrcOut[31] ; clock      ;
; N/A                                     ; None                                                ; 8.896 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 8.895 ns   ; ControlUnit:ControlUnit|state.SraOp         ; MuxShiftSrcOut[31] ; clock      ;
; N/A                                     ; None                                                ; 8.895 ns   ; ControlUnit:ControlUnit|state.Srl           ; MuxShiftSrcOut[17] ; clock      ;
; N/A                                     ; None                                                ; 8.894 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 8.894 ns   ; ControlUnit:ControlUnit|state.Add           ; stateout[1]        ; clock      ;
; N/A                                     ; None                                                ; 8.890 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 8.887 ns   ; ControlUnit:ControlUnit|state.Srl           ; MuxShiftSrcOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 8.887 ns   ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[24] ; clock      ;
; N/A                                     ; None                                                ; 8.886 ns   ; ControlUnit:ControlUnit|state.Srav          ; stateout[0]        ; clock      ;
; N/A                                     ; None                                                ; 8.885 ns   ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[30] ; clock      ;
; N/A                                     ; None                                                ; 8.884 ns   ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 8.882 ns   ; ControlUnit:ControlUnit|state.Sra           ; MuxShiftSrcOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 8.882 ns   ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 8.877 ns   ; ControlUnit:ControlUnit|state.Sll           ; MuxShiftSrcOut[22] ; clock      ;
; N/A                                     ; None                                                ; 8.873 ns   ; ControlUnit:ControlUnit|state.SraOp         ; MuxShiftSrcOut[7]  ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                             ;                    ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+--------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 09:45:49 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_630" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_717" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlOp_582" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_643" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_656" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_730" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_706" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlWriteReg_569" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_619" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_606" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_682" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srl_593" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_741" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_693" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_822" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_669" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_752" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_894" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_907" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_776" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_763" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_920" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_870" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_835" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_787" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_844" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_798" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_881" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_809" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_857" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr15~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr15~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector57~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.SraWriteReg~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal0~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
Info: Clock "clock" has Internal fmax of 93.35 MHz between source register "ControlUnit:ControlUnit|nextstate.WriteInReg_870" and destination register "ControlUnit:ControlUnit|state.WriteInReg" (period= 10.712 ns)
    Info: + Longest register to register delay is 0.821 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y14_N2; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.WriteInReg_870'
        Info: 2: + IC(0.512 ns) + CELL(0.309 ns) = 0.821 ns; Loc. = LCFF_X7_Y14_N1; Fanout = 9; REG Node = 'ControlUnit:ControlUnit|state.WriteInReg'
        Info: Total cell delay = 0.309 ns ( 37.64 % )
        Info: Total interconnect delay = 0.512 ns ( 62.36 % )
    Info: - Smallest clock skew is -4.445 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.485 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1394; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X7_Y14_N1; Fanout = 9; REG Node = 'ControlUnit:ControlUnit|state.WriteInReg'
            Info: Total cell delay = 1.472 ns ( 59.24 % )
            Info: Total interconnect delay = 1.013 ns ( 40.76 % )
        Info: - Longest clock path from clock "clock" to source register is 6.930 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.020 ns) + CELL(0.712 ns) = 2.586 ns; Loc. = LCFF_X11_Y10_N13; Fanout = 12; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[5]'
            Info: 3: + IC(0.574 ns) + CELL(0.378 ns) = 3.538 ns; Loc. = LCCOMB_X13_Y10_N8; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|WideOr15~0'
            Info: 4: + IC(0.367 ns) + CELL(0.366 ns) = 4.271 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector57~0'
            Info: 5: + IC(1.526 ns) + CELL(0.000 ns) = 5.797 ns; Loc. = CLKCTRL_G5; Fanout = 18; COMB Node = 'ControlUnit:ControlUnit|Selector57~0clkctrl'
            Info: 6: + IC(0.908 ns) + CELL(0.225 ns) = 6.930 ns; Loc. = LCCOMB_X7_Y14_N2; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.WriteInReg_870'
            Info: Total cell delay = 2.535 ns ( 36.58 % )
            Info: Total interconnect delay = 4.395 ns ( 63.42 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 96 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.Srl" and destination pin or register "ControlUnit:ControlUnit|nextstate.SrlOp_582" for clock "clock" (Hold time is 3.887 ns)
    Info: + Largest clock skew is 4.465 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.928 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.020 ns) + CELL(0.712 ns) = 2.586 ns; Loc. = LCFF_X11_Y10_N13; Fanout = 12; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[5]'
            Info: 3: + IC(0.574 ns) + CELL(0.378 ns) = 3.538 ns; Loc. = LCCOMB_X13_Y10_N8; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|WideOr15~0'
            Info: 4: + IC(0.367 ns) + CELL(0.366 ns) = 4.271 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector57~0'
            Info: 5: + IC(1.526 ns) + CELL(0.000 ns) = 5.797 ns; Loc. = CLKCTRL_G5; Fanout = 18; COMB Node = 'ControlUnit:ControlUnit|Selector57~0clkctrl'
            Info: 6: + IC(0.906 ns) + CELL(0.225 ns) = 6.928 ns; Loc. = LCCOMB_X15_Y10_N16; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SrlOp_582'
            Info: Total cell delay = 2.535 ns ( 36.59 % )
            Info: Total interconnect delay = 4.393 ns ( 63.41 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.463 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1394; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X15_Y10_N27; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.Srl'
            Info: Total cell delay = 1.472 ns ( 59.76 % )
            Info: Total interconnect delay = 0.991 ns ( 40.24 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.484 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y10_N27; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.Srl'
        Info: 2: + IC(0.256 ns) + CELL(0.228 ns) = 0.484 ns; Loc. = LCCOMB_X15_Y10_N16; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SrlOp_582'
        Info: Total cell delay = 0.228 ns ( 47.11 % )
        Info: Total interconnect delay = 0.256 ns ( 52.89 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "MuxMemToRegOut[17]" through register "ControlUnit:ControlUnit|state.SllvWriteReg" is 10.061 ns
    Info: + Longest clock path from clock "clock" to source register is 2.484 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 14; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1394; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X7_Y10_N5; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.SllvWriteReg'
        Info: Total cell delay = 1.472 ns ( 59.26 % )
        Info: Total interconnect delay = 1.012 ns ( 40.74 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 7.483 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y10_N5; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.SllvWriteReg'
        Info: 2: + IC(0.750 ns) + CELL(0.225 ns) = 0.975 ns; Loc. = LCCOMB_X14_Y10_N20; Fanout = 39; COMB Node = 'ControlUnit:ControlUnit|WideOr22~0'
        Info: 3: + IC(1.582 ns) + CELL(0.357 ns) = 2.914 ns; Loc. = LCCOMB_X23_Y13_N6; Fanout = 33; COMB Node = 'MuxMemToReg:MuxMemToReg|Mux17~0'
        Info: 4: + IC(2.465 ns) + CELL(2.104 ns) = 7.483 ns; Loc. = PIN_P8; Fanout = 0; PIN Node = 'MuxMemToRegOut[17]'
        Info: Total cell delay = 2.686 ns ( 35.89 % )
        Info: Total interconnect delay = 4.797 ns ( 64.11 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 252 megabytes
    Info: Processing ended: Fri May 17 09:45:50 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


