{"Source Block": ["hdl/library/data_offload/data_offload_regmap.v@110:120@HdlIdDef", "  wire  [ 1:0]  up_rd_fsm_status_s;\n  wire  [31:0]  up_sample_count_msb_s;\n  wire  [31:0]  up_sample_count_lsb_s;\n  wire          src_sw_resetn_s;\n  wire          dst_sw_resetn_s;\n  wire  [31:0]  src_transfer_length_s;\n\n  // write interface\n  always @(posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_wack <= up_wreq;\n"], "Clone Blocks": [["hdl/library/data_offload/data_offload_regmap.v@108:118", "  wire          up_ddr_calib_done_s;\n  wire  [ 1:0]  up_wr_fsm_status_s;\n  wire  [ 1:0]  up_rd_fsm_status_s;\n  wire  [31:0]  up_sample_count_msb_s;\n  wire  [31:0]  up_sample_count_lsb_s;\n  wire          src_sw_resetn_s;\n  wire          dst_sw_resetn_s;\n  wire  [31:0]  src_transfer_length_s;\n\n  // write interface\n  always @(posedge up_clk) begin\n"], ["hdl/library/data_offload/data_offload_regmap.v@106:116", "  //internal signals\n\n  wire          up_ddr_calib_done_s;\n  wire  [ 1:0]  up_wr_fsm_status_s;\n  wire  [ 1:0]  up_rd_fsm_status_s;\n  wire  [31:0]  up_sample_count_msb_s;\n  wire  [31:0]  up_sample_count_lsb_s;\n  wire          src_sw_resetn_s;\n  wire          dst_sw_resetn_s;\n  wire  [31:0]  src_transfer_length_s;\n\n"], ["hdl/library/data_offload/data_offload_regmap.v@104:114", "  reg   [31:0]  up_transfer_length = 'd0;\n\n  //internal signals\n\n  wire          up_ddr_calib_done_s;\n  wire  [ 1:0]  up_wr_fsm_status_s;\n  wire  [ 1:0]  up_rd_fsm_status_s;\n  wire  [31:0]  up_sample_count_msb_s;\n  wire  [31:0]  up_sample_count_lsb_s;\n  wire          src_sw_resetn_s;\n  wire          dst_sw_resetn_s;\n"], ["hdl/library/data_offload/data_offload_regmap.v@107:117", "\n  wire          up_ddr_calib_done_s;\n  wire  [ 1:0]  up_wr_fsm_status_s;\n  wire  [ 1:0]  up_rd_fsm_status_s;\n  wire  [31:0]  up_sample_count_msb_s;\n  wire  [31:0]  up_sample_count_lsb_s;\n  wire          src_sw_resetn_s;\n  wire          dst_sw_resetn_s;\n  wire  [31:0]  src_transfer_length_s;\n\n  // write interface\n"], ["hdl/library/data_offload/data_offload_regmap.v@105:115", "\n  //internal signals\n\n  wire          up_ddr_calib_done_s;\n  wire  [ 1:0]  up_wr_fsm_status_s;\n  wire  [ 1:0]  up_rd_fsm_status_s;\n  wire  [31:0]  up_sample_count_msb_s;\n  wire  [31:0]  up_sample_count_lsb_s;\n  wire          src_sw_resetn_s;\n  wire          dst_sw_resetn_s;\n  wire  [31:0]  src_transfer_length_s;\n"], ["hdl/library/data_offload/data_offload_regmap.v@103:113", "  reg           up_oneshot = 1'b0;\n  reg   [31:0]  up_transfer_length = 'd0;\n\n  //internal signals\n\n  wire          up_ddr_calib_done_s;\n  wire  [ 1:0]  up_wr_fsm_status_s;\n  wire  [ 1:0]  up_rd_fsm_status_s;\n  wire  [31:0]  up_sample_count_msb_s;\n  wire  [31:0]  up_sample_count_lsb_s;\n  wire          src_sw_resetn_s;\n"], ["hdl/library/data_offload/data_offload_regmap.v@109:119", "  wire  [ 1:0]  up_wr_fsm_status_s;\n  wire  [ 1:0]  up_rd_fsm_status_s;\n  wire  [31:0]  up_sample_count_msb_s;\n  wire  [31:0]  up_sample_count_lsb_s;\n  wire          src_sw_resetn_s;\n  wire          dst_sw_resetn_s;\n  wire  [31:0]  src_transfer_length_s;\n\n  // write interface\n  always @(posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n"]], "Diff Content": {"Delete": [[115, "  wire  [31:0]  src_transfer_length_s;\n"]], "Add": [[115, "  wire  [33:0]  src_transfer_length_s;\n"]]}}