---
layout: archive
title: "CV"
permalink: /cv/
author_profile: true
redirect_from:
  - /resume
---

{% include base_path %}

Education
---------
* <b>Massachusetts Institute of Technology</b>, Cambridge, MA (2017 – present)
  * Ph.D. in Electrical Engineering & Computer Science
  * Advisor: Prof. Anantha P. Chandrakasan
  * GPA: 5.0 / 5.0
* <b>Massachusetts Institute of Technology</b>, Cambridge, MA (2015 – 2017)
  * S.M. in Electrical Engineering & Computer Science
  * Thesis Title: <i>Energy-Efficient Protocols and Hardware Architectures for Transport Layer Security</i>
  * Advisor: Prof. Anantha P. Chandrakasan
  * GPA: 5.0 / 5.0
* <b>Indian Institute of Technology Kharagpur</b>, Kharagpur, India (2009 – 2013)
  * B.Tech. (Hons.) in Electronics & Electrical Communication Engineering
  * GPA: 9.79 / 10.00

Work Experience
---------------
* Circuit Design Intern, <b>Analog Devices</b>, Wilmington, MA, USA (June 2017 – August 2017)
  * Implementation of low-cost data encryption protocols and hardware based on compressed sensing theory.
* Associate Engineer, <b>Qualcomm</b>, Bangalore, India (June 2013 – March 2015)
  * Design of power management architectures for Snapdragon mobile SoCs.
  * Deployment of IEEE 1801-2013 UPF methodology for power-aware SoC design.
* Engineering Intern, <b>Qualcomm</b>, Bangalore, India (May 2012 – July 2012)
  * Development of empirical models for early estimation of clock-tree dynamic power.

Awards
------ 
* Qualcomm Innovation Fellowship, 2016.
* Irwin Mark Jacobs & Joan Klein Jacobs MIT Presidential Fellowship, 2015 (MIT).
* President of India Gold Medal, 2013 (IIT Kharagpur).
* Institute Silver Medal, 2013 (IIT Kharagpur).
* KVPY Fellowship, 2008 (IISc).
 
Skills
------
* <b>Programming:</b> C, TCL, Perl, Python
* <b>HDL:</b> Verilog, BlueSpec
* <b>CAD:</b>
  * <b>Cadence:</b> Virtuoso, RTL Compiler, Encounter, Conformal Low Power
  * <b>Synopsys:</b> Design Compiler, IC Compiler, PrimeTime
  * <b>Mentor Graphics:</b> Calibre
* <b>Others:</b> MATLAB, SPICE, Sage, Vivado, Eagle

Theses
------
* U. Banerjee, "Energy-Efficient Protocols and Hardware Architectures for Transport Layer Security," <i>S.M. Thesis, Massachusetts Institute of Technology</i>, June 2017. [<a href="https://dspace.mit.edu/bitstream/handle/1721.1/111861/1005227047-MIT.pdf" style="color:#0645AD;">link</a>]
* U. Banerjee, "Study of Thermal Effects in AlGaN/GaN High Electron Mobility Transistors (HEMTs) and Refinement of Existing Mobility and I-V Models," <i>B.Tech. Thesis, Indian Institute of Technology Kharagpur</i>, April 2013.

Publications
------------
* <b>U. Banerjee</b>, C. Juvekar, A. Wright, Arvind and A. P. Chandrakasan, "An Energy-Efficient Reconfigurable DTLS Cryptographic Engine for End-to-End Security in IoT Applications," <i>IEEE International Solid-State Circuits Conference (ISSCC)</i>, February 2018. [<a href="https://ieeexplore.ieee.org/document/8310174/" style="color:#0645AD;">link</a>]
* <b>U. Banerjee</b>, C. Juvekar, S. H. Fuller and A. P. Chandrakasan, "eeDTLS: Energy-Efficient Datagram Transport Layer Security for the Internet of Things," <i>IEEE Global Communications Conference (GLOBECOM)</i>, December 2017. [<a href="https://ieeexplore.ieee.org/document/8255053/" style="color:#0645AD;">link</a>]
* <b>U. Banerjee</b>, L. Ho and S. Koppula, "Power-Based Side-Channel Attack for AES Key Extraction on the ATMega328 Microcontroller," <i>MIT Computer Systems Security Report</i>, December 2015. [<a href="http://css.csail.mit.edu/6.858/2015/projects/utsav-lisayz-skoppula.pdf" style="color:#0645AD;">link</a>]
* P. Mukhopadhyay, <b>U. Banerjee</b>, A. Bag, S. Ghosh and D. Biswas, "Influence of Growth Morphology on Electrical and Thermal Modeling of AlGaN/GaN HEMT on Sapphire and Silicon," <i>Solid-State Electronics</i>, vol. 104, pp. 101-108, February 2015. [<a href="https://doi.org/10.1016/j.sse.2014.11.017" style="color:#0645AD;">link</a>]
* P. Mukhopadhyay, A. Bag, U. Gomes, <b>U. Banerjee</b>, S. Ghosh, S. Kabi, E. Y. I. Chang, A. Dabiran, P. Chow and D. Biswas, "Comparative DC Characteristic Analysis of AlGaN/GaN HEMTs Grown on Si(111) and Sapphire Substrates by MBE," <i>IEEE/TMS Journal of Electronic Materials</i>, vol. 43, no. 4, pp. 1263–1270, April 2014. [<a href="https://doi.org/10.1007/s11664-014-3050-4" style="color:#0645AD;">link</a>]
  
Talks
-----
* "An Energy-Efficient Reconfigurable DTLS Cryptographic Engine for End-to-End Security in IoT Applications," <i>MIT Center for Integrated Circuits and Systems</i>, Cambridge, MA, USA, May 2018.
* "An Energy-Efficient Reconfigurable DTLS Cryptographic Engine for End-to-End Security in IoT Applications," <i>IEEE International Solid-State Circuits Conference (ISSCC)</i>, San Francisco, CA, USA, February 2018.
* "eeDTLS: Energy-Efficient Datagram Transport Layer Security for the Internet of Things," <i>IEEE Global Communications Conference (GLOBECOM)</i>, Singapore, December 2017.
* "Exploring Low-Cost Data Encryption using Compressed Sensing," <i>Analog Devices</i>, Wilmington, MA ,USA, August 2017.
* "Energy-Efficient Transport Layer Security for the Internet of Things," <i>MIT Center for Integrated Circuits and Systems</i>, Cambridge, MA, USA, May 2017.
* "Towards Energy-Efficient Transport Layer Security for the Internet of Things," <i>Analog Devices</i>, Wilmington, MA ,USA, October 2016.
