0.7
2020.2
May  7 2023
15:10:42
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/E40S_PMP.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_BUS/rtl/AHBDCD.v,1571906547,verilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_BUS/rtl/AHBMUX.v,,AHBDCD,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_BUS/rtl/AHBMUX.v,1571906547,verilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_CACHE/rtl/AHB_CACHE.v,,AHBMUX,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_CACHE/rtl/AHB_CACHE.v,1705683270,verilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/TOP_LEVEL/SECURE_PLATFORM_RI5CY/rtl/SECURE_PLATFORM_RI5CY_with_Caches.v,,AHB_CACHE,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_CACHE/rtl/bram_memory.v,1706118733,verilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_CACHE/rtl/cache_16_way.v,,bram_memory,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_CACHE/rtl/cache_16_way.v,1599829735,verilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_TIMER/rtl/prescaler.v,,cache_16_way,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_CACHE/rtl/set.v,1588890214,verilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_UART/rtl/uart_rx.v,,set,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_DUMP/rtl/AHB2DUMP.v,1571906544,verilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_TIMER/rtl/AHB2TIMER.v,,AHB2DUMP,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_RISCV/rtl/components/core2ahb3lite_bram.sv,1705703998,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/include/cv32e40s_pkg.sv,,core2ahb3lite,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_RISCV/rtl/riscv_top_ahb3lite.sv,1708020457,systemVerilog,,,,riscv_top_ahb3lite,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_TIMER/rtl/AHB2TIMER.v,1571906545,verilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_UART/rtl/AHB2UART.v,,AHB2TIMER,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_TIMER/rtl/prescaler.v,1571906545,verilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_CACHE/rtl/set.v,,prescaler,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_UART/rtl/AHB2UART.v,1571906544,verilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_BUS/rtl/AHBDCD.v,,AHB2UART,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_UART/rtl/baudgen.v,1571906544,verilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_CACHE/rtl/bram_memory.v,,BAUDGEN,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_UART/rtl/uart_rx.v,1571906544,verilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_UART/rtl/uart_tx.v,,UART_RX,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_UART/rtl/uart_tx.v,1571906544,verilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_UART/rtl/ufifo.v,,UART_TX,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_UART/rtl/ufifo.v,1571906544,verilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/TOP_LEVEL/SECURE_PLATFORM_RI5CY/tb/SSP_tb.v,,UFIFO,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/bhv/cv32e40s_sim_clock_gate.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/bhv/cv32e40s_sim_sffr.sv,,cv32e40s_clock_gate,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/bhv/cv32e40s_sim_sffr.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/bhv/cv32e40s_sim_sffs.sv,,cv32e40s_sffr,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/bhv/cv32e40s_sim_sffs.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_sleep_unit.sv,,cv32e40s_sffs,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_alert.sv,1706707793,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_alignment_buffer.sv,,cv32e40s_alert,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_alignment_buffer.sv,1706306897,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_alu.sv,,cv32e40s_alignment_buffer,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_alu.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_alu_b_cpop.sv,,cv32e40s_alu,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_alu_b_cpop.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_b_decoder.sv,,cv32e40s_alu_b_cpop,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_b_decoder.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_clic_int_controller.sv,,cv32e40s_b_decoder,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_clic_int_controller.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_compressed_decoder.sv,,cv32e40s_clic_int_controller,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_compressed_decoder.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_controller.sv,,cv32e40s_compressed_decoder,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_controller.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_controller_bypass.sv,,cv32e40s_controller,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_controller_bypass.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_controller_fsm.sv,,cv32e40s_controller_bypass,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_controller_fsm.sv,1707748592,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_core.sv,,cv32e40s_controller_fsm,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_core.sv,1708265852,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_cs_registers.sv,,cv32e40s_core,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_cs_registers.sv,1708076448,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_csr.sv,,cv32e40s_cs_registers,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_csr.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_data_obi_interface.sv,,cv32e40s_csr,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_data_obi_interface.sv,1706306812,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_debug_triggers.sv,,cv32e40s_data_obi_interface,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_debug_triggers.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_decoder.sv,,cv32e40s_debug_triggers,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_decoder.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_div.sv,,cv32e40s_decoder,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_div.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_dummy_instr.sv,,cv32e40s_div,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_dummy_instr.sv,1706307023,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_ex_stage.sv,,cv32e40s_dummy_instr,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_ex_stage.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_ff_one.sv,,cv32e40s_ex_stage,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_ff_one.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_i_decoder.sv,,cv32e40s_ff_one,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_i_decoder.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_id_stage.sv,,cv32e40s_i_decoder,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_id_stage.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_if_c_obi.sv,,cv32e40s_id_stage,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_if_c_obi.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_if_stage.sv,,cv32e40s_if_c_obi,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_if_stage.sv,1708018827,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_instr_obi_interface.sv,,cv32e40s_if_stage,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_instr_obi_interface.sv,1705917354,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_int_controller.sv,,cv32e40s_instr_obi_interface,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_int_controller.sv,1706704978,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_lfsr.sv,,cv32e40s_int_controller,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_lfsr.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_load_store_unit.sv,,cv32e40s_lfsr,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_load_store_unit.sv,1708018863,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_lsu_response_filter.sv,,cv32e40s_load_store_unit,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_lsu_response_filter.sv,1706307124,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_m_decoder.sv,,cv32e40s_lsu_response_filter,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_m_decoder.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_mpu.sv,,cv32e40s_m_decoder,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_mpu.sv,1706387778,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_mult.sv,,cv32e40s_mpu,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_mult.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_obi_integrity_fifo.sv,,cv32e40s_mult,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_obi_integrity_fifo.sv,1706307161,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_pc_check.sv,,cv32e40s_obi_integrity_fifo,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_pc_check.sv,1707745850,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_pc_target.sv,,cv32e40s_pc_check,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_pc_target.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_pma.sv,,cv32e40s_pc_target,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_pma.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_pmp.sv,,cv32e40s_pma,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_pmp.sv,1706397119,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_prefetch_unit.sv,,cv32e40s_pmp,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_prefetch_unit.sv,1706307301,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_prefetcher.sv,,cv32e40s_prefetch_unit,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_prefetcher.sv,1706709264,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_rchk_check.sv,,cv32e40s_prefetcher,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_rchk_check.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_register_file.sv,,cv32e40s_rchk_check,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_register_file.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_register_file_ecc.sv,,cv32e40s_register_file,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_register_file_ecc.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_register_file_wrapper.sv,,cv32e40s_register_file_ecc,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_register_file_wrapper.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_sequencer.sv,,cv32e40s_register_file_wrapper,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_sequencer.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/bhv/cv32e40s_sim_clock_gate.sv,,cv32e40s_sequencer,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_sleep_unit.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_wb_stage.sv,,cv32e40s_sleep_unit,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_wb_stage.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_wpt.sv,,cv32e40s_wb_stage,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_wpt.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_write_buffer.sv,,cv32e40s_wpt,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_write_buffer.sv,1700729089,systemVerilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_RISCV/rtl/riscv_top_ahb3lite.sv,,cv32e40s_write_buffer,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/include/cv32e40s_pkg.sv,1708076348,systemVerilog,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_alert.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_alignment_buffer.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_alu.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_b_decoder.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_clic_int_controller.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_compressed_decoder.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_controller.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_controller_bypass.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_controller_fsm.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_core.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_cs_registers.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_data_obi_interface.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_debug_triggers.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_decoder.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_div.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_dummy_instr.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_ex_stage.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_i_decoder.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_id_stage.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_if_c_obi.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_if_stage.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_instr_obi_interface.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_int_controller.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_lfsr.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_load_store_unit.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_lsu_response_filter.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_m_decoder.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_mpu.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_mult.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_obi_integrity_fifo.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_pc_check.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_pc_target.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_pma.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_pmp.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_prefetch_unit.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_prefetcher.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_rchk_check.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_register_file.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_register_file_ecc.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_register_file_wrapper.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_sequencer.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_sleep_unit.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_wb_stage.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_wpt.sv;/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_write_buffer.sv,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/cv32e40s_core/rtl/cv32e40s_alert.sv,,cv32e40s_pkg,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/TOP_LEVEL/SECURE_PLATFORM_RI5CY/rtl/SECURE_PLATFORM_RI5CY_with_Caches.v,1708440232,verilog,,/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/IP/AHB_UART/rtl/baudgen.v,,SECURE_PLATFORM_RI5CY,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
/home/christian/Documents/CESE/Thesis/FreeRTOS-RISCV-PMP/E40S_PMP/design_database/TOP_LEVEL/SECURE_PLATFORM_RI5CY/tb/SSP_tb.v,1706787317,verilog,,,,ssp_tb,,uvm,../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef;../../../../design_database/IP/cv32e40p_core/bhv;../../../../design_database/IP/cv32e40p_core/rtl/vendor/pulp_platform_common_cells/include/common_cells;../../../../design_database/IP/cv32e40s_core/bhv/include,,,,,
