Java HotSpot(TM) 64-Bit Server VM warning: ignoring option MaxPermSize=1g; support was removed in 8.0
Picked up _JAVA_OPTIONS: -Xss8192k
[0m[[0minfo[0m] [0mLoading global plugins from /home/yaqiz/.sbt/0.13/plugins[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/yaqiz/pir/project[0m
[0m[[0minfo[0m] [0mSet current project to default-675fdc (in build file:/home/yaqiz/pir/)[0m
[0m[[0minfo[0m] [0mSet current project to apps (in build file:/home/yaqiz/pir/)[0m
[0m[[0minfo[0m] [0mRunning TPCHQ6__N_1048576_ts_65536_op_1 --out=/home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1 --debug=false --dot=false --mapping=true --load-pir=false --save-pir=true --net=dynamic --psim=true --routing-algo=proute --proute-slink=1 --psim-out=/home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1 --run-psim=false --trace=true --ctrl=true --bp=false --stat=false --arch=MyDesign --row=16 --col=8 --topo=mesh --argin=64 --tokenout=32 --fifo-depth=20 --vfifo=4 --vc=8[0m
[pir] args=[--load-pir=false, --run-psim=true, --trace=true, --net=p2p, --stat=true, --psim-timeout=100000000, --vfifo=4, --row=16, --col=8, --topo=mesh, --routing-algo=dor, --mapping=true, --splitting=true, --save-pir=true, --load-spade=false, --save-spade=false, --splitting-algo=alias_weighted_igraph, --ctrl=true, --bp=false, --snapint=10, --snapshot=false, --dot=true, --psim=true, --arch=MyDesign, --nn=false, --dag=true, --pattern=checkerboard, --argin=20, --argout=4, --tokenout=5, --fifo-depth=10, --vc=10, --routing-cost=H-hop, --out=/home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1, --debug=false, --dot=false, --mapping=true, --load-pir=false, --save-pir=true, --net=dynamic, --psim=true, --routing-algo=proute, --proute-slink=1, --psim-out=/home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1, --run-psim=false, --trace=true, --ctrl=true, --bp=false, --stat=false, --arch=MyDesign, --row=16, --col=8, --topo=mesh, --argin=64, --tokenout=32, --fifo-depth=20, --vfifo=4, --vc=8]
[pir] Output directory set to [36m/home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1[0m
[pir] Finishing graph construction for TPCHQ6__N_1048576_ts_65536_op_1
[pir] Configuring spade MyDesign ...
New design elapsed time: 7096.440ms
[pir] Running 0-TestTraversal ...[pir] Finished 0-TestTraversal in 165.012257ms
[pir] Running 1-ControlPropogation ...[pir] Finished 1-ControlPropogation in 4.647283ms
[pir] Running 2-FringeElaboration ...[pir] Finished 2-FringeElaboration in 93.543343ms
[pir] Running 4-DeadCodeElimination ...[pir] Finished 4-DeadCodeElimination in 196.483833ms
[pir] Running 5-ConstantExpressionEvaluation ...[pir] Finished 5-ConstantExpressionEvaluation in 56.036483ms
[pir] Running 6-ControlPropogation ...[pir] Finished 6-ControlPropogation in 0.918267ms
[pir] Running 7-IRCheck ...[pir] Finished 7-IRCheck in 45.529486ms
[pir] Running 10-UnrollingTransformer ...[pir] Finished 10-UnrollingTransformer in 46.145337ms
[pir] Running 12-CUInsertion ...[pir] Finished 12-CUInsertion in 27.953385ms
[pir] Running 13-AccessPulling ...[pir] Finished 13-AccessPulling in 181.517024ms
[pir] Running 14-DeadCodeElimination ...[pir] Finished 14-DeadCodeElimination in 75.222751ms
[pir] Running 17-AccessLowering ...[pir] Finished 17-AccessLowering in 97.973757ms
[pir] Running 19-BankedAccessMerging ...[pir] Finished 19-BankedAccessMerging in 76.764846ms
[pir] Running 21-MemoryAnalyzer ...[pir] Finished 21-MemoryAnalyzer in 26.354928ms
[pir] Running 22-ControllerRuntimeAnalyzer ...[pir] Finished 22-ControllerRuntimeAnalyzer in 71.148899ms
[pir] Running 23-CUStatistics ...[pir] [33mcreating output directory: [36m/home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1[0m[0m
[pir] Finished 23-CUStatistics to [36mstat.json[0m in 1511.625515ms
[pir] Running 24-IgraphPartioner ...[pir] Split CUContainer585 in 124.935252ms[pir] Split CUContainer949 in 92.722324ms[pir] Split CUContainer951 in 98.36309ms[pir] Split CUContainer954 in 98.935235ms[pir] Finished 24-IgraphPartioner in 2587.317679ms
[pir] Running 28-RouteThroughElimination ...[pir] Finished 28-RouteThroughElimination in 153.361184ms
[pir] Running 29-DeadCodeElimination ...[pir] Finished 29-DeadCodeElimination in 113.424679ms
[pir] Running 34-IRCheck ...[pir] Finished 34-IRCheck in 3.753237ms
[pir] Running 35-ContextInsertion ...[pir] Finished 35-ContextInsertion in 30.55262ms
[pir] Running 37-MemoryAnalyzer ...[pir] Finished 37-MemoryAnalyzer in 13.485765ms
[pir] Running 38-ControlAllocation ...[pir] Finished 38-ControlAllocation in 694.496045ms
[pir] Running 39-ControlRegInsertion ...[pir] Finished 39-ControlRegInsertion in 27.577801ms
[pir] Running 40-MemoryAnalyzer ...[pir] Finished 40-MemoryAnalyzer in 21.025316ms
[pir] Running 42-ControlAllocation ...[pir] Finished 42-ControlAllocation in 125.134831ms
[pir] Running 43-DeadCodeElimination ...[pir] Finished 43-DeadCodeElimination in 299.154743ms
[pir] Running 45-ControlLowering ...[pir] Finished 45-ControlLowering in 87.040249ms
[pir] Running 47-IRCheck ...[pir] Finished 47-IRCheck in 66.411851ms
[pir] Running 49-CUStatistics ...[pir] Finished 49-CUStatistics to [36mstat.json[0m in 1353.915999ms
[pir] Running 50-PlastisimTraceCodegen ...[[33mcommand[0m] mkdir -p /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1/traces
[[33mcommand[0m] mkdir -p /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1/trace_classes
[[33mtrace[0m] /home/yaqiz/pir/bin/run_trace /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1 /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1
[[33mtrace[0m] log in /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1/trace.log
[pir] Finished 50-PlastisimTraceCodegen to [36mgen_trace.scala[0m in 13841.032331ms
[pir] Running 51-PlastisimLinkAnalyzer ...[pir] Finished 51-PlastisimLinkAnalyzer in 405.639116ms
[pir] Running 52-PlastisimDotCodegen ...[pir] Finished 52-PlastisimDotCodegen to [36mpsim.dot[0m in 458.676468ms
[pir] Running 53-PlastisimCountCheck ...[pir] Finished 53-PlastisimCountCheck in 51.379028ms
[pir] Saving node PIRDesign() to /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1/TPCHQ6__N_1048576_ts_65536_op_1.pir
[pir] Running 58-CUPruning ...[pir] Finished 58-CUPruning in 1881.07129ms
[pir] Running 59-CUPlacer ...[[32msuccess[0m] CUPlacer succeeded
[pir] Finished 59-CUPlacer in 15722.057685ms
[pir] Running 63-TerminalCSVCodegen ...[pir] Finished 63-TerminalCSVCodegen to [36mnode.csv[0m in 60.506643ms
[pir] Running 64-LinkCSVCodegen ...[[33mproute[0m] /home/yaqiz/plastiroute/plastiroute -n /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1/node.csv -l /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1/link.csv -o /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1/proute.place -r 16 -c 8 -s1 -x1
[[33mproute[0m] log in /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1/proute.log
[pir] Finished 64-LinkCSVCodegen to [36mlink.csv[0m in 365.231163ms
[pir] Running 65-PlastisimDotCodegen ...[pir] Finished 65-PlastisimDotCodegen to [36mpsim.dot[0m in 389.285385ms
[pir] Running 67-PlastisimConfigCodegen ...[[33mcommand[0m] ln -f /home/yaqiz/plastisim/configs/mesh_generic.cfg /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1/
[pir] To run simulation manually, use following command, or use --run-psim to launch simulation automatically
[pir] [33m/home/yaqiz/plastisim/plastisim -f /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1/config.psim -p /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1/proute.place -c 100000000[0m
[pir] Finished 67-PlastisimConfigCodegen to [36mconfig.psim[0m in 394.392039ms
[pir] Saving node prism.Session@58ad0085 to /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1/TPCHQ6__N_1048576_ts_65536_op_1.sess
[0m[[32msuccess[0m] [0mTotal time: 53 s, completed Jul 22, 2018 3:15:20 PM[0m
Error setting saddr = 4
Error setting daddr = 10
Error setting class = 1
Error setting saddr = 4
Error setting daddr = 26
Error setting class = 1
Error setting saddr = 4
Error setting daddr = 1
Error setting class = 1
Error setting saddr = 4
Error setting daddr = 17
Error setting class = 1
Error setting saddr = 6
Error setting daddr = 8
Error setting lat = 2
Error setting saddr = 2
Error setting daddr = 6
Error setting class = 1
Error setting saddr = 4
Error setting daddr = 2
Error setting lat = 2
Error setting saddr = 7
Error setting daddr = 6
Error setting lat = 1
Error setting saddr = 16
Error setting daddr = 5
Error setting lat = 6
Error setting saddr = 0
Error setting daddr = 3
Changing to config directory: /home/yaqiz/pir/out/TPCHQ6__N_1048576_ts_65536_op_1_dynamic_s1
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Constructing NetworkLink.
Added all names to the symbol table.
Adding static hop for route 1902 (606->955, lat 1).
Adding static hop for route 1902 (606->956, lat 5).
Adding static hop for route 1666 (143->605, lat 3).
Adding static hop for route 1712 (204->606, lat 5).
Adding static hop for route 1944 (953->956, lat 2).
Adding static hop for route 1620 (81->604, lat 6).
Adding static hop for route 1854 (605->955, lat 3).
Adding static hop for route 1806 (604->953, lat 1).
Adding static hop for route 1758 (265->607, lat 4).
Adding static hop for route 1782 (955->952, lat 2).
Adding static hop for route 1831 (607->955, lat 1).
Adding static hop for route 1267 (601->265, lat 1).
Adding static hop for route 1185 (598->204, lat 1).
Adding static hop for route 1132 (595->143, lat 1).
Adding static hop for route 1108 (592->81, lat 1).
Printing hop routes
0	1161: X, vc1
1	1161: W, vc0
	1342: XS, vc0
	1436: S, vc0
	1482: X, vc1
2	1342: W, vc0
	1436: W, vc0
	1482: W, vc0
	1878: E, vc0
3	1342: W, vc0
	1436: W, vc0
	1482: W, vc0
	1878: E, vc0
4	1315: X, vc1
	1342: WE, vc0
	1436: W, vc0
	1482: W, vc0
	1528: E, vc0
	1574: E, vc0
	1878: E, vc1
5	1342: ES, vc0
	1389: S, vc1
	1528: E, vc0
	1574: E, vc0
	1878: E, vc1
6	1342: E, vc0
	1389: W, vc0
	1528: E, vc0
	1574: E, vc0
	1878: X, vc1
7	1342: E, vc0
	1389: W, vc0
	1528: E, vc0
	1574: E, vc0
8	1342: E, vc0
	1389: W, vc0
	1528: E, vc0
	1574: E, vc0
9	1342: E, vc0
	1528: E, vc0
	1574: E, vc0
10	1238: E, vc0
	1342: XS, vc0
	1528: S, vc0
	1574: X, vc1
11	1238: X, vc1
16	1079: X, vc1
17	1079: W, vc0
	1342: X, vc0
	1436: X, vc1
20	1315: N, vc0
21	1315: W, vc0
	1342: X, vc1
	1389: X, vc0
26	1214: E, vc0
	1342: X, vc0
	1528: X, vc1
27	1214: X, vc1
Parsed placement file.
Link specified in placement file.
Updating dynamic link exit VCs.
1 hops for route 1574
1 hops for route 1574
1 hops for route 1574
1 hops for route 1574
1 hops for route 1574
1 hops for route 1574
1 hops for route 1574
Set exit class for pos 0 to 1 (rt 1574)
Link specified in placement file.
Updating dynamic link exit VCs.
1 hops for route 1528
1 hops for route 1528
1 hops for route 1528
1 hops for route 1528
1 hops for route 1528
1 hops for route 1528
1 hops for route 1528
1 hops for route 1528
Set exit class for pos 0 to 1 (rt 1528)
Link specified in placement file.
Updating dynamic link exit VCs.
1 hops for route 1482
Set exit class for pos 0 to 1 (rt 1482)
1 hops for route 1482
1 hops for route 1482
1 hops for route 1482
Link specified in placement file.
Updating dynamic link exit VCs.
1 hops for route 1436
1 hops for route 1436
1 hops for route 1436
1 hops for route 1436
1 hops for route 1436
Set exit class for pos 0 to 1 (rt 1436)
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 2 from 0 to 0
Link specified in placement file.
Updating dynamic link exit VCs.
1 hops for route 1878
1 hops for route 1878
1 hops for route 1878
1 hops for route 1878
1 hops for route 1878
Set exit class for pos 0 to 1 (rt 1878)
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 2 from 0 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 6 from 0 to 0
Link specified in placement file.
Changing linkError setting lat = 3
Error setting saddr = 27
Error setting daddr = 22
Error setting lat = 5
Error setting saddr = 11
Error setting daddr = 7
Error setting lat = 4
Error setting saddr = 5
Error setting daddr = 4
Error setting lat = 1
Error setting saddr = 3
Error setting daddr = 6
Error setting lat = 3
Error setting saddr = 17
Error setting daddr = 16
Error setting class = 1
Error setting saddr = 1
Error setting daddr = 0
Error setting lat = 1
Error setting saddr = 26
Error setting daddr = 27
Error setting lat = 1
Error setting saddr = 10
Error setting daddr = 11
Error setting class = 1
Error setting saddr = 1
Error setting daddr = 0
Error setting class = 1
Error setting saddr = 17
Error setting daddr = 16
Error setting lat = 1
Error setting saddr = 26
Error setting daddr = 27
Error setting class = 1
Error setting saddr = 10
Error setting daddr = 11
Error setting lat = 1
Error setting saddr = 4
Error setting daddr = 17
Error setting daddr = 1
Error setting daddr = 26
Error setting daddr = 10
Error setting daddr = 21
Error setting class = 0
Error setting class = 0
Error setting class = 0
Error setting class = 1
Error setting class = 0
Error setting saddr = 22
Error setting daddr = 6
Error setting daddr = 2
Error setting lat = 1
Error setting lat = 5
Error setting saddr = 21
Error setting daddr = 4
Error setting class = 1
Error setting saddr = 8
Error setting daddr = 21
Error setting class = 0
 to static with placed latencies.
Set lat 3 from 0 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 5 from 0 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 4 from 0 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 3 from 0 to 0
Link specified in placement file.
Updating dynamic link exit VCs.
1 hops for route 1079
Set exit class for pos 0 to 1 (rt 1079)
1 hops for route 1079
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Link specified in placement file.
Updating dynamic link exit VCs.
1 hops for route 1238
1 hops for route 1238
Set exit class for pos 0 to 1 (rt 1238)
Link specified in placement file.
Updating dynamic link exit VCs.
1 hops for route 1161
Set exit class for pos 0 to 1 (rt 1161)
1 hops for route 1161
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Link specified in placement file.
Updating dynamic link exit VCs.
1 hops for route 1214
1 hops for route 1214
Set exit class for pos 0 to 1 (rt 1214)
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Link specified in placement file.
Updating dynamic link exit VCs.
2 hops for route 1342
Set exit class for pos 1 to 0 (rt 1342)
2 hops for route 1342
2 hops for route 1342
5 hops for route 1342
3 hops for route 1342
2 hops for route 1342
2 hops for route 1342
2 hops for route 1342
2 hops for route 1342
2 hops for route 1342
Set exit class for pos 3 to 0 (rt 1342)
1 hops for route 1342
Set exit class for pos 0 to 0 (rt 1342)
1 hops for route 1342
Set exit class for pos 4 to 1 (rt 1342)
1 hops for route 1342
Set exit class for pos 2 to 0 (rt 1342)
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set lat 5 from 0 to 1
Link specified in placement file.
Updating dynamic link exit VCs.
1 hops for route 1315
Set exit class for pos 0 to 1 (rt 1315)
1 hops for route 1315
1 hops for route 1315
Link specified in placement file.
Updating dynamic link exit VCs.
1 hops for route 1389
1 hops for route 1389
1 hops for route 1389
1 hops for route 1389
1 hops for route 1389
Set exit class for pos 0 to 0 (rt 1389)
Child process has pid -19211
== Loading device model file '/home/yaqiz/plastisim/configs/DDR3_micron_64M_8B_x4_sg15.ini' == 
== Loading system model file '/home/yaqiz/plastisim/configs/system.ini' == 
===== MemorySystem 0 =====
CH. 0 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 1 =====
CH. 1 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 2 =====
CH. 2 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 3 =====
CH. 3 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
 to static with placed latencies.
Set lat 3 from 0 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 5 from 0 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 4 from 0 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 3 from 0 to 0
Link specified in placement file.
Updating dynamic link exit VCs.
1 hops for route 1079
Set exit class for pos 0 to 1 (rt 1079)
1 hops for route 1079
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Link specified in placement file.
Updating dynamic link exit VCs.
1 hops for route 1238
1 hops for route 1238
Set exit class for pos 0 to 1 (rt 1238)
Link specified in placement file.
Updating dynamic link exit VCs.
1 hops for route 1161
Set exit class for pos 0 to 1 (rt 1161)
1 hops for route 1161
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Link specified in placement file.
Updating dynamic link exit VCs.
1 hops for route 1214
1 hops for route 1214
Set exit class for pos 0 to 1 (rt 1214)
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Link specified in placement file.
Updating dynamic link exit VCs.
2 hops for route 1342
Set exit class for pos 1 to 0 (rt 1342)
2 hops for route 1342
2 hops for route 1342
5 hops for route 1342
3 hops for route 1342
2 hops for route 1342
2 hops for route 1342
2 hops for route 1342
2 hops for route 1342
2 hops for route 1342
Set exit class for pos 3 to 0 (rt 1342)
1 hops for route 1342
Set exit class for pos 0 to 0 (rt 1342)
1 hops for route 1342
Set exit class for pos 4 to 1 (rt 1342)
1 hops for route 1342
Set exit class for pos 2 to 0 (rt 1342)
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Link specified in placement file.
Changing link to static with placed latencies.
Set lat 1 from 0 to 0
Set lat 5 from 0 to 1
Link specified in placement file.
Updating dynamic link exit VCs.
1 hops for route 1315
Set exit class for pos 0 to 1 (rt 1315)
1 hops for route 1315
1 hops for route 1315
Link specified in placement file.
Updating dynamic link exit VCs.
1 hops for route 1389
1 hops for route 1389
1 hops for route 1389
1 hops for route 1389
1 hops for route 1389
Set exit class for pos 0 to 0 (rt 1389)
I'm the child process!
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 256
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8   9  10  11  12  13  14  15
GPGPU-Sim uArch:   16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31
GPGPU-Sim uArch:   32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47
GPGPU-Sim uArch:   48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63
GPGPU-Sim uArch:   64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79
GPGPU-Sim uArch:   80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95
GPGPU-Sim uArch:   96  97  98  99 100 101 102 103 104 105 106 107 108 109 110 111
GPGPU-Sim uArch:  112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127
GPGPU-Sim uArch:  128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143
GPGPU-Sim uArch:  144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159
GPGPU-Sim uArch:  160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175
GPGPU-Sim uArch:  176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191
GPGPU-Sim uArch:  192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207
GPGPU-Sim uArch:  208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223
GPGPU-Sim uArch:  224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239
GPGPU-Sim uArch:  240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 256
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8   9  10  11  12  13  14  15
GPGPU-Sim uArch:   16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31
GPGPU-Sim uArch:   32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47
GPGPU-Sim uArch:   48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63
GPGPU-Sim uArch:   64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79
GPGPU-Sim uArch:   80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95
GPGPU-Sim uArch:   96  97  98  99 100 101 102 103 104 105 106 107 108 109 110 111
GPGPU-Sim uArch:  112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127
GPGPU-Sim uArch:  128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143
GPGPU-Sim uArch:  144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159
GPGPU-Sim uArch:  160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175
GPGPU-Sim uArch:  176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191
GPGPU-Sim uArch:  192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207
GPGPU-Sim uArch:  208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223
GPGPU-Sim uArch:  224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239
GPGPU-Sim uArch:  240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255
Parsed definitions of all elements.
Total of 30 links:
  0: DramAddress245
    
  1: DramAddress184
    
  2: DramAddress123
    
  3: DramAddress61
    
  4: RetimingFIFO984
    
  5: RetimingFIFO957
    
  6: RetimingFIFO975
    
  7: RetimingFIFO823
    
  8: RetimingFIFO833
    
  9: RetimingFIFO862
    
  10: RetimingFIFO891
    
  11: RetimingFIFO920
    
  12: RetimingFIFO718
    
  13: RetimingFIFO788
    
  14: StreamOut52
    
  15: StreamOut114
    
  16: StreamOut175
    
  17: StreamOut236
    
  18: StreamOut115
    
  19: StreamOut53
    
  20: StreamOut176
    
  21: StreamOut237
    
  22: ArgIn609_ArgIn631_ArgIn675_ArgIn653_ArgIn1291
    
  23: SRAM42
    
  24: SRAM41
    
  25: SRAM39
    
  26: SRAM40
    
  27: RetimingFIFO966_RetimingFIFO753
    
  28: ArgOut18
    
  29: Reg296
    
Total of 23 nodes:
  0: CE1992
    [StreamOut53 *4096 /1] [StreamOut52 *4096 /1]  => [RetimingFIFO833] 
  1: CE2170
    [RetimingFIFO833 *1 /1]  => [SRAM39] 
  2: CE2160
    [SRAM39 *4096 /1]  => [RetimingFIFO718] 
  3: CE2250
    [RetimingFIFO718 *1 /1]  => [RetimingFIFO975] 
  4: CE2006
    [StreamOut115 *4096 /1] [StreamOut114 *4096 /1]  => [RetimingFIFO862] 
  5: CE2190
    [RetimingFIFO862 *1 /1]  => [SRAM40] 
  6: CE2180
    [SRAM40 *4096 /1]  => [RetimingFIFO788] 
  7: CE2020
    [StreamOut176 *4096 /1] [StreamOut175 *4096 /1]  => [RetimingFIFO891] 
  8: CE2210
    [RetimingFIFO891 *1 /1]  => [SRAM41] 
  9: CE2200
    [SRAM41 *4096 /1]  => [RetimingFIFO966_RetimingFIFO753] 
  10: CE2284
    [RetimingFIFO966_RetimingFIFO753 *1 /1] [RetimingFIFO975 *1 /1]  => [RetimingFIFO957] 
  11: CE2034
    [StreamOut237 *4096 /1] [StreamOut236 *4096 /1]  => [RetimingFIFO920] 
  12: CE2230
    [RetimingFIFO920 *1 /1]  => [SRAM42] 
  13: CE2220
    [SRAM42 *4096 /1]  => [RetimingFIFO823] 
  14: CE2266
    [RetimingFIFO966_RetimingFIFO753 *1 /1] [RetimingFIFO823 *1 /1] [RetimingFIFO788 *1 /1] [RetimingFIFO957 *1 /1]  => [RetimingFIFO984] 
  15: CE2240
    [RetimingFIFO984 *1 /1]  => [Reg296] 
  16: CE2052
     => [DramAddress61] [DramAddress123] [DramAddress184] [DramAddress245] [ArgIn609_ArgIn631_ArgIn675_ArgIn653_ArgIn1291] 
  17: CE2066
    [ArgOut18 *1 /1]  => 
  18: CE2076
    [ArgIn609_ArgIn631_ArgIn675_ArgIn653_ArgIn1291 *16 /1] [Reg296 *1 /1]  => [ArgOut18] 
  19: CE2092
    [ArgIn609_ArgIn631_ArgIn675_ArgIn653_ArgIn1291 *16 /1] [DramAddress61 *16 /1]  => [StreamOut53] [StreamOut52] 
  20: CE2110
    [ArgIn609_ArgIn631_ArgIn675_ArgIn653_ArgIn1291 *16 /1] [DramAddress123 *16 /1]  => [StreamOut115] [StreamOut114] 
  21: CE2128
    [ArgIn609_ArgIn631_ArgIn675_ArgIn653_ArgIn1291 *16 /1] [DramAddress184 *16 /1]  => [StreamOut176] [StreamOut175] 
  22: CE2146
    [ArgIn609_ArgIn631_ArgIn675_ArgIn653_ArgIn1291 *16 /1] [DramAddress245 *16 /1]  => [StreamOut237] [StreamOut236] 

DRAMSim2 Clock Frequency =800000000Hz, CPU Clock Frequency=1000000000Hz
10000...
20000...
30000...
40000...
50000...
60000...
70000...
80000...
90000...
100000...
110000...
120000...
130000...
140000...
150000...
160000...
170000...
180000...
190000...
200000...
210000...
220000...
230000...
240000...
250000...
260000...
270000...
280000...
290000...
300000...
310000...
320000...
330000...
340000...
Simulation complete at cycle: 344609
CE1992: Active:  19.0 Stalled:   0.0 Starved:   2.5 Total Active:    65536 Expected Active:    65536
	   65536    65536 
	DRAM:  12.17 GB/s ( 12.17 GB/s R,   0.00 GB/s W)
CE2170: Active:  19.0 Stalled:   0.0 Starved:  81.0 Total Active:    65536 Expected Active:    65536
	   65536 
CE2160: Active:  19.0 Stalled:  19.5 Starved:  61.5 Total Active:    65536 Expected Active:    65536
	   65536 
CE2250: Active:  19.0 Stalled:  19.7 Starved:  61.4 Total Active:    65536 Expected Active:    65536
	   65536 
CE2006: Active:  19.0 Stalled:   0.0 Starved:   1.9 Total Active:    65536 Expected Active:    65536
	   65536    65536 
	DRAM:  12.17 GB/s ( 12.17 GB/s R,   0.00 GB/s W)
CE2190: Active:  19.0 Stalled:   0.0 Starved:  81.0 Total Active:    65536 Expected Active:    65536
	   65536 
CE2180: Active:  19.0 Stalled:  11.0 Starved:  70.1 Total Active:    65536 Expected Active:    65536
	   65536 
CE2020: Active:  19.0 Stalled:   0.0 Starved:   2.7 Total Active:    65536 Expected Active:    65536
	   65536    65536 
	DRAM:  12.17 GB/s ( 12.17 GB/s R,   0.00 GB/s W)
CE2210: Active:  19.0 Stalled:   0.0 Starved:  81.0 Total Active:    65536 Expected Active:    65536
	   65536 
CE2200: Active:  19.0 Stalled:  20.4 Starved:  60.6 Total Active:    65536 Expected Active:    65536
	   65536 
CE2284: Active:  19.0 Stalled:   0.0 Starved:  81.0 Total Active:    65536 Expected Active:    65536
	   65536    65536 
CE2034: Active:  19.0 Stalled:   0.0 Starved:   2.1 Total Active:    65536 Expected Active:    65536
	   65536    65536 
	DRAM:  12.17 GB/s ( 12.17 GB/s R,   0.00 GB/s W)
CE2230: Active:  19.0 Stalled:   0.0 Starved:  81.0 Total Active:    65536 Expected Active:    65536
	   65536 
CE2220: Active:  19.0 Stalled:  14.2 Starved:  66.8 Total Active:    65536 Expected Active:    65536
	   65536 
CE2266: Active:  19.0 Stalled:   0.0 Starved:  81.0 Total Active:    65536 Expected Active:    65536
	   65536    65536    65536    65536 
CE2240: Active:  19.0 Stalled:   0.0 Starved:  81.0 Total Active:    65536 Expected Active:    65536
	   65536 
CE2052: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Expected Active:        1
	
CE2066: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Expected Active:        1
	       1 
CE2076: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:       16 Expected Active:       16
	      16       16 
CE2092: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:       16 Expected Active:       16
	      16       16 
CE2110: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:       16 Expected Active:       16
	      16       16 
CE2128: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:       16 Expected Active:       16
	      16       16 
CE2146: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:       16 Expected Active:       16
	      16       16 
Total DRAM:	  48.68 GB/s ( 48.68 GB/s R,   0.00 GB/s W)
Sending shutdown IPC message.
IPC layer sent 344609 msgs recvd 344609 msgs
-------------PASS (DONE)------------
