============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 30 2020  02:27:13 pm
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5029 ps) Late External Delay Assertion at pin prob[0]
          Group: I2O
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) prob[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     871                  
             Slack:=    5029                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1  
  output_delay             2000            chip.sdc_line_8_36_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  y_pulse        -       -     R     (arrival)      2  3.6     0     0    2000    (-,-) 
  g1452__3772/Y  -       B->Y  F     NAND2BX1       3  4.5   268   163    2163    (-,-) 
  g1451__4296/Y  -       B0->Y R     AOI2BB1X2      8 10.1   264   291    2455    (-,-) 
  g1440__6083/Y  -       A1->Y F     AOI22X1        1  1.9   200   273    2728    (-,-) 
  g1425__9682/Y  -       B->Y  R     NAND2X1        1  1.6    82   143    2871    (-,-) 
  prob[0]        -       -     R     (port)         -    -     -     0    2871    (-,-) 
#---------------------------------------------------------------------------------------



Path 2: MET (5029 ps) Late External Delay Assertion at pin prob[1]
          Group: I2O
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) prob[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     871                  
             Slack:=    5029                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1  
  output_delay             2000            chip.sdc_line_8_35_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  y_pulse        -       -     R     (arrival)      2  3.6     0     0    2000    (-,-) 
  g1452__3772/Y  -       B->Y  F     NAND2BX1       3  4.5   268   163    2163    (-,-) 
  g1451__4296/Y  -       B0->Y R     AOI2BB1X2      8 10.1   264   291    2455    (-,-) 
  g1434__1786/Y  -       A1->Y F     AOI22X1        1  1.9   200   273    2728    (-,-) 
  g1422__3772/Y  -       B->Y  R     NAND2X1        1  1.6    82   143    2871    (-,-) 
  prob[1]        -       -     R     (port)         -    -     -     0    2871    (-,-) 
#---------------------------------------------------------------------------------------



Path 3: MET (5029 ps) Late External Delay Assertion at pin prob[2]
          Group: I2O
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) prob[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     871                  
             Slack:=    5029                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1  
  output_delay             2000            chip.sdc_line_8_34_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  y_pulse        -       -     R     (arrival)      2  3.6     0     0    2000    (-,-) 
  g1452__3772/Y  -       B->Y  F     NAND2BX1       3  4.5   268   163    2163    (-,-) 
  g1451__4296/Y  -       B0->Y R     AOI2BB1X2      8 10.1   264   291    2455    (-,-) 
  g1441__2703/Y  -       A1->Y F     AOI22X1        1  1.9   200   273    2728    (-,-) 
  g1426__2683/Y  -       B->Y  R     NAND2X1        1  1.6    82   143    2871    (-,-) 
  prob[2]        -       -     R     (port)         -    -     -     0    2871    (-,-) 
#---------------------------------------------------------------------------------------



Path 4: MET (5029 ps) Late External Delay Assertion at pin prob[3]
          Group: I2O
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) prob[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     871                  
             Slack:=    5029                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1  
  output_delay             2000            chip.sdc_line_8_33_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  y_pulse        -       -     R     (arrival)      2  3.6     0     0    2000    (-,-) 
  g1452__3772/Y  -       B->Y  F     NAND2BX1       3  4.5   268   163    2163    (-,-) 
  g1451__4296/Y  -       B0->Y R     AOI2BB1X2      8 10.1   264   291    2455    (-,-) 
  g1439__2250/Y  -       A1->Y F     AOI22X1        1  1.9   200   273    2728    (-,-) 
  g1423__1474/Y  -       B->Y  R     NAND2X1        1  1.6    82   143    2871    (-,-) 
  prob[3]        -       -     R     (port)         -    -     -     0    2871    (-,-) 
#---------------------------------------------------------------------------------------



Path 5: MET (5029 ps) Late External Delay Assertion at pin prob[4]
          Group: I2O
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) prob[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     871                  
             Slack:=    5029                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1  
  output_delay             2000            chip.sdc_line_8_32_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  y_pulse        -       -     R     (arrival)      2  3.6     0     0    2000    (-,-) 
  g1452__3772/Y  -       B->Y  F     NAND2BX1       3  4.5   268   163    2163    (-,-) 
  g1451__4296/Y  -       B0->Y R     AOI2BB1X2      8 10.1   264   291    2455    (-,-) 
  g1437__7114/Y  -       A1->Y F     AOI22X1        1  1.9   200   273    2728    (-,-) 
  g1421__4296/Y  -       B->Y  R     NAND2X1        1  1.6    82   143    2871    (-,-) 
  prob[4]        -       -     R     (port)         -    -     -     0    2871    (-,-) 
#---------------------------------------------------------------------------------------



Path 6: MET (5029 ps) Late External Delay Assertion at pin prob[5]
          Group: I2O
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) prob[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     871                  
             Slack:=    5029                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1  
  output_delay             2000            chip.sdc_line_8_31_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  y_pulse        -       -     R     (arrival)      2  3.6     0     0    2000    (-,-) 
  g1452__3772/Y  -       B->Y  F     NAND2BX1       3  4.5   268   163    2163    (-,-) 
  g1451__4296/Y  -       B0->Y R     AOI2BB1X2      8 10.1   264   291    2455    (-,-) 
  g1438__5266/Y  -       A1->Y F     AOI22X1        1  1.9   200   273    2728    (-,-) 
  g1424__4547/Y  -       B->Y  R     NAND2X1        1  1.6    82   143    2871    (-,-) 
  prob[5]        -       -     R     (port)         -    -     -     0    2871    (-,-) 
#---------------------------------------------------------------------------------------



Path 7: MET (5029 ps) Late External Delay Assertion at pin prob[6]
          Group: I2O
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) prob[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     871                  
             Slack:=    5029                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1 
  output_delay             2000            chip.sdc_line_8     

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  y_pulse        -       -     R     (arrival)      2  3.6     0     0    2000    (-,-) 
  g1452__3772/Y  -       B->Y  F     NAND2BX1       3  4.5   268   163    2163    (-,-) 
  g1451__4296/Y  -       B0->Y R     AOI2BB1X2      8 10.1   264   291    2455    (-,-) 
  g1435__5953/Y  -       A1->Y F     AOI22X1        1  1.9   200   273    2728    (-,-) 
  g1420__8780/Y  -       B->Y  R     NAND2X1        1  1.6    82   143    2871    (-,-) 
  prob[6]        -       -     R     (port)         -    -     -     0    2871    (-,-) 
#---------------------------------------------------------------------------------------



Path 8: MET (5246 ps) Late External Delay Assertion at pin inc
          Group: I2O
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) inc
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     654                  
             Slack:=    5246                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1  
  output_delay             2000            chip.sdc_line_8_37_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  y_pulse        -       -     R     (arrival)      2  3.6     0     0    2000    (-,-) 
  g1452__3772/Y  -       B->Y  F     NAND2BX1       3  4.5   268   163    2163    (-,-) 
  g1451__4296/Y  -       B0->Y R     AOI2BB1X2      8 10.1   264   291    2455    (-,-) 
  g1442__5795/Y  -       B->Y  R     OR2X1          1  1.6    46   199    2654    (-,-) 
  inc            -       -     R     (port)         -    -     -     0    2654    (-,-) 
#---------------------------------------------------------------------------------------



Path 9: MET (7244 ps) Setup Check with Pin reg_state/q_reg[0]/CK->D
          Group: I2C
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) reg_state/q_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      95                  
       Uncertainty:-     100                  
     Required Time:=    9805                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     561                  
             Slack:=    7244                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  y_pulse              -       -     R     (arrival)      2  3.6     0     0    2000    (-,-) 
  g1452__3772/Y        -       B->Y  F     NAND2BX1       3  4.5   268   163    2163    (-,-) 
  g1446__5019/Y        -       B->Y  R     NAND2BX1       1  1.8    95   184    2348    (-,-) 
  g1436__5703/Y        -       B->Y  R     MX2X1          1  1.9    58   213    2561    (-,-) 
  reg_state/q_reg[0]/D -       -     R     DFFRHQX1       1    -     -     0    2561    (-,-) 
#---------------------------------------------------------------------------------------------



Path 10: MET (7347 ps) Setup Check with Pin reg_state/q_reg[1]/CK->D
          Group: I2C
     Startpoint: (F) x_pulse
          Clock: (R) clk
       Endpoint: (F) reg_state/q_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      75                  
       Uncertainty:-     100                  
     Required Time:=    9825                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     478                  
             Slack:=    7347                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7 

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  x_pulse              -       -     F     (arrival)      4  4.8     0     0    2000    (-,-) 
  g1447__1857/Y        -       A->Y  F     AND2X1         8  9.4   246   174    2174    (-,-) 
  g1444__7344/Y        -       AN->Y F     NAND3BX1       1  1.9   230   304    2478    (-,-) 
  reg_state/q_reg[1]/D -       -     F     DFFRHQX1       1    -     -     0    2478    (-,-) 
#---------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

