vendor_name = ModelSim
source_file = 1, E:/coding/Fpga_project_digital/pipelineCPU/riscvcpu_top.v
source_file = 1, E:/coding/Fpga_project_digital/pipelineCPU/mul_pc.v
source_file = 1, E:/coding/Fpga_project_digital/pipelineCPU/pc.v
source_file = 1, E:/coding/Fpga_project_digital/pipelineCPU/pcadder_if.v
source_file = 1, E:/coding/Fpga_project_digital/pipelineCPU/instmem.v
source_file = 1, E:/coding/Fpga_project_digital/pipelineCPU/if_id_register.v
source_file = 1, E:/coding/Fpga_project_digital/pipelineCPU/ie.v
source_file = 1, E:/coding/Fpga_project_digital/pipelineCPU/id.v
source_file = 1, E:/coding/Fpga_project_digital/pipelineCPU/registerfile.v
source_file = 1, E:/coding/Fpga_project_digital/pipelineCPU/id_ex_register.v
source_file = 1, E:/coding/Fpga_project_digital/pipelineCPU/ex_alu.v
source_file = 1, E:/coding/Fpga_project_digital/pipelineCPU/ex_m_register.v
source_file = 1, E:/coding/Fpga_project_digital/pipelineCPU/memdata.v
source_file = 1, E:/coding/Fpga_project_digital/pipelineCPU/m_wb_register.v
source_file = 1, E:/coding/Fpga_project_digital/pipelineCPU/mul_memtoreg.v
design_name = RiscVCPU_top
instance = comp, \CLK~input , CLK~input, RiscVCPU_top, 1
instance = comp, \Resetn~input , Resetn~input, RiscVCPU_top, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
