INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab8_mod/project_8_1/project_8_1.srcs/sources_1/new/Lab8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_with_synch_reset_load_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab8_mod/project_8_1/project_8_1.srcs/sim_1/new/Lab8_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7_1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab8_mod/project_8_1/project_8_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
