{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701284956669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701284956670 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2023  Intel Corporation. All rights reserved. " "Copyright (C) 2023  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701284956670 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701284956670 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701284956670 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701284956670 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701284956670 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701284956670 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701284956670 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701284956670 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701284956670 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701284956670 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701284956670 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701284956670 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701284956670 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701284956670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 13:09:16 2023 " "Processing started: Wed Nov 29 13:09:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701284956670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701284956670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701284956670 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701284956687 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701284957384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701284957384 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1701284957407 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1701284957407 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1701284959915 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701284960457 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701284960486 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701284973088 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701284973088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.601 " "Worst-case setup slack is -16.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284973091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284973091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.601         -371136.144 iCLK  " "  -16.601         -371136.144 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284973091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701284973091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284973307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284973307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 iCLK  " "    0.403               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284973307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701284973307 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701284973315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701284973323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.739 " "Worst-case minimum pulse width slack is 9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284973351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284973351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.739               0.000 iCLK  " "    9.739               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284973351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701284973351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.601 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.601" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975163 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701284975163 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -16.601 (VIOLATED) " "Path #1: Setup slack is -16.601 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[5\] " "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegisterFile:g_RegisterFile\|reg_N:reg26\|dffg:\\G_NBit_REG:4:Reg\|s_Q " "To Node      : RegisterFile:g_RegisterFile\|reg_N:reg26\|dffg:\\G_NBit_REG:4:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.063      3.063  R        clock network delay " "     3.063      3.063  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.295      0.232     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[5\] " "     3.295      0.232     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.295      0.000 FF  CELL  fetch\|pc\|Reg\|s_Q\[5\]\|q " "     3.295      0.000 FF  CELL  fetch\|pc\|Reg\|s_Q\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.643      0.348 FF    IC  s_IMemAddr\[5\]~6\|datad " "     3.643      0.348 FF    IC  s_IMemAddr\[5\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.768      0.125 FF  CELL  s_IMemAddr\[5\]~6\|combout " "     3.768      0.125 FF  CELL  s_IMemAddr\[5\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.135      2.367 FF    IC  IMem\|ram~40878\|datad " "     6.135      2.367 FF    IC  IMem\|ram~40878\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.285      0.150 FR  CELL  IMem\|ram~40878\|combout " "     6.285      0.150 FR  CELL  IMem\|ram~40878\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.519      0.234 RR    IC  IMem\|ram~40879\|datab " "     6.519      0.234 RR    IC  IMem\|ram~40879\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.937      0.418 RR  CELL  IMem\|ram~40879\|combout " "     6.937      0.418 RR  CELL  IMem\|ram~40879\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.522      0.585 RR    IC  IMem\|ram~40882\|datac " "     7.522      0.585 RR    IC  IMem\|ram~40882\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.809      0.287 RR  CELL  IMem\|ram~40882\|combout " "     7.809      0.287 RR  CELL  IMem\|ram~40882\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.012      0.203 RR    IC  IMem\|ram~40885\|datad " "     8.012      0.203 RR    IC  IMem\|ram~40885\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.151      0.139 RF  CELL  IMem\|ram~40885\|combout " "     8.151      0.139 RF  CELL  IMem\|ram~40885\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.397      2.246 FF    IC  IMem\|ram~40896\|datac " "    10.397      2.246 FF    IC  IMem\|ram~40896\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.678      0.281 FF  CELL  IMem\|ram~40896\|combout " "    10.678      0.281 FF  CELL  IMem\|ram~40896\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.945      0.267 FF    IC  IMem\|ram~40907\|datab " "    10.945      0.267 FF    IC  IMem\|ram~40907\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.368      0.423 FR  CELL  IMem\|ram~40907\|combout " "    11.368      0.423 FR  CELL  IMem\|ram~40907\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.574      0.206 RR    IC  IMem\|ram~40950\|datad " "    11.574      0.206 RR    IC  IMem\|ram~40950\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.729      0.155 RR  CELL  IMem\|ram~40950\|combout " "    11.729      0.155 RR  CELL  IMem\|ram~40950\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.931      0.202 RR    IC  IMem\|ram~40993\|datad " "    11.931      0.202 RR    IC  IMem\|ram~40993\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.086      0.155 RR  CELL  IMem\|ram~40993\|combout " "    12.086      0.155 RR  CELL  IMem\|ram~40993\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.017      2.931 RR    IC  IMem\|ram~40994\|datac " "    15.017      2.931 RR    IC  IMem\|ram~40994\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.304      0.287 RR  CELL  IMem\|ram~40994\|combout " "    15.304      0.287 RR  CELL  IMem\|ram~40994\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.531      1.227 RR    IC  control\|o_ALUSrc~19\|datad " "    16.531      1.227 RR    IC  control\|o_ALUSrc~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.686      0.155 RR  CELL  control\|o_ALUSrc~19\|combout " "    16.686      0.155 RR  CELL  control\|o_ALUSrc~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.923      0.237 RR    IC  control\|o_ALUSrc~10\|dataa " "    16.923      0.237 RR    IC  control\|o_ALUSrc~10\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.262      0.339 RR  CELL  control\|o_ALUSrc~10\|combout " "    17.262      0.339 RR  CELL  control\|o_ALUSrc~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.271      1.009 RR    IC  control\|o_ALUSrc~14\|datad " "    18.271      1.009 RR    IC  control\|o_ALUSrc~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.426      0.155 RR  CELL  control\|o_ALUSrc~14\|combout " "    18.426      0.155 RR  CELL  control\|o_ALUSrc~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.629      0.203 RR    IC  control\|o_ALUSrc~15\|datad " "    18.629      0.203 RR    IC  control\|o_ALUSrc~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.784      0.155 RR  CELL  control\|o_ALUSrc~15\|combout " "    18.784      0.155 RR  CELL  control\|o_ALUSrc~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.289      1.505 RR    IC  AluRead2\|Selector31~0\|datad " "    20.289      1.505 RR    IC  AluRead2\|Selector31~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.428      0.139 RF  CELL  AluRead2\|Selector31~0\|combout " "    20.428      0.139 RF  CELL  AluRead2\|Selector31~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.225      1.797 FF    IC  g_ALU\|g_shifter\|Mux0~68\|datac " "    22.225      1.797 FF    IC  g_ALU\|g_shifter\|Mux0~68\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.506      0.281 FF  CELL  g_ALU\|g_shifter\|Mux0~68\|combout " "    22.506      0.281 FF  CELL  g_ALU\|g_shifter\|Mux0~68\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.927      1.421 FF    IC  g_ALU\|g_shifter\|Mux62~7\|datad " "    23.927      1.421 FF    IC  g_ALU\|g_shifter\|Mux62~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.052      0.125 FF  CELL  g_ALU\|g_shifter\|Mux62~7\|combout " "    24.052      0.125 FF  CELL  g_ALU\|g_shifter\|Mux62~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.281      0.229 FF    IC  g_ALU\|g_shifter\|Mux62~8\|datad " "    24.281      0.229 FF    IC  g_ALU\|g_shifter\|Mux62~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.406      0.125 FF  CELL  g_ALU\|g_shifter\|Mux62~8\|combout " "    24.406      0.125 FF  CELL  g_ALU\|g_shifter\|Mux62~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.389      0.983 FF    IC  g_ALU\|g_shifter\|Mux54~1\|datad " "    25.389      0.983 FF    IC  g_ALU\|g_shifter\|Mux54~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.514      0.125 FF  CELL  g_ALU\|g_shifter\|Mux54~1\|combout " "    25.514      0.125 FF  CELL  g_ALU\|g_shifter\|Mux54~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.740      0.226 FF    IC  g_ALU\|g_mux2\|Selector22~0\|datad " "    25.740      0.226 FF    IC  g_ALU\|g_mux2\|Selector22~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.865      0.125 FF  CELL  g_ALU\|g_mux2\|Selector22~0\|combout " "    25.865      0.125 FF  CELL  g_ALU\|g_mux2\|Selector22~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.092      0.227 FF    IC  g_ALU\|g_mux2\|Selector22~1\|datad " "    26.092      0.227 FF    IC  g_ALU\|g_mux2\|Selector22~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.217      0.125 FF  CELL  g_ALU\|g_mux2\|Selector22~1\|combout " "    26.217      0.125 FF  CELL  g_ALU\|g_mux2\|Selector22~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.447      0.230 FF    IC  g_ALU\|g_mux2\|Selector22~4\|datad " "    26.447      0.230 FF    IC  g_ALU\|g_mux2\|Selector22~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.572      0.125 FF  CELL  g_ALU\|g_mux2\|Selector22~4\|combout " "    26.572      0.125 FF  CELL  g_ALU\|g_mux2\|Selector22~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.800      0.228 FF    IC  g_ALU\|g_mux6\|Selector22~1\|datad " "    26.800      0.228 FF    IC  g_ALU\|g_mux6\|Selector22~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.925      0.125 FF  CELL  g_ALU\|g_mux6\|Selector22~1\|combout " "    26.925      0.125 FF  CELL  g_ALU\|g_mux6\|Selector22~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.236      2.311 FF    IC  DMem\|ram~42617\|dataa " "    29.236      2.311 FF    IC  DMem\|ram~42617\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.660      0.424 FF  CELL  DMem\|ram~42617\|combout " "    29.660      0.424 FF  CELL  DMem\|ram~42617\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.888      0.228 FF    IC  DMem\|ram~42618\|datad " "    29.888      0.228 FF    IC  DMem\|ram~42618\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.038      0.150 FR  CELL  DMem\|ram~42618\|combout " "    30.038      0.150 FR  CELL  DMem\|ram~42618\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.664      1.626 RR    IC  DMem\|ram~42619\|dataa " "    31.664      1.626 RR    IC  DMem\|ram~42619\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.047      0.383 RR  CELL  DMem\|ram~42619\|combout " "    32.047      0.383 RR  CELL  DMem\|ram~42619\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.249      0.202 RR    IC  DMem\|ram~42620\|datac " "    32.249      0.202 RR    IC  DMem\|ram~42620\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.534      0.285 RR  CELL  DMem\|ram~42620\|combout " "    32.534      0.285 RR  CELL  DMem\|ram~42620\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.197      2.663 RR    IC  DMem\|ram~42663\|dataa " "    35.197      2.663 RR    IC  DMem\|ram~42663\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.555      0.358 RR  CELL  DMem\|ram~42663\|combout " "    35.555      0.358 RR  CELL  DMem\|ram~42663\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.759      0.204 RR    IC  DMem\|ram~42706\|datad " "    35.759      0.204 RR    IC  DMem\|ram~42706\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.914      0.155 RR  CELL  DMem\|ram~42706\|combout " "    35.914      0.155 RR  CELL  DMem\|ram~42706\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.148      0.234 RR    IC  DMem\|ram~42877\|datab " "    36.148      0.234 RR    IC  DMem\|ram~42877\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.550      0.402 RR  CELL  DMem\|ram~42877\|combout " "    36.550      0.402 RR  CELL  DMem\|ram~42877\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.752      0.202 RR    IC  DMem\|ram~43048\|datac " "    36.752      0.202 RR    IC  DMem\|ram~43048\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.039      0.287 RR  CELL  DMem\|ram~43048\|combout " "    37.039      0.287 RR  CELL  DMem\|ram~43048\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.242      0.203 RR    IC  regwrite\|Selector27~0\|datad " "    37.242      0.203 RR    IC  regwrite\|Selector27~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.397      0.155 RR  CELL  regwrite\|Selector27~0\|combout " "    37.397      0.155 RR  CELL  regwrite\|Selector27~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.602      0.205 RR    IC  regwrite\|Selector27~1\|datad " "    37.602      0.205 RR    IC  regwrite\|Selector27~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.757      0.155 RR  CELL  regwrite\|Selector27~1\|combout " "    37.757      0.155 RR  CELL  regwrite\|Selector27~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.657      1.900 RR    IC  g_RegisterFile\|reg26\|\\G_NBit_REG:4:Reg\|s_Q~feeder\|datac " "    39.657      1.900 RR    IC  g_RegisterFile\|reg26\|\\G_NBit_REG:4:Reg\|s_Q~feeder\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.944      0.287 RR  CELL  g_RegisterFile\|reg26\|\\G_NBit_REG:4:Reg\|s_Q~feeder\|combout " "    39.944      0.287 RR  CELL  g_RegisterFile\|reg26\|\\G_NBit_REG:4:Reg\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.944      0.000 RR    IC  g_RegisterFile\|reg26\|\\G_NBit_REG:4:Reg\|s_Q\|d " "    39.944      0.000 RR    IC  g_RegisterFile\|reg26\|\\G_NBit_REG:4:Reg\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.031      0.087 RR  CELL  RegisterFile:g_RegisterFile\|reg_N:reg26\|dffg:\\G_NBit_REG:4:Reg\|s_Q " "    40.031      0.087 RR  CELL  RegisterFile:g_RegisterFile\|reg_N:reg26\|dffg:\\G_NBit_REG:4:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.424      3.424  R        clock network delay " "    23.424      3.424  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.432      0.008           clock pessimism removed " "    23.432      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.412     -0.020           clock uncertainty " "    23.412     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.430      0.018     uTsu  RegisterFile:g_RegisterFile\|reg_N:reg26\|dffg:\\G_NBit_REG:4:Reg\|s_Q " "    23.430      0.018     uTsu  RegisterFile:g_RegisterFile\|reg_N:reg26\|dffg:\\G_NBit_REG:4:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    40.031 " "Data Arrival Time  :    40.031" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.430 " "Data Required Time :    23.430" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -16.601 (VIOLATED) " "Slack              :   -16.601 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975164 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701284975164 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.403 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.403" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701284975431 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.403  " "Path #1: Hold slack is 0.403 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "To Node      : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.936      2.936  R        clock network delay " "     2.936      2.936  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.168      0.232     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "     3.168      0.232     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.168      0.000 FF  CELL  fetch\|pc\|Reg\|s_Q\[2\]\|q " "     3.168      0.000 FF  CELL  fetch\|pc\|Reg\|s_Q\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.168      0.000 FF    IC  fetch\|addr\[2\]~7\|datac " "     3.168      0.000 FF    IC  fetch\|addr\[2\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.529      0.361 FF  CELL  fetch\|addr\[2\]~7\|combout " "     3.529      0.361 FF  CELL  fetch\|addr\[2\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.529      0.000 FF    IC  fetch\|pc\|Reg\|s_Q\[2\]\|d " "     3.529      0.000 FF    IC  fetch\|pc\|Reg\|s_Q\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.605      0.076 FF  CELL  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "     3.605      0.076 FF  CELL  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.048      3.048  R        clock network delay " "     3.048      3.048  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.016     -0.032           clock pessimism removed " "     3.016     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.016      0.000           clock uncertainty " "     3.016      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.202      0.186      uTh  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "     3.202      0.186      uTh  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.605 " "Data Arrival Time  :     3.605" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.202 " "Data Required Time :     3.202" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.403  " "Slack              :     0.403 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284975431 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701284975431 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701284975432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701284975510 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701284978662 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701284981005 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701284981005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.777 " "Worst-case setup slack is -13.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284981009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284981009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.777         -287787.210 iCLK  " "  -13.777         -287787.210 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284981009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701284981009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284981214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284981214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 iCLK  " "    0.356               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284981214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701284981214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701284981219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701284981223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.766 " "Worst-case minimum pulse width slack is 9.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284981250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284981250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.766               0.000 iCLK  " "    9.766               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284981250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701284981250 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -13.777 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -13.777" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983011 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701284983011 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -13.777 (VIOLATED) " "Path #1: Setup slack is -13.777 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[5\] " "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegisterFile:g_RegisterFile\|reg_N:reg26\|dffg:\\G_NBit_REG:4:Reg\|s_Q " "To Node      : RegisterFile:g_RegisterFile\|reg_N:reg26\|dffg:\\G_NBit_REG:4:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.779      2.779  R        clock network delay " "     2.779      2.779  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.992      0.213     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[5\] " "     2.992      0.213     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.992      0.000 FF  CELL  fetch\|pc\|Reg\|s_Q\[5\]\|q " "     2.992      0.000 FF  CELL  fetch\|pc\|Reg\|s_Q\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.307      0.315 FF    IC  s_IMemAddr\[5\]~6\|datad " "     3.307      0.315 FF    IC  s_IMemAddr\[5\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.417      0.110 FF  CELL  s_IMemAddr\[5\]~6\|combout " "     3.417      0.110 FF  CELL  s_IMemAddr\[5\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.537      2.120 FF    IC  IMem\|ram~40878\|datad " "     5.537      2.120 FF    IC  IMem\|ram~40878\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.671      0.134 FR  CELL  IMem\|ram~40878\|combout " "     5.671      0.134 FR  CELL  IMem\|ram~40878\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.889      0.218 RR    IC  IMem\|ram~40879\|datab " "     5.889      0.218 RR    IC  IMem\|ram~40879\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.270      0.381 RR  CELL  IMem\|ram~40879\|combout " "     6.270      0.381 RR  CELL  IMem\|ram~40879\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.824      0.554 RR    IC  IMem\|ram~40882\|datac " "     6.824      0.554 RR    IC  IMem\|ram~40882\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.089      0.265 RR  CELL  IMem\|ram~40882\|combout " "     7.089      0.265 RR  CELL  IMem\|ram~40882\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.276      0.187 RR    IC  IMem\|ram~40885\|datad " "     7.276      0.187 RR    IC  IMem\|ram~40885\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.420      0.144 RR  CELL  IMem\|ram~40885\|combout " "     7.420      0.144 RR  CELL  IMem\|ram~40885\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.447      2.027 RR    IC  IMem\|ram~40896\|datac " "     9.447      2.027 RR    IC  IMem\|ram~40896\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.712      0.265 RR  CELL  IMem\|ram~40896\|combout " "     9.712      0.265 RR  CELL  IMem\|ram~40896\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.927      0.215 RR    IC  IMem\|ram~40907\|datab " "     9.927      0.215 RR    IC  IMem\|ram~40907\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.322      0.395 RF  CELL  IMem\|ram~40907\|combout " "    10.322      0.395 RF  CELL  IMem\|ram~40907\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.531      0.209 FF    IC  IMem\|ram~40950\|datad " "    10.531      0.209 FF    IC  IMem\|ram~40950\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.641      0.110 FF  CELL  IMem\|ram~40950\|combout " "    10.641      0.110 FF  CELL  IMem\|ram~40950\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.846      0.205 FF    IC  IMem\|ram~40993\|datad " "    10.846      0.205 FF    IC  IMem\|ram~40993\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.980      0.134 FR  CELL  IMem\|ram~40993\|combout " "    10.980      0.134 FR  CELL  IMem\|ram~40993\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.712      2.732 RR    IC  IMem\|ram~40994\|datac " "    13.712      2.732 RR    IC  IMem\|ram~40994\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.977      0.265 RR  CELL  IMem\|ram~40994\|combout " "    13.977      0.265 RR  CELL  IMem\|ram~40994\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.122      1.145 RR    IC  control\|o_ALUSrc~19\|datad " "    15.122      1.145 RR    IC  control\|o_ALUSrc~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.266      0.144 RR  CELL  control\|o_ALUSrc~19\|combout " "    15.266      0.144 RR  CELL  control\|o_ALUSrc~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.486      0.220 RR    IC  control\|o_ALUSrc~10\|dataa " "    15.486      0.220 RR    IC  control\|o_ALUSrc~10\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.793      0.307 RR  CELL  control\|o_ALUSrc~10\|combout " "    15.793      0.307 RR  CELL  control\|o_ALUSrc~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.746      0.953 RR    IC  control\|o_ALUSrc~14\|datad " "    16.746      0.953 RR    IC  control\|o_ALUSrc~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.890      0.144 RR  CELL  control\|o_ALUSrc~14\|combout " "    16.890      0.144 RR  CELL  control\|o_ALUSrc~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.077      0.187 RR    IC  control\|o_ALUSrc~15\|datad " "    17.077      0.187 RR    IC  control\|o_ALUSrc~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.221      0.144 RR  CELL  control\|o_ALUSrc~15\|combout " "    17.221      0.144 RR  CELL  control\|o_ALUSrc~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.629      1.408 RR    IC  AluRead2\|Selector31~0\|datad " "    18.629      1.408 RR    IC  AluRead2\|Selector31~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.773      0.144 RR  CELL  AluRead2\|Selector31~0\|combout " "    18.773      0.144 RR  CELL  AluRead2\|Selector31~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.409      1.636 RR    IC  g_ALU\|g_shifter\|Mux0~68\|datac " "    20.409      1.636 RR    IC  g_ALU\|g_shifter\|Mux0~68\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.674      0.265 RR  CELL  g_ALU\|g_shifter\|Mux0~68\|combout " "    20.674      0.265 RR  CELL  g_ALU\|g_shifter\|Mux0~68\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.976      1.302 RR    IC  g_ALU\|g_shifter\|Mux62~7\|datad " "    21.976      1.302 RR    IC  g_ALU\|g_shifter\|Mux62~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.120      0.144 RR  CELL  g_ALU\|g_shifter\|Mux62~7\|combout " "    22.120      0.144 RR  CELL  g_ALU\|g_shifter\|Mux62~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.310      0.190 RR    IC  g_ALU\|g_shifter\|Mux62~8\|datad " "    22.310      0.190 RR    IC  g_ALU\|g_shifter\|Mux62~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.454      0.144 RR  CELL  g_ALU\|g_shifter\|Mux62~8\|combout " "    22.454      0.144 RR  CELL  g_ALU\|g_shifter\|Mux62~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.391      0.937 RR    IC  g_ALU\|g_shifter\|Mux54~1\|datad " "    23.391      0.937 RR    IC  g_ALU\|g_shifter\|Mux54~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.535      0.144 RR  CELL  g_ALU\|g_shifter\|Mux54~1\|combout " "    23.535      0.144 RR  CELL  g_ALU\|g_shifter\|Mux54~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.722      0.187 RR    IC  g_ALU\|g_mux2\|Selector22~0\|datad " "    23.722      0.187 RR    IC  g_ALU\|g_mux2\|Selector22~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.866      0.144 RR  CELL  g_ALU\|g_mux2\|Selector22~0\|combout " "    23.866      0.144 RR  CELL  g_ALU\|g_mux2\|Selector22~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.054      0.188 RR    IC  g_ALU\|g_mux2\|Selector22~1\|datad " "    24.054      0.188 RR    IC  g_ALU\|g_mux2\|Selector22~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.198      0.144 RR  CELL  g_ALU\|g_mux2\|Selector22~1\|combout " "    24.198      0.144 RR  CELL  g_ALU\|g_mux2\|Selector22~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.388      0.190 RR    IC  g_ALU\|g_mux2\|Selector22~4\|datad " "    24.388      0.190 RR    IC  g_ALU\|g_mux2\|Selector22~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.532      0.144 RR  CELL  g_ALU\|g_mux2\|Selector22~4\|combout " "    24.532      0.144 RR  CELL  g_ALU\|g_mux2\|Selector22~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.721      0.189 RR    IC  g_ALU\|g_mux6\|Selector22~1\|datad " "    24.721      0.189 RR    IC  g_ALU\|g_mux6\|Selector22~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.865      0.144 RR  CELL  g_ALU\|g_mux6\|Selector22~1\|combout " "    24.865      0.144 RR  CELL  g_ALU\|g_mux6\|Selector22~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.858      1.993 RR    IC  DMem\|ram~42617\|dataa " "    26.858      1.993 RR    IC  DMem\|ram~42617\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.223      0.365 RF  CELL  DMem\|ram~42617\|combout " "    27.223      0.365 RF  CELL  DMem\|ram~42617\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.430      0.207 FF    IC  DMem\|ram~42618\|datad " "    27.430      0.207 FF    IC  DMem\|ram~42618\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.564      0.134 FR  CELL  DMem\|ram~42618\|combout " "    27.564      0.134 FR  CELL  DMem\|ram~42618\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.097      1.533 RR    IC  DMem\|ram~42619\|dataa " "    29.097      1.533 RR    IC  DMem\|ram~42619\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.443      0.346 RR  CELL  DMem\|ram~42619\|combout " "    29.443      0.346 RR  CELL  DMem\|ram~42619\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.628      0.185 RR    IC  DMem\|ram~42620\|datac " "    29.628      0.185 RR    IC  DMem\|ram~42620\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.891      0.263 RR  CELL  DMem\|ram~42620\|combout " "    29.891      0.263 RR  CELL  DMem\|ram~42620\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.399      2.508 RR    IC  DMem\|ram~42663\|dataa " "    32.399      2.508 RR    IC  DMem\|ram~42663\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.727      0.328 RR  CELL  DMem\|ram~42663\|combout " "    32.727      0.328 RR  CELL  DMem\|ram~42663\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.915      0.188 RR    IC  DMem\|ram~42706\|datad " "    32.915      0.188 RR    IC  DMem\|ram~42706\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.059      0.144 RR  CELL  DMem\|ram~42706\|combout " "    33.059      0.144 RR  CELL  DMem\|ram~42706\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.276      0.217 RR    IC  DMem\|ram~42877\|datab " "    33.276      0.217 RR    IC  DMem\|ram~42877\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.645      0.369 RR  CELL  DMem\|ram~42877\|combout " "    33.645      0.369 RR  CELL  DMem\|ram~42877\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.831      0.186 RR    IC  DMem\|ram~43048\|datac " "    33.831      0.186 RR    IC  DMem\|ram~43048\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.096      0.265 RR  CELL  DMem\|ram~43048\|combout " "    34.096      0.265 RR  CELL  DMem\|ram~43048\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.283      0.187 RR    IC  regwrite\|Selector27~0\|datad " "    34.283      0.187 RR    IC  regwrite\|Selector27~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.427      0.144 RR  CELL  regwrite\|Selector27~0\|combout " "    34.427      0.144 RR  CELL  regwrite\|Selector27~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.616      0.189 RR    IC  regwrite\|Selector27~1\|datad " "    34.616      0.189 RR    IC  regwrite\|Selector27~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.760      0.144 RR  CELL  regwrite\|Selector27~1\|combout " "    34.760      0.144 RR  CELL  regwrite\|Selector27~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.549      1.789 RR    IC  g_RegisterFile\|reg26\|\\G_NBit_REG:4:Reg\|s_Q~feeder\|datac " "    36.549      1.789 RR    IC  g_RegisterFile\|reg26\|\\G_NBit_REG:4:Reg\|s_Q~feeder\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.814      0.265 RR  CELL  g_RegisterFile\|reg26\|\\G_NBit_REG:4:Reg\|s_Q~feeder\|combout " "    36.814      0.265 RR  CELL  g_RegisterFile\|reg26\|\\G_NBit_REG:4:Reg\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.814      0.000 RR    IC  g_RegisterFile\|reg26\|\\G_NBit_REG:4:Reg\|s_Q\|d " "    36.814      0.000 RR    IC  g_RegisterFile\|reg26\|\\G_NBit_REG:4:Reg\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.894      0.080 RR  CELL  RegisterFile:g_RegisterFile\|reg_N:reg26\|dffg:\\G_NBit_REG:4:Reg\|s_Q " "    36.894      0.080 RR  CELL  RegisterFile:g_RegisterFile\|reg_N:reg26\|dffg:\\G_NBit_REG:4:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.111      3.111  R        clock network delay " "    23.111      3.111  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.118      0.007           clock pessimism removed " "    23.118      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.098     -0.020           clock uncertainty " "    23.098     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.117      0.019     uTsu  RegisterFile:g_RegisterFile\|reg_N:reg26\|dffg:\\G_NBit_REG:4:Reg\|s_Q " "    23.117      0.019     uTsu  RegisterFile:g_RegisterFile\|reg_N:reg26\|dffg:\\G_NBit_REG:4:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    36.894 " "Data Arrival Time  :    36.894" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.117 " "Data Required Time :    23.117" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -13.777 (VIOLATED) " "Slack              :   -13.777 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983012 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701284983012 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.356 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.356" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701284983284 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.356  " "Path #1: Hold slack is 0.356 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "To Node      : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.664      2.664  R        clock network delay " "     2.664      2.664  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.877      0.213     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "     2.877      0.213     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.877      0.000 FF  CELL  fetch\|pc\|Reg\|s_Q\[2\]\|q " "     2.877      0.000 FF  CELL  fetch\|pc\|Reg\|s_Q\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.877      0.000 FF    IC  fetch\|addr\[2\]~7\|datac " "     2.877      0.000 FF    IC  fetch\|addr\[2\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.196      0.319 FF  CELL  fetch\|addr\[2\]~7\|combout " "     3.196      0.319 FF  CELL  fetch\|addr\[2\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.196      0.000 FF    IC  fetch\|pc\|Reg\|s_Q\[2\]\|d " "     3.196      0.000 FF    IC  fetch\|pc\|Reg\|s_Q\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.261      0.065 FF  CELL  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "     3.261      0.065 FF  CELL  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.762      2.762  R        clock network delay " "     2.762      2.762  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.734     -0.028           clock pessimism removed " "     2.734     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.734      0.000           clock uncertainty " "     2.734      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.905      0.171      uTh  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "     2.905      0.171      uTh  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.261 " "Data Arrival Time  :     3.261" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.905 " "Data Required Time :     2.905" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.356  " "Slack              :     0.356 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284983284 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701284983284 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701284983285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.582 " "Worst-case setup slack is 0.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284984526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284984526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 iCLK  " "    0.582               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284984526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701284984526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284984733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284984733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 iCLK  " "    0.183               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284984733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701284984733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701284984737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701284984741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.404 " "Worst-case minimum pulse width slack is 9.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284984769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284984769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.404               0.000 iCLK  " "    9.404               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701284984769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701284984769 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.582 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.582" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986462 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701284986462 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.582  " "Path #1: Setup slack is 0.582 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[3\] " "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegisterFile:g_RegisterFile\|reg_N:reg30\|dffg:\\G_NBit_REG:4:Reg\|s_Q " "To Node      : RegisterFile:g_RegisterFile\|reg_N:reg30\|dffg:\\G_NBit_REG:4:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.608      1.608  R        clock network delay " "     1.608      1.608  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.713      0.105     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[3\] " "     1.713      0.105     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.713      0.000 FF  CELL  fetch\|pc\|Reg\|s_Q\[3\]\|q " "     1.713      0.000 FF  CELL  fetch\|pc\|Reg\|s_Q\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.880      0.167 FF    IC  s_IMemAddr\[3\]~3\|datad " "     1.880      0.167 FF    IC  s_IMemAddr\[3\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.943      0.063 FF  CELL  s_IMemAddr\[3\]~3\|combout " "     1.943      0.063 FF  CELL  s_IMemAddr\[3\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.285      1.342 FF    IC  IMem\|ram~40955\|dataa " "     3.285      1.342 FF    IC  IMem\|ram~40955\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.489      0.204 FF  CELL  IMem\|ram~40955\|combout " "     3.489      0.204 FF  CELL  IMem\|ram~40955\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.621      0.132 FF    IC  IMem\|ram~40956\|datab " "     3.621      0.132 FF    IC  IMem\|ram~40956\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.828      0.207 FF  CELL  IMem\|ram~40956\|combout " "     3.828      0.207 FF  CELL  IMem\|ram~40956\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.377      0.549 FF    IC  IMem\|ram~40957\|datad " "     4.377      0.549 FF    IC  IMem\|ram~40957\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.440      0.063 FF  CELL  IMem\|ram~40957\|combout " "     4.440      0.063 FF  CELL  IMem\|ram~40957\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.549      0.109 FF    IC  IMem\|ram~40960\|datac " "     4.549      0.109 FF    IC  IMem\|ram~40960\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.682      0.133 FF  CELL  IMem\|ram~40960\|combout " "     4.682      0.133 FF  CELL  IMem\|ram~40960\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.852      1.170 FF    IC  IMem\|ram~40992\|dataa " "     5.852      1.170 FF    IC  IMem\|ram~40992\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.056      0.204 FF  CELL  IMem\|ram~40992\|combout " "     6.056      0.204 FF  CELL  IMem\|ram~40992\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.186      0.130 FF    IC  IMem\|ram~40993\|datab " "     6.186      0.130 FF    IC  IMem\|ram~40993\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.360      0.174 FF  CELL  IMem\|ram~40993\|combout " "     6.360      0.174 FF  CELL  IMem\|ram~40993\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.985      1.625 FF    IC  IMem\|ram~40994\|datac " "     7.985      1.625 FF    IC  IMem\|ram~40994\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.118      0.133 FF  CELL  IMem\|ram~40994\|combout " "     8.118      0.133 FF  CELL  IMem\|ram~40994\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.766      0.648 FF    IC  control\|o_ALUSrc~19\|datad " "     8.766      0.648 FF    IC  control\|o_ALUSrc~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.829      0.063 FF  CELL  control\|o_ALUSrc~19\|combout " "     8.829      0.063 FF  CELL  control\|o_ALUSrc~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.964      0.135 FF    IC  control\|o_ALUSrc~10\|dataa " "     8.964      0.135 FF    IC  control\|o_ALUSrc~10\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.137      0.173 FF  CELL  control\|o_ALUSrc~10\|combout " "     9.137      0.173 FF  CELL  control\|o_ALUSrc~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.675      0.538 FF    IC  control\|o_ALUSrc~14\|datad " "     9.675      0.538 FF    IC  control\|o_ALUSrc~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.738      0.063 FF  CELL  control\|o_ALUSrc~14\|combout " "     9.738      0.063 FF  CELL  control\|o_ALUSrc~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.844      0.106 FF    IC  control\|o_ALUSrc~15\|datad " "     9.844      0.106 FF    IC  control\|o_ALUSrc~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.907      0.063 FF  CELL  control\|o_ALUSrc~15\|combout " "     9.907      0.063 FF  CELL  control\|o_ALUSrc~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.779      0.872 FF    IC  AluRead2\|Selector31~0\|datad " "    10.779      0.872 FF    IC  AluRead2\|Selector31~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.842      0.063 FF  CELL  AluRead2\|Selector31~0\|combout " "    10.842      0.063 FF  CELL  AluRead2\|Selector31~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.828      0.986 FF    IC  g_ALU\|g_shifter\|Mux0~68\|datac " "    11.828      0.986 FF    IC  g_ALU\|g_shifter\|Mux0~68\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.961      0.133 FF  CELL  g_ALU\|g_shifter\|Mux0~68\|combout " "    11.961      0.133 FF  CELL  g_ALU\|g_shifter\|Mux0~68\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.748      0.787 FF    IC  g_ALU\|g_shifter\|Mux62~7\|datad " "    12.748      0.787 FF    IC  g_ALU\|g_shifter\|Mux62~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.811      0.063 FF  CELL  g_ALU\|g_shifter\|Mux62~7\|combout " "    12.811      0.063 FF  CELL  g_ALU\|g_shifter\|Mux62~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.921      0.110 FF    IC  g_ALU\|g_shifter\|Mux62~8\|datad " "    12.921      0.110 FF    IC  g_ALU\|g_shifter\|Mux62~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.984      0.063 FF  CELL  g_ALU\|g_shifter\|Mux62~8\|combout " "    12.984      0.063 FF  CELL  g_ALU\|g_shifter\|Mux62~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.517      0.533 FF    IC  g_ALU\|g_shifter\|Mux54~1\|datad " "    13.517      0.533 FF    IC  g_ALU\|g_shifter\|Mux54~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.580      0.063 FF  CELL  g_ALU\|g_shifter\|Mux54~1\|combout " "    13.580      0.063 FF  CELL  g_ALU\|g_shifter\|Mux54~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.687      0.107 FF    IC  g_ALU\|g_mux2\|Selector22~0\|datad " "    13.687      0.107 FF    IC  g_ALU\|g_mux2\|Selector22~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.750      0.063 FF  CELL  g_ALU\|g_mux2\|Selector22~0\|combout " "    13.750      0.063 FF  CELL  g_ALU\|g_mux2\|Selector22~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.857      0.107 FF    IC  g_ALU\|g_mux2\|Selector22~1\|datad " "    13.857      0.107 FF    IC  g_ALU\|g_mux2\|Selector22~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.920      0.063 FF  CELL  g_ALU\|g_mux2\|Selector22~1\|combout " "    13.920      0.063 FF  CELL  g_ALU\|g_mux2\|Selector22~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.031      0.111 FF    IC  g_ALU\|g_mux2\|Selector22~4\|datad " "    14.031      0.111 FF    IC  g_ALU\|g_mux2\|Selector22~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.094      0.063 FF  CELL  g_ALU\|g_mux2\|Selector22~4\|combout " "    14.094      0.063 FF  CELL  g_ALU\|g_mux2\|Selector22~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.204      0.110 FF    IC  g_ALU\|g_mux6\|Selector22~1\|datad " "    14.204      0.110 FF    IC  g_ALU\|g_mux6\|Selector22~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.267      0.063 FF  CELL  g_ALU\|g_mux6\|Selector22~1\|combout " "    14.267      0.063 FF  CELL  g_ALU\|g_mux6\|Selector22~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.559      1.292 FF    IC  DMem\|ram~42617\|dataa " "    15.559      1.292 FF    IC  DMem\|ram~42617\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.763      0.204 FF  CELL  DMem\|ram~42617\|combout " "    15.763      0.204 FF  CELL  DMem\|ram~42617\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.871      0.108 FF    IC  DMem\|ram~42618\|datad " "    15.871      0.108 FF    IC  DMem\|ram~42618\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.934      0.063 FF  CELL  DMem\|ram~42618\|combout " "    15.934      0.063 FF  CELL  DMem\|ram~42618\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.822      0.888 FF    IC  DMem\|ram~42619\|dataa " "    16.822      0.888 FF    IC  DMem\|ram~42619\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.015      0.193 FF  CELL  DMem\|ram~42619\|combout " "    17.015      0.193 FF  CELL  DMem\|ram~42619\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.126      0.111 FF    IC  DMem\|ram~42620\|datac " "    17.126      0.111 FF    IC  DMem\|ram~42620\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.259      0.133 FF  CELL  DMem\|ram~42620\|combout " "    17.259      0.133 FF  CELL  DMem\|ram~42620\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.746      1.487 FF    IC  DMem\|ram~42663\|dataa " "    18.746      1.487 FF    IC  DMem\|ram~42663\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.905      0.159 FF  CELL  DMem\|ram~42663\|combout " "    18.905      0.159 FF  CELL  DMem\|ram~42663\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.014      0.109 FF    IC  DMem\|ram~42706\|datad " "    19.014      0.109 FF    IC  DMem\|ram~42706\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.077      0.063 FF  CELL  DMem\|ram~42706\|combout " "    19.077      0.063 FF  CELL  DMem\|ram~42706\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.207      0.130 FF    IC  DMem\|ram~42877\|datab " "    19.207      0.130 FF    IC  DMem\|ram~42877\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.384      0.177 FF  CELL  DMem\|ram~42877\|combout " "    19.384      0.177 FF  CELL  DMem\|ram~42877\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.496      0.112 FF    IC  DMem\|ram~43048\|datac " "    19.496      0.112 FF    IC  DMem\|ram~43048\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.629      0.133 FF  CELL  DMem\|ram~43048\|combout " "    19.629      0.133 FF  CELL  DMem\|ram~43048\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.735      0.106 FF    IC  regwrite\|Selector27~0\|datad " "    19.735      0.106 FF    IC  regwrite\|Selector27~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.798      0.063 FF  CELL  regwrite\|Selector27~0\|combout " "    19.798      0.063 FF  CELL  regwrite\|Selector27~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.907      0.109 FF    IC  regwrite\|Selector27~1\|datad " "    19.907      0.109 FF    IC  regwrite\|Selector27~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.970      0.063 FF  CELL  regwrite\|Selector27~1\|combout " "    19.970      0.063 FF  CELL  regwrite\|Selector27~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.044      1.074 FF    IC  g_RegisterFile\|reg30\|\\G_NBit_REG:4:Reg\|s_Q~feeder\|datac " "    21.044      1.074 FF    IC  g_RegisterFile\|reg30\|\\G_NBit_REG:4:Reg\|s_Q~feeder\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.177      0.133 FF  CELL  g_RegisterFile\|reg30\|\\G_NBit_REG:4:Reg\|s_Q~feeder\|combout " "    21.177      0.133 FF  CELL  g_RegisterFile\|reg30\|\\G_NBit_REG:4:Reg\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.177      0.000 FF    IC  g_RegisterFile\|reg30\|\\G_NBit_REG:4:Reg\|s_Q\|d " "    21.177      0.000 FF    IC  g_RegisterFile\|reg30\|\\G_NBit_REG:4:Reg\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.227      0.050 FF  CELL  RegisterFile:g_RegisterFile\|reg_N:reg30\|dffg:\\G_NBit_REG:4:Reg\|s_Q " "    21.227      0.050 FF  CELL  RegisterFile:g_RegisterFile\|reg_N:reg30\|dffg:\\G_NBit_REG:4:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.817      1.817  R        clock network delay " "    21.817      1.817  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.822      0.005           clock pessimism removed " "    21.822      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.802     -0.020           clock uncertainty " "    21.802     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.809      0.007     uTsu  RegisterFile:g_RegisterFile\|reg_N:reg30\|dffg:\\G_NBit_REG:4:Reg\|s_Q " "    21.809      0.007     uTsu  RegisterFile:g_RegisterFile\|reg_N:reg30\|dffg:\\G_NBit_REG:4:Reg\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.227 " "Data Arrival Time  :    21.227" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.809 " "Data Required Time :    21.809" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.582  " "Slack              :     0.582 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986463 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701284986463 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.183 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.183" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986729 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701284986729 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.183  " "Path #1: Hold slack is 0.183 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "From Node    : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "To Node      : fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.548      1.548  R        clock network delay " "     1.548      1.548  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      0.105     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "     1.653      0.105     uTco  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      0.000 RR  CELL  fetch\|pc\|Reg\|s_Q\[2\]\|q " "     1.653      0.000 RR  CELL  fetch\|pc\|Reg\|s_Q\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      0.000 RR    IC  fetch\|addr\[2\]~7\|datac " "     1.653      0.000 RR    IC  fetch\|addr\[2\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.824      0.171 RR  CELL  fetch\|addr\[2\]~7\|combout " "     1.824      0.171 RR  CELL  fetch\|addr\[2\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.824      0.000 RR    IC  fetch\|pc\|Reg\|s_Q\[2\]\|d " "     1.824      0.000 RR    IC  fetch\|pc\|Reg\|s_Q\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.855      0.031 RR  CELL  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "     1.855      0.031 RR  CELL  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.608      1.608  R        clock network delay " "     1.608      1.608  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.588     -0.020           clock pessimism removed " "     1.588     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.588      0.000           clock uncertainty " "     1.588      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.672      0.084      uTh  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\] " "     1.672      0.084      uTh  fetchLogic:fetch\|PCandAdd:pc\|newdff:Reg\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.855 " "Data Arrival Time  :     1.855" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.672 " "Data Required Time :     1.672" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.183  " "Slack              :     0.183 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1701284986730 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701284986730 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701285016431 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701285048707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3107 " "Peak virtual memory: 3107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701285051962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 13:10:51 2023 " "Processing ended: Wed Nov 29 13:10:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701285051962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:35 " "Elapsed time: 00:01:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701285051962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701285051962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701285051962 ""}
