 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: Memory                              Date:  1-24-2022, 12:03PM
Device Used: XC2C256-6-TQ144
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
84 /256 ( 33%) 273 /896  ( 30%) 149 /640  ( 23%) 73 /256 ( 29%) 16 /118 ( 14%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      16/16*    21/40    52/56     0/ 6    1/1*     0/1      0/1      0/1
FB2      16/16*    26/40    54/56     0/ 8    1/1*     0/1      0/1      0/1
FB3      16/16*    34/40    54/56     0/ 6    1/1*     0/1      0/1      0/1
FB4      15/16     27/40    56/56*    0/ 8    1/1*     0/1      0/1      0/1
FB5      12/16     26/40    43/56     0/ 5    1/1*     0/1      0/1      0/1
FB6       0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB7       0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB8       0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB9       4/16      6/40     9/56     4/ 8    1/1*     0/1      0/1      0/1
FB10      2/16      2/40     2/56     2/ 9    0/1      0/1      0/1      0/1
FB11      0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB12      2/16      2/40     2/56     2/ 6    0/1      0/1      0/1      0/1
FB13      0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB14      1/16      5/40     1/56     1/ 8    0/1      0/1      0/1      0/1
FB15      0/16      0/40     0/56     0/ 7    0/1      0/1      0/1      0/1
FB16      0/16      0/40     0/56     0/ 7    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    84/256   149/640  273/896    9/118   6/16     0/16     0/16     0/16

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
0/3         0/1         0/4         0/1


** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    7           7    |  I/O              :    12    108
Output        :    9           9    |  GCK/IO           :     0      3
Bidirectional :    0           0    |  GTS/IO           :     2      4
GCK           :    0           0    |  GSR/IO           :     1      1
GTS           :    0           0    |  CDR/IO           :     0      1
GSR           :    0           0    |  DGE/IO           :     1      1
                 ----        ----
        Total     16          16

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'Memory.ise'.
*************************  Summary of Mapped Logic  ************************

** 9 Outputs **

Signal               Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                 Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
Out_MemCellValue<0>  3     3     2    FB9_2   113   I/O       O       LVCMOS18           FAST DEFF    RESET
Out_MemCellValue<1>  3     3     2    FB9_6   115   I/O       O       LVCMOS18           FAST DEFF    RESET
Out_MemCellValue<2>  3     3     2    FB9_13  117   I/O       O       LVCMOS18           FAST DEFF    RESET
Out_MemCellValue<3>  3     3     2    FB9_15  119   I/O       O       LVCMOS18           FAST DEFF    RESET
Out_BtnValue<3>      1     1     2    FB10_6  104   I/O       O       LVCMOS18           FAST         
Out_BtnValue<2>      1     1     2    FB10_14 102   I/O       O       LVCMOS18           FAST         
Out_BtnValue<1>      1     1     2    FB12_2  100   I/O       O       LVCMOS18           FAST         
Out_BtnValue<0>      1     1     2    FB12_12 97    I/O       O       LVCMOS18           FAST         
Out_FullStack        1     5     1    FB14_4  69    I/O       O       LVCMOS18           FAST         

** 75 Buried Nodes **

Signal               Total Total Loc     Reg     Reg Init
Name                 Pts   Inps          Use     State
Memory_13_0          5     11    FB1_1   DFF     RESET
Memory_12_0          5     11    FB1_2   DFF     RESET
Memory_5_0           5     11    FB1_3   DFF     RESET
Memory_6_0           5     11    FB1_4   DFF     RESET
Memory_11_0          5     11    FB1_5   DFF     RESET
Memory_7_0           5     10    FB1_6   DFF     RESET
Memory_10_0          5     11    FB1_7   DFF     RESET
MaxIndex<4>          3     8     FB1_8   TFF     RESET
MaxIndex<3>          3     7     FB1_9   TFF     RESET
MaxIndex<2>          3     6     FB1_10  TFF     RESET
MaxIndex<1>          3     5     FB1_11  TFF     RESET
Memory_8_0           5     11    FB1_12  DFF     RESET
Memory_9_0           5     11    FB1_13  DFF     RESET
Memory_14_0          5     11    FB1_14  DFF     RESET
MaxIndex<0>          3     4     FB1_15  TFF     RESET
N_PZ_394             1     2     FB1_16          
Memory_4_1           5     11    FB2_1   DFF     RESET
Memory_12_1          5     11    FB2_2   DFF     RESET
Memory_5_1           5     11    FB2_3   DFF     RESET
Memory_6_1           5     11    FB2_4   DFF     RESET
Memory_7_1           5     10    FB2_5   DFF     RESET
Memory_11_1          5     11    FB2_6   DFF     RESET
Memory_10_1          5     11    FB2_7   DFF     RESET
N_PZ_377             2     6     FB2_8           
Memory_4_or0000      3     7     FB2_9           
clk_RdWr             2     4     FB2_10          
N_PZ_430             2     4     FB2_11          
Memory_8_1           5     11    FB2_12  DFF     RESET
Memory_9_1           5     11    FB2_13  DFF     RESET
Memory_14_1          5     11    FB2_14  DFF     RESET
Memory_13_1          5     11    FB2_15  DFF     RESET
N_PZ_415             1     2     FB2_16          
Memory_3_2           5     10    FB3_1   DFF     RESET
Memory_3_1           5     10    FB3_2   DFF     RESET
Memory_4_0           5     11    FB3_3   DFF     RESET
Memory_2_2           5     11    FB3_4   DFF     RESET
Memory_3_0           5     10    FB3_5   DFF     RESET
Memory_1_2           5     10    FB3_6   DFF     RESET
Memory_2_1           5     11    FB3_7   DFF     RESET
Memory_1_1           5     10    FB3_8   DFF     RESET

Signal               Total Total Loc     Reg     Reg Init
Name                 Pts   Inps          Use     State
Memory_2_0           5     11    FB3_9   DFF     RESET
Memory_1_0           5     10    FB3_10  DFF     RESET
Memory_0_3           5     11    FB3_11  DFF     RESET
Memory_0_2           5     11    FB3_12  DFF     RESET
Memory_0_1           5     11    FB3_13  DFF     RESET
Memory_2_3           5     11    FB3_14  DFF     RESET
Memory_0_0           5     11    FB3_15  DFF     RESET
Memory_1_3           5     10    FB3_16  DFF     RESET
Memory_15_2          3     5     FB4_2   DFF     RESET
Memory_12_3          5     11    FB4_3   DFF     RESET
Memory_11_3          5     11    FB4_4   DFF     RESET
Memory_10_3          5     11    FB4_5   DFF     RESET
Memory_4_2           5     11    FB4_6   DFF     RESET
Memory_7_2           5     10    FB4_7   DFF     RESET
Memory_8_2           5     11    FB4_8   DFF     RESET
Memory_9_2           5     11    FB4_9   DFF     RESET
Memory_14_2          5     11    FB4_10  DFF     RESET
Memory_13_2          5     11    FB4_11  DFF     RESET
Memory_5_2           5     11    FB4_12  DFF     RESET
Memory_12_2          5     11    FB4_13  DFF     RESET
Memory_6_2           5     11    FB4_14  DFF     RESET
Memory_11_2          5     11    FB4_15  DFF     RESET
Memory_10_2          5     11    FB4_16  DFF     RESET
Memory_15_0          3     5     FB5_1   DFF     RESET
Memory_15_3          3     5     FB5_3   DFF     RESET
Memory_9_3           5     11    FB5_7   DFF     RESET
Memory_8_3           5     11    FB5_8   DFF     RESET
Memory_7_3           5     10    FB5_9   DFF     RESET
Memory_3_3           5     10    FB5_10  DFF     RESET
Memory_6_3           5     11    FB5_11  DFF     RESET
Memory_5_3           5     11    FB5_12  DFF     RESET
Memory_4_3           5     11    FB5_13  DFF     RESET
Memory_15_1          3     5     FB5_14  DFF     RESET
Memory_14_3          5     11    FB5_15  DFF     RESET
Memory_13_3          5     11    FB5_16  DFF     RESET

** 7 Inputs **

Signal               Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                              No.   Type      Use     STD      Style
In_Write             2    FB1_3   143   GSR/I/O   I       LVCMOS18 KPR
In_BtnValue<0>       2    FB2_3   3     GTS/I/O   I       LVCMOS18 KPR
In_BtnValue<1>       2    FB2_5   5     GTS/I/O   I       LVCMOS18 KPR
In_BtnValue<2>       2    FB2_13  7     I/O       I       LVCMOS18 KPR
In_BtnValue<3>       2    FB2_15  10    I/O       I       LVCMOS18 KPR
In_Enable            1    FB6_12  39    DGE/I/O   I       LVCMOS18 KPR
In_Read              2    FB12_15 94    I/O       I       LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               21/19
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   52/4
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
Memory_13_0                   5     FB1_1        (b)     (b)    +          
Memory_12_0                   5     FB1_2        (b)     (b)    +          
Memory_5_0                    5     FB1_3   143  GSR/I/O I      +          
Memory_6_0                    5     FB1_4   142  I/O     (b)    +          
Memory_11_0                   5     FB1_5        (b)     (b)    +          
Memory_7_0                    5     FB1_6   140  I/O     (b)    +          
Memory_10_0                   5     FB1_7        (b)     (b)    +          
MaxIndex<4>                   3     FB1_8        (b)     (b)    +          
MaxIndex<3>                   3     FB1_9        (b)     (b)    +          
MaxIndex<2>                   3     FB1_10       (b)     (b)    +          
MaxIndex<1>                   3     FB1_11       (b)     (b)    +          
Memory_8_0                    5     FB1_12  139  I/O     (b)    +          
Memory_9_0                    5     FB1_13  138  I/O     (b)    +          
Memory_14_0                   5     FB1_14  137  I/O     (b)    +          
MaxIndex<0>                   3     FB1_15       (b)     (b)    +          
N_PZ_394                      1     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: MaxIndex<0>        8: Memory_12_0       15: Memory_6_0 
  2: MaxIndex<1>        9: Memory_13_0       16: Memory_7_0 
  3: MaxIndex<2>       10: Memory_14_0       17: Memory_8_0 
  4: MaxIndex<3>       11: Memory_15_0       18: Memory_9_0 
  5: MaxIndex<4>       12: Memory_4_0        19: N_PZ_377 
  6: Memory_10_0       13: Memory_4_or0000   20: N_PZ_415 
  7: Memory_11_0       14: Memory_5_0        21: clk_RdWr 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Memory_13_0       XXXXX..XXX..X.....X.X................... 11      
Memory_12_0       XXXXX.XXX...X.....X.X................... 11      
Memory_5_0        XXXXX......XXXX...X.X................... 11      
Memory_6_0        XXXXX.......XXXX..X.X................... 11      
Memory_11_0       XXXXXXXX....X.....X.X................... 11      
Memory_7_0        XXX.X.......X.XXX.X.X................... 10      
Memory_10_0       XXXXXXX.....X....XX.X................... 11      
MaxIndex<4>       XXXXX.......X.....X.X................... 8       
MaxIndex<3>       XXX.X.......X......XX................... 7       
MaxIndex<2>       XX..X.......X......XX................... 6       
MaxIndex<1>       X...X.......X......XX................... 5       
Memory_8_0        XXXXX.......X..XXXX.X................... 11      
Memory_9_0        XXXXXX......X...XXX.X................... 11      
Memory_14_0       XXXXX...XXX.X.....X.X................... 11      
MaxIndex<0>       ....X.......X......XX................... 4       
N_PZ_394          ............X......X.................... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               26/14
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   54/2
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
Memory_4_1                    5     FB2_1   2    GTS/I/O (b)    +          
Memory_12_1                   5     FB2_2        (b)     (b)    +          
Memory_5_1                    5     FB2_3   3    GTS/I/O I      +          
Memory_6_1                    5     FB2_4   4    I/O     (b)    +          
Memory_7_1                    5     FB2_5   5    GTS/I/O I      +          
Memory_11_1                   5     FB2_6        (b)     (b)    +          
Memory_10_1                   5     FB2_7        (b)     (b)    +          
N_PZ_377                      2     FB2_8        (b)     (b)               
Memory_4_or0000               3     FB2_9        (b)     (b)               
clk_RdWr                      2     FB2_10       (b)     (b)               
N_PZ_430                      2     FB2_11       (b)     (b)               
Memory_8_1                    5     FB2_12  6    GTS/I/O (b)    +          
Memory_9_1                    5     FB2_13  7    I/O     I      +          
Memory_14_1                   5     FB2_14  9    I/O     (b)    +          
Memory_13_1                   5     FB2_15  10   I/O     I      +          
N_PZ_415                      1     FB2_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: In_Enable         10: Memory_11_1       19: Memory_6_1 
  2: In_Read           11: Memory_12_1       20: Memory_7_1 
  3: In_Write          12: Memory_13_1       21: Memory_8_1 
  4: MaxIndex<0>       13: Memory_14_1       22: Memory_9_1 
  5: MaxIndex<1>       14: Memory_15_1       23: N_PZ_377 
  6: MaxIndex<2>       15: Memory_3_1        24: N_PZ_415 
  7: MaxIndex<3>       16: Memory_4_1        25: Out_FullStack 
  8: MaxIndex<4>       17: Memory_4_or0000   26: clk_RdWr 
  9: Memory_10_1       18: Memory_5_1       

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Memory_4_1        ...XXXXX......XXXX....X..X.............. 11      
Memory_12_1       ...XXXXX.XXX....X.....X..X.............. 11      
Memory_5_1        ...XXXXX.......XXXX...X..X.............. 11      
Memory_6_1        ...XXXXX........XXXX..X..X.............. 11      
Memory_7_1        ...XXX.X........X.XXX.X..X.............. 10      
Memory_11_1       ...XXXXXXXX.....X.....X..X.............. 11      
Memory_10_1       ...XXXXXXX......X....XX..X.............. 11      
N_PZ_377          ...XXXXX...............X................ 6       
Memory_4_or0000   .XXXXXXX................................ 7       
clk_RdWr          XXX....................X................ 4       
N_PZ_430          .XX...................X.X............... 4       
Memory_8_1        ...XXXXX........X..XXXX..X.............. 11      
Memory_9_1        ...XXXXXX.......X...XXX..X.............. 11      
Memory_14_1       ...XXXXX...XXX..X.....X..X.............. 11      
Memory_13_1       ...XXXXX..XXX...X.....X..X.............. 11      
N_PZ_415          .XX..................................... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               34/6
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   54/2
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
Memory_3_2                    5     FB3_1   136  I/O     (b)    +          
Memory_3_1                    5     FB3_2   135  I/O     (b)    +          
Memory_4_0                    5     FB3_3   134  I/O     (b)    +          
Memory_2_2                    5     FB3_4        (b)     (b)    +          
Memory_3_0                    5     FB3_5   133  I/O     (b)    +          
Memory_1_2                    5     FB3_6        (b)     (b)    +          
Memory_2_1                    5     FB3_7        (b)     (b)    +          
Memory_1_1                    5     FB3_8        (b)     (b)    +          
Memory_2_0                    5     FB3_9        (b)     (b)    +          
Memory_1_0                    5     FB3_10       (b)     (b)    +          
Memory_0_3                    5     FB3_11       (b)     (b)    +          
Memory_0_2                    5     FB3_12       (b)     (b)    +          
Memory_0_1                    5     FB3_13       (b)     (b)    +          
Memory_2_3                    5     FB3_14  132  I/O     (b)    +          
Memory_0_0                    5     FB3_15       (b)     (b)    +          
Memory_1_3                    5     FB3_16  131  I/O     (b)    +          

Signals Used by Logic in Function Block
  1: In_BtnValue<0>    13: Memory_0_2        24: Memory_3_1 
  2: In_BtnValue<1>    14: Memory_0_3        25: Memory_3_2 
  3: In_BtnValue<2>    15: Memory_1_0        26: Memory_3_3 
  4: In_BtnValue<3>    16: Memory_1_1        27: Memory_4_0 
  5: In_Read           17: Memory_1_2        28: Memory_4_1 
  6: MaxIndex<0>       18: Memory_1_3        29: Memory_4_2 
  7: MaxIndex<1>       19: Memory_2_0        30: Memory_4_or0000 
  8: MaxIndex<2>       20: Memory_2_1        31: Memory_5_0 
  9: MaxIndex<3>       21: Memory_2_2        32: N_PZ_377 
 10: MaxIndex<4>       22: Memory_2_3        33: N_PZ_394 
 11: Memory_0_0        23: Memory_3_0        34: clk_RdWr 
 12: Memory_0_1       

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Memory_3_2        .....XX.XX..........X...X...XX.X.X...... 10      
Memory_3_1        .....XX.XX.........X...X...X.X.X.X...... 10      
Memory_4_0        .....XXXXX............X...X..XXX.X...... 11      
Memory_2_2        .....XXXXX......X...X...X....X.X.X...... 11      
Memory_3_0        .....XX.XX........X...X...X..X.X.X...... 10      
Memory_1_2        .....X.XXX..X...X...X........X.X.X...... 10      
Memory_2_1        .....XXXXX.....X...X...X.....X.X.X...... 11      
Memory_1_1        .....X.XXX.X...X...X.........X.X.X...... 10      
Memory_2_0        .....XXXXX....X...X...X......X.X.X...... 11      
Memory_1_0        .....X.XXXX...X...X..........X.X.X...... 10      
Memory_0_3        ...XX.XXXX...X...X...........X..XX...... 11      
Memory_0_2        ..X.X.XXXX..X...X............X..XX...... 11      
Memory_0_1        .X..X.XXXX.X...X.............X..XX...... 11      
Memory_2_3        .....XXXXX.......X...X...X...X.X.X...... 11      
Memory_0_0        X...X.XXXXX...X..............X..XX...... 11      
Memory_1_3        .....X.XXX...X...X...X.......X.X.X...... 10      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               27/13
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   56/0
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB4_1   11   I/O           
Memory_15_2                   3     FB4_2   12   I/O     (b)    +          
Memory_12_3                   5     FB4_3   13   I/O     (b)    +          
Memory_11_3                   5     FB4_4   14   I/O     (b)    +          
Memory_10_3                   5     FB4_5   15   I/O     (b)    +          
Memory_4_2                    5     FB4_6   16   I/O     (b)    +          
Memory_7_2                    5     FB4_7        (b)     (b)    +          
Memory_8_2                    5     FB4_8        (b)     (b)    +          
Memory_9_2                    5     FB4_9        (b)     (b)    +          
Memory_14_2                   5     FB4_10       (b)     (b)    +          
Memory_13_2                   5     FB4_11       (b)     (b)    +          
Memory_5_2                    5     FB4_12  17   I/O     (b)    +          
Memory_12_2                   5     FB4_13       (b)     (b)    +          
Memory_6_2                    5     FB4_14  18   I/O     (b)    +          
Memory_11_2                   5     FB4_15       (b)     (b)    +          
Memory_10_2                   5     FB4_16       (b)     (b)    +          

Signals Used by Logic in Function Block
  1: MaxIndex<0>       10: Memory_12_2       19: Memory_5_2 
  2: MaxIndex<1>       11: Memory_12_3       20: Memory_6_2 
  3: MaxIndex<2>       12: Memory_13_2       21: Memory_7_2 
  4: MaxIndex<3>       13: Memory_13_3       22: Memory_8_2 
  5: MaxIndex<4>       14: Memory_14_2       23: Memory_9_2 
  6: Memory_10_2       15: Memory_15_2       24: Memory_9_3 
  7: Memory_10_3       16: Memory_3_2        25: N_PZ_377 
  8: Memory_11_2       17: Memory_4_2        26: N_PZ_430 
  9: Memory_11_3       18: Memory_4_or0000   27: clk_RdWr 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Memory_15_2       .............XX.........XXX............. 5       
Memory_12_3       XXXXX...X.X.X....X......X.X............. 11      
Memory_11_3       XXXXX.X.X.X......X......X.X............. 11      
Memory_10_3       XXXXX.X.X........X.....XX.X............. 11      
Memory_4_2        XXXXX..........XXXX.....X.X............. 11      
Memory_7_2        XXX.X............X.XXX..X.X............. 10      
Memory_8_2        XXXXX............X..XXX.X.X............. 11      
Memory_9_2        XXXXXX...........X...XX.X.X............. 11      
Memory_14_2       XXXXX......X.XX..X......X.X............. 11      
Memory_13_2       XXXXX....X.X.X...X......X.X............. 11      
Memory_5_2        XXXXX...........XXXX....X.X............. 11      
Memory_12_2       XXXXX..X.X.X.....X......X.X............. 11      
Memory_6_2        XXXXX............XXXX...X.X............. 11      
Memory_11_2       XXXXXX.X.X.......X......X.X............. 11      
Memory_10_2       XXXXXX.X.........X....X.X.X............. 11      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB5  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               26/14
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   43/13
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
Memory_15_0                   3     FB5_1        (b)     (b)    +          
(unused)                      0     FB5_2   33   I/O           
Memory_15_3                   3     FB5_3        (b)     (b)    +          
(unused)                      0     FB5_4   32   GCK/I/O       
(unused)                      0     FB5_5   31   I/O           
(unused)                      0     FB5_6   30   GCK/I/O       
Memory_9_3                    5     FB5_7        (b)     (b)    +          
Memory_8_3                    5     FB5_8        (b)     (b)    +          
Memory_7_3                    5     FB5_9        (b)     (b)    +          
Memory_3_3                    5     FB5_10       (b)     (b)    +          
Memory_6_3                    5     FB5_11       (b)     (b)    +          
Memory_5_3                    5     FB5_12       (b)     (b)    +          
Memory_4_3                    5     FB5_13       (b)     (b)    +          
Memory_15_1                   3     FB5_14  28   I/O     (b)    +          
Memory_14_3                   5     FB5_15       (b)     (b)    +          
Memory_13_3                   5     FB5_16       (b)     (b)    +          

Signals Used by Logic in Function Block
  1: MaxIndex<0>       10: Memory_14_1       19: Memory_5_3 
  2: MaxIndex<1>       11: Memory_14_3       20: Memory_6_3 
  3: MaxIndex<2>       12: Memory_15_0       21: Memory_7_3 
  4: MaxIndex<3>       13: Memory_15_1       22: Memory_8_3 
  5: MaxIndex<4>       14: Memory_15_3       23: Memory_9_3 
  6: Memory_10_3       15: Memory_2_3        24: N_PZ_377 
  7: Memory_12_3       16: Memory_3_3        25: N_PZ_430 
  8: Memory_13_3       17: Memory_4_3        26: clk_RdWr 
  9: Memory_14_0       18: Memory_4_or0000  

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Memory_15_0       ........X..X...........XXX.............. 5       
Memory_15_3       ..........X..X.........XXX.............. 5       
Memory_9_3        XXXXXX...........X...XXX.X.............. 11      
Memory_8_3        XXXXX............X..XXXX.X.............. 11      
Memory_7_3        XXX.X............X.XXX.X.X.............. 10      
Memory_3_3        XX.XX.........XXXX.....X.X.............. 10      
Memory_6_3        XXXXX............XXXX..X.X.............. 11      
Memory_5_3        XXXXX...........XXXX...X.X.............. 11      
Memory_4_3        XXXXX..........XXXX....X.X.............. 11      
Memory_15_1       .........X..X..........XXX.............. 5       
Memory_14_3       XXXXX..X..X..X...X.....X.X.............. 11      
Memory_13_3       XXXXX.XX..X......X.....X.X.............. 11      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB6  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB6_1   34   I/O           
(unused)                      0     FB6_2   35   CDR/I/O       
(unused)                      0     FB6_3        (b)           
(unused)                      0     FB6_4   38   GCK/I/O       
(unused)                      0     FB6_5        (b)           
(unused)                      0     FB6_6        (b)           
(unused)                      0     FB6_7        (b)           
(unused)                      0     FB6_8        (b)           
(unused)                      0     FB6_9        (b)           
(unused)                      0     FB6_10       (b)           
(unused)                      0     FB6_11       (b)           
(unused)                      0     FB6_12  39   DGE/I/O I     
(unused)                      0     FB6_13  40   I/O           
(unused)                      0     FB6_14  41   I/O           
(unused)                      0     FB6_15  42   I/O           
(unused)                      0     FB6_16  43   I/O           
*********************************** FB7  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB7_1        (b)           
(unused)                      0     FB7_2        (b)           
(unused)                      0     FB7_3        (b)           
(unused)                      0     FB7_4        (b)           
(unused)                      0     FB7_5   26   I/O           
(unused)                      0     FB7_6   25   I/O           
(unused)                      0     FB7_7        (b)           
(unused)                      0     FB7_8        (b)           
(unused)                      0     FB7_9        (b)           
(unused)                      0     FB7_10       (b)           
(unused)                      0     FB7_11  24   I/O           
(unused)                      0     FB7_12  23   I/O           
(unused)                      0     FB7_13  22   I/O           
(unused)                      0     FB7_14  21   I/O           
(unused)                      0     FB7_15  20   I/O           
(unused)                      0     FB7_16  19   I/O           
*********************************** FB8  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB8_1   44   I/O           
(unused)                      0     FB8_2   45   I/O           
(unused)                      0     FB8_3   46   I/O           
(unused)                      0     FB8_4        (b)           
(unused)                      0     FB8_5   48   I/O           
(unused)                      0     FB8_6   49   I/O           
(unused)                      0     FB8_7        (b)           
(unused)                      0     FB8_8        (b)           
(unused)                      0     FB8_9        (b)           
(unused)                      0     FB8_10       (b)           
(unused)                      0     FB8_11  50   I/O           
(unused)                      0     FB8_12  51   I/O           
(unused)                      0     FB8_13  52   I/O           
(unused)                      0     FB8_14       (b)           
(unused)                      0     FB8_15       (b)           
(unused)                      0     FB8_16       (b)           
*********************************** FB9  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               6/34
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   9/47
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB9_1   112  I/O           
Out_MemCellValue<0>           3     FB9_2   113  I/O     O      +          
(unused)                      0     FB9_3        (b)           
(unused)                      0     FB9_4   114  I/O           
(unused)                      0     FB9_5        (b)           
Out_MemCellValue<1>           3     FB9_6   115  I/O     O      +          
(unused)                      0     FB9_7        (b)           
(unused)                      0     FB9_8        (b)           
(unused)                      0     FB9_9        (b)           
(unused)                      0     FB9_10       (b)           
(unused)                      0     FB9_11       (b)           
(unused)                      0     FB9_12  116  I/O           
Out_MemCellValue<2>           3     FB9_13  117  I/O     O      +          
(unused)                      0     FB9_14  118  I/O           
Out_MemCellValue<3>           3     FB9_15  119  I/O     O      +          
(unused)                      0     FB9_16       (b)           

Signals Used by Logic in Function Block
  1: Memory_0_0         3: Memory_0_2         5: Memory_4_or0000 
  2: Memory_0_1         4: Memory_0_3         6: clk_RdWr 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Out_MemCellValue<0> 
                  X...XX.................................. 3       
Out_MemCellValue<1> 
                  .X..XX.................................. 3       
Out_MemCellValue<2> 
                  ..X.XX.................................. 3       
Out_MemCellValue<3> 
                  ...XXX.................................. 3       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB10 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               2/38
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   2/54
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB10_1  111  I/O           
(unused)                      0     FB10_2  110  I/O           
(unused)                      0     FB10_3  107  I/O           
(unused)                      0     FB10_4  106  I/O           
(unused)                      0     FB10_5  105  I/O           
Out_BtnValue<3>               1     FB10_6  104  I/O     O                 
(unused)                      0     FB10_7       (b)           
(unused)                      0     FB10_8       (b)           
(unused)                      0     FB10_9       (b)           
(unused)                      0     FB10_10      (b)           
(unused)                      0     FB10_11      (b)           
(unused)                      0     FB10_12 103  I/O           
(unused)                      0     FB10_13      (b)           
Out_BtnValue<2>               1     FB10_14 102  I/O     O                 
(unused)                      0     FB10_15      (b)           
(unused)                      0     FB10_16 101  I/O           

Signals Used by Logic in Function Block
  1: In_BtnValue<2>     2: In_BtnValue<3>   

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Out_BtnValue<3>   .X...................................... 1       
Out_BtnValue<2>   X....................................... 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB11 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB11_1       (b)           
(unused)                      0     FB11_2       (b)           
(unused)                      0     FB11_3       (b)           
(unused)                      0     FB11_4       (b)           
(unused)                      0     FB11_5  120  I/O           
(unused)                      0     FB11_6  121  I/O           
(unused)                      0     FB11_7       (b)           
(unused)                      0     FB11_8       (b)           
(unused)                      0     FB11_9       (b)           
(unused)                      0     FB11_10      (b)           
(unused)                      0     FB11_11 124  I/O           
(unused)                      0     FB11_12 125  I/O           
(unused)                      0     FB11_13 126  I/O           
(unused)                      0     FB11_14 128  I/O           
(unused)                      0     FB11_15 129  I/O           
(unused)                      0     FB11_16 130  I/O           
*********************************** FB12 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               2/38
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   2/54
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB12_1       (b)           
Out_BtnValue<1>               1     FB12_2  100  I/O     O                 
(unused)                      0     FB12_3       (b)           
(unused)                      0     FB12_4       (b)           
(unused)                      0     FB12_5       (b)           
(unused)                      0     FB12_6       (b)           
(unused)                      0     FB12_7       (b)           
(unused)                      0     FB12_8       (b)           
(unused)                      0     FB12_9       (b)           
(unused)                      0     FB12_10      (b)           
(unused)                      0     FB12_11 98   I/O           
Out_BtnValue<0>               1     FB12_12 97   I/O     O                 
(unused)                      0     FB12_13 96   I/O           
(unused)                      0     FB12_14 95   I/O           
(unused)                      0     FB12_15 94   I/O     I     
(unused)                      0     FB12_16      (b)           

Signals Used by Logic in Function Block
  1: In_BtnValue<0>     2: In_BtnValue<1>   

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Out_BtnValue<1>   .X...................................... 1       
Out_BtnValue<0>   X....................................... 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB13 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB13_1  75   I/O           
(unused)                      0     FB13_2  76   I/O           
(unused)                      0     FB13_3  77   I/O           
(unused)                      0     FB13_4       (b)           
(unused)                      0     FB13_5  78   I/O           
(unused)                      0     FB13_6  79   I/O           
(unused)                      0     FB13_7       (b)           
(unused)                      0     FB13_8       (b)           
(unused)                      0     FB13_9       (b)           
(unused)                      0     FB13_10      (b)           
(unused)                      0     FB13_11      (b)           
(unused)                      0     FB13_12 80   I/O           
(unused)                      0     FB13_13 81   I/O           
(unused)                      0     FB13_14 82   I/O           
(unused)                      0     FB13_15      (b)           
(unused)                      0     FB13_16      (b)           
*********************************** FB14 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               5/35
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   1/55
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB14_1  74   I/O           
(unused)                      0     FB14_2  71   I/O           
(unused)                      0     FB14_3  70   I/O           
Out_FullStack                 1     FB14_4  69   I/O     O                 
(unused)                      0     FB14_5       (b)           
(unused)                      0     FB14_6  68   I/O           
(unused)                      0     FB14_7       (b)           
(unused)                      0     FB14_8       (b)           
(unused)                      0     FB14_9       (b)           
(unused)                      0     FB14_10      (b)           
(unused)                      0     FB14_11      (b)           
(unused)                      0     FB14_12      (b)           
(unused)                      0     FB14_13 66   I/O           
(unused)                      0     FB14_14 64   I/O           
(unused)                      0     FB14_15      (b)           
(unused)                      0     FB14_16 61   I/O           

Signals Used by Logic in Function Block
  1: MaxIndex<0>        3: MaxIndex<2>        5: MaxIndex<4> 
  2: MaxIndex<1>        4: MaxIndex<3>      

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Out_FullStack     XXXXX................................... 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB15 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB15_1       (b)           
(unused)                      0     FB15_2  83   I/O           
(unused)                      0     FB15_3       (b)           
(unused)                      0     FB15_4       (b)           
(unused)                      0     FB15_5       (b)           
(unused)                      0     FB15_6       (b)           
(unused)                      0     FB15_7       (b)           
(unused)                      0     FB15_8       (b)           
(unused)                      0     FB15_9       (b)           
(unused)                      0     FB15_10      (b)           
(unused)                      0     FB15_11 85   I/O           
(unused)                      0     FB15_12 86   I/O           
(unused)                      0     FB15_13 87   I/O           
(unused)                      0     FB15_14 88   I/O           
(unused)                      0     FB15_15 91   I/O           
(unused)                      0     FB15_16 92   I/O           
*********************************** FB16 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB16_1       (b)           
(unused)                      0     FB16_2       (b)           
(unused)                      0     FB16_3       (b)           
(unused)                      0     FB16_4       (b)           
(unused)                      0     FB16_5  60   I/O           
(unused)                      0     FB16_6  59   I/O           
(unused)                      0     FB16_7       (b)           
(unused)                      0     FB16_8       (b)           
(unused)                      0     FB16_9       (b)           
(unused)                      0     FB16_10      (b)           
(unused)                      0     FB16_11 58   I/O           
(unused)                      0     FB16_12 57   I/O           
(unused)                      0     FB16_13 56   I/O           
(unused)                      0     FB16_14      (b)           
(unused)                      0     FB16_15 54   I/O           
(unused)                      0     FB16_16 53   I/O           
*******************************  Equations  ********************************

********** Mapped Logic **********

FTCPE_MaxIndex0: FTCPE port map (MaxIndex(0),MaxIndex_T(0),clk_RdWr,'0','0','1');
MaxIndex_T(0) <= ((NOT MaxIndex(4) AND N_PZ_415)
	OR (NOT N_PZ_415 AND NOT Memory_4_or0000));

FTCPE_MaxIndex1: FTCPE port map (MaxIndex(1),MaxIndex_T(1),clk_RdWr,'0','0','1');
MaxIndex_T(1) <= ((MaxIndex(0) AND NOT MaxIndex(4) AND N_PZ_415)
	OR (NOT MaxIndex(0) AND NOT N_PZ_415 AND NOT Memory_4_or0000));

FTCPE_MaxIndex2: FTCPE port map (MaxIndex(2),MaxIndex_T(2),clk_RdWr,'0','0','1');
MaxIndex_T(2) <= ((MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	N_PZ_415)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(1) AND NOT N_PZ_415 AND 
	NOT Memory_4_or0000));

FTCPE_MaxIndex3: FTCPE port map (MaxIndex(3),MaxIndex_T(3),clk_RdWr,'0','0','1');
MaxIndex_T(3) <= ((MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	N_PZ_415 AND MaxIndex(2))
	OR (NOT MaxIndex(0) AND NOT MaxIndex(1) AND NOT N_PZ_415 AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(2)));

FTCPE_MaxIndex4: FTCPE port map (MaxIndex(4),MaxIndex_T(4),clk_RdWr,'0','0','1');
MaxIndex_T(4) <= ((NOT MaxIndex(0) AND NOT MaxIndex(1) AND NOT Memory_4_or0000 AND 
	NOT MaxIndex(3) AND NOT MaxIndex(2))
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	MaxIndex(3) AND MaxIndex(2) AND NOT N_PZ_377));

FDCPE_Memory_0_0: FDCPE port map (Memory_0_0,Memory_0_0_D,clk_RdWr,'0','0','1');
Memory_0_0_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_1_0)
	OR (NOT Memory_0_0 AND N_PZ_394)
	OR (NOT In_BtnValue(0) AND In_Read AND NOT N_PZ_394)
	OR (NOT MaxIndex(4) AND NOT MaxIndex(1) AND NOT Memory_4_or0000 AND 
	NOT MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_0_1: FDCPE port map (Memory_0_1,Memory_0_1_D,clk_RdWr,'0','0','1');
Memory_0_1_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_1_1)
	OR (N_PZ_394 AND NOT Memory_0_1)
	OR (NOT In_BtnValue(1) AND In_Read AND NOT N_PZ_394)
	OR (NOT MaxIndex(4) AND NOT MaxIndex(1) AND NOT Memory_4_or0000 AND 
	NOT MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_0_2: FDCPE port map (Memory_0_2,Memory_0_2_D,clk_RdWr,'0','0','1');
Memory_0_2_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_1_2)
	OR (N_PZ_394 AND NOT Memory_0_2)
	OR (NOT In_BtnValue(2) AND In_Read AND NOT N_PZ_394)
	OR (NOT MaxIndex(4) AND NOT MaxIndex(1) AND NOT Memory_4_or0000 AND 
	NOT MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_0_3: FDCPE port map (Memory_0_3,Memory_0_3_D,clk_RdWr,'0','0','1');
Memory_0_3_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_1_3)
	OR (N_PZ_394 AND NOT Memory_0_3)
	OR (NOT In_BtnValue(3) AND In_Read AND NOT N_PZ_394)
	OR (NOT MaxIndex(4) AND NOT MaxIndex(1) AND NOT Memory_4_or0000 AND 
	NOT MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_10_0: FDCPE port map (Memory_10_0,Memory_10_0_D,clk_RdWr,'0','0','1');
Memory_10_0_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_11_0)
	OR (NOT N_PZ_377 AND NOT Memory_9_0)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_10_0)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_10_1: FDCPE port map (Memory_10_1,Memory_10_1_D,clk_RdWr,'0','0','1');
Memory_10_1_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_11_1)
	OR (NOT N_PZ_377 AND NOT Memory_9_1)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_10_1)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_10_2: FDCPE port map (Memory_10_2,Memory_10_2_D,clk_RdWr,'0','0','1');
Memory_10_2_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_11_2)
	OR (NOT N_PZ_377 AND NOT Memory_9_2)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_10_2)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_10_3: FDCPE port map (Memory_10_3,Memory_10_3_D,clk_RdWr,'0','0','1');
Memory_10_3_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_11_3)
	OR (NOT N_PZ_377 AND NOT Memory_9_3)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_10_3)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_11_0: FDCPE port map (Memory_11_0,Memory_11_0_D,clk_RdWr,'0','0','1');
Memory_11_0_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_12_0)
	OR (NOT N_PZ_377 AND NOT Memory_10_0)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_11_0)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_11_1: FDCPE port map (Memory_11_1,Memory_11_1_D,clk_RdWr,'0','0','1');
Memory_11_1_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_12_1)
	OR (NOT N_PZ_377 AND NOT Memory_10_1)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_11_1)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_11_2: FDCPE port map (Memory_11_2,Memory_11_2_D,clk_RdWr,'0','0','1');
Memory_11_2_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_12_2)
	OR (NOT N_PZ_377 AND NOT Memory_10_2)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_11_2)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_11_3: FDCPE port map (Memory_11_3,Memory_11_3_D,clk_RdWr,'0','0','1');
Memory_11_3_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_12_3)
	OR (NOT N_PZ_377 AND NOT Memory_10_3)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_11_3)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_12_0: FDCPE port map (Memory_12_0,Memory_12_0_D,clk_RdWr,'0','0','1');
Memory_12_0_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_13_0)
	OR (NOT N_PZ_377 AND NOT Memory_11_0)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_12_0)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_12_1: FDCPE port map (Memory_12_1,Memory_12_1_D,clk_RdWr,'0','0','1');
Memory_12_1_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_13_1)
	OR (NOT N_PZ_377 AND NOT Memory_11_1)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_12_1)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_12_2: FDCPE port map (Memory_12_2,Memory_12_2_D,clk_RdWr,'0','0','1');
Memory_12_2_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_13_2)
	OR (NOT N_PZ_377 AND NOT Memory_11_2)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_12_2)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_12_3: FDCPE port map (Memory_12_3,Memory_12_3_D,clk_RdWr,'0','0','1');
Memory_12_3_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_13_3)
	OR (NOT N_PZ_377 AND NOT Memory_11_3)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_12_3)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_13_0: FDCPE port map (Memory_13_0,Memory_13_0_D,clk_RdWr,'0','0','1');
Memory_13_0_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_14_0)
	OR (NOT N_PZ_377 AND NOT Memory_12_0)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_13_0)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_13_1: FDCPE port map (Memory_13_1,Memory_13_1_D,clk_RdWr,'0','0','1');
Memory_13_1_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_14_1)
	OR (NOT N_PZ_377 AND NOT Memory_12_1)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_13_1)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_13_2: FDCPE port map (Memory_13_2,Memory_13_2_D,clk_RdWr,'0','0','1');
Memory_13_2_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_14_2)
	OR (NOT N_PZ_377 AND NOT Memory_12_2)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_13_2)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_13_3: FDCPE port map (Memory_13_3,Memory_13_3_D,clk_RdWr,'0','0','1');
Memory_13_3_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_14_3)
	OR (NOT N_PZ_377 AND NOT Memory_12_3)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_13_3)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_14_0: FDCPE port map (Memory_14_0,Memory_14_0_D,clk_RdWr,'0','0','1');
Memory_14_0_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_15_0)
	OR (NOT N_PZ_377 AND NOT Memory_13_0)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_14_0)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_14_1: FDCPE port map (Memory_14_1,Memory_14_1_D,clk_RdWr,'0','0','1');
Memory_14_1_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_15_1)
	OR (NOT N_PZ_377 AND NOT Memory_13_1)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_14_1)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_14_2: FDCPE port map (Memory_14_2,Memory_14_2_D,clk_RdWr,'0','0','1');
Memory_14_2_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_15_2)
	OR (NOT N_PZ_377 AND NOT Memory_13_2)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_14_2)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_14_3: FDCPE port map (Memory_14_3,Memory_14_3_D,clk_RdWr,'0','0','1');
Memory_14_3_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_15_3)
	OR (NOT N_PZ_377 AND NOT Memory_13_3)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_14_3)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_15_0: FDCPE port map (Memory_15_0,Memory_15_0_D,clk_RdWr,'0','0','1');
Memory_15_0_D <= ((NOT N_PZ_377 AND Memory_14_0)
	OR (Memory_15_0 AND NOT N_PZ_430));

FDCPE_Memory_15_1: FDCPE port map (Memory_15_1,Memory_15_1_D,clk_RdWr,'0','0','1');
Memory_15_1_D <= ((NOT N_PZ_377 AND Memory_14_1)
	OR (NOT N_PZ_430 AND Memory_15_1));

FDCPE_Memory_15_2: FDCPE port map (Memory_15_2,Memory_15_2_D,clk_RdWr,'0','0','1');
Memory_15_2_D <= ((NOT N_PZ_377 AND Memory_14_2)
	OR (NOT N_PZ_430 AND Memory_15_2));

FDCPE_Memory_15_3: FDCPE port map (Memory_15_3,Memory_15_3_D,clk_RdWr,'0','0','1');
Memory_15_3_D <= ((NOT N_PZ_377 AND Memory_14_3)
	OR (NOT N_PZ_430 AND Memory_15_3));

FDCPE_Memory_1_0: FDCPE port map (Memory_1_0,Memory_1_0_D,clk_RdWr,'0','0','1');
Memory_1_0_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_2_0)
	OR (NOT N_PZ_377 AND NOT Memory_0_0)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_1_0)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND NOT Memory_4_or0000 AND 
	NOT MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_1_1: FDCPE port map (Memory_1_1,Memory_1_1_D,clk_RdWr,'0','0','1');
Memory_1_1_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_2_1)
	OR (NOT N_PZ_377 AND NOT Memory_0_1)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_1_1)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND NOT Memory_4_or0000 AND 
	NOT MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_1_2: FDCPE port map (Memory_1_2,Memory_1_2_D,clk_RdWr,'0','0','1');
Memory_1_2_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_2_2)
	OR (NOT N_PZ_377 AND NOT Memory_0_2)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_1_2)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND NOT Memory_4_or0000 AND 
	NOT MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_1_3: FDCPE port map (Memory_1_3,Memory_1_3_D,clk_RdWr,'0','0','1');
Memory_1_3_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_2_3)
	OR (NOT N_PZ_377 AND NOT Memory_0_3)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_1_3)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND NOT Memory_4_or0000 AND 
	NOT MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_2_0: FDCPE port map (Memory_2_0,Memory_2_0_D,clk_RdWr,'0','0','1');
Memory_2_0_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_3_0)
	OR (NOT N_PZ_377 AND NOT Memory_1_0)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_2_0)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_2_1: FDCPE port map (Memory_2_1,Memory_2_1_D,clk_RdWr,'0','0','1');
Memory_2_1_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_3_1)
	OR (NOT N_PZ_377 AND NOT Memory_1_1)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_2_1)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_2_2: FDCPE port map (Memory_2_2,Memory_2_2_D,clk_RdWr,'0','0','1');
Memory_2_2_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_3_2)
	OR (NOT N_PZ_377 AND NOT Memory_1_2)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_2_2)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_2_3: FDCPE port map (Memory_2_3,Memory_2_3_D,clk_RdWr,'0','0','1');
Memory_2_3_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_3_3)
	OR (NOT N_PZ_377 AND NOT Memory_1_3)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_2_3)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_3_0: FDCPE port map (Memory_3_0,Memory_3_0_D,clk_RdWr,'0','0','1');
Memory_3_0_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_4_0)
	OR (NOT N_PZ_377 AND NOT Memory_2_0)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_3_0)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3))));

FDCPE_Memory_3_1: FDCPE port map (Memory_3_1,Memory_3_1_D,clk_RdWr,'0','0','1');
Memory_3_1_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_4_1)
	OR (NOT N_PZ_377 AND NOT Memory_2_1)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_3_1)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3))));

FDCPE_Memory_3_2: FDCPE port map (Memory_3_2,Memory_3_2_D,clk_RdWr,'0','0','1');
Memory_3_2_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_4_2)
	OR (NOT N_PZ_377 AND NOT Memory_2_2)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_3_2)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3))));

FDCPE_Memory_3_3: FDCPE port map (Memory_3_3,Memory_3_3_D,clk_RdWr,'0','0','1');
Memory_3_3_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_4_3)
	OR (NOT N_PZ_377 AND NOT Memory_2_3)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_3_3)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3))));

FDCPE_Memory_4_0: FDCPE port map (Memory_4_0,Memory_4_0_D,clk_RdWr,'0','0','1');
Memory_4_0_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_5_0)
	OR (NOT N_PZ_377 AND NOT Memory_3_0)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_4_0)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_4_1: FDCPE port map (Memory_4_1,Memory_4_1_D,clk_RdWr,'0','0','1');
Memory_4_1_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_5_1)
	OR (NOT N_PZ_377 AND NOT Memory_3_1)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_4_1)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_4_2: FDCPE port map (Memory_4_2,Memory_4_2_D,clk_RdWr,'0','0','1');
Memory_4_2_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_5_2)
	OR (NOT N_PZ_377 AND NOT Memory_3_2)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_4_2)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_4_3: FDCPE port map (Memory_4_3,Memory_4_3_D,clk_RdWr,'0','0','1');
Memory_4_3_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_5_3)
	OR (NOT N_PZ_377 AND NOT Memory_3_3)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_4_3)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3) AND MaxIndex(2))));


Memory_4_or0000 <= ((In_Read)
	OR (NOT In_Write)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT MaxIndex(3) AND NOT MaxIndex(2)));

FDCPE_Memory_5_0: FDCPE port map (Memory_5_0,Memory_5_0_D,clk_RdWr,'0','0','1');
Memory_5_0_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_6_0)
	OR (NOT N_PZ_377 AND NOT Memory_4_0)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_5_0)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_5_1: FDCPE port map (Memory_5_1,Memory_5_1_D,clk_RdWr,'0','0','1');
Memory_5_1_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_6_1)
	OR (NOT N_PZ_377 AND NOT Memory_4_1)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_5_1)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_5_2: FDCPE port map (Memory_5_2,Memory_5_2_D,clk_RdWr,'0','0','1');
Memory_5_2_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_6_2)
	OR (NOT N_PZ_377 AND NOT Memory_4_2)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_5_2)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_5_3: FDCPE port map (Memory_5_3,Memory_5_3_D,clk_RdWr,'0','0','1');
Memory_5_3_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_6_3)
	OR (NOT N_PZ_377 AND NOT Memory_4_3)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_5_3)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_6_0: FDCPE port map (Memory_6_0,Memory_6_0_D,clk_RdWr,'0','0','1');
Memory_6_0_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_7_0)
	OR (NOT N_PZ_377 AND NOT Memory_5_0)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_6_0)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_6_1: FDCPE port map (Memory_6_1,Memory_6_1_D,clk_RdWr,'0','0','1');
Memory_6_1_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_7_1)
	OR (NOT N_PZ_377 AND NOT Memory_5_1)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_6_1)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_6_2: FDCPE port map (Memory_6_2,Memory_6_2_D,clk_RdWr,'0','0','1');
Memory_6_2_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_7_2)
	OR (NOT N_PZ_377 AND NOT Memory_5_2)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_6_2)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_6_3: FDCPE port map (Memory_6_3,Memory_6_3_D,clk_RdWr,'0','0','1');
Memory_6_3_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_7_3)
	OR (NOT N_PZ_377 AND NOT Memory_5_3)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_6_3)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(3) AND MaxIndex(2))));

FDCPE_Memory_7_0: FDCPE port map (Memory_7_0,Memory_7_0_D,clk_RdWr,'0','0','1');
Memory_7_0_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_8_0)
	OR (NOT N_PZ_377 AND NOT Memory_6_0)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_7_0)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(2))));

FDCPE_Memory_7_1: FDCPE port map (Memory_7_1,Memory_7_1_D,clk_RdWr,'0','0','1');
Memory_7_1_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_8_1)
	OR (NOT N_PZ_377 AND NOT Memory_6_1)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_7_1)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(2))));

FDCPE_Memory_7_2: FDCPE port map (Memory_7_2,Memory_7_2_D,clk_RdWr,'0','0','1');
Memory_7_2_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_8_2)
	OR (NOT N_PZ_377 AND NOT Memory_6_2)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_7_2)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(2))));

FDCPE_Memory_7_3: FDCPE port map (Memory_7_3,Memory_7_3_D,clk_RdWr,'0','0','1');
Memory_7_3_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_8_3)
	OR (NOT N_PZ_377 AND NOT Memory_6_3)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_7_3)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND NOT MaxIndex(2))));

FDCPE_Memory_8_0: FDCPE port map (Memory_8_0,Memory_8_0_D,clk_RdWr,'0','0','1');
Memory_8_0_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_9_0)
	OR (NOT N_PZ_377 AND NOT Memory_7_0)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_8_0)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_8_1: FDCPE port map (Memory_8_1,Memory_8_1_D,clk_RdWr,'0','0','1');
Memory_8_1_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_9_1)
	OR (NOT N_PZ_377 AND NOT Memory_7_1)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_8_1)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_8_2: FDCPE port map (Memory_8_2,Memory_8_2_D,clk_RdWr,'0','0','1');
Memory_8_2_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_9_2)
	OR (NOT N_PZ_377 AND NOT Memory_7_2)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_8_2)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_8_3: FDCPE port map (Memory_8_3,Memory_8_3_D,clk_RdWr,'0','0','1');
Memory_8_3_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_9_3)
	OR (NOT N_PZ_377 AND NOT Memory_7_3)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_8_3)
	OR (MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_9_0: FDCPE port map (Memory_9_0,Memory_9_0_D,clk_RdWr,'0','0','1');
Memory_9_0_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_10_0)
	OR (NOT N_PZ_377 AND NOT Memory_8_0)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_9_0)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_9_1: FDCPE port map (Memory_9_1,Memory_9_1_D,clk_RdWr,'0','0','1');
Memory_9_1_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_10_1)
	OR (NOT N_PZ_377 AND NOT Memory_8_1)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_9_1)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_9_2: FDCPE port map (Memory_9_2,Memory_9_2_D,clk_RdWr,'0','0','1');
Memory_9_2_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_10_2)
	OR (NOT N_PZ_377 AND NOT Memory_8_2)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_9_2)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND NOT MaxIndex(2))));

FDCPE_Memory_9_3: FDCPE port map (Memory_9_3,Memory_9_3_D,clk_RdWr,'0','0','1');
Memory_9_3_D <= NOT (((NOT Memory_4_or0000 AND NOT Memory_10_3)
	OR (NOT N_PZ_377 AND NOT Memory_8_3)
	OR (Memory_4_or0000 AND N_PZ_377 AND NOT Memory_9_3)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND MaxIndex(1) AND 
	NOT Memory_4_or0000 AND MaxIndex(3) AND NOT MaxIndex(2))));


N_PZ_377 <= ((NOT N_PZ_415)
	OR (NOT MaxIndex(0) AND NOT MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT MaxIndex(3) AND NOT MaxIndex(2)));


N_PZ_394 <= (NOT N_PZ_415 AND Memory_4_or0000);


N_PZ_415 <= (In_Read AND NOT In_Write);


N_PZ_430 <= ((NOT N_PZ_377)
	OR (NOT In_Read AND In_Write AND Out_FullStack));


Out_BtnValue(0) <= In_BtnValue(0);


Out_BtnValue(1) <= In_BtnValue(1);


Out_BtnValue(2) <= In_BtnValue(2);


Out_BtnValue(3) <= In_BtnValue(3);


Out_FullStack <= (NOT MaxIndex(0) AND MaxIndex(4) AND NOT MaxIndex(1) AND 
	NOT MaxIndex(3) AND NOT MaxIndex(2));

FDCPE_Out_MemCellValue0: FDCPE port map (Out_MemCellValue(0),Memory_0_0,clk_RdWr,'0','0',NOT Memory_4_or0000);

FDCPE_Out_MemCellValue1: FDCPE port map (Out_MemCellValue(1),Memory_0_1,clk_RdWr,'0','0',NOT Memory_4_or0000);

FDCPE_Out_MemCellValue2: FDCPE port map (Out_MemCellValue(2),Memory_0_2,clk_RdWr,'0','0',NOT Memory_4_or0000);

FDCPE_Out_MemCellValue3: FDCPE port map (Out_MemCellValue(3),Memory_0_3,clk_RdWr,'0','0',NOT Memory_4_or0000);


clk_RdWr <= ((N_PZ_415 AND In_Enable)
	OR (NOT In_Read AND In_Write AND In_Enable));


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C256-6-TQ144


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 VCC                              73 VCCIO-1.8                     
  2 KPR                              74 KPR                           
  3 In_BtnValue<0>                   75 KPR                           
  4 KPR                              76 KPR                           
  5 In_BtnValue<1>                   77 KPR                           
  6 KPR                              78 KPR                           
  7 In_BtnValue<2>                   79 KPR                           
  8 VCCAUX                           80 KPR                           
  9 KPR                              81 KPR                           
 10 In_BtnValue<3>                   82 KPR                           
 11 KPR                              83 KPR                           
 12 KPR                              84 VCC                           
 13 KPR                              85 KPR                           
 14 KPR                              86 KPR                           
 15 KPR                              87 KPR                           
 16 KPR                              88 KPR                           
 17 KPR                              89 GND                           
 18 KPR                              90 GND                           
 19 KPR                              91 KPR                           
 20 KPR                              92 KPR                           
 21 KPR                              93 VCCIO-1.8                     
 22 KPR                              94 In_Read                       
 23 KPR                              95 KPR                           
 24 KPR                              96 KPR                           
 25 KPR                              97 Out_BtnValue<0>               
 26 KPR                              98 KPR                           
 27 VCCIO-1.8                        99 GND                           
 28 KPR                             100 Out_BtnValue<1>               
 29 GND                             101 KPR                           
 30 KPR                             102 Out_BtnValue<2>               
 31 KPR                             103 KPR                           
 32 KPR                             104 Out_BtnValue<3>               
 33 KPR                             105 KPR                           
 34 KPR                             106 KPR                           
 35 KPR                             107 KPR                           
 36 GND                             108 GND                           
 37 VCC                             109 VCCIO-1.8                     
 38 KPR                             110 KPR                           
 39 In_Enable                       111 KPR                           
 40 KPR                             112 KPR                           
 41 KPR                             113 Out_MemCellValue<0>           
 42 KPR                             114 KPR                           
 43 KPR                             115 Out_MemCellValue<1>           
 44 KPR                             116 KPR                           
 45 KPR                             117 Out_MemCellValue<2>           
 46 KPR                             118 KPR                           
 47 GND                             119 Out_MemCellValue<3>           
 48 KPR                             120 KPR                           
 49 KPR                             121 KPR                           
 50 KPR                             122 TDO                           
 51 KPR                             123 GND                           
 52 KPR                             124 KPR                           
 53 KPR                             125 KPR                           
 54 KPR                             126 KPR                           
 55 VCCIO-1.8                       127 VCCIO-1.8                     
 56 KPR                             128 KPR                           
 57 KPR                             129 KPR                           
 58 KPR                             130 KPR                           
 59 KPR                             131 KPR                           
 60 KPR                             132 KPR                           
 61 KPR                             133 KPR                           
 62 GND                             134 KPR                           
 63 TDI                             135 KPR                           
 64 KPR                             136 KPR                           
 65 TMS                             137 KPR                           
 66 KPR                             138 KPR                           
 67 TCK                             139 KPR                           
 68 KPR                             140 KPR                           
 69 Out_FullStack                   141 VCCIO-1.8                     
 70 KPR                             142 KPR                           
 71 KPR                             143 In_Write                      
 72 GND                             144 GND                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c256-6-TQ144
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
