{"vcs1":{"timestamp_begin":1726087053.183011719, "rt":1.41, "ut":0.32, "st":0.18}}
{"vcselab":{"timestamp_begin":1726087054.674515451, "rt":1.03, "ut":0.21, "st":0.14}}
{"link":{"timestamp_begin":1726087055.772327152, "rt":0.27, "ut":0.10, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726087052.620782100}
{"VCS_COMP_START_TIME": 1726087052.620782100}
{"VCS_COMP_END_TIME": 1726087057.122782662}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330192}}
{"stitch_vcselab": {"peak_mem": 223276}}
