// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/3/b/RAM4K.hdl
/**
 * Memory of 4K 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    Decoder3Bits(
        address=address[9..11], 
        a=address0, 
        b=address1,
        c=address2,
        d=address3,
        e=address4,
        f=address5,
        g=address6,
        h=address7
    );

    And(a=address0, b=load, out=loadAddress0);
    And(a=address1, b=load, out=loadAddress1);
    And(a=address2, b=load, out=loadAddress2);
    And(a=address3, b=load, out=loadAddress3);
    And(a=address4, b=load, out=loadAddress4);
    And(a=address5, b=load, out=loadAddress5);
    And(a=address6, b=load, out=loadAddress6);
    And(a=address7, b=load, out=loadAddress7);

    RAM512(in=in, load=loadAddress0, address=address[0..8], out=reg0);
    RAM512(in=in, load=loadAddress1, address=address[0..8], out=reg1);
    RAM512(in=in, load=loadAddress2, address=address[0..8], out=reg2);
    RAM512(in=in, load=loadAddress3, address=address[0..8], out=reg3);

    RAM512(in=in, load=loadAddress4, address=address[0..8], out=reg4);
    RAM512(in=in, load=loadAddress5, address=address[0..8], out=reg5);
    RAM512(in=in, load=loadAddress6, address=address[0..8], out=reg6);
    RAM512(in=in, load=loadAddress7, address=address[0..8], out=reg7);

    Mux8Way16(a=reg0, b=reg1, c=reg2, d=reg3, e=reg4, f=reg5, g=reg6, h=reg7, sel=address[9..11], out=out);
}
