#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan 13 23:51:21 2020
# Process ID: 11952
# Current directory: C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2532 C:\Users\Misca\beuth_ws1920\ModellbasierterEntwurf\PYNQ-ts\boards\Pynq-Z1\resizer\bitstream\resizer\resizer.xpr
# Log file: C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/vivado.log
# Journal file: C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
open_bd_design {C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/resizer.bd}
upgrade_ip -vlnv xilinx.com:hls:resize_accel:1.0 [get_ips  resizer_resize_accel_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips resizer_resize_accel_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/resizer.bd]
catch { config_ip_cache -export [get_ips -all resizer_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all resizer_xbar_0] }
catch { [ delete_ip_run [get_ips -all resizer_xbar_0] ] }
catch { config_ip_cache -export [get_ips -all resizer_xbar_1] }
catch { [ delete_ip_run [get_ips -all resizer_xbar_1] ] }
catch { config_ip_cache -export [get_ips -all resizer_axis_dwidth_converter_0_0] }
catch { [ delete_ip_run [get_ips -all resizer_axis_dwidth_converter_0_0] ] }
catch { config_ip_cache -export [get_ips -all resizer_axis_dwidth_converter_1_0] }
catch { [ delete_ip_run [get_ips -all resizer_axis_dwidth_converter_1_0] ] }
catch { config_ip_cache -export [get_ips -all resizer_processing_system7_0_0] }
catch { [ delete_ip_run [get_ips -all resizer_processing_system7_0_0] ] }
catch { config_ip_cache -export [get_ips -all resizer_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all resizer_resize_accel_0_0] }
catch { config_ip_cache -export [get_ips -all resizer_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all resizer_auto_us_0] }
catch { config_ip_cache -export [get_ips -all resizer_auto_us_1] }
catch { config_ip_cache -export [get_ips -all resizer_auto_pc_1] }
export_ip_user_files -of_objects [get_files C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/resizer.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/resizer.bd]
launch_runs -jobs 6 {resizer_axi_dma_0_0_synth_1 resizer_resize_accel_0_0_synth_1 resizer_auto_pc_0_synth_1 resizer_auto_us_0_synth_1 resizer_auto_us_1_synth_1 resizer_auto_pc_1_synth_1}
export_simulation -of_objects [get_files C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/resizer.bd] -directory C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.ip_user_files -ipstatic_source_dir C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.cache/compile_simlib/modelsim} {questa=C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.cache/compile_simlib/questa} {riviera=C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.cache/compile_simlib/riviera} {activehdl=C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/resizer.bd] -top
add_files -norecurse C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/hdl/resizer_wrapper.v
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_resize_accel_0_Reg]
assign_bd_address [get_bd_addr_segs {moments_0/s_axi_AXILiteS/Reg }]
report_ip_status -name ip_status 
save_bd_design
launch_runs synth_1 -jobs 6
wait_on_run synth_1
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
write_bd_tcl -force C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/moments.tcl
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_bd_tcl -force C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/moments.tcl
file copy -force C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/impl_1/resizer_wrapper.bit C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/moments.bit
