// Code your design here
//1:4 demux
module day3(in,out,sel);
  input in;
  input [1:0] sel;
  output reg [3:0] out;
  always@(in or sel)
     
  case(sel)
    2'b00 : out[3:0] = {1'b0,1'b0,1'b0,in};
    2'b01 : out <= {1'b0,1'b0,in,1'b0};
    2'b10 : out <= {1'b0,in,1'b0,1'b0};
    2'b11 : out <= {in,1'b0,1'b0,1'b0};
      default : out = 4'b0000;
      endcase 
  
endmodule
