
RhexLeChat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018104  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001664  080182b4  080182b4  000282b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08019918  08019918  00029918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08019920  08019920  00029920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08019924  08019924  00029924  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000024  20000000  08019928  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00030024  2**0
                  CONTENTS
  8 .bss          0000381c  20000024  20000024  00030024  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  20003840  20003840  00030024  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00030024  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002ddb4  00000000  00000000  00030054  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00005ad3  00000000  00000000  0005de08  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000500  00000000  00000000  000638e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d019  00000000  00000000  00063de0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000080bf  00000000  00000000  00070df9  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00078eb8  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000060e0  00000000  00000000  00078f34  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00000020  00000000  00000000  0007f018  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000024 	.word	0x20000024
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08018298 	.word	0x08018298

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000028 	.word	0x20000028
 80001ec:	08018298 	.word	0x08018298

080001f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80001f4:	4a0e      	ldr	r2, [pc, #56]	; (8000230 <HAL_Init+0x40>)
 80001f6:	4b0e      	ldr	r3, [pc, #56]	; (8000230 <HAL_Init+0x40>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80001fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000200:	4a0b      	ldr	r2, [pc, #44]	; (8000230 <HAL_Init+0x40>)
 8000202:	4b0b      	ldr	r3, [pc, #44]	; (8000230 <HAL_Init+0x40>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800020a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800020c:	4a08      	ldr	r2, [pc, #32]	; (8000230 <HAL_Init+0x40>)
 800020e:	4b08      	ldr	r3, [pc, #32]	; (8000230 <HAL_Init+0x40>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000216:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000218:	2003      	movs	r0, #3
 800021a:	f000 fba1 	bl	8000960 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800021e:	200f      	movs	r0, #15
 8000220:	f000 f842 	bl	80002a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000224:	f000 f832 	bl	800028c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000228:	2300      	movs	r3, #0
}
 800022a:	4618      	mov	r0, r3
 800022c:	bd80      	pop	{r7, pc}
 800022e:	bf00      	nop
 8000230:	40023c00 	.word	0x40023c00

08000234 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000238:	4b13      	ldr	r3, [pc, #76]	; (8000288 <HAL_DeInit+0x54>)
 800023a:	f04f 32ff 	mov.w	r2, #4294967295
 800023e:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8000240:	4b11      	ldr	r3, [pc, #68]	; (8000288 <HAL_DeInit+0x54>)
 8000242:	2200      	movs	r2, #0
 8000244:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8000246:	4b10      	ldr	r3, [pc, #64]	; (8000288 <HAL_DeInit+0x54>)
 8000248:	f04f 32ff 	mov.w	r2, #4294967295
 800024c:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 800024e:	4b0e      	ldr	r3, [pc, #56]	; (8000288 <HAL_DeInit+0x54>)
 8000250:	2200      	movs	r2, #0
 8000252:	625a      	str	r2, [r3, #36]	; 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8000254:	4b0c      	ldr	r3, [pc, #48]	; (8000288 <HAL_DeInit+0x54>)
 8000256:	f04f 32ff 	mov.w	r2, #4294967295
 800025a:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 800025c:	4b0a      	ldr	r3, [pc, #40]	; (8000288 <HAL_DeInit+0x54>)
 800025e:	2200      	movs	r2, #0
 8000260:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8000262:	4b09      	ldr	r3, [pc, #36]	; (8000288 <HAL_DeInit+0x54>)
 8000264:	f04f 32ff 	mov.w	r2, #4294967295
 8000268:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 800026a:	4b07      	ldr	r3, [pc, #28]	; (8000288 <HAL_DeInit+0x54>)
 800026c:	2200      	movs	r2, #0
 800026e:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8000270:	4b05      	ldr	r3, [pc, #20]	; (8000288 <HAL_DeInit+0x54>)
 8000272:	f04f 32ff 	mov.w	r2, #4294967295
 8000276:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8000278:	4b03      	ldr	r3, [pc, #12]	; (8000288 <HAL_DeInit+0x54>)
 800027a:	2200      	movs	r2, #0
 800027c:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 800027e:	f000 f80c 	bl	800029a <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 8000282:	2300      	movs	r3, #0
}
 8000284:	4618      	mov	r0, r3
 8000286:	bd80      	pop	{r7, pc}
 8000288:	40023800 	.word	0x40023800

0800028c <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 800028c:	b480      	push	{r7}
 800028e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000290:	bf00      	nop
 8000292:	46bd      	mov	sp, r7
 8000294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000298:	4770      	bx	lr

0800029a <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 800029a:	b480      	push	{r7}
 800029c:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 800029e:	bf00      	nop
 80002a0:	46bd      	mov	sp, r7
 80002a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a6:	4770      	bx	lr

080002a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b082      	sub	sp, #8
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80002b0:	4b12      	ldr	r3, [pc, #72]	; (80002fc <HAL_InitTick+0x54>)
 80002b2:	681a      	ldr	r2, [r3, #0]
 80002b4:	4b12      	ldr	r3, [pc, #72]	; (8000300 <HAL_InitTick+0x58>)
 80002b6:	781b      	ldrb	r3, [r3, #0]
 80002b8:	4619      	mov	r1, r3
 80002ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002be:	fbb3 f3f1 	udiv	r3, r3, r1
 80002c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80002c6:	4618      	mov	r0, r3
 80002c8:	f000 fb93 	bl	80009f2 <HAL_SYSTICK_Config>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d001      	beq.n	80002d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80002d2:	2301      	movs	r3, #1
 80002d4:	e00e      	b.n	80002f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	2b0f      	cmp	r3, #15
 80002da:	d80a      	bhi.n	80002f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80002dc:	2200      	movs	r2, #0
 80002de:	6879      	ldr	r1, [r7, #4]
 80002e0:	f04f 30ff 	mov.w	r0, #4294967295
 80002e4:	f000 fb47 	bl	8000976 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80002e8:	4a06      	ldr	r2, [pc, #24]	; (8000304 <HAL_InitTick+0x5c>)
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80002ee:	2300      	movs	r3, #0
 80002f0:	e000      	b.n	80002f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80002f2:	2301      	movs	r3, #1
}
 80002f4:	4618      	mov	r0, r3
 80002f6:	3708      	adds	r7, #8
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bd80      	pop	{r7, pc}
 80002fc:	20000020 	.word	0x20000020
 8000300:	20000008 	.word	0x20000008
 8000304:	20000004 	.word	0x20000004

08000308 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000308:	b480      	push	{r7}
 800030a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800030c:	4b06      	ldr	r3, [pc, #24]	; (8000328 <HAL_IncTick+0x20>)
 800030e:	781b      	ldrb	r3, [r3, #0]
 8000310:	461a      	mov	r2, r3
 8000312:	4b06      	ldr	r3, [pc, #24]	; (800032c <HAL_IncTick+0x24>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	4413      	add	r3, r2
 8000318:	4a04      	ldr	r2, [pc, #16]	; (800032c <HAL_IncTick+0x24>)
 800031a:	6013      	str	r3, [r2, #0]
}
 800031c:	bf00      	nop
 800031e:	46bd      	mov	sp, r7
 8000320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000324:	4770      	bx	lr
 8000326:	bf00      	nop
 8000328:	20000008 	.word	0x20000008
 800032c:	20001e6c 	.word	0x20001e6c

08000330 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
  return uwTick;
 8000334:	4b03      	ldr	r3, [pc, #12]	; (8000344 <HAL_GetTick+0x14>)
 8000336:	681b      	ldr	r3, [r3, #0]
}
 8000338:	4618      	mov	r0, r3
 800033a:	46bd      	mov	sp, r7
 800033c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000340:	4770      	bx	lr
 8000342:	bf00      	nop
 8000344:	20001e6c 	.word	0x20001e6c

08000348 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8000348:	b480      	push	{r7}
 800034a:	af00      	add	r7, sp, #0
  return uwTickPrio;
 800034c:	4b03      	ldr	r3, [pc, #12]	; (800035c <HAL_GetTickPrio+0x14>)
 800034e:	681b      	ldr	r3, [r3, #0]
}
 8000350:	4618      	mov	r0, r3
 8000352:	46bd      	mov	sp, r7
 8000354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000358:	4770      	bx	lr
 800035a:	bf00      	nop
 800035c:	20000004 	.word	0x20000004

08000360 <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval Status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b084      	sub	sp, #16
 8000364:	af00      	add	r7, sp, #0
 8000366:	4603      	mov	r3, r0
 8000368:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status  = HAL_OK;
 800036a:	2300      	movs	r3, #0
 800036c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 800036e:	4b0a      	ldr	r3, [pc, #40]	; (8000398 <HAL_SetTickFreq+0x38>)
 8000370:	781b      	ldrb	r3, [r3, #0]
 8000372:	79fa      	ldrb	r2, [r7, #7]
 8000374:	429a      	cmp	r2, r3
 8000376:	d009      	beq.n	800038c <HAL_SetTickFreq+0x2c>
  {
    uwTickFreq = Freq;
 8000378:	4a07      	ldr	r2, [pc, #28]	; (8000398 <HAL_SetTickFreq+0x38>)
 800037a:	79fb      	ldrb	r3, [r7, #7]
 800037c:	7013      	strb	r3, [r2, #0]

    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
 800037e:	4b07      	ldr	r3, [pc, #28]	; (800039c <HAL_SetTickFreq+0x3c>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	4618      	mov	r0, r3
 8000384:	f7ff ff90 	bl	80002a8 <HAL_InitTick>
 8000388:	4603      	mov	r3, r0
 800038a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800038c:	7bfb      	ldrb	r3, [r7, #15]
}
 800038e:	4618      	mov	r0, r3
 8000390:	3710      	adds	r7, #16
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	20000008 	.word	0x20000008
 800039c:	20000004 	.word	0x20000004

080003a0 <HAL_GetTickFreq>:
/**
  * @brief Return tick frequency.
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 80003a0:	b480      	push	{r7}
 80003a2:	af00      	add	r7, sp, #0
  return uwTickFreq;
 80003a4:	4b03      	ldr	r3, [pc, #12]	; (80003b4 <HAL_GetTickFreq+0x14>)
 80003a6:	781b      	ldrb	r3, [r3, #0]
}
 80003a8:	4618      	mov	r0, r3
 80003aa:	46bd      	mov	sp, r7
 80003ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b0:	4770      	bx	lr
 80003b2:	bf00      	nop
 80003b4:	20000008 	.word	0x20000008

080003b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b084      	sub	sp, #16
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80003c0:	f7ff ffb6 	bl	8000330 <HAL_GetTick>
 80003c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80003d0:	d005      	beq.n	80003de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80003d2:	4b09      	ldr	r3, [pc, #36]	; (80003f8 <HAL_Delay+0x40>)
 80003d4:	781b      	ldrb	r3, [r3, #0]
 80003d6:	461a      	mov	r2, r3
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	4413      	add	r3, r2
 80003dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80003de:	bf00      	nop
 80003e0:	f7ff ffa6 	bl	8000330 <HAL_GetTick>
 80003e4:	4602      	mov	r2, r0
 80003e6:	68bb      	ldr	r3, [r7, #8]
 80003e8:	1ad2      	subs	r2, r2, r3
 80003ea:	68fb      	ldr	r3, [r7, #12]
 80003ec:	429a      	cmp	r2, r3
 80003ee:	d3f7      	bcc.n	80003e0 <HAL_Delay+0x28>
  {
  }
}
 80003f0:	bf00      	nop
 80003f2:	3710      	adds	r7, #16
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	20000008 	.word	0x20000008

080003fc <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80003fc:	b480      	push	{r7}
 80003fe:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8000400:	4a05      	ldr	r2, [pc, #20]	; (8000418 <HAL_SuspendTick+0x1c>)
 8000402:	4b05      	ldr	r3, [pc, #20]	; (8000418 <HAL_SuspendTick+0x1c>)
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	f023 0302 	bic.w	r3, r3, #2
 800040a:	6013      	str	r3, [r2, #0]
}
 800040c:	bf00      	nop
 800040e:	46bd      	mov	sp, r7
 8000410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	e000e010 	.word	0xe000e010

0800041c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8000420:	4a05      	ldr	r2, [pc, #20]	; (8000438 <HAL_ResumeTick+0x1c>)
 8000422:	4b05      	ldr	r3, [pc, #20]	; (8000438 <HAL_ResumeTick+0x1c>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	f043 0302 	orr.w	r3, r3, #2
 800042a:	6013      	str	r3, [r2, #0]
}
 800042c:	bf00      	nop
 800042e:	46bd      	mov	sp, r7
 8000430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000434:	4770      	bx	lr
 8000436:	bf00      	nop
 8000438:	e000e010 	.word	0xe000e010

0800043c <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
  return __STM32F4xx_HAL_VERSION;
 8000440:	4b02      	ldr	r3, [pc, #8]	; (800044c <HAL_GetHalVersion+0x10>)
}
 8000442:	4618      	mov	r0, r3
 8000444:	46bd      	mov	sp, r7
 8000446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044a:	4770      	bx	lr
 800044c:	01070400 	.word	0x01070400

08000450 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000450:	b480      	push	{r7}
 8000452:	af00      	add	r7, sp, #0
  return((DBGMCU->IDCODE) >> 16U);
 8000454:	4b03      	ldr	r3, [pc, #12]	; (8000464 <HAL_GetREVID+0x14>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	0c1b      	lsrs	r3, r3, #16
}
 800045a:	4618      	mov	r0, r3
 800045c:	46bd      	mov	sp, r7
 800045e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000462:	4770      	bx	lr
 8000464:	e0042000 	.word	0xe0042000

08000468 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 8000468:	b480      	push	{r7}
 800046a:	af00      	add	r7, sp, #0
  return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 800046c:	4b04      	ldr	r3, [pc, #16]	; (8000480 <HAL_GetDEVID+0x18>)
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8000474:	4618      	mov	r0, r3
 8000476:	46bd      	mov	sp, r7
 8000478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047c:	4770      	bx	lr
 800047e:	bf00      	nop
 8000480:	e0042000 	.word	0xe0042000

08000484 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8000488:	4a05      	ldr	r2, [pc, #20]	; (80004a0 <HAL_DBGMCU_EnableDBGSleepMode+0x1c>)
 800048a:	4b05      	ldr	r3, [pc, #20]	; (80004a0 <HAL_DBGMCU_EnableDBGSleepMode+0x1c>)
 800048c:	685b      	ldr	r3, [r3, #4]
 800048e:	f043 0301 	orr.w	r3, r3, #1
 8000492:	6053      	str	r3, [r2, #4]
}
 8000494:	bf00      	nop
 8000496:	46bd      	mov	sp, r7
 8000498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049c:	4770      	bx	lr
 800049e:	bf00      	nop
 80004a0:	e0042000 	.word	0xe0042000

080004a4 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80004a8:	4a05      	ldr	r2, [pc, #20]	; (80004c0 <HAL_DBGMCU_DisableDBGSleepMode+0x1c>)
 80004aa:	4b05      	ldr	r3, [pc, #20]	; (80004c0 <HAL_DBGMCU_DisableDBGSleepMode+0x1c>)
 80004ac:	685b      	ldr	r3, [r3, #4]
 80004ae:	f023 0301 	bic.w	r3, r3, #1
 80004b2:	6053      	str	r3, [r2, #4]
}
 80004b4:	bf00      	nop
 80004b6:	46bd      	mov	sp, r7
 80004b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop
 80004c0:	e0042000 	.word	0xe0042000

080004c4 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80004c8:	4a05      	ldr	r2, [pc, #20]	; (80004e0 <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
 80004ca:	4b05      	ldr	r3, [pc, #20]	; (80004e0 <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
 80004cc:	685b      	ldr	r3, [r3, #4]
 80004ce:	f043 0302 	orr.w	r3, r3, #2
 80004d2:	6053      	str	r3, [r2, #4]
}
 80004d4:	bf00      	nop
 80004d6:	46bd      	mov	sp, r7
 80004d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop
 80004e0:	e0042000 	.word	0xe0042000

080004e4 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 80004e4:	b480      	push	{r7}
 80004e6:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80004e8:	4a05      	ldr	r2, [pc, #20]	; (8000500 <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
 80004ea:	4b05      	ldr	r3, [pc, #20]	; (8000500 <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
 80004ec:	685b      	ldr	r3, [r3, #4]
 80004ee:	f023 0302 	bic.w	r3, r3, #2
 80004f2:	6053      	str	r3, [r2, #4]
}
 80004f4:	bf00      	nop
 80004f6:	46bd      	mov	sp, r7
 80004f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop
 8000500:	e0042000 	.word	0xe0042000

08000504 <HAL_DBGMCU_EnableDBGStandbyMode>:
/**
  * @brief  Enable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 8000504:	b480      	push	{r7}
 8000506:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8000508:	4a05      	ldr	r2, [pc, #20]	; (8000520 <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
 800050a:	4b05      	ldr	r3, [pc, #20]	; (8000520 <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
 800050c:	685b      	ldr	r3, [r3, #4]
 800050e:	f043 0304 	orr.w	r3, r3, #4
 8000512:	6053      	str	r3, [r2, #4]
}
 8000514:	bf00      	nop
 8000516:	46bd      	mov	sp, r7
 8000518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop
 8000520:	e0042000 	.word	0xe0042000

08000524 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8000528:	4a05      	ldr	r2, [pc, #20]	; (8000540 <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
 800052a:	4b05      	ldr	r3, [pc, #20]	; (8000540 <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
 800052c:	685b      	ldr	r3, [r3, #4]
 800052e:	f023 0304 	bic.w	r3, r3, #4
 8000532:	6053      	str	r3, [r2, #4]
}
 8000534:	bf00      	nop
 8000536:	46bd      	mov	sp, r7
 8000538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	e0042000 	.word	0xe0042000

08000544 <HAL_EnableCompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)ENABLE;
 8000548:	4b03      	ldr	r3, [pc, #12]	; (8000558 <HAL_EnableCompensationCell+0x14>)
 800054a:	2201      	movs	r2, #1
 800054c:	601a      	str	r2, [r3, #0]
}
 800054e:	bf00      	nop
 8000550:	46bd      	mov	sp, r7
 8000552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000556:	4770      	bx	lr
 8000558:	42270400 	.word	0x42270400

0800055c <HAL_DisableCompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_DisableCompensationCell(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)DISABLE;
 8000560:	4b03      	ldr	r3, [pc, #12]	; (8000570 <HAL_DisableCompensationCell+0x14>)
 8000562:	2200      	movs	r2, #0
 8000564:	601a      	str	r2, [r3, #0]
}
 8000566:	bf00      	nop
 8000568:	46bd      	mov	sp, r7
 800056a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056e:	4770      	bx	lr
 8000570:	42270400 	.word	0x42270400

08000574 <HAL_GetUID>:
  * @brief Return the unique device identifier (UID based on 96 bits)
  * @param UID pointer to 3 words array.
  * @retval Device identifier
  */
void HAL_GetUID(uint32_t *UID)
{
 8000574:	b480      	push	{r7}
 8000576:	b083      	sub	sp, #12
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
  UID[0] = (uint32_t)(READ_REG(*((uint32_t *)UID_BASE)));
 800057c:	4b09      	ldr	r3, [pc, #36]	; (80005a4 <HAL_GetUID+0x30>)
 800057e:	681a      	ldr	r2, [r3, #0]
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	601a      	str	r2, [r3, #0]
  UID[1] = (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	3304      	adds	r3, #4
 8000588:	4a07      	ldr	r2, [pc, #28]	; (80005a8 <HAL_GetUID+0x34>)
 800058a:	6812      	ldr	r2, [r2, #0]
 800058c:	601a      	str	r2, [r3, #0]
  UID[2] = (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	3308      	adds	r3, #8
 8000592:	4a06      	ldr	r2, [pc, #24]	; (80005ac <HAL_GetUID+0x38>)
 8000594:	6812      	ldr	r2, [r2, #0]
 8000596:	601a      	str	r2, [r3, #0]
}
 8000598:	bf00      	nop
 800059a:	370c      	adds	r7, #12
 800059c:	46bd      	mov	sp, r7
 800059e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a2:	4770      	bx	lr
 80005a4:	1fff7a10 	.word	0x1fff7a10
 80005a8:	1fff7a14 	.word	0x1fff7a14
 80005ac:	1fff7a18 	.word	0x1fff7a18

080005b0 <HAL_EnableMemorySwappingBank>:
  *         and Flash Bank1 mapped at 0x08100000 (and aliased at 0x00100000)   
  *
  * @retval None
  */
void HAL_EnableMemorySwappingBank(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  *(__IO uint32_t *)UFB_MODE_BB = (uint32_t)ENABLE;
 80005b4:	4b03      	ldr	r3, [pc, #12]	; (80005c4 <HAL_EnableMemorySwappingBank+0x14>)
 80005b6:	2201      	movs	r2, #1
 80005b8:	601a      	str	r2, [r3, #0]
}
 80005ba:	bf00      	nop
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr
 80005c4:	42270020 	.word	0x42270020

080005c8 <HAL_DisableMemorySwappingBank>:
  *         and Flash Bank2 mapped at 0x08100000 (and aliased at 0x00100000) 
  *           
  * @retval None
  */
void HAL_DisableMemorySwappingBank(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  *(__IO uint32_t *)UFB_MODE_BB = (uint32_t)DISABLE;
 80005cc:	4b03      	ldr	r3, [pc, #12]	; (80005dc <HAL_DisableMemorySwappingBank+0x14>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	601a      	str	r2, [r3, #0]
}
 80005d2:	bf00      	nop
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr
 80005dc:	42270020 	.word	0x42270020

080005e0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005e0:	b480      	push	{r7}
 80005e2:	b085      	sub	sp, #20
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	f003 0307 	and.w	r3, r3, #7
 80005ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005f0:	4b0c      	ldr	r3, [pc, #48]	; (8000624 <NVIC_SetPriorityGrouping+0x44>)
 80005f2:	68db      	ldr	r3, [r3, #12]
 80005f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005f6:	68ba      	ldr	r2, [r7, #8]
 80005f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005fc:	4013      	ands	r3, r2
 80005fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000608:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800060c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000610:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000612:	4a04      	ldr	r2, [pc, #16]	; (8000624 <NVIC_SetPriorityGrouping+0x44>)
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	60d3      	str	r3, [r2, #12]
}
 8000618:	bf00      	nop
 800061a:	3714      	adds	r7, #20
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr
 8000624:	e000ed00 	.word	0xe000ed00

08000628 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800062c:	4b04      	ldr	r3, [pc, #16]	; (8000640 <NVIC_GetPriorityGrouping+0x18>)
 800062e:	68db      	ldr	r3, [r3, #12]
 8000630:	0a1b      	lsrs	r3, r3, #8
 8000632:	f003 0307 	and.w	r3, r3, #7
}
 8000636:	4618      	mov	r0, r3
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr
 8000640:	e000ed00 	.word	0xe000ed00

08000644 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000644:	b480      	push	{r7}
 8000646:	b083      	sub	sp, #12
 8000648:	af00      	add	r7, sp, #0
 800064a:	4603      	mov	r3, r0
 800064c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800064e:	4909      	ldr	r1, [pc, #36]	; (8000674 <NVIC_EnableIRQ+0x30>)
 8000650:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000654:	095b      	lsrs	r3, r3, #5
 8000656:	79fa      	ldrb	r2, [r7, #7]
 8000658:	f002 021f 	and.w	r2, r2, #31
 800065c:	2001      	movs	r0, #1
 800065e:	fa00 f202 	lsl.w	r2, r0, r2
 8000662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000666:	bf00      	nop
 8000668:	370c      	adds	r7, #12
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	e000e100 	.word	0xe000e100

08000678 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000678:	b480      	push	{r7}
 800067a:	b083      	sub	sp, #12
 800067c:	af00      	add	r7, sp, #0
 800067e:	4603      	mov	r3, r0
 8000680:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000682:	4909      	ldr	r1, [pc, #36]	; (80006a8 <NVIC_DisableIRQ+0x30>)
 8000684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000688:	095b      	lsrs	r3, r3, #5
 800068a:	79fa      	ldrb	r2, [r7, #7]
 800068c:	f002 021f 	and.w	r2, r2, #31
 8000690:	2001      	movs	r0, #1
 8000692:	fa00 f202 	lsl.w	r2, r0, r2
 8000696:	3320      	adds	r3, #32
 8000698:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800069c:	bf00      	nop
 800069e:	370c      	adds	r7, #12
 80006a0:	46bd      	mov	sp, r7
 80006a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a6:	4770      	bx	lr
 80006a8:	e000e100 	.word	0xe000e100

080006ac <NVIC_GetPendingIRQ>:
  \param [in]      IRQn  Interrupt number.
  \return             0  Interrupt status is not pending.
  \return             1  Interrupt status is pending.
 */
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	4603      	mov	r3, r0
 80006b4:	71fb      	strb	r3, [r7, #7]
  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 80006b6:	4a0a      	ldr	r2, [pc, #40]	; (80006e0 <NVIC_GetPendingIRQ+0x34>)
 80006b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006bc:	095b      	lsrs	r3, r3, #5
 80006be:	3340      	adds	r3, #64	; 0x40
 80006c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006c4:	79fb      	ldrb	r3, [r7, #7]
 80006c6:	f003 031f 	and.w	r3, r3, #31
 80006ca:	fa22 f303 	lsr.w	r3, r2, r3
 80006ce:	f003 0301 	and.w	r3, r3, #1
}
 80006d2:	4618      	mov	r0, r3
 80006d4:	370c      	adds	r7, #12
 80006d6:	46bd      	mov	sp, r7
 80006d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006dc:	4770      	bx	lr
 80006de:	bf00      	nop
 80006e0:	e000e100 	.word	0xe000e100

080006e4 <NVIC_SetPendingIRQ>:
  \brief   Set Pending Interrupt
  \details Sets the pending bit of an external interrupt.
  \param [in]      IRQn  Interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b083      	sub	sp, #12
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	4603      	mov	r3, r0
 80006ec:	71fb      	strb	r3, [r7, #7]
  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80006ee:	4909      	ldr	r1, [pc, #36]	; (8000714 <NVIC_SetPendingIRQ+0x30>)
 80006f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f4:	095b      	lsrs	r3, r3, #5
 80006f6:	79fa      	ldrb	r2, [r7, #7]
 80006f8:	f002 021f 	and.w	r2, r2, #31
 80006fc:	2001      	movs	r0, #1
 80006fe:	fa00 f202 	lsl.w	r2, r0, r2
 8000702:	3340      	adds	r3, #64	; 0x40
 8000704:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000708:	bf00      	nop
 800070a:	370c      	adds	r7, #12
 800070c:	46bd      	mov	sp, r7
 800070e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000712:	4770      	bx	lr
 8000714:	e000e100 	.word	0xe000e100

08000718 <NVIC_ClearPendingIRQ>:
  \brief   Clear Pending Interrupt
  \details Clears the pending bit of an external interrupt.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	4603      	mov	r3, r0
 8000720:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000722:	4909      	ldr	r1, [pc, #36]	; (8000748 <NVIC_ClearPendingIRQ+0x30>)
 8000724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000728:	095b      	lsrs	r3, r3, #5
 800072a:	79fa      	ldrb	r2, [r7, #7]
 800072c:	f002 021f 	and.w	r2, r2, #31
 8000730:	2001      	movs	r0, #1
 8000732:	fa00 f202 	lsl.w	r2, r0, r2
 8000736:	3360      	adds	r3, #96	; 0x60
 8000738:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800073c:	bf00      	nop
 800073e:	370c      	adds	r7, #12
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr
 8000748:	e000e100 	.word	0xe000e100

0800074c <NVIC_GetActive>:
  \param [in]      IRQn  Interrupt number.
  \return             0  Interrupt status is not active.
  \return             1  Interrupt status is active.
 */
__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	71fb      	strb	r3, [r7, #7]
  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8000756:	4a0a      	ldr	r2, [pc, #40]	; (8000780 <NVIC_GetActive+0x34>)
 8000758:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800075c:	095b      	lsrs	r3, r3, #5
 800075e:	3380      	adds	r3, #128	; 0x80
 8000760:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000764:	79fb      	ldrb	r3, [r7, #7]
 8000766:	f003 031f 	and.w	r3, r3, #31
 800076a:	fa22 f303 	lsr.w	r3, r2, r3
 800076e:	f003 0301 	and.w	r3, r3, #1
}
 8000772:	4618      	mov	r0, r3
 8000774:	370c      	adds	r7, #12
 8000776:	46bd      	mov	sp, r7
 8000778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop
 8000780:	e000e100 	.word	0xe000e100

08000784 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	4603      	mov	r3, r0
 800078c:	6039      	str	r1, [r7, #0]
 800078e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000794:	2b00      	cmp	r3, #0
 8000796:	da0b      	bge.n	80007b0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000798:	490d      	ldr	r1, [pc, #52]	; (80007d0 <NVIC_SetPriority+0x4c>)
 800079a:	79fb      	ldrb	r3, [r7, #7]
 800079c:	f003 030f 	and.w	r3, r3, #15
 80007a0:	3b04      	subs	r3, #4
 80007a2:	683a      	ldr	r2, [r7, #0]
 80007a4:	b2d2      	uxtb	r2, r2
 80007a6:	0112      	lsls	r2, r2, #4
 80007a8:	b2d2      	uxtb	r2, r2
 80007aa:	440b      	add	r3, r1
 80007ac:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007ae:	e009      	b.n	80007c4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007b0:	4908      	ldr	r1, [pc, #32]	; (80007d4 <NVIC_SetPriority+0x50>)
 80007b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007b6:	683a      	ldr	r2, [r7, #0]
 80007b8:	b2d2      	uxtb	r2, r2
 80007ba:	0112      	lsls	r2, r2, #4
 80007bc:	b2d2      	uxtb	r2, r2
 80007be:	440b      	add	r3, r1
 80007c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80007c4:	bf00      	nop
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr
 80007d0:	e000ed00 	.word	0xe000ed00
 80007d4:	e000e100 	.word	0xe000e100

080007d8 <NVIC_GetPriority>:
  \param [in]   IRQn  Interrupt number.
  \return             Interrupt Priority.
                      Value is aligned automatically to the implemented priority bits of the microcontroller.
 */
__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
{
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0
 80007de:	4603      	mov	r3, r0
 80007e0:	71fb      	strb	r3, [r7, #7]

  if ((int32_t)(IRQn) < 0)
 80007e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	da0a      	bge.n	8000800 <NVIC_GetPriority+0x28>
  {
    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 80007ea:	4a0d      	ldr	r2, [pc, #52]	; (8000820 <NVIC_GetPriority+0x48>)
 80007ec:	79fb      	ldrb	r3, [r7, #7]
 80007ee:	f003 030f 	and.w	r3, r3, #15
 80007f2:	3b04      	subs	r3, #4
 80007f4:	4413      	add	r3, r2
 80007f6:	7e1b      	ldrb	r3, [r3, #24]
 80007f8:	b2db      	uxtb	r3, r3
 80007fa:	091b      	lsrs	r3, r3, #4
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	e008      	b.n	8000812 <NVIC_GetPriority+0x3a>
  }
  else
  {
    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 8000800:	4a08      	ldr	r2, [pc, #32]	; (8000824 <NVIC_GetPriority+0x4c>)
 8000802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000806:	4413      	add	r3, r2
 8000808:	f893 3300 	ldrb.w	r3, [r3, #768]	; 0x300
 800080c:	b2db      	uxtb	r3, r3
 800080e:	091b      	lsrs	r3, r3, #4
 8000810:	b2db      	uxtb	r3, r3
  }
}
 8000812:	4618      	mov	r0, r3
 8000814:	370c      	adds	r7, #12
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	e000ed00 	.word	0xe000ed00
 8000824:	e000e100 	.word	0xe000e100

08000828 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000828:	b480      	push	{r7}
 800082a:	b089      	sub	sp, #36	; 0x24
 800082c:	af00      	add	r7, sp, #0
 800082e:	60f8      	str	r0, [r7, #12]
 8000830:	60b9      	str	r1, [r7, #8]
 8000832:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	f003 0307 	and.w	r3, r3, #7
 800083a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800083c:	69fb      	ldr	r3, [r7, #28]
 800083e:	f1c3 0307 	rsb	r3, r3, #7
 8000842:	2b04      	cmp	r3, #4
 8000844:	bf28      	it	cs
 8000846:	2304      	movcs	r3, #4
 8000848:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800084a:	69fb      	ldr	r3, [r7, #28]
 800084c:	3304      	adds	r3, #4
 800084e:	2b06      	cmp	r3, #6
 8000850:	d902      	bls.n	8000858 <NVIC_EncodePriority+0x30>
 8000852:	69fb      	ldr	r3, [r7, #28]
 8000854:	3b03      	subs	r3, #3
 8000856:	e000      	b.n	800085a <NVIC_EncodePriority+0x32>
 8000858:	2300      	movs	r3, #0
 800085a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800085c:	2201      	movs	r2, #1
 800085e:	69bb      	ldr	r3, [r7, #24]
 8000860:	fa02 f303 	lsl.w	r3, r2, r3
 8000864:	1e5a      	subs	r2, r3, #1
 8000866:	68bb      	ldr	r3, [r7, #8]
 8000868:	401a      	ands	r2, r3
 800086a:	697b      	ldr	r3, [r7, #20]
 800086c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800086e:	2101      	movs	r1, #1
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	fa01 f303 	lsl.w	r3, r1, r3
 8000876:	1e59      	subs	r1, r3, #1
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800087c:	4313      	orrs	r3, r2
         );
}
 800087e:	4618      	mov	r0, r3
 8000880:	3724      	adds	r7, #36	; 0x24
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr

0800088a <NVIC_DecodePriority>:
  \param [in]     PriorityGroup  Used priority group.
  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
  \param [out]     pSubPriority  Subpriority value (starting from 0).
 */
__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
 800088a:	b480      	push	{r7}
 800088c:	b089      	sub	sp, #36	; 0x24
 800088e:	af00      	add	r7, sp, #0
 8000890:	60f8      	str	r0, [r7, #12]
 8000892:	60b9      	str	r1, [r7, #8]
 8000894:	607a      	str	r2, [r7, #4]
 8000896:	603b      	str	r3, [r7, #0]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000898:	68bb      	ldr	r3, [r7, #8]
 800089a:	f003 0307 	and.w	r3, r3, #7
 800089e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008a0:	69fb      	ldr	r3, [r7, #28]
 80008a2:	f1c3 0307 	rsb	r3, r3, #7
 80008a6:	2b04      	cmp	r3, #4
 80008a8:	bf28      	it	cs
 80008aa:	2304      	movcs	r3, #4
 80008ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008ae:	69fb      	ldr	r3, [r7, #28]
 80008b0:	3304      	adds	r3, #4
 80008b2:	2b06      	cmp	r3, #6
 80008b4:	d902      	bls.n	80008bc <NVIC_DecodePriority+0x32>
 80008b6:	69fb      	ldr	r3, [r7, #28]
 80008b8:	3b03      	subs	r3, #3
 80008ba:	e000      	b.n	80008be <NVIC_DecodePriority+0x34>
 80008bc:	2300      	movs	r3, #0
 80008be:	617b      	str	r3, [r7, #20]

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 80008c0:	68fa      	ldr	r2, [r7, #12]
 80008c2:	697b      	ldr	r3, [r7, #20]
 80008c4:	40da      	lsrs	r2, r3
 80008c6:	2101      	movs	r1, #1
 80008c8:	69bb      	ldr	r3, [r7, #24]
 80008ca:	fa01 f303 	lsl.w	r3, r1, r3
 80008ce:	3b01      	subs	r3, #1
 80008d0:	401a      	ands	r2, r3
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	601a      	str	r2, [r3, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 80008d6:	2201      	movs	r2, #1
 80008d8:	697b      	ldr	r3, [r7, #20]
 80008da:	fa02 f303 	lsl.w	r3, r2, r3
 80008de:	1e5a      	subs	r2, r3, #1
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	401a      	ands	r2, r3
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	601a      	str	r2, [r3, #0]
}
 80008e8:	bf00      	nop
 80008ea:	3724      	adds	r7, #36	; 0x24
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr

080008f4 <NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80008f8:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80008fc:	4905      	ldr	r1, [pc, #20]	; (8000914 <NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80008fe:	4b05      	ldr	r3, [pc, #20]	; (8000914 <NVIC_SystemReset+0x20>)
 8000900:	68db      	ldr	r3, [r3, #12]
 8000902:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000906:	4b04      	ldr	r3, [pc, #16]	; (8000918 <NVIC_SystemReset+0x24>)
 8000908:	4313      	orrs	r3, r2
 800090a:	60cb      	str	r3, [r1, #12]
 800090c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 8000910:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000912:	e7fd      	b.n	8000910 <NVIC_SystemReset+0x1c>
 8000914:	e000ed00 	.word	0xe000ed00
 8000918:	05fa0004 	.word	0x05fa0004

0800091c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	3b01      	subs	r3, #1
 8000928:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800092c:	d301      	bcc.n	8000932 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800092e:	2301      	movs	r3, #1
 8000930:	e00f      	b.n	8000952 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000932:	4a0a      	ldr	r2, [pc, #40]	; (800095c <SysTick_Config+0x40>)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	3b01      	subs	r3, #1
 8000938:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800093a:	210f      	movs	r1, #15
 800093c:	f04f 30ff 	mov.w	r0, #4294967295
 8000940:	f7ff ff20 	bl	8000784 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000944:	4b05      	ldr	r3, [pc, #20]	; (800095c <SysTick_Config+0x40>)
 8000946:	2200      	movs	r2, #0
 8000948:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800094a:	4b04      	ldr	r3, [pc, #16]	; (800095c <SysTick_Config+0x40>)
 800094c:	2207      	movs	r2, #7
 800094e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000950:	2300      	movs	r3, #0
}
 8000952:	4618      	mov	r0, r3
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	e000e010 	.word	0xe000e010

08000960 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000968:	6878      	ldr	r0, [r7, #4]
 800096a:	f7ff fe39 	bl	80005e0 <NVIC_SetPriorityGrouping>
}
 800096e:	bf00      	nop
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}

08000976 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000976:	b580      	push	{r7, lr}
 8000978:	b086      	sub	sp, #24
 800097a:	af00      	add	r7, sp, #0
 800097c:	4603      	mov	r3, r0
 800097e:	60b9      	str	r1, [r7, #8]
 8000980:	607a      	str	r2, [r7, #4]
 8000982:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000984:	2300      	movs	r3, #0
 8000986:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000988:	f7ff fe4e 	bl	8000628 <NVIC_GetPriorityGrouping>
 800098c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800098e:	687a      	ldr	r2, [r7, #4]
 8000990:	68b9      	ldr	r1, [r7, #8]
 8000992:	6978      	ldr	r0, [r7, #20]
 8000994:	f7ff ff48 	bl	8000828 <NVIC_EncodePriority>
 8000998:	4602      	mov	r2, r0
 800099a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800099e:	4611      	mov	r1, r2
 80009a0:	4618      	mov	r0, r3
 80009a2:	f7ff feef 	bl	8000784 <NVIC_SetPriority>
}
 80009a6:	bf00      	nop
 80009a8:	3718      	adds	r7, #24
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}

080009ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009ae:	b580      	push	{r7, lr}
 80009b0:	b082      	sub	sp, #8
 80009b2:	af00      	add	r7, sp, #0
 80009b4:	4603      	mov	r3, r0
 80009b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009bc:	4618      	mov	r0, r3
 80009be:	f7ff fe41 	bl	8000644 <NVIC_EnableIRQ>
}
 80009c2:	bf00      	nop
 80009c4:	3708      	adds	r7, #8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}

080009ca <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b082      	sub	sp, #8
 80009ce:	af00      	add	r7, sp, #0
 80009d0:	4603      	mov	r3, r0
 80009d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80009d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009d8:	4618      	mov	r0, r3
 80009da:	f7ff fe4d 	bl	8000678 <NVIC_DisableIRQ>
}
 80009de:	bf00      	nop
 80009e0:	3708      	adds	r7, #8
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}

080009e6 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80009e6:	b580      	push	{r7, lr}
 80009e8:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80009ea:	f7ff ff83 	bl	80008f4 <NVIC_SystemReset>
}
 80009ee:	bf00      	nop
 80009f0:	bd80      	pop	{r7, pc}

080009f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009f2:	b580      	push	{r7, lr}
 80009f4:	b082      	sub	sp, #8
 80009f6:	af00      	add	r7, sp, #0
 80009f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009fa:	6878      	ldr	r0, [r7, #4]
 80009fc:	f7ff ff8e 	bl	800091c <SysTick_Config>
 8000a00:	4603      	mov	r3, r0
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3708      	adds	r7, #8
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}

08000a0a <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000a0a:	b480      	push	{r7}
 8000a0c:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000a0e:	f3bf 8f5f 	dmb	sy
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000a12:	4a07      	ldr	r2, [pc, #28]	; (8000a30 <HAL_MPU_Disable+0x26>)
 8000a14:	4b06      	ldr	r3, [pc, #24]	; (8000a30 <HAL_MPU_Disable+0x26>)
 8000a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a1c:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0U;
 8000a1e:	4b05      	ldr	r3, [pc, #20]	; (8000a34 <HAL_MPU_Disable+0x2a>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	605a      	str	r2, [r3, #4]
}
 8000a24:	bf00      	nop
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	e000ed00 	.word	0xe000ed00
 8000a34:	e000ed90 	.word	0xe000ed90

08000a38 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000a40:	4a0a      	ldr	r2, [pc, #40]	; (8000a6c <HAL_MPU_Enable+0x34>)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	f043 0301 	orr.w	r3, r3, #1
 8000a48:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000a4a:	4a09      	ldr	r2, [pc, #36]	; (8000a70 <HAL_MPU_Enable+0x38>)
 8000a4c:	4b08      	ldr	r3, [pc, #32]	; (8000a70 <HAL_MPU_Enable+0x38>)
 8000a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a54:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000a56:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000a5a:	f3bf 8f6f 	isb	sy
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000a5e:	bf00      	nop
 8000a60:	370c      	adds	r7, #12
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop
 8000a6c:	e000ed90 	.word	0xe000ed90
 8000a70:	e000ed00 	.word	0xe000ed00

08000a74 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000a7c:	4a1e      	ldr	r2, [pc, #120]	; (8000af8 <HAL_MPU_ConfigRegion+0x84>)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	785b      	ldrb	r3, [r3, #1]
 8000a82:	6093      	str	r3, [r2, #8]

  if ((MPU_Init->Enable) != RESET)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d028      	beq.n	8000ade <HAL_MPU_ConfigRegion+0x6a>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 8000a8c:	4a1a      	ldr	r2, [pc, #104]	; (8000af8 <HAL_MPU_ConfigRegion+0x84>)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000a94:	4918      	ldr	r1, [pc, #96]	; (8000af8 <HAL_MPU_ConfigRegion+0x84>)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	7b1b      	ldrb	r3, [r3, #12]
 8000a9a:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	7adb      	ldrb	r3, [r3, #11]
 8000aa0:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000aa2:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	7a9b      	ldrb	r3, [r3, #10]
 8000aa8:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000aaa:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	7b5b      	ldrb	r3, [r3, #13]
 8000ab0:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000ab2:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	7b9b      	ldrb	r3, [r3, #14]
 8000ab8:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000aba:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	7bdb      	ldrb	r3, [r3, #15]
 8000ac0:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000ac2:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	7a5b      	ldrb	r3, [r3, #9]
 8000ac8:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000aca:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	7a1b      	ldrb	r3, [r3, #8]
 8000ad0:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000ad2:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000ad4:	687a      	ldr	r2, [r7, #4]
 8000ad6:	7812      	ldrb	r2, [r2, #0]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000ad8:	4313      	orrs	r3, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000ada:	610b      	str	r3, [r1, #16]
  else
  {
    MPU->RBAR = 0x00U;
    MPU->RASR = 0x00U;
  }
}
 8000adc:	e005      	b.n	8000aea <HAL_MPU_ConfigRegion+0x76>
    MPU->RBAR = 0x00U;
 8000ade:	4b06      	ldr	r3, [pc, #24]	; (8000af8 <HAL_MPU_ConfigRegion+0x84>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00U;
 8000ae4:	4b04      	ldr	r3, [pc, #16]	; (8000af8 <HAL_MPU_ConfigRegion+0x84>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	611a      	str	r2, [r3, #16]
}
 8000aea:	bf00      	nop
 8000aec:	370c      	adds	r7, #12
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	e000ed90 	.word	0xe000ed90

08000afc <HAL_NVIC_GetPriorityGrouping>:
/**
  * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
  * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
 8000b00:	f7ff fd92 	bl	8000628 <NVIC_GetPriorityGrouping>
 8000b04:	4603      	mov	r3, r0
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	bd80      	pop	{r7, pc}

08000b0a <HAL_NVIC_GetPriority>:
  * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
  * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)
{
 8000b0a:	b580      	push	{r7, lr}
 8000b0c:	b084      	sub	sp, #16
 8000b0e:	af00      	add	r7, sp, #0
 8000b10:	60b9      	str	r1, [r7, #8]
 8000b12:	607a      	str	r2, [r7, #4]
 8000b14:	603b      	str	r3, [r7, #0]
 8000b16:	4603      	mov	r3, r0
 8000b18:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 8000b1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f7ff fe5a 	bl	80007d8 <NVIC_GetPriority>
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	687a      	ldr	r2, [r7, #4]
 8000b28:	68b9      	ldr	r1, [r7, #8]
 8000b2a:	f7ff feae 	bl	800088a <NVIC_DecodePriority>
}
 8000b2e:	bf00      	nop
 8000b30:	3710      	adds	r7, #16
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}

08000b36 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8000b36:	b580      	push	{r7, lr}
 8000b38:	b082      	sub	sp, #8
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8000b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b44:	4618      	mov	r0, r3
 8000b46:	f7ff fdcd 	bl	80006e4 <NVIC_SetPendingIRQ>
}
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}

08000b52 <HAL_NVIC_GetPendingIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
 8000b52:	b580      	push	{r7, lr}
 8000b54:	b082      	sub	sp, #8
 8000b56:	af00      	add	r7, sp, #0
 8000b58:	4603      	mov	r3, r0
 8000b5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
 8000b5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b60:	4618      	mov	r0, r3
 8000b62:	f7ff fda3 	bl	80006ac <NVIC_GetPendingIRQ>
 8000b66:	4603      	mov	r3, r0
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	3708      	adds	r7, #8
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	4603      	mov	r3, r0
 8000b78:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8000b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f7ff fdca 	bl	8000718 <NVIC_ClearPendingIRQ>
}
 8000b84:	bf00      	nop
 8000b86:	3708      	adds	r7, #8
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <HAL_NVIC_GetActive>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	4603      	mov	r3, r0
 8000b94:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
 8000b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f7ff fdd6 	bl	800074c <NVIC_GetActive>
 8000ba0:	4603      	mov	r3, r0
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	3708      	adds	r7, #8
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}

08000baa <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000baa:	b480      	push	{r7}
 8000bac:	b083      	sub	sp, #12
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	2b04      	cmp	r3, #4
 8000bb6:	d106      	bne.n	8000bc6 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000bb8:	4a09      	ldr	r2, [pc, #36]	; (8000be0 <HAL_SYSTICK_CLKSourceConfig+0x36>)
 8000bba:	4b09      	ldr	r3, [pc, #36]	; (8000be0 <HAL_SYSTICK_CLKSourceConfig+0x36>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f043 0304 	orr.w	r3, r3, #4
 8000bc2:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000bc4:	e005      	b.n	8000bd2 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000bc6:	4a06      	ldr	r2, [pc, #24]	; (8000be0 <HAL_SYSTICK_CLKSourceConfig+0x36>)
 8000bc8:	4b05      	ldr	r3, [pc, #20]	; (8000be0 <HAL_SYSTICK_CLKSourceConfig+0x36>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	f023 0304 	bic.w	r3, r3, #4
 8000bd0:	6013      	str	r3, [r2, #0]
}
 8000bd2:	bf00      	nop
 8000bd4:	370c      	adds	r7, #12
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	e000e010 	.word	0xe000e010

08000be4 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000be8:	f000 f802 	bl	8000bf0 <HAL_SYSTICK_Callback>
}
 8000bec:	bf00      	nop
 8000bee:	bd80      	pop	{r7, pc}

08000bf0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000bf4:	bf00      	nop
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop

08000c00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8000c0c:	f7ff fb90 	bl	8000330 <HAL_GetTick>
 8000c10:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d101      	bne.n	8000c1c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	e099      	b.n	8000d50 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2200      	movs	r2, #0
 8000c20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	2202      	movs	r2, #2
 8000c28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	687a      	ldr	r2, [r7, #4]
 8000c32:	6812      	ldr	r2, [r2, #0]
 8000c34:	6812      	ldr	r2, [r2, #0]
 8000c36:	f022 0201 	bic.w	r2, r2, #1
 8000c3a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000c3c:	e00f      	b.n	8000c5e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000c3e:	f7ff fb77 	bl	8000330 <HAL_GetTick>
 8000c42:	4602      	mov	r2, r0
 8000c44:	693b      	ldr	r3, [r7, #16]
 8000c46:	1ad3      	subs	r3, r2, r3
 8000c48:	2b05      	cmp	r3, #5
 8000c4a:	d908      	bls.n	8000c5e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	2220      	movs	r2, #32
 8000c50:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2203      	movs	r2, #3
 8000c56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8000c5a:	2303      	movs	r3, #3
 8000c5c:	e078      	b.n	8000d50 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f003 0301 	and.w	r3, r3, #1
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d1e8      	bne.n	8000c3e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000c74:	697a      	ldr	r2, [r7, #20]
 8000c76:	4b38      	ldr	r3, [pc, #224]	; (8000d58 <HAL_DMA_Init+0x158>)
 8000c78:	4013      	ands	r3, r2
 8000c7a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	685a      	ldr	r2, [r3, #4]
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	689b      	ldr	r3, [r3, #8]
 8000c84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000c8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	691b      	ldr	r3, [r3, #16]
 8000c90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	699b      	ldr	r3, [r3, #24]
 8000c9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ca2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	6a1b      	ldr	r3, [r3, #32]
 8000ca8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000caa:	697a      	ldr	r2, [r7, #20]
 8000cac:	4313      	orrs	r3, r2
 8000cae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cb4:	2b04      	cmp	r3, #4
 8000cb6:	d107      	bne.n	8000cc8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	697a      	ldr	r2, [r7, #20]
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	697a      	ldr	r2, [r7, #20]
 8000cce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	695b      	ldr	r3, [r3, #20]
 8000cd6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	f023 0307 	bic.w	r3, r3, #7
 8000cde:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ce4:	697a      	ldr	r2, [r7, #20]
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cee:	2b04      	cmp	r3, #4
 8000cf0:	d117      	bne.n	8000d22 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cf6:	697a      	ldr	r2, [r7, #20]
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d00e      	beq.n	8000d22 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000d04:	6878      	ldr	r0, [r7, #4]
 8000d06:	f000 fd45 	bl	8001794 <DMA_CheckFifoParam>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d008      	beq.n	8000d22 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2240      	movs	r2, #64	; 0x40
 8000d14:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	2201      	movs	r2, #1
 8000d1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8000d1e:	2301      	movs	r3, #1
 8000d20:	e016      	b.n	8000d50 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	697a      	ldr	r2, [r7, #20]
 8000d28:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000d2a:	6878      	ldr	r0, [r7, #4]
 8000d2c:	f000 fcfc 	bl	8001728 <DMA_CalcBaseAndBitshift>
 8000d30:	4603      	mov	r3, r0
 8000d32:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d38:	223f      	movs	r2, #63	; 0x3f
 8000d3a:	409a      	lsls	r2, r3
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	2200      	movs	r2, #0
 8000d44:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	2201      	movs	r2, #1
 8000d4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8000d4e:	2300      	movs	r3, #0
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	3718      	adds	r7, #24
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	f010803f 	.word	0xf010803f

08000d5c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d101      	bne.n	8000d6e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	e03e      	b.n	8000dec <HAL_DMA_DeInit+0x90>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	2b02      	cmp	r3, #2
 8000d78:	d101      	bne.n	8000d7e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	e036      	b.n	8000dec <HAL_DMA_DeInit+0x90>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	687a      	ldr	r2, [r7, #4]
 8000d84:	6812      	ldr	r2, [r2, #0]
 8000d86:	6812      	ldr	r2, [r2, #0]
 8000d88:	f022 0201 	bic.w	r2, r2, #1
 8000d8c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	2200      	movs	r2, #0
 8000d94:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	2200      	movs	r2, #0
 8000da4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	2200      	movs	r2, #0
 8000dac:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	2200      	movs	r2, #0
 8000db4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	2221      	movs	r2, #33	; 0x21
 8000dbc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	f000 fcb2 	bl	8001728 <DMA_CalcBaseAndBitshift>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000dcc:	223f      	movs	r2, #63	; 0x3f
 8000dce:	409a      	lsls	r2, r3
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2200      	movs	r2, #0
 8000de6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8000dea:	2300      	movs	r3, #0
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	3710      	adds	r7, #16
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}

08000df4 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b086      	sub	sp, #24
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	60f8      	str	r0, [r7, #12]
 8000dfc:	60b9      	str	r1, [r7, #8]
 8000dfe:	607a      	str	r2, [r7, #4]
 8000e00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000e02:	2300      	movs	r3, #0
 8000e04:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d101      	bne.n	8000e14 <HAL_DMA_Start+0x20>
 8000e10:	2302      	movs	r3, #2
 8000e12:	e026      	b.n	8000e62 <HAL_DMA_Start+0x6e>
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	2201      	movs	r2, #1
 8000e18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d115      	bne.n	8000e54 <HAL_DMA_Start+0x60>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	2202      	movs	r2, #2
 8000e2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	2200      	movs	r2, #0
 8000e34:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	687a      	ldr	r2, [r7, #4]
 8000e3a:	68b9      	ldr	r1, [r7, #8]
 8000e3c:	68f8      	ldr	r0, [r7, #12]
 8000e3e:	f000 fc45 	bl	80016cc <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	68fa      	ldr	r2, [r7, #12]
 8000e48:	6812      	ldr	r2, [r2, #0]
 8000e4a:	6812      	ldr	r2, [r2, #0]
 8000e4c:	f042 0201 	orr.w	r2, r2, #1
 8000e50:	601a      	str	r2, [r3, #0]
 8000e52:	e005      	b.n	8000e60 <HAL_DMA_Start+0x6c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	2200      	movs	r2, #0
 8000e58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8000e5c:	2302      	movs	r3, #2
 8000e5e:	75fb      	strb	r3, [r7, #23]
  } 
  return status; 
 8000e60:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3718      	adds	r7, #24
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}

08000e6a <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	b086      	sub	sp, #24
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	60f8      	str	r0, [r7, #12]
 8000e72:	60b9      	str	r1, [r7, #8]
 8000e74:	607a      	str	r2, [r7, #4]
 8000e76:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e80:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d101      	bne.n	8000e90 <HAL_DMA_Start_IT+0x26>
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	e048      	b.n	8000f22 <HAL_DMA_Start_IT+0xb8>
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	2201      	movs	r2, #1
 8000e94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d137      	bne.n	8000f14 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	2202      	movs	r2, #2
 8000ea8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	2200      	movs	r2, #0
 8000eb0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	687a      	ldr	r2, [r7, #4]
 8000eb6:	68b9      	ldr	r1, [r7, #8]
 8000eb8:	68f8      	ldr	r0, [r7, #12]
 8000eba:	f000 fc07 	bl	80016cc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ec2:	223f      	movs	r2, #63	; 0x3f
 8000ec4:	409a      	lsls	r2, r3
 8000ec6:	693b      	ldr	r3, [r7, #16]
 8000ec8:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	68fa      	ldr	r2, [r7, #12]
 8000ed0:	6812      	ldr	r2, [r2, #0]
 8000ed2:	6812      	ldr	r2, [r2, #0]
 8000ed4:	f042 0216 	orr.w	r2, r2, #22
 8000ed8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	68fa      	ldr	r2, [r7, #12]
 8000ee0:	6812      	ldr	r2, [r2, #0]
 8000ee2:	6952      	ldr	r2, [r2, #20]
 8000ee4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000ee8:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d007      	beq.n	8000f02 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	68fa      	ldr	r2, [r7, #12]
 8000ef8:	6812      	ldr	r2, [r2, #0]
 8000efa:	6812      	ldr	r2, [r2, #0]
 8000efc:	f042 0208 	orr.w	r2, r2, #8
 8000f00:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	68fa      	ldr	r2, [r7, #12]
 8000f08:	6812      	ldr	r2, [r2, #0]
 8000f0a:	6812      	ldr	r2, [r2, #0]
 8000f0c:	f042 0201 	orr.w	r2, r2, #1
 8000f10:	601a      	str	r2, [r3, #0]
 8000f12:	e005      	b.n	8000f20 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	2200      	movs	r2, #0
 8000f18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8000f20:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3718      	adds	r7, #24
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}

08000f2a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f2a:	b580      	push	{r7, lr}
 8000f2c:	b084      	sub	sp, #16
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f36:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000f38:	f7ff f9fa 	bl	8000330 <HAL_GetTick>
 8000f3c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	2b02      	cmp	r3, #2
 8000f48:	d008      	beq.n	8000f5c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	2280      	movs	r2, #128	; 0x80
 8000f4e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2200      	movs	r2, #0
 8000f54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	e052      	b.n	8001002 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	687a      	ldr	r2, [r7, #4]
 8000f62:	6812      	ldr	r2, [r2, #0]
 8000f64:	6812      	ldr	r2, [r2, #0]
 8000f66:	f022 0216 	bic.w	r2, r2, #22
 8000f6a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	687a      	ldr	r2, [r7, #4]
 8000f72:	6812      	ldr	r2, [r2, #0]
 8000f74:	6952      	ldr	r2, [r2, #20]
 8000f76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000f7a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d103      	bne.n	8000f8c <HAL_DMA_Abort+0x62>
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d007      	beq.n	8000f9c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	687a      	ldr	r2, [r7, #4]
 8000f92:	6812      	ldr	r2, [r2, #0]
 8000f94:	6812      	ldr	r2, [r2, #0]
 8000f96:	f022 0208 	bic.w	r2, r2, #8
 8000f9a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	687a      	ldr	r2, [r7, #4]
 8000fa2:	6812      	ldr	r2, [r2, #0]
 8000fa4:	6812      	ldr	r2, [r2, #0]
 8000fa6:	f022 0201 	bic.w	r2, r2, #1
 8000faa:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000fac:	e013      	b.n	8000fd6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000fae:	f7ff f9bf 	bl	8000330 <HAL_GetTick>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	1ad3      	subs	r3, r2, r3
 8000fb8:	2b05      	cmp	r3, #5
 8000fba:	d90c      	bls.n	8000fd6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2220      	movs	r2, #32
 8000fc0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2203      	movs	r2, #3
 8000fce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	e015      	b.n	8001002 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f003 0301 	and.w	r3, r3, #1
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d1e4      	bne.n	8000fae <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000fe8:	223f      	movs	r2, #63	; 0x3f
 8000fea:	409a      	lsls	r2, r3
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8001000:	2300      	movs	r3, #0
}
 8001002:	4618      	mov	r0, r3
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}

0800100a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800100a:	b480      	push	{r7}
 800100c:	b083      	sub	sp, #12
 800100e:	af00      	add	r7, sp, #0
 8001010:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001018:	b2db      	uxtb	r3, r3
 800101a:	2b02      	cmp	r3, #2
 800101c:	d004      	beq.n	8001028 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2280      	movs	r2, #128	; 0x80
 8001022:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001024:	2301      	movs	r3, #1
 8001026:	e00c      	b.n	8001042 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2205      	movs	r2, #5
 800102c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	687a      	ldr	r2, [r7, #4]
 8001036:	6812      	ldr	r2, [r2, #0]
 8001038:	6812      	ldr	r2, [r2, #0]
 800103a:	f022 0201 	bic.w	r2, r2, #1
 800103e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001040:	2300      	movs	r3, #0
}
 8001042:	4618      	mov	r0, r3
 8001044:	370c      	adds	r7, #12
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr

0800104e <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	b08a      	sub	sp, #40	; 0x28
 8001052:	af00      	add	r7, sp, #0
 8001054:	60f8      	str	r0, [r7, #12]
 8001056:	460b      	mov	r3, r1
 8001058:	607a      	str	r2, [r7, #4]
 800105a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 800105c:	2300      	movs	r3, #0
 800105e:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 8001060:	f7ff f966 	bl	8000330 <HAL_GetTick>
 8001064:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800106c:	b2db      	uxtb	r3, r3
 800106e:	2b02      	cmp	r3, #2
 8001070:	d008      	beq.n	8001084 <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	2280      	movs	r2, #128	; 0x80
 8001076:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	2200      	movs	r2, #0
 800107c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8001080:	2301      	movs	r3, #1
 8001082:	e0bf      	b.n	8001204 <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800108e:	2b00      	cmp	r3, #0
 8001090:	d005      	beq.n	800109e <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001098:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800109a:	2301      	movs	r3, #1
 800109c:	e0b2      	b.n	8001204 <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 800109e:	7afb      	ldrb	r3, [r7, #11]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d106      	bne.n	80010b2 <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010a8:	2220      	movs	r2, #32
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	627b      	str	r3, [r7, #36]	; 0x24
 80010b0:	e005      	b.n	80010be <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010b6:	2210      	movs	r2, #16
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010c2:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 80010ca:	e05a      	b.n	8001182 <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010d2:	d017      	beq.n	8001104 <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d007      	beq.n	80010ea <HAL_DMA_PollForTransfer+0x9c>
 80010da:	f7ff f929 	bl	8000330 <HAL_GetTick>
 80010de:	4602      	mov	r2, r0
 80010e0:	69bb      	ldr	r3, [r7, #24]
 80010e2:	1ad2      	subs	r2, r2, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	429a      	cmp	r2, r3
 80010e8:	d90c      	bls.n	8001104 <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	2220      	movs	r2, #32
 80010ee:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	2200      	movs	r2, #0
 80010f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	2201      	movs	r2, #1
 80010fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8001100:	2303      	movs	r3, #3
 8001102:	e07f      	b.n	8001204 <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800110e:	2208      	movs	r2, #8
 8001110:	409a      	lsls	r2, r3
 8001112:	6a3b      	ldr	r3, [r7, #32]
 8001114:	4013      	ands	r3, r2
 8001116:	2b00      	cmp	r3, #0
 8001118:	d00b      	beq.n	8001132 <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800111e:	f043 0201 	orr.w	r2, r3, #1
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800112a:	2208      	movs	r2, #8
 800112c:	409a      	lsls	r2, r3
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001136:	2201      	movs	r2, #1
 8001138:	409a      	lsls	r2, r3
 800113a:	6a3b      	ldr	r3, [r7, #32]
 800113c:	4013      	ands	r3, r2
 800113e:	2b00      	cmp	r3, #0
 8001140:	d00b      	beq.n	800115a <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001146:	f043 0202 	orr.w	r2, r3, #2
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001152:	2201      	movs	r2, #1
 8001154:	409a      	lsls	r2, r3
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800115e:	2204      	movs	r2, #4
 8001160:	409a      	lsls	r2, r3
 8001162:	6a3b      	ldr	r3, [r7, #32]
 8001164:	4013      	ands	r3, r2
 8001166:	2b00      	cmp	r3, #0
 8001168:	d00b      	beq.n	8001182 <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800116e:	f043 0204 	orr.w	r2, r3, #4
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800117a:	2204      	movs	r2, #4
 800117c:	409a      	lsls	r2, r3
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8001182:	6a3a      	ldr	r2, [r7, #32]
 8001184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001186:	4013      	ands	r3, r2
 8001188:	2b00      	cmp	r3, #0
 800118a:	d105      	bne.n	8001198 <HAL_DMA_PollForTransfer+0x14a>
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001190:	f003 0301 	and.w	r3, r3, #1
 8001194:	2b00      	cmp	r3, #0
 8001196:	d099      	beq.n	80010cc <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800119c:	2b00      	cmp	r3, #0
 800119e:	d018      	beq.n	80011d2 <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011a4:	f003 0301 	and.w	r3, r3, #1
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d012      	beq.n	80011d2 <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 80011ac:	68f8      	ldr	r0, [r7, #12]
 80011ae:	f7ff febc 	bl	8000f2a <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011b6:	2230      	movs	r2, #48	; 0x30
 80011b8:	409a      	lsls	r2, r3
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	609a      	str	r2, [r3, #8]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	2200      	movs	r2, #0
 80011c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	2201      	movs	r2, #1
 80011ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e018      	b.n	8001204 <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 80011d2:	7afb      	ldrb	r3, [r7, #11]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d10e      	bne.n	80011f6 <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011dc:	2230      	movs	r2, #48	; 0x30
 80011de:	409a      	lsls	r2, r3
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	2200      	movs	r2, #0
 80011e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hdma->State = HAL_DMA_STATE_READY;
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	2201      	movs	r2, #1
 80011f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80011f4:	e005      	b.n	8001202 <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011fa:	2210      	movs	r2, #16
 80011fc:	409a      	lsls	r2, r3
 80011fe:	697b      	ldr	r3, [r7, #20]
 8001200:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 8001202:	7ffb      	ldrb	r3, [r7, #31]
}
 8001204:	4618      	mov	r0, r3
 8001206:	3728      	adds	r7, #40	; 0x28
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}

0800120c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b086      	sub	sp, #24
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001214:	2300      	movs	r3, #0
 8001216:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001218:	4b92      	ldr	r3, [pc, #584]	; (8001464 <HAL_DMA_IRQHandler+0x258>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a92      	ldr	r2, [pc, #584]	; (8001468 <HAL_DMA_IRQHandler+0x25c>)
 800121e:	fba2 2303 	umull	r2, r3, r2, r3
 8001222:	0a9b      	lsrs	r3, r3, #10
 8001224:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800122a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001236:	2208      	movs	r2, #8
 8001238:	409a      	lsls	r2, r3
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	4013      	ands	r3, r2
 800123e:	2b00      	cmp	r3, #0
 8001240:	d01a      	beq.n	8001278 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f003 0304 	and.w	r3, r3, #4
 800124c:	2b00      	cmp	r3, #0
 800124e:	d013      	beq.n	8001278 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	687a      	ldr	r2, [r7, #4]
 8001256:	6812      	ldr	r2, [r2, #0]
 8001258:	6812      	ldr	r2, [r2, #0]
 800125a:	f022 0204 	bic.w	r2, r2, #4
 800125e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001264:	2208      	movs	r2, #8
 8001266:	409a      	lsls	r2, r3
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001270:	f043 0201 	orr.w	r2, r3, #1
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800127c:	2201      	movs	r2, #1
 800127e:	409a      	lsls	r2, r3
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	4013      	ands	r3, r2
 8001284:	2b00      	cmp	r3, #0
 8001286:	d012      	beq.n	80012ae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	695b      	ldr	r3, [r3, #20]
 800128e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001292:	2b00      	cmp	r3, #0
 8001294:	d00b      	beq.n	80012ae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800129a:	2201      	movs	r2, #1
 800129c:	409a      	lsls	r2, r3
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012a6:	f043 0202 	orr.w	r2, r3, #2
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012b2:	2204      	movs	r2, #4
 80012b4:	409a      	lsls	r2, r3
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	4013      	ands	r3, r2
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d012      	beq.n	80012e4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f003 0302 	and.w	r3, r3, #2
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d00b      	beq.n	80012e4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012d0:	2204      	movs	r2, #4
 80012d2:	409a      	lsls	r2, r3
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012dc:	f043 0204 	orr.w	r2, r3, #4
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012e8:	2210      	movs	r2, #16
 80012ea:	409a      	lsls	r2, r3
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	4013      	ands	r3, r2
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d043      	beq.n	800137c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f003 0308 	and.w	r3, r3, #8
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d03c      	beq.n	800137c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001306:	2210      	movs	r2, #16
 8001308:	409a      	lsls	r2, r3
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001318:	2b00      	cmp	r3, #0
 800131a:	d018      	beq.n	800134e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001326:	2b00      	cmp	r3, #0
 8001328:	d108      	bne.n	800133c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132e:	2b00      	cmp	r3, #0
 8001330:	d024      	beq.n	800137c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	4798      	blx	r3
 800133a:	e01f      	b.n	800137c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001340:	2b00      	cmp	r3, #0
 8001342:	d01b      	beq.n	800137c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	4798      	blx	r3
 800134c:	e016      	b.n	800137c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001358:	2b00      	cmp	r3, #0
 800135a:	d107      	bne.n	800136c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	687a      	ldr	r2, [r7, #4]
 8001362:	6812      	ldr	r2, [r2, #0]
 8001364:	6812      	ldr	r2, [r2, #0]
 8001366:	f022 0208 	bic.w	r2, r2, #8
 800136a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001370:	2b00      	cmp	r3, #0
 8001372:	d003      	beq.n	800137c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001380:	2220      	movs	r2, #32
 8001382:	409a      	lsls	r2, r3
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	4013      	ands	r3, r2
 8001388:	2b00      	cmp	r3, #0
 800138a:	f000 808e 	beq.w	80014aa <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f003 0310 	and.w	r3, r3, #16
 8001398:	2b00      	cmp	r3, #0
 800139a:	f000 8086 	beq.w	80014aa <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013a2:	2220      	movs	r2, #32
 80013a4:	409a      	lsls	r2, r3
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	2b05      	cmp	r3, #5
 80013b4:	d136      	bne.n	8001424 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	687a      	ldr	r2, [r7, #4]
 80013bc:	6812      	ldr	r2, [r2, #0]
 80013be:	6812      	ldr	r2, [r2, #0]
 80013c0:	f022 0216 	bic.w	r2, r2, #22
 80013c4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	687a      	ldr	r2, [r7, #4]
 80013cc:	6812      	ldr	r2, [r2, #0]
 80013ce:	6952      	ldr	r2, [r2, #20]
 80013d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80013d4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d103      	bne.n	80013e6 <HAL_DMA_IRQHandler+0x1da>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d007      	beq.n	80013f6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	687a      	ldr	r2, [r7, #4]
 80013ec:	6812      	ldr	r2, [r2, #0]
 80013ee:	6812      	ldr	r2, [r2, #0]
 80013f0:	f022 0208 	bic.w	r2, r2, #8
 80013f4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013fa:	223f      	movs	r2, #63	; 0x3f
 80013fc:	409a      	lsls	r2, r3
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2200      	movs	r2, #0
 8001406:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2201      	movs	r2, #1
 800140e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001416:	2b00      	cmp	r3, #0
 8001418:	d07d      	beq.n	8001516 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	4798      	blx	r3
        }
        return;
 8001422:	e078      	b.n	8001516 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800142e:	2b00      	cmp	r3, #0
 8001430:	d01c      	beq.n	800146c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800143c:	2b00      	cmp	r3, #0
 800143e:	d108      	bne.n	8001452 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001444:	2b00      	cmp	r3, #0
 8001446:	d030      	beq.n	80014aa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	4798      	blx	r3
 8001450:	e02b      	b.n	80014aa <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001456:	2b00      	cmp	r3, #0
 8001458:	d027      	beq.n	80014aa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	4798      	blx	r3
 8001462:	e022      	b.n	80014aa <HAL_DMA_IRQHandler+0x29e>
 8001464:	20000020 	.word	0x20000020
 8001468:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001476:	2b00      	cmp	r3, #0
 8001478:	d10f      	bne.n	800149a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	6812      	ldr	r2, [r2, #0]
 8001482:	6812      	ldr	r2, [r2, #0]
 8001484:	f022 0210 	bic.w	r2, r2, #16
 8001488:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2200      	movs	r2, #0
 800148e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2201      	movs	r2, #1
 8001496:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d003      	beq.n	80014aa <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d032      	beq.n	8001518 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d022      	beq.n	8001504 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2205      	movs	r2, #5
 80014c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	6812      	ldr	r2, [r2, #0]
 80014ce:	6812      	ldr	r2, [r2, #0]
 80014d0:	f022 0201 	bic.w	r2, r2, #1
 80014d4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	3301      	adds	r3, #1
 80014da:	60bb      	str	r3, [r7, #8]
 80014dc:	697a      	ldr	r2, [r7, #20]
 80014de:	4293      	cmp	r3, r2
 80014e0:	d807      	bhi.n	80014f2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f003 0301 	and.w	r3, r3, #1
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d1f2      	bne.n	80014d6 <HAL_DMA_IRQHandler+0x2ca>
 80014f0:	e000      	b.n	80014f4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80014f2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2200      	movs	r2, #0
 80014f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2201      	movs	r2, #1
 8001500:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001508:	2b00      	cmp	r3, #0
 800150a:	d005      	beq.n	8001518 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	4798      	blx	r3
 8001514:	e000      	b.n	8001518 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001516:	bf00      	nop
    }
  }
}
 8001518:	3718      	adds	r7, #24
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}

0800151e <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to 
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 800151e:	b480      	push	{r7}
 8001520:	b087      	sub	sp, #28
 8001522:	af00      	add	r7, sp, #0
 8001524:	60f8      	str	r0, [r7, #12]
 8001526:	460b      	mov	r3, r1
 8001528:	607a      	str	r2, [r7, #4]
 800152a:	72fb      	strb	r3, [r7, #11]

  HAL_StatusTypeDef status = HAL_OK;
 800152c:	2300      	movs	r3, #0
 800152e:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001536:	2b01      	cmp	r3, #1
 8001538:	d101      	bne.n	800153e <HAL_DMA_RegisterCallback+0x20>
 800153a:	2302      	movs	r3, #2
 800153c:	e03d      	b.n	80015ba <HAL_DMA_RegisterCallback+0x9c>
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	2201      	movs	r2, #1
 8001542:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800154c:	b2db      	uxtb	r3, r3
 800154e:	2b01      	cmp	r3, #1
 8001550:	d12a      	bne.n	80015a8 <HAL_DMA_RegisterCallback+0x8a>
  {
    switch (CallbackID)
 8001552:	7afb      	ldrb	r3, [r7, #11]
 8001554:	2b05      	cmp	r3, #5
 8001556:	d82a      	bhi.n	80015ae <HAL_DMA_RegisterCallback+0x90>
 8001558:	a201      	add	r2, pc, #4	; (adr r2, 8001560 <HAL_DMA_RegisterCallback+0x42>)
 800155a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800155e:	bf00      	nop
 8001560:	08001579 	.word	0x08001579
 8001564:	08001581 	.word	0x08001581
 8001568:	08001589 	.word	0x08001589
 800156c:	08001591 	.word	0x08001591
 8001570:	08001599 	.word	0x08001599
 8001574:	080015a1 	.word	0x080015a1
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 800157e:	e017      	b.n	80015b0 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8001586:	e013      	b.n	80015b0 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	645a      	str	r2, [r3, #68]	; 0x44
      break;
 800158e:	e00f      	b.n	80015b0 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	687a      	ldr	r2, [r7, #4]
 8001594:	649a      	str	r2, [r3, #72]	; 0x48
      break;
 8001596:	e00b      	b.n	80015b0 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	64da      	str	r2, [r3, #76]	; 0x4c
      break;
 800159e:	e007      	b.n	80015b0 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	687a      	ldr	r2, [r7, #4]
 80015a4:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80015a6:	e003      	b.n	80015b0 <HAL_DMA_RegisterCallback+0x92>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 80015a8:	2301      	movs	r3, #1
 80015aa:	75fb      	strb	r3, [r7, #23]
 80015ac:	e000      	b.n	80015b0 <HAL_DMA_RegisterCallback+0x92>
      break;
 80015ae:	bf00      	nop
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	2200      	movs	r2, #0
 80015b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return status;
 80015b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	371c      	adds	r7, #28
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <HAL_DMA_UnRegisterCallback>:
  * @param  CallbackID           User Callback identifer
  *                               a HAL_DMA_CallbackIDTypeDef ENUM as parameter.
  * @retval HAL status
  */              
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
{
 80015c6:	b480      	push	{r7}
 80015c8:	b085      	sub	sp, #20
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
 80015ce:	460b      	mov	r3, r1
 80015d0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80015d2:	2300      	movs	r3, #0
 80015d4:	73fb      	strb	r3, [r7, #15]
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d101      	bne.n	80015e4 <HAL_DMA_UnRegisterCallback+0x1e>
 80015e0:	2302      	movs	r3, #2
 80015e2:	e053      	b.n	800168c <HAL_DMA_UnRegisterCallback+0xc6>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2201      	movs	r2, #1
 80015e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d142      	bne.n	800167e <HAL_DMA_UnRegisterCallback+0xb8>
  {
    switch (CallbackID)
 80015f8:	78fb      	ldrb	r3, [r7, #3]
 80015fa:	2b06      	cmp	r3, #6
 80015fc:	d83b      	bhi.n	8001676 <HAL_DMA_UnRegisterCallback+0xb0>
 80015fe:	a201      	add	r2, pc, #4	; (adr r2, 8001604 <HAL_DMA_UnRegisterCallback+0x3e>)
 8001600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001604:	08001621 	.word	0x08001621
 8001608:	08001629 	.word	0x08001629
 800160c:	08001631 	.word	0x08001631
 8001610:	08001639 	.word	0x08001639
 8001614:	08001641 	.word	0x08001641
 8001618:	08001649 	.word	0x08001649
 800161c:	08001651 	.word	0x08001651
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = NULL;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2200      	movs	r2, #0
 8001624:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8001626:	e02c      	b.n	8001682 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = NULL;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2200      	movs	r2, #0
 800162c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800162e:	e028      	b.n	8001682 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = NULL;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2200      	movs	r2, #0
 8001634:	645a      	str	r2, [r3, #68]	; 0x44
      break;
 8001636:	e024      	b.n	8001682 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = NULL;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2200      	movs	r2, #0
 800163c:	649a      	str	r2, [r3, #72]	; 0x48
      break;
 800163e:	e020      	b.n	8001682 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = NULL;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2200      	movs	r2, #0
 8001644:	64da      	str	r2, [r3, #76]	; 0x4c
      break;
 8001646:	e01c      	b.n	8001682 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = NULL;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2200      	movs	r2, #0
 800164c:	651a      	str	r2, [r3, #80]	; 0x50
      break; 
 800164e:	e018      	b.n	8001682 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case   HAL_DMA_XFER_ALL_CB_ID:
      hdma->XferCpltCallback = NULL;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2200      	movs	r2, #0
 8001654:	63da      	str	r2, [r3, #60]	; 0x3c
      hdma->XferHalfCpltCallback = NULL;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2200      	movs	r2, #0
 800165a:	641a      	str	r2, [r3, #64]	; 0x40
      hdma->XferM1CpltCallback = NULL;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2200      	movs	r2, #0
 8001660:	645a      	str	r2, [r3, #68]	; 0x44
      hdma->XferM1HalfCpltCallback = NULL;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2200      	movs	r2, #0
 8001666:	649a      	str	r2, [r3, #72]	; 0x48
      hdma->XferErrorCallback = NULL;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2200      	movs	r2, #0
 800166c:	64da      	str	r2, [r3, #76]	; 0x4c
      hdma->XferAbortCallback = NULL;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	2200      	movs	r2, #0
 8001672:	651a      	str	r2, [r3, #80]	; 0x50
      break; 
 8001674:	e005      	b.n	8001682 <HAL_DMA_UnRegisterCallback+0xbc>
      
    default:
      status = HAL_ERROR;
 8001676:	2301      	movs	r3, #1
 8001678:	73fb      	strb	r3, [r7, #15]
      break;
 800167a:	bf00      	nop
 800167c:	e001      	b.n	8001682 <HAL_DMA_UnRegisterCallback+0xbc>
    }
  }
  else
  {
    status = HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2200      	movs	r2, #0
 8001686:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return status;
 800168a:	7bfb      	ldrb	r3, [r7, #15]
}
 800168c:	4618      	mov	r0, r3
 800168e:	3714      	adds	r7, #20
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80016a6:	b2db      	uxtb	r3, r3
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr

080016b4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	370c      	adds	r7, #12
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr

080016cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b085      	sub	sp, #20
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	60b9      	str	r1, [r7, #8]
 80016d6:	607a      	str	r2, [r7, #4]
 80016d8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	68fa      	ldr	r2, [r7, #12]
 80016e0:	6812      	ldr	r2, [r2, #0]
 80016e2:	6812      	ldr	r2, [r2, #0]
 80016e4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80016e8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	683a      	ldr	r2, [r7, #0]
 80016f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	2b40      	cmp	r3, #64	; 0x40
 80016f8:	d108      	bne.n	800170c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	68ba      	ldr	r2, [r7, #8]
 8001708:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800170a:	e007      	b.n	800171c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	68ba      	ldr	r2, [r7, #8]
 8001712:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	687a      	ldr	r2, [r7, #4]
 800171a:	60da      	str	r2, [r3, #12]
}
 800171c:	bf00      	nop
 800171e:	3714      	adds	r7, #20
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001728:	b480      	push	{r7}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	b2db      	uxtb	r3, r3
 8001736:	3b10      	subs	r3, #16
 8001738:	4a14      	ldr	r2, [pc, #80]	; (800178c <DMA_CalcBaseAndBitshift+0x64>)
 800173a:	fba2 2303 	umull	r2, r3, r2, r3
 800173e:	091b      	lsrs	r3, r3, #4
 8001740:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001742:	4a13      	ldr	r2, [pc, #76]	; (8001790 <DMA_CalcBaseAndBitshift+0x68>)
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	4413      	add	r3, r2
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	461a      	mov	r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	2b03      	cmp	r3, #3
 8001754:	d909      	bls.n	800176a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800175e:	f023 0303 	bic.w	r3, r3, #3
 8001762:	1d1a      	adds	r2, r3, #4
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	659a      	str	r2, [r3, #88]	; 0x58
 8001768:	e007      	b.n	800177a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001772:	f023 0303 	bic.w	r3, r3, #3
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800177e:	4618      	mov	r0, r3
 8001780:	3714      	adds	r7, #20
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	aaaaaaab 	.word	0xaaaaaaab
 8001790:	080182b4 	.word	0x080182b4

08001794 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001794:	b480      	push	{r7}
 8001796:	b085      	sub	sp, #20
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800179c:	2300      	movs	r3, #0
 800179e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	699b      	ldr	r3, [r3, #24]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d11f      	bne.n	80017ee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	2b03      	cmp	r3, #3
 80017b2:	d855      	bhi.n	8001860 <DMA_CheckFifoParam+0xcc>
 80017b4:	a201      	add	r2, pc, #4	; (adr r2, 80017bc <DMA_CheckFifoParam+0x28>)
 80017b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ba:	bf00      	nop
 80017bc:	080017cd 	.word	0x080017cd
 80017c0:	080017df 	.word	0x080017df
 80017c4:	080017cd 	.word	0x080017cd
 80017c8:	08001861 	.word	0x08001861
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d045      	beq.n	8001864 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80017dc:	e042      	b.n	8001864 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017e2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80017e6:	d13f      	bne.n	8001868 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80017ec:	e03c      	b.n	8001868 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	699b      	ldr	r3, [r3, #24]
 80017f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80017f6:	d121      	bne.n	800183c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	2b03      	cmp	r3, #3
 80017fc:	d836      	bhi.n	800186c <DMA_CheckFifoParam+0xd8>
 80017fe:	a201      	add	r2, pc, #4	; (adr r2, 8001804 <DMA_CheckFifoParam+0x70>)
 8001800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001804:	08001815 	.word	0x08001815
 8001808:	0800181b 	.word	0x0800181b
 800180c:	08001815 	.word	0x08001815
 8001810:	0800182d 	.word	0x0800182d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	73fb      	strb	r3, [r7, #15]
      break;
 8001818:	e02f      	b.n	800187a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800181e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001822:	2b00      	cmp	r3, #0
 8001824:	d024      	beq.n	8001870 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800182a:	e021      	b.n	8001870 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001830:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001834:	d11e      	bne.n	8001874 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800183a:	e01b      	b.n	8001874 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	2b02      	cmp	r3, #2
 8001840:	d902      	bls.n	8001848 <DMA_CheckFifoParam+0xb4>
 8001842:	2b03      	cmp	r3, #3
 8001844:	d003      	beq.n	800184e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001846:	e018      	b.n	800187a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001848:	2301      	movs	r3, #1
 800184a:	73fb      	strb	r3, [r7, #15]
      break;
 800184c:	e015      	b.n	800187a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001852:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d00e      	beq.n	8001878 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	73fb      	strb	r3, [r7, #15]
      break;
 800185e:	e00b      	b.n	8001878 <DMA_CheckFifoParam+0xe4>
      break;
 8001860:	bf00      	nop
 8001862:	e00a      	b.n	800187a <DMA_CheckFifoParam+0xe6>
      break;
 8001864:	bf00      	nop
 8001866:	e008      	b.n	800187a <DMA_CheckFifoParam+0xe6>
      break;
 8001868:	bf00      	nop
 800186a:	e006      	b.n	800187a <DMA_CheckFifoParam+0xe6>
      break;
 800186c:	bf00      	nop
 800186e:	e004      	b.n	800187a <DMA_CheckFifoParam+0xe6>
      break;
 8001870:	bf00      	nop
 8001872:	e002      	b.n	800187a <DMA_CheckFifoParam+0xe6>
      break;   
 8001874:	bf00      	nop
 8001876:	e000      	b.n	800187a <DMA_CheckFifoParam+0xe6>
      break;
 8001878:	bf00      	nop
    }
  } 
  
  return status; 
 800187a:	7bfb      	ldrb	r3, [r7, #15]
}
 800187c:	4618      	mov	r0, r3
 800187e:	3714      	adds	r7, #20
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr

08001888 <HAL_DMAEx_MultiBufferStart>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
 8001894:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001896:	2300      	movs	r3, #0
 8001898:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	2b80      	cmp	r3, #128	; 0x80
 80018a0:	d106      	bne.n	80018b0 <HAL_DMAEx_MultiBufferStart+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018a8:	655a      	str	r2, [r3, #84]	; 0x54
    status = HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	75fb      	strb	r3, [r7, #23]
 80018ae:	e031      	b.n	8001914 <HAL_DMAEx_MultiBufferStart+0x8c>
  }
  else
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d101      	bne.n	80018be <HAL_DMAEx_MultiBufferStart+0x36>
 80018ba:	2302      	movs	r3, #2
 80018bc:	e02b      	b.n	8001916 <HAL_DMAEx_MultiBufferStart+0x8e>
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	2201      	movs	r2, #1
 80018c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    if(HAL_DMA_STATE_READY == hdma->State)
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d11e      	bne.n	8001910 <HAL_DMAEx_MultiBufferStart+0x88>
    {
      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_BUSY; 
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	2202      	movs	r2, #2
 80018d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Enable the double buffer mode */
      hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	68fa      	ldr	r2, [r7, #12]
 80018e0:	6812      	ldr	r2, [r2, #0]
 80018e2:	6812      	ldr	r2, [r2, #0]
 80018e4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80018e8:	601a      	str	r2, [r3, #0]
      
      /* Configure DMA Stream destination address */
      hdma->Instance->M1AR = SecondMemAddress;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	683a      	ldr	r2, [r7, #0]
 80018f0:	611a      	str	r2, [r3, #16]
      
      /* Configure the source, destination address and the data length */
      DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80018f2:	6a3b      	ldr	r3, [r7, #32]
 80018f4:	687a      	ldr	r2, [r7, #4]
 80018f6:	68b9      	ldr	r1, [r7, #8]
 80018f8:	68f8      	ldr	r0, [r7, #12]
 80018fa:	f001 fa65 	bl	8002dc8 <DMA_MultiBufferSetConfig>
      
      /* Enable the peripheral */
      __HAL_DMA_ENABLE(hdma);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	68fa      	ldr	r2, [r7, #12]
 8001904:	6812      	ldr	r2, [r2, #0]
 8001906:	6812      	ldr	r2, [r2, #0]
 8001908:	f042 0201 	orr.w	r2, r2, #1
 800190c:	601a      	str	r2, [r3, #0]
 800190e:	e001      	b.n	8001914 <HAL_DMAEx_MultiBufferStart+0x8c>
    }
    else
    {
      /* Return error status */
      status = HAL_BUSY;
 8001910:	2302      	movs	r3, #2
 8001912:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 8001914:	7dfb      	ldrb	r3, [r7, #23]
}
 8001916:	4618      	mov	r0, r3
 8001918:	3718      	adds	r7, #24
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}

0800191e <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 800191e:	b580      	push	{r7, lr}
 8001920:	b086      	sub	sp, #24
 8001922:	af00      	add	r7, sp, #0
 8001924:	60f8      	str	r0, [r7, #12]
 8001926:	60b9      	str	r1, [r7, #8]
 8001928:	607a      	str	r2, [r7, #4]
 800192a:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800192c:	2300      	movs	r3, #0
 800192e:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	2b80      	cmp	r3, #128	; 0x80
 8001936:	d106      	bne.n	8001946 <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800193e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	f001 ba07 	b.w	8002d54 <HAL_DMAEx_MultiBufferStart_IT+0x1436>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800194a:	2b00      	cmp	r3, #0
 800194c:	d007      	beq.n	800195e <HAL_DMAEx_MultiBufferStart_IT+0x40>
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001952:	2b00      	cmp	r3, #0
 8001954:	d003      	beq.n	800195e <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800195a:	2b00      	cmp	r3, #0
 800195c:	d105      	bne.n	800196a <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	2240      	movs	r2, #64	; 0x40
 8001962:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	f001 b9f5 	b.w	8002d54 <HAL_DMAEx_MultiBufferStart_IT+0x1436>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001970:	2b01      	cmp	r3, #1
 8001972:	d102      	bne.n	800197a <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 8001974:	2302      	movs	r3, #2
 8001976:	f001 b9ed 	b.w	8002d54 <HAL_DMAEx_MultiBufferStart_IT+0x1436>
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	2201      	movs	r2, #1
 800197e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001988:	b2db      	uxtb	r3, r3
 800198a:	2b01      	cmp	r3, #1
 800198c:	f041 81db 	bne.w	8002d46 <HAL_DMAEx_MultiBufferStart_IT+0x1428>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	2202      	movs	r2, #2
 8001994:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	2200      	movs	r2, #0
 800199c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	68fa      	ldr	r2, [r7, #12]
 80019a4:	6812      	ldr	r2, [r2, #0]
 80019a6:	6812      	ldr	r2, [r2, #0]
 80019a8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80019ac:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	683a      	ldr	r2, [r7, #0]
 80019b4:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 80019b6:	6a3b      	ldr	r3, [r7, #32]
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	68b9      	ldr	r1, [r7, #8]
 80019bc:	68f8      	ldr	r0, [r7, #12]
 80019be:	f001 fa03 	bl	8002dc8 <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	461a      	mov	r2, r3
 80019c8:	4b9f      	ldr	r3, [pc, #636]	; (8001c48 <HAL_DMAEx_MultiBufferStart_IT+0x32a>)
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d96c      	bls.n	8001aa8 <HAL_DMAEx_MultiBufferStart_IT+0x18a>
 80019ce:	4a9f      	ldr	r2, [pc, #636]	; (8001c4c <HAL_DMAEx_MultiBufferStart_IT+0x32e>)
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4619      	mov	r1, r3
 80019d6:	4b9e      	ldr	r3, [pc, #632]	; (8001c50 <HAL_DMAEx_MultiBufferStart_IT+0x332>)
 80019d8:	4299      	cmp	r1, r3
 80019da:	d062      	beq.n	8001aa2 <HAL_DMAEx_MultiBufferStart_IT+0x184>
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4619      	mov	r1, r3
 80019e2:	4b9c      	ldr	r3, [pc, #624]	; (8001c54 <HAL_DMAEx_MultiBufferStart_IT+0x336>)
 80019e4:	4299      	cmp	r1, r3
 80019e6:	d05a      	beq.n	8001a9e <HAL_DMAEx_MultiBufferStart_IT+0x180>
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4619      	mov	r1, r3
 80019ee:	4b9a      	ldr	r3, [pc, #616]	; (8001c58 <HAL_DMAEx_MultiBufferStart_IT+0x33a>)
 80019f0:	4299      	cmp	r1, r3
 80019f2:	d052      	beq.n	8001a9a <HAL_DMAEx_MultiBufferStart_IT+0x17c>
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4619      	mov	r1, r3
 80019fa:	4b98      	ldr	r3, [pc, #608]	; (8001c5c <HAL_DMAEx_MultiBufferStart_IT+0x33e>)
 80019fc:	4299      	cmp	r1, r3
 80019fe:	d04a      	beq.n	8001a96 <HAL_DMAEx_MultiBufferStart_IT+0x178>
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4619      	mov	r1, r3
 8001a06:	4b96      	ldr	r3, [pc, #600]	; (8001c60 <HAL_DMAEx_MultiBufferStart_IT+0x342>)
 8001a08:	4299      	cmp	r1, r3
 8001a0a:	d041      	beq.n	8001a90 <HAL_DMAEx_MultiBufferStart_IT+0x172>
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4619      	mov	r1, r3
 8001a12:	4b94      	ldr	r3, [pc, #592]	; (8001c64 <HAL_DMAEx_MultiBufferStart_IT+0x346>)
 8001a14:	4299      	cmp	r1, r3
 8001a16:	d038      	beq.n	8001a8a <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4b92      	ldr	r3, [pc, #584]	; (8001c68 <HAL_DMAEx_MultiBufferStart_IT+0x34a>)
 8001a20:	4299      	cmp	r1, r3
 8001a22:	d02f      	beq.n	8001a84 <HAL_DMAEx_MultiBufferStart_IT+0x166>
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4b90      	ldr	r3, [pc, #576]	; (8001c6c <HAL_DMAEx_MultiBufferStart_IT+0x34e>)
 8001a2c:	4299      	cmp	r1, r3
 8001a2e:	d026      	beq.n	8001a7e <HAL_DMAEx_MultiBufferStart_IT+0x160>
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4619      	mov	r1, r3
 8001a36:	4b8e      	ldr	r3, [pc, #568]	; (8001c70 <HAL_DMAEx_MultiBufferStart_IT+0x352>)
 8001a38:	4299      	cmp	r1, r3
 8001a3a:	d01d      	beq.n	8001a78 <HAL_DMAEx_MultiBufferStart_IT+0x15a>
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4619      	mov	r1, r3
 8001a42:	4b8c      	ldr	r3, [pc, #560]	; (8001c74 <HAL_DMAEx_MultiBufferStart_IT+0x356>)
 8001a44:	4299      	cmp	r1, r3
 8001a46:	d014      	beq.n	8001a72 <HAL_DMAEx_MultiBufferStart_IT+0x154>
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4b8a      	ldr	r3, [pc, #552]	; (8001c78 <HAL_DMAEx_MultiBufferStart_IT+0x35a>)
 8001a50:	4299      	cmp	r1, r3
 8001a52:	d00b      	beq.n	8001a6c <HAL_DMAEx_MultiBufferStart_IT+0x14e>
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4b88      	ldr	r3, [pc, #544]	; (8001c7c <HAL_DMAEx_MultiBufferStart_IT+0x35e>)
 8001a5c:	4299      	cmp	r1, r3
 8001a5e:	d102      	bne.n	8001a66 <HAL_DMAEx_MultiBufferStart_IT+0x148>
 8001a60:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001a64:	e01e      	b.n	8001aa4 <HAL_DMAEx_MultiBufferStart_IT+0x186>
 8001a66:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001a6a:	e01b      	b.n	8001aa4 <HAL_DMAEx_MultiBufferStart_IT+0x186>
 8001a6c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001a70:	e018      	b.n	8001aa4 <HAL_DMAEx_MultiBufferStart_IT+0x186>
 8001a72:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001a76:	e015      	b.n	8001aa4 <HAL_DMAEx_MultiBufferStart_IT+0x186>
 8001a78:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001a7c:	e012      	b.n	8001aa4 <HAL_DMAEx_MultiBufferStart_IT+0x186>
 8001a7e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a82:	e00f      	b.n	8001aa4 <HAL_DMAEx_MultiBufferStart_IT+0x186>
 8001a84:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a88:	e00c      	b.n	8001aa4 <HAL_DMAEx_MultiBufferStart_IT+0x186>
 8001a8a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a8e:	e009      	b.n	8001aa4 <HAL_DMAEx_MultiBufferStart_IT+0x186>
 8001a90:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a94:	e006      	b.n	8001aa4 <HAL_DMAEx_MultiBufferStart_IT+0x186>
 8001a96:	2320      	movs	r3, #32
 8001a98:	e004      	b.n	8001aa4 <HAL_DMAEx_MultiBufferStart_IT+0x186>
 8001a9a:	2320      	movs	r3, #32
 8001a9c:	e002      	b.n	8001aa4 <HAL_DMAEx_MultiBufferStart_IT+0x186>
 8001a9e:	2320      	movs	r3, #32
 8001aa0:	e000      	b.n	8001aa4 <HAL_DMAEx_MultiBufferStart_IT+0x186>
 8001aa2:	2320      	movs	r3, #32
 8001aa4:	60d3      	str	r3, [r2, #12]
 8001aa6:	e175      	b.n	8001d94 <HAL_DMAEx_MultiBufferStart_IT+0x476>
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	461a      	mov	r2, r3
 8001aae:	4b74      	ldr	r3, [pc, #464]	; (8001c80 <HAL_DMAEx_MultiBufferStart_IT+0x362>)
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d96c      	bls.n	8001b8e <HAL_DMAEx_MultiBufferStart_IT+0x270>
 8001ab4:	4a65      	ldr	r2, [pc, #404]	; (8001c4c <HAL_DMAEx_MultiBufferStart_IT+0x32e>)
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4619      	mov	r1, r3
 8001abc:	4b64      	ldr	r3, [pc, #400]	; (8001c50 <HAL_DMAEx_MultiBufferStart_IT+0x332>)
 8001abe:	4299      	cmp	r1, r3
 8001ac0:	d062      	beq.n	8001b88 <HAL_DMAEx_MultiBufferStart_IT+0x26a>
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	4b62      	ldr	r3, [pc, #392]	; (8001c54 <HAL_DMAEx_MultiBufferStart_IT+0x336>)
 8001aca:	4299      	cmp	r1, r3
 8001acc:	d05a      	beq.n	8001b84 <HAL_DMAEx_MultiBufferStart_IT+0x266>
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4b60      	ldr	r3, [pc, #384]	; (8001c58 <HAL_DMAEx_MultiBufferStart_IT+0x33a>)
 8001ad6:	4299      	cmp	r1, r3
 8001ad8:	d052      	beq.n	8001b80 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4b5e      	ldr	r3, [pc, #376]	; (8001c5c <HAL_DMAEx_MultiBufferStart_IT+0x33e>)
 8001ae2:	4299      	cmp	r1, r3
 8001ae4:	d04a      	beq.n	8001b7c <HAL_DMAEx_MultiBufferStart_IT+0x25e>
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4619      	mov	r1, r3
 8001aec:	4b5c      	ldr	r3, [pc, #368]	; (8001c60 <HAL_DMAEx_MultiBufferStart_IT+0x342>)
 8001aee:	4299      	cmp	r1, r3
 8001af0:	d041      	beq.n	8001b76 <HAL_DMAEx_MultiBufferStart_IT+0x258>
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4619      	mov	r1, r3
 8001af8:	4b5a      	ldr	r3, [pc, #360]	; (8001c64 <HAL_DMAEx_MultiBufferStart_IT+0x346>)
 8001afa:	4299      	cmp	r1, r3
 8001afc:	d038      	beq.n	8001b70 <HAL_DMAEx_MultiBufferStart_IT+0x252>
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4619      	mov	r1, r3
 8001b04:	4b58      	ldr	r3, [pc, #352]	; (8001c68 <HAL_DMAEx_MultiBufferStart_IT+0x34a>)
 8001b06:	4299      	cmp	r1, r3
 8001b08:	d02f      	beq.n	8001b6a <HAL_DMAEx_MultiBufferStart_IT+0x24c>
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4b56      	ldr	r3, [pc, #344]	; (8001c6c <HAL_DMAEx_MultiBufferStart_IT+0x34e>)
 8001b12:	4299      	cmp	r1, r3
 8001b14:	d026      	beq.n	8001b64 <HAL_DMAEx_MultiBufferStart_IT+0x246>
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4b54      	ldr	r3, [pc, #336]	; (8001c70 <HAL_DMAEx_MultiBufferStart_IT+0x352>)
 8001b1e:	4299      	cmp	r1, r3
 8001b20:	d01d      	beq.n	8001b5e <HAL_DMAEx_MultiBufferStart_IT+0x240>
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4619      	mov	r1, r3
 8001b28:	4b52      	ldr	r3, [pc, #328]	; (8001c74 <HAL_DMAEx_MultiBufferStart_IT+0x356>)
 8001b2a:	4299      	cmp	r1, r3
 8001b2c:	d014      	beq.n	8001b58 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4619      	mov	r1, r3
 8001b34:	4b50      	ldr	r3, [pc, #320]	; (8001c78 <HAL_DMAEx_MultiBufferStart_IT+0x35a>)
 8001b36:	4299      	cmp	r1, r3
 8001b38:	d00b      	beq.n	8001b52 <HAL_DMAEx_MultiBufferStart_IT+0x234>
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4619      	mov	r1, r3
 8001b40:	4b4e      	ldr	r3, [pc, #312]	; (8001c7c <HAL_DMAEx_MultiBufferStart_IT+0x35e>)
 8001b42:	4299      	cmp	r1, r3
 8001b44:	d102      	bne.n	8001b4c <HAL_DMAEx_MultiBufferStart_IT+0x22e>
 8001b46:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001b4a:	e01e      	b.n	8001b8a <HAL_DMAEx_MultiBufferStart_IT+0x26c>
 8001b4c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001b50:	e01b      	b.n	8001b8a <HAL_DMAEx_MultiBufferStart_IT+0x26c>
 8001b52:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001b56:	e018      	b.n	8001b8a <HAL_DMAEx_MultiBufferStart_IT+0x26c>
 8001b58:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001b5c:	e015      	b.n	8001b8a <HAL_DMAEx_MultiBufferStart_IT+0x26c>
 8001b5e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001b62:	e012      	b.n	8001b8a <HAL_DMAEx_MultiBufferStart_IT+0x26c>
 8001b64:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b68:	e00f      	b.n	8001b8a <HAL_DMAEx_MultiBufferStart_IT+0x26c>
 8001b6a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b6e:	e00c      	b.n	8001b8a <HAL_DMAEx_MultiBufferStart_IT+0x26c>
 8001b70:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b74:	e009      	b.n	8001b8a <HAL_DMAEx_MultiBufferStart_IT+0x26c>
 8001b76:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b7a:	e006      	b.n	8001b8a <HAL_DMAEx_MultiBufferStart_IT+0x26c>
 8001b7c:	2320      	movs	r3, #32
 8001b7e:	e004      	b.n	8001b8a <HAL_DMAEx_MultiBufferStart_IT+0x26c>
 8001b80:	2320      	movs	r3, #32
 8001b82:	e002      	b.n	8001b8a <HAL_DMAEx_MultiBufferStart_IT+0x26c>
 8001b84:	2320      	movs	r3, #32
 8001b86:	e000      	b.n	8001b8a <HAL_DMAEx_MultiBufferStart_IT+0x26c>
 8001b88:	2320      	movs	r3, #32
 8001b8a:	6093      	str	r3, [r2, #8]
 8001b8c:	e102      	b.n	8001d94 <HAL_DMAEx_MultiBufferStart_IT+0x476>
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	461a      	mov	r2, r3
 8001b94:	4b3b      	ldr	r3, [pc, #236]	; (8001c84 <HAL_DMAEx_MultiBufferStart_IT+0x366>)
 8001b96:	429a      	cmp	r2, r3
 8001b98:	f240 8090 	bls.w	8001cbc <HAL_DMAEx_MultiBufferStart_IT+0x39e>
 8001b9c:	4a3a      	ldr	r2, [pc, #232]	; (8001c88 <HAL_DMAEx_MultiBufferStart_IT+0x36a>)
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	4b2a      	ldr	r3, [pc, #168]	; (8001c50 <HAL_DMAEx_MultiBufferStart_IT+0x332>)
 8001ba6:	4299      	cmp	r1, r3
 8001ba8:	f000 8085 	beq.w	8001cb6 <HAL_DMAEx_MultiBufferStart_IT+0x398>
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4b28      	ldr	r3, [pc, #160]	; (8001c54 <HAL_DMAEx_MultiBufferStart_IT+0x336>)
 8001bb4:	4299      	cmp	r1, r3
 8001bb6:	d07c      	beq.n	8001cb2 <HAL_DMAEx_MultiBufferStart_IT+0x394>
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4b26      	ldr	r3, [pc, #152]	; (8001c58 <HAL_DMAEx_MultiBufferStart_IT+0x33a>)
 8001bc0:	4299      	cmp	r1, r3
 8001bc2:	d074      	beq.n	8001cae <HAL_DMAEx_MultiBufferStart_IT+0x390>
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4b24      	ldr	r3, [pc, #144]	; (8001c5c <HAL_DMAEx_MultiBufferStart_IT+0x33e>)
 8001bcc:	4299      	cmp	r1, r3
 8001bce:	d06c      	beq.n	8001caa <HAL_DMAEx_MultiBufferStart_IT+0x38c>
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	4b22      	ldr	r3, [pc, #136]	; (8001c60 <HAL_DMAEx_MultiBufferStart_IT+0x342>)
 8001bd8:	4299      	cmp	r1, r3
 8001bda:	d063      	beq.n	8001ca4 <HAL_DMAEx_MultiBufferStart_IT+0x386>
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4619      	mov	r1, r3
 8001be2:	4b20      	ldr	r3, [pc, #128]	; (8001c64 <HAL_DMAEx_MultiBufferStart_IT+0x346>)
 8001be4:	4299      	cmp	r1, r3
 8001be6:	d05a      	beq.n	8001c9e <HAL_DMAEx_MultiBufferStart_IT+0x380>
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4619      	mov	r1, r3
 8001bee:	4b1e      	ldr	r3, [pc, #120]	; (8001c68 <HAL_DMAEx_MultiBufferStart_IT+0x34a>)
 8001bf0:	4299      	cmp	r1, r3
 8001bf2:	d051      	beq.n	8001c98 <HAL_DMAEx_MultiBufferStart_IT+0x37a>
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4b1c      	ldr	r3, [pc, #112]	; (8001c6c <HAL_DMAEx_MultiBufferStart_IT+0x34e>)
 8001bfc:	4299      	cmp	r1, r3
 8001bfe:	d048      	beq.n	8001c92 <HAL_DMAEx_MultiBufferStart_IT+0x374>
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4619      	mov	r1, r3
 8001c06:	4b1a      	ldr	r3, [pc, #104]	; (8001c70 <HAL_DMAEx_MultiBufferStart_IT+0x352>)
 8001c08:	4299      	cmp	r1, r3
 8001c0a:	d03f      	beq.n	8001c8c <HAL_DMAEx_MultiBufferStart_IT+0x36e>
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4619      	mov	r1, r3
 8001c12:	4b18      	ldr	r3, [pc, #96]	; (8001c74 <HAL_DMAEx_MultiBufferStart_IT+0x356>)
 8001c14:	4299      	cmp	r1, r3
 8001c16:	d014      	beq.n	8001c42 <HAL_DMAEx_MultiBufferStart_IT+0x324>
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4b16      	ldr	r3, [pc, #88]	; (8001c78 <HAL_DMAEx_MultiBufferStart_IT+0x35a>)
 8001c20:	4299      	cmp	r1, r3
 8001c22:	d00b      	beq.n	8001c3c <HAL_DMAEx_MultiBufferStart_IT+0x31e>
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4b14      	ldr	r3, [pc, #80]	; (8001c7c <HAL_DMAEx_MultiBufferStart_IT+0x35e>)
 8001c2c:	4299      	cmp	r1, r3
 8001c2e:	d102      	bne.n	8001c36 <HAL_DMAEx_MultiBufferStart_IT+0x318>
 8001c30:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001c34:	e040      	b.n	8001cb8 <HAL_DMAEx_MultiBufferStart_IT+0x39a>
 8001c36:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001c3a:	e03d      	b.n	8001cb8 <HAL_DMAEx_MultiBufferStart_IT+0x39a>
 8001c3c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001c40:	e03a      	b.n	8001cb8 <HAL_DMAEx_MultiBufferStart_IT+0x39a>
 8001c42:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001c46:	e037      	b.n	8001cb8 <HAL_DMAEx_MultiBufferStart_IT+0x39a>
 8001c48:	40026458 	.word	0x40026458
 8001c4c:	40026400 	.word	0x40026400
 8001c50:	40026010 	.word	0x40026010
 8001c54:	40026410 	.word	0x40026410
 8001c58:	40026070 	.word	0x40026070
 8001c5c:	40026470 	.word	0x40026470
 8001c60:	40026028 	.word	0x40026028
 8001c64:	40026428 	.word	0x40026428
 8001c68:	40026088 	.word	0x40026088
 8001c6c:	40026488 	.word	0x40026488
 8001c70:	40026040 	.word	0x40026040
 8001c74:	40026440 	.word	0x40026440
 8001c78:	400260a0 	.word	0x400260a0
 8001c7c:	400264a0 	.word	0x400264a0
 8001c80:	400260b8 	.word	0x400260b8
 8001c84:	40026058 	.word	0x40026058
 8001c88:	40026000 	.word	0x40026000
 8001c8c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001c90:	e012      	b.n	8001cb8 <HAL_DMAEx_MultiBufferStart_IT+0x39a>
 8001c92:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001c96:	e00f      	b.n	8001cb8 <HAL_DMAEx_MultiBufferStart_IT+0x39a>
 8001c98:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001c9c:	e00c      	b.n	8001cb8 <HAL_DMAEx_MultiBufferStart_IT+0x39a>
 8001c9e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001ca2:	e009      	b.n	8001cb8 <HAL_DMAEx_MultiBufferStart_IT+0x39a>
 8001ca4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001ca8:	e006      	b.n	8001cb8 <HAL_DMAEx_MultiBufferStart_IT+0x39a>
 8001caa:	2320      	movs	r3, #32
 8001cac:	e004      	b.n	8001cb8 <HAL_DMAEx_MultiBufferStart_IT+0x39a>
 8001cae:	2320      	movs	r3, #32
 8001cb0:	e002      	b.n	8001cb8 <HAL_DMAEx_MultiBufferStart_IT+0x39a>
 8001cb2:	2320      	movs	r3, #32
 8001cb4:	e000      	b.n	8001cb8 <HAL_DMAEx_MultiBufferStart_IT+0x39a>
 8001cb6:	2320      	movs	r3, #32
 8001cb8:	60d3      	str	r3, [r2, #12]
 8001cba:	e06b      	b.n	8001d94 <HAL_DMAEx_MultiBufferStart_IT+0x476>
 8001cbc:	4aa0      	ldr	r2, [pc, #640]	; (8001f40 <HAL_DMAEx_MultiBufferStart_IT+0x622>)
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4b9f      	ldr	r3, [pc, #636]	; (8001f44 <HAL_DMAEx_MultiBufferStart_IT+0x626>)
 8001cc6:	4299      	cmp	r1, r3
 8001cc8:	d062      	beq.n	8001d90 <HAL_DMAEx_MultiBufferStart_IT+0x472>
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4b9d      	ldr	r3, [pc, #628]	; (8001f48 <HAL_DMAEx_MultiBufferStart_IT+0x62a>)
 8001cd2:	4299      	cmp	r1, r3
 8001cd4:	d05a      	beq.n	8001d8c <HAL_DMAEx_MultiBufferStart_IT+0x46e>
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4b9b      	ldr	r3, [pc, #620]	; (8001f4c <HAL_DMAEx_MultiBufferStart_IT+0x62e>)
 8001cde:	4299      	cmp	r1, r3
 8001ce0:	d052      	beq.n	8001d88 <HAL_DMAEx_MultiBufferStart_IT+0x46a>
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4b99      	ldr	r3, [pc, #612]	; (8001f50 <HAL_DMAEx_MultiBufferStart_IT+0x632>)
 8001cea:	4299      	cmp	r1, r3
 8001cec:	d04a      	beq.n	8001d84 <HAL_DMAEx_MultiBufferStart_IT+0x466>
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4b97      	ldr	r3, [pc, #604]	; (8001f54 <HAL_DMAEx_MultiBufferStart_IT+0x636>)
 8001cf6:	4299      	cmp	r1, r3
 8001cf8:	d041      	beq.n	8001d7e <HAL_DMAEx_MultiBufferStart_IT+0x460>
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4619      	mov	r1, r3
 8001d00:	4b95      	ldr	r3, [pc, #596]	; (8001f58 <HAL_DMAEx_MultiBufferStart_IT+0x63a>)
 8001d02:	4299      	cmp	r1, r3
 8001d04:	d038      	beq.n	8001d78 <HAL_DMAEx_MultiBufferStart_IT+0x45a>
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4b93      	ldr	r3, [pc, #588]	; (8001f5c <HAL_DMAEx_MultiBufferStart_IT+0x63e>)
 8001d0e:	4299      	cmp	r1, r3
 8001d10:	d02f      	beq.n	8001d72 <HAL_DMAEx_MultiBufferStart_IT+0x454>
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4619      	mov	r1, r3
 8001d18:	4b91      	ldr	r3, [pc, #580]	; (8001f60 <HAL_DMAEx_MultiBufferStart_IT+0x642>)
 8001d1a:	4299      	cmp	r1, r3
 8001d1c:	d026      	beq.n	8001d6c <HAL_DMAEx_MultiBufferStart_IT+0x44e>
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4619      	mov	r1, r3
 8001d24:	4b8f      	ldr	r3, [pc, #572]	; (8001f64 <HAL_DMAEx_MultiBufferStart_IT+0x646>)
 8001d26:	4299      	cmp	r1, r3
 8001d28:	d01d      	beq.n	8001d66 <HAL_DMAEx_MultiBufferStart_IT+0x448>
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4b8d      	ldr	r3, [pc, #564]	; (8001f68 <HAL_DMAEx_MultiBufferStart_IT+0x64a>)
 8001d32:	4299      	cmp	r1, r3
 8001d34:	d014      	beq.n	8001d60 <HAL_DMAEx_MultiBufferStart_IT+0x442>
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4b8b      	ldr	r3, [pc, #556]	; (8001f6c <HAL_DMAEx_MultiBufferStart_IT+0x64e>)
 8001d3e:	4299      	cmp	r1, r3
 8001d40:	d00b      	beq.n	8001d5a <HAL_DMAEx_MultiBufferStart_IT+0x43c>
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4619      	mov	r1, r3
 8001d48:	4b89      	ldr	r3, [pc, #548]	; (8001f70 <HAL_DMAEx_MultiBufferStart_IT+0x652>)
 8001d4a:	4299      	cmp	r1, r3
 8001d4c:	d102      	bne.n	8001d54 <HAL_DMAEx_MultiBufferStart_IT+0x436>
 8001d4e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001d52:	e01e      	b.n	8001d92 <HAL_DMAEx_MultiBufferStart_IT+0x474>
 8001d54:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001d58:	e01b      	b.n	8001d92 <HAL_DMAEx_MultiBufferStart_IT+0x474>
 8001d5a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001d5e:	e018      	b.n	8001d92 <HAL_DMAEx_MultiBufferStart_IT+0x474>
 8001d60:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001d64:	e015      	b.n	8001d92 <HAL_DMAEx_MultiBufferStart_IT+0x474>
 8001d66:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001d6a:	e012      	b.n	8001d92 <HAL_DMAEx_MultiBufferStart_IT+0x474>
 8001d6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d70:	e00f      	b.n	8001d92 <HAL_DMAEx_MultiBufferStart_IT+0x474>
 8001d72:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d76:	e00c      	b.n	8001d92 <HAL_DMAEx_MultiBufferStart_IT+0x474>
 8001d78:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d7c:	e009      	b.n	8001d92 <HAL_DMAEx_MultiBufferStart_IT+0x474>
 8001d7e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d82:	e006      	b.n	8001d92 <HAL_DMAEx_MultiBufferStart_IT+0x474>
 8001d84:	2320      	movs	r3, #32
 8001d86:	e004      	b.n	8001d92 <HAL_DMAEx_MultiBufferStart_IT+0x474>
 8001d88:	2320      	movs	r3, #32
 8001d8a:	e002      	b.n	8001d92 <HAL_DMAEx_MultiBufferStart_IT+0x474>
 8001d8c:	2320      	movs	r3, #32
 8001d8e:	e000      	b.n	8001d92 <HAL_DMAEx_MultiBufferStart_IT+0x474>
 8001d90:	2320      	movs	r3, #32
 8001d92:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	461a      	mov	r2, r3
 8001d9a:	4b76      	ldr	r3, [pc, #472]	; (8001f74 <HAL_DMAEx_MultiBufferStart_IT+0x656>)
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d96c      	bls.n	8001e7a <HAL_DMAEx_MultiBufferStart_IT+0x55c>
 8001da0:	4a75      	ldr	r2, [pc, #468]	; (8001f78 <HAL_DMAEx_MultiBufferStart_IT+0x65a>)
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4619      	mov	r1, r3
 8001da8:	4b66      	ldr	r3, [pc, #408]	; (8001f44 <HAL_DMAEx_MultiBufferStart_IT+0x626>)
 8001daa:	4299      	cmp	r1, r3
 8001dac:	d062      	beq.n	8001e74 <HAL_DMAEx_MultiBufferStart_IT+0x556>
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4619      	mov	r1, r3
 8001db4:	4b64      	ldr	r3, [pc, #400]	; (8001f48 <HAL_DMAEx_MultiBufferStart_IT+0x62a>)
 8001db6:	4299      	cmp	r1, r3
 8001db8:	d05a      	beq.n	8001e70 <HAL_DMAEx_MultiBufferStart_IT+0x552>
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	4b62      	ldr	r3, [pc, #392]	; (8001f4c <HAL_DMAEx_MultiBufferStart_IT+0x62e>)
 8001dc2:	4299      	cmp	r1, r3
 8001dc4:	d052      	beq.n	8001e6c <HAL_DMAEx_MultiBufferStart_IT+0x54e>
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4619      	mov	r1, r3
 8001dcc:	4b60      	ldr	r3, [pc, #384]	; (8001f50 <HAL_DMAEx_MultiBufferStart_IT+0x632>)
 8001dce:	4299      	cmp	r1, r3
 8001dd0:	d04a      	beq.n	8001e68 <HAL_DMAEx_MultiBufferStart_IT+0x54a>
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	4b5e      	ldr	r3, [pc, #376]	; (8001f54 <HAL_DMAEx_MultiBufferStart_IT+0x636>)
 8001dda:	4299      	cmp	r1, r3
 8001ddc:	d041      	beq.n	8001e62 <HAL_DMAEx_MultiBufferStart_IT+0x544>
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4619      	mov	r1, r3
 8001de4:	4b5c      	ldr	r3, [pc, #368]	; (8001f58 <HAL_DMAEx_MultiBufferStart_IT+0x63a>)
 8001de6:	4299      	cmp	r1, r3
 8001de8:	d038      	beq.n	8001e5c <HAL_DMAEx_MultiBufferStart_IT+0x53e>
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4619      	mov	r1, r3
 8001df0:	4b5a      	ldr	r3, [pc, #360]	; (8001f5c <HAL_DMAEx_MultiBufferStart_IT+0x63e>)
 8001df2:	4299      	cmp	r1, r3
 8001df4:	d02f      	beq.n	8001e56 <HAL_DMAEx_MultiBufferStart_IT+0x538>
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	4b58      	ldr	r3, [pc, #352]	; (8001f60 <HAL_DMAEx_MultiBufferStart_IT+0x642>)
 8001dfe:	4299      	cmp	r1, r3
 8001e00:	d026      	beq.n	8001e50 <HAL_DMAEx_MultiBufferStart_IT+0x532>
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4619      	mov	r1, r3
 8001e08:	4b56      	ldr	r3, [pc, #344]	; (8001f64 <HAL_DMAEx_MultiBufferStart_IT+0x646>)
 8001e0a:	4299      	cmp	r1, r3
 8001e0c:	d01d      	beq.n	8001e4a <HAL_DMAEx_MultiBufferStart_IT+0x52c>
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4619      	mov	r1, r3
 8001e14:	4b54      	ldr	r3, [pc, #336]	; (8001f68 <HAL_DMAEx_MultiBufferStart_IT+0x64a>)
 8001e16:	4299      	cmp	r1, r3
 8001e18:	d014      	beq.n	8001e44 <HAL_DMAEx_MultiBufferStart_IT+0x526>
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4b52      	ldr	r3, [pc, #328]	; (8001f6c <HAL_DMAEx_MultiBufferStart_IT+0x64e>)
 8001e22:	4299      	cmp	r1, r3
 8001e24:	d00b      	beq.n	8001e3e <HAL_DMAEx_MultiBufferStart_IT+0x520>
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	4b50      	ldr	r3, [pc, #320]	; (8001f70 <HAL_DMAEx_MultiBufferStart_IT+0x652>)
 8001e2e:	4299      	cmp	r1, r3
 8001e30:	d102      	bne.n	8001e38 <HAL_DMAEx_MultiBufferStart_IT+0x51a>
 8001e32:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001e36:	e01e      	b.n	8001e76 <HAL_DMAEx_MultiBufferStart_IT+0x558>
 8001e38:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001e3c:	e01b      	b.n	8001e76 <HAL_DMAEx_MultiBufferStart_IT+0x558>
 8001e3e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001e42:	e018      	b.n	8001e76 <HAL_DMAEx_MultiBufferStart_IT+0x558>
 8001e44:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001e48:	e015      	b.n	8001e76 <HAL_DMAEx_MultiBufferStart_IT+0x558>
 8001e4a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001e4e:	e012      	b.n	8001e76 <HAL_DMAEx_MultiBufferStart_IT+0x558>
 8001e50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e54:	e00f      	b.n	8001e76 <HAL_DMAEx_MultiBufferStart_IT+0x558>
 8001e56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e5a:	e00c      	b.n	8001e76 <HAL_DMAEx_MultiBufferStart_IT+0x558>
 8001e5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e60:	e009      	b.n	8001e76 <HAL_DMAEx_MultiBufferStart_IT+0x558>
 8001e62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e66:	e006      	b.n	8001e76 <HAL_DMAEx_MultiBufferStart_IT+0x558>
 8001e68:	2310      	movs	r3, #16
 8001e6a:	e004      	b.n	8001e76 <HAL_DMAEx_MultiBufferStart_IT+0x558>
 8001e6c:	2310      	movs	r3, #16
 8001e6e:	e002      	b.n	8001e76 <HAL_DMAEx_MultiBufferStart_IT+0x558>
 8001e70:	2310      	movs	r3, #16
 8001e72:	e000      	b.n	8001e76 <HAL_DMAEx_MultiBufferStart_IT+0x558>
 8001e74:	2310      	movs	r3, #16
 8001e76:	60d3      	str	r3, [r2, #12]
 8001e78:	e173      	b.n	8002162 <HAL_DMAEx_MultiBufferStart_IT+0x844>
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	461a      	mov	r2, r3
 8001e80:	4b3e      	ldr	r3, [pc, #248]	; (8001f7c <HAL_DMAEx_MultiBufferStart_IT+0x65e>)
 8001e82:	429a      	cmp	r2, r3
 8001e84:	f240 808e 	bls.w	8001fa4 <HAL_DMAEx_MultiBufferStart_IT+0x686>
 8001e88:	4a3b      	ldr	r2, [pc, #236]	; (8001f78 <HAL_DMAEx_MultiBufferStart_IT+0x65a>)
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4619      	mov	r1, r3
 8001e90:	4b2c      	ldr	r3, [pc, #176]	; (8001f44 <HAL_DMAEx_MultiBufferStart_IT+0x626>)
 8001e92:	4299      	cmp	r1, r3
 8001e94:	f000 8083 	beq.w	8001f9e <HAL_DMAEx_MultiBufferStart_IT+0x680>
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4b2a      	ldr	r3, [pc, #168]	; (8001f48 <HAL_DMAEx_MultiBufferStart_IT+0x62a>)
 8001ea0:	4299      	cmp	r1, r3
 8001ea2:	d07a      	beq.n	8001f9a <HAL_DMAEx_MultiBufferStart_IT+0x67c>
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	4b28      	ldr	r3, [pc, #160]	; (8001f4c <HAL_DMAEx_MultiBufferStart_IT+0x62e>)
 8001eac:	4299      	cmp	r1, r3
 8001eae:	d072      	beq.n	8001f96 <HAL_DMAEx_MultiBufferStart_IT+0x678>
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	4b26      	ldr	r3, [pc, #152]	; (8001f50 <HAL_DMAEx_MultiBufferStart_IT+0x632>)
 8001eb8:	4299      	cmp	r1, r3
 8001eba:	d06a      	beq.n	8001f92 <HAL_DMAEx_MultiBufferStart_IT+0x674>
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	4b24      	ldr	r3, [pc, #144]	; (8001f54 <HAL_DMAEx_MultiBufferStart_IT+0x636>)
 8001ec4:	4299      	cmp	r1, r3
 8001ec6:	d061      	beq.n	8001f8c <HAL_DMAEx_MultiBufferStart_IT+0x66e>
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4619      	mov	r1, r3
 8001ece:	4b22      	ldr	r3, [pc, #136]	; (8001f58 <HAL_DMAEx_MultiBufferStart_IT+0x63a>)
 8001ed0:	4299      	cmp	r1, r3
 8001ed2:	d058      	beq.n	8001f86 <HAL_DMAEx_MultiBufferStart_IT+0x668>
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4b20      	ldr	r3, [pc, #128]	; (8001f5c <HAL_DMAEx_MultiBufferStart_IT+0x63e>)
 8001edc:	4299      	cmp	r1, r3
 8001ede:	d04f      	beq.n	8001f80 <HAL_DMAEx_MultiBufferStart_IT+0x662>
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	4b1e      	ldr	r3, [pc, #120]	; (8001f60 <HAL_DMAEx_MultiBufferStart_IT+0x642>)
 8001ee8:	4299      	cmp	r1, r3
 8001eea:	d026      	beq.n	8001f3a <HAL_DMAEx_MultiBufferStart_IT+0x61c>
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	4b1c      	ldr	r3, [pc, #112]	; (8001f64 <HAL_DMAEx_MultiBufferStart_IT+0x646>)
 8001ef4:	4299      	cmp	r1, r3
 8001ef6:	d01d      	beq.n	8001f34 <HAL_DMAEx_MultiBufferStart_IT+0x616>
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4619      	mov	r1, r3
 8001efe:	4b1a      	ldr	r3, [pc, #104]	; (8001f68 <HAL_DMAEx_MultiBufferStart_IT+0x64a>)
 8001f00:	4299      	cmp	r1, r3
 8001f02:	d014      	beq.n	8001f2e <HAL_DMAEx_MultiBufferStart_IT+0x610>
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4b18      	ldr	r3, [pc, #96]	; (8001f6c <HAL_DMAEx_MultiBufferStart_IT+0x64e>)
 8001f0c:	4299      	cmp	r1, r3
 8001f0e:	d00b      	beq.n	8001f28 <HAL_DMAEx_MultiBufferStart_IT+0x60a>
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4619      	mov	r1, r3
 8001f16:	4b16      	ldr	r3, [pc, #88]	; (8001f70 <HAL_DMAEx_MultiBufferStart_IT+0x652>)
 8001f18:	4299      	cmp	r1, r3
 8001f1a:	d102      	bne.n	8001f22 <HAL_DMAEx_MultiBufferStart_IT+0x604>
 8001f1c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001f20:	e03e      	b.n	8001fa0 <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8001f22:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001f26:	e03b      	b.n	8001fa0 <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8001f28:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001f2c:	e038      	b.n	8001fa0 <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8001f2e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001f32:	e035      	b.n	8001fa0 <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8001f34:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001f38:	e032      	b.n	8001fa0 <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8001f3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f3e:	e02f      	b.n	8001fa0 <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8001f40:	40026000 	.word	0x40026000
 8001f44:	40026010 	.word	0x40026010
 8001f48:	40026410 	.word	0x40026410
 8001f4c:	40026070 	.word	0x40026070
 8001f50:	40026470 	.word	0x40026470
 8001f54:	40026028 	.word	0x40026028
 8001f58:	40026428 	.word	0x40026428
 8001f5c:	40026088 	.word	0x40026088
 8001f60:	40026488 	.word	0x40026488
 8001f64:	40026040 	.word	0x40026040
 8001f68:	40026440 	.word	0x40026440
 8001f6c:	400260a0 	.word	0x400260a0
 8001f70:	400264a0 	.word	0x400264a0
 8001f74:	40026458 	.word	0x40026458
 8001f78:	40026400 	.word	0x40026400
 8001f7c:	400260b8 	.word	0x400260b8
 8001f80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f84:	e00c      	b.n	8001fa0 <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8001f86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f8a:	e009      	b.n	8001fa0 <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8001f8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f90:	e006      	b.n	8001fa0 <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8001f92:	2310      	movs	r3, #16
 8001f94:	e004      	b.n	8001fa0 <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8001f96:	2310      	movs	r3, #16
 8001f98:	e002      	b.n	8001fa0 <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8001f9a:	2310      	movs	r3, #16
 8001f9c:	e000      	b.n	8001fa0 <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8001f9e:	2310      	movs	r3, #16
 8001fa0:	6093      	str	r3, [r2, #8]
 8001fa2:	e0de      	b.n	8002162 <HAL_DMAEx_MultiBufferStart_IT+0x844>
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	461a      	mov	r2, r3
 8001faa:	4ba1      	ldr	r3, [pc, #644]	; (8002230 <HAL_DMAEx_MultiBufferStart_IT+0x912>)
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d96c      	bls.n	800208a <HAL_DMAEx_MultiBufferStart_IT+0x76c>
 8001fb0:	4aa0      	ldr	r2, [pc, #640]	; (8002234 <HAL_DMAEx_MultiBufferStart_IT+0x916>)
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	4b9f      	ldr	r3, [pc, #636]	; (8002238 <HAL_DMAEx_MultiBufferStart_IT+0x91a>)
 8001fba:	4299      	cmp	r1, r3
 8001fbc:	d062      	beq.n	8002084 <HAL_DMAEx_MultiBufferStart_IT+0x766>
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4b9d      	ldr	r3, [pc, #628]	; (800223c <HAL_DMAEx_MultiBufferStart_IT+0x91e>)
 8001fc6:	4299      	cmp	r1, r3
 8001fc8:	d05a      	beq.n	8002080 <HAL_DMAEx_MultiBufferStart_IT+0x762>
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4b9b      	ldr	r3, [pc, #620]	; (8002240 <HAL_DMAEx_MultiBufferStart_IT+0x922>)
 8001fd2:	4299      	cmp	r1, r3
 8001fd4:	d052      	beq.n	800207c <HAL_DMAEx_MultiBufferStart_IT+0x75e>
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4619      	mov	r1, r3
 8001fdc:	4b99      	ldr	r3, [pc, #612]	; (8002244 <HAL_DMAEx_MultiBufferStart_IT+0x926>)
 8001fde:	4299      	cmp	r1, r3
 8001fe0:	d04a      	beq.n	8002078 <HAL_DMAEx_MultiBufferStart_IT+0x75a>
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4b97      	ldr	r3, [pc, #604]	; (8002248 <HAL_DMAEx_MultiBufferStart_IT+0x92a>)
 8001fea:	4299      	cmp	r1, r3
 8001fec:	d041      	beq.n	8002072 <HAL_DMAEx_MultiBufferStart_IT+0x754>
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	4b95      	ldr	r3, [pc, #596]	; (800224c <HAL_DMAEx_MultiBufferStart_IT+0x92e>)
 8001ff6:	4299      	cmp	r1, r3
 8001ff8:	d038      	beq.n	800206c <HAL_DMAEx_MultiBufferStart_IT+0x74e>
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4619      	mov	r1, r3
 8002000:	4b93      	ldr	r3, [pc, #588]	; (8002250 <HAL_DMAEx_MultiBufferStart_IT+0x932>)
 8002002:	4299      	cmp	r1, r3
 8002004:	d02f      	beq.n	8002066 <HAL_DMAEx_MultiBufferStart_IT+0x748>
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4619      	mov	r1, r3
 800200c:	4b91      	ldr	r3, [pc, #580]	; (8002254 <HAL_DMAEx_MultiBufferStart_IT+0x936>)
 800200e:	4299      	cmp	r1, r3
 8002010:	d026      	beq.n	8002060 <HAL_DMAEx_MultiBufferStart_IT+0x742>
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4619      	mov	r1, r3
 8002018:	4b8f      	ldr	r3, [pc, #572]	; (8002258 <HAL_DMAEx_MultiBufferStart_IT+0x93a>)
 800201a:	4299      	cmp	r1, r3
 800201c:	d01d      	beq.n	800205a <HAL_DMAEx_MultiBufferStart_IT+0x73c>
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4619      	mov	r1, r3
 8002024:	4b8d      	ldr	r3, [pc, #564]	; (800225c <HAL_DMAEx_MultiBufferStart_IT+0x93e>)
 8002026:	4299      	cmp	r1, r3
 8002028:	d014      	beq.n	8002054 <HAL_DMAEx_MultiBufferStart_IT+0x736>
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4619      	mov	r1, r3
 8002030:	4b8b      	ldr	r3, [pc, #556]	; (8002260 <HAL_DMAEx_MultiBufferStart_IT+0x942>)
 8002032:	4299      	cmp	r1, r3
 8002034:	d00b      	beq.n	800204e <HAL_DMAEx_MultiBufferStart_IT+0x730>
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4619      	mov	r1, r3
 800203c:	4b89      	ldr	r3, [pc, #548]	; (8002264 <HAL_DMAEx_MultiBufferStart_IT+0x946>)
 800203e:	4299      	cmp	r1, r3
 8002040:	d102      	bne.n	8002048 <HAL_DMAEx_MultiBufferStart_IT+0x72a>
 8002042:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002046:	e01e      	b.n	8002086 <HAL_DMAEx_MultiBufferStart_IT+0x768>
 8002048:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800204c:	e01b      	b.n	8002086 <HAL_DMAEx_MultiBufferStart_IT+0x768>
 800204e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002052:	e018      	b.n	8002086 <HAL_DMAEx_MultiBufferStart_IT+0x768>
 8002054:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002058:	e015      	b.n	8002086 <HAL_DMAEx_MultiBufferStart_IT+0x768>
 800205a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800205e:	e012      	b.n	8002086 <HAL_DMAEx_MultiBufferStart_IT+0x768>
 8002060:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002064:	e00f      	b.n	8002086 <HAL_DMAEx_MultiBufferStart_IT+0x768>
 8002066:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800206a:	e00c      	b.n	8002086 <HAL_DMAEx_MultiBufferStart_IT+0x768>
 800206c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002070:	e009      	b.n	8002086 <HAL_DMAEx_MultiBufferStart_IT+0x768>
 8002072:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002076:	e006      	b.n	8002086 <HAL_DMAEx_MultiBufferStart_IT+0x768>
 8002078:	2310      	movs	r3, #16
 800207a:	e004      	b.n	8002086 <HAL_DMAEx_MultiBufferStart_IT+0x768>
 800207c:	2310      	movs	r3, #16
 800207e:	e002      	b.n	8002086 <HAL_DMAEx_MultiBufferStart_IT+0x768>
 8002080:	2310      	movs	r3, #16
 8002082:	e000      	b.n	8002086 <HAL_DMAEx_MultiBufferStart_IT+0x768>
 8002084:	2310      	movs	r3, #16
 8002086:	60d3      	str	r3, [r2, #12]
 8002088:	e06b      	b.n	8002162 <HAL_DMAEx_MultiBufferStart_IT+0x844>
 800208a:	4a6a      	ldr	r2, [pc, #424]	; (8002234 <HAL_DMAEx_MultiBufferStart_IT+0x916>)
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4619      	mov	r1, r3
 8002092:	4b69      	ldr	r3, [pc, #420]	; (8002238 <HAL_DMAEx_MultiBufferStart_IT+0x91a>)
 8002094:	4299      	cmp	r1, r3
 8002096:	d062      	beq.n	800215e <HAL_DMAEx_MultiBufferStart_IT+0x840>
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4619      	mov	r1, r3
 800209e:	4b67      	ldr	r3, [pc, #412]	; (800223c <HAL_DMAEx_MultiBufferStart_IT+0x91e>)
 80020a0:	4299      	cmp	r1, r3
 80020a2:	d05a      	beq.n	800215a <HAL_DMAEx_MultiBufferStart_IT+0x83c>
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4619      	mov	r1, r3
 80020aa:	4b65      	ldr	r3, [pc, #404]	; (8002240 <HAL_DMAEx_MultiBufferStart_IT+0x922>)
 80020ac:	4299      	cmp	r1, r3
 80020ae:	d052      	beq.n	8002156 <HAL_DMAEx_MultiBufferStart_IT+0x838>
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4619      	mov	r1, r3
 80020b6:	4b63      	ldr	r3, [pc, #396]	; (8002244 <HAL_DMAEx_MultiBufferStart_IT+0x926>)
 80020b8:	4299      	cmp	r1, r3
 80020ba:	d04a      	beq.n	8002152 <HAL_DMAEx_MultiBufferStart_IT+0x834>
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4619      	mov	r1, r3
 80020c2:	4b61      	ldr	r3, [pc, #388]	; (8002248 <HAL_DMAEx_MultiBufferStart_IT+0x92a>)
 80020c4:	4299      	cmp	r1, r3
 80020c6:	d041      	beq.n	800214c <HAL_DMAEx_MultiBufferStart_IT+0x82e>
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4619      	mov	r1, r3
 80020ce:	4b5f      	ldr	r3, [pc, #380]	; (800224c <HAL_DMAEx_MultiBufferStart_IT+0x92e>)
 80020d0:	4299      	cmp	r1, r3
 80020d2:	d038      	beq.n	8002146 <HAL_DMAEx_MultiBufferStart_IT+0x828>
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4619      	mov	r1, r3
 80020da:	4b5d      	ldr	r3, [pc, #372]	; (8002250 <HAL_DMAEx_MultiBufferStart_IT+0x932>)
 80020dc:	4299      	cmp	r1, r3
 80020de:	d02f      	beq.n	8002140 <HAL_DMAEx_MultiBufferStart_IT+0x822>
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4619      	mov	r1, r3
 80020e6:	4b5b      	ldr	r3, [pc, #364]	; (8002254 <HAL_DMAEx_MultiBufferStart_IT+0x936>)
 80020e8:	4299      	cmp	r1, r3
 80020ea:	d026      	beq.n	800213a <HAL_DMAEx_MultiBufferStart_IT+0x81c>
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4619      	mov	r1, r3
 80020f2:	4b59      	ldr	r3, [pc, #356]	; (8002258 <HAL_DMAEx_MultiBufferStart_IT+0x93a>)
 80020f4:	4299      	cmp	r1, r3
 80020f6:	d01d      	beq.n	8002134 <HAL_DMAEx_MultiBufferStart_IT+0x816>
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4619      	mov	r1, r3
 80020fe:	4b57      	ldr	r3, [pc, #348]	; (800225c <HAL_DMAEx_MultiBufferStart_IT+0x93e>)
 8002100:	4299      	cmp	r1, r3
 8002102:	d014      	beq.n	800212e <HAL_DMAEx_MultiBufferStart_IT+0x810>
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4619      	mov	r1, r3
 800210a:	4b55      	ldr	r3, [pc, #340]	; (8002260 <HAL_DMAEx_MultiBufferStart_IT+0x942>)
 800210c:	4299      	cmp	r1, r3
 800210e:	d00b      	beq.n	8002128 <HAL_DMAEx_MultiBufferStart_IT+0x80a>
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4619      	mov	r1, r3
 8002116:	4b53      	ldr	r3, [pc, #332]	; (8002264 <HAL_DMAEx_MultiBufferStart_IT+0x946>)
 8002118:	4299      	cmp	r1, r3
 800211a:	d102      	bne.n	8002122 <HAL_DMAEx_MultiBufferStart_IT+0x804>
 800211c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002120:	e01e      	b.n	8002160 <HAL_DMAEx_MultiBufferStart_IT+0x842>
 8002122:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002126:	e01b      	b.n	8002160 <HAL_DMAEx_MultiBufferStart_IT+0x842>
 8002128:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800212c:	e018      	b.n	8002160 <HAL_DMAEx_MultiBufferStart_IT+0x842>
 800212e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002132:	e015      	b.n	8002160 <HAL_DMAEx_MultiBufferStart_IT+0x842>
 8002134:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002138:	e012      	b.n	8002160 <HAL_DMAEx_MultiBufferStart_IT+0x842>
 800213a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800213e:	e00f      	b.n	8002160 <HAL_DMAEx_MultiBufferStart_IT+0x842>
 8002140:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002144:	e00c      	b.n	8002160 <HAL_DMAEx_MultiBufferStart_IT+0x842>
 8002146:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800214a:	e009      	b.n	8002160 <HAL_DMAEx_MultiBufferStart_IT+0x842>
 800214c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002150:	e006      	b.n	8002160 <HAL_DMAEx_MultiBufferStart_IT+0x842>
 8002152:	2310      	movs	r3, #16
 8002154:	e004      	b.n	8002160 <HAL_DMAEx_MultiBufferStart_IT+0x842>
 8002156:	2310      	movs	r3, #16
 8002158:	e002      	b.n	8002160 <HAL_DMAEx_MultiBufferStart_IT+0x842>
 800215a:	2310      	movs	r3, #16
 800215c:	e000      	b.n	8002160 <HAL_DMAEx_MultiBufferStart_IT+0x842>
 800215e:	2310      	movs	r3, #16
 8002160:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	461a      	mov	r2, r3
 8002168:	4b3f      	ldr	r3, [pc, #252]	; (8002268 <HAL_DMAEx_MultiBufferStart_IT+0x94a>)
 800216a:	429a      	cmp	r2, r3
 800216c:	f240 808f 	bls.w	800228e <HAL_DMAEx_MultiBufferStart_IT+0x970>
 8002170:	4a3e      	ldr	r2, [pc, #248]	; (800226c <HAL_DMAEx_MultiBufferStart_IT+0x94e>)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4619      	mov	r1, r3
 8002178:	4b2f      	ldr	r3, [pc, #188]	; (8002238 <HAL_DMAEx_MultiBufferStart_IT+0x91a>)
 800217a:	4299      	cmp	r1, r3
 800217c:	f000 8084 	beq.w	8002288 <HAL_DMAEx_MultiBufferStart_IT+0x96a>
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4619      	mov	r1, r3
 8002186:	4b2d      	ldr	r3, [pc, #180]	; (800223c <HAL_DMAEx_MultiBufferStart_IT+0x91e>)
 8002188:	4299      	cmp	r1, r3
 800218a:	d07b      	beq.n	8002284 <HAL_DMAEx_MultiBufferStart_IT+0x966>
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4619      	mov	r1, r3
 8002192:	4b2b      	ldr	r3, [pc, #172]	; (8002240 <HAL_DMAEx_MultiBufferStart_IT+0x922>)
 8002194:	4299      	cmp	r1, r3
 8002196:	d073      	beq.n	8002280 <HAL_DMAEx_MultiBufferStart_IT+0x962>
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4619      	mov	r1, r3
 800219e:	4b29      	ldr	r3, [pc, #164]	; (8002244 <HAL_DMAEx_MultiBufferStart_IT+0x926>)
 80021a0:	4299      	cmp	r1, r3
 80021a2:	d06b      	beq.n	800227c <HAL_DMAEx_MultiBufferStart_IT+0x95e>
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4619      	mov	r1, r3
 80021aa:	4b27      	ldr	r3, [pc, #156]	; (8002248 <HAL_DMAEx_MultiBufferStart_IT+0x92a>)
 80021ac:	4299      	cmp	r1, r3
 80021ae:	d062      	beq.n	8002276 <HAL_DMAEx_MultiBufferStart_IT+0x958>
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4619      	mov	r1, r3
 80021b6:	4b25      	ldr	r3, [pc, #148]	; (800224c <HAL_DMAEx_MultiBufferStart_IT+0x92e>)
 80021b8:	4299      	cmp	r1, r3
 80021ba:	d059      	beq.n	8002270 <HAL_DMAEx_MultiBufferStart_IT+0x952>
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4619      	mov	r1, r3
 80021c2:	4b23      	ldr	r3, [pc, #140]	; (8002250 <HAL_DMAEx_MultiBufferStart_IT+0x932>)
 80021c4:	4299      	cmp	r1, r3
 80021c6:	d02f      	beq.n	8002228 <HAL_DMAEx_MultiBufferStart_IT+0x90a>
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4619      	mov	r1, r3
 80021ce:	4b21      	ldr	r3, [pc, #132]	; (8002254 <HAL_DMAEx_MultiBufferStart_IT+0x936>)
 80021d0:	4299      	cmp	r1, r3
 80021d2:	d026      	beq.n	8002222 <HAL_DMAEx_MultiBufferStart_IT+0x904>
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4619      	mov	r1, r3
 80021da:	4b1f      	ldr	r3, [pc, #124]	; (8002258 <HAL_DMAEx_MultiBufferStart_IT+0x93a>)
 80021dc:	4299      	cmp	r1, r3
 80021de:	d01d      	beq.n	800221c <HAL_DMAEx_MultiBufferStart_IT+0x8fe>
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4619      	mov	r1, r3
 80021e6:	4b1d      	ldr	r3, [pc, #116]	; (800225c <HAL_DMAEx_MultiBufferStart_IT+0x93e>)
 80021e8:	4299      	cmp	r1, r3
 80021ea:	d014      	beq.n	8002216 <HAL_DMAEx_MultiBufferStart_IT+0x8f8>
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4619      	mov	r1, r3
 80021f2:	4b1b      	ldr	r3, [pc, #108]	; (8002260 <HAL_DMAEx_MultiBufferStart_IT+0x942>)
 80021f4:	4299      	cmp	r1, r3
 80021f6:	d00b      	beq.n	8002210 <HAL_DMAEx_MultiBufferStart_IT+0x8f2>
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4619      	mov	r1, r3
 80021fe:	4b19      	ldr	r3, [pc, #100]	; (8002264 <HAL_DMAEx_MultiBufferStart_IT+0x946>)
 8002200:	4299      	cmp	r1, r3
 8002202:	d102      	bne.n	800220a <HAL_DMAEx_MultiBufferStart_IT+0x8ec>
 8002204:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002208:	e03f      	b.n	800228a <HAL_DMAEx_MultiBufferStart_IT+0x96c>
 800220a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800220e:	e03c      	b.n	800228a <HAL_DMAEx_MultiBufferStart_IT+0x96c>
 8002210:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002214:	e039      	b.n	800228a <HAL_DMAEx_MultiBufferStart_IT+0x96c>
 8002216:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800221a:	e036      	b.n	800228a <HAL_DMAEx_MultiBufferStart_IT+0x96c>
 800221c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002220:	e033      	b.n	800228a <HAL_DMAEx_MultiBufferStart_IT+0x96c>
 8002222:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002226:	e030      	b.n	800228a <HAL_DMAEx_MultiBufferStart_IT+0x96c>
 8002228:	f44f 7300 	mov.w	r3, #512	; 0x200
 800222c:	e02d      	b.n	800228a <HAL_DMAEx_MultiBufferStart_IT+0x96c>
 800222e:	bf00      	nop
 8002230:	40026058 	.word	0x40026058
 8002234:	40026000 	.word	0x40026000
 8002238:	40026010 	.word	0x40026010
 800223c:	40026410 	.word	0x40026410
 8002240:	40026070 	.word	0x40026070
 8002244:	40026470 	.word	0x40026470
 8002248:	40026028 	.word	0x40026028
 800224c:	40026428 	.word	0x40026428
 8002250:	40026088 	.word	0x40026088
 8002254:	40026488 	.word	0x40026488
 8002258:	40026040 	.word	0x40026040
 800225c:	40026440 	.word	0x40026440
 8002260:	400260a0 	.word	0x400260a0
 8002264:	400264a0 	.word	0x400264a0
 8002268:	40026458 	.word	0x40026458
 800226c:	40026400 	.word	0x40026400
 8002270:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002274:	e009      	b.n	800228a <HAL_DMAEx_MultiBufferStart_IT+0x96c>
 8002276:	f44f 7300 	mov.w	r3, #512	; 0x200
 800227a:	e006      	b.n	800228a <HAL_DMAEx_MultiBufferStart_IT+0x96c>
 800227c:	2308      	movs	r3, #8
 800227e:	e004      	b.n	800228a <HAL_DMAEx_MultiBufferStart_IT+0x96c>
 8002280:	2308      	movs	r3, #8
 8002282:	e002      	b.n	800228a <HAL_DMAEx_MultiBufferStart_IT+0x96c>
 8002284:	2308      	movs	r3, #8
 8002286:	e000      	b.n	800228a <HAL_DMAEx_MultiBufferStart_IT+0x96c>
 8002288:	2308      	movs	r3, #8
 800228a:	60d3      	str	r3, [r2, #12]
 800228c:	e173      	b.n	8002576 <HAL_DMAEx_MultiBufferStart_IT+0xc58>
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	461a      	mov	r2, r3
 8002294:	4b9f      	ldr	r3, [pc, #636]	; (8002514 <HAL_DMAEx_MultiBufferStart_IT+0xbf6>)
 8002296:	429a      	cmp	r2, r3
 8002298:	d96c      	bls.n	8002374 <HAL_DMAEx_MultiBufferStart_IT+0xa56>
 800229a:	4a9f      	ldr	r2, [pc, #636]	; (8002518 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>)
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4619      	mov	r1, r3
 80022a2:	4b9e      	ldr	r3, [pc, #632]	; (800251c <HAL_DMAEx_MultiBufferStart_IT+0xbfe>)
 80022a4:	4299      	cmp	r1, r3
 80022a6:	d062      	beq.n	800236e <HAL_DMAEx_MultiBufferStart_IT+0xa50>
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4619      	mov	r1, r3
 80022ae:	4b9c      	ldr	r3, [pc, #624]	; (8002520 <HAL_DMAEx_MultiBufferStart_IT+0xc02>)
 80022b0:	4299      	cmp	r1, r3
 80022b2:	d05a      	beq.n	800236a <HAL_DMAEx_MultiBufferStart_IT+0xa4c>
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4619      	mov	r1, r3
 80022ba:	4b9a      	ldr	r3, [pc, #616]	; (8002524 <HAL_DMAEx_MultiBufferStart_IT+0xc06>)
 80022bc:	4299      	cmp	r1, r3
 80022be:	d052      	beq.n	8002366 <HAL_DMAEx_MultiBufferStart_IT+0xa48>
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4619      	mov	r1, r3
 80022c6:	4b98      	ldr	r3, [pc, #608]	; (8002528 <HAL_DMAEx_MultiBufferStart_IT+0xc0a>)
 80022c8:	4299      	cmp	r1, r3
 80022ca:	d04a      	beq.n	8002362 <HAL_DMAEx_MultiBufferStart_IT+0xa44>
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4619      	mov	r1, r3
 80022d2:	4b96      	ldr	r3, [pc, #600]	; (800252c <HAL_DMAEx_MultiBufferStart_IT+0xc0e>)
 80022d4:	4299      	cmp	r1, r3
 80022d6:	d041      	beq.n	800235c <HAL_DMAEx_MultiBufferStart_IT+0xa3e>
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4619      	mov	r1, r3
 80022de:	4b94      	ldr	r3, [pc, #592]	; (8002530 <HAL_DMAEx_MultiBufferStart_IT+0xc12>)
 80022e0:	4299      	cmp	r1, r3
 80022e2:	d038      	beq.n	8002356 <HAL_DMAEx_MultiBufferStart_IT+0xa38>
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4619      	mov	r1, r3
 80022ea:	4b92      	ldr	r3, [pc, #584]	; (8002534 <HAL_DMAEx_MultiBufferStart_IT+0xc16>)
 80022ec:	4299      	cmp	r1, r3
 80022ee:	d02f      	beq.n	8002350 <HAL_DMAEx_MultiBufferStart_IT+0xa32>
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4619      	mov	r1, r3
 80022f6:	4b90      	ldr	r3, [pc, #576]	; (8002538 <HAL_DMAEx_MultiBufferStart_IT+0xc1a>)
 80022f8:	4299      	cmp	r1, r3
 80022fa:	d026      	beq.n	800234a <HAL_DMAEx_MultiBufferStart_IT+0xa2c>
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4619      	mov	r1, r3
 8002302:	4b8e      	ldr	r3, [pc, #568]	; (800253c <HAL_DMAEx_MultiBufferStart_IT+0xc1e>)
 8002304:	4299      	cmp	r1, r3
 8002306:	d01d      	beq.n	8002344 <HAL_DMAEx_MultiBufferStart_IT+0xa26>
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4619      	mov	r1, r3
 800230e:	4b8c      	ldr	r3, [pc, #560]	; (8002540 <HAL_DMAEx_MultiBufferStart_IT+0xc22>)
 8002310:	4299      	cmp	r1, r3
 8002312:	d014      	beq.n	800233e <HAL_DMAEx_MultiBufferStart_IT+0xa20>
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4619      	mov	r1, r3
 800231a:	4b8a      	ldr	r3, [pc, #552]	; (8002544 <HAL_DMAEx_MultiBufferStart_IT+0xc26>)
 800231c:	4299      	cmp	r1, r3
 800231e:	d00b      	beq.n	8002338 <HAL_DMAEx_MultiBufferStart_IT+0xa1a>
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4619      	mov	r1, r3
 8002326:	4b88      	ldr	r3, [pc, #544]	; (8002548 <HAL_DMAEx_MultiBufferStart_IT+0xc2a>)
 8002328:	4299      	cmp	r1, r3
 800232a:	d102      	bne.n	8002332 <HAL_DMAEx_MultiBufferStart_IT+0xa14>
 800232c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002330:	e01e      	b.n	8002370 <HAL_DMAEx_MultiBufferStart_IT+0xa52>
 8002332:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002336:	e01b      	b.n	8002370 <HAL_DMAEx_MultiBufferStart_IT+0xa52>
 8002338:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800233c:	e018      	b.n	8002370 <HAL_DMAEx_MultiBufferStart_IT+0xa52>
 800233e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002342:	e015      	b.n	8002370 <HAL_DMAEx_MultiBufferStart_IT+0xa52>
 8002344:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002348:	e012      	b.n	8002370 <HAL_DMAEx_MultiBufferStart_IT+0xa52>
 800234a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800234e:	e00f      	b.n	8002370 <HAL_DMAEx_MultiBufferStart_IT+0xa52>
 8002350:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002354:	e00c      	b.n	8002370 <HAL_DMAEx_MultiBufferStart_IT+0xa52>
 8002356:	f44f 7300 	mov.w	r3, #512	; 0x200
 800235a:	e009      	b.n	8002370 <HAL_DMAEx_MultiBufferStart_IT+0xa52>
 800235c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002360:	e006      	b.n	8002370 <HAL_DMAEx_MultiBufferStart_IT+0xa52>
 8002362:	2308      	movs	r3, #8
 8002364:	e004      	b.n	8002370 <HAL_DMAEx_MultiBufferStart_IT+0xa52>
 8002366:	2308      	movs	r3, #8
 8002368:	e002      	b.n	8002370 <HAL_DMAEx_MultiBufferStart_IT+0xa52>
 800236a:	2308      	movs	r3, #8
 800236c:	e000      	b.n	8002370 <HAL_DMAEx_MultiBufferStart_IT+0xa52>
 800236e:	2308      	movs	r3, #8
 8002370:	6093      	str	r3, [r2, #8]
 8002372:	e100      	b.n	8002576 <HAL_DMAEx_MultiBufferStart_IT+0xc58>
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	461a      	mov	r2, r3
 800237a:	4b74      	ldr	r3, [pc, #464]	; (800254c <HAL_DMAEx_MultiBufferStart_IT+0xc2e>)
 800237c:	429a      	cmp	r2, r3
 800237e:	d96c      	bls.n	800245a <HAL_DMAEx_MultiBufferStart_IT+0xb3c>
 8002380:	4a73      	ldr	r2, [pc, #460]	; (8002550 <HAL_DMAEx_MultiBufferStart_IT+0xc32>)
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4619      	mov	r1, r3
 8002388:	4b64      	ldr	r3, [pc, #400]	; (800251c <HAL_DMAEx_MultiBufferStart_IT+0xbfe>)
 800238a:	4299      	cmp	r1, r3
 800238c:	d062      	beq.n	8002454 <HAL_DMAEx_MultiBufferStart_IT+0xb36>
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4619      	mov	r1, r3
 8002394:	4b62      	ldr	r3, [pc, #392]	; (8002520 <HAL_DMAEx_MultiBufferStart_IT+0xc02>)
 8002396:	4299      	cmp	r1, r3
 8002398:	d05a      	beq.n	8002450 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4619      	mov	r1, r3
 80023a0:	4b60      	ldr	r3, [pc, #384]	; (8002524 <HAL_DMAEx_MultiBufferStart_IT+0xc06>)
 80023a2:	4299      	cmp	r1, r3
 80023a4:	d052      	beq.n	800244c <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4619      	mov	r1, r3
 80023ac:	4b5e      	ldr	r3, [pc, #376]	; (8002528 <HAL_DMAEx_MultiBufferStart_IT+0xc0a>)
 80023ae:	4299      	cmp	r1, r3
 80023b0:	d04a      	beq.n	8002448 <HAL_DMAEx_MultiBufferStart_IT+0xb2a>
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4619      	mov	r1, r3
 80023b8:	4b5c      	ldr	r3, [pc, #368]	; (800252c <HAL_DMAEx_MultiBufferStart_IT+0xc0e>)
 80023ba:	4299      	cmp	r1, r3
 80023bc:	d041      	beq.n	8002442 <HAL_DMAEx_MultiBufferStart_IT+0xb24>
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4619      	mov	r1, r3
 80023c4:	4b5a      	ldr	r3, [pc, #360]	; (8002530 <HAL_DMAEx_MultiBufferStart_IT+0xc12>)
 80023c6:	4299      	cmp	r1, r3
 80023c8:	d038      	beq.n	800243c <HAL_DMAEx_MultiBufferStart_IT+0xb1e>
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4619      	mov	r1, r3
 80023d0:	4b58      	ldr	r3, [pc, #352]	; (8002534 <HAL_DMAEx_MultiBufferStart_IT+0xc16>)
 80023d2:	4299      	cmp	r1, r3
 80023d4:	d02f      	beq.n	8002436 <HAL_DMAEx_MultiBufferStart_IT+0xb18>
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4619      	mov	r1, r3
 80023dc:	4b56      	ldr	r3, [pc, #344]	; (8002538 <HAL_DMAEx_MultiBufferStart_IT+0xc1a>)
 80023de:	4299      	cmp	r1, r3
 80023e0:	d026      	beq.n	8002430 <HAL_DMAEx_MultiBufferStart_IT+0xb12>
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4619      	mov	r1, r3
 80023e8:	4b54      	ldr	r3, [pc, #336]	; (800253c <HAL_DMAEx_MultiBufferStart_IT+0xc1e>)
 80023ea:	4299      	cmp	r1, r3
 80023ec:	d01d      	beq.n	800242a <HAL_DMAEx_MultiBufferStart_IT+0xb0c>
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4619      	mov	r1, r3
 80023f4:	4b52      	ldr	r3, [pc, #328]	; (8002540 <HAL_DMAEx_MultiBufferStart_IT+0xc22>)
 80023f6:	4299      	cmp	r1, r3
 80023f8:	d014      	beq.n	8002424 <HAL_DMAEx_MultiBufferStart_IT+0xb06>
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4619      	mov	r1, r3
 8002400:	4b50      	ldr	r3, [pc, #320]	; (8002544 <HAL_DMAEx_MultiBufferStart_IT+0xc26>)
 8002402:	4299      	cmp	r1, r3
 8002404:	d00b      	beq.n	800241e <HAL_DMAEx_MultiBufferStart_IT+0xb00>
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4619      	mov	r1, r3
 800240c:	4b4e      	ldr	r3, [pc, #312]	; (8002548 <HAL_DMAEx_MultiBufferStart_IT+0xc2a>)
 800240e:	4299      	cmp	r1, r3
 8002410:	d102      	bne.n	8002418 <HAL_DMAEx_MultiBufferStart_IT+0xafa>
 8002412:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002416:	e01e      	b.n	8002456 <HAL_DMAEx_MultiBufferStart_IT+0xb38>
 8002418:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800241c:	e01b      	b.n	8002456 <HAL_DMAEx_MultiBufferStart_IT+0xb38>
 800241e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002422:	e018      	b.n	8002456 <HAL_DMAEx_MultiBufferStart_IT+0xb38>
 8002424:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002428:	e015      	b.n	8002456 <HAL_DMAEx_MultiBufferStart_IT+0xb38>
 800242a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800242e:	e012      	b.n	8002456 <HAL_DMAEx_MultiBufferStart_IT+0xb38>
 8002430:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002434:	e00f      	b.n	8002456 <HAL_DMAEx_MultiBufferStart_IT+0xb38>
 8002436:	f44f 7300 	mov.w	r3, #512	; 0x200
 800243a:	e00c      	b.n	8002456 <HAL_DMAEx_MultiBufferStart_IT+0xb38>
 800243c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002440:	e009      	b.n	8002456 <HAL_DMAEx_MultiBufferStart_IT+0xb38>
 8002442:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002446:	e006      	b.n	8002456 <HAL_DMAEx_MultiBufferStart_IT+0xb38>
 8002448:	2308      	movs	r3, #8
 800244a:	e004      	b.n	8002456 <HAL_DMAEx_MultiBufferStart_IT+0xb38>
 800244c:	2308      	movs	r3, #8
 800244e:	e002      	b.n	8002456 <HAL_DMAEx_MultiBufferStart_IT+0xb38>
 8002450:	2308      	movs	r3, #8
 8002452:	e000      	b.n	8002456 <HAL_DMAEx_MultiBufferStart_IT+0xb38>
 8002454:	2308      	movs	r3, #8
 8002456:	60d3      	str	r3, [r2, #12]
 8002458:	e08d      	b.n	8002576 <HAL_DMAEx_MultiBufferStart_IT+0xc58>
 800245a:	4a3d      	ldr	r2, [pc, #244]	; (8002550 <HAL_DMAEx_MultiBufferStart_IT+0xc32>)
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4619      	mov	r1, r3
 8002462:	4b2e      	ldr	r3, [pc, #184]	; (800251c <HAL_DMAEx_MultiBufferStart_IT+0xbfe>)
 8002464:	4299      	cmp	r1, r3
 8002466:	f000 8084 	beq.w	8002572 <HAL_DMAEx_MultiBufferStart_IT+0xc54>
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4619      	mov	r1, r3
 8002470:	4b2b      	ldr	r3, [pc, #172]	; (8002520 <HAL_DMAEx_MultiBufferStart_IT+0xc02>)
 8002472:	4299      	cmp	r1, r3
 8002474:	d07b      	beq.n	800256e <HAL_DMAEx_MultiBufferStart_IT+0xc50>
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4619      	mov	r1, r3
 800247c:	4b29      	ldr	r3, [pc, #164]	; (8002524 <HAL_DMAEx_MultiBufferStart_IT+0xc06>)
 800247e:	4299      	cmp	r1, r3
 8002480:	d073      	beq.n	800256a <HAL_DMAEx_MultiBufferStart_IT+0xc4c>
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4619      	mov	r1, r3
 8002488:	4b27      	ldr	r3, [pc, #156]	; (8002528 <HAL_DMAEx_MultiBufferStart_IT+0xc0a>)
 800248a:	4299      	cmp	r1, r3
 800248c:	d06b      	beq.n	8002566 <HAL_DMAEx_MultiBufferStart_IT+0xc48>
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4619      	mov	r1, r3
 8002494:	4b25      	ldr	r3, [pc, #148]	; (800252c <HAL_DMAEx_MultiBufferStart_IT+0xc0e>)
 8002496:	4299      	cmp	r1, r3
 8002498:	d062      	beq.n	8002560 <HAL_DMAEx_MultiBufferStart_IT+0xc42>
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4619      	mov	r1, r3
 80024a0:	4b23      	ldr	r3, [pc, #140]	; (8002530 <HAL_DMAEx_MultiBufferStart_IT+0xc12>)
 80024a2:	4299      	cmp	r1, r3
 80024a4:	d059      	beq.n	800255a <HAL_DMAEx_MultiBufferStart_IT+0xc3c>
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4619      	mov	r1, r3
 80024ac:	4b21      	ldr	r3, [pc, #132]	; (8002534 <HAL_DMAEx_MultiBufferStart_IT+0xc16>)
 80024ae:	4299      	cmp	r1, r3
 80024b0:	d050      	beq.n	8002554 <HAL_DMAEx_MultiBufferStart_IT+0xc36>
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4619      	mov	r1, r3
 80024b8:	4b1f      	ldr	r3, [pc, #124]	; (8002538 <HAL_DMAEx_MultiBufferStart_IT+0xc1a>)
 80024ba:	4299      	cmp	r1, r3
 80024bc:	d026      	beq.n	800250c <HAL_DMAEx_MultiBufferStart_IT+0xbee>
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4619      	mov	r1, r3
 80024c4:	4b1d      	ldr	r3, [pc, #116]	; (800253c <HAL_DMAEx_MultiBufferStart_IT+0xc1e>)
 80024c6:	4299      	cmp	r1, r3
 80024c8:	d01d      	beq.n	8002506 <HAL_DMAEx_MultiBufferStart_IT+0xbe8>
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4619      	mov	r1, r3
 80024d0:	4b1b      	ldr	r3, [pc, #108]	; (8002540 <HAL_DMAEx_MultiBufferStart_IT+0xc22>)
 80024d2:	4299      	cmp	r1, r3
 80024d4:	d014      	beq.n	8002500 <HAL_DMAEx_MultiBufferStart_IT+0xbe2>
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4619      	mov	r1, r3
 80024dc:	4b19      	ldr	r3, [pc, #100]	; (8002544 <HAL_DMAEx_MultiBufferStart_IT+0xc26>)
 80024de:	4299      	cmp	r1, r3
 80024e0:	d00b      	beq.n	80024fa <HAL_DMAEx_MultiBufferStart_IT+0xbdc>
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4619      	mov	r1, r3
 80024e8:	4b17      	ldr	r3, [pc, #92]	; (8002548 <HAL_DMAEx_MultiBufferStart_IT+0xc2a>)
 80024ea:	4299      	cmp	r1, r3
 80024ec:	d102      	bne.n	80024f4 <HAL_DMAEx_MultiBufferStart_IT+0xbd6>
 80024ee:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80024f2:	e03f      	b.n	8002574 <HAL_DMAEx_MultiBufferStart_IT+0xc56>
 80024f4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024f8:	e03c      	b.n	8002574 <HAL_DMAEx_MultiBufferStart_IT+0xc56>
 80024fa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80024fe:	e039      	b.n	8002574 <HAL_DMAEx_MultiBufferStart_IT+0xc56>
 8002500:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002504:	e036      	b.n	8002574 <HAL_DMAEx_MultiBufferStart_IT+0xc56>
 8002506:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800250a:	e033      	b.n	8002574 <HAL_DMAEx_MultiBufferStart_IT+0xc56>
 800250c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002510:	e030      	b.n	8002574 <HAL_DMAEx_MultiBufferStart_IT+0xc56>
 8002512:	bf00      	nop
 8002514:	400260b8 	.word	0x400260b8
 8002518:	40026400 	.word	0x40026400
 800251c:	40026010 	.word	0x40026010
 8002520:	40026410 	.word	0x40026410
 8002524:	40026070 	.word	0x40026070
 8002528:	40026470 	.word	0x40026470
 800252c:	40026028 	.word	0x40026028
 8002530:	40026428 	.word	0x40026428
 8002534:	40026088 	.word	0x40026088
 8002538:	40026488 	.word	0x40026488
 800253c:	40026040 	.word	0x40026040
 8002540:	40026440 	.word	0x40026440
 8002544:	400260a0 	.word	0x400260a0
 8002548:	400264a0 	.word	0x400264a0
 800254c:	40026058 	.word	0x40026058
 8002550:	40026000 	.word	0x40026000
 8002554:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002558:	e00c      	b.n	8002574 <HAL_DMAEx_MultiBufferStart_IT+0xc56>
 800255a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800255e:	e009      	b.n	8002574 <HAL_DMAEx_MultiBufferStart_IT+0xc56>
 8002560:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002564:	e006      	b.n	8002574 <HAL_DMAEx_MultiBufferStart_IT+0xc56>
 8002566:	2308      	movs	r3, #8
 8002568:	e004      	b.n	8002574 <HAL_DMAEx_MultiBufferStart_IT+0xc56>
 800256a:	2308      	movs	r3, #8
 800256c:	e002      	b.n	8002574 <HAL_DMAEx_MultiBufferStart_IT+0xc56>
 800256e:	2308      	movs	r3, #8
 8002570:	e000      	b.n	8002574 <HAL_DMAEx_MultiBufferStart_IT+0xc56>
 8002572:	2308      	movs	r3, #8
 8002574:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	461a      	mov	r2, r3
 800257c:	4b9f      	ldr	r3, [pc, #636]	; (80027fc <HAL_DMAEx_MultiBufferStart_IT+0xede>)
 800257e:	429a      	cmp	r2, r3
 8002580:	d96c      	bls.n	800265c <HAL_DMAEx_MultiBufferStart_IT+0xd3e>
 8002582:	4a9f      	ldr	r2, [pc, #636]	; (8002800 <HAL_DMAEx_MultiBufferStart_IT+0xee2>)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4619      	mov	r1, r3
 800258a:	4b9e      	ldr	r3, [pc, #632]	; (8002804 <HAL_DMAEx_MultiBufferStart_IT+0xee6>)
 800258c:	4299      	cmp	r1, r3
 800258e:	d062      	beq.n	8002656 <HAL_DMAEx_MultiBufferStart_IT+0xd38>
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4619      	mov	r1, r3
 8002596:	4b9c      	ldr	r3, [pc, #624]	; (8002808 <HAL_DMAEx_MultiBufferStart_IT+0xeea>)
 8002598:	4299      	cmp	r1, r3
 800259a:	d05a      	beq.n	8002652 <HAL_DMAEx_MultiBufferStart_IT+0xd34>
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4619      	mov	r1, r3
 80025a2:	4b9a      	ldr	r3, [pc, #616]	; (800280c <HAL_DMAEx_MultiBufferStart_IT+0xeee>)
 80025a4:	4299      	cmp	r1, r3
 80025a6:	d052      	beq.n	800264e <HAL_DMAEx_MultiBufferStart_IT+0xd30>
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4619      	mov	r1, r3
 80025ae:	4b98      	ldr	r3, [pc, #608]	; (8002810 <HAL_DMAEx_MultiBufferStart_IT+0xef2>)
 80025b0:	4299      	cmp	r1, r3
 80025b2:	d04a      	beq.n	800264a <HAL_DMAEx_MultiBufferStart_IT+0xd2c>
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4619      	mov	r1, r3
 80025ba:	4b96      	ldr	r3, [pc, #600]	; (8002814 <HAL_DMAEx_MultiBufferStart_IT+0xef6>)
 80025bc:	4299      	cmp	r1, r3
 80025be:	d041      	beq.n	8002644 <HAL_DMAEx_MultiBufferStart_IT+0xd26>
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4619      	mov	r1, r3
 80025c6:	4b94      	ldr	r3, [pc, #592]	; (8002818 <HAL_DMAEx_MultiBufferStart_IT+0xefa>)
 80025c8:	4299      	cmp	r1, r3
 80025ca:	d038      	beq.n	800263e <HAL_DMAEx_MultiBufferStart_IT+0xd20>
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4619      	mov	r1, r3
 80025d2:	4b92      	ldr	r3, [pc, #584]	; (800281c <HAL_DMAEx_MultiBufferStart_IT+0xefe>)
 80025d4:	4299      	cmp	r1, r3
 80025d6:	d02f      	beq.n	8002638 <HAL_DMAEx_MultiBufferStart_IT+0xd1a>
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4619      	mov	r1, r3
 80025de:	4b90      	ldr	r3, [pc, #576]	; (8002820 <HAL_DMAEx_MultiBufferStart_IT+0xf02>)
 80025e0:	4299      	cmp	r1, r3
 80025e2:	d026      	beq.n	8002632 <HAL_DMAEx_MultiBufferStart_IT+0xd14>
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4619      	mov	r1, r3
 80025ea:	4b8e      	ldr	r3, [pc, #568]	; (8002824 <HAL_DMAEx_MultiBufferStart_IT+0xf06>)
 80025ec:	4299      	cmp	r1, r3
 80025ee:	d01d      	beq.n	800262c <HAL_DMAEx_MultiBufferStart_IT+0xd0e>
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4619      	mov	r1, r3
 80025f6:	4b8c      	ldr	r3, [pc, #560]	; (8002828 <HAL_DMAEx_MultiBufferStart_IT+0xf0a>)
 80025f8:	4299      	cmp	r1, r3
 80025fa:	d014      	beq.n	8002626 <HAL_DMAEx_MultiBufferStart_IT+0xd08>
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4619      	mov	r1, r3
 8002602:	4b8a      	ldr	r3, [pc, #552]	; (800282c <HAL_DMAEx_MultiBufferStart_IT+0xf0e>)
 8002604:	4299      	cmp	r1, r3
 8002606:	d00b      	beq.n	8002620 <HAL_DMAEx_MultiBufferStart_IT+0xd02>
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4619      	mov	r1, r3
 800260e:	4b88      	ldr	r3, [pc, #544]	; (8002830 <HAL_DMAEx_MultiBufferStart_IT+0xf12>)
 8002610:	4299      	cmp	r1, r3
 8002612:	d102      	bne.n	800261a <HAL_DMAEx_MultiBufferStart_IT+0xcfc>
 8002614:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002618:	e01e      	b.n	8002658 <HAL_DMAEx_MultiBufferStart_IT+0xd3a>
 800261a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800261e:	e01b      	b.n	8002658 <HAL_DMAEx_MultiBufferStart_IT+0xd3a>
 8002620:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002624:	e018      	b.n	8002658 <HAL_DMAEx_MultiBufferStart_IT+0xd3a>
 8002626:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800262a:	e015      	b.n	8002658 <HAL_DMAEx_MultiBufferStart_IT+0xd3a>
 800262c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002630:	e012      	b.n	8002658 <HAL_DMAEx_MultiBufferStart_IT+0xd3a>
 8002632:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002636:	e00f      	b.n	8002658 <HAL_DMAEx_MultiBufferStart_IT+0xd3a>
 8002638:	f44f 7380 	mov.w	r3, #256	; 0x100
 800263c:	e00c      	b.n	8002658 <HAL_DMAEx_MultiBufferStart_IT+0xd3a>
 800263e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002642:	e009      	b.n	8002658 <HAL_DMAEx_MultiBufferStart_IT+0xd3a>
 8002644:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002648:	e006      	b.n	8002658 <HAL_DMAEx_MultiBufferStart_IT+0xd3a>
 800264a:	2304      	movs	r3, #4
 800264c:	e004      	b.n	8002658 <HAL_DMAEx_MultiBufferStart_IT+0xd3a>
 800264e:	2304      	movs	r3, #4
 8002650:	e002      	b.n	8002658 <HAL_DMAEx_MultiBufferStart_IT+0xd3a>
 8002652:	2304      	movs	r3, #4
 8002654:	e000      	b.n	8002658 <HAL_DMAEx_MultiBufferStart_IT+0xd3a>
 8002656:	2304      	movs	r3, #4
 8002658:	60d3      	str	r3, [r2, #12]
 800265a:	e175      	b.n	8002948 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	461a      	mov	r2, r3
 8002662:	4b74      	ldr	r3, [pc, #464]	; (8002834 <HAL_DMAEx_MultiBufferStart_IT+0xf16>)
 8002664:	429a      	cmp	r2, r3
 8002666:	d96c      	bls.n	8002742 <HAL_DMAEx_MultiBufferStart_IT+0xe24>
 8002668:	4a65      	ldr	r2, [pc, #404]	; (8002800 <HAL_DMAEx_MultiBufferStart_IT+0xee2>)
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4619      	mov	r1, r3
 8002670:	4b64      	ldr	r3, [pc, #400]	; (8002804 <HAL_DMAEx_MultiBufferStart_IT+0xee6>)
 8002672:	4299      	cmp	r1, r3
 8002674:	d062      	beq.n	800273c <HAL_DMAEx_MultiBufferStart_IT+0xe1e>
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4619      	mov	r1, r3
 800267c:	4b62      	ldr	r3, [pc, #392]	; (8002808 <HAL_DMAEx_MultiBufferStart_IT+0xeea>)
 800267e:	4299      	cmp	r1, r3
 8002680:	d05a      	beq.n	8002738 <HAL_DMAEx_MultiBufferStart_IT+0xe1a>
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4619      	mov	r1, r3
 8002688:	4b60      	ldr	r3, [pc, #384]	; (800280c <HAL_DMAEx_MultiBufferStart_IT+0xeee>)
 800268a:	4299      	cmp	r1, r3
 800268c:	d052      	beq.n	8002734 <HAL_DMAEx_MultiBufferStart_IT+0xe16>
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4619      	mov	r1, r3
 8002694:	4b5e      	ldr	r3, [pc, #376]	; (8002810 <HAL_DMAEx_MultiBufferStart_IT+0xef2>)
 8002696:	4299      	cmp	r1, r3
 8002698:	d04a      	beq.n	8002730 <HAL_DMAEx_MultiBufferStart_IT+0xe12>
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4619      	mov	r1, r3
 80026a0:	4b5c      	ldr	r3, [pc, #368]	; (8002814 <HAL_DMAEx_MultiBufferStart_IT+0xef6>)
 80026a2:	4299      	cmp	r1, r3
 80026a4:	d041      	beq.n	800272a <HAL_DMAEx_MultiBufferStart_IT+0xe0c>
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4619      	mov	r1, r3
 80026ac:	4b5a      	ldr	r3, [pc, #360]	; (8002818 <HAL_DMAEx_MultiBufferStart_IT+0xefa>)
 80026ae:	4299      	cmp	r1, r3
 80026b0:	d038      	beq.n	8002724 <HAL_DMAEx_MultiBufferStart_IT+0xe06>
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4619      	mov	r1, r3
 80026b8:	4b58      	ldr	r3, [pc, #352]	; (800281c <HAL_DMAEx_MultiBufferStart_IT+0xefe>)
 80026ba:	4299      	cmp	r1, r3
 80026bc:	d02f      	beq.n	800271e <HAL_DMAEx_MultiBufferStart_IT+0xe00>
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4619      	mov	r1, r3
 80026c4:	4b56      	ldr	r3, [pc, #344]	; (8002820 <HAL_DMAEx_MultiBufferStart_IT+0xf02>)
 80026c6:	4299      	cmp	r1, r3
 80026c8:	d026      	beq.n	8002718 <HAL_DMAEx_MultiBufferStart_IT+0xdfa>
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4619      	mov	r1, r3
 80026d0:	4b54      	ldr	r3, [pc, #336]	; (8002824 <HAL_DMAEx_MultiBufferStart_IT+0xf06>)
 80026d2:	4299      	cmp	r1, r3
 80026d4:	d01d      	beq.n	8002712 <HAL_DMAEx_MultiBufferStart_IT+0xdf4>
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4619      	mov	r1, r3
 80026dc:	4b52      	ldr	r3, [pc, #328]	; (8002828 <HAL_DMAEx_MultiBufferStart_IT+0xf0a>)
 80026de:	4299      	cmp	r1, r3
 80026e0:	d014      	beq.n	800270c <HAL_DMAEx_MultiBufferStart_IT+0xdee>
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4619      	mov	r1, r3
 80026e8:	4b50      	ldr	r3, [pc, #320]	; (800282c <HAL_DMAEx_MultiBufferStart_IT+0xf0e>)
 80026ea:	4299      	cmp	r1, r3
 80026ec:	d00b      	beq.n	8002706 <HAL_DMAEx_MultiBufferStart_IT+0xde8>
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4619      	mov	r1, r3
 80026f4:	4b4e      	ldr	r3, [pc, #312]	; (8002830 <HAL_DMAEx_MultiBufferStart_IT+0xf12>)
 80026f6:	4299      	cmp	r1, r3
 80026f8:	d102      	bne.n	8002700 <HAL_DMAEx_MultiBufferStart_IT+0xde2>
 80026fa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80026fe:	e01e      	b.n	800273e <HAL_DMAEx_MultiBufferStart_IT+0xe20>
 8002700:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002704:	e01b      	b.n	800273e <HAL_DMAEx_MultiBufferStart_IT+0xe20>
 8002706:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800270a:	e018      	b.n	800273e <HAL_DMAEx_MultiBufferStart_IT+0xe20>
 800270c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002710:	e015      	b.n	800273e <HAL_DMAEx_MultiBufferStart_IT+0xe20>
 8002712:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002716:	e012      	b.n	800273e <HAL_DMAEx_MultiBufferStart_IT+0xe20>
 8002718:	f44f 7380 	mov.w	r3, #256	; 0x100
 800271c:	e00f      	b.n	800273e <HAL_DMAEx_MultiBufferStart_IT+0xe20>
 800271e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002722:	e00c      	b.n	800273e <HAL_DMAEx_MultiBufferStart_IT+0xe20>
 8002724:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002728:	e009      	b.n	800273e <HAL_DMAEx_MultiBufferStart_IT+0xe20>
 800272a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800272e:	e006      	b.n	800273e <HAL_DMAEx_MultiBufferStart_IT+0xe20>
 8002730:	2304      	movs	r3, #4
 8002732:	e004      	b.n	800273e <HAL_DMAEx_MultiBufferStart_IT+0xe20>
 8002734:	2304      	movs	r3, #4
 8002736:	e002      	b.n	800273e <HAL_DMAEx_MultiBufferStart_IT+0xe20>
 8002738:	2304      	movs	r3, #4
 800273a:	e000      	b.n	800273e <HAL_DMAEx_MultiBufferStart_IT+0xe20>
 800273c:	2304      	movs	r3, #4
 800273e:	6093      	str	r3, [r2, #8]
 8002740:	e102      	b.n	8002948 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	461a      	mov	r2, r3
 8002748:	4b3b      	ldr	r3, [pc, #236]	; (8002838 <HAL_DMAEx_MultiBufferStart_IT+0xf1a>)
 800274a:	429a      	cmp	r2, r3
 800274c:	f240 8090 	bls.w	8002870 <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 8002750:	4a3a      	ldr	r2, [pc, #232]	; (800283c <HAL_DMAEx_MultiBufferStart_IT+0xf1e>)
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4619      	mov	r1, r3
 8002758:	4b2a      	ldr	r3, [pc, #168]	; (8002804 <HAL_DMAEx_MultiBufferStart_IT+0xee6>)
 800275a:	4299      	cmp	r1, r3
 800275c:	f000 8085 	beq.w	800286a <HAL_DMAEx_MultiBufferStart_IT+0xf4c>
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4619      	mov	r1, r3
 8002766:	4b28      	ldr	r3, [pc, #160]	; (8002808 <HAL_DMAEx_MultiBufferStart_IT+0xeea>)
 8002768:	4299      	cmp	r1, r3
 800276a:	d07c      	beq.n	8002866 <HAL_DMAEx_MultiBufferStart_IT+0xf48>
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4619      	mov	r1, r3
 8002772:	4b26      	ldr	r3, [pc, #152]	; (800280c <HAL_DMAEx_MultiBufferStart_IT+0xeee>)
 8002774:	4299      	cmp	r1, r3
 8002776:	d074      	beq.n	8002862 <HAL_DMAEx_MultiBufferStart_IT+0xf44>
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4619      	mov	r1, r3
 800277e:	4b24      	ldr	r3, [pc, #144]	; (8002810 <HAL_DMAEx_MultiBufferStart_IT+0xef2>)
 8002780:	4299      	cmp	r1, r3
 8002782:	d06c      	beq.n	800285e <HAL_DMAEx_MultiBufferStart_IT+0xf40>
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4619      	mov	r1, r3
 800278a:	4b22      	ldr	r3, [pc, #136]	; (8002814 <HAL_DMAEx_MultiBufferStart_IT+0xef6>)
 800278c:	4299      	cmp	r1, r3
 800278e:	d063      	beq.n	8002858 <HAL_DMAEx_MultiBufferStart_IT+0xf3a>
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4619      	mov	r1, r3
 8002796:	4b20      	ldr	r3, [pc, #128]	; (8002818 <HAL_DMAEx_MultiBufferStart_IT+0xefa>)
 8002798:	4299      	cmp	r1, r3
 800279a:	d05a      	beq.n	8002852 <HAL_DMAEx_MultiBufferStart_IT+0xf34>
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4619      	mov	r1, r3
 80027a2:	4b1e      	ldr	r3, [pc, #120]	; (800281c <HAL_DMAEx_MultiBufferStart_IT+0xefe>)
 80027a4:	4299      	cmp	r1, r3
 80027a6:	d051      	beq.n	800284c <HAL_DMAEx_MultiBufferStart_IT+0xf2e>
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4619      	mov	r1, r3
 80027ae:	4b1c      	ldr	r3, [pc, #112]	; (8002820 <HAL_DMAEx_MultiBufferStart_IT+0xf02>)
 80027b0:	4299      	cmp	r1, r3
 80027b2:	d048      	beq.n	8002846 <HAL_DMAEx_MultiBufferStart_IT+0xf28>
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4619      	mov	r1, r3
 80027ba:	4b1a      	ldr	r3, [pc, #104]	; (8002824 <HAL_DMAEx_MultiBufferStart_IT+0xf06>)
 80027bc:	4299      	cmp	r1, r3
 80027be:	d03f      	beq.n	8002840 <HAL_DMAEx_MultiBufferStart_IT+0xf22>
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4619      	mov	r1, r3
 80027c6:	4b18      	ldr	r3, [pc, #96]	; (8002828 <HAL_DMAEx_MultiBufferStart_IT+0xf0a>)
 80027c8:	4299      	cmp	r1, r3
 80027ca:	d014      	beq.n	80027f6 <HAL_DMAEx_MultiBufferStart_IT+0xed8>
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4619      	mov	r1, r3
 80027d2:	4b16      	ldr	r3, [pc, #88]	; (800282c <HAL_DMAEx_MultiBufferStart_IT+0xf0e>)
 80027d4:	4299      	cmp	r1, r3
 80027d6:	d00b      	beq.n	80027f0 <HAL_DMAEx_MultiBufferStart_IT+0xed2>
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4619      	mov	r1, r3
 80027de:	4b14      	ldr	r3, [pc, #80]	; (8002830 <HAL_DMAEx_MultiBufferStart_IT+0xf12>)
 80027e0:	4299      	cmp	r1, r3
 80027e2:	d102      	bne.n	80027ea <HAL_DMAEx_MultiBufferStart_IT+0xecc>
 80027e4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80027e8:	e040      	b.n	800286c <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 80027ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80027ee:	e03d      	b.n	800286c <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 80027f0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80027f4:	e03a      	b.n	800286c <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 80027f6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80027fa:	e037      	b.n	800286c <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 80027fc:	40026458 	.word	0x40026458
 8002800:	40026400 	.word	0x40026400
 8002804:	40026010 	.word	0x40026010
 8002808:	40026410 	.word	0x40026410
 800280c:	40026070 	.word	0x40026070
 8002810:	40026470 	.word	0x40026470
 8002814:	40026028 	.word	0x40026028
 8002818:	40026428 	.word	0x40026428
 800281c:	40026088 	.word	0x40026088
 8002820:	40026488 	.word	0x40026488
 8002824:	40026040 	.word	0x40026040
 8002828:	40026440 	.word	0x40026440
 800282c:	400260a0 	.word	0x400260a0
 8002830:	400264a0 	.word	0x400264a0
 8002834:	400260b8 	.word	0x400260b8
 8002838:	40026058 	.word	0x40026058
 800283c:	40026000 	.word	0x40026000
 8002840:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002844:	e012      	b.n	800286c <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8002846:	f44f 7380 	mov.w	r3, #256	; 0x100
 800284a:	e00f      	b.n	800286c <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 800284c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002850:	e00c      	b.n	800286c <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8002852:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002856:	e009      	b.n	800286c <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8002858:	f44f 7380 	mov.w	r3, #256	; 0x100
 800285c:	e006      	b.n	800286c <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 800285e:	2304      	movs	r3, #4
 8002860:	e004      	b.n	800286c <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8002862:	2304      	movs	r3, #4
 8002864:	e002      	b.n	800286c <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8002866:	2304      	movs	r3, #4
 8002868:	e000      	b.n	800286c <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 800286a:	2304      	movs	r3, #4
 800286c:	60d3      	str	r3, [r2, #12]
 800286e:	e06b      	b.n	8002948 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8002870:	4a9e      	ldr	r2, [pc, #632]	; (8002aec <HAL_DMAEx_MultiBufferStart_IT+0x11ce>)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4619      	mov	r1, r3
 8002878:	4b9d      	ldr	r3, [pc, #628]	; (8002af0 <HAL_DMAEx_MultiBufferStart_IT+0x11d2>)
 800287a:	4299      	cmp	r1, r3
 800287c:	d062      	beq.n	8002944 <HAL_DMAEx_MultiBufferStart_IT+0x1026>
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4619      	mov	r1, r3
 8002884:	4b9b      	ldr	r3, [pc, #620]	; (8002af4 <HAL_DMAEx_MultiBufferStart_IT+0x11d6>)
 8002886:	4299      	cmp	r1, r3
 8002888:	d05a      	beq.n	8002940 <HAL_DMAEx_MultiBufferStart_IT+0x1022>
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4619      	mov	r1, r3
 8002890:	4b99      	ldr	r3, [pc, #612]	; (8002af8 <HAL_DMAEx_MultiBufferStart_IT+0x11da>)
 8002892:	4299      	cmp	r1, r3
 8002894:	d052      	beq.n	800293c <HAL_DMAEx_MultiBufferStart_IT+0x101e>
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4619      	mov	r1, r3
 800289c:	4b97      	ldr	r3, [pc, #604]	; (8002afc <HAL_DMAEx_MultiBufferStart_IT+0x11de>)
 800289e:	4299      	cmp	r1, r3
 80028a0:	d04a      	beq.n	8002938 <HAL_DMAEx_MultiBufferStart_IT+0x101a>
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4619      	mov	r1, r3
 80028a8:	4b95      	ldr	r3, [pc, #596]	; (8002b00 <HAL_DMAEx_MultiBufferStart_IT+0x11e2>)
 80028aa:	4299      	cmp	r1, r3
 80028ac:	d041      	beq.n	8002932 <HAL_DMAEx_MultiBufferStart_IT+0x1014>
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4619      	mov	r1, r3
 80028b4:	4b93      	ldr	r3, [pc, #588]	; (8002b04 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>)
 80028b6:	4299      	cmp	r1, r3
 80028b8:	d038      	beq.n	800292c <HAL_DMAEx_MultiBufferStart_IT+0x100e>
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4619      	mov	r1, r3
 80028c0:	4b91      	ldr	r3, [pc, #580]	; (8002b08 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>)
 80028c2:	4299      	cmp	r1, r3
 80028c4:	d02f      	beq.n	8002926 <HAL_DMAEx_MultiBufferStart_IT+0x1008>
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4619      	mov	r1, r3
 80028cc:	4b8f      	ldr	r3, [pc, #572]	; (8002b0c <HAL_DMAEx_MultiBufferStart_IT+0x11ee>)
 80028ce:	4299      	cmp	r1, r3
 80028d0:	d026      	beq.n	8002920 <HAL_DMAEx_MultiBufferStart_IT+0x1002>
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4619      	mov	r1, r3
 80028d8:	4b8d      	ldr	r3, [pc, #564]	; (8002b10 <HAL_DMAEx_MultiBufferStart_IT+0x11f2>)
 80028da:	4299      	cmp	r1, r3
 80028dc:	d01d      	beq.n	800291a <HAL_DMAEx_MultiBufferStart_IT+0xffc>
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4619      	mov	r1, r3
 80028e4:	4b8b      	ldr	r3, [pc, #556]	; (8002b14 <HAL_DMAEx_MultiBufferStart_IT+0x11f6>)
 80028e6:	4299      	cmp	r1, r3
 80028e8:	d014      	beq.n	8002914 <HAL_DMAEx_MultiBufferStart_IT+0xff6>
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4619      	mov	r1, r3
 80028f0:	4b89      	ldr	r3, [pc, #548]	; (8002b18 <HAL_DMAEx_MultiBufferStart_IT+0x11fa>)
 80028f2:	4299      	cmp	r1, r3
 80028f4:	d00b      	beq.n	800290e <HAL_DMAEx_MultiBufferStart_IT+0xff0>
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4619      	mov	r1, r3
 80028fc:	4b87      	ldr	r3, [pc, #540]	; (8002b1c <HAL_DMAEx_MultiBufferStart_IT+0x11fe>)
 80028fe:	4299      	cmp	r1, r3
 8002900:	d102      	bne.n	8002908 <HAL_DMAEx_MultiBufferStart_IT+0xfea>
 8002902:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002906:	e01e      	b.n	8002946 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 8002908:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800290c:	e01b      	b.n	8002946 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 800290e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002912:	e018      	b.n	8002946 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 8002914:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002918:	e015      	b.n	8002946 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 800291a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800291e:	e012      	b.n	8002946 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 8002920:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002924:	e00f      	b.n	8002946 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 8002926:	f44f 7380 	mov.w	r3, #256	; 0x100
 800292a:	e00c      	b.n	8002946 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 800292c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002930:	e009      	b.n	8002946 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 8002932:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002936:	e006      	b.n	8002946 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 8002938:	2304      	movs	r3, #4
 800293a:	e004      	b.n	8002946 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 800293c:	2304      	movs	r3, #4
 800293e:	e002      	b.n	8002946 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 8002940:	2304      	movs	r3, #4
 8002942:	e000      	b.n	8002946 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 8002944:	2304      	movs	r3, #4
 8002946:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	461a      	mov	r2, r3
 800294e:	4b74      	ldr	r3, [pc, #464]	; (8002b20 <HAL_DMAEx_MultiBufferStart_IT+0x1202>)
 8002950:	429a      	cmp	r2, r3
 8002952:	d968      	bls.n	8002a26 <HAL_DMAEx_MultiBufferStart_IT+0x1108>
 8002954:	4a73      	ldr	r2, [pc, #460]	; (8002b24 <HAL_DMAEx_MultiBufferStart_IT+0x1206>)
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4619      	mov	r1, r3
 800295c:	4b64      	ldr	r3, [pc, #400]	; (8002af0 <HAL_DMAEx_MultiBufferStart_IT+0x11d2>)
 800295e:	4299      	cmp	r1, r3
 8002960:	d05e      	beq.n	8002a20 <HAL_DMAEx_MultiBufferStart_IT+0x1102>
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4619      	mov	r1, r3
 8002968:	4b62      	ldr	r3, [pc, #392]	; (8002af4 <HAL_DMAEx_MultiBufferStart_IT+0x11d6>)
 800296a:	4299      	cmp	r1, r3
 800296c:	d056      	beq.n	8002a1c <HAL_DMAEx_MultiBufferStart_IT+0x10fe>
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4619      	mov	r1, r3
 8002974:	4b60      	ldr	r3, [pc, #384]	; (8002af8 <HAL_DMAEx_MultiBufferStart_IT+0x11da>)
 8002976:	4299      	cmp	r1, r3
 8002978:	d04e      	beq.n	8002a18 <HAL_DMAEx_MultiBufferStart_IT+0x10fa>
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4619      	mov	r1, r3
 8002980:	4b5e      	ldr	r3, [pc, #376]	; (8002afc <HAL_DMAEx_MultiBufferStart_IT+0x11de>)
 8002982:	4299      	cmp	r1, r3
 8002984:	d046      	beq.n	8002a14 <HAL_DMAEx_MultiBufferStart_IT+0x10f6>
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4619      	mov	r1, r3
 800298c:	4b5c      	ldr	r3, [pc, #368]	; (8002b00 <HAL_DMAEx_MultiBufferStart_IT+0x11e2>)
 800298e:	4299      	cmp	r1, r3
 8002990:	d03e      	beq.n	8002a10 <HAL_DMAEx_MultiBufferStart_IT+0x10f2>
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4619      	mov	r1, r3
 8002998:	4b5a      	ldr	r3, [pc, #360]	; (8002b04 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>)
 800299a:	4299      	cmp	r1, r3
 800299c:	d036      	beq.n	8002a0c <HAL_DMAEx_MultiBufferStart_IT+0x10ee>
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4619      	mov	r1, r3
 80029a4:	4b58      	ldr	r3, [pc, #352]	; (8002b08 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>)
 80029a6:	4299      	cmp	r1, r3
 80029a8:	d02e      	beq.n	8002a08 <HAL_DMAEx_MultiBufferStart_IT+0x10ea>
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4619      	mov	r1, r3
 80029b0:	4b56      	ldr	r3, [pc, #344]	; (8002b0c <HAL_DMAEx_MultiBufferStart_IT+0x11ee>)
 80029b2:	4299      	cmp	r1, r3
 80029b4:	d026      	beq.n	8002a04 <HAL_DMAEx_MultiBufferStart_IT+0x10e6>
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4619      	mov	r1, r3
 80029bc:	4b54      	ldr	r3, [pc, #336]	; (8002b10 <HAL_DMAEx_MultiBufferStart_IT+0x11f2>)
 80029be:	4299      	cmp	r1, r3
 80029c0:	d01d      	beq.n	80029fe <HAL_DMAEx_MultiBufferStart_IT+0x10e0>
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4619      	mov	r1, r3
 80029c8:	4b52      	ldr	r3, [pc, #328]	; (8002b14 <HAL_DMAEx_MultiBufferStart_IT+0x11f6>)
 80029ca:	4299      	cmp	r1, r3
 80029cc:	d014      	beq.n	80029f8 <HAL_DMAEx_MultiBufferStart_IT+0x10da>
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4619      	mov	r1, r3
 80029d4:	4b50      	ldr	r3, [pc, #320]	; (8002b18 <HAL_DMAEx_MultiBufferStart_IT+0x11fa>)
 80029d6:	4299      	cmp	r1, r3
 80029d8:	d00b      	beq.n	80029f2 <HAL_DMAEx_MultiBufferStart_IT+0x10d4>
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4619      	mov	r1, r3
 80029e0:	4b4e      	ldr	r3, [pc, #312]	; (8002b1c <HAL_DMAEx_MultiBufferStart_IT+0x11fe>)
 80029e2:	4299      	cmp	r1, r3
 80029e4:	d102      	bne.n	80029ec <HAL_DMAEx_MultiBufferStart_IT+0x10ce>
 80029e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029ea:	e01a      	b.n	8002a22 <HAL_DMAEx_MultiBufferStart_IT+0x1104>
 80029ec:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80029f0:	e017      	b.n	8002a22 <HAL_DMAEx_MultiBufferStart_IT+0x1104>
 80029f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029f6:	e014      	b.n	8002a22 <HAL_DMAEx_MultiBufferStart_IT+0x1104>
 80029f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029fc:	e011      	b.n	8002a22 <HAL_DMAEx_MultiBufferStart_IT+0x1104>
 80029fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a02:	e00e      	b.n	8002a22 <HAL_DMAEx_MultiBufferStart_IT+0x1104>
 8002a04:	2340      	movs	r3, #64	; 0x40
 8002a06:	e00c      	b.n	8002a22 <HAL_DMAEx_MultiBufferStart_IT+0x1104>
 8002a08:	2340      	movs	r3, #64	; 0x40
 8002a0a:	e00a      	b.n	8002a22 <HAL_DMAEx_MultiBufferStart_IT+0x1104>
 8002a0c:	2340      	movs	r3, #64	; 0x40
 8002a0e:	e008      	b.n	8002a22 <HAL_DMAEx_MultiBufferStart_IT+0x1104>
 8002a10:	2340      	movs	r3, #64	; 0x40
 8002a12:	e006      	b.n	8002a22 <HAL_DMAEx_MultiBufferStart_IT+0x1104>
 8002a14:	2301      	movs	r3, #1
 8002a16:	e004      	b.n	8002a22 <HAL_DMAEx_MultiBufferStart_IT+0x1104>
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e002      	b.n	8002a22 <HAL_DMAEx_MultiBufferStart_IT+0x1104>
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e000      	b.n	8002a22 <HAL_DMAEx_MultiBufferStart_IT+0x1104>
 8002a20:	2301      	movs	r3, #1
 8002a22:	60d3      	str	r3, [r2, #12]
 8002a24:	e166      	b.n	8002cf4 <HAL_DMAEx_MultiBufferStart_IT+0x13d6>
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	4b3e      	ldr	r3, [pc, #248]	; (8002b28 <HAL_DMAEx_MultiBufferStart_IT+0x120a>)
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	f240 8089 	bls.w	8002b46 <HAL_DMAEx_MultiBufferStart_IT+0x1228>
 8002a34:	4a3b      	ldr	r2, [pc, #236]	; (8002b24 <HAL_DMAEx_MultiBufferStart_IT+0x1206>)
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	4b2c      	ldr	r3, [pc, #176]	; (8002af0 <HAL_DMAEx_MultiBufferStart_IT+0x11d2>)
 8002a3e:	4299      	cmp	r1, r3
 8002a40:	d07e      	beq.n	8002b40 <HAL_DMAEx_MultiBufferStart_IT+0x1222>
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4619      	mov	r1, r3
 8002a48:	4b2a      	ldr	r3, [pc, #168]	; (8002af4 <HAL_DMAEx_MultiBufferStart_IT+0x11d6>)
 8002a4a:	4299      	cmp	r1, r3
 8002a4c:	d076      	beq.n	8002b3c <HAL_DMAEx_MultiBufferStart_IT+0x121e>
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4619      	mov	r1, r3
 8002a54:	4b28      	ldr	r3, [pc, #160]	; (8002af8 <HAL_DMAEx_MultiBufferStart_IT+0x11da>)
 8002a56:	4299      	cmp	r1, r3
 8002a58:	d06e      	beq.n	8002b38 <HAL_DMAEx_MultiBufferStart_IT+0x121a>
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4619      	mov	r1, r3
 8002a60:	4b26      	ldr	r3, [pc, #152]	; (8002afc <HAL_DMAEx_MultiBufferStart_IT+0x11de>)
 8002a62:	4299      	cmp	r1, r3
 8002a64:	d066      	beq.n	8002b34 <HAL_DMAEx_MultiBufferStart_IT+0x1216>
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	4b24      	ldr	r3, [pc, #144]	; (8002b00 <HAL_DMAEx_MultiBufferStart_IT+0x11e2>)
 8002a6e:	4299      	cmp	r1, r3
 8002a70:	d05e      	beq.n	8002b30 <HAL_DMAEx_MultiBufferStart_IT+0x1212>
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4619      	mov	r1, r3
 8002a78:	4b22      	ldr	r3, [pc, #136]	; (8002b04 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>)
 8002a7a:	4299      	cmp	r1, r3
 8002a7c:	d056      	beq.n	8002b2c <HAL_DMAEx_MultiBufferStart_IT+0x120e>
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4619      	mov	r1, r3
 8002a84:	4b20      	ldr	r3, [pc, #128]	; (8002b08 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>)
 8002a86:	4299      	cmp	r1, r3
 8002a88:	d02e      	beq.n	8002ae8 <HAL_DMAEx_MultiBufferStart_IT+0x11ca>
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4619      	mov	r1, r3
 8002a90:	4b1e      	ldr	r3, [pc, #120]	; (8002b0c <HAL_DMAEx_MultiBufferStart_IT+0x11ee>)
 8002a92:	4299      	cmp	r1, r3
 8002a94:	d026      	beq.n	8002ae4 <HAL_DMAEx_MultiBufferStart_IT+0x11c6>
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	4b1c      	ldr	r3, [pc, #112]	; (8002b10 <HAL_DMAEx_MultiBufferStart_IT+0x11f2>)
 8002a9e:	4299      	cmp	r1, r3
 8002aa0:	d01d      	beq.n	8002ade <HAL_DMAEx_MultiBufferStart_IT+0x11c0>
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	4b1a      	ldr	r3, [pc, #104]	; (8002b14 <HAL_DMAEx_MultiBufferStart_IT+0x11f6>)
 8002aaa:	4299      	cmp	r1, r3
 8002aac:	d014      	beq.n	8002ad8 <HAL_DMAEx_MultiBufferStart_IT+0x11ba>
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	4b18      	ldr	r3, [pc, #96]	; (8002b18 <HAL_DMAEx_MultiBufferStart_IT+0x11fa>)
 8002ab6:	4299      	cmp	r1, r3
 8002ab8:	d00b      	beq.n	8002ad2 <HAL_DMAEx_MultiBufferStart_IT+0x11b4>
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4619      	mov	r1, r3
 8002ac0:	4b16      	ldr	r3, [pc, #88]	; (8002b1c <HAL_DMAEx_MultiBufferStart_IT+0x11fe>)
 8002ac2:	4299      	cmp	r1, r3
 8002ac4:	d102      	bne.n	8002acc <HAL_DMAEx_MultiBufferStart_IT+0x11ae>
 8002ac6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002aca:	e03a      	b.n	8002b42 <HAL_DMAEx_MultiBufferStart_IT+0x1224>
 8002acc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002ad0:	e037      	b.n	8002b42 <HAL_DMAEx_MultiBufferStart_IT+0x1224>
 8002ad2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ad6:	e034      	b.n	8002b42 <HAL_DMAEx_MultiBufferStart_IT+0x1224>
 8002ad8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002adc:	e031      	b.n	8002b42 <HAL_DMAEx_MultiBufferStart_IT+0x1224>
 8002ade:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ae2:	e02e      	b.n	8002b42 <HAL_DMAEx_MultiBufferStart_IT+0x1224>
 8002ae4:	2340      	movs	r3, #64	; 0x40
 8002ae6:	e02c      	b.n	8002b42 <HAL_DMAEx_MultiBufferStart_IT+0x1224>
 8002ae8:	2340      	movs	r3, #64	; 0x40
 8002aea:	e02a      	b.n	8002b42 <HAL_DMAEx_MultiBufferStart_IT+0x1224>
 8002aec:	40026000 	.word	0x40026000
 8002af0:	40026010 	.word	0x40026010
 8002af4:	40026410 	.word	0x40026410
 8002af8:	40026070 	.word	0x40026070
 8002afc:	40026470 	.word	0x40026470
 8002b00:	40026028 	.word	0x40026028
 8002b04:	40026428 	.word	0x40026428
 8002b08:	40026088 	.word	0x40026088
 8002b0c:	40026488 	.word	0x40026488
 8002b10:	40026040 	.word	0x40026040
 8002b14:	40026440 	.word	0x40026440
 8002b18:	400260a0 	.word	0x400260a0
 8002b1c:	400264a0 	.word	0x400264a0
 8002b20:	40026458 	.word	0x40026458
 8002b24:	40026400 	.word	0x40026400
 8002b28:	400260b8 	.word	0x400260b8
 8002b2c:	2340      	movs	r3, #64	; 0x40
 8002b2e:	e008      	b.n	8002b42 <HAL_DMAEx_MultiBufferStart_IT+0x1224>
 8002b30:	2340      	movs	r3, #64	; 0x40
 8002b32:	e006      	b.n	8002b42 <HAL_DMAEx_MultiBufferStart_IT+0x1224>
 8002b34:	2301      	movs	r3, #1
 8002b36:	e004      	b.n	8002b42 <HAL_DMAEx_MultiBufferStart_IT+0x1224>
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e002      	b.n	8002b42 <HAL_DMAEx_MultiBufferStart_IT+0x1224>
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e000      	b.n	8002b42 <HAL_DMAEx_MultiBufferStart_IT+0x1224>
 8002b40:	2301      	movs	r3, #1
 8002b42:	6093      	str	r3, [r2, #8]
 8002b44:	e0d6      	b.n	8002cf4 <HAL_DMAEx_MultiBufferStart_IT+0x13d6>
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	4b83      	ldr	r3, [pc, #524]	; (8002d5c <HAL_DMAEx_MultiBufferStart_IT+0x143e>)
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d968      	bls.n	8002c24 <HAL_DMAEx_MultiBufferStart_IT+0x1306>
 8002b52:	4a83      	ldr	r2, [pc, #524]	; (8002d60 <HAL_DMAEx_MultiBufferStart_IT+0x1442>)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4619      	mov	r1, r3
 8002b5a:	4b82      	ldr	r3, [pc, #520]	; (8002d64 <HAL_DMAEx_MultiBufferStart_IT+0x1446>)
 8002b5c:	4299      	cmp	r1, r3
 8002b5e:	d05e      	beq.n	8002c1e <HAL_DMAEx_MultiBufferStart_IT+0x1300>
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4619      	mov	r1, r3
 8002b66:	4b80      	ldr	r3, [pc, #512]	; (8002d68 <HAL_DMAEx_MultiBufferStart_IT+0x144a>)
 8002b68:	4299      	cmp	r1, r3
 8002b6a:	d056      	beq.n	8002c1a <HAL_DMAEx_MultiBufferStart_IT+0x12fc>
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4619      	mov	r1, r3
 8002b72:	4b7e      	ldr	r3, [pc, #504]	; (8002d6c <HAL_DMAEx_MultiBufferStart_IT+0x144e>)
 8002b74:	4299      	cmp	r1, r3
 8002b76:	d04e      	beq.n	8002c16 <HAL_DMAEx_MultiBufferStart_IT+0x12f8>
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	4b7c      	ldr	r3, [pc, #496]	; (8002d70 <HAL_DMAEx_MultiBufferStart_IT+0x1452>)
 8002b80:	4299      	cmp	r1, r3
 8002b82:	d046      	beq.n	8002c12 <HAL_DMAEx_MultiBufferStart_IT+0x12f4>
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4619      	mov	r1, r3
 8002b8a:	4b7a      	ldr	r3, [pc, #488]	; (8002d74 <HAL_DMAEx_MultiBufferStart_IT+0x1456>)
 8002b8c:	4299      	cmp	r1, r3
 8002b8e:	d03e      	beq.n	8002c0e <HAL_DMAEx_MultiBufferStart_IT+0x12f0>
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4619      	mov	r1, r3
 8002b96:	4b78      	ldr	r3, [pc, #480]	; (8002d78 <HAL_DMAEx_MultiBufferStart_IT+0x145a>)
 8002b98:	4299      	cmp	r1, r3
 8002b9a:	d036      	beq.n	8002c0a <HAL_DMAEx_MultiBufferStart_IT+0x12ec>
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4b76      	ldr	r3, [pc, #472]	; (8002d7c <HAL_DMAEx_MultiBufferStart_IT+0x145e>)
 8002ba4:	4299      	cmp	r1, r3
 8002ba6:	d02e      	beq.n	8002c06 <HAL_DMAEx_MultiBufferStart_IT+0x12e8>
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4619      	mov	r1, r3
 8002bae:	4b74      	ldr	r3, [pc, #464]	; (8002d80 <HAL_DMAEx_MultiBufferStart_IT+0x1462>)
 8002bb0:	4299      	cmp	r1, r3
 8002bb2:	d026      	beq.n	8002c02 <HAL_DMAEx_MultiBufferStart_IT+0x12e4>
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4619      	mov	r1, r3
 8002bba:	4b72      	ldr	r3, [pc, #456]	; (8002d84 <HAL_DMAEx_MultiBufferStart_IT+0x1466>)
 8002bbc:	4299      	cmp	r1, r3
 8002bbe:	d01d      	beq.n	8002bfc <HAL_DMAEx_MultiBufferStart_IT+0x12de>
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	4b70      	ldr	r3, [pc, #448]	; (8002d88 <HAL_DMAEx_MultiBufferStart_IT+0x146a>)
 8002bc8:	4299      	cmp	r1, r3
 8002bca:	d014      	beq.n	8002bf6 <HAL_DMAEx_MultiBufferStart_IT+0x12d8>
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	4b6e      	ldr	r3, [pc, #440]	; (8002d8c <HAL_DMAEx_MultiBufferStart_IT+0x146e>)
 8002bd4:	4299      	cmp	r1, r3
 8002bd6:	d00b      	beq.n	8002bf0 <HAL_DMAEx_MultiBufferStart_IT+0x12d2>
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4619      	mov	r1, r3
 8002bde:	4b6c      	ldr	r3, [pc, #432]	; (8002d90 <HAL_DMAEx_MultiBufferStart_IT+0x1472>)
 8002be0:	4299      	cmp	r1, r3
 8002be2:	d102      	bne.n	8002bea <HAL_DMAEx_MultiBufferStart_IT+0x12cc>
 8002be4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002be8:	e01a      	b.n	8002c20 <HAL_DMAEx_MultiBufferStart_IT+0x1302>
 8002bea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002bee:	e017      	b.n	8002c20 <HAL_DMAEx_MultiBufferStart_IT+0x1302>
 8002bf0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002bf4:	e014      	b.n	8002c20 <HAL_DMAEx_MultiBufferStart_IT+0x1302>
 8002bf6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002bfa:	e011      	b.n	8002c20 <HAL_DMAEx_MultiBufferStart_IT+0x1302>
 8002bfc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c00:	e00e      	b.n	8002c20 <HAL_DMAEx_MultiBufferStart_IT+0x1302>
 8002c02:	2340      	movs	r3, #64	; 0x40
 8002c04:	e00c      	b.n	8002c20 <HAL_DMAEx_MultiBufferStart_IT+0x1302>
 8002c06:	2340      	movs	r3, #64	; 0x40
 8002c08:	e00a      	b.n	8002c20 <HAL_DMAEx_MultiBufferStart_IT+0x1302>
 8002c0a:	2340      	movs	r3, #64	; 0x40
 8002c0c:	e008      	b.n	8002c20 <HAL_DMAEx_MultiBufferStart_IT+0x1302>
 8002c0e:	2340      	movs	r3, #64	; 0x40
 8002c10:	e006      	b.n	8002c20 <HAL_DMAEx_MultiBufferStart_IT+0x1302>
 8002c12:	2301      	movs	r3, #1
 8002c14:	e004      	b.n	8002c20 <HAL_DMAEx_MultiBufferStart_IT+0x1302>
 8002c16:	2301      	movs	r3, #1
 8002c18:	e002      	b.n	8002c20 <HAL_DMAEx_MultiBufferStart_IT+0x1302>
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e000      	b.n	8002c20 <HAL_DMAEx_MultiBufferStart_IT+0x1302>
 8002c1e:	2301      	movs	r3, #1
 8002c20:	60d3      	str	r3, [r2, #12]
 8002c22:	e067      	b.n	8002cf4 <HAL_DMAEx_MultiBufferStart_IT+0x13d6>
 8002c24:	4a4e      	ldr	r2, [pc, #312]	; (8002d60 <HAL_DMAEx_MultiBufferStart_IT+0x1442>)
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	4b4d      	ldr	r3, [pc, #308]	; (8002d64 <HAL_DMAEx_MultiBufferStart_IT+0x1446>)
 8002c2e:	4299      	cmp	r1, r3
 8002c30:	d05e      	beq.n	8002cf0 <HAL_DMAEx_MultiBufferStart_IT+0x13d2>
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4619      	mov	r1, r3
 8002c38:	4b4b      	ldr	r3, [pc, #300]	; (8002d68 <HAL_DMAEx_MultiBufferStart_IT+0x144a>)
 8002c3a:	4299      	cmp	r1, r3
 8002c3c:	d056      	beq.n	8002cec <HAL_DMAEx_MultiBufferStart_IT+0x13ce>
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4619      	mov	r1, r3
 8002c44:	4b49      	ldr	r3, [pc, #292]	; (8002d6c <HAL_DMAEx_MultiBufferStart_IT+0x144e>)
 8002c46:	4299      	cmp	r1, r3
 8002c48:	d04e      	beq.n	8002ce8 <HAL_DMAEx_MultiBufferStart_IT+0x13ca>
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4619      	mov	r1, r3
 8002c50:	4b47      	ldr	r3, [pc, #284]	; (8002d70 <HAL_DMAEx_MultiBufferStart_IT+0x1452>)
 8002c52:	4299      	cmp	r1, r3
 8002c54:	d046      	beq.n	8002ce4 <HAL_DMAEx_MultiBufferStart_IT+0x13c6>
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	4b45      	ldr	r3, [pc, #276]	; (8002d74 <HAL_DMAEx_MultiBufferStart_IT+0x1456>)
 8002c5e:	4299      	cmp	r1, r3
 8002c60:	d03e      	beq.n	8002ce0 <HAL_DMAEx_MultiBufferStart_IT+0x13c2>
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4619      	mov	r1, r3
 8002c68:	4b43      	ldr	r3, [pc, #268]	; (8002d78 <HAL_DMAEx_MultiBufferStart_IT+0x145a>)
 8002c6a:	4299      	cmp	r1, r3
 8002c6c:	d036      	beq.n	8002cdc <HAL_DMAEx_MultiBufferStart_IT+0x13be>
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4619      	mov	r1, r3
 8002c74:	4b41      	ldr	r3, [pc, #260]	; (8002d7c <HAL_DMAEx_MultiBufferStart_IT+0x145e>)
 8002c76:	4299      	cmp	r1, r3
 8002c78:	d02e      	beq.n	8002cd8 <HAL_DMAEx_MultiBufferStart_IT+0x13ba>
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4619      	mov	r1, r3
 8002c80:	4b3f      	ldr	r3, [pc, #252]	; (8002d80 <HAL_DMAEx_MultiBufferStart_IT+0x1462>)
 8002c82:	4299      	cmp	r1, r3
 8002c84:	d026      	beq.n	8002cd4 <HAL_DMAEx_MultiBufferStart_IT+0x13b6>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	4b3d      	ldr	r3, [pc, #244]	; (8002d84 <HAL_DMAEx_MultiBufferStart_IT+0x1466>)
 8002c8e:	4299      	cmp	r1, r3
 8002c90:	d01d      	beq.n	8002cce <HAL_DMAEx_MultiBufferStart_IT+0x13b0>
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4619      	mov	r1, r3
 8002c98:	4b3b      	ldr	r3, [pc, #236]	; (8002d88 <HAL_DMAEx_MultiBufferStart_IT+0x146a>)
 8002c9a:	4299      	cmp	r1, r3
 8002c9c:	d014      	beq.n	8002cc8 <HAL_DMAEx_MultiBufferStart_IT+0x13aa>
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	4b39      	ldr	r3, [pc, #228]	; (8002d8c <HAL_DMAEx_MultiBufferStart_IT+0x146e>)
 8002ca6:	4299      	cmp	r1, r3
 8002ca8:	d00b      	beq.n	8002cc2 <HAL_DMAEx_MultiBufferStart_IT+0x13a4>
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4619      	mov	r1, r3
 8002cb0:	4b37      	ldr	r3, [pc, #220]	; (8002d90 <HAL_DMAEx_MultiBufferStart_IT+0x1472>)
 8002cb2:	4299      	cmp	r1, r3
 8002cb4:	d102      	bne.n	8002cbc <HAL_DMAEx_MultiBufferStart_IT+0x139e>
 8002cb6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cba:	e01a      	b.n	8002cf2 <HAL_DMAEx_MultiBufferStart_IT+0x13d4>
 8002cbc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002cc0:	e017      	b.n	8002cf2 <HAL_DMAEx_MultiBufferStart_IT+0x13d4>
 8002cc2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cc6:	e014      	b.n	8002cf2 <HAL_DMAEx_MultiBufferStart_IT+0x13d4>
 8002cc8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ccc:	e011      	b.n	8002cf2 <HAL_DMAEx_MultiBufferStart_IT+0x13d4>
 8002cce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cd2:	e00e      	b.n	8002cf2 <HAL_DMAEx_MultiBufferStart_IT+0x13d4>
 8002cd4:	2340      	movs	r3, #64	; 0x40
 8002cd6:	e00c      	b.n	8002cf2 <HAL_DMAEx_MultiBufferStart_IT+0x13d4>
 8002cd8:	2340      	movs	r3, #64	; 0x40
 8002cda:	e00a      	b.n	8002cf2 <HAL_DMAEx_MultiBufferStart_IT+0x13d4>
 8002cdc:	2340      	movs	r3, #64	; 0x40
 8002cde:	e008      	b.n	8002cf2 <HAL_DMAEx_MultiBufferStart_IT+0x13d4>
 8002ce0:	2340      	movs	r3, #64	; 0x40
 8002ce2:	e006      	b.n	8002cf2 <HAL_DMAEx_MultiBufferStart_IT+0x13d4>
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e004      	b.n	8002cf2 <HAL_DMAEx_MultiBufferStart_IT+0x13d4>
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e002      	b.n	8002cf2 <HAL_DMAEx_MultiBufferStart_IT+0x13d4>
 8002cec:	2301      	movs	r3, #1
 8002cee:	e000      	b.n	8002cf2 <HAL_DMAEx_MultiBufferStart_IT+0x13d4>
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	68fa      	ldr	r2, [r7, #12]
 8002cfa:	6812      	ldr	r2, [r2, #0]
 8002cfc:	6812      	ldr	r2, [r2, #0]
 8002cfe:	f042 0216 	orr.w	r2, r2, #22
 8002d02:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	68fa      	ldr	r2, [r7, #12]
 8002d0a:	6812      	ldr	r2, [r2, #0]
 8002d0c:	6952      	ldr	r2, [r2, #20]
 8002d0e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002d12:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d103      	bne.n	8002d24 <HAL_DMAEx_MultiBufferStart_IT+0x1406>
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d007      	beq.n	8002d34 <HAL_DMAEx_MultiBufferStart_IT+0x1416>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	68fa      	ldr	r2, [r7, #12]
 8002d2a:	6812      	ldr	r2, [r2, #0]
 8002d2c:	6812      	ldr	r2, [r2, #0]
 8002d2e:	f042 0208 	orr.w	r2, r2, #8
 8002d32:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	68fa      	ldr	r2, [r7, #12]
 8002d3a:	6812      	ldr	r2, [r2, #0]
 8002d3c:	6812      	ldr	r2, [r2, #0]
 8002d3e:	f042 0201 	orr.w	r2, r2, #1
 8002d42:	601a      	str	r2, [r3, #0]
 8002d44:	e005      	b.n	8002d52 <HAL_DMAEx_MultiBufferStart_IT+0x1434>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002d4e:	2302      	movs	r3, #2
 8002d50:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 8002d52:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3718      	adds	r7, #24
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	40026058 	.word	0x40026058
 8002d60:	40026000 	.word	0x40026000
 8002d64:	40026010 	.word	0x40026010
 8002d68:	40026410 	.word	0x40026410
 8002d6c:	40026070 	.word	0x40026070
 8002d70:	40026470 	.word	0x40026470
 8002d74:	40026028 	.word	0x40026028
 8002d78:	40026428 	.word	0x40026428
 8002d7c:	40026088 	.word	0x40026088
 8002d80:	40026488 	.word	0x40026488
 8002d84:	40026040 	.word	0x40026040
 8002d88:	40026440 	.word	0x40026440
 8002d8c:	400260a0 	.word	0x400260a0
 8002d90:	400264a0 	.word	0x400264a0

08002d94 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b085      	sub	sp, #20
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	71fb      	strb	r3, [r7, #7]
  if(memory == MEMORY0)
 8002da2:	79fb      	ldrb	r3, [r7, #7]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d104      	bne.n	8002db2 <HAL_DMAEx_ChangeMemory+0x1e>
  {
    /* change the memory0 address */
    hdma->Instance->M0AR = Address;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	68ba      	ldr	r2, [r7, #8]
 8002dae:	60da      	str	r2, [r3, #12]
 8002db0:	e003      	b.n	8002dba <HAL_DMAEx_ChangeMemory+0x26>
  }
  else
  {
    /* change the memory1 address */
    hdma->Instance->M1AR = Address;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	68ba      	ldr	r2, [r7, #8]
 8002db8:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002dba:	2300      	movs	r3, #0
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3714      	adds	r7, #20
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr

08002dc8 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 8002dc8:	b480      	push	{r7}
 8002dca:	b085      	sub	sp, #20
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
 8002dd4:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	683a      	ldr	r2, [r7, #0]
 8002ddc:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	2b40      	cmp	r3, #64	; 0x40
 8002de4:	d108      	bne.n	8002df8 <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	68ba      	ldr	r2, [r7, #8]
 8002df4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002df6:	e007      	b.n	8002e08 <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	68ba      	ldr	r2, [r7, #8]
 8002dfe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	60da      	str	r2, [r3, #12]
}
 8002e08:	bf00      	nop
 8002e0a:	3714      	adds	r7, #20
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr

08002e14 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b088      	sub	sp, #32
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	61fb      	str	r3, [r7, #28]
 8002e20:	2300      	movs	r3, #0
 8002e22:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8002e24:	4baa      	ldr	r3, [pc, #680]	; (80030d0 <HAL_ETH_Init+0x2bc>)
 8002e26:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d101      	bne.n	8002e3a <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e185      	b.n	8003146 <HAL_ETH_Init+0x332>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d106      	bne.n	8002e54 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f000 fa6b 	bl	800332a <HAL_ETH_MspInit>
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e54:	2300      	movs	r3, #0
 8002e56:	60bb      	str	r3, [r7, #8]
 8002e58:	4a9e      	ldr	r2, [pc, #632]	; (80030d4 <HAL_ETH_Init+0x2c0>)
 8002e5a:	4b9e      	ldr	r3, [pc, #632]	; (80030d4 <HAL_ETH_Init+0x2c0>)
 8002e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e5e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e62:	6453      	str	r3, [r2, #68]	; 0x44
 8002e64:	4b9b      	ldr	r3, [pc, #620]	; (80030d4 <HAL_ETH_Init+0x2c0>)
 8002e66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e6c:	60bb      	str	r3, [r7, #8]
 8002e6e:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002e70:	4a99      	ldr	r2, [pc, #612]	; (80030d8 <HAL_ETH_Init+0x2c4>)
 8002e72:	4b99      	ldr	r3, [pc, #612]	; (80030d8 <HAL_ETH_Init+0x2c4>)
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002e7a:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002e7c:	4996      	ldr	r1, [pc, #600]	; (80030d8 <HAL_ETH_Init+0x2c4>)
 8002e7e:	4b96      	ldr	r3, [pc, #600]	; (80030d8 <HAL_ETH_Init+0x2c4>)
 8002e80:	685a      	ldr	r2, [r3, #4]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a1b      	ldr	r3, [r3, #32]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	6812      	ldr	r2, [r2, #0]
 8002e92:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002e96:	6812      	ldr	r2, [r2, #0]
 8002e98:	f042 0201 	orr.w	r2, r2, #1
 8002e9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ea0:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8002ea2:	f7fd fa45 	bl	8000330 <HAL_GetTick>
 8002ea6:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8002ea8:	e011      	b.n	8002ece <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8002eaa:	f7fd fa41 	bl	8000330 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002eb8:	d909      	bls.n	8002ece <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2203      	movs	r2, #3
 8002ebe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8002eca:	2303      	movs	r3, #3
 8002ecc:	e13b      	b.n	8003146 <HAL_ETH_Init+0x332>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 0301 	and.w	r3, r3, #1
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d1e4      	bne.n	8002eaa <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	691b      	ldr	r3, [r3, #16]
 8002ee6:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	f023 031c 	bic.w	r3, r3, #28
 8002eee:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8002ef0:	f003 fd9c 	bl	8006a2c <HAL_RCC_GetHCLKFreq>
 8002ef4:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8002ef6:	69bb      	ldr	r3, [r7, #24]
 8002ef8:	4a78      	ldr	r2, [pc, #480]	; (80030dc <HAL_ETH_Init+0x2c8>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d908      	bls.n	8002f10 <HAL_ETH_Init+0xfc>
 8002efe:	69bb      	ldr	r3, [r7, #24]
 8002f00:	4a77      	ldr	r2, [pc, #476]	; (80030e0 <HAL_ETH_Init+0x2cc>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d804      	bhi.n	8002f10 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	f043 0308 	orr.w	r3, r3, #8
 8002f0c:	61fb      	str	r3, [r7, #28]
 8002f0e:	e027      	b.n	8002f60 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8002f10:	69bb      	ldr	r3, [r7, #24]
 8002f12:	4a73      	ldr	r2, [pc, #460]	; (80030e0 <HAL_ETH_Init+0x2cc>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d908      	bls.n	8002f2a <HAL_ETH_Init+0x116>
 8002f18:	69bb      	ldr	r3, [r7, #24]
 8002f1a:	4a72      	ldr	r2, [pc, #456]	; (80030e4 <HAL_ETH_Init+0x2d0>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d804      	bhi.n	8002f2a <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	f043 030c 	orr.w	r3, r3, #12
 8002f26:	61fb      	str	r3, [r7, #28]
 8002f28:	e01a      	b.n	8002f60 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	4a6d      	ldr	r2, [pc, #436]	; (80030e4 <HAL_ETH_Init+0x2d0>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d903      	bls.n	8002f3a <HAL_ETH_Init+0x126>
 8002f32:	69bb      	ldr	r3, [r7, #24]
 8002f34:	4a6c      	ldr	r2, [pc, #432]	; (80030e8 <HAL_ETH_Init+0x2d4>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d911      	bls.n	8002f5e <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8002f3a:	69bb      	ldr	r3, [r7, #24]
 8002f3c:	4a6a      	ldr	r2, [pc, #424]	; (80030e8 <HAL_ETH_Init+0x2d4>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d908      	bls.n	8002f54 <HAL_ETH_Init+0x140>
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	4a69      	ldr	r2, [pc, #420]	; (80030ec <HAL_ETH_Init+0x2d8>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d804      	bhi.n	8002f54 <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	f043 0304 	orr.w	r3, r3, #4
 8002f50:	61fb      	str	r3, [r7, #28]
 8002f52:	e005      	b.n	8002f60 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	f043 0310 	orr.w	r3, r3, #16
 8002f5a:	61fb      	str	r3, [r7, #28]
 8002f5c:	e000      	b.n	8002f60 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8002f5e:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	69fa      	ldr	r2, [r7, #28]
 8002f66:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8002f68:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f000 fcd3 	bl	800391a <HAL_ETH_WritePHYRegister>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d00b      	beq.n	8002f92 <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8002f7e:	6939      	ldr	r1, [r7, #16]
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f000 ff25 	bl	8003dd0 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e0d9      	b.n	8003146 <HAL_ETH_Init+0x332>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8002f92:	20ff      	movs	r0, #255	; 0xff
 8002f94:	f7fd fa10 	bl	80003b8 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	f000 80a7 	beq.w	80030f0 <HAL_ETH_Init+0x2dc>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002fa2:	f7fd f9c5 	bl	8000330 <HAL_GetTick>
 8002fa6:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8002fa8:	f107 030c 	add.w	r3, r7, #12
 8002fac:	461a      	mov	r2, r3
 8002fae:	2101      	movs	r1, #1
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f000 fc4a 	bl	800384a <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8002fb6:	f7fd f9bb 	bl	8000330 <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d90f      	bls.n	8002fe8 <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8002fcc:	6939      	ldr	r1, [r7, #16]
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f000 fefe 	bl	8003dd0 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8002fe4:	2303      	movs	r3, #3
 8002fe6:	e0ae      	b.n	8003146 <HAL_ETH_Init+0x332>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f003 0304 	and.w	r3, r3, #4
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d0da      	beq.n	8002fa8 <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8002ff2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002ff6:	2100      	movs	r1, #0
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f000 fc8e 	bl	800391a <HAL_ETH_WritePHYRegister>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d00b      	beq.n	800301c <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8003008:	6939      	ldr	r1, [r7, #16]
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f000 fee0 	bl	8003dd0 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8003018:	2301      	movs	r3, #1
 800301a:	e094      	b.n	8003146 <HAL_ETH_Init+0x332>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 800301c:	f7fd f988 	bl	8000330 <HAL_GetTick>
 8003020:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8003022:	f107 030c 	add.w	r3, r7, #12
 8003026:	461a      	mov	r2, r3
 8003028:	2101      	movs	r1, #1
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f000 fc0d 	bl	800384a <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8003030:	f7fd f97e 	bl	8000330 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	f241 3288 	movw	r2, #5000	; 0x1388
 800303e:	4293      	cmp	r3, r2
 8003040:	d90f      	bls.n	8003062 <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8003046:	6939      	ldr	r1, [r7, #16]
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f000 fec1 	bl	8003dd0 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2201      	movs	r2, #1
 8003052:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e071      	b.n	8003146 <HAL_ETH_Init+0x332>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	f003 0320 	and.w	r3, r3, #32
 8003068:	2b00      	cmp	r3, #0
 800306a:	d0da      	beq.n	8003022 <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 800306c:	f107 030c 	add.w	r3, r7, #12
 8003070:	461a      	mov	r2, r3
 8003072:	2110      	movs	r1, #16
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f000 fbe8 	bl	800384a <HAL_ETH_ReadPHYRegister>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d00b      	beq.n	8003098 <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8003084:	6939      	ldr	r1, [r7, #16]
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f000 fea2 	bl	8003dd0 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8003094:	2301      	movs	r3, #1
 8003096:	e056      	b.n	8003146 <HAL_ETH_Init+0x332>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f003 0304 	and.w	r3, r3, #4
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d004      	beq.n	80030ac <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80030a8:	60da      	str	r2, [r3, #12]
 80030aa:	e002      	b.n	80030b2 <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	f003 0302 	and.w	r3, r3, #2
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d003      	beq.n	80030c4 <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	609a      	str	r2, [r3, #8]
 80030c2:	e037      	b.n	8003134 <HAL_ETH_Init+0x320>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80030ca:	609a      	str	r2, [r3, #8]
 80030cc:	e032      	b.n	8003134 <HAL_ETH_Init+0x320>
 80030ce:	bf00      	nop
 80030d0:	03938700 	.word	0x03938700
 80030d4:	40023800 	.word	0x40023800
 80030d8:	40013800 	.word	0x40013800
 80030dc:	01312cff 	.word	0x01312cff
 80030e0:	02160ebf 	.word	0x02160ebf
 80030e4:	039386ff 	.word	0x039386ff
 80030e8:	05f5e0ff 	.word	0x05f5e0ff
 80030ec:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	08db      	lsrs	r3, r3, #3
 80030f6:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	085b      	lsrs	r3, r3, #1
 80030fe:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8003100:	4313      	orrs	r3, r2
 8003102:	b29b      	uxth	r3, r3
 8003104:	461a      	mov	r2, r3
 8003106:	2100      	movs	r1, #0
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f000 fc06 	bl	800391a <HAL_ETH_WritePHYRegister>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d00b      	beq.n	800312c <HAL_ETH_Init+0x318>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8003118:	6939      	ldr	r1, [r7, #16]
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f000 fe58 	bl	8003dd0 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2201      	movs	r2, #1
 8003124:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e00c      	b.n	8003146 <HAL_ETH_Init+0x332>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 800312c:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003130:	f7fd f942 	bl	80003b8 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8003134:	6939      	ldr	r1, [r7, #16]
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f000 fe4a 	bl	8003dd0 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2201      	movs	r2, #1
 8003140:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8003144:	2300      	movs	r3, #0
}
 8003146:	4618      	mov	r0, r3
 8003148:	3720      	adds	r7, #32
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}

0800314e <HAL_ETH_DeInit>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DeInit(ETH_HandleTypeDef *heth)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	b082      	sub	sp, #8
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2202      	movs	r2, #2
 800315a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* De-Init the low level hardware : GPIO, CLOCK, NVIC. */
  HAL_ETH_MspDeInit(heth);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f000 f8ed 	bl	800333e <HAL_ETH_MspDeInit>
  
  /* Set ETH HAL state to Disabled */
  heth->State= HAL_ETH_STATE_RESET;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Release Lock */
  __HAL_UNLOCK(heth);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	3708      	adds	r7, #8
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}

0800317e <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 800317e:	b480      	push	{r7}
 8003180:	b087      	sub	sp, #28
 8003182:	af00      	add	r7, sp, #0
 8003184:	60f8      	str	r0, [r7, #12]
 8003186:	60b9      	str	r1, [r7, #8]
 8003188:	607a      	str	r2, [r7, #4]
 800318a:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 800318c:	2300      	movs	r3, #0
 800318e:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003196:	2b01      	cmp	r3, #1
 8003198:	d101      	bne.n	800319e <HAL_ETH_DMATxDescListInit+0x20>
 800319a:	2302      	movs	r3, #2
 800319c:	e052      	b.n	8003244 <HAL_ETH_DMATxDescListInit+0xc6>
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2201      	movs	r2, #1
 80031a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2202      	movs	r2, #2
 80031aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	68ba      	ldr	r2, [r7, #8]
 80031b2:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 80031b4:	2300      	movs	r3, #0
 80031b6:	617b      	str	r3, [r7, #20]
 80031b8:	e030      	b.n	800321c <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	015b      	lsls	r3, r3, #5
 80031be:	68ba      	ldr	r2, [r7, #8]
 80031c0:	4413      	add	r3, r2
 80031c2:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80031ca:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80031d2:	fb02 f303 	mul.w	r3, r2, r3
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	4413      	add	r3, r2
 80031da:	461a      	mov	r2, r3
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	69db      	ldr	r3, [r3, #28]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d105      	bne.n	80031f4 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	1e5a      	subs	r2, r3, #1
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d908      	bls.n	8003210 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	3301      	adds	r3, #1
 8003202:	015b      	lsls	r3, r3, #5
 8003204:	68ba      	ldr	r2, [r7, #8]
 8003206:	4413      	add	r3, r2
 8003208:	461a      	mov	r2, r3
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	60da      	str	r2, [r3, #12]
 800320e:	e002      	b.n	8003216 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8003210:	68ba      	ldr	r2, [r7, #8]
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	3301      	adds	r3, #1
 800321a:	617b      	str	r3, [r7, #20]
 800321c:	697a      	ldr	r2, [r7, #20]
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	429a      	cmp	r2, r3
 8003222:	d3ca      	bcc.n	80031ba <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	68ba      	ldr	r2, [r7, #8]
 800322a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800322e:	3310      	adds	r3, #16
 8003230:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2201      	movs	r2, #1
 8003236:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2200      	movs	r2, #0
 800323e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8003242:	2300      	movs	r3, #0
}
 8003244:	4618      	mov	r0, r3
 8003246:	371c      	adds	r7, #28
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8003250:	b480      	push	{r7}
 8003252:	b087      	sub	sp, #28
 8003254:	af00      	add	r7, sp, #0
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	60b9      	str	r1, [r7, #8]
 800325a:	607a      	str	r2, [r7, #4]
 800325c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 800325e:	2300      	movs	r3, #0
 8003260:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003268:	2b01      	cmp	r3, #1
 800326a:	d101      	bne.n	8003270 <HAL_ETH_DMARxDescListInit+0x20>
 800326c:	2302      	movs	r3, #2
 800326e:	e056      	b.n	800331e <HAL_ETH_DMARxDescListInit+0xce>
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2201      	movs	r2, #1
 8003274:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2202      	movs	r2, #2
 800327c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	68ba      	ldr	r2, [r7, #8]
 8003284:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 8003286:	2300      	movs	r3, #0
 8003288:	617b      	str	r3, [r7, #20]
 800328a:	e034      	b.n	80032f6 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	015b      	lsls	r3, r3, #5
 8003290:	68ba      	ldr	r2, [r7, #8]
 8003292:	4413      	add	r3, r2
 8003294:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800329c:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	f244 52f4 	movw	r2, #17908	; 0x45f4
 80032a4:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80032ac:	fb02 f303 	mul.w	r3, r2, r3
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	4413      	add	r3, r2
 80032b4:	461a      	mov	r2, r3
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	699b      	ldr	r3, [r3, #24]
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d105      	bne.n	80032ce <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	1e5a      	subs	r2, r3, #1
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d908      	bls.n	80032ea <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	3301      	adds	r3, #1
 80032dc:	015b      	lsls	r3, r3, #5
 80032de:	68ba      	ldr	r2, [r7, #8]
 80032e0:	4413      	add	r3, r2
 80032e2:	461a      	mov	r2, r3
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	60da      	str	r2, [r3, #12]
 80032e8:	e002      	b.n	80032f0 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 80032ea:	68ba      	ldr	r2, [r7, #8]
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	3301      	adds	r3, #1
 80032f4:	617b      	str	r3, [r7, #20]
 80032f6:	697a      	ldr	r2, [r7, #20]
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d3c6      	bcc.n	800328c <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	68ba      	ldr	r2, [r7, #8]
 8003304:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003308:	330c      	adds	r3, #12
 800330a:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2201      	movs	r2, #1
 8003310:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2200      	movs	r2, #0
 8003318:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	371c      	adds	r7, #28
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr

0800332a <HAL_ETH_MspInit>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_MspInit(ETH_HandleTypeDef *heth)
{
 800332a:	b480      	push	{r7}
 800332c:	b083      	sub	sp, #12
 800332e:	af00      	add	r7, sp, #0
 8003330:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_MspInit could be implemented in the user file
  */
}
 8003332:	bf00      	nop
 8003334:	370c      	adds	r7, #12
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr

0800333e <HAL_ETH_MspDeInit>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_MspDeInit(ETH_HandleTypeDef *heth)
{
 800333e:	b480      	push	{r7}
 8003340:	b083      	sub	sp, #12
 8003342:	af00      	add	r7, sp, #0
 8003344:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_MspDeInit could be implemented in the user file
  */
}
 8003346:	bf00      	nop
 8003348:	370c      	adds	r7, #12
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr

08003352 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8003352:	b480      	push	{r7}
 8003354:	b087      	sub	sp, #28
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
 800335a:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 800335c:	2300      	movs	r3, #0
 800335e:	617b      	str	r3, [r7, #20]
 8003360:	2300      	movs	r3, #0
 8003362:	60fb      	str	r3, [r7, #12]
 8003364:	2300      	movs	r3, #0
 8003366:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800336e:	2b01      	cmp	r3, #1
 8003370:	d101      	bne.n	8003376 <HAL_ETH_TransmitFrame+0x24>
 8003372:	2302      	movs	r3, #2
 8003374:	e0cd      	b.n	8003512 <HAL_ETH_TransmitFrame+0x1c0>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2201      	movs	r2, #1
 800337a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2202      	movs	r2, #2
 8003382:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d109      	bne.n	80033a0 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 800339c:	2301      	movs	r3, #1
 800339e:	e0b8      	b.n	8003512 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	da09      	bge.n	80033be <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2212      	movs	r2, #18
 80033ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e0a9      	b.n	8003512 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d915      	bls.n	80033f4 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	4a55      	ldr	r2, [pc, #340]	; (8003520 <HAL_ETH_TransmitFrame+0x1ce>)
 80033cc:	fba2 2303 	umull	r2, r3, r2, r3
 80033d0:	0a9b      	lsrs	r3, r3, #10
 80033d2:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 80033d4:	683a      	ldr	r2, [r7, #0]
 80033d6:	4b52      	ldr	r3, [pc, #328]	; (8003520 <HAL_ETH_TransmitFrame+0x1ce>)
 80033d8:	fba3 1302 	umull	r1, r3, r3, r2
 80033dc:	0a9b      	lsrs	r3, r3, #10
 80033de:	f240 51f4 	movw	r1, #1524	; 0x5f4
 80033e2:	fb01 f303 	mul.w	r3, r1, r3
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d005      	beq.n	80033f8 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	3301      	adds	r3, #1
 80033f0:	617b      	str	r3, [r7, #20]
 80033f2:	e001      	b.n	80033f8 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 80033f4:	2301      	movs	r3, #1
 80033f6:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d11c      	bne.n	8003438 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003406:	6812      	ldr	r2, [r2, #0]
 8003408:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 800340c:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003412:	683a      	ldr	r2, [r7, #0]
 8003414:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8003418:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003422:	6812      	ldr	r2, [r2, #0]
 8003424:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003428:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800342e:	68db      	ldr	r3, [r3, #12]
 8003430:	461a      	mov	r2, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	62da      	str	r2, [r3, #44]	; 0x2c
 8003436:	e04b      	b.n	80034d0 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 8003438:	2300      	movs	r3, #0
 800343a:	613b      	str	r3, [r7, #16]
 800343c:	e044      	b.n	80034c8 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003446:	6812      	ldr	r2, [r2, #0]
 8003448:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800344c:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d107      	bne.n	8003464 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003458:	687a      	ldr	r2, [r7, #4]
 800345a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800345c:	6812      	ldr	r2, [r2, #0]
 800345e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003462:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003468:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800346c:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	1e5a      	subs	r2, r3, #1
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	429a      	cmp	r2, r3
 8003476:	d116      	bne.n	80034a6 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003480:	6812      	ldr	r2, [r2, #0]
 8003482:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003486:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	4a26      	ldr	r2, [pc, #152]	; (8003524 <HAL_ETH_TransmitFrame+0x1d2>)
 800348c:	fb02 f203 	mul.w	r2, r2, r3
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	4413      	add	r3, r2
 8003494:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8003498:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800349e:	68fa      	ldr	r2, [r7, #12]
 80034a0:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80034a4:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80034ae:	6812      	ldr	r2, [r2, #0]
 80034b0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80034b4:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	461a      	mov	r2, r3
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	3301      	adds	r3, #1
 80034c6:	613b      	str	r3, [r7, #16]
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d3b6      	bcc.n	800343e <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034d8:	3314      	adds	r3, #20
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0304 	and.w	r3, r3, #4
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d00d      	beq.n	8003500 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034ec:	3314      	adds	r3, #20
 80034ee:	2204      	movs	r2, #4
 80034f0:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034fa:	3304      	adds	r3, #4
 80034fc:	2200      	movs	r2, #0
 80034fe:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	371c      	adds	r7, #28
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	ac02b00b 	.word	0xac02b00b
 8003524:	fffffa0c 	.word	0xfffffa0c

08003528 <HAL_ETH_GetReceivedFrame>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
{
 8003528:	b480      	push	{r7}
 800352a:	b085      	sub	sp, #20
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  uint32_t framelength = 0U;
 8003530:	2300      	movs	r3, #0
 8003532:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800353a:	2b01      	cmp	r3, #1
 800353c:	d101      	bne.n	8003542 <HAL_ETH_GetReceivedFrame+0x1a>
 800353e:	2302      	movs	r3, #2
 8003540:	e070      	b.n	8003624 <HAL_ETH_GetReceivedFrame+0xfc>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2201      	movs	r2, #1
 8003546:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Check the ETH state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2202      	movs	r2, #2
 800354e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check if segment is not owned by DMA */
  /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) */
  if(((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2b00      	cmp	r3, #0
 800355a:	db5a      	blt.n	8003612 <HAL_ETH_GetReceivedFrame+0xea>
  {
    /* Check if last segment */
    if(((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) 
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003566:	2b00      	cmp	r3, #0
 8003568:	d030      	beq.n	80035cc <HAL_ETH_GetReceivedFrame+0xa4>
    {
      /* increment segment count */
      (heth->RxFrameInfos).SegCount++;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800356e:	1c5a      	adds	r2, r3, #1
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos).SegCount == 1U)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003578:	2b01      	cmp	r3, #1
 800357a:	d103      	bne.n	8003584 <HAL_ETH_GetReceivedFrame+0x5c>
      {
        (heth->RxFrameInfos).FSRxDesc =heth->RxDesc;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	0c1b      	lsrs	r3, r3, #16
 8003594:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8003598:	3b04      	subs	r3, #4
 800359a:	60fb      	str	r3, [r7, #12]
      heth->RxFrameInfos.length = framelength;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	68fa      	ldr	r2, [r7, #12]
 80035a0:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a6:	689a      	ldr	r2, [r3, #8]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	641a      	str	r2, [r3, #64]	; 0x40
      /* point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) ((heth->RxDesc)->Buffer2NextDescAddr);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	461a      	mov	r2, r3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2200      	movs	r2, #0
 80035c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
      
      /* Return function status */
      return HAL_OK;
 80035c8:	2300      	movs	r3, #0
 80035ca:	e02b      	b.n	8003624 <HAL_ETH_GetReceivedFrame+0xfc>
    }
    /* Check if first segment */
    else if((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d010      	beq.n	80035fc <HAL_ETH_GetReceivedFrame+0xd4>
    {
      (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	631a      	str	r2, [r3, #48]	; 0x30
      (heth->RxFrameInfos).LSRxDesc = NULL;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	635a      	str	r2, [r3, #52]	; 0x34
      (heth->RxFrameInfos).SegCount = 1U;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	461a      	mov	r2, r3
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	629a      	str	r2, [r3, #40]	; 0x28
 80035fa:	e00a      	b.n	8003612 <HAL_ETH_GetReceivedFrame+0xea>
    }
    /* Check if intermediate segment */ 
    else
    {
      (heth->RxFrameInfos).SegCount++;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003600:	1c5a      	adds	r2, r3, #1
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	461a      	mov	r2, r3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	629a      	str	r2, [r3, #40]	; 0x28
    } 
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2201      	movs	r2, #1
 8003616:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
}
 8003624:	4618      	mov	r0, r3
 8003626:	3714      	adds	r7, #20
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr

08003630 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 8003630:	b480      	push	{r7}
 8003632:	b085      	sub	sp, #20
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0U;
 8003638:	2300      	movs	r3, #0
 800363a:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003642:	2b01      	cmp	r3, #1
 8003644:	d101      	bne.n	800364a <HAL_ETH_GetReceivedFrame_IT+0x1a>
 8003646:	2302      	movs	r3, #2
 8003648:	e074      	b.n	8003734 <HAL_ETH_GetReceivedFrame_IT+0x104>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2201      	movs	r2, #1
 800364e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2202      	movs	r2, #2
 8003656:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800365a:	e05a      	b.n	8003712 <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	3301      	adds	r3, #1
 8003660:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800366c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003670:	d10d      	bne.n	800368e <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1U;   
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2201      	movs	r2, #1
 800367e:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003684:	68db      	ldr	r3, [r3, #12]
 8003686:	461a      	mov	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	629a      	str	r2, [r3, #40]	; 0x28
 800368c:	e041      	b.n	8003712 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003698:	2b00      	cmp	r3, #0
 800369a:	d10b      	bne.n	80036b4 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036a0:	1c5a      	adds	r2, r3, #1
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	461a      	mov	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	629a      	str	r2, [r3, #40]	; 0x28
 80036b2:	e02e      	b.n	8003712 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036c0:	1c5a      	adds	r2, r3, #1
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1U)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d103      	bne.n	80036d6 <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	0c1b      	lsrs	r3, r3, #16
 80036de:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80036e2:	1f1a      	subs	r2, r3, #4
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ec:	689a      	ldr	r2, [r3, #8]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f6:	68db      	ldr	r3, [r3, #12]
 80036f8:	461a      	mov	r2, r3
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2201      	movs	r2, #1
 8003702:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 800370e:	2300      	movs	r3, #0
 8003710:	e010      	b.n	8003734 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2b00      	cmp	r3, #0
 800371a:	db02      	blt.n	8003722 <HAL_ETH_GetReceivedFrame_IT+0xf2>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2b03      	cmp	r3, #3
 8003720:	d99c      	bls.n	800365c <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2201      	movs	r2, #1
 8003726:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
}
 8003734:	4618      	mov	r0, r3
 8003736:	3714      	adds	r7, #20
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr

08003740 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003750:	3314      	adds	r3, #20
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003758:	2b40      	cmp	r3, #64	; 0x40
 800375a:	d112      	bne.n	8003782 <HAL_ETH_IRQHandler+0x42>
  {
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	f000 f860 	bl	8003822 <HAL_ETH_RxCpltCallback>
    
     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800376a:	3314      	adds	r3, #20
 800376c:	2240      	movs	r2, #64	; 0x40
 800376e:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003780:	e01b      	b.n	80037ba <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800378a:	3314      	adds	r3, #20
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	2b01      	cmp	r3, #1
 8003794:	d111      	bne.n	80037ba <HAL_ETH_IRQHandler+0x7a>
  {
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f000 f839 	bl	800380e <HAL_ETH_TxCpltCallback>
    
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037a4:	3314      	adds	r3, #20
 80037a6:	2201      	movs	r2, #1
 80037a8:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2201      	movs	r2, #1
 80037ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037c2:	3314      	adds	r3, #20
 80037c4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80037c8:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037d2:	3314      	adds	r3, #20
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037de:	d112      	bne.n	8003806 <HAL_ETH_IRQHandler+0xc6>
  {
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	f000 f828 	bl	8003836 <HAL_ETH_ErrorCallback>

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037ee:	3314      	adds	r3, #20
 80037f0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80037f4:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2201      	movs	r2, #1
 80037fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8003806:	bf00      	nop
 8003808:	3708      	adds	r7, #8
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}

0800380e <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 800380e:	b480      	push	{r7}
 8003810:	b083      	sub	sp, #12
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8003816:	bf00      	nop
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr

08003822 <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8003822:	b480      	push	{r7}
 8003824:	b083      	sub	sp, #12
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 800382a:	bf00      	nop
 800382c:	370c      	adds	r7, #12
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr

08003836 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8003836:	b480      	push	{r7}
 8003838:	b083      	sub	sp, #12
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 800383e:	bf00      	nop
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr

0800384a <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 800384a:	b580      	push	{r7, lr}
 800384c:	b086      	sub	sp, #24
 800384e:	af00      	add	r7, sp, #0
 8003850:	60f8      	str	r0, [r7, #12]
 8003852:	460b      	mov	r3, r1
 8003854:	607a      	str	r2, [r7, #4]
 8003856:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 8003858:	2300      	movs	r3, #0
 800385a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800385c:	2300      	movs	r3, #0
 800385e:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003866:	b2db      	uxtb	r3, r3
 8003868:	2b82      	cmp	r3, #130	; 0x82
 800386a:	d101      	bne.n	8003870 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 800386c:	2302      	movs	r3, #2
 800386e:	e050      	b.n	8003912 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2282      	movs	r2, #130	; 0x82
 8003874:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	691b      	ldr	r3, [r3, #16]
 800387e:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	f003 031c 	and.w	r3, r3, #28
 8003886:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	8a1b      	ldrh	r3, [r3, #16]
 800388c:	02db      	lsls	r3, r3, #11
 800388e:	b29b      	uxth	r3, r3
 8003890:	697a      	ldr	r2, [r7, #20]
 8003892:	4313      	orrs	r3, r2
 8003894:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8003896:	897b      	ldrh	r3, [r7, #10]
 8003898:	019b      	lsls	r3, r3, #6
 800389a:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800389e:	697a      	ldr	r2, [r7, #20]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	f023 0302 	bic.w	r3, r3, #2
 80038aa:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	f043 0301 	orr.w	r3, r3, #1
 80038b2:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	697a      	ldr	r2, [r7, #20]
 80038ba:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80038bc:	f7fc fd38 	bl	8000330 <HAL_GetTick>
 80038c0:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80038c2:	e015      	b.n	80038f0 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 80038c4:	f7fc fd34 	bl	8000330 <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038d2:	d309      	bcc.n	80038e8 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 80038e4:	2303      	movs	r3, #3
 80038e6:	e014      	b.n	8003912 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	691b      	ldr	r3, [r3, #16]
 80038ee:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d1e4      	bne.n	80038c4 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	695b      	ldr	r3, [r3, #20]
 8003900:	b29b      	uxth	r3, r3
 8003902:	461a      	mov	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3718      	adds	r7, #24
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b086      	sub	sp, #24
 800391e:	af00      	add	r7, sp, #0
 8003920:	60f8      	str	r0, [r7, #12]
 8003922:	460b      	mov	r3, r1
 8003924:	607a      	str	r2, [r7, #4]
 8003926:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8003928:	2300      	movs	r3, #0
 800392a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800392c:	2300      	movs	r3, #0
 800392e:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003936:	b2db      	uxtb	r3, r3
 8003938:	2b42      	cmp	r3, #66	; 0x42
 800393a:	d101      	bne.n	8003940 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 800393c:	2302      	movs	r3, #2
 800393e:	e04e      	b.n	80039de <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2242      	movs	r2, #66	; 0x42
 8003944:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	691b      	ldr	r3, [r3, #16]
 800394e:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	f003 031c 	and.w	r3, r3, #28
 8003956:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	8a1b      	ldrh	r3, [r3, #16]
 800395c:	02db      	lsls	r3, r3, #11
 800395e:	b29b      	uxth	r3, r3
 8003960:	697a      	ldr	r2, [r7, #20]
 8003962:	4313      	orrs	r3, r2
 8003964:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8003966:	897b      	ldrh	r3, [r7, #10]
 8003968:	019b      	lsls	r3, r3, #6
 800396a:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800396e:	697a      	ldr	r2, [r7, #20]
 8003970:	4313      	orrs	r3, r2
 8003972:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	f043 0302 	orr.w	r3, r3, #2
 800397a:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	f043 0301 	orr.w	r3, r3, #1
 8003982:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	687a      	ldr	r2, [r7, #4]
 800398a:	b292      	uxth	r2, r2
 800398c:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	697a      	ldr	r2, [r7, #20]
 8003994:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8003996:	f7fc fccb 	bl	8000330 <HAL_GetTick>
 800399a:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800399c:	e015      	b.n	80039ca <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 800399e:	f7fc fcc7 	bl	8000330 <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039ac:	d309      	bcc.n	80039c2 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2201      	movs	r2, #1
 80039b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2200      	movs	r2, #0
 80039ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e00d      	b.n	80039de <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	691b      	ldr	r3, [r3, #16]
 80039c8:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	f003 0301 	and.w	r3, r3, #1
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d1e4      	bne.n	800399e <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 80039dc:	2300      	movs	r3, #0
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3718      	adds	r7, #24
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}

080039e6 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 80039e6:	b580      	push	{r7, lr}
 80039e8:	b082      	sub	sp, #8
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d101      	bne.n	80039fc <HAL_ETH_Start+0x16>
 80039f8:	2302      	movs	r3, #2
 80039fa:	e01f      	b.n	8003a3c <HAL_ETH_Start+0x56>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2202      	movs	r2, #2
 8003a08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f000 fbdf 	bl	80041d0 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f000 fc16 	bl	8004244 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f000 fcad 	bl	8004378 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f000 fc4a 	bl	80042b8 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f000 fc77 	bl	8004318 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8003a3a:	2300      	movs	r3, #0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3708      	adds	r7, #8
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d101      	bne.n	8003a5a <HAL_ETH_Stop+0x16>
 8003a56:	2302      	movs	r3, #2
 8003a58:	e01f      	b.n	8003a9a <HAL_ETH_Stop+0x56>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2202      	movs	r2, #2
 8003a66:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f000 fc3c 	bl	80042e8 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f000 fc69 	bl	8004348 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f000 fc01 	bl	800427e <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	f000 fc7b 	bl	8004378 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f000 fbc1 	bl	800420a <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8003a98:	2300      	movs	r3, #0
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3708      	adds	r7, #8
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b084      	sub	sp, #16
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
 8003aaa:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8003aac:	2300      	movs	r3, #0
 8003aae:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d101      	bne.n	8003abe <HAL_ETH_ConfigMAC+0x1c>
 8003aba:	2302      	movs	r3, #2
 8003abc:	e0e3      	b.n	8003c86 <HAL_ETH_ConfigMAC+0x1e4>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2202      	movs	r2, #2
 8003aca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	f000 80b0 	beq.w	8003c36 <HAL_ETH_ConfigMAC+0x194>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003ade:	68fa      	ldr	r2, [r7, #12]
 8003ae0:	4b6b      	ldr	r3, [pc, #428]	; (8003c90 <HAL_ETH_ConfigMAC+0x1ee>)
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8003aee:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8003af4:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 8003afa:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 8003b00:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8003b06:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 8003b0c:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8003b12:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 8003b18:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8003b1e:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8003b24:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 8003b2a:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 8003b30:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8003b32:	68fa      	ldr	r2, [r7, #12]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	68fa      	ldr	r2, [r7, #12]
 8003b3e:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003b48:	2001      	movs	r0, #1
 8003b4a:	f7fc fc35 	bl	80003b8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	68fa      	ldr	r2, [r7, #12]
 8003b54:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	683a      	ldr	r2, [r7, #0]
 8003b5c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8003b5e:	683a      	ldr	r2, [r7, #0]
 8003b60:	6b12      	ldr	r2, [r2, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8003b62:	4311      	orrs	r1, r2
                                          macconf->PassControlFrames |
 8003b64:	683a      	ldr	r2, [r7, #0]
 8003b66:	6b52      	ldr	r2, [r2, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8003b68:	4311      	orrs	r1, r2
                                          macconf->BroadcastFramesReception | 
 8003b6a:	683a      	ldr	r2, [r7, #0]
 8003b6c:	6b92      	ldr	r2, [r2, #56]	; 0x38
                                          macconf->PassControlFrames |
 8003b6e:	4311      	orrs	r1, r2
                                          macconf->DestinationAddrFilter |
 8003b70:	683a      	ldr	r2, [r7, #0]
 8003b72:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 8003b74:	4311      	orrs	r1, r2
                                          macconf->PromiscuousMode |
 8003b76:	683a      	ldr	r2, [r7, #0]
 8003b78:	6c12      	ldr	r2, [r2, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8003b7a:	4311      	orrs	r1, r2
                                          macconf->MulticastFramesFilter |
 8003b7c:	683a      	ldr	r2, [r7, #0]
 8003b7e:	6c52      	ldr	r2, [r2, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8003b80:	4311      	orrs	r1, r2
                                          macconf->UnicastFramesFilter);
 8003b82:	683a      	ldr	r2, [r7, #0]
 8003b84:	6c92      	ldr	r2, [r2, #72]	; 0x48
                                          macconf->MulticastFramesFilter |
 8003b86:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8003b88:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8003b92:	2001      	movs	r0, #1
 8003b94:	f7fc fc10 	bl	80003b8 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	68fa      	ldr	r2, [r7, #12]
 8003b9e:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	683a      	ldr	r2, [r7, #0]
 8003ba6:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003ba8:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	683a      	ldr	r2, [r7, #0]
 8003bb0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003bb2:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	699b      	ldr	r3, [r3, #24]
 8003bba:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003bbc:	68fa      	ldr	r2, [r7, #12]
 8003bbe:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bca:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8003bd0:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8003bd6:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8003bdc:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 8003be2:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8003be8:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8003bea:	68fa      	ldr	r2, [r7, #12]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	68fa      	ldr	r2, [r7, #12]
 8003bf6:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	699b      	ldr	r3, [r3, #24]
 8003bfe:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8003c00:	2001      	movs	r0, #1
 8003c02:	f7fc fbd9 	bl	80003b8 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	68fa      	ldr	r2, [r7, #12]
 8003c0c:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	683a      	ldr	r2, [r7, #0]
 8003c14:	6ed1      	ldr	r1, [r2, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 8003c16:	683a      	ldr	r2, [r7, #0]
 8003c18:	6f12      	ldr	r2, [r2, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8003c1a:	430a      	orrs	r2, r1
 8003c1c:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	69db      	ldr	r3, [r3, #28]
 8003c24:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8003c26:	2001      	movs	r0, #1
 8003c28:	f7fc fbc6 	bl	80003b8 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68fa      	ldr	r2, [r7, #12]
 8003c32:	61da      	str	r2, [r3, #28]
 8003c34:	e01e      	b.n	8003c74 <HAL_ETH_ConfigMAC+0x1d2>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8003c44:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	689a      	ldr	r2, [r3, #8]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	68fa      	ldr	r2, [r7, #12]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	68fa      	ldr	r2, [r7, #12]
 8003c5c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003c66:	2001      	movs	r0, #1
 8003c68:	f7fc fba6 	bl	80003b8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68fa      	ldr	r2, [r7, #12]
 8003c72:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8003c84:	2300      	movs	r3, #0
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	3710      	adds	r7, #16
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	ff20810f 	.word	0xff20810f

08003c94 <HAL_ETH_ConfigDMA>:
  *         the configuration information for ETHERNET module
  * @param  dmaconf DMA Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigDMA(ETH_HandleTypeDef *heth, ETH_DMAInitTypeDef *dmaconf)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
 8003c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d101      	bne.n	8003cb0 <HAL_ETH_ConfigDMA+0x1c>
 8003cac:	2302      	movs	r3, #2
 8003cae:	e07b      	b.n	8003da8 <HAL_ETH_ConfigDMA+0x114>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2202      	movs	r2, #2
 8003cbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  assert_param(IS_ETH_DMA_DESC_SKIP_LENGTH(dmaconf->DescriptorSkipLength));
  assert_param(IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX(dmaconf->DMAArbitration));
  
  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cc8:	3318      	adds	r3, #24
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003cce:	68fa      	ldr	r2, [r7, #12]
 8003cd0:	4b37      	ldr	r3, [pc, #220]	; (8003db0 <HAL_ETH_ConfigDMA+0x11c>)
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(dmaconf->DropTCPIPChecksumErrorFrame | 
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
                       dmaconf->ReceiveStoreForward |
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(dmaconf->DropTCPIPChecksumErrorFrame | 
 8003cde:	431a      	orrs	r2, r3
                       dmaconf->FlushReceivedFrame |
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	689b      	ldr	r3, [r3, #8]
                       dmaconf->ReceiveStoreForward |
 8003ce4:	431a      	orrs	r2, r3
                       dmaconf->TransmitStoreForward | 
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	68db      	ldr	r3, [r3, #12]
                       dmaconf->FlushReceivedFrame |
 8003cea:	431a      	orrs	r2, r3
                       dmaconf->TransmitThresholdControl |
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	691b      	ldr	r3, [r3, #16]
                       dmaconf->TransmitStoreForward | 
 8003cf0:	431a      	orrs	r2, r3
                       dmaconf->ForwardErrorFrames |
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	695b      	ldr	r3, [r3, #20]
                       dmaconf->TransmitThresholdControl |
 8003cf6:	431a      	orrs	r2, r3
                       dmaconf->ForwardUndersizedGoodFrames |
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	699b      	ldr	r3, [r3, #24]
                       dmaconf->ForwardErrorFrames |
 8003cfc:	431a      	orrs	r2, r3
                       dmaconf->ReceiveThresholdControl |
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	69db      	ldr	r3, [r3, #28]
                       dmaconf->ForwardUndersizedGoodFrames |
 8003d02:	431a      	orrs	r2, r3
                       dmaconf->SecondFrameOperate);
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	6a1b      	ldr	r3, [r3, #32]
                       dmaconf->ReceiveThresholdControl |
 8003d08:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(dmaconf->DropTCPIPChecksumErrorFrame | 
 8003d0a:	68fa      	ldr	r2, [r7, #12]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d18:	3318      	adds	r3, #24
 8003d1a:	68fa      	ldr	r2, [r7, #12]
 8003d1c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d26:	3318      	adds	r3, #24
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003d2c:	2001      	movs	r0, #1
 8003d2e:	f7fc fb43 	bl	80003b8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d3a:	3318      	adds	r3, #24
 8003d3c:	68fa      	ldr	r2, [r7, #12]
 8003d3e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(dmaconf->AddressAlignedBeats | 
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	683a      	ldr	r2, [r7, #0]
 8003d46:	6a51      	ldr	r1, [r2, #36]	; 0x24
                                         dmaconf->FixedBurst |
 8003d48:	683a      	ldr	r2, [r7, #0]
 8003d4a:	6a92      	ldr	r2, [r2, #40]	; 0x28
  (heth->Instance)->DMABMR = (uint32_t)(dmaconf->AddressAlignedBeats | 
 8003d4c:	4311      	orrs	r1, r2
                                         dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8003d4e:	683a      	ldr	r2, [r7, #0]
 8003d50:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
                                         dmaconf->FixedBurst |
 8003d52:	4311      	orrs	r1, r2
                                         dmaconf->TxDMABurstLength |
 8003d54:	683a      	ldr	r2, [r7, #0]
 8003d56:	6b12      	ldr	r2, [r2, #48]	; 0x30
                                         dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8003d58:	4311      	orrs	r1, r2
                                         dmaconf->EnhancedDescriptorFormat |
 8003d5a:	683a      	ldr	r2, [r7, #0]
 8003d5c:	6b52      	ldr	r2, [r2, #52]	; 0x34
                                         dmaconf->TxDMABurstLength |
 8003d5e:	4311      	orrs	r1, r2
                                         (dmaconf->DescriptorSkipLength << 2U) |
 8003d60:	683a      	ldr	r2, [r7, #0]
 8003d62:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003d64:	0092      	lsls	r2, r2, #2
                                         dmaconf->EnhancedDescriptorFormat |
 8003d66:	4311      	orrs	r1, r2
                                         dmaconf->DMAArbitration | 
 8003d68:	683a      	ldr	r2, [r7, #0]
 8003d6a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
                                         (dmaconf->DescriptorSkipLength << 2U) |
 8003d6c:	430a      	orrs	r2, r1
  (heth->Instance)->DMABMR = (uint32_t)(dmaconf->AddressAlignedBeats | 
 8003d6e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003d72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d76:	601a      	str	r2, [r3, #0]
                                         ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->DMABMR;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	60fb      	str	r3, [r7, #12]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8003d84:	2001      	movs	r0, #1
 8003d86:	f7fc fb17 	bl	80003b8 <HAL_Delay>
   (heth->Instance)->DMABMR = tmpreg1;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d92:	68fa      	ldr	r2, [r7, #12]
 8003d94:	601a      	str	r2, [r3, #0]

   /* Set the ETH state to Ready */
   heth->State= HAL_ETH_STATE_READY;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   
   /* Process Unlocked */
   __HAL_UNLOCK(heth);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
   
   /* Return function status */
   return HAL_OK; 
 8003da6:	2300      	movs	r3, #0
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3710      	adds	r7, #16
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	f8de3f23 	.word	0xf8de3f23

08003db4 <HAL_ETH_GetState>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL state
  */
HAL_ETH_StateTypeDef HAL_ETH_GetState(ETH_HandleTypeDef *heth)
{  
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  /* Return ETH state */
  return heth->State;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003dc2:	b2db      	uxtb	r3, r3
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	370c      	adds	r7, #12
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr

08003dd0 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b0b0      	sub	sp, #192	; 0xc0
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d007      	beq.n	8003df6 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003dec:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003df4:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8003df6:	2300      	movs	r3, #0
 8003df8:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8003e02:	2300      	movs	r3, #0
 8003e04:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8003e06:	2300      	movs	r3, #0
 8003e08:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	69db      	ldr	r3, [r3, #28]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d103      	bne.n	8003e1e <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8003e16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e1a:	663b      	str	r3, [r7, #96]	; 0x60
 8003e1c:	e001      	b.n	8003e22 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8003e22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e26:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8003e30:	2300      	movs	r3, #0
 8003e32:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8003e34:	2300      	movs	r3, #0
 8003e36:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8003e3c:	2340      	movs	r3, #64	; 0x40
 8003e3e:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8003e40:	2300      	movs	r3, #0
 8003e42:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8003e46:	2300      	movs	r3, #0
 8003e48:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8003e52:	2300      	movs	r3, #0
 8003e54:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 8003e64:	2300      	movs	r3, #0
 8003e66:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8003e70:	2380      	movs	r3, #128	; 0x80
 8003e72:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003e76:	2300      	movs	r3, #0
 8003e78:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8003e82:	2300      	movs	r3, #0
 8003e84:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8003e94:	2300      	movs	r3, #0
 8003e96:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003ea4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003ea8:	4bab      	ldr	r3, [pc, #684]	; (8004158 <ETH_MACDMAConfig+0x388>)
 8003eaa:	4013      	ands	r3, r2
 8003eac:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8003eb0:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8003eb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8003eb4:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8003eb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8003eb8:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8003eba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8003ebc:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8003ec2:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8003ec4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8003ec6:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8003ec8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8003eca:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8003ed0:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8003ed2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8003ed4:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8003ed6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8003ed8:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8003eda:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8003edc:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8003ede:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8003ee0:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8003ee2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8003ee4:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8003ee6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003eea:	4313      	orrs	r3, r2
 8003eec:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003ef8:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003f04:	2001      	movs	r0, #1
 8003f06:	f7fc fa57 	bl	80003b8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003f12:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	6f79      	ldr	r1, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8003f1a:	6fba      	ldr	r2, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8003f1c:	4311      	orrs	r1, r2
                                        macinit.PassControlFrames |
 8003f1e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8003f20:	4311      	orrs	r1, r2
                                        macinit.BroadcastFramesReception | 
 8003f22:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8003f26:	4311      	orrs	r1, r2
                                        macinit.DestinationAddrFilter |
 8003f28:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8003f2c:	4311      	orrs	r1, r2
                                        macinit.PromiscuousMode |
 8003f2e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8003f32:	4311      	orrs	r1, r2
                                        macinit.MulticastFramesFilter |
 8003f34:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8003f38:	4311      	orrs	r1, r2
                                        macinit.UnicastFramesFilter);
 8003f3a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
                                        macinit.MulticastFramesFilter |
 8003f3e:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8003f40:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8003f4c:	2001      	movs	r0, #1
 8003f4e:	f7fc fa33 	bl	80003b8 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003f5a:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003f64:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8003f6e:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	699b      	ldr	r3, [r3, #24]
 8003f76:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003f7a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003f7e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003f82:	4013      	ands	r3, r2
 8003f84:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8003f88:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003f8c:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8003f8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8003f92:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8003f94:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8003f98:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8003f9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8003f9e:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8003fa0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8003fa4:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8003fa6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8003faa:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8003fac:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003fbe:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	699b      	ldr	r3, [r3, #24]
 8003fc6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8003fca:	2001      	movs	r0, #1
 8003fcc:	f7fc f9f4 	bl	80003b8 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003fd8:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8003fe2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8003fe6:	430a      	orrs	r2, r1
 8003fe8:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	69db      	ldr	r3, [r3, #28]
 8003ff0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003ff4:	2001      	movs	r0, #1
 8003ff6:	f7fc f9df 	bl	80003b8 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004002:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8004004:	2300      	movs	r3, #0
 8004006:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8004008:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800400c:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 800400e:	2300      	movs	r3, #0
 8004010:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8004012:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004016:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8004018:	2300      	movs	r3, #0
 800401a:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 800401c:	2300      	movs	r3, #0
 800401e:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8004020:	2300      	movs	r3, #0
 8004022:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8004024:	2300      	movs	r3, #0
 8004026:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8004028:	2304      	movs	r3, #4
 800402a:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 800402c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004030:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8004032:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004036:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004038:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800403c:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800403e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004042:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8004044:	2380      	movs	r3, #128	; 0x80
 8004046:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 8004048:	2300      	movs	r3, #0
 800404a:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800404c:	2300      	movs	r3, #0
 800404e:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004058:	3318      	adds	r3, #24
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8004060:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004064:	4b3d      	ldr	r3, [pc, #244]	; (800415c <ETH_MACDMAConfig+0x38c>)
 8004066:	4013      	ands	r3, r2
 8004068:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800406c:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 800406e:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8004070:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8004072:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8004074:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8004076:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8004078:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 800407a:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 800407c:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 800407e:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8004080:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8004082:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8004084:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8004086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8004088:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 800408a:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 800408c:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800408e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004092:	4313      	orrs	r3, r2
 8004094:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040a0:	3318      	adds	r3, #24
 80040a2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80040a6:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040b0:	3318      	adds	r3, #24
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80040b8:	2001      	movs	r0, #1
 80040ba:	f7fc f97d 	bl	80003b8 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040c6:	3318      	adds	r3, #24
 80040c8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80040cc:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 80040d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80040d6:	4311      	orrs	r1, r2
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80040d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 80040da:	4311      	orrs	r1, r2
                                          dmainit.TxDMABurstLength |
 80040dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80040de:	4311      	orrs	r1, r2
                                          dmainit.EnhancedDescriptorFormat |
 80040e0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 80040e2:	4311      	orrs	r1, r2
                                          (dmainit.DescriptorSkipLength << 2U) |
 80040e4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80040e6:	0092      	lsls	r2, r2, #2
                                          dmainit.EnhancedDescriptorFormat |
 80040e8:	4311      	orrs	r1, r2
                                          dmainit.DMAArbitration |
 80040ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 80040ec:	430a      	orrs	r2, r1
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80040ee:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80040f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040f6:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8004106:	2001      	movs	r0, #1
 8004108:	f7fc f956 	bl	80003b8 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004114:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004118:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	699b      	ldr	r3, [r3, #24]
 800411e:	2b01      	cmp	r3, #1
 8004120:	d10f      	bne.n	8004142 <ETH_MACDMAConfig+0x372>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6819      	ldr	r1, [r3, #0]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800412e:	331c      	adds	r3, #28
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004136:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800413a:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 800413e:	331c      	adds	r3, #28
 8004140:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	695b      	ldr	r3, [r3, #20]
 8004146:	461a      	mov	r2, r3
 8004148:	2100      	movs	r1, #0
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f000 f808 	bl	8004160 <ETH_MACAddressConfig>
}
 8004150:	bf00      	nop
 8004152:	37c0      	adds	r7, #192	; 0xc0
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}
 8004158:	ff20810f 	.word	0xff20810f
 800415c:	f8de3f23 	.word	0xf8de3f23

08004160 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004160:	b480      	push	{r7}
 8004162:	b087      	sub	sp, #28
 8004164:	af00      	add	r7, sp, #0
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	60b9      	str	r1, [r7, #8]
 800416a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	3305      	adds	r3, #5
 8004170:	781b      	ldrb	r3, [r3, #0]
 8004172:	021b      	lsls	r3, r3, #8
 8004174:	687a      	ldr	r2, [r7, #4]
 8004176:	3204      	adds	r2, #4
 8004178:	7812      	ldrb	r2, [r2, #0]
 800417a:	4313      	orrs	r3, r2
 800417c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800417e:	68ba      	ldr	r2, [r7, #8]
 8004180:	4b11      	ldr	r3, [pc, #68]	; (80041c8 <ETH_MACAddressConfig+0x68>)
 8004182:	4413      	add	r3, r2
 8004184:	461a      	mov	r2, r3
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	3303      	adds	r3, #3
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	061a      	lsls	r2, r3, #24
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	3302      	adds	r3, #2
 8004196:	781b      	ldrb	r3, [r3, #0]
 8004198:	041b      	lsls	r3, r3, #16
 800419a:	431a      	orrs	r2, r3
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	3301      	adds	r3, #1
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	021b      	lsls	r3, r3, #8
 80041a4:	4313      	orrs	r3, r2
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	7812      	ldrb	r2, [r2, #0]
 80041aa:	4313      	orrs	r3, r2
 80041ac:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80041ae:	68ba      	ldr	r2, [r7, #8]
 80041b0:	4b06      	ldr	r3, [pc, #24]	; (80041cc <ETH_MACAddressConfig+0x6c>)
 80041b2:	4413      	add	r3, r2
 80041b4:	461a      	mov	r2, r3
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	6013      	str	r3, [r2, #0]
}
 80041ba:	bf00      	nop
 80041bc:	371c      	adds	r7, #28
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	40028040 	.word	0x40028040
 80041cc:	40028044 	.word	0x40028044

080041d0 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80041d8:	2300      	movs	r3, #0
 80041da:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	6812      	ldr	r2, [r2, #0]
 80041e4:	6812      	ldr	r2, [r2, #0]
 80041e6:	f042 0208 	orr.w	r2, r2, #8
 80041ea:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80041f4:	2001      	movs	r0, #1
 80041f6:	f000 f8e8 	bl	80043ca <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	68fa      	ldr	r2, [r7, #12]
 8004200:	601a      	str	r2, [r3, #0]
}
 8004202:	bf00      	nop
 8004204:	3710      	adds	r7, #16
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}

0800420a <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 800420a:	b580      	push	{r7, lr}
 800420c:	b084      	sub	sp, #16
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8004212:	2300      	movs	r3, #0
 8004214:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	6812      	ldr	r2, [r2, #0]
 800421e:	6812      	ldr	r2, [r2, #0]
 8004220:	f022 0208 	bic.w	r2, r2, #8
 8004224:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800422e:	2001      	movs	r0, #1
 8004230:	f000 f8cb 	bl	80043ca <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	68fa      	ldr	r2, [r7, #12]
 800423a:	601a      	str	r2, [r3, #0]
}
 800423c:	bf00      	nop
 800423e:	3710      	adds	r7, #16
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800424c:	2300      	movs	r3, #0
 800424e:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	6812      	ldr	r2, [r2, #0]
 8004258:	6812      	ldr	r2, [r2, #0]
 800425a:	f042 0204 	orr.w	r2, r2, #4
 800425e:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8004268:	2001      	movs	r0, #1
 800426a:	f000 f8ae 	bl	80043ca <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68fa      	ldr	r2, [r7, #12]
 8004274:	601a      	str	r2, [r3, #0]
}
 8004276:	bf00      	nop
 8004278:	3710      	adds	r7, #16
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}

0800427e <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 800427e:	b580      	push	{r7, lr}
 8004280:	b084      	sub	sp, #16
 8004282:	af00      	add	r7, sp, #0
 8004284:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8004286:	2300      	movs	r3, #0
 8004288:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	6812      	ldr	r2, [r2, #0]
 8004292:	6812      	ldr	r2, [r2, #0]
 8004294:	f022 0204 	bic.w	r2, r2, #4
 8004298:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80042a2:	2001      	movs	r0, #1
 80042a4:	f000 f891 	bl	80043ca <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	68fa      	ldr	r2, [r7, #12]
 80042ae:	601a      	str	r2, [r3, #0]
}
 80042b0:	bf00      	nop
 80042b2:	3710      	adds	r7, #16
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}

080042b8 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6819      	ldr	r1, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042cc:	3318      	adds	r3, #24
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80042d4:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 80042d8:	3318      	adds	r3, #24
 80042da:	601a      	str	r2, [r3, #0]
}
 80042dc:	bf00      	nop
 80042de:	370c      	adds	r7, #12
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr

080042e8 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6819      	ldr	r1, [r3, #0]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042fc:	3318      	adds	r3, #24
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004304:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8004308:	3318      	adds	r3, #24
 800430a:	601a      	str	r2, [r3, #0]
}
 800430c:	bf00      	nop
 800430e:	370c      	adds	r7, #12
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr

08004318 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6819      	ldr	r1, [r3, #0]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800432c:	3318      	adds	r3, #24
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f043 0202 	orr.w	r2, r3, #2
 8004334:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8004338:	3318      	adds	r3, #24
 800433a:	601a      	str	r2, [r3, #0]
}
 800433c:	bf00      	nop
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6819      	ldr	r1, [r3, #0]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800435c:	3318      	adds	r3, #24
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f023 0202 	bic.w	r2, r3, #2
 8004364:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8004368:	3318      	adds	r3, #24
 800436a:	601a      	str	r2, [r3, #0]
}
 800436c:	bf00      	nop
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b084      	sub	sp, #16
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8004380:	2300      	movs	r3, #0
 8004382:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6819      	ldr	r1, [r3, #0]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004390:	3318      	adds	r3, #24
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004398:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 800439c:	3318      	adds	r3, #24
 800439e:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80043a8:	3318      	adds	r3, #24
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80043ae:	2001      	movs	r0, #1
 80043b0:	f000 f80b 	bl	80043ca <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68fa      	ldr	r2, [r7, #12]
 80043ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80043be:	3318      	adds	r3, #24
 80043c0:	601a      	str	r2, [r3, #0]
}
 80043c2:	bf00      	nop
 80043c4:	3710      	adds	r7, #16
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}

080043ca <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 80043ca:	b480      	push	{r7}
 80043cc:	b085      	sub	sp, #20
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80043d2:	4b0b      	ldr	r3, [pc, #44]	; (8004400 <ETH_Delay+0x36>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a0b      	ldr	r2, [pc, #44]	; (8004404 <ETH_Delay+0x3a>)
 80043d8:	fba2 2303 	umull	r2, r3, r2, r3
 80043dc:	0a5b      	lsrs	r3, r3, #9
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	fb02 f303 	mul.w	r3, r2, r3
 80043e4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("nop");
 80043e6:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	1e5a      	subs	r2, r3, #1
 80043ec:	60fa      	str	r2, [r7, #12]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1f9      	bne.n	80043e6 <ETH_Delay+0x1c>
}
 80043f2:	bf00      	nop
 80043f4:	3714      	adds	r7, #20
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop
 8004400:	20000020 	.word	0x20000020
 8004404:	10624dd3 	.word	0x10624dd3

08004408 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b086      	sub	sp, #24
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800441a:	4b23      	ldr	r3, [pc, #140]	; (80044a8 <HAL_FLASH_Program+0xa0>)
 800441c:	7e1b      	ldrb	r3, [r3, #24]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d101      	bne.n	8004426 <HAL_FLASH_Program+0x1e>
 8004422:	2302      	movs	r3, #2
 8004424:	e03b      	b.n	800449e <HAL_FLASH_Program+0x96>
 8004426:	4b20      	ldr	r3, [pc, #128]	; (80044a8 <HAL_FLASH_Program+0xa0>)
 8004428:	2201      	movs	r2, #1
 800442a:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800442c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004430:	f000 f9c0 	bl	80047b4 <FLASH_WaitForLastOperation>
 8004434:	4603      	mov	r3, r0
 8004436:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8004438:	7dfb      	ldrb	r3, [r7, #23]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d12b      	bne.n	8004496 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d105      	bne.n	8004450 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8004444:	783b      	ldrb	r3, [r7, #0]
 8004446:	4619      	mov	r1, r3
 8004448:	68b8      	ldr	r0, [r7, #8]
 800444a:	f000 fa65 	bl	8004918 <FLASH_Program_Byte>
 800444e:	e016      	b.n	800447e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2b01      	cmp	r3, #1
 8004454:	d105      	bne.n	8004462 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8004456:	883b      	ldrh	r3, [r7, #0]
 8004458:	4619      	mov	r1, r3
 800445a:	68b8      	ldr	r0, [r7, #8]
 800445c:	f000 fa38 	bl	80048d0 <FLASH_Program_HalfWord>
 8004460:	e00d      	b.n	800447e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2b02      	cmp	r3, #2
 8004466:	d105      	bne.n	8004474 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	4619      	mov	r1, r3
 800446c:	68b8      	ldr	r0, [r7, #8]
 800446e:	f000 fa0d 	bl	800488c <FLASH_Program_Word>
 8004472:	e004      	b.n	800447e <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8004474:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004478:	68b8      	ldr	r0, [r7, #8]
 800447a:	f000 f9db 	bl	8004834 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800447e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004482:	f000 f997 	bl	80047b4 <FLASH_WaitForLastOperation>
 8004486:	4603      	mov	r3, r0
 8004488:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800448a:	4a08      	ldr	r2, [pc, #32]	; (80044ac <HAL_FLASH_Program+0xa4>)
 800448c:	4b07      	ldr	r3, [pc, #28]	; (80044ac <HAL_FLASH_Program+0xa4>)
 800448e:	691b      	ldr	r3, [r3, #16]
 8004490:	f023 0301 	bic.w	r3, r3, #1
 8004494:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004496:	4b04      	ldr	r3, [pc, #16]	; (80044a8 <HAL_FLASH_Program+0xa0>)
 8004498:	2200      	movs	r2, #0
 800449a:	761a      	strb	r2, [r3, #24]
  
  return status;
 800449c:	7dfb      	ldrb	r3, [r7, #23]
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3718      	adds	r7, #24
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	20001e70 	.word	0x20001e70
 80044ac:	40023c00 	.word	0x40023c00

080044b0 <HAL_FLASH_Program_IT>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b086      	sub	sp, #24
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_OK;
 80044be:	2300      	movs	r3, #0
 80044c0:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80044c2:	4b20      	ldr	r3, [pc, #128]	; (8004544 <HAL_FLASH_Program_IT+0x94>)
 80044c4:	7e1b      	ldrb	r3, [r3, #24]
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d101      	bne.n	80044ce <HAL_FLASH_Program_IT+0x1e>
 80044ca:	2302      	movs	r3, #2
 80044cc:	e035      	b.n	800453a <HAL_FLASH_Program_IT+0x8a>
 80044ce:	4b1d      	ldr	r3, [pc, #116]	; (8004544 <HAL_FLASH_Program_IT+0x94>)
 80044d0:	2201      	movs	r2, #1
 80044d2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Enable End of FLASH Operation interrupt */
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP);
 80044d4:	4a1c      	ldr	r2, [pc, #112]	; (8004548 <HAL_FLASH_Program_IT+0x98>)
 80044d6:	4b1c      	ldr	r3, [pc, #112]	; (8004548 <HAL_FLASH_Program_IT+0x98>)
 80044d8:	691b      	ldr	r3, [r3, #16]
 80044da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044de:	6113      	str	r3, [r2, #16]
  
  /* Enable Error source interrupt */
  __HAL_FLASH_ENABLE_IT(FLASH_IT_ERR);
 80044e0:	4a19      	ldr	r2, [pc, #100]	; (8004548 <HAL_FLASH_Program_IT+0x98>)
 80044e2:	4b19      	ldr	r3, [pc, #100]	; (8004548 <HAL_FLASH_Program_IT+0x98>)
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80044ea:	6113      	str	r3, [r2, #16]

  pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAM;
 80044ec:	4b15      	ldr	r3, [pc, #84]	; (8004544 <HAL_FLASH_Program_IT+0x94>)
 80044ee:	2203      	movs	r2, #3
 80044f0:	701a      	strb	r2, [r3, #0]
  pFlash.Address = Address;
 80044f2:	4a14      	ldr	r2, [pc, #80]	; (8004544 <HAL_FLASH_Program_IT+0x94>)
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	6153      	str	r3, [r2, #20]

  if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d105      	bne.n	800450a <HAL_FLASH_Program_IT+0x5a>
  {
    /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80044fe:	783b      	ldrb	r3, [r7, #0]
 8004500:	4619      	mov	r1, r3
 8004502:	68b8      	ldr	r0, [r7, #8]
 8004504:	f000 fa08 	bl	8004918 <FLASH_Program_Byte>
 8004508:	e016      	b.n	8004538 <HAL_FLASH_Program_IT+0x88>
  }
  else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2b01      	cmp	r3, #1
 800450e:	d105      	bne.n	800451c <HAL_FLASH_Program_IT+0x6c>
  {
    /*Program halfword (16-bit) at a specified address.*/
    FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8004510:	883b      	ldrh	r3, [r7, #0]
 8004512:	4619      	mov	r1, r3
 8004514:	68b8      	ldr	r0, [r7, #8]
 8004516:	f000 f9db 	bl	80048d0 <FLASH_Program_HalfWord>
 800451a:	e00d      	b.n	8004538 <HAL_FLASH_Program_IT+0x88>
  }
  else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2b02      	cmp	r3, #2
 8004520:	d105      	bne.n	800452e <HAL_FLASH_Program_IT+0x7e>
  {
    /*Program word (32-bit) at a specified address.*/
    FLASH_Program_Word(Address, (uint32_t) Data);
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	4619      	mov	r1, r3
 8004526:	68b8      	ldr	r0, [r7, #8]
 8004528:	f000 f9b0 	bl	800488c <FLASH_Program_Word>
 800452c:	e004      	b.n	8004538 <HAL_FLASH_Program_IT+0x88>
  }
  else
  {
    /*Program double word (64-bit) at a specified address.*/
    FLASH_Program_DoubleWord(Address, Data);
 800452e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004532:	68b8      	ldr	r0, [r7, #8]
 8004534:	f000 f97e 	bl	8004834 <FLASH_Program_DoubleWord>
  }

  return status;
 8004538:	7dfb      	ldrb	r3, [r7, #23]
}
 800453a:	4618      	mov	r0, r3
 800453c:	3718      	adds	r7, #24
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}
 8004542:	bf00      	nop
 8004544:	20001e70 	.word	0x20001e70
 8004548:	40023c00 	.word	0x40023c00

0800454c <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b082      	sub	sp, #8
 8004550:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8004552:	2300      	movs	r3, #0
 8004554:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8004556:	4b4c      	ldr	r3, [pc, #304]	; (8004688 <HAL_FLASH_IRQHandler+0x13c>)
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 800455e:	2b00      	cmp	r3, #0
 8004560:	d020      	beq.n	80045a4 <HAL_FLASH_IRQHandler+0x58>
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8004562:	4b4a      	ldr	r3, [pc, #296]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 8004564:	781b      	ldrb	r3, [r3, #0]
 8004566:	b2db      	uxtb	r3, r3
 8004568:	2b01      	cmp	r3, #1
 800456a:	d107      	bne.n	800457c <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 800456c:	4b47      	ldr	r3, [pc, #284]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 8004572:	4b46      	ldr	r3, [pc, #280]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 8004574:	f04f 32ff 	mov.w	r2, #4294967295
 8004578:	60da      	str	r2, [r3, #12]
 800457a:	e00b      	b.n	8004594 <HAL_FLASH_IRQHandler+0x48>
    }
    else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 800457c:	4b43      	ldr	r3, [pc, #268]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	b2db      	uxtb	r3, r3
 8004582:	2b02      	cmp	r3, #2
 8004584:	d103      	bne.n	800458e <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 8004586:	4b41      	ldr	r3, [pc, #260]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	607b      	str	r3, [r7, #4]
 800458c:	e002      	b.n	8004594 <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 800458e:	4b3f      	ldr	r3, [pc, #252]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 8004590:	695b      	ldr	r3, [r3, #20]
 8004592:	607b      	str	r3, [r7, #4]
    }
    
    /*Save the Error code*/
    FLASH_SetErrorCode();
 8004594:	f000 f9e2 	bl	800495c <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f000 f883 	bl	80046a4 <HAL_FLASH_OperationErrorCallback>
    
    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800459e:	4b3b      	ldr	r3, [pc, #236]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 80045a0:	2200      	movs	r2, #0
 80045a2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80045a4:	4b38      	ldr	r3, [pc, #224]	; (8004688 <HAL_FLASH_IRQHandler+0x13c>)
 80045a6:	68db      	ldr	r3, [r3, #12]
 80045a8:	f003 0301 	and.w	r3, r3, #1
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d04a      	beq.n	8004646 <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80045b0:	4b35      	ldr	r3, [pc, #212]	; (8004688 <HAL_FLASH_IRQHandler+0x13c>)
 80045b2:	2201      	movs	r2, #1
 80045b4:	60da      	str	r2, [r3, #12]
    
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 80045b6:	4b35      	ldr	r3, [pc, #212]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 80045b8:	781b      	ldrb	r3, [r3, #0]
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d12d      	bne.n	800461c <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 80045c0:	4b32      	ldr	r3, [pc, #200]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	3b01      	subs	r3, #1
 80045c6:	4a31      	ldr	r2, [pc, #196]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 80045c8:	6053      	str	r3, [r2, #4]
      
      /* Check if there are still sectors to erase*/
      if(pFlash.NbSectorsToErase != 0U)
 80045ca:	4b30      	ldr	r3, [pc, #192]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d015      	beq.n	80045fe <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 80045d2:	4b2e      	ldr	r3, [pc, #184]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f000 f859 	bl	8004690 <HAL_FLASH_EndOfOperationCallback>
        
        /*Increment sector number*/
        pFlash.Sector++;
 80045de:	4b2b      	ldr	r3, [pc, #172]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	3301      	adds	r3, #1
 80045e4:	4a29      	ldr	r2, [pc, #164]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 80045e6:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 80045e8:	4b28      	ldr	r3, [pc, #160]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 80045ee:	4b27      	ldr	r3, [pc, #156]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 80045f0:	7a1b      	ldrb	r3, [r3, #8]
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	4619      	mov	r1, r3
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 fc34 	bl	8004e64 <FLASH_Erase_Sector>
 80045fc:	e023      	b.n	8004646 <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 80045fe:	f04f 33ff 	mov.w	r3, #4294967295
 8004602:	607b      	str	r3, [r7, #4]
 8004604:	4a21      	ldr	r2, [pc, #132]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800460a:	4b20      	ldr	r3, [pc, #128]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 800460c:	2200      	movs	r2, #0
 800460e:	701a      	strb	r2, [r3, #0]
        
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 8004610:	f000 febc 	bl	800538c <FLASH_FlushCaches>
                
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f000 f83b 	bl	8004690 <HAL_FLASH_EndOfOperationCallback>
 800461a:	e014      	b.n	8004646 <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else 
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE) 
 800461c:	4b1b      	ldr	r3, [pc, #108]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 800461e:	781b      	ldrb	r3, [r3, #0]
 8004620:	b2db      	uxtb	r3, r3
 8004622:	2b02      	cmp	r3, #2
 8004624:	d107      	bne.n	8004636 <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 8004626:	f000 feb1 	bl	800538c <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 800462a:	4b18      	ldr	r3, [pc, #96]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 800462c:	691b      	ldr	r3, [r3, #16]
 800462e:	4618      	mov	r0, r3
 8004630:	f000 f82e 	bl	8004690 <HAL_FLASH_EndOfOperationCallback>
 8004634:	e004      	b.n	8004640 <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8004636:	4b15      	ldr	r3, [pc, #84]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	4618      	mov	r0, r3
 800463c:	f000 f828 	bl	8004690 <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004640:	4b12      	ldr	r3, [pc, #72]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 8004642:	2200      	movs	r2, #0
 8004644:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8004646:	4b11      	ldr	r3, [pc, #68]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 8004648:	781b      	ldrb	r3, [r3, #0]
 800464a:	b2db      	uxtb	r3, r3
 800464c:	2b00      	cmp	r3, #0
 800464e:	d116      	bne.n	800467e <HAL_FLASH_IRQHandler+0x132>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 8004650:	4a0d      	ldr	r2, [pc, #52]	; (8004688 <HAL_FLASH_IRQHandler+0x13c>)
 8004652:	4b0d      	ldr	r3, [pc, #52]	; (8004688 <HAL_FLASH_IRQHandler+0x13c>)
 8004654:	691b      	ldr	r3, [r3, #16]
 8004656:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800465a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800465e:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 8004660:	4a09      	ldr	r2, [pc, #36]	; (8004688 <HAL_FLASH_IRQHandler+0x13c>)
 8004662:	4b09      	ldr	r3, [pc, #36]	; (8004688 <HAL_FLASH_IRQHandler+0x13c>)
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800466a:	6113      	str	r3, [r2, #16]
    
    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 800466c:	4a06      	ldr	r2, [pc, #24]	; (8004688 <HAL_FLASH_IRQHandler+0x13c>)
 800466e:	4b06      	ldr	r3, [pc, #24]	; (8004688 <HAL_FLASH_IRQHandler+0x13c>)
 8004670:	691b      	ldr	r3, [r3, #16]
 8004672:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004676:	6113      	str	r3, [r2, #16]
    
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8004678:	4b04      	ldr	r3, [pc, #16]	; (800468c <HAL_FLASH_IRQHandler+0x140>)
 800467a:	2200      	movs	r2, #0
 800467c:	761a      	strb	r2, [r3, #24]
  }
}
 800467e:	bf00      	nop
 8004680:	3708      	adds	r7, #8
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}
 8004686:	bf00      	nop
 8004688:	40023c00 	.word	0x40023c00
 800468c:	20001e70 	.word	0x20001e70

08004690 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8004698:	bf00      	nop
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 80046ac:	bf00      	nop
 80046ae:	370c      	adds	r7, #12
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80046be:	2300      	movs	r3, #0
 80046c0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80046c2:	4b0b      	ldr	r3, [pc, #44]	; (80046f0 <HAL_FLASH_Unlock+0x38>)
 80046c4:	691b      	ldr	r3, [r3, #16]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	da0b      	bge.n	80046e2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80046ca:	4b09      	ldr	r3, [pc, #36]	; (80046f0 <HAL_FLASH_Unlock+0x38>)
 80046cc:	4a09      	ldr	r2, [pc, #36]	; (80046f4 <HAL_FLASH_Unlock+0x3c>)
 80046ce:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80046d0:	4b07      	ldr	r3, [pc, #28]	; (80046f0 <HAL_FLASH_Unlock+0x38>)
 80046d2:	4a09      	ldr	r2, [pc, #36]	; (80046f8 <HAL_FLASH_Unlock+0x40>)
 80046d4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80046d6:	4b06      	ldr	r3, [pc, #24]	; (80046f0 <HAL_FLASH_Unlock+0x38>)
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	da01      	bge.n	80046e2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80046e2:	79fb      	ldrb	r3, [r7, #7]
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	370c      	adds	r7, #12
 80046e8:	46bd      	mov	sp, r7
 80046ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ee:	4770      	bx	lr
 80046f0:	40023c00 	.word	0x40023c00
 80046f4:	45670123 	.word	0x45670123
 80046f8:	cdef89ab 	.word	0xcdef89ab

080046fc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80046fc:	b480      	push	{r7}
 80046fe:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8004700:	4a05      	ldr	r2, [pc, #20]	; (8004718 <HAL_FLASH_Lock+0x1c>)
 8004702:	4b05      	ldr	r3, [pc, #20]	; (8004718 <HAL_FLASH_Lock+0x1c>)
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800470a:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 800470c:	2300      	movs	r3, #0
}
 800470e:	4618      	mov	r0, r3
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr
 8004718:	40023c00 	.word	0x40023c00

0800471c <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 800471c:	b480      	push	{r7}
 800471e:	af00      	add	r7, sp, #0
  if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 8004720:	4b09      	ldr	r3, [pc, #36]	; (8004748 <HAL_FLASH_OB_Unlock+0x2c>)
 8004722:	695b      	ldr	r3, [r3, #20]
 8004724:	f003 0301 	and.w	r3, r3, #1
 8004728:	2b00      	cmp	r3, #0
 800472a:	d007      	beq.n	800473c <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 800472c:	4b06      	ldr	r3, [pc, #24]	; (8004748 <HAL_FLASH_OB_Unlock+0x2c>)
 800472e:	4a07      	ldr	r2, [pc, #28]	; (800474c <HAL_FLASH_OB_Unlock+0x30>)
 8004730:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 8004732:	4b05      	ldr	r3, [pc, #20]	; (8004748 <HAL_FLASH_OB_Unlock+0x2c>)
 8004734:	4a06      	ldr	r2, [pc, #24]	; (8004750 <HAL_FLASH_OB_Unlock+0x34>)
 8004736:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 8004738:	2300      	movs	r3, #0
 800473a:	e000      	b.n	800473e <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
}
 800473e:	4618      	mov	r0, r3
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr
 8004748:	40023c00 	.word	0x40023c00
 800474c:	08192a3b 	.word	0x08192a3b
 8004750:	4c5d6e7f 	.word	0x4c5d6e7f

08004754 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status 
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8004754:	b480      	push	{r7}
 8004756:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8004758:	4a05      	ldr	r2, [pc, #20]	; (8004770 <HAL_FLASH_OB_Lock+0x1c>)
 800475a:	4b05      	ldr	r3, [pc, #20]	; (8004770 <HAL_FLASH_OB_Lock+0x1c>)
 800475c:	695b      	ldr	r3, [r3, #20]
 800475e:	f043 0301 	orr.w	r3, r3, #1
 8004762:	6153      	str	r3, [r2, #20]
  
  return HAL_OK;  
 8004764:	2300      	movs	r3, #0
}
 8004766:	4618      	mov	r0, r3
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr
 8004770:	40023c00 	.word	0x40023c00

08004774 <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	af00      	add	r7, sp, #0
  /* Set the OPTSTRT bit in OPTCR register */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= FLASH_OPTCR_OPTSTRT;
 8004778:	4a07      	ldr	r2, [pc, #28]	; (8004798 <HAL_FLASH_OB_Launch+0x24>)
 800477a:	4b07      	ldr	r3, [pc, #28]	; (8004798 <HAL_FLASH_OB_Launch+0x24>)
 800477c:	781b      	ldrb	r3, [r3, #0]
 800477e:	b2db      	uxtb	r3, r3
 8004780:	f043 0302 	orr.w	r3, r3, #2
 8004784:	b2db      	uxtb	r3, r3
 8004786:	7013      	strb	r3, [r2, #0]

  /* Wait for last operation to be completed */
  return(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE)); 
 8004788:	f24c 3050 	movw	r0, #50000	; 0xc350
 800478c:	f000 f812 	bl	80047b4 <FLASH_WaitForLastOperation>
 8004790:	4603      	mov	r3, r0
}
 8004792:	4618      	mov	r0, r3
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop
 8004798:	40023c14 	.word	0x40023c14

0800479c <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 800479c:	b480      	push	{r7}
 800479e:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 80047a0:	4b03      	ldr	r3, [pc, #12]	; (80047b0 <HAL_FLASH_GetError+0x14>)
 80047a2:	69db      	ldr	r3, [r3, #28]
}  
 80047a4:	4618      	mov	r0, r3
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
 80047ae:	bf00      	nop
 80047b0:	20001e70 	.word	0x20001e70

080047b4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b084      	sub	sp, #16
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80047bc:	2300      	movs	r3, #0
 80047be:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80047c0:	4b1a      	ldr	r3, [pc, #104]	; (800482c <FLASH_WaitForLastOperation+0x78>)
 80047c2:	2200      	movs	r2, #0
 80047c4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80047c6:	f7fb fdb3 	bl	8000330 <HAL_GetTick>
 80047ca:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80047cc:	e010      	b.n	80047f0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d4:	d00c      	beq.n	80047f0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d007      	beq.n	80047ec <FLASH_WaitForLastOperation+0x38>
 80047dc:	f7fb fda8 	bl	8000330 <HAL_GetTick>
 80047e0:	4602      	mov	r2, r0
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	1ad2      	subs	r2, r2, r3
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d901      	bls.n	80047f0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e019      	b.n	8004824 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80047f0:	4b0f      	ldr	r3, [pc, #60]	; (8004830 <FLASH_WaitForLastOperation+0x7c>)
 80047f2:	68db      	ldr	r3, [r3, #12]
 80047f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d1e8      	bne.n	80047ce <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80047fc:	4b0c      	ldr	r3, [pc, #48]	; (8004830 <FLASH_WaitForLastOperation+0x7c>)
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	f003 0301 	and.w	r3, r3, #1
 8004804:	2b00      	cmp	r3, #0
 8004806:	d002      	beq.n	800480e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004808:	4b09      	ldr	r3, [pc, #36]	; (8004830 <FLASH_WaitForLastOperation+0x7c>)
 800480a:	2201      	movs	r2, #1
 800480c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800480e:	4b08      	ldr	r3, [pc, #32]	; (8004830 <FLASH_WaitForLastOperation+0x7c>)
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8004816:	2b00      	cmp	r3, #0
 8004818:	d003      	beq.n	8004822 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800481a:	f000 f89f 	bl	800495c <FLASH_SetErrorCode>
    return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e000      	b.n	8004824 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8004822:	2300      	movs	r3, #0
  
}  
 8004824:	4618      	mov	r0, r3
 8004826:	3710      	adds	r7, #16
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}
 800482c:	20001e70 	.word	0x20001e70
 8004830:	40023c00 	.word	0x40023c00

08004834 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004834:	b4f0      	push	{r4, r5, r6, r7}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004840:	4a11      	ldr	r2, [pc, #68]	; (8004888 <FLASH_Program_DoubleWord+0x54>)
 8004842:	4b11      	ldr	r3, [pc, #68]	; (8004888 <FLASH_Program_DoubleWord+0x54>)
 8004844:	691b      	ldr	r3, [r3, #16]
 8004846:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800484a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800484c:	4a0e      	ldr	r2, [pc, #56]	; (8004888 <FLASH_Program_DoubleWord+0x54>)
 800484e:	4b0e      	ldr	r3, [pc, #56]	; (8004888 <FLASH_Program_DoubleWord+0x54>)
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004856:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004858:	4a0b      	ldr	r2, [pc, #44]	; (8004888 <FLASH_Program_DoubleWord+0x54>)
 800485a:	4b0b      	ldr	r3, [pc, #44]	; (8004888 <FLASH_Program_DoubleWord+0x54>)
 800485c:	691b      	ldr	r3, [r3, #16]
 800485e:	f043 0301 	orr.w	r3, r3, #1
 8004862:	6113      	str	r3, [r2, #16]

  /* Program the double-word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	683a      	ldr	r2, [r7, #0]
 8004868:	601a      	str	r2, [r3, #0]
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	3304      	adds	r3, #4
 800486e:	461a      	mov	r2, r3
 8004870:	e897 0018 	ldmia.w	r7, {r3, r4}
 8004874:	0025      	movs	r5, r4
 8004876:	2600      	movs	r6, #0
 8004878:	462b      	mov	r3, r5
 800487a:	6013      	str	r3, [r2, #0]
}
 800487c:	bf00      	nop
 800487e:	3710      	adds	r7, #16
 8004880:	46bd      	mov	sp, r7
 8004882:	bcf0      	pop	{r4, r5, r6, r7}
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	40023c00 	.word	0x40023c00

0800488c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004896:	4a0d      	ldr	r2, [pc, #52]	; (80048cc <FLASH_Program_Word+0x40>)
 8004898:	4b0c      	ldr	r3, [pc, #48]	; (80048cc <FLASH_Program_Word+0x40>)
 800489a:	691b      	ldr	r3, [r3, #16]
 800489c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048a0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80048a2:	4a0a      	ldr	r2, [pc, #40]	; (80048cc <FLASH_Program_Word+0x40>)
 80048a4:	4b09      	ldr	r3, [pc, #36]	; (80048cc <FLASH_Program_Word+0x40>)
 80048a6:	691b      	ldr	r3, [r3, #16]
 80048a8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80048ac:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80048ae:	4a07      	ldr	r2, [pc, #28]	; (80048cc <FLASH_Program_Word+0x40>)
 80048b0:	4b06      	ldr	r3, [pc, #24]	; (80048cc <FLASH_Program_Word+0x40>)
 80048b2:	691b      	ldr	r3, [r3, #16]
 80048b4:	f043 0301 	orr.w	r3, r3, #1
 80048b8:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	683a      	ldr	r2, [r7, #0]
 80048be:	601a      	str	r2, [r3, #0]
}
 80048c0:	bf00      	nop
 80048c2:	370c      	adds	r7, #12
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr
 80048cc:	40023c00 	.word	0x40023c00

080048d0 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	460b      	mov	r3, r1
 80048da:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80048dc:	4a0d      	ldr	r2, [pc, #52]	; (8004914 <FLASH_Program_HalfWord+0x44>)
 80048de:	4b0d      	ldr	r3, [pc, #52]	; (8004914 <FLASH_Program_HalfWord+0x44>)
 80048e0:	691b      	ldr	r3, [r3, #16]
 80048e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048e6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80048e8:	4a0a      	ldr	r2, [pc, #40]	; (8004914 <FLASH_Program_HalfWord+0x44>)
 80048ea:	4b0a      	ldr	r3, [pc, #40]	; (8004914 <FLASH_Program_HalfWord+0x44>)
 80048ec:	691b      	ldr	r3, [r3, #16]
 80048ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048f2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80048f4:	4a07      	ldr	r2, [pc, #28]	; (8004914 <FLASH_Program_HalfWord+0x44>)
 80048f6:	4b07      	ldr	r3, [pc, #28]	; (8004914 <FLASH_Program_HalfWord+0x44>)
 80048f8:	691b      	ldr	r3, [r3, #16]
 80048fa:	f043 0301 	orr.w	r3, r3, #1
 80048fe:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	887a      	ldrh	r2, [r7, #2]
 8004904:	801a      	strh	r2, [r3, #0]
}
 8004906:	bf00      	nop
 8004908:	370c      	adds	r7, #12
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr
 8004912:	bf00      	nop
 8004914:	40023c00 	.word	0x40023c00

08004918 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8004918:	b480      	push	{r7}
 800491a:	b083      	sub	sp, #12
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
 8004920:	460b      	mov	r3, r1
 8004922:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004924:	4a0c      	ldr	r2, [pc, #48]	; (8004958 <FLASH_Program_Byte+0x40>)
 8004926:	4b0c      	ldr	r3, [pc, #48]	; (8004958 <FLASH_Program_Byte+0x40>)
 8004928:	691b      	ldr	r3, [r3, #16]
 800492a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800492e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8004930:	4a09      	ldr	r2, [pc, #36]	; (8004958 <FLASH_Program_Byte+0x40>)
 8004932:	4b09      	ldr	r3, [pc, #36]	; (8004958 <FLASH_Program_Byte+0x40>)
 8004934:	691b      	ldr	r3, [r3, #16]
 8004936:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004938:	4a07      	ldr	r2, [pc, #28]	; (8004958 <FLASH_Program_Byte+0x40>)
 800493a:	4b07      	ldr	r3, [pc, #28]	; (8004958 <FLASH_Program_Byte+0x40>)
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	f043 0301 	orr.w	r3, r3, #1
 8004942:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	78fa      	ldrb	r2, [r7, #3]
 8004948:	701a      	strb	r2, [r3, #0]
}
 800494a:	bf00      	nop
 800494c:	370c      	adds	r7, #12
 800494e:	46bd      	mov	sp, r7
 8004950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004954:	4770      	bx	lr
 8004956:	bf00      	nop
 8004958:	40023c00 	.word	0x40023c00

0800495c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 800495c:	b480      	push	{r7}
 800495e:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8004960:	4b27      	ldr	r3, [pc, #156]	; (8004a00 <FLASH_SetErrorCode+0xa4>)
 8004962:	68db      	ldr	r3, [r3, #12]
 8004964:	f003 0310 	and.w	r3, r3, #16
 8004968:	2b00      	cmp	r3, #0
 800496a:	d008      	beq.n	800497e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800496c:	4b25      	ldr	r3, [pc, #148]	; (8004a04 <FLASH_SetErrorCode+0xa8>)
 800496e:	69db      	ldr	r3, [r3, #28]
 8004970:	f043 0310 	orr.w	r3, r3, #16
 8004974:	4a23      	ldr	r2, [pc, #140]	; (8004a04 <FLASH_SetErrorCode+0xa8>)
 8004976:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004978:	4b21      	ldr	r3, [pc, #132]	; (8004a00 <FLASH_SetErrorCode+0xa4>)
 800497a:	2210      	movs	r2, #16
 800497c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800497e:	4b20      	ldr	r3, [pc, #128]	; (8004a00 <FLASH_SetErrorCode+0xa4>)
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	f003 0320 	and.w	r3, r3, #32
 8004986:	2b00      	cmp	r3, #0
 8004988:	d008      	beq.n	800499c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800498a:	4b1e      	ldr	r3, [pc, #120]	; (8004a04 <FLASH_SetErrorCode+0xa8>)
 800498c:	69db      	ldr	r3, [r3, #28]
 800498e:	f043 0308 	orr.w	r3, r3, #8
 8004992:	4a1c      	ldr	r2, [pc, #112]	; (8004a04 <FLASH_SetErrorCode+0xa8>)
 8004994:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8004996:	4b1a      	ldr	r3, [pc, #104]	; (8004a00 <FLASH_SetErrorCode+0xa4>)
 8004998:	2220      	movs	r2, #32
 800499a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800499c:	4b18      	ldr	r3, [pc, #96]	; (8004a00 <FLASH_SetErrorCode+0xa4>)
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d008      	beq.n	80049ba <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80049a8:	4b16      	ldr	r3, [pc, #88]	; (8004a04 <FLASH_SetErrorCode+0xa8>)
 80049aa:	69db      	ldr	r3, [r3, #28]
 80049ac:	f043 0304 	orr.w	r3, r3, #4
 80049b0:	4a14      	ldr	r2, [pc, #80]	; (8004a04 <FLASH_SetErrorCode+0xa8>)
 80049b2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80049b4:	4b12      	ldr	r3, [pc, #72]	; (8004a00 <FLASH_SetErrorCode+0xa4>)
 80049b6:	2240      	movs	r2, #64	; 0x40
 80049b8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80049ba:	4b11      	ldr	r3, [pc, #68]	; (8004a00 <FLASH_SetErrorCode+0xa4>)
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d008      	beq.n	80049d8 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80049c6:	4b0f      	ldr	r3, [pc, #60]	; (8004a04 <FLASH_SetErrorCode+0xa8>)
 80049c8:	69db      	ldr	r3, [r3, #28]
 80049ca:	f043 0302 	orr.w	r3, r3, #2
 80049ce:	4a0d      	ldr	r2, [pc, #52]	; (8004a04 <FLASH_SetErrorCode+0xa8>)
 80049d0:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80049d2:	4b0b      	ldr	r3, [pc, #44]	; (8004a00 <FLASH_SetErrorCode+0xa4>)
 80049d4:	2280      	movs	r2, #128	; 0x80
 80049d6:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80049d8:	4b09      	ldr	r3, [pc, #36]	; (8004a00 <FLASH_SetErrorCode+0xa4>)
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	f003 0302 	and.w	r3, r3, #2
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d008      	beq.n	80049f6 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80049e4:	4b07      	ldr	r3, [pc, #28]	; (8004a04 <FLASH_SetErrorCode+0xa8>)
 80049e6:	69db      	ldr	r3, [r3, #28]
 80049e8:	f043 0320 	orr.w	r3, r3, #32
 80049ec:	4a05      	ldr	r2, [pc, #20]	; (8004a04 <FLASH_SetErrorCode+0xa8>)
 80049ee:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80049f0:	4b03      	ldr	r3, [pc, #12]	; (8004a00 <FLASH_SetErrorCode+0xa4>)
 80049f2:	2202      	movs	r2, #2
 80049f4:	60da      	str	r2, [r3, #12]
  }
}
 80049f6:	bf00      	nop
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr
 8004a00:	40023c00 	.word	0x40023c00
 8004a04:	20001e70 	.word	0x20001e70

08004a08 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b084      	sub	sp, #16
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8004a16:	2300      	movs	r3, #0
 8004a18:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004a1a:	4b32      	ldr	r3, [pc, #200]	; (8004ae4 <HAL_FLASHEx_Erase+0xdc>)
 8004a1c:	7e1b      	ldrb	r3, [r3, #24]
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d101      	bne.n	8004a26 <HAL_FLASHEx_Erase+0x1e>
 8004a22:	2302      	movs	r3, #2
 8004a24:	e05a      	b.n	8004adc <HAL_FLASHEx_Erase+0xd4>
 8004a26:	4b2f      	ldr	r3, [pc, #188]	; (8004ae4 <HAL_FLASHEx_Erase+0xdc>)
 8004a28:	2201      	movs	r2, #1
 8004a2a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004a2c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004a30:	f7ff fec0 	bl	80047b4 <FLASH_WaitForLastOperation>
 8004a34:	4603      	mov	r3, r0
 8004a36:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8004a38:	7bfb      	ldrb	r3, [r7, #15]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d14a      	bne.n	8004ad4 <HAL_FLASHEx_Erase+0xcc>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	f04f 32ff 	mov.w	r2, #4294967295
 8004a44:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d117      	bne.n	8004a7e <HAL_FLASHEx_Erase+0x76>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	691b      	ldr	r3, [r3, #16]
 8004a52:	b2da      	uxtb	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	4619      	mov	r1, r3
 8004a5a:	4610      	mov	r0, r2
 8004a5c:	f000 f9c8 	bl	8004df0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004a60:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004a64:	f7ff fea6 	bl	80047b4 <FLASH_WaitForLastOperation>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8004a6c:	4a1e      	ldr	r2, [pc, #120]	; (8004ae8 <HAL_FLASHEx_Erase+0xe0>)
 8004a6e:	4b1e      	ldr	r3, [pc, #120]	; (8004ae8 <HAL_FLASHEx_Erase+0xe0>)
 8004a70:	691b      	ldr	r3, [r3, #16]
 8004a72:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004a76:	f023 0304 	bic.w	r3, r3, #4
 8004a7a:	6113      	str	r3, [r2, #16]
 8004a7c:	e028      	b.n	8004ad0 <HAL_FLASHEx_Erase+0xc8>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	60bb      	str	r3, [r7, #8]
 8004a84:	e01c      	b.n	8004ac0 <HAL_FLASHEx_Erase+0xb8>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	691b      	ldr	r3, [r3, #16]
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	68b8      	ldr	r0, [r7, #8]
 8004a90:	f000 f9e8 	bl	8004e64 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004a94:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004a98:	f7ff fe8c 	bl	80047b4 <FLASH_WaitForLastOperation>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8004aa0:	4a11      	ldr	r2, [pc, #68]	; (8004ae8 <HAL_FLASHEx_Erase+0xe0>)
 8004aa2:	4b11      	ldr	r3, [pc, #68]	; (8004ae8 <HAL_FLASHEx_Erase+0xe0>)
 8004aa4:	691b      	ldr	r3, [r3, #16]
 8004aa6:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8004aaa:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8004aac:	7bfb      	ldrb	r3, [r7, #15]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d003      	beq.n	8004aba <HAL_FLASHEx_Erase+0xb2>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	68ba      	ldr	r2, [r7, #8]
 8004ab6:	601a      	str	r2, [r3, #0]
          break;
 8004ab8:	e00a      	b.n	8004ad0 <HAL_FLASHEx_Erase+0xc8>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	3301      	adds	r3, #1
 8004abe:	60bb      	str	r3, [r7, #8]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	68da      	ldr	r2, [r3, #12]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	441a      	add	r2, r3
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d8da      	bhi.n	8004a86 <HAL_FLASHEx_Erase+0x7e>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8004ad0:	f000 fc5c 	bl	800538c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004ad4:	4b03      	ldr	r3, [pc, #12]	; (8004ae4 <HAL_FLASHEx_Erase+0xdc>)
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	761a      	strb	r2, [r3, #24]

  return status;
 8004ada:	7bfb      	ldrb	r3, [r7, #15]
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3710      	adds	r7, #16
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	20001e70 	.word	0x20001e70
 8004ae8:	40023c00 	.word	0x40023c00

08004aec <HAL_FLASHEx_Erase_IT>:
  *         contains the configuration information for the erasing.
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004af4:	2300      	movs	r3, #0
 8004af6:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004af8:	4b25      	ldr	r3, [pc, #148]	; (8004b90 <HAL_FLASHEx_Erase_IT+0xa4>)
 8004afa:	7e1b      	ldrb	r3, [r3, #24]
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d101      	bne.n	8004b04 <HAL_FLASHEx_Erase_IT+0x18>
 8004b00:	2302      	movs	r3, #2
 8004b02:	e040      	b.n	8004b86 <HAL_FLASHEx_Erase_IT+0x9a>
 8004b04:	4b22      	ldr	r3, [pc, #136]	; (8004b90 <HAL_FLASHEx_Erase_IT+0xa4>)
 8004b06:	2201      	movs	r2, #1
 8004b08:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Enable End of FLASH Operation interrupt */
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP);
 8004b0a:	4a22      	ldr	r2, [pc, #136]	; (8004b94 <HAL_FLASHEx_Erase_IT+0xa8>)
 8004b0c:	4b21      	ldr	r3, [pc, #132]	; (8004b94 <HAL_FLASHEx_Erase_IT+0xa8>)
 8004b0e:	691b      	ldr	r3, [r3, #16]
 8004b10:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b14:	6113      	str	r3, [r2, #16]
  
  /* Enable Error source interrupt */
  __HAL_FLASH_ENABLE_IT(FLASH_IT_ERR);
 8004b16:	4a1f      	ldr	r2, [pc, #124]	; (8004b94 <HAL_FLASHEx_Erase_IT+0xa8>)
 8004b18:	4b1e      	ldr	r3, [pc, #120]	; (8004b94 <HAL_FLASHEx_Erase_IT+0xa8>)
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004b20:	6113      	str	r3, [r2, #16]
  
  /* Clear pending flags (if any) */  
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP    | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR |\
 8004b22:	4b1c      	ldr	r3, [pc, #112]	; (8004b94 <HAL_FLASHEx_Erase_IT+0xa8>)
 8004b24:	22f3      	movs	r2, #243	; 0xf3
 8004b26:	60da      	str	r2, [r3, #12]
                         FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR| FLASH_FLAG_PGSERR);  
  
  if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d110      	bne.n	8004b52 <HAL_FLASHEx_Erase_IT+0x66>
  {
    /*Mass erase to be done*/
    pFlash.ProcedureOnGoing = FLASH_PROC_MASSERASE;
 8004b30:	4b17      	ldr	r3, [pc, #92]	; (8004b90 <HAL_FLASHEx_Erase_IT+0xa4>)
 8004b32:	2202      	movs	r2, #2
 8004b34:	701a      	strb	r2, [r3, #0]
    pFlash.Bank = pEraseInit->Banks;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	4a15      	ldr	r2, [pc, #84]	; (8004b90 <HAL_FLASHEx_Erase_IT+0xa4>)
 8004b3c:	6113      	str	r3, [r2, #16]
    FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	b2da      	uxtb	r2, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	4619      	mov	r1, r3
 8004b4a:	4610      	mov	r0, r2
 8004b4c:	f000 f950 	bl	8004df0 <FLASH_MassErase>
 8004b50:	e018      	b.n	8004b84 <HAL_FLASHEx_Erase_IT+0x98>
    /* Erase by sector to be done*/

    /* Check the parameters */
    assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

    pFlash.ProcedureOnGoing = FLASH_PROC_SECTERASE;
 8004b52:	4b0f      	ldr	r3, [pc, #60]	; (8004b90 <HAL_FLASHEx_Erase_IT+0xa4>)
 8004b54:	2201      	movs	r2, #1
 8004b56:	701a      	strb	r2, [r3, #0]
    pFlash.NbSectorsToErase = pEraseInit->NbSectors;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	4a0c      	ldr	r2, [pc, #48]	; (8004b90 <HAL_FLASHEx_Erase_IT+0xa4>)
 8004b5e:	6053      	str	r3, [r2, #4]
    pFlash.Sector = pEraseInit->Sector;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	4a0a      	ldr	r2, [pc, #40]	; (8004b90 <HAL_FLASHEx_Erase_IT+0xa4>)
 8004b66:	60d3      	str	r3, [r2, #12]
    pFlash.VoltageForErase = (uint8_t)pEraseInit->VoltageRange;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	691b      	ldr	r3, [r3, #16]
 8004b6c:	b2da      	uxtb	r2, r3
 8004b6e:	4b08      	ldr	r3, [pc, #32]	; (8004b90 <HAL_FLASHEx_Erase_IT+0xa4>)
 8004b70:	721a      	strb	r2, [r3, #8]

    /*Erase 1st sector and wait for IT*/
    FLASH_Erase_Sector(pEraseInit->Sector, pEraseInit->VoltageRange);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	689a      	ldr	r2, [r3, #8]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	b2db      	uxtb	r3, r3
 8004b7c:	4619      	mov	r1, r3
 8004b7e:	4610      	mov	r0, r2
 8004b80:	f000 f970 	bl	8004e64 <FLASH_Erase_Sector>
  }

  return status;
 8004b84:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3710      	adds	r7, #16
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop
 8004b90:	20001e70 	.word	0x20001e70
 8004b94:	40023c00 	.word	0x40023c00

08004b98 <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	73fb      	strb	r3, [r7, #15]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004ba4:	4b32      	ldr	r3, [pc, #200]	; (8004c70 <HAL_FLASHEx_OBProgram+0xd8>)
 8004ba6:	7e1b      	ldrb	r3, [r3, #24]
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d101      	bne.n	8004bb0 <HAL_FLASHEx_OBProgram+0x18>
 8004bac:	2302      	movs	r3, #2
 8004bae:	e05b      	b.n	8004c68 <HAL_FLASHEx_OBProgram+0xd0>
 8004bb0:	4b2f      	ldr	r3, [pc, #188]	; (8004c70 <HAL_FLASHEx_OBProgram+0xd8>)
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /*Write protection configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0301 	and.w	r3, r3, #1
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d018      	beq.n	8004bf4 <HAL_FLASHEx_OBProgram+0x5c>
  {
    assert_param(IS_WRPSTATE(pOBInit->WRPState));
    if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d10a      	bne.n	8004be0 <HAL_FLASHEx_OBProgram+0x48>
    {
      /*Enable of Write protection on the selected Sector*/
      status = FLASH_OB_EnableWRP(pOBInit->WRPSector, pOBInit->Banks);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	689a      	ldr	r2, [r3, #8]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	4619      	mov	r1, r3
 8004bd4:	4610      	mov	r0, r2
 8004bd6:	f000 f993 	bl	8004f00 <FLASH_OB_EnableWRP>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	73fb      	strb	r3, [r7, #15]
 8004bde:	e009      	b.n	8004bf4 <HAL_FLASHEx_OBProgram+0x5c>
    }
    else
    {
      /*Disable of Write protection on the selected Sector*/
      status = FLASH_OB_DisableWRP(pOBInit->WRPSector, pOBInit->Banks);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	689a      	ldr	r2, [r3, #8]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	4619      	mov	r1, r3
 8004bea:	4610      	mov	r0, r2
 8004bec:	f000 f9f6 	bl	8004fdc <FLASH_OB_DisableWRP>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	73fb      	strb	r3, [r7, #15]
    }
  }

  /*Read protection configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0302 	and.w	r3, r3, #2
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d007      	beq.n	8004c10 <HAL_FLASHEx_OBProgram+0x78>
  {
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	691b      	ldr	r3, [r3, #16]
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	4618      	mov	r0, r3
 8004c08:	f000 fb0c 	bl	8005224 <FLASH_OB_RDP_LevelConfig>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	73fb      	strb	r3, [r7, #15]
  }

  /*USER  configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 0304 	and.w	r3, r3, #4
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d013      	beq.n	8004c44 <HAL_FLASHEx_OBProgram+0xac>
  {
    status = FLASH_OB_UserConfig(pOBInit->USERConfig&OB_IWDG_SW, 
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	7e1b      	ldrb	r3, [r3, #24]
 8004c20:	f003 0320 	and.w	r3, r3, #32
 8004c24:	b2d8      	uxtb	r0, r3
                                     pOBInit->USERConfig&OB_STOP_NO_RST,
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig&OB_IWDG_SW, 
 8004c2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c2e:	b2d9      	uxtb	r1, r3
                                     pOBInit->USERConfig&OB_STDBY_NO_RST);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig&OB_IWDG_SW, 
 8004c34:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	f000 fb0c 	bl	8005258 <FLASH_OB_UserConfig>
 8004c40:	4603      	mov	r3, r0
 8004c42:	73fb      	strb	r3, [r7, #15]
  }

  /*BOR Level  configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0308 	and.w	r3, r3, #8
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d007      	beq.n	8004c60 <HAL_FLASHEx_OBProgram+0xc8>
  {
    status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	695b      	ldr	r3, [r3, #20]
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	4618      	mov	r0, r3
 8004c58:	f000 fb2e 	bl	80052b8 <FLASH_OB_BOR_LevelConfig>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004c60:	4b03      	ldr	r3, [pc, #12]	; (8004c70 <HAL_FLASHEx_OBProgram+0xd8>)
 8004c62:	2200      	movs	r2, #0
 8004c64:	761a      	strb	r2, [r3, #24]

  return status;
 8004c66:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3710      	adds	r7, #16
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	20001e70 	.word	0x20001e70

08004c74 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  * 
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b082      	sub	sp, #8
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	220f      	movs	r2, #15
 8004c80:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
 8004c82:	f000 fb47 	bl	8005314 <FLASH_OB_GetWRP>
 8004c86:	4603      	mov	r3, r0
 8004c88:	461a      	mov	r2, r3
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
 8004c8e:	f000 fb4d 	bl	800532c <FLASH_OB_GetRDP>
 8004c92:	4603      	mov	r3, r0
 8004c94:	461a      	mov	r2, r3
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	611a      	str	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
 8004c9a:	f000 fb2b 	bl	80052f4 <FLASH_OB_GetUser>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	761a      	strb	r2, [r3, #24]

  /*Get BOR Level*/
  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
 8004ca6:	f000 fb61 	bl	800536c <FLASH_OB_GetBOR>
 8004caa:	4603      	mov	r3, r0
 8004cac:	461a      	mov	r2, r3
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	615a      	str	r2, [r3, #20]
}
 8004cb2:	bf00      	nop
 8004cb4:	3708      	adds	r7, #8
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}

08004cba <HAL_FLASHEx_AdvOBProgram>:
  *         contains the configuration information for the programming.
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_AdvOBProgram (FLASH_AdvOBProgramInitTypeDef *pAdvOBInit)
{
 8004cba:	b580      	push	{r7, lr}
 8004cbc:	b084      	sub	sp, #16
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_OBEX(pAdvOBInit->OptionType));

  /*Program PCROP option byte*/
  if(((pAdvOBInit->OptionType) & OPTIONBYTE_PCROP) == OPTIONBYTE_PCROP)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 0301 	and.w	r3, r3, #1
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d01e      	beq.n	8004d10 <HAL_FLASHEx_AdvOBProgram+0x56>
  {
    /* Check the parameters */
    assert_param(IS_PCROPSTATE(pAdvOBInit->PCROPState));
    if((pAdvOBInit->PCROPState) == OB_PCROP_STATE_ENABLE)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d10d      	bne.n	8004cf6 <HAL_FLASHEx_AdvOBProgram+0x3c>
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) ||\
    defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
      status = FLASH_OB_EnablePCROP(pAdvOBInit->Sectors);
#else  /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
      status = FLASH_OB_EnablePCROP(pAdvOBInit->SectorsBank1, pAdvOBInit->SectorsBank2, pAdvOBInit->Banks);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	899b      	ldrh	r3, [r3, #12]
 8004cde:	4618      	mov	r0, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	89db      	ldrh	r3, [r3, #14]
 8004ce4:	4619      	mov	r1, r3
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	461a      	mov	r2, r3
 8004cec:	f000 fa04 	bl	80050f8 <FLASH_OB_EnablePCROP>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	73fb      	strb	r3, [r7, #15]
 8004cf4:	e00c      	b.n	8004d10 <HAL_FLASHEx_AdvOBProgram+0x56>
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) ||\
    defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
      status = FLASH_OB_DisablePCROP(pAdvOBInit->Sectors);
#else /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
      status = FLASH_OB_DisablePCROP(pAdvOBInit->SectorsBank1, pAdvOBInit->SectorsBank2, pAdvOBInit->Banks);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	899b      	ldrh	r3, [r3, #12]
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	89db      	ldrh	r3, [r3, #14]
 8004d00:	4619      	mov	r1, r3
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	461a      	mov	r2, r3
 8004d08:	f000 fa3e 	bl	8005188 <FLASH_OB_DisablePCROP>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	73fb      	strb	r3, [r7, #15]
    }
  }
   
#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
  /*Program BOOT config option byte*/
  if(((pAdvOBInit->OptionType) & OPTIONBYTE_BOOTCONFIG) == OPTIONBYTE_BOOTCONFIG)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 0302 	and.w	r3, r3, #2
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d006      	beq.n	8004d2a <HAL_FLASHEx_AdvOBProgram+0x70>
  {
    status = FLASH_OB_BootConfig(pAdvOBInit->BootConfig);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	7c1b      	ldrb	r3, [r3, #16]
 8004d20:	4618      	mov	r0, r3
 8004d22:	f000 f9c1 	bl	80050a8 <FLASH_OB_BootConfig>
 8004d26:	4603      	mov	r3, r0
 8004d28:	73fb      	strb	r3, [r7, #15]
  }
#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */

  return status;
 8004d2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3710      	adds	r7, #16
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}

08004d34 <HAL_FLASHEx_AdvOBGetConfig>:
  *         contains the configuration information for the programming.
  * 
  * @retval None
  */
void HAL_FLASHEx_AdvOBGetConfig(FLASH_AdvOBProgramInitTypeDef *pAdvOBInit)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b083      	sub	sp, #12
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /*Get Sector*/
  pAdvOBInit->Sectors = (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
#else  /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
  /*Get Sector for Bank1*/
  pAdvOBInit->SectorsBank1 = (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 8004d3c:	4b0a      	ldr	r3, [pc, #40]	; (8004d68 <HAL_FLASHEx_AdvOBGetConfig+0x34>)
 8004d3e:	881b      	ldrh	r3, [r3, #0]
 8004d40:	b29a      	uxth	r2, r3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	819a      	strh	r2, [r3, #12]

  /*Get Sector for Bank2*/
  pAdvOBInit->SectorsBank2 = (*(__IO uint16_t *)(OPTCR1_BYTE2_ADDRESS));
 8004d46:	4b09      	ldr	r3, [pc, #36]	; (8004d6c <HAL_FLASHEx_AdvOBGetConfig+0x38>)
 8004d48:	881b      	ldrh	r3, [r3, #0]
 8004d4a:	b29a      	uxth	r2, r3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	81da      	strh	r2, [r3, #14]

  /*Get Boot config OB*/
  pAdvOBInit->BootConfig = *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS;
 8004d50:	4b07      	ldr	r3, [pc, #28]	; (8004d70 <HAL_FLASHEx_AdvOBGetConfig+0x3c>)
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	b2da      	uxtb	r2, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	741a      	strb	r2, [r3, #16]
#endif /* STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx ||
          STM32F413xx || STM32F423xx */
}
 8004d5a:	bf00      	nop
 8004d5c:	370c      	adds	r7, #12
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d64:	4770      	bx	lr
 8004d66:	bf00      	nop
 8004d68:	40023c16 	.word	0x40023c16
 8004d6c:	40023c1a 	.word	0x40023c1a
 8004d70:	40023c14 	.word	0x40023c14

08004d74 <HAL_FLASHEx_OB_SelectPCROP>:
  *         STM32F469xx/STM32F479xx/STM32F412xx/STM32F413xx devices.
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OB_SelectPCROP(void)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
  uint8_t optiontmp = 0xFF;
 8004d7a:	23ff      	movs	r3, #255	; 0xff
 8004d7c:	71fb      	strb	r3, [r7, #7]

  /* Mask SPRMOD bit */
  optiontmp =  (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE3_ADDRESS) & (uint8_t)0x7F); 
 8004d7e:	4b09      	ldr	r3, [pc, #36]	; (8004da4 <HAL_FLASHEx_OB_SelectPCROP+0x30>)
 8004d80:	781b      	ldrb	r3, [r3, #0]
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d88:	71fb      	strb	r3, [r7, #7]
  
  /* Update Option Byte */
  *(__IO uint8_t *)OPTCR_BYTE3_ADDRESS = (uint8_t)(OB_PCROP_SELECTED | optiontmp); 
 8004d8a:	4a06      	ldr	r2, [pc, #24]	; (8004da4 <HAL_FLASHEx_OB_SelectPCROP+0x30>)
 8004d8c:	79fb      	ldrb	r3, [r7, #7]
 8004d8e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	7013      	strb	r3, [r2, #0]
  
  return HAL_OK;
 8004d96:	2300      	movs	r3, #0
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	370c      	adds	r7, #12
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr
 8004da4:	40023c17 	.word	0x40023c17

08004da8 <HAL_FLASHEx_OB_DeSelectPCROP>:
  *         STM32F469xx/STM32F479xx/STM32F412xx/STM32F413xx devices.
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OB_DeSelectPCROP(void)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b083      	sub	sp, #12
 8004dac:	af00      	add	r7, sp, #0
  uint8_t optiontmp = 0xFF;
 8004dae:	23ff      	movs	r3, #255	; 0xff
 8004db0:	71fb      	strb	r3, [r7, #7]
  
  /* Mask SPRMOD bit */
  optiontmp =  (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE3_ADDRESS) & (uint8_t)0x7F); 
 8004db2:	4b08      	ldr	r3, [pc, #32]	; (8004dd4 <HAL_FLASHEx_OB_DeSelectPCROP+0x2c>)
 8004db4:	781b      	ldrb	r3, [r3, #0]
 8004db6:	b2db      	uxtb	r3, r3
 8004db8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004dbc:	71fb      	strb	r3, [r7, #7]
  
  /* Update Option Byte */
  *(__IO uint8_t *)OPTCR_BYTE3_ADDRESS = (uint8_t)(OB_PCROP_DESELECTED | optiontmp);  
 8004dbe:	4a05      	ldr	r2, [pc, #20]	; (8004dd4 <HAL_FLASHEx_OB_DeSelectPCROP+0x2c>)
 8004dc0:	79fb      	ldrb	r3, [r7, #7]
 8004dc2:	7013      	strb	r3, [r2, #0]
  
  return HAL_OK;
 8004dc4:	2300      	movs	r3, #0
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	370c      	adds	r7, #12
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr
 8004dd2:	bf00      	nop
 8004dd4:	40023c17 	.word	0x40023c17

08004dd8 <HAL_FLASHEx_OB_GetBank2WRP>:
  * @brief  Returns the FLASH Write Protection Option Bytes value for Bank 2
  * @note   This function can be used only for STM32F42xxx/STM32F43xxx/STM32F469xx/STM32F479xx devices.  
  * @retval The FLASH Write Protection  Option Bytes value
  */
uint16_t HAL_FLASHEx_OB_GetBank2WRP(void)
{                            
 8004dd8:	b480      	push	{r7}
 8004dda:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR1_BYTE2_ADDRESS));
 8004ddc:	4b03      	ldr	r3, [pc, #12]	; (8004dec <HAL_FLASHEx_OB_GetBank2WRP+0x14>)
 8004dde:	881b      	ldrh	r3, [r3, #0]
 8004de0:	b29b      	uxth	r3, r3
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr
 8004dec:	40023c1a 	.word	0x40023c1a

08004df0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b083      	sub	sp, #12
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	4603      	mov	r3, r0
 8004df8:	6039      	str	r1, [r7, #0]
 8004dfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004dfc:	4a18      	ldr	r2, [pc, #96]	; (8004e60 <FLASH_MassErase+0x70>)
 8004dfe:	4b18      	ldr	r3, [pc, #96]	; (8004e60 <FLASH_MassErase+0x70>)
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e06:	6113      	str	r3, [r2, #16]

  if(Banks == FLASH_BANK_BOTH)
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	2b03      	cmp	r3, #3
 8004e0c:	d108      	bne.n	8004e20 <FLASH_MassErase+0x30>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 8004e0e:	4a14      	ldr	r2, [pc, #80]	; (8004e60 <FLASH_MassErase+0x70>)
 8004e10:	4b13      	ldr	r3, [pc, #76]	; (8004e60 <FLASH_MassErase+0x70>)
 8004e12:	691b      	ldr	r3, [r3, #16]
 8004e14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e18:	f043 0304 	orr.w	r3, r3, #4
 8004e1c:	6113      	str	r3, [r2, #16]
 8004e1e:	e00f      	b.n	8004e40 <FLASH_MassErase+0x50>
  }
  else if(Banks == FLASH_BANK_1)
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d106      	bne.n	8004e34 <FLASH_MassErase+0x44>
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;
 8004e26:	4a0e      	ldr	r2, [pc, #56]	; (8004e60 <FLASH_MassErase+0x70>)
 8004e28:	4b0d      	ldr	r3, [pc, #52]	; (8004e60 <FLASH_MassErase+0x70>)
 8004e2a:	691b      	ldr	r3, [r3, #16]
 8004e2c:	f043 0304 	orr.w	r3, r3, #4
 8004e30:	6113      	str	r3, [r2, #16]
 8004e32:	e005      	b.n	8004e40 <FLASH_MassErase+0x50>
  }
  else
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 8004e34:	4a0a      	ldr	r2, [pc, #40]	; (8004e60 <FLASH_MassErase+0x70>)
 8004e36:	4b0a      	ldr	r3, [pc, #40]	; (8004e60 <FLASH_MassErase+0x70>)
 8004e38:	691b      	ldr	r3, [r3, #16]
 8004e3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e3e:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8004e40:	4907      	ldr	r1, [pc, #28]	; (8004e60 <FLASH_MassErase+0x70>)
 8004e42:	4b07      	ldr	r3, [pc, #28]	; (8004e60 <FLASH_MassErase+0x70>)
 8004e44:	691a      	ldr	r2, [r3, #16]
 8004e46:	79fb      	ldrb	r3, [r7, #7]
 8004e48:	021b      	lsls	r3, r3, #8
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e50:	610b      	str	r3, [r1, #16]
}
 8004e52:	bf00      	nop
 8004e54:	370c      	adds	r7, #12
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr
 8004e5e:	bf00      	nop
 8004e60:	40023c00 	.word	0x40023c00

08004e64 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b085      	sub	sp, #20
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	460b      	mov	r3, r1
 8004e6e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004e70:	2300      	movs	r3, #0
 8004e72:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004e74:	78fb      	ldrb	r3, [r7, #3]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d102      	bne.n	8004e80 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	60fb      	str	r3, [r7, #12]
 8004e7e:	e010      	b.n	8004ea2 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004e80:	78fb      	ldrb	r3, [r7, #3]
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d103      	bne.n	8004e8e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004e86:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e8a:	60fb      	str	r3, [r7, #12]
 8004e8c:	e009      	b.n	8004ea2 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004e8e:	78fb      	ldrb	r3, [r7, #3]
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d103      	bne.n	8004e9c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004e94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004e98:	60fb      	str	r3, [r7, #12]
 8004e9a:	e002      	b.n	8004ea2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004e9c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004ea0:	60fb      	str	r3, [r7, #12]
  }

  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if(Sector > FLASH_SECTOR_11) 
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2b0b      	cmp	r3, #11
 8004ea6:	d902      	bls.n	8004eae <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4U;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	3304      	adds	r3, #4
 8004eac:	607b      	str	r3, [r7, #4]
  }
  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004eae:	4a13      	ldr	r2, [pc, #76]	; (8004efc <FLASH_Erase_Sector+0x98>)
 8004eb0:	4b12      	ldr	r3, [pc, #72]	; (8004efc <FLASH_Erase_Sector+0x98>)
 8004eb2:	691b      	ldr	r3, [r3, #16]
 8004eb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004eb8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004eba:	4910      	ldr	r1, [pc, #64]	; (8004efc <FLASH_Erase_Sector+0x98>)
 8004ebc:	4b0f      	ldr	r3, [pc, #60]	; (8004efc <FLASH_Erase_Sector+0x98>)
 8004ebe:	691a      	ldr	r2, [r3, #16]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004ec6:	4a0d      	ldr	r2, [pc, #52]	; (8004efc <FLASH_Erase_Sector+0x98>)
 8004ec8:	4b0c      	ldr	r3, [pc, #48]	; (8004efc <FLASH_Erase_Sector+0x98>)
 8004eca:	691b      	ldr	r3, [r3, #16]
 8004ecc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004ed0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004ed2:	490a      	ldr	r1, [pc, #40]	; (8004efc <FLASH_Erase_Sector+0x98>)
 8004ed4:	4b09      	ldr	r3, [pc, #36]	; (8004efc <FLASH_Erase_Sector+0x98>)
 8004ed6:	691a      	ldr	r2, [r3, #16]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	00db      	lsls	r3, r3, #3
 8004edc:	4313      	orrs	r3, r2
 8004ede:	f043 0302 	orr.w	r3, r3, #2
 8004ee2:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004ee4:	4a05      	ldr	r2, [pc, #20]	; (8004efc <FLASH_Erase_Sector+0x98>)
 8004ee6:	4b05      	ldr	r3, [pc, #20]	; (8004efc <FLASH_Erase_Sector+0x98>)
 8004ee8:	691b      	ldr	r3, [r3, #16]
 8004eea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004eee:	6113      	str	r3, [r2, #16]
}
 8004ef0:	bf00      	nop
 8004ef2:	3714      	adds	r7, #20
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr
 8004efc:	40023c00 	.word	0x40023c00

08004f00 <FLASH_OB_EnableWRP>:
  *            @arg FLASH_BANK_BOTH: WRP on all sectors of bank1 & bank2
  *
  * @retval HAL FLASH State   
  */
static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WRPSector, uint32_t Banks)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004f0e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004f12:	f7ff fc4f 	bl	80047b4 <FLASH_WaitForLastOperation>
 8004f16:	4603      	mov	r3, r0
 8004f18:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8004f1a:	7bfb      	ldrb	r3, [r7, #15]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d152      	bne.n	8004fc6 <FLASH_OB_EnableWRP+0xc6>
  {
    if(((WRPSector == OB_WRP_SECTOR_All) && ((Banks == FLASH_BANK_1) || (Banks == FLASH_BANK_BOTH))) ||
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	4a2b      	ldr	r2, [pc, #172]	; (8004fd0 <FLASH_OB_EnableWRP+0xd0>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d105      	bne.n	8004f34 <FLASH_OB_EnableWRP+0x34>
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d006      	beq.n	8004f3c <FLASH_OB_EnableWRP+0x3c>
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	2b03      	cmp	r3, #3
 8004f32:	d003      	beq.n	8004f3c <FLASH_OB_EnableWRP+0x3c>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f3a:	d21c      	bcs.n	8004f76 <FLASH_OB_EnableWRP+0x76>
         (WRPSector < OB_WRP_SECTOR_12))
    {
       if(WRPSector == OB_WRP_SECTOR_All)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	4a24      	ldr	r2, [pc, #144]	; (8004fd0 <FLASH_OB_EnableWRP+0xd0>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d10c      	bne.n	8004f5e <FLASH_OB_EnableWRP+0x5e>
       {
          /*Write protection on all sector of BANK1*/
          *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS &= (~(WRPSector>>12));  
 8004f44:	4923      	ldr	r1, [pc, #140]	; (8004fd4 <FLASH_OB_EnableWRP+0xd4>)
 8004f46:	4b23      	ldr	r3, [pc, #140]	; (8004fd4 <FLASH_OB_EnableWRP+0xd4>)
 8004f48:	881b      	ldrh	r3, [r3, #0]
 8004f4a:	b29a      	uxth	r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	0b1b      	lsrs	r3, r3, #12
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	43db      	mvns	r3, r3
 8004f54:	b29b      	uxth	r3, r3
 8004f56:	4013      	ands	r3, r2
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	800b      	strh	r3, [r1, #0]
       if(WRPSector == OB_WRP_SECTOR_All)
 8004f5c:	e017      	b.n	8004f8e <FLASH_OB_EnableWRP+0x8e>
       }
       else
       {
          /*Write protection done on sectors of BANK1*/
          *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS &= (~WRPSector);  
 8004f5e:	491d      	ldr	r1, [pc, #116]	; (8004fd4 <FLASH_OB_EnableWRP+0xd4>)
 8004f60:	4b1c      	ldr	r3, [pc, #112]	; (8004fd4 <FLASH_OB_EnableWRP+0xd4>)
 8004f62:	881b      	ldrh	r3, [r3, #0]
 8004f64:	b29a      	uxth	r2, r3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	b29b      	uxth	r3, r3
 8004f6a:	43db      	mvns	r3, r3
 8004f6c:	b29b      	uxth	r3, r3
 8004f6e:	4013      	ands	r3, r2
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	800b      	strh	r3, [r1, #0]
       if(WRPSector == OB_WRP_SECTOR_All)
 8004f74:	e00b      	b.n	8004f8e <FLASH_OB_EnableWRP+0x8e>
       }
    }
    else 
    {
      /*Write protection done on sectors of BANK2*/
      *(__IO uint16_t*)OPTCR1_BYTE2_ADDRESS &= (~(WRPSector>>12));  
 8004f76:	4918      	ldr	r1, [pc, #96]	; (8004fd8 <FLASH_OB_EnableWRP+0xd8>)
 8004f78:	4b17      	ldr	r3, [pc, #92]	; (8004fd8 <FLASH_OB_EnableWRP+0xd8>)
 8004f7a:	881b      	ldrh	r3, [r3, #0]
 8004f7c:	b29a      	uxth	r2, r3
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	0b1b      	lsrs	r3, r3, #12
 8004f82:	b29b      	uxth	r3, r3
 8004f84:	43db      	mvns	r3, r3
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	4013      	ands	r3, r2
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	800b      	strh	r3, [r1, #0]
    }

    /*Write protection on all sector of BANK2*/
    if((WRPSector == OB_WRP_SECTOR_All) && (Banks == FLASH_BANK_BOTH))
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a0f      	ldr	r2, [pc, #60]	; (8004fd0 <FLASH_OB_EnableWRP+0xd0>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d117      	bne.n	8004fc6 <FLASH_OB_EnableWRP+0xc6>
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	2b03      	cmp	r3, #3
 8004f9a:	d114      	bne.n	8004fc6 <FLASH_OB_EnableWRP+0xc6>
    {
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004f9c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004fa0:	f7ff fc08 	bl	80047b4 <FLASH_WaitForLastOperation>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	73fb      	strb	r3, [r7, #15]
      
      if(status == HAL_OK)
 8004fa8:	7bfb      	ldrb	r3, [r7, #15]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d10b      	bne.n	8004fc6 <FLASH_OB_EnableWRP+0xc6>
      { 
        *(__IO uint16_t*)OPTCR1_BYTE2_ADDRESS &= (~(WRPSector>>12));  
 8004fae:	490a      	ldr	r1, [pc, #40]	; (8004fd8 <FLASH_OB_EnableWRP+0xd8>)
 8004fb0:	4b09      	ldr	r3, [pc, #36]	; (8004fd8 <FLASH_OB_EnableWRP+0xd8>)
 8004fb2:	881b      	ldrh	r3, [r3, #0]
 8004fb4:	b29a      	uxth	r2, r3
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	0b1b      	lsrs	r3, r3, #12
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	43db      	mvns	r3, r3
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	800b      	strh	r3, [r1, #0]
      }
    }
    
  }
  return status;
 8004fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3710      	adds	r7, #16
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	00fff000 	.word	0x00fff000
 8004fd4:	40023c16 	.word	0x40023c16
 8004fd8:	40023c1a 	.word	0x40023c1a

08004fdc <FLASH_OB_DisableWRP>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status   
  */
static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WRPSector, uint32_t Banks)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004fea:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004fee:	f7ff fbe1 	bl	80047b4 <FLASH_WaitForLastOperation>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8004ff6:	7bfb      	ldrb	r3, [r7, #15]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d14a      	bne.n	8005092 <FLASH_OB_DisableWRP+0xb6>
  {
    if(((WRPSector == OB_WRP_SECTOR_All) && ((Banks == FLASH_BANK_1) || (Banks == FLASH_BANK_BOTH))) ||
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a27      	ldr	r2, [pc, #156]	; (800509c <FLASH_OB_DisableWRP+0xc0>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d105      	bne.n	8005010 <FLASH_OB_DisableWRP+0x34>
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	2b01      	cmp	r3, #1
 8005008:	d006      	beq.n	8005018 <FLASH_OB_DisableWRP+0x3c>
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	2b03      	cmp	r3, #3
 800500e:	d003      	beq.n	8005018 <FLASH_OB_DisableWRP+0x3c>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005016:	d218      	bcs.n	800504a <FLASH_OB_DisableWRP+0x6e>
         (WRPSector < OB_WRP_SECTOR_12))
    {
       if(WRPSector == OB_WRP_SECTOR_All)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	4a20      	ldr	r2, [pc, #128]	; (800509c <FLASH_OB_DisableWRP+0xc0>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d10a      	bne.n	8005036 <FLASH_OB_DisableWRP+0x5a>
       {
          /*Write protection on all sector of BANK1*/
          *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS |= (uint16_t)(WRPSector>>12); 
 8005020:	491f      	ldr	r1, [pc, #124]	; (80050a0 <FLASH_OB_DisableWRP+0xc4>)
 8005022:	4b1f      	ldr	r3, [pc, #124]	; (80050a0 <FLASH_OB_DisableWRP+0xc4>)
 8005024:	881b      	ldrh	r3, [r3, #0]
 8005026:	b29a      	uxth	r2, r3
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	0b1b      	lsrs	r3, r3, #12
 800502c:	b29b      	uxth	r3, r3
 800502e:	4313      	orrs	r3, r2
 8005030:	b29b      	uxth	r3, r3
 8005032:	800b      	strh	r3, [r1, #0]
       if(WRPSector == OB_WRP_SECTOR_All)
 8005034:	e013      	b.n	800505e <FLASH_OB_DisableWRP+0x82>
       }
       else
       {
          /*Write protection done on sectors of BANK1*/
          *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS |= (uint16_t)WRPSector; 
 8005036:	491a      	ldr	r1, [pc, #104]	; (80050a0 <FLASH_OB_DisableWRP+0xc4>)
 8005038:	4b19      	ldr	r3, [pc, #100]	; (80050a0 <FLASH_OB_DisableWRP+0xc4>)
 800503a:	881b      	ldrh	r3, [r3, #0]
 800503c:	b29a      	uxth	r2, r3
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	b29b      	uxth	r3, r3
 8005042:	4313      	orrs	r3, r2
 8005044:	b29b      	uxth	r3, r3
 8005046:	800b      	strh	r3, [r1, #0]
       if(WRPSector == OB_WRP_SECTOR_All)
 8005048:	e009      	b.n	800505e <FLASH_OB_DisableWRP+0x82>
       }
    }
    else 
    {
      /*Write protection done on sectors of BANK2*/
      *(__IO uint16_t*)OPTCR1_BYTE2_ADDRESS |= (uint16_t)(WRPSector>>12); 
 800504a:	4916      	ldr	r1, [pc, #88]	; (80050a4 <FLASH_OB_DisableWRP+0xc8>)
 800504c:	4b15      	ldr	r3, [pc, #84]	; (80050a4 <FLASH_OB_DisableWRP+0xc8>)
 800504e:	881b      	ldrh	r3, [r3, #0]
 8005050:	b29a      	uxth	r2, r3
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	0b1b      	lsrs	r3, r3, #12
 8005056:	b29b      	uxth	r3, r3
 8005058:	4313      	orrs	r3, r2
 800505a:	b29b      	uxth	r3, r3
 800505c:	800b      	strh	r3, [r1, #0]
    }

    /*Write protection on all sector  of BANK2*/
    if((WRPSector == OB_WRP_SECTOR_All) && (Banks == FLASH_BANK_BOTH))
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a0e      	ldr	r2, [pc, #56]	; (800509c <FLASH_OB_DisableWRP+0xc0>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d115      	bne.n	8005092 <FLASH_OB_DisableWRP+0xb6>
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	2b03      	cmp	r3, #3
 800506a:	d112      	bne.n	8005092 <FLASH_OB_DisableWRP+0xb6>
    {
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800506c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005070:	f7ff fba0 	bl	80047b4 <FLASH_WaitForLastOperation>
 8005074:	4603      	mov	r3, r0
 8005076:	73fb      	strb	r3, [r7, #15]
      
      if(status == HAL_OK)
 8005078:	7bfb      	ldrb	r3, [r7, #15]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d109      	bne.n	8005092 <FLASH_OB_DisableWRP+0xb6>
      { 
        *(__IO uint16_t*)OPTCR1_BYTE2_ADDRESS |= (uint16_t)(WRPSector>>12); 
 800507e:	4909      	ldr	r1, [pc, #36]	; (80050a4 <FLASH_OB_DisableWRP+0xc8>)
 8005080:	4b08      	ldr	r3, [pc, #32]	; (80050a4 <FLASH_OB_DisableWRP+0xc8>)
 8005082:	881b      	ldrh	r3, [r3, #0]
 8005084:	b29a      	uxth	r2, r3
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	0b1b      	lsrs	r3, r3, #12
 800508a:	b29b      	uxth	r3, r3
 800508c:	4313      	orrs	r3, r2
 800508e:	b29b      	uxth	r3, r3
 8005090:	800b      	strh	r3, [r1, #0]
      }
    }
    
  }

  return status;
 8005092:	7bfb      	ldrb	r3, [r7, #15]
}
 8005094:	4618      	mov	r0, r3
 8005096:	3710      	adds	r7, #16
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}
 800509c:	00fff000 	.word	0x00fff000
 80050a0:	40023c16 	.word	0x40023c16
 80050a4:	40023c1a 	.word	0x40023c1a

080050a8 <FLASH_OB_BootConfig>:
  *            @arg OB_Dual_BootEnabled: Dual Bank Boot Enable
  *            @arg OB_Dual_BootDisabled: Dual Bank Boot Disabled
  * @retval None
  */
static HAL_StatusTypeDef FLASH_OB_BootConfig(uint8_t BootConfig)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b084      	sub	sp, #16
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	4603      	mov	r3, r0
 80050b0:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80050b2:	2300      	movs	r3, #0
 80050b4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_OB_BOOT(BootConfig));

  /* Wait for last operation to be completed */  
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80050b6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80050ba:	f7ff fb7b 	bl	80047b4 <FLASH_WaitForLastOperation>
 80050be:	4603      	mov	r3, r0
 80050c0:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80050c2:	7bfb      	ldrb	r3, [r7, #15]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d10f      	bne.n	80050e8 <FLASH_OB_BootConfig+0x40>
  { 
    /* Set Dual Bank Boot */
    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BFB2);
 80050c8:	4a0a      	ldr	r2, [pc, #40]	; (80050f4 <FLASH_OB_BootConfig+0x4c>)
 80050ca:	4b0a      	ldr	r3, [pc, #40]	; (80050f4 <FLASH_OB_BootConfig+0x4c>)
 80050cc:	781b      	ldrb	r3, [r3, #0]
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	f023 0310 	bic.w	r3, r3, #16
 80050d4:	b2db      	uxtb	r3, r3
 80050d6:	7013      	strb	r3, [r2, #0]
    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= BootConfig;
 80050d8:	4906      	ldr	r1, [pc, #24]	; (80050f4 <FLASH_OB_BootConfig+0x4c>)
 80050da:	4b06      	ldr	r3, [pc, #24]	; (80050f4 <FLASH_OB_BootConfig+0x4c>)
 80050dc:	781b      	ldrb	r3, [r3, #0]
 80050de:	b2da      	uxtb	r2, r3
 80050e0:	79fb      	ldrb	r3, [r7, #7]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	700b      	strb	r3, [r1, #0]
  }
  
  return status;
 80050e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3710      	adds	r7, #16
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	bf00      	nop
 80050f4:	40023c14 	.word	0x40023c14

080050f8 <FLASH_OB_EnablePCROP>:
  *            @arg FLASH_BANK_BOTH: WRP on all sectors of bank1 & bank2
  *
  * @retval HAL Status  
  */
static HAL_StatusTypeDef FLASH_OB_EnablePCROP(uint32_t SectorBank1, uint32_t SectorBank2, uint32_t Banks)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b086      	sub	sp, #24
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005104:	2300      	movs	r3, #0
 8005106:	75fb      	strb	r3, [r7, #23]
  
  assert_param(IS_FLASH_BANK(Banks));
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005108:	f24c 3050 	movw	r0, #50000	; 0xc350
 800510c:	f7ff fb52 	bl	80047b4 <FLASH_WaitForLastOperation>
 8005110:	4603      	mov	r3, r0
 8005112:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8005114:	7dfb      	ldrb	r3, [r7, #23]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d12d      	bne.n	8005176 <FLASH_OB_EnablePCROP+0x7e>
  {
    if((Banks == FLASH_BANK_1) || (Banks == FLASH_BANK_BOTH))
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2b01      	cmp	r3, #1
 800511e:	d002      	beq.n	8005126 <FLASH_OB_EnablePCROP+0x2e>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2b03      	cmp	r3, #3
 8005124:	d109      	bne.n	800513a <FLASH_OB_EnablePCROP+0x42>
    {
      assert_param(IS_OB_PCROP(SectorBank1));
      /*Write protection done on sectors of BANK1*/
      *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS |= (uint16_t)SectorBank1; 
 8005126:	4916      	ldr	r1, [pc, #88]	; (8005180 <FLASH_OB_EnablePCROP+0x88>)
 8005128:	4b15      	ldr	r3, [pc, #84]	; (8005180 <FLASH_OB_EnablePCROP+0x88>)
 800512a:	881b      	ldrh	r3, [r3, #0]
 800512c:	b29a      	uxth	r2, r3
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	b29b      	uxth	r3, r3
 8005132:	4313      	orrs	r3, r2
 8005134:	b29b      	uxth	r3, r3
 8005136:	800b      	strh	r3, [r1, #0]
 8005138:	e008      	b.n	800514c <FLASH_OB_EnablePCROP+0x54>
    }
    else 
    {
      assert_param(IS_OB_PCROP(SectorBank2));
      /*Write protection done on sectors of BANK2*/
      *(__IO uint16_t*)OPTCR1_BYTE2_ADDRESS |= (uint16_t)SectorBank2; 
 800513a:	4912      	ldr	r1, [pc, #72]	; (8005184 <FLASH_OB_EnablePCROP+0x8c>)
 800513c:	4b11      	ldr	r3, [pc, #68]	; (8005184 <FLASH_OB_EnablePCROP+0x8c>)
 800513e:	881b      	ldrh	r3, [r3, #0]
 8005140:	b29a      	uxth	r2, r3
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	b29b      	uxth	r3, r3
 8005146:	4313      	orrs	r3, r2
 8005148:	b29b      	uxth	r3, r3
 800514a:	800b      	strh	r3, [r1, #0]
    }

    /*Write protection on all sector  of BANK2*/
    if(Banks == FLASH_BANK_BOTH)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2b03      	cmp	r3, #3
 8005150:	d111      	bne.n	8005176 <FLASH_OB_EnablePCROP+0x7e>
    {
      assert_param(IS_OB_PCROP(SectorBank2));
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005152:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005156:	f7ff fb2d 	bl	80047b4 <FLASH_WaitForLastOperation>
 800515a:	4603      	mov	r3, r0
 800515c:	75fb      	strb	r3, [r7, #23]
      
      if(status == HAL_OK)
 800515e:	7dfb      	ldrb	r3, [r7, #23]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d108      	bne.n	8005176 <FLASH_OB_EnablePCROP+0x7e>
      { 
        /*Write protection done on sectors of BANK2*/
        *(__IO uint16_t*)OPTCR1_BYTE2_ADDRESS |= (uint16_t)SectorBank2; 
 8005164:	4907      	ldr	r1, [pc, #28]	; (8005184 <FLASH_OB_EnablePCROP+0x8c>)
 8005166:	4b07      	ldr	r3, [pc, #28]	; (8005184 <FLASH_OB_EnablePCROP+0x8c>)
 8005168:	881b      	ldrh	r3, [r3, #0]
 800516a:	b29a      	uxth	r2, r3
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	b29b      	uxth	r3, r3
 8005170:	4313      	orrs	r3, r2
 8005172:	b29b      	uxth	r3, r3
 8005174:	800b      	strh	r3, [r1, #0]
      }
    }
    
  }

  return status;
 8005176:	7dfb      	ldrb	r3, [r7, #23]
}
 8005178:	4618      	mov	r0, r3
 800517a:	3718      	adds	r7, #24
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}
 8005180:	40023c16 	.word	0x40023c16
 8005184:	40023c1a 	.word	0x40023c1a

08005188 <FLASH_OB_DisablePCROP>:
  *            @arg FLASH_BANK_BOTH: WRP on all sectors of bank1 & bank2
  *
  * @retval HAL Status  
  */
static HAL_StatusTypeDef FLASH_OB_DisablePCROP(uint32_t SectorBank1, uint32_t SectorBank2, uint32_t Banks)
{  
 8005188:	b580      	push	{r7, lr}
 800518a:	b086      	sub	sp, #24
 800518c:	af00      	add	r7, sp, #0
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	60b9      	str	r1, [r7, #8]
 8005192:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005194:	2300      	movs	r3, #0
 8005196:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005198:	f24c 3050 	movw	r0, #50000	; 0xc350
 800519c:	f7ff fb0a 	bl	80047b4 <FLASH_WaitForLastOperation>
 80051a0:	4603      	mov	r3, r0
 80051a2:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 80051a4:	7dfb      	ldrb	r3, [r7, #23]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d133      	bne.n	8005212 <FLASH_OB_DisablePCROP+0x8a>
  {
    if((Banks == FLASH_BANK_1) || (Banks == FLASH_BANK_BOTH))
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d002      	beq.n	80051b6 <FLASH_OB_DisablePCROP+0x2e>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2b03      	cmp	r3, #3
 80051b4:	d10b      	bne.n	80051ce <FLASH_OB_DisablePCROP+0x46>
    {
      assert_param(IS_OB_PCROP(SectorBank1));
      /*Write protection done on sectors of BANK1*/
      *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS &= (~SectorBank1); 
 80051b6:	4919      	ldr	r1, [pc, #100]	; (800521c <FLASH_OB_DisablePCROP+0x94>)
 80051b8:	4b18      	ldr	r3, [pc, #96]	; (800521c <FLASH_OB_DisablePCROP+0x94>)
 80051ba:	881b      	ldrh	r3, [r3, #0]
 80051bc:	b29a      	uxth	r2, r3
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	43db      	mvns	r3, r3
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	4013      	ands	r3, r2
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	800b      	strh	r3, [r1, #0]
 80051cc:	e00a      	b.n	80051e4 <FLASH_OB_DisablePCROP+0x5c>
    }
    else 
    {
      /*Write protection done on sectors of BANK2*/
      assert_param(IS_OB_PCROP(SectorBank2));
      *(__IO uint16_t*)OPTCR1_BYTE2_ADDRESS &= (~SectorBank2); 
 80051ce:	4914      	ldr	r1, [pc, #80]	; (8005220 <FLASH_OB_DisablePCROP+0x98>)
 80051d0:	4b13      	ldr	r3, [pc, #76]	; (8005220 <FLASH_OB_DisablePCROP+0x98>)
 80051d2:	881b      	ldrh	r3, [r3, #0]
 80051d4:	b29a      	uxth	r2, r3
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	b29b      	uxth	r3, r3
 80051da:	43db      	mvns	r3, r3
 80051dc:	b29b      	uxth	r3, r3
 80051de:	4013      	ands	r3, r2
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	800b      	strh	r3, [r1, #0]
    }

    /*Write protection on all sector  of BANK2*/
    if(Banks == FLASH_BANK_BOTH)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2b03      	cmp	r3, #3
 80051e8:	d113      	bne.n	8005212 <FLASH_OB_DisablePCROP+0x8a>
    {
      assert_param(IS_OB_PCROP(SectorBank2));
     /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80051ea:	f24c 3050 	movw	r0, #50000	; 0xc350
 80051ee:	f7ff fae1 	bl	80047b4 <FLASH_WaitForLastOperation>
 80051f2:	4603      	mov	r3, r0
 80051f4:	75fb      	strb	r3, [r7, #23]
      
      if(status == HAL_OK)
 80051f6:	7dfb      	ldrb	r3, [r7, #23]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d10a      	bne.n	8005212 <FLASH_OB_DisablePCROP+0x8a>
      { 
        /*Write protection done on sectors of BANK2*/
        *(__IO uint16_t*)OPTCR1_BYTE2_ADDRESS &= (~SectorBank2); 
 80051fc:	4908      	ldr	r1, [pc, #32]	; (8005220 <FLASH_OB_DisablePCROP+0x98>)
 80051fe:	4b08      	ldr	r3, [pc, #32]	; (8005220 <FLASH_OB_DisablePCROP+0x98>)
 8005200:	881b      	ldrh	r3, [r3, #0]
 8005202:	b29a      	uxth	r2, r3
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	b29b      	uxth	r3, r3
 8005208:	43db      	mvns	r3, r3
 800520a:	b29b      	uxth	r3, r3
 800520c:	4013      	ands	r3, r2
 800520e:	b29b      	uxth	r3, r3
 8005210:	800b      	strh	r3, [r1, #0]
      }
    }
    
  }
  
  return status;
 8005212:	7dfb      	ldrb	r3, [r7, #23]

}
 8005214:	4618      	mov	r0, r3
 8005216:	3718      	adds	r7, #24
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}
 800521c:	40023c16 	.word	0x40023c16
 8005220:	40023c1a 	.word	0x40023c1a

08005224 <FLASH_OB_RDP_LevelConfig>:
  * @note WARNING: When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0
  *    
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t Level)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af00      	add	r7, sp, #0
 800522a:	4603      	mov	r3, r0
 800522c:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800522e:	2300      	movs	r3, #0
 8005230:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(Level));
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005232:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005236:	f7ff fabd 	bl	80047b4 <FLASH_WaitForLastOperation>
 800523a:	4603      	mov	r3, r0
 800523c:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800523e:	7bfb      	ldrb	r3, [r7, #15]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d102      	bne.n	800524a <FLASH_OB_RDP_LevelConfig+0x26>
  { 
    *(__IO uint8_t*)OPTCR_BYTE1_ADDRESS = Level;
 8005244:	4a03      	ldr	r2, [pc, #12]	; (8005254 <FLASH_OB_RDP_LevelConfig+0x30>)
 8005246:	79fb      	ldrb	r3, [r7, #7]
 8005248:	7013      	strb	r3, [r2, #0]
  }
  
  return status;
 800524a:	7bfb      	ldrb	r3, [r7, #15]
}
 800524c:	4618      	mov	r0, r3
 800524e:	3710      	adds	r7, #16
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}
 8005254:	40023c15 	.word	0x40023c15

08005258 <FLASH_OB_UserConfig>:
  *            @arg OB_STDBY_NO_RST: No reset generated when entering in STANDBY
  *            @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t Iwdg, uint8_t Stop, uint8_t Stdby)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b084      	sub	sp, #16
 800525c:	af00      	add	r7, sp, #0
 800525e:	4603      	mov	r3, r0
 8005260:	71fb      	strb	r3, [r7, #7]
 8005262:	460b      	mov	r3, r1
 8005264:	71bb      	strb	r3, [r7, #6]
 8005266:	4613      	mov	r3, r2
 8005268:	717b      	strb	r3, [r7, #5]
  uint8_t optiontmp = 0xFF;
 800526a:	23ff      	movs	r3, #255	; 0xff
 800526c:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef status = HAL_OK;
 800526e:	2300      	movs	r3, #0
 8005270:	73bb      	strb	r3, [r7, #14]
  assert_param(IS_OB_IWDG_SOURCE(Iwdg));
  assert_param(IS_OB_STOP_SOURCE(Stop));
  assert_param(IS_OB_STDBY_SOURCE(Stdby));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005272:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005276:	f7ff fa9d 	bl	80047b4 <FLASH_WaitForLastOperation>
 800527a:	4603      	mov	r3, r0
 800527c:	73bb      	strb	r3, [r7, #14]
  
  if(status == HAL_OK)
 800527e:	7bbb      	ldrb	r3, [r7, #14]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d111      	bne.n	80052a8 <FLASH_OB_UserConfig+0x50>
  {     
    /* Mask OPTLOCK, OPTSTRT, BOR_LEV and BFB2 bits */
    optiontmp =  (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE0_ADDRESS) & (uint8_t)0x1F);
 8005284:	4b0b      	ldr	r3, [pc, #44]	; (80052b4 <FLASH_OB_UserConfig+0x5c>)
 8005286:	781b      	ldrb	r3, [r3, #0]
 8005288:	b2db      	uxtb	r3, r3
 800528a:	f003 031f 	and.w	r3, r3, #31
 800528e:	73fb      	strb	r3, [r7, #15]

    /* Update User Option Byte */
    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS = Iwdg | (uint8_t)(Stdby | (uint8_t)(Stop | ((uint8_t)optiontmp))); 
 8005290:	4908      	ldr	r1, [pc, #32]	; (80052b4 <FLASH_OB_UserConfig+0x5c>)
 8005292:	79ba      	ldrb	r2, [r7, #6]
 8005294:	7bfb      	ldrb	r3, [r7, #15]
 8005296:	4313      	orrs	r3, r2
 8005298:	b2da      	uxtb	r2, r3
 800529a:	797b      	ldrb	r3, [r7, #5]
 800529c:	4313      	orrs	r3, r2
 800529e:	b2da      	uxtb	r2, r3
 80052a0:	79fb      	ldrb	r3, [r7, #7]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	700b      	strb	r3, [r1, #0]
  }
  
  return status; 
 80052a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	3710      	adds	r7, #16
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
 80052b2:	bf00      	nop
 80052b4:	40023c14 	.word	0x40023c14

080052b8 <FLASH_OB_BOR_LevelConfig>:
  *            @arg OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *            @arg OB_BOR_OFF: Supply voltage ranges from 1.62 to 2.1 V
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_BOR_LevelConfig(uint8_t Level)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	4603      	mov	r3, r0
 80052c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_OB_BOR_LEVEL(Level));

  /* Set the BOR Level */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BOR_LEV);
 80052c2:	4a0b      	ldr	r2, [pc, #44]	; (80052f0 <FLASH_OB_BOR_LevelConfig+0x38>)
 80052c4:	4b0a      	ldr	r3, [pc, #40]	; (80052f0 <FLASH_OB_BOR_LevelConfig+0x38>)
 80052c6:	781b      	ldrb	r3, [r3, #0]
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	f023 030c 	bic.w	r3, r3, #12
 80052ce:	b2db      	uxtb	r3, r3
 80052d0:	7013      	strb	r3, [r2, #0]
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= Level;
 80052d2:	4907      	ldr	r1, [pc, #28]	; (80052f0 <FLASH_OB_BOR_LevelConfig+0x38>)
 80052d4:	4b06      	ldr	r3, [pc, #24]	; (80052f0 <FLASH_OB_BOR_LevelConfig+0x38>)
 80052d6:	781b      	ldrb	r3, [r3, #0]
 80052d8:	b2da      	uxtb	r2, r3
 80052da:	79fb      	ldrb	r3, [r7, #7]
 80052dc:	4313      	orrs	r3, r2
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	700b      	strb	r3, [r1, #0]
  
  return HAL_OK;
 80052e2:	2300      	movs	r3, #0
  
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	370c      	adds	r7, #12
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr
 80052f0:	40023c14 	.word	0x40023c14

080052f4 <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint8_t FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
static uint8_t FLASH_OB_GetUser(void)
{
 80052f4:	b480      	push	{r7}
 80052f6:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint8_t)(FLASH->OPTCR & 0xE0));
 80052f8:	4b05      	ldr	r3, [pc, #20]	; (8005310 <FLASH_OB_GetUser+0x1c>)
 80052fa:	695b      	ldr	r3, [r3, #20]
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	f023 031f 	bic.w	r3, r3, #31
 8005302:	b2db      	uxtb	r3, r3
}
 8005304:	4618      	mov	r0, r3
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr
 800530e:	bf00      	nop
 8005310:	40023c00 	.word	0x40023c00

08005314 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint16_t FLASH Write Protection Option Bytes value
  */
static uint16_t FLASH_OB_GetWRP(void)
{
 8005314:	b480      	push	{r7}
 8005316:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 8005318:	4b03      	ldr	r3, [pc, #12]	; (8005328 <FLASH_OB_GetWRP+0x14>)
 800531a:	881b      	ldrh	r3, [r3, #0]
 800531c:	b29b      	uxth	r3, r3
}
 800531e:	4618      	mov	r0, r3
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr
 8005328:	40023c16 	.word	0x40023c16

0800532c <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 800532c:	b480      	push	{r7}
 800532e:	b083      	sub	sp, #12
 8005330:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 8005332:	23aa      	movs	r3, #170	; 0xaa
 8005334:	71fb      	strb	r3, [r7, #7]

  if((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2))
 8005336:	4b0c      	ldr	r3, [pc, #48]	; (8005368 <FLASH_OB_GetRDP+0x3c>)
 8005338:	781b      	ldrb	r3, [r3, #0]
 800533a:	b2db      	uxtb	r3, r3
 800533c:	2bcc      	cmp	r3, #204	; 0xcc
 800533e:	d102      	bne.n	8005346 <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_2;
 8005340:	23cc      	movs	r3, #204	; 0xcc
 8005342:	71fb      	strb	r3, [r7, #7]
 8005344:	e009      	b.n	800535a <FLASH_OB_GetRDP+0x2e>
  }
  else if((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_1))
 8005346:	4b08      	ldr	r3, [pc, #32]	; (8005368 <FLASH_OB_GetRDP+0x3c>)
 8005348:	781b      	ldrb	r3, [r3, #0]
 800534a:	b2db      	uxtb	r3, r3
 800534c:	2b55      	cmp	r3, #85	; 0x55
 800534e:	d102      	bne.n	8005356 <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_1;
 8005350:	2355      	movs	r3, #85	; 0x55
 8005352:	71fb      	strb	r3, [r7, #7]
 8005354:	e001      	b.n	800535a <FLASH_OB_GetRDP+0x2e>
  }
  else 
  {
    readstatus = OB_RDP_LEVEL_0;
 8005356:	23aa      	movs	r3, #170	; 0xaa
 8005358:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 800535a:	79fb      	ldrb	r3, [r7, #7]
}
 800535c:	4618      	mov	r0, r3
 800535e:	370c      	adds	r7, #12
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr
 8005368:	40023c15 	.word	0x40023c15

0800536c <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V  
  */
static uint8_t FLASH_OB_GetBOR(void)
{
 800536c:	b480      	push	{r7}
 800536e:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 8005370:	4b05      	ldr	r3, [pc, #20]	; (8005388 <FLASH_OB_GetBOR+0x1c>)
 8005372:	781b      	ldrb	r3, [r3, #0]
 8005374:	b2db      	uxtb	r3, r3
 8005376:	f003 030c 	and.w	r3, r3, #12
 800537a:	b2db      	uxtb	r3, r3
}
 800537c:	4618      	mov	r0, r3
 800537e:	46bd      	mov	sp, r7
 8005380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005384:	4770      	bx	lr
 8005386:	bf00      	nop
 8005388:	40023c14 	.word	0x40023c14

0800538c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800538c:	b480      	push	{r7}
 800538e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8005390:	4b20      	ldr	r3, [pc, #128]	; (8005414 <FLASH_FlushCaches+0x88>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005398:	2b00      	cmp	r3, #0
 800539a:	d017      	beq.n	80053cc <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800539c:	4a1d      	ldr	r2, [pc, #116]	; (8005414 <FLASH_FlushCaches+0x88>)
 800539e:	4b1d      	ldr	r3, [pc, #116]	; (8005414 <FLASH_FlushCaches+0x88>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80053a6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80053a8:	4a1a      	ldr	r2, [pc, #104]	; (8005414 <FLASH_FlushCaches+0x88>)
 80053aa:	4b1a      	ldr	r3, [pc, #104]	; (8005414 <FLASH_FlushCaches+0x88>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80053b2:	6013      	str	r3, [r2, #0]
 80053b4:	4a17      	ldr	r2, [pc, #92]	; (8005414 <FLASH_FlushCaches+0x88>)
 80053b6:	4b17      	ldr	r3, [pc, #92]	; (8005414 <FLASH_FlushCaches+0x88>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80053be:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80053c0:	4a14      	ldr	r2, [pc, #80]	; (8005414 <FLASH_FlushCaches+0x88>)
 80053c2:	4b14      	ldr	r3, [pc, #80]	; (8005414 <FLASH_FlushCaches+0x88>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80053ca:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80053cc:	4b11      	ldr	r3, [pc, #68]	; (8005414 <FLASH_FlushCaches+0x88>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d017      	beq.n	8005408 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80053d8:	4a0e      	ldr	r2, [pc, #56]	; (8005414 <FLASH_FlushCaches+0x88>)
 80053da:	4b0e      	ldr	r3, [pc, #56]	; (8005414 <FLASH_FlushCaches+0x88>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80053e2:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80053e4:	4a0b      	ldr	r2, [pc, #44]	; (8005414 <FLASH_FlushCaches+0x88>)
 80053e6:	4b0b      	ldr	r3, [pc, #44]	; (8005414 <FLASH_FlushCaches+0x88>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80053ee:	6013      	str	r3, [r2, #0]
 80053f0:	4a08      	ldr	r2, [pc, #32]	; (8005414 <FLASH_FlushCaches+0x88>)
 80053f2:	4b08      	ldr	r3, [pc, #32]	; (8005414 <FLASH_FlushCaches+0x88>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80053fa:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80053fc:	4a05      	ldr	r2, [pc, #20]	; (8005414 <FLASH_FlushCaches+0x88>)
 80053fe:	4b05      	ldr	r3, [pc, #20]	; (8005414 <FLASH_FlushCaches+0x88>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005406:	6013      	str	r3, [r2, #0]
  }
}
 8005408:	bf00      	nop
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	40023c00 	.word	0x40023c00

08005418 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005418:	b480      	push	{r7}
 800541a:	b089      	sub	sp, #36	; 0x24
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
 8005420:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005422:	2300      	movs	r3, #0
 8005424:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005426:	2300      	movs	r3, #0
 8005428:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800542a:	2300      	movs	r3, #0
 800542c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800542e:	2300      	movs	r3, #0
 8005430:	61fb      	str	r3, [r7, #28]
 8005432:	e177      	b.n	8005724 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005434:	2201      	movs	r2, #1
 8005436:	69fb      	ldr	r3, [r7, #28]
 8005438:	fa02 f303 	lsl.w	r3, r2, r3
 800543c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	4013      	ands	r3, r2
 8005446:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005448:	693a      	ldr	r2, [r7, #16]
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	429a      	cmp	r2, r3
 800544e:	f040 8166 	bne.w	800571e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	2b02      	cmp	r3, #2
 8005458:	d003      	beq.n	8005462 <HAL_GPIO_Init+0x4a>
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	2b12      	cmp	r3, #18
 8005460:	d123      	bne.n	80054aa <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005462:	69fb      	ldr	r3, [r7, #28]
 8005464:	08da      	lsrs	r2, r3, #3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	3208      	adds	r2, #8
 800546a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800546e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005470:	69fb      	ldr	r3, [r7, #28]
 8005472:	f003 0307 	and.w	r3, r3, #7
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	220f      	movs	r2, #15
 800547a:	fa02 f303 	lsl.w	r3, r2, r3
 800547e:	43db      	mvns	r3, r3
 8005480:	69ba      	ldr	r2, [r7, #24]
 8005482:	4013      	ands	r3, r2
 8005484:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	691a      	ldr	r2, [r3, #16]
 800548a:	69fb      	ldr	r3, [r7, #28]
 800548c:	f003 0307 	and.w	r3, r3, #7
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	fa02 f303 	lsl.w	r3, r2, r3
 8005496:	69ba      	ldr	r2, [r7, #24]
 8005498:	4313      	orrs	r3, r2
 800549a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800549c:	69fb      	ldr	r3, [r7, #28]
 800549e:	08da      	lsrs	r2, r3, #3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	3208      	adds	r2, #8
 80054a4:	69b9      	ldr	r1, [r7, #24]
 80054a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80054b0:	69fb      	ldr	r3, [r7, #28]
 80054b2:	005b      	lsls	r3, r3, #1
 80054b4:	2203      	movs	r2, #3
 80054b6:	fa02 f303 	lsl.w	r3, r2, r3
 80054ba:	43db      	mvns	r3, r3
 80054bc:	69ba      	ldr	r2, [r7, #24]
 80054be:	4013      	ands	r3, r2
 80054c0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	f003 0203 	and.w	r2, r3, #3
 80054ca:	69fb      	ldr	r3, [r7, #28]
 80054cc:	005b      	lsls	r3, r3, #1
 80054ce:	fa02 f303 	lsl.w	r3, r2, r3
 80054d2:	69ba      	ldr	r2, [r7, #24]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	69ba      	ldr	r2, [r7, #24]
 80054dc:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d00b      	beq.n	80054fe <HAL_GPIO_Init+0xe6>
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	2b02      	cmp	r3, #2
 80054ec:	d007      	beq.n	80054fe <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80054f2:	2b11      	cmp	r3, #17
 80054f4:	d003      	beq.n	80054fe <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	2b12      	cmp	r3, #18
 80054fc:	d130      	bne.n	8005560 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005504:	69fb      	ldr	r3, [r7, #28]
 8005506:	005b      	lsls	r3, r3, #1
 8005508:	2203      	movs	r2, #3
 800550a:	fa02 f303 	lsl.w	r3, r2, r3
 800550e:	43db      	mvns	r3, r3
 8005510:	69ba      	ldr	r2, [r7, #24]
 8005512:	4013      	ands	r3, r2
 8005514:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	68da      	ldr	r2, [r3, #12]
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	005b      	lsls	r3, r3, #1
 800551e:	fa02 f303 	lsl.w	r3, r2, r3
 8005522:	69ba      	ldr	r2, [r7, #24]
 8005524:	4313      	orrs	r3, r2
 8005526:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	69ba      	ldr	r2, [r7, #24]
 800552c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005534:	2201      	movs	r2, #1
 8005536:	69fb      	ldr	r3, [r7, #28]
 8005538:	fa02 f303 	lsl.w	r3, r2, r3
 800553c:	43db      	mvns	r3, r3
 800553e:	69ba      	ldr	r2, [r7, #24]
 8005540:	4013      	ands	r3, r2
 8005542:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	091b      	lsrs	r3, r3, #4
 800554a:	f003 0201 	and.w	r2, r3, #1
 800554e:	69fb      	ldr	r3, [r7, #28]
 8005550:	fa02 f303 	lsl.w	r3, r2, r3
 8005554:	69ba      	ldr	r2, [r7, #24]
 8005556:	4313      	orrs	r3, r2
 8005558:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	69ba      	ldr	r2, [r7, #24]
 800555e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	68db      	ldr	r3, [r3, #12]
 8005564:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	005b      	lsls	r3, r3, #1
 800556a:	2203      	movs	r2, #3
 800556c:	fa02 f303 	lsl.w	r3, r2, r3
 8005570:	43db      	mvns	r3, r3
 8005572:	69ba      	ldr	r2, [r7, #24]
 8005574:	4013      	ands	r3, r2
 8005576:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	689a      	ldr	r2, [r3, #8]
 800557c:	69fb      	ldr	r3, [r7, #28]
 800557e:	005b      	lsls	r3, r3, #1
 8005580:	fa02 f303 	lsl.w	r3, r2, r3
 8005584:	69ba      	ldr	r2, [r7, #24]
 8005586:	4313      	orrs	r3, r2
 8005588:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	69ba      	ldr	r2, [r7, #24]
 800558e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005598:	2b00      	cmp	r3, #0
 800559a:	f000 80c0 	beq.w	800571e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800559e:	2300      	movs	r3, #0
 80055a0:	60fb      	str	r3, [r7, #12]
 80055a2:	4a65      	ldr	r2, [pc, #404]	; (8005738 <HAL_GPIO_Init+0x320>)
 80055a4:	4b64      	ldr	r3, [pc, #400]	; (8005738 <HAL_GPIO_Init+0x320>)
 80055a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80055ac:	6453      	str	r3, [r2, #68]	; 0x44
 80055ae:	4b62      	ldr	r3, [pc, #392]	; (8005738 <HAL_GPIO_Init+0x320>)
 80055b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80055b6:	60fb      	str	r3, [r7, #12]
 80055b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80055ba:	4a60      	ldr	r2, [pc, #384]	; (800573c <HAL_GPIO_Init+0x324>)
 80055bc:	69fb      	ldr	r3, [r7, #28]
 80055be:	089b      	lsrs	r3, r3, #2
 80055c0:	3302      	adds	r3, #2
 80055c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80055c8:	69fb      	ldr	r3, [r7, #28]
 80055ca:	f003 0303 	and.w	r3, r3, #3
 80055ce:	009b      	lsls	r3, r3, #2
 80055d0:	220f      	movs	r2, #15
 80055d2:	fa02 f303 	lsl.w	r3, r2, r3
 80055d6:	43db      	mvns	r3, r3
 80055d8:	69ba      	ldr	r2, [r7, #24]
 80055da:	4013      	ands	r3, r2
 80055dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	4a57      	ldr	r2, [pc, #348]	; (8005740 <HAL_GPIO_Init+0x328>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d037      	beq.n	8005656 <HAL_GPIO_Init+0x23e>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4a56      	ldr	r2, [pc, #344]	; (8005744 <HAL_GPIO_Init+0x32c>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d031      	beq.n	8005652 <HAL_GPIO_Init+0x23a>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a55      	ldr	r2, [pc, #340]	; (8005748 <HAL_GPIO_Init+0x330>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d02b      	beq.n	800564e <HAL_GPIO_Init+0x236>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a54      	ldr	r2, [pc, #336]	; (800574c <HAL_GPIO_Init+0x334>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d025      	beq.n	800564a <HAL_GPIO_Init+0x232>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a53      	ldr	r2, [pc, #332]	; (8005750 <HAL_GPIO_Init+0x338>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d01f      	beq.n	8005646 <HAL_GPIO_Init+0x22e>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a52      	ldr	r2, [pc, #328]	; (8005754 <HAL_GPIO_Init+0x33c>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d019      	beq.n	8005642 <HAL_GPIO_Init+0x22a>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a51      	ldr	r2, [pc, #324]	; (8005758 <HAL_GPIO_Init+0x340>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d013      	beq.n	800563e <HAL_GPIO_Init+0x226>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4a50      	ldr	r2, [pc, #320]	; (800575c <HAL_GPIO_Init+0x344>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d00d      	beq.n	800563a <HAL_GPIO_Init+0x222>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4a4f      	ldr	r2, [pc, #316]	; (8005760 <HAL_GPIO_Init+0x348>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d007      	beq.n	8005636 <HAL_GPIO_Init+0x21e>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a4e      	ldr	r2, [pc, #312]	; (8005764 <HAL_GPIO_Init+0x34c>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d101      	bne.n	8005632 <HAL_GPIO_Init+0x21a>
 800562e:	2309      	movs	r3, #9
 8005630:	e012      	b.n	8005658 <HAL_GPIO_Init+0x240>
 8005632:	230a      	movs	r3, #10
 8005634:	e010      	b.n	8005658 <HAL_GPIO_Init+0x240>
 8005636:	2308      	movs	r3, #8
 8005638:	e00e      	b.n	8005658 <HAL_GPIO_Init+0x240>
 800563a:	2307      	movs	r3, #7
 800563c:	e00c      	b.n	8005658 <HAL_GPIO_Init+0x240>
 800563e:	2306      	movs	r3, #6
 8005640:	e00a      	b.n	8005658 <HAL_GPIO_Init+0x240>
 8005642:	2305      	movs	r3, #5
 8005644:	e008      	b.n	8005658 <HAL_GPIO_Init+0x240>
 8005646:	2304      	movs	r3, #4
 8005648:	e006      	b.n	8005658 <HAL_GPIO_Init+0x240>
 800564a:	2303      	movs	r3, #3
 800564c:	e004      	b.n	8005658 <HAL_GPIO_Init+0x240>
 800564e:	2302      	movs	r3, #2
 8005650:	e002      	b.n	8005658 <HAL_GPIO_Init+0x240>
 8005652:	2301      	movs	r3, #1
 8005654:	e000      	b.n	8005658 <HAL_GPIO_Init+0x240>
 8005656:	2300      	movs	r3, #0
 8005658:	69fa      	ldr	r2, [r7, #28]
 800565a:	f002 0203 	and.w	r2, r2, #3
 800565e:	0092      	lsls	r2, r2, #2
 8005660:	4093      	lsls	r3, r2
 8005662:	69ba      	ldr	r2, [r7, #24]
 8005664:	4313      	orrs	r3, r2
 8005666:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005668:	4934      	ldr	r1, [pc, #208]	; (800573c <HAL_GPIO_Init+0x324>)
 800566a:	69fb      	ldr	r3, [r7, #28]
 800566c:	089b      	lsrs	r3, r3, #2
 800566e:	3302      	adds	r3, #2
 8005670:	69ba      	ldr	r2, [r7, #24]
 8005672:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005676:	4b3c      	ldr	r3, [pc, #240]	; (8005768 <HAL_GPIO_Init+0x350>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	43db      	mvns	r3, r3
 8005680:	69ba      	ldr	r2, [r7, #24]
 8005682:	4013      	ands	r3, r2
 8005684:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800568e:	2b00      	cmp	r3, #0
 8005690:	d003      	beq.n	800569a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005692:	69ba      	ldr	r2, [r7, #24]
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	4313      	orrs	r3, r2
 8005698:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800569a:	4a33      	ldr	r2, [pc, #204]	; (8005768 <HAL_GPIO_Init+0x350>)
 800569c:	69bb      	ldr	r3, [r7, #24]
 800569e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80056a0:	4b31      	ldr	r3, [pc, #196]	; (8005768 <HAL_GPIO_Init+0x350>)
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	43db      	mvns	r3, r3
 80056aa:	69ba      	ldr	r2, [r7, #24]
 80056ac:	4013      	ands	r3, r2
 80056ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d003      	beq.n	80056c4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80056bc:	69ba      	ldr	r2, [r7, #24]
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	4313      	orrs	r3, r2
 80056c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80056c4:	4a28      	ldr	r2, [pc, #160]	; (8005768 <HAL_GPIO_Init+0x350>)
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80056ca:	4b27      	ldr	r3, [pc, #156]	; (8005768 <HAL_GPIO_Init+0x350>)
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	43db      	mvns	r3, r3
 80056d4:	69ba      	ldr	r2, [r7, #24]
 80056d6:	4013      	ands	r3, r2
 80056d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d003      	beq.n	80056ee <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80056e6:	69ba      	ldr	r2, [r7, #24]
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	4313      	orrs	r3, r2
 80056ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80056ee:	4a1e      	ldr	r2, [pc, #120]	; (8005768 <HAL_GPIO_Init+0x350>)
 80056f0:	69bb      	ldr	r3, [r7, #24]
 80056f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80056f4:	4b1c      	ldr	r3, [pc, #112]	; (8005768 <HAL_GPIO_Init+0x350>)
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	43db      	mvns	r3, r3
 80056fe:	69ba      	ldr	r2, [r7, #24]
 8005700:	4013      	ands	r3, r2
 8005702:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800570c:	2b00      	cmp	r3, #0
 800570e:	d003      	beq.n	8005718 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005710:	69ba      	ldr	r2, [r7, #24]
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	4313      	orrs	r3, r2
 8005716:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005718:	4a13      	ldr	r2, [pc, #76]	; (8005768 <HAL_GPIO_Init+0x350>)
 800571a:	69bb      	ldr	r3, [r7, #24]
 800571c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800571e:	69fb      	ldr	r3, [r7, #28]
 8005720:	3301      	adds	r3, #1
 8005722:	61fb      	str	r3, [r7, #28]
 8005724:	69fb      	ldr	r3, [r7, #28]
 8005726:	2b0f      	cmp	r3, #15
 8005728:	f67f ae84 	bls.w	8005434 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800572c:	bf00      	nop
 800572e:	3724      	adds	r7, #36	; 0x24
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr
 8005738:	40023800 	.word	0x40023800
 800573c:	40013800 	.word	0x40013800
 8005740:	40020000 	.word	0x40020000
 8005744:	40020400 	.word	0x40020400
 8005748:	40020800 	.word	0x40020800
 800574c:	40020c00 	.word	0x40020c00
 8005750:	40021000 	.word	0x40021000
 8005754:	40021400 	.word	0x40021400
 8005758:	40021800 	.word	0x40021800
 800575c:	40021c00 	.word	0x40021c00
 8005760:	40022000 	.word	0x40022000
 8005764:	40022400 	.word	0x40022400
 8005768:	40013c00 	.word	0x40013c00

0800576c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800576c:	b480      	push	{r7}
 800576e:	b087      	sub	sp, #28
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005776:	2300      	movs	r3, #0
 8005778:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800577a:	2300      	movs	r3, #0
 800577c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800577e:	2300      	movs	r3, #0
 8005780:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005782:	2300      	movs	r3, #0
 8005784:	617b      	str	r3, [r7, #20]
 8005786:	e0da      	b.n	800593e <HAL_GPIO_DeInit+0x1d2>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005788:	2201      	movs	r2, #1
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	fa02 f303 	lsl.w	r3, r2, r3
 8005790:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005792:	683a      	ldr	r2, [r7, #0]
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	4013      	ands	r3, r2
 8005798:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800579a:	68fa      	ldr	r2, [r7, #12]
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	429a      	cmp	r2, r3
 80057a0:	f040 80ca 	bne.w	8005938 <HAL_GPIO_DeInit+0x1cc>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	005b      	lsls	r3, r3, #1
 80057ac:	2103      	movs	r1, #3
 80057ae:	fa01 f303 	lsl.w	r3, r1, r3
 80057b2:	43db      	mvns	r3, r3
 80057b4:	401a      	ands	r2, r3
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	08da      	lsrs	r2, r3, #3
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	08d9      	lsrs	r1, r3, #3
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	3108      	adds	r1, #8
 80057c6:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	f003 0307 	and.w	r3, r3, #7
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	200f      	movs	r0, #15
 80057d4:	fa00 f303 	lsl.w	r3, r0, r3
 80057d8:	43db      	mvns	r3, r3
 80057da:	4019      	ands	r1, r3
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	3208      	adds	r2, #8
 80057e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	689a      	ldr	r2, [r3, #8]
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	005b      	lsls	r3, r3, #1
 80057ec:	2103      	movs	r1, #3
 80057ee:	fa01 f303 	lsl.w	r3, r1, r3
 80057f2:	43db      	mvns	r3, r3
 80057f4:	401a      	ands	r2, r3
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	685a      	ldr	r2, [r3, #4]
 80057fe:	2101      	movs	r1, #1
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	fa01 f303 	lsl.w	r3, r1, r3
 8005806:	43db      	mvns	r3, r3
 8005808:	401a      	ands	r2, r3
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	68da      	ldr	r2, [r3, #12]
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	005b      	lsls	r3, r3, #1
 8005816:	2103      	movs	r1, #3
 8005818:	fa01 f303 	lsl.w	r3, r1, r3
 800581c:	43db      	mvns	r3, r3
 800581e:	401a      	ands	r2, r3
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	60da      	str	r2, [r3, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005824:	4a4b      	ldr	r2, [pc, #300]	; (8005954 <HAL_GPIO_DeInit+0x1e8>)
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	089b      	lsrs	r3, r3, #2
 800582a:	3302      	adds	r3, #2
 800582c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005830:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	f003 0303 	and.w	r3, r3, #3
 8005838:	009b      	lsls	r3, r3, #2
 800583a:	220f      	movs	r2, #15
 800583c:	fa02 f303 	lsl.w	r3, r2, r3
 8005840:	68ba      	ldr	r2, [r7, #8]
 8005842:	4013      	ands	r3, r2
 8005844:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a43      	ldr	r2, [pc, #268]	; (8005958 <HAL_GPIO_DeInit+0x1ec>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d037      	beq.n	80058be <HAL_GPIO_DeInit+0x152>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	4a42      	ldr	r2, [pc, #264]	; (800595c <HAL_GPIO_DeInit+0x1f0>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d031      	beq.n	80058ba <HAL_GPIO_DeInit+0x14e>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	4a41      	ldr	r2, [pc, #260]	; (8005960 <HAL_GPIO_DeInit+0x1f4>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d02b      	beq.n	80058b6 <HAL_GPIO_DeInit+0x14a>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a40      	ldr	r2, [pc, #256]	; (8005964 <HAL_GPIO_DeInit+0x1f8>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d025      	beq.n	80058b2 <HAL_GPIO_DeInit+0x146>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	4a3f      	ldr	r2, [pc, #252]	; (8005968 <HAL_GPIO_DeInit+0x1fc>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d01f      	beq.n	80058ae <HAL_GPIO_DeInit+0x142>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a3e      	ldr	r2, [pc, #248]	; (800596c <HAL_GPIO_DeInit+0x200>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d019      	beq.n	80058aa <HAL_GPIO_DeInit+0x13e>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a3d      	ldr	r2, [pc, #244]	; (8005970 <HAL_GPIO_DeInit+0x204>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d013      	beq.n	80058a6 <HAL_GPIO_DeInit+0x13a>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a3c      	ldr	r2, [pc, #240]	; (8005974 <HAL_GPIO_DeInit+0x208>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d00d      	beq.n	80058a2 <HAL_GPIO_DeInit+0x136>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a3b      	ldr	r2, [pc, #236]	; (8005978 <HAL_GPIO_DeInit+0x20c>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d007      	beq.n	800589e <HAL_GPIO_DeInit+0x132>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a3a      	ldr	r2, [pc, #232]	; (800597c <HAL_GPIO_DeInit+0x210>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d101      	bne.n	800589a <HAL_GPIO_DeInit+0x12e>
 8005896:	2309      	movs	r3, #9
 8005898:	e012      	b.n	80058c0 <HAL_GPIO_DeInit+0x154>
 800589a:	230a      	movs	r3, #10
 800589c:	e010      	b.n	80058c0 <HAL_GPIO_DeInit+0x154>
 800589e:	2308      	movs	r3, #8
 80058a0:	e00e      	b.n	80058c0 <HAL_GPIO_DeInit+0x154>
 80058a2:	2307      	movs	r3, #7
 80058a4:	e00c      	b.n	80058c0 <HAL_GPIO_DeInit+0x154>
 80058a6:	2306      	movs	r3, #6
 80058a8:	e00a      	b.n	80058c0 <HAL_GPIO_DeInit+0x154>
 80058aa:	2305      	movs	r3, #5
 80058ac:	e008      	b.n	80058c0 <HAL_GPIO_DeInit+0x154>
 80058ae:	2304      	movs	r3, #4
 80058b0:	e006      	b.n	80058c0 <HAL_GPIO_DeInit+0x154>
 80058b2:	2303      	movs	r3, #3
 80058b4:	e004      	b.n	80058c0 <HAL_GPIO_DeInit+0x154>
 80058b6:	2302      	movs	r3, #2
 80058b8:	e002      	b.n	80058c0 <HAL_GPIO_DeInit+0x154>
 80058ba:	2301      	movs	r3, #1
 80058bc:	e000      	b.n	80058c0 <HAL_GPIO_DeInit+0x154>
 80058be:	2300      	movs	r3, #0
 80058c0:	697a      	ldr	r2, [r7, #20]
 80058c2:	f002 0203 	and.w	r2, r2, #3
 80058c6:	0092      	lsls	r2, r2, #2
 80058c8:	fa03 f202 	lsl.w	r2, r3, r2
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	429a      	cmp	r2, r3
 80058d0:	d132      	bne.n	8005938 <HAL_GPIO_DeInit+0x1cc>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	f003 0303 	and.w	r3, r3, #3
 80058d8:	009b      	lsls	r3, r3, #2
 80058da:	220f      	movs	r2, #15
 80058dc:	fa02 f303 	lsl.w	r3, r2, r3
 80058e0:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80058e2:	481c      	ldr	r0, [pc, #112]	; (8005954 <HAL_GPIO_DeInit+0x1e8>)
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	089b      	lsrs	r3, r3, #2
 80058e8:	491a      	ldr	r1, [pc, #104]	; (8005954 <HAL_GPIO_DeInit+0x1e8>)
 80058ea:	697a      	ldr	r2, [r7, #20]
 80058ec:	0892      	lsrs	r2, r2, #2
 80058ee:	3202      	adds	r2, #2
 80058f0:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80058f4:	68ba      	ldr	r2, [r7, #8]
 80058f6:	43d2      	mvns	r2, r2
 80058f8:	400a      	ands	r2, r1
 80058fa:	3302      	adds	r3, #2
 80058fc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005900:	491f      	ldr	r1, [pc, #124]	; (8005980 <HAL_GPIO_DeInit+0x214>)
 8005902:	4b1f      	ldr	r3, [pc, #124]	; (8005980 <HAL_GPIO_DeInit+0x214>)
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	43db      	mvns	r3, r3
 800590a:	4013      	ands	r3, r2
 800590c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800590e:	491c      	ldr	r1, [pc, #112]	; (8005980 <HAL_GPIO_DeInit+0x214>)
 8005910:	4b1b      	ldr	r3, [pc, #108]	; (8005980 <HAL_GPIO_DeInit+0x214>)
 8005912:	685a      	ldr	r2, [r3, #4]
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	43db      	mvns	r3, r3
 8005918:	4013      	ands	r3, r2
 800591a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800591c:	4918      	ldr	r1, [pc, #96]	; (8005980 <HAL_GPIO_DeInit+0x214>)
 800591e:	4b18      	ldr	r3, [pc, #96]	; (8005980 <HAL_GPIO_DeInit+0x214>)
 8005920:	689a      	ldr	r2, [r3, #8]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	43db      	mvns	r3, r3
 8005926:	4013      	ands	r3, r2
 8005928:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800592a:	4915      	ldr	r1, [pc, #84]	; (8005980 <HAL_GPIO_DeInit+0x214>)
 800592c:	4b14      	ldr	r3, [pc, #80]	; (8005980 <HAL_GPIO_DeInit+0x214>)
 800592e:	68da      	ldr	r2, [r3, #12]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	43db      	mvns	r3, r3
 8005934:	4013      	ands	r3, r2
 8005936:	60cb      	str	r3, [r1, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	3301      	adds	r3, #1
 800593c:	617b      	str	r3, [r7, #20]
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	2b0f      	cmp	r3, #15
 8005942:	f67f af21 	bls.w	8005788 <HAL_GPIO_DeInit+0x1c>
      }
    }
  }
}
 8005946:	bf00      	nop
 8005948:	371c      	adds	r7, #28
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr
 8005952:	bf00      	nop
 8005954:	40013800 	.word	0x40013800
 8005958:	40020000 	.word	0x40020000
 800595c:	40020400 	.word	0x40020400
 8005960:	40020800 	.word	0x40020800
 8005964:	40020c00 	.word	0x40020c00
 8005968:	40021000 	.word	0x40021000
 800596c:	40021400 	.word	0x40021400
 8005970:	40021800 	.word	0x40021800
 8005974:	40021c00 	.word	0x40021c00
 8005978:	40022000 	.word	0x40022000
 800597c:	40022400 	.word	0x40022400
 8005980:	40013c00 	.word	0x40013c00

08005984 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005984:	b480      	push	{r7}
 8005986:	b085      	sub	sp, #20
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	460b      	mov	r3, r1
 800598e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	691a      	ldr	r2, [r3, #16]
 8005994:	887b      	ldrh	r3, [r7, #2]
 8005996:	4013      	ands	r3, r2
 8005998:	2b00      	cmp	r3, #0
 800599a:	d002      	beq.n	80059a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800599c:	2301      	movs	r3, #1
 800599e:	73fb      	strb	r3, [r7, #15]
 80059a0:	e001      	b.n	80059a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80059a2:	2300      	movs	r3, #0
 80059a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80059a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	3714      	adds	r7, #20
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	460b      	mov	r3, r1
 80059be:	807b      	strh	r3, [r7, #2]
 80059c0:	4613      	mov	r3, r2
 80059c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80059c4:	787b      	ldrb	r3, [r7, #1]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d003      	beq.n	80059d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80059ca:	887a      	ldrh	r2, [r7, #2]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80059d0:	e003      	b.n	80059da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80059d2:	887b      	ldrh	r3, [r7, #2]
 80059d4:	041a      	lsls	r2, r3, #16
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	619a      	str	r2, [r3, #24]
}
 80059da:	bf00      	nop
 80059dc:	370c      	adds	r7, #12
 80059de:	46bd      	mov	sp, r7
 80059e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e4:	4770      	bx	lr

080059e6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80059e6:	b480      	push	{r7}
 80059e8:	b083      	sub	sp, #12
 80059ea:	af00      	add	r7, sp, #0
 80059ec:	6078      	str	r0, [r7, #4]
 80059ee:	460b      	mov	r3, r1
 80059f0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	695a      	ldr	r2, [r3, #20]
 80059f6:	887b      	ldrh	r3, [r7, #2]
 80059f8:	405a      	eors	r2, r3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	615a      	str	r2, [r3, #20]
}
 80059fe:	bf00      	nop
 8005a00:	370c      	adds	r7, #12
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr

08005a0a <HAL_GPIO_LockPin>:
  * @param  GPIO_Pin specifies the port bit to be locked.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005a0a:	b480      	push	{r7}
 8005a0c:	b085      	sub	sp, #20
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]
 8005a12:	460b      	mov	r3, r1
 8005a14:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 8005a16:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a1a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  tmp |= GPIO_Pin;
 8005a1c:	887a      	ldrh	r2, [r7, #2]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	60fb      	str	r3, [r7, #12]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8005a24:	68fa      	ldr	r2, [r7, #12]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	61da      	str	r2, [r3, #28]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 8005a2a:	887a      	ldrh	r2, [r7, #2]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	61da      	str	r2, [r3, #28]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8005a30:	68fa      	ldr	r2, [r7, #12]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	61da      	str	r2, [r3, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	69db      	ldr	r3, [r3, #28]
 8005a3a:	60fb      	str	r3, [r7, #12]

 if((GPIOx->LCKR & GPIO_LCKR_LCKK) != RESET)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	69db      	ldr	r3, [r3, #28]
 8005a40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d001      	beq.n	8005a4c <HAL_GPIO_LockPin+0x42>
  {
    return HAL_OK;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	e000      	b.n	8005a4e <HAL_GPIO_LockPin+0x44>
  }
  else
  {
    return HAL_ERROR;
 8005a4c:	2301      	movs	r3, #1
  }
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3714      	adds	r7, #20
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr

08005a5a <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005a5a:	b580      	push	{r7, lr}
 8005a5c:	b082      	sub	sp, #8
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	4603      	mov	r3, r0
 8005a62:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005a64:	4b08      	ldr	r3, [pc, #32]	; (8005a88 <HAL_GPIO_EXTI_IRQHandler+0x2e>)
 8005a66:	695a      	ldr	r2, [r3, #20]
 8005a68:	88fb      	ldrh	r3, [r7, #6]
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d006      	beq.n	8005a7e <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005a70:	4a05      	ldr	r2, [pc, #20]	; (8005a88 <HAL_GPIO_EXTI_IRQHandler+0x2e>)
 8005a72:	88fb      	ldrh	r3, [r7, #6]
 8005a74:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005a76:	88fb      	ldrh	r3, [r7, #6]
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f000 f807 	bl	8005a8c <HAL_GPIO_EXTI_Callback>
  }
}
 8005a7e:	bf00      	nop
 8005a80:	3708      	adds	r7, #8
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}
 8005a86:	bf00      	nop
 8005a88:	40013c00 	.word	0x40013c00

08005a8c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b083      	sub	sp, #12
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	4603      	mov	r3, r0
 8005a94:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005a96:	bf00      	nop
 8005a98:	370c      	adds	r7, #12
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr
 8005aa2:	bf00      	nop

08005aa4 <HAL_PWR_DeInit>:
/**
  * @brief Deinitializes the HAL PWR peripheral registers to their default reset values.
  * @retval None
  */
void HAL_PWR_DeInit(void)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	af00      	add	r7, sp, #0
  __HAL_RCC_PWR_FORCE_RESET();
 8005aa8:	4a08      	ldr	r2, [pc, #32]	; (8005acc <HAL_PWR_DeInit+0x28>)
 8005aaa:	4b08      	ldr	r3, [pc, #32]	; (8005acc <HAL_PWR_DeInit+0x28>)
 8005aac:	6a1b      	ldr	r3, [r3, #32]
 8005aae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ab2:	6213      	str	r3, [r2, #32]
  __HAL_RCC_PWR_RELEASE_RESET();
 8005ab4:	4a05      	ldr	r2, [pc, #20]	; (8005acc <HAL_PWR_DeInit+0x28>)
 8005ab6:	4b05      	ldr	r3, [pc, #20]	; (8005acc <HAL_PWR_DeInit+0x28>)
 8005ab8:	6a1b      	ldr	r3, [r3, #32]
 8005aba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005abe:	6213      	str	r3, [r2, #32]
}
 8005ac0:	bf00      	nop
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop
 8005acc:	40023800 	.word	0x40023800

08005ad0 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8005ad4:	4b03      	ldr	r3, [pc, #12]	; (8005ae4 <HAL_PWR_EnableBkUpAccess+0x14>)
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	601a      	str	r2, [r3, #0]
}
 8005ada:	bf00      	nop
 8005adc:	46bd      	mov	sp, r7
 8005ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae2:	4770      	bx	lr
 8005ae4:	420e0020 	.word	0x420e0020

08005ae8 <HAL_PWR_DisableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8005aec:	4b03      	ldr	r3, [pc, #12]	; (8005afc <HAL_PWR_DisableBkUpAccess+0x14>)
 8005aee:	2200      	movs	r2, #0
 8005af0:	601a      	str	r2, [r3, #0]
}
 8005af2:	bf00      	nop
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr
 8005afc:	420e0020 	.word	0x420e0020

08005b00 <HAL_PWR_ConfigPVD>:
  *         more details about the voltage threshold corresponding to each 
  *         detection level.
  * @retval None
  */
void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b083      	sub	sp, #12
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));
  
  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel);
 8005b08:	492b      	ldr	r1, [pc, #172]	; (8005bb8 <HAL_PWR_ConfigPVD+0xb8>)
 8005b0a:	4b2b      	ldr	r3, [pc, #172]	; (8005bb8 <HAL_PWR_ConfigPVD+0xb8>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	600b      	str	r3, [r1, #0]
  
  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 8005b1a:	4a28      	ldr	r2, [pc, #160]	; (8005bbc <HAL_PWR_ConfigPVD+0xbc>)
 8005b1c:	4b27      	ldr	r3, [pc, #156]	; (8005bbc <HAL_PWR_ConfigPVD+0xbc>)
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b24:	6053      	str	r3, [r2, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 8005b26:	4a25      	ldr	r2, [pc, #148]	; (8005bbc <HAL_PWR_ConfigPVD+0xbc>)
 8005b28:	4b24      	ldr	r3, [pc, #144]	; (8005bbc <HAL_PWR_ConfigPVD+0xbc>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b30:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8005b32:	4a22      	ldr	r2, [pc, #136]	; (8005bbc <HAL_PWR_ConfigPVD+0xbc>)
 8005b34:	4b21      	ldr	r3, [pc, #132]	; (8005bbc <HAL_PWR_ConfigPVD+0xbc>)
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b3c:	6093      	str	r3, [r2, #8]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
 8005b3e:	4a1f      	ldr	r2, [pc, #124]	; (8005bbc <HAL_PWR_ConfigPVD+0xbc>)
 8005b40:	4b1e      	ldr	r3, [pc, #120]	; (8005bbc <HAL_PWR_ConfigPVD+0xbc>)
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b48:	60d3      	str	r3, [r2, #12]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d005      	beq.n	8005b62 <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 8005b56:	4a19      	ldr	r2, [pc, #100]	; (8005bbc <HAL_PWR_ConfigPVD+0xbc>)
 8005b58:	4b18      	ldr	r3, [pc, #96]	; (8005bbc <HAL_PWR_ConfigPVD+0xbc>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b60:	6013      	str	r3, [r2, #0]
  }
  
  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d005      	beq.n	8005b7a <HAL_PWR_ConfigPVD+0x7a>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 8005b6e:	4a13      	ldr	r2, [pc, #76]	; (8005bbc <HAL_PWR_ConfigPVD+0xbc>)
 8005b70:	4b12      	ldr	r3, [pc, #72]	; (8005bbc <HAL_PWR_ConfigPVD+0xbc>)
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b78:	6053      	str	r3, [r2, #4]
  }
  
  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	f003 0301 	and.w	r3, r3, #1
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d005      	beq.n	8005b92 <HAL_PWR_ConfigPVD+0x92>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 8005b86:	4a0d      	ldr	r2, [pc, #52]	; (8005bbc <HAL_PWR_ConfigPVD+0xbc>)
 8005b88:	4b0c      	ldr	r3, [pc, #48]	; (8005bbc <HAL_PWR_ConfigPVD+0xbc>)
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b90:	6093      	str	r3, [r2, #8]
  }
  
  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	f003 0302 	and.w	r3, r3, #2
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d005      	beq.n	8005baa <HAL_PWR_ConfigPVD+0xaa>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 8005b9e:	4a07      	ldr	r2, [pc, #28]	; (8005bbc <HAL_PWR_ConfigPVD+0xbc>)
 8005ba0:	4b06      	ldr	r3, [pc, #24]	; (8005bbc <HAL_PWR_ConfigPVD+0xbc>)
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ba8:	60d3      	str	r3, [r2, #12]
  }
}
 8005baa:	bf00      	nop
 8005bac:	370c      	adds	r7, #12
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr
 8005bb6:	bf00      	nop
 8005bb8:	40007000 	.word	0x40007000
 8005bbc:	40013c00 	.word	0x40013c00

08005bc0 <HAL_PWR_EnablePVD>:
/**
  * @brief Enables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)ENABLE;
 8005bc4:	4b03      	ldr	r3, [pc, #12]	; (8005bd4 <HAL_PWR_EnablePVD+0x14>)
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	601a      	str	r2, [r3, #0]
}
 8005bca:	bf00      	nop
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd2:	4770      	bx	lr
 8005bd4:	420e0010 	.word	0x420e0010

08005bd8 <HAL_PWR_DisablePVD>:
/**
  * @brief Disables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_DisablePVD(void)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)DISABLE;
 8005bdc:	4b03      	ldr	r3, [pc, #12]	; (8005bec <HAL_PWR_DisablePVD+0x14>)
 8005bde:	2200      	movs	r2, #0
 8005be0:	601a      	str	r2, [r3, #0]
}
 8005be2:	bf00      	nop
 8005be4:	46bd      	mov	sp, r7
 8005be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bea:	4770      	bx	lr
 8005bec:	420e0010 	.word	0x420e0010

08005bf0 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b083      	sub	sp, #12
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8005bf8:	4905      	ldr	r1, [pc, #20]	; (8005c10 <HAL_PWR_EnableWakeUpPin+0x20>)
 8005bfa:	4b05      	ldr	r3, [pc, #20]	; (8005c10 <HAL_PWR_EnableWakeUpPin+0x20>)
 8005bfc:	685a      	ldr	r2, [r3, #4]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	604b      	str	r3, [r1, #4]
}
 8005c04:	bf00      	nop
 8005c06:	370c      	adds	r7, #12
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr
 8005c10:	40007000 	.word	0x40007000

08005c14 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b083      	sub	sp, #12
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 8005c1c:	4906      	ldr	r1, [pc, #24]	; (8005c38 <HAL_PWR_DisableWakeUpPin+0x24>)
 8005c1e:	4b06      	ldr	r3, [pc, #24]	; (8005c38 <HAL_PWR_DisableWakeUpPin+0x24>)
 8005c20:	685a      	ldr	r2, [r3, #4]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	43db      	mvns	r3, r3
 8005c26:	4013      	ands	r3, r2
 8005c28:	604b      	str	r3, [r1, #4]
}
 8005c2a:	bf00      	nop
 8005c2c:	370c      	adds	r7, #12
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	40007000 	.word	0x40007000

08005c3c <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b083      	sub	sp, #12
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
 8005c44:	460b      	mov	r3, r1
 8005c46:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005c48:	4a09      	ldr	r2, [pc, #36]	; (8005c70 <HAL_PWR_EnterSLEEPMode+0x34>)
 8005c4a:	4b09      	ldr	r3, [pc, #36]	; (8005c70 <HAL_PWR_EnterSLEEPMode+0x34>)
 8005c4c:	691b      	ldr	r3, [r3, #16]
 8005c4e:	f023 0304 	bic.w	r3, r3, #4
 8005c52:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8005c54:	78fb      	ldrb	r3, [r7, #3]
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	d101      	bne.n	8005c5e <HAL_PWR_EnterSLEEPMode+0x22>
  __ASM volatile ("wfi");
 8005c5a:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8005c5c:	e002      	b.n	8005c64 <HAL_PWR_EnterSLEEPMode+0x28>
  __ASM volatile ("sev");
 8005c5e:	bf40      	sev
  __ASM volatile ("wfe");
 8005c60:	bf20      	wfe
 8005c62:	bf20      	wfe
 8005c64:	bf00      	nop
 8005c66:	370c      	adds	r7, #12
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6e:	4770      	bx	lr
 8005c70:	e000ed00 	.word	0xe000ed00

08005c74 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b083      	sub	sp, #12
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	460b      	mov	r3, r1
 8005c7e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  
  /* Select the regulator state in Stop mode: Set PDDS and LPDS bits according to PWR_Regulator value */
  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS), Regulator);
 8005c80:	4910      	ldr	r1, [pc, #64]	; (8005cc4 <HAL_PWR_EnterSTOPMode+0x50>)
 8005c82:	4b10      	ldr	r3, [pc, #64]	; (8005cc4 <HAL_PWR_EnterSTOPMode+0x50>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f023 0203 	bic.w	r2, r3, #3
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	600b      	str	r3, [r1, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005c90:	4a0d      	ldr	r2, [pc, #52]	; (8005cc8 <HAL_PWR_EnterSTOPMode+0x54>)
 8005c92:	4b0d      	ldr	r3, [pc, #52]	; (8005cc8 <HAL_PWR_EnterSTOPMode+0x54>)
 8005c94:	691b      	ldr	r3, [r3, #16]
 8005c96:	f043 0304 	orr.w	r3, r3, #4
 8005c9a:	6113      	str	r3, [r2, #16]
  
  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8005c9c:	78fb      	ldrb	r3, [r7, #3]
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d101      	bne.n	8005ca6 <HAL_PWR_EnterSTOPMode+0x32>
  __ASM volatile ("wfi");
 8005ca2:	bf30      	wfi
 8005ca4:	e002      	b.n	8005cac <HAL_PWR_EnterSTOPMode+0x38>
  __ASM volatile ("sev");
 8005ca6:	bf40      	sev
  __ASM volatile ("wfe");
 8005ca8:	bf20      	wfe
 8005caa:	bf20      	wfe
    __SEV();
    __WFE();
    __WFE();
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));  
 8005cac:	4a06      	ldr	r2, [pc, #24]	; (8005cc8 <HAL_PWR_EnterSTOPMode+0x54>)
 8005cae:	4b06      	ldr	r3, [pc, #24]	; (8005cc8 <HAL_PWR_EnterSTOPMode+0x54>)
 8005cb0:	691b      	ldr	r3, [r3, #16]
 8005cb2:	f023 0304 	bic.w	r3, r3, #4
 8005cb6:	6113      	str	r3, [r2, #16]
}
 8005cb8:	bf00      	nop
 8005cba:	370c      	adds	r7, #12
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr
 8005cc4:	40007000 	.word	0x40007000
 8005cc8:	e000ed00 	.word	0xe000ed00

08005ccc <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8005cd0:	4a08      	ldr	r2, [pc, #32]	; (8005cf4 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8005cd2:	4b08      	ldr	r3, [pc, #32]	; (8005cf4 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f043 0302 	orr.w	r3, r3, #2
 8005cda:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005cdc:	4a06      	ldr	r2, [pc, #24]	; (8005cf8 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8005cde:	4b06      	ldr	r3, [pc, #24]	; (8005cf8 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8005ce0:	691b      	ldr	r3, [r3, #16]
 8005ce2:	f043 0304 	orr.w	r3, r3, #4
 8005ce6:	6113      	str	r3, [r2, #16]
  __ASM volatile ("wfi");
 8005ce8:	bf30      	wfi
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 8005cea:	bf00      	nop
 8005cec:	46bd      	mov	sp, r7
 8005cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf2:	4770      	bx	lr
 8005cf4:	40007000 	.word	0x40007000
 8005cf8:	e000ed00 	.word	0xe000ed00

08005cfc <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	af00      	add	r7, sp, #0
  /* Check PWR Exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8005d00:	4b06      	ldr	r3, [pc, #24]	; (8005d1c <HAL_PWR_PVD_IRQHandler+0x20>)
 8005d02:	695b      	ldr	r3, [r3, #20]
 8005d04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d005      	beq.n	8005d18 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8005d0c:	f000 f808 	bl	8005d20 <HAL_PWR_PVDCallback>
    
    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8005d10:	4b02      	ldr	r3, [pc, #8]	; (8005d1c <HAL_PWR_PVD_IRQHandler+0x20>)
 8005d12:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005d16:	615a      	str	r2, [r3, #20]
  }
}
 8005d18:	bf00      	nop
 8005d1a:	bd80      	pop	{r7, pc}
 8005d1c:	40013c00 	.word	0x40013c00

08005d20 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8005d20:	b480      	push	{r7}
 8005d22:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8005d24:	bf00      	nop
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr

08005d2e <HAL_PWR_EnableSleepOnExit>:
  *       Setting this bit is useful when the processor is expected to run only on
  *       interruptions handling.         
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
 8005d2e:	b480      	push	{r7}
 8005d30:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8005d32:	4a05      	ldr	r2, [pc, #20]	; (8005d48 <HAL_PWR_EnableSleepOnExit+0x1a>)
 8005d34:	4b04      	ldr	r3, [pc, #16]	; (8005d48 <HAL_PWR_EnableSleepOnExit+0x1a>)
 8005d36:	691b      	ldr	r3, [r3, #16]
 8005d38:	f043 0302 	orr.w	r3, r3, #2
 8005d3c:	6113      	str	r3, [r2, #16]
}
 8005d3e:	bf00      	nop
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr
 8005d48:	e000ed00 	.word	0xe000ed00

08005d4c <HAL_PWR_DisableSleepOnExit>:
  * @note Clears SLEEPONEXIT bit of SCR register. When this bit is set, the processor 
  *       re-enters SLEEP mode when an interruption handling is over.          
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	af00      	add	r7, sp, #0
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8005d50:	4a05      	ldr	r2, [pc, #20]	; (8005d68 <HAL_PWR_DisableSleepOnExit+0x1c>)
 8005d52:	4b05      	ldr	r3, [pc, #20]	; (8005d68 <HAL_PWR_DisableSleepOnExit+0x1c>)
 8005d54:	691b      	ldr	r3, [r3, #16]
 8005d56:	f023 0302 	bic.w	r3, r3, #2
 8005d5a:	6113      	str	r3, [r2, #16]
}
 8005d5c:	bf00      	nop
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr
 8005d66:	bf00      	nop
 8005d68:	e000ed00 	.word	0xe000ed00

08005d6c <HAL_PWR_EnableSEVOnPend>:
  * @note Sets SEVONPEND bit of SCR register. When this bit is set, this causes 
  *       WFE to wake up when an interrupt moves from inactive to pended.
  * @retval None
  */
void HAL_PWR_EnableSEVOnPend(void)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	af00      	add	r7, sp, #0
  /* Set SEVONPEND bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 8005d70:	4a05      	ldr	r2, [pc, #20]	; (8005d88 <HAL_PWR_EnableSEVOnPend+0x1c>)
 8005d72:	4b05      	ldr	r3, [pc, #20]	; (8005d88 <HAL_PWR_EnableSEVOnPend+0x1c>)
 8005d74:	691b      	ldr	r3, [r3, #16]
 8005d76:	f043 0310 	orr.w	r3, r3, #16
 8005d7a:	6113      	str	r3, [r2, #16]
}
 8005d7c:	bf00      	nop
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr
 8005d86:	bf00      	nop
 8005d88:	e000ed00 	.word	0xe000ed00

08005d8c <HAL_PWR_DisableSEVOnPend>:
  * @note Clears SEVONPEND bit of SCR register. When this bit is set, this causes 
  *       WFE to wake up when an interrupt moves from inactive to pended.         
  * @retval None
  */
void HAL_PWR_DisableSEVOnPend(void)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	af00      	add	r7, sp, #0
  /* Clear SEVONPEND bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 8005d90:	4a05      	ldr	r2, [pc, #20]	; (8005da8 <HAL_PWR_DisableSEVOnPend+0x1c>)
 8005d92:	4b05      	ldr	r3, [pc, #20]	; (8005da8 <HAL_PWR_DisableSEVOnPend+0x1c>)
 8005d94:	691b      	ldr	r3, [r3, #16]
 8005d96:	f023 0310 	bic.w	r3, r3, #16
 8005d9a:	6113      	str	r3, [r2, #16]
}
 8005d9c:	bf00      	nop
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da4:	4770      	bx	lr
 8005da6:	bf00      	nop
 8005da8:	e000ed00 	.word	0xe000ed00

08005dac <HAL_PWREx_EnableBkUpReg>:
/**
  * @brief Enables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg(void)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b082      	sub	sp, #8
 8005db0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8005db2:	2300      	movs	r3, #0
 8005db4:	607b      	str	r3, [r7, #4]

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)ENABLE;
 8005db6:	4b0e      	ldr	r3, [pc, #56]	; (8005df0 <HAL_PWREx_EnableBkUpReg+0x44>)
 8005db8:	2201      	movs	r2, #1
 8005dba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005dbc:	f7fa fab8 	bl	8000330 <HAL_GetTick>
 8005dc0:	6078      	str	r0, [r7, #4]

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 8005dc2:	e009      	b.n	8005dd8 <HAL_PWREx_EnableBkUpReg+0x2c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 8005dc4:	f7fa fab4 	bl	8000330 <HAL_GetTick>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	1ad3      	subs	r3, r2, r3
 8005dce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005dd2:	d901      	bls.n	8005dd8 <HAL_PWREx_EnableBkUpReg+0x2c>
    {
      return HAL_TIMEOUT;
 8005dd4:	2303      	movs	r3, #3
 8005dd6:	e006      	b.n	8005de6 <HAL_PWREx_EnableBkUpReg+0x3a>
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 8005dd8:	4b06      	ldr	r3, [pc, #24]	; (8005df4 <HAL_PWREx_EnableBkUpReg+0x48>)
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	f003 0308 	and.w	r3, r3, #8
 8005de0:	2b08      	cmp	r3, #8
 8005de2:	d1ef      	bne.n	8005dc4 <HAL_PWREx_EnableBkUpReg+0x18>
    } 
  }
  return HAL_OK;
 8005de4:	2300      	movs	r3, #0
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3708      	adds	r7, #8
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	420e00a4 	.word	0x420e00a4
 8005df4:	40007000 	.word	0x40007000

08005df8 <HAL_PWREx_DisableBkUpReg>:
/**
  * @brief Disables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg(void)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b082      	sub	sp, #8
 8005dfc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	607b      	str	r3, [r7, #4]

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)DISABLE;
 8005e02:	4b0e      	ldr	r3, [pc, #56]	; (8005e3c <HAL_PWREx_DisableBkUpReg+0x44>)
 8005e04:	2200      	movs	r2, #0
 8005e06:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005e08:	f7fa fa92 	bl	8000330 <HAL_GetTick>
 8005e0c:	6078      	str	r0, [r7, #4]

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) != RESET)
 8005e0e:	e009      	b.n	8005e24 <HAL_PWREx_DisableBkUpReg+0x2c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 8005e10:	f7fa fa8e 	bl	8000330 <HAL_GetTick>
 8005e14:	4602      	mov	r2, r0
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	1ad3      	subs	r3, r2, r3
 8005e1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005e1e:	d901      	bls.n	8005e24 <HAL_PWREx_DisableBkUpReg+0x2c>
    {
      return HAL_TIMEOUT;
 8005e20:	2303      	movs	r3, #3
 8005e22:	e006      	b.n	8005e32 <HAL_PWREx_DisableBkUpReg+0x3a>
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) != RESET)
 8005e24:	4b06      	ldr	r3, [pc, #24]	; (8005e40 <HAL_PWREx_DisableBkUpReg+0x48>)
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	f003 0308 	and.w	r3, r3, #8
 8005e2c:	2b08      	cmp	r3, #8
 8005e2e:	d0ef      	beq.n	8005e10 <HAL_PWREx_DisableBkUpReg+0x18>
    } 
  }
  return HAL_OK;
 8005e30:	2300      	movs	r3, #0
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3708      	adds	r7, #8
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
 8005e3a:	bf00      	nop
 8005e3c:	420e00a4 	.word	0x420e00a4
 8005e40:	40007000 	.word	0x40007000

08005e44 <HAL_PWREx_EnableFlashPowerDown>:
/**
  * @brief Enables the Flash Power Down in Stop mode.
  * @retval None
  */
void HAL_PWREx_EnableFlashPowerDown(void)
{
 8005e44:	b480      	push	{r7}
 8005e46:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_FPDS_BB = (uint32_t)ENABLE;
 8005e48:	4b03      	ldr	r3, [pc, #12]	; (8005e58 <HAL_PWREx_EnableFlashPowerDown+0x14>)
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	601a      	str	r2, [r3, #0]
}
 8005e4e:	bf00      	nop
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr
 8005e58:	420e0024 	.word	0x420e0024

08005e5c <HAL_PWREx_DisableFlashPowerDown>:
/**
  * @brief Disables the Flash Power Down in Stop mode.
  * @retval None
  */
void HAL_PWREx_DisableFlashPowerDown(void)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_FPDS_BB = (uint32_t)DISABLE;
 8005e60:	4b03      	ldr	r3, [pc, #12]	; (8005e70 <HAL_PWREx_DisableFlashPowerDown+0x14>)
 8005e62:	2200      	movs	r2, #0
 8005e64:	601a      	str	r2, [r3, #0]
}
 8005e66:	bf00      	nop
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6e:	4770      	bx	lr
 8005e70:	420e0024 	.word	0x420e0024

08005e74 <HAL_PWREx_GetVoltageRange>:
  *            - @arg PWR_REGULATOR_VOLTAGE_SCALE1: Regulator voltage output Scale 1 mode
  *            - @arg PWR_REGULATOR_VOLTAGE_SCALE2: Regulator voltage output Scale 2 mode
  *            - @arg PWR_REGULATOR_VOLTAGE_SCALE3: Regulator voltage output Scale 3 mode
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005e74:	b480      	push	{r7}
 8005e76:	af00      	add	r7, sp, #0
  return (PWR->CR & PWR_CR_VOS);
 8005e78:	4b04      	ldr	r3, [pc, #16]	; (8005e8c <HAL_PWREx_GetVoltageRange+0x18>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	46bd      	mov	sp, r7
 8005e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e88:	4770      	bx	lr
 8005e8a:	bf00      	nop
 8005e8c:	40007000 	.word	0x40007000

08005e90 <HAL_PWREx_ControlVoltageScaling>:
  * @note This API forces the PLL state ON to allow the possibility to configure the voltage scale 1 or 2.
  * @note The new voltage scale is active only when the PLL is ON.  
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b086      	sub	sp, #24
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	617b      	str	r3, [r7, #20]
  
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
  
  /* Enable PWR RCC Clock Peripheral */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	613b      	str	r3, [r7, #16]
 8005ea0:	4a35      	ldr	r2, [pc, #212]	; (8005f78 <HAL_PWREx_ControlVoltageScaling+0xe8>)
 8005ea2:	4b35      	ldr	r3, [pc, #212]	; (8005f78 <HAL_PWREx_ControlVoltageScaling+0xe8>)
 8005ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005eaa:	6413      	str	r3, [r2, #64]	; 0x40
 8005eac:	4b32      	ldr	r3, [pc, #200]	; (8005f78 <HAL_PWREx_ControlVoltageScaling+0xe8>)
 8005eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005eb4:	613b      	str	r3, [r7, #16]
 8005eb6:	693b      	ldr	r3, [r7, #16]
  
  /* Check if the PLL is used as system clock or not */
  if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005eb8:	4b2f      	ldr	r3, [pc, #188]	; (8005f78 <HAL_PWREx_ControlVoltageScaling+0xe8>)
 8005eba:	689b      	ldr	r3, [r3, #8]
 8005ebc:	f003 030c 	and.w	r3, r3, #12
 8005ec0:	2b08      	cmp	r3, #8
 8005ec2:	d051      	beq.n	8005f68 <HAL_PWREx_ControlVoltageScaling+0xd8>
  {
    /* Disable the main PLL */
    __HAL_RCC_PLL_DISABLE();
 8005ec4:	4b2d      	ldr	r3, [pc, #180]	; (8005f7c <HAL_PWREx_ControlVoltageScaling+0xec>)
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	601a      	str	r2, [r3, #0]
    
    /* Get Start Tick */
    tickstart = HAL_GetTick();    
 8005eca:	f7fa fa31 	bl	8000330 <HAL_GetTick>
 8005ece:	6178      	str	r0, [r7, #20]
    /* Wait till PLL is disabled */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ed0:	e008      	b.n	8005ee4 <HAL_PWREx_ControlVoltageScaling+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ed2:	f7fa fa2d 	bl	8000330 <HAL_GetTick>
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	1ad3      	subs	r3, r2, r3
 8005edc:	2b02      	cmp	r3, #2
 8005ede:	d901      	bls.n	8005ee4 <HAL_PWREx_ControlVoltageScaling+0x54>
      {
        return HAL_TIMEOUT;
 8005ee0:	2303      	movs	r3, #3
 8005ee2:	e044      	b.n	8005f6e <HAL_PWREx_ControlVoltageScaling+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ee4:	4b24      	ldr	r3, [pc, #144]	; (8005f78 <HAL_PWREx_ControlVoltageScaling+0xe8>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d1f0      	bne.n	8005ed2 <HAL_PWREx_ControlVoltageScaling+0x42>
      }
    }
    
    /* Set Range */
    __HAL_PWR_VOLTAGESCALING_CONFIG(VoltageScaling);
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	60fb      	str	r3, [r7, #12]
 8005ef4:	4922      	ldr	r1, [pc, #136]	; (8005f80 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005ef6:	4b22      	ldr	r3, [pc, #136]	; (8005f80 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4313      	orrs	r3, r2
 8005f02:	600b      	str	r3, [r1, #0]
 8005f04:	4b1e      	ldr	r3, [pc, #120]	; (8005f80 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005f0c:	60fb      	str	r3, [r7, #12]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
    
    /* Enable the main PLL */
    __HAL_RCC_PLL_ENABLE();
 8005f10:	4b1a      	ldr	r3, [pc, #104]	; (8005f7c <HAL_PWREx_ControlVoltageScaling+0xec>)
 8005f12:	2201      	movs	r2, #1
 8005f14:	601a      	str	r2, [r3, #0]
    
    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f16:	f7fa fa0b 	bl	8000330 <HAL_GetTick>
 8005f1a:	6178      	str	r0, [r7, #20]
    /* Wait till PLL is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f1c:	e008      	b.n	8005f30 <HAL_PWREx_ControlVoltageScaling+0xa0>
    {
      if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f1e:	f7fa fa07 	bl	8000330 <HAL_GetTick>
 8005f22:	4602      	mov	r2, r0
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	1ad3      	subs	r3, r2, r3
 8005f28:	2b02      	cmp	r3, #2
 8005f2a:	d901      	bls.n	8005f30 <HAL_PWREx_ControlVoltageScaling+0xa0>
      {
        return HAL_TIMEOUT;
 8005f2c:	2303      	movs	r3, #3
 8005f2e:	e01e      	b.n	8005f6e <HAL_PWREx_ControlVoltageScaling+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f30:	4b11      	ldr	r3, [pc, #68]	; (8005f78 <HAL_PWREx_ControlVoltageScaling+0xe8>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d0f0      	beq.n	8005f1e <HAL_PWREx_ControlVoltageScaling+0x8e>
      } 
    }
    
    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f3c:	f7fa f9f8 	bl	8000330 <HAL_GetTick>
 8005f40:	6178      	str	r0, [r7, #20]
    while((__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY) == RESET))
 8005f42:	e009      	b.n	8005f58 <HAL_PWREx_ControlVoltageScaling+0xc8>
    {
      if((HAL_GetTick() - tickstart ) > PWR_VOSRDY_TIMEOUT_VALUE)
 8005f44:	f7fa f9f4 	bl	8000330 <HAL_GetTick>
 8005f48:	4602      	mov	r2, r0
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	1ad3      	subs	r3, r2, r3
 8005f4e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f52:	d901      	bls.n	8005f58 <HAL_PWREx_ControlVoltageScaling+0xc8>
      {
        return HAL_TIMEOUT;
 8005f54:	2303      	movs	r3, #3
 8005f56:	e00a      	b.n	8005f6e <HAL_PWREx_ControlVoltageScaling+0xde>
    while((__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY) == RESET))
 8005f58:	4b09      	ldr	r3, [pc, #36]	; (8005f80 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005f60:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f64:	d1ee      	bne.n	8005f44 <HAL_PWREx_ControlVoltageScaling+0xb4>
 8005f66:	e001      	b.n	8005f6c <HAL_PWREx_ControlVoltageScaling+0xdc>
      } 
    }
  }
  else
  {
    return HAL_ERROR;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	e000      	b.n	8005f6e <HAL_PWREx_ControlVoltageScaling+0xde>
  }

  return HAL_OK;
 8005f6c:	2300      	movs	r3, #0
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3718      	adds	r7, #24
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	bf00      	nop
 8005f78:	40023800 	.word	0x40023800
 8005f7c:	42470060 	.word	0x42470060
 8005f80:	40007000 	.word	0x40007000

08005f84 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b082      	sub	sp, #8
 8005f88:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005f8e:	2300      	movs	r3, #0
 8005f90:	603b      	str	r3, [r7, #0]
 8005f92:	4a20      	ldr	r2, [pc, #128]	; (8006014 <HAL_PWREx_EnableOverDrive+0x90>)
 8005f94:	4b1f      	ldr	r3, [pc, #124]	; (8006014 <HAL_PWREx_EnableOverDrive+0x90>)
 8005f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f9c:	6413      	str	r3, [r2, #64]	; 0x40
 8005f9e:	4b1d      	ldr	r3, [pc, #116]	; (8006014 <HAL_PWREx_EnableOverDrive+0x90>)
 8005fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fa6:	603b      	str	r3, [r7, #0]
 8005fa8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005faa:	4b1b      	ldr	r3, [pc, #108]	; (8006018 <HAL_PWREx_EnableOverDrive+0x94>)
 8005fac:	2201      	movs	r2, #1
 8005fae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005fb0:	f7fa f9be 	bl	8000330 <HAL_GetTick>
 8005fb4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005fb6:	e009      	b.n	8005fcc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005fb8:	f7fa f9ba 	bl	8000330 <HAL_GetTick>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	1ad3      	subs	r3, r2, r3
 8005fc2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005fc6:	d901      	bls.n	8005fcc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005fc8:	2303      	movs	r3, #3
 8005fca:	e01f      	b.n	800600c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005fcc:	4b13      	ldr	r3, [pc, #76]	; (800601c <HAL_PWREx_EnableOverDrive+0x98>)
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fd8:	d1ee      	bne.n	8005fb8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005fda:	4b11      	ldr	r3, [pc, #68]	; (8006020 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005fdc:	2201      	movs	r2, #1
 8005fde:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005fe0:	f7fa f9a6 	bl	8000330 <HAL_GetTick>
 8005fe4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005fe6:	e009      	b.n	8005ffc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005fe8:	f7fa f9a2 	bl	8000330 <HAL_GetTick>
 8005fec:	4602      	mov	r2, r0
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	1ad3      	subs	r3, r2, r3
 8005ff2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005ff6:	d901      	bls.n	8005ffc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8005ff8:	2303      	movs	r3, #3
 8005ffa:	e007      	b.n	800600c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005ffc:	4b07      	ldr	r3, [pc, #28]	; (800601c <HAL_PWREx_EnableOverDrive+0x98>)
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006004:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006008:	d1ee      	bne.n	8005fe8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800600a:	2300      	movs	r3, #0
}
 800600c:	4618      	mov	r0, r3
 800600e:	3708      	adds	r7, #8
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}
 8006014:	40023800 	.word	0x40023800
 8006018:	420e0040 	.word	0x420e0040
 800601c:	40007000 	.word	0x40007000
 8006020:	420e0044 	.word	0x420e0044

08006024 <HAL_PWREx_DisableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_DisableOverDrive(void)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b082      	sub	sp, #8
 8006028:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800602a:	2300      	movs	r3, #0
 800602c:	607b      	str	r3, [r7, #4]
  
  __HAL_RCC_PWR_CLK_ENABLE();
 800602e:	2300      	movs	r3, #0
 8006030:	603b      	str	r3, [r7, #0]
 8006032:	4a20      	ldr	r2, [pc, #128]	; (80060b4 <HAL_PWREx_DisableOverDrive+0x90>)
 8006034:	4b1f      	ldr	r3, [pc, #124]	; (80060b4 <HAL_PWREx_DisableOverDrive+0x90>)
 8006036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006038:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800603c:	6413      	str	r3, [r2, #64]	; 0x40
 800603e:	4b1d      	ldr	r3, [pc, #116]	; (80060b4 <HAL_PWREx_DisableOverDrive+0x90>)
 8006040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006046:	603b      	str	r3, [r7, #0]
 8006048:	683b      	ldr	r3, [r7, #0]
    
  /* Disable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_DISABLE();
 800604a:	4b1b      	ldr	r3, [pc, #108]	; (80060b8 <HAL_PWREx_DisableOverDrive+0x94>)
 800604c:	2200      	movs	r2, #0
 800604e:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8006050:	f7fa f96e 	bl	8000330 <HAL_GetTick>
 8006054:	6078      	str	r0, [r7, #4]
 
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006056:	e009      	b.n	800606c <HAL_PWREx_DisableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006058:	f7fa f96a 	bl	8000330 <HAL_GetTick>
 800605c:	4602      	mov	r2, r0
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006066:	d901      	bls.n	800606c <HAL_PWREx_DisableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8006068:	2303      	movs	r3, #3
 800606a:	e01f      	b.n	80060ac <HAL_PWREx_DisableOverDrive+0x88>
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800606c:	4b13      	ldr	r3, [pc, #76]	; (80060bc <HAL_PWREx_DisableOverDrive+0x98>)
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006074:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006078:	d0ee      	beq.n	8006058 <HAL_PWREx_DisableOverDrive+0x34>
    }
  } 
  
  /* Disable the Over-drive */
  __HAL_PWR_OVERDRIVE_DISABLE();
 800607a:	4b11      	ldr	r3, [pc, #68]	; (80060c0 <HAL_PWREx_DisableOverDrive+0x9c>)
 800607c:	2200      	movs	r2, #0
 800607e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006080:	f7fa f956 	bl	8000330 <HAL_GetTick>
 8006084:	6078      	str	r0, [r7, #4]

  while(__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006086:	e009      	b.n	800609c <HAL_PWREx_DisableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006088:	f7fa f952 	bl	8000330 <HAL_GetTick>
 800608c:	4602      	mov	r2, r0
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	1ad3      	subs	r3, r2, r3
 8006092:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006096:	d901      	bls.n	800609c <HAL_PWREx_DisableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8006098:	2303      	movs	r3, #3
 800609a:	e007      	b.n	80060ac <HAL_PWREx_DisableOverDrive+0x88>
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800609c:	4b07      	ldr	r3, [pc, #28]	; (80060bc <HAL_PWREx_DisableOverDrive+0x98>)
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060a8:	d0ee      	beq.n	8006088 <HAL_PWREx_DisableOverDrive+0x64>
    }
  }
  
  return HAL_OK;
 80060aa:	2300      	movs	r3, #0
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3708      	adds	r7, #8
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}
 80060b4:	40023800 	.word	0x40023800
 80060b8:	420e0044 	.word	0x420e0044
 80060bc:	40007000 	.word	0x40007000
 80060c0:	420e0040 	.word	0x420e0040

080060c4 <HAL_PWREx_EnterUnderDriveSTOPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter STOP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter STOP mode with WFE instruction
  * @retval None
  */
HAL_StatusTypeDef HAL_PWREx_EnterUnderDriveSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b085      	sub	sp, #20
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
 80060cc:	460b      	mov	r3, r1
 80060ce:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0U;
 80060d0:	2300      	movs	r3, #0
 80060d2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_UNDERDRIVE(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  
  /* Enable Power ctrl clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 80060d4:	2300      	movs	r3, #0
 80060d6:	60bb      	str	r3, [r7, #8]
 80060d8:	4a20      	ldr	r2, [pc, #128]	; (800615c <HAL_PWREx_EnterUnderDriveSTOPMode+0x98>)
 80060da:	4b20      	ldr	r3, [pc, #128]	; (800615c <HAL_PWREx_EnterUnderDriveSTOPMode+0x98>)
 80060dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060e2:	6413      	str	r3, [r2, #64]	; 0x40
 80060e4:	4b1d      	ldr	r3, [pc, #116]	; (800615c <HAL_PWREx_EnterUnderDriveSTOPMode+0x98>)
 80060e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060ec:	60bb      	str	r3, [r7, #8]
 80060ee:	68bb      	ldr	r3, [r7, #8]
  /* Enable the Under-drive Mode ---------------------------------------------*/
  /* Clear Under-drive flag */
  __HAL_PWR_CLEAR_ODRUDR_FLAG();
 80060f0:	4a1b      	ldr	r2, [pc, #108]	; (8006160 <HAL_PWREx_EnterUnderDriveSTOPMode+0x9c>)
 80060f2:	4b1b      	ldr	r3, [pc, #108]	; (8006160 <HAL_PWREx_EnterUnderDriveSTOPMode+0x9c>)
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 80060fa:	6053      	str	r3, [r2, #4]
  
  /* Enable the Under-drive */ 
  __HAL_PWR_UNDERDRIVE_ENABLE();
 80060fc:	4a18      	ldr	r2, [pc, #96]	; (8006160 <HAL_PWREx_EnterUnderDriveSTOPMode+0x9c>)
 80060fe:	4b18      	ldr	r3, [pc, #96]	; (8006160 <HAL_PWREx_EnterUnderDriveSTOPMode+0x9c>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 8006106:	6013      	str	r3, [r2, #0]

  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg1 = PWR->CR;
 8006108:	4b15      	ldr	r3, [pc, #84]	; (8006160 <HAL_PWREx_EnterUnderDriveSTOPMode+0x9c>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	60fb      	str	r3, [r7, #12]
  /* Clear PDDS, LPDS, MRLUDS and LPLUDS bits */
  tmpreg1 &= (uint32_t)~(PWR_CR_PDDS | PWR_CR_LPDS | PWR_CR_LPUDS | PWR_CR_MRUDS);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006114:	f023 0303 	bic.w	r3, r3, #3
 8006118:	60fb      	str	r3, [r7, #12]
  
  /* Set LPDS, MRLUDS and LPLUDS bits according to PWR_Regulator value */
  tmpreg1 |= Regulator;
 800611a:	68fa      	ldr	r2, [r7, #12]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	4313      	orrs	r3, r2
 8006120:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  PWR->CR = tmpreg1;
 8006122:	4a0f      	ldr	r2, [pc, #60]	; (8006160 <HAL_PWREx_EnterUnderDriveSTOPMode+0x9c>)
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6013      	str	r3, [r2, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8006128:	4a0e      	ldr	r2, [pc, #56]	; (8006164 <HAL_PWREx_EnterUnderDriveSTOPMode+0xa0>)
 800612a:	4b0e      	ldr	r3, [pc, #56]	; (8006164 <HAL_PWREx_EnterUnderDriveSTOPMode+0xa0>)
 800612c:	691b      	ldr	r3, [r3, #16]
 800612e:	f043 0304 	orr.w	r3, r3, #4
 8006132:	6113      	str	r3, [r2, #16]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_SLEEPENTRY_WFI)
 8006134:	78fb      	ldrb	r3, [r7, #3]
 8006136:	2b01      	cmp	r3, #1
 8006138:	d101      	bne.n	800613e <HAL_PWREx_EnterUnderDriveSTOPMode+0x7a>
 800613a:	bf30      	wfi
 800613c:	e000      	b.n	8006140 <HAL_PWREx_EnterUnderDriveSTOPMode+0x7c>
  __ASM volatile ("wfe");
 800613e:	bf20      	wfe
  {
    /* Request Wait For Event */
    __WFE();
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 8006140:	4a08      	ldr	r2, [pc, #32]	; (8006164 <HAL_PWREx_EnterUnderDriveSTOPMode+0xa0>)
 8006142:	4b08      	ldr	r3, [pc, #32]	; (8006164 <HAL_PWREx_EnterUnderDriveSTOPMode+0xa0>)
 8006144:	691b      	ldr	r3, [r3, #16]
 8006146:	f023 0304 	bic.w	r3, r3, #4
 800614a:	6113      	str	r3, [r2, #16]

  return HAL_OK;  
 800614c:	2300      	movs	r3, #0
}
 800614e:	4618      	mov	r0, r3
 8006150:	3714      	adds	r7, #20
 8006152:	46bd      	mov	sp, r7
 8006154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006158:	4770      	bx	lr
 800615a:	bf00      	nop
 800615c:	40023800 	.word	0x40023800
 8006160:	40007000 	.word	0x40007000
 8006164:	e000ed00 	.word	0xe000ed00
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8006168:	b480      	push	{r7}
 800616a:	af00      	add	r7, sp, #0
  return HAL_OK;
 800616c:	2300      	movs	r3, #0
}
 800616e:	4618      	mov	r0, r3
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr

08006178 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b086      	sub	sp, #24
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d101      	bne.n	800618a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	e22d      	b.n	80065e6 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 0301 	and.w	r3, r3, #1
 8006192:	2b00      	cmp	r3, #0
 8006194:	d075      	beq.n	8006282 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006196:	4ba3      	ldr	r3, [pc, #652]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 8006198:	689b      	ldr	r3, [r3, #8]
 800619a:	f003 030c 	and.w	r3, r3, #12
 800619e:	2b04      	cmp	r3, #4
 80061a0:	d00c      	beq.n	80061bc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80061a2:	4ba0      	ldr	r3, [pc, #640]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80061aa:	2b08      	cmp	r3, #8
 80061ac:	d112      	bne.n	80061d4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80061ae:	4b9d      	ldr	r3, [pc, #628]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80061b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061ba:	d10b      	bne.n	80061d4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061bc:	4b99      	ldr	r3, [pc, #612]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d05b      	beq.n	8006280 <HAL_RCC_OscConfig+0x108>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d157      	bne.n	8006280 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80061d0:	2301      	movs	r3, #1
 80061d2:	e208      	b.n	80065e6 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061dc:	d106      	bne.n	80061ec <HAL_RCC_OscConfig+0x74>
 80061de:	4a91      	ldr	r2, [pc, #580]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 80061e0:	4b90      	ldr	r3, [pc, #576]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061e8:	6013      	str	r3, [r2, #0]
 80061ea:	e01d      	b.n	8006228 <HAL_RCC_OscConfig+0xb0>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80061f4:	d10c      	bne.n	8006210 <HAL_RCC_OscConfig+0x98>
 80061f6:	4a8b      	ldr	r2, [pc, #556]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 80061f8:	4b8a      	ldr	r3, [pc, #552]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006200:	6013      	str	r3, [r2, #0]
 8006202:	4a88      	ldr	r2, [pc, #544]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 8006204:	4b87      	ldr	r3, [pc, #540]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800620c:	6013      	str	r3, [r2, #0]
 800620e:	e00b      	b.n	8006228 <HAL_RCC_OscConfig+0xb0>
 8006210:	4a84      	ldr	r2, [pc, #528]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 8006212:	4b84      	ldr	r3, [pc, #528]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800621a:	6013      	str	r3, [r2, #0]
 800621c:	4a81      	ldr	r2, [pc, #516]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 800621e:	4b81      	ldr	r3, [pc, #516]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006226:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d013      	beq.n	8006258 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006230:	f7fa f87e 	bl	8000330 <HAL_GetTick>
 8006234:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006236:	e008      	b.n	800624a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006238:	f7fa f87a 	bl	8000330 <HAL_GetTick>
 800623c:	4602      	mov	r2, r0
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	1ad3      	subs	r3, r2, r3
 8006242:	2b64      	cmp	r3, #100	; 0x64
 8006244:	d901      	bls.n	800624a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006246:	2303      	movs	r3, #3
 8006248:	e1cd      	b.n	80065e6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800624a:	4b76      	ldr	r3, [pc, #472]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006252:	2b00      	cmp	r3, #0
 8006254:	d0f0      	beq.n	8006238 <HAL_RCC_OscConfig+0xc0>
 8006256:	e014      	b.n	8006282 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006258:	f7fa f86a 	bl	8000330 <HAL_GetTick>
 800625c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800625e:	e008      	b.n	8006272 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006260:	f7fa f866 	bl	8000330 <HAL_GetTick>
 8006264:	4602      	mov	r2, r0
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	1ad3      	subs	r3, r2, r3
 800626a:	2b64      	cmp	r3, #100	; 0x64
 800626c:	d901      	bls.n	8006272 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800626e:	2303      	movs	r3, #3
 8006270:	e1b9      	b.n	80065e6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006272:	4b6c      	ldr	r3, [pc, #432]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800627a:	2b00      	cmp	r3, #0
 800627c:	d1f0      	bne.n	8006260 <HAL_RCC_OscConfig+0xe8>
 800627e:	e000      	b.n	8006282 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006280:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f003 0302 	and.w	r3, r3, #2
 800628a:	2b00      	cmp	r3, #0
 800628c:	d063      	beq.n	8006356 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800628e:	4b65      	ldr	r3, [pc, #404]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	f003 030c 	and.w	r3, r3, #12
 8006296:	2b00      	cmp	r3, #0
 8006298:	d00b      	beq.n	80062b2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800629a:	4b62      	ldr	r3, [pc, #392]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80062a2:	2b08      	cmp	r3, #8
 80062a4:	d11c      	bne.n	80062e0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80062a6:	4b5f      	ldr	r3, [pc, #380]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d116      	bne.n	80062e0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80062b2:	4b5c      	ldr	r3, [pc, #368]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f003 0302 	and.w	r3, r3, #2
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d005      	beq.n	80062ca <HAL_RCC_OscConfig+0x152>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	68db      	ldr	r3, [r3, #12]
 80062c2:	2b01      	cmp	r3, #1
 80062c4:	d001      	beq.n	80062ca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	e18d      	b.n	80065e6 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062ca:	4956      	ldr	r1, [pc, #344]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 80062cc:	4b55      	ldr	r3, [pc, #340]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	691b      	ldr	r3, [r3, #16]
 80062d8:	00db      	lsls	r3, r3, #3
 80062da:	4313      	orrs	r3, r2
 80062dc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80062de:	e03a      	b.n	8006356 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d020      	beq.n	800632a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80062e8:	4b4f      	ldr	r3, [pc, #316]	; (8006428 <HAL_RCC_OscConfig+0x2b0>)
 80062ea:	2201      	movs	r2, #1
 80062ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062ee:	f7fa f81f 	bl	8000330 <HAL_GetTick>
 80062f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062f4:	e008      	b.n	8006308 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80062f6:	f7fa f81b 	bl	8000330 <HAL_GetTick>
 80062fa:	4602      	mov	r2, r0
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	1ad3      	subs	r3, r2, r3
 8006300:	2b02      	cmp	r3, #2
 8006302:	d901      	bls.n	8006308 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006304:	2303      	movs	r3, #3
 8006306:	e16e      	b.n	80065e6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006308:	4b46      	ldr	r3, [pc, #280]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f003 0302 	and.w	r3, r3, #2
 8006310:	2b00      	cmp	r3, #0
 8006312:	d0f0      	beq.n	80062f6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006314:	4943      	ldr	r1, [pc, #268]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 8006316:	4b43      	ldr	r3, [pc, #268]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	691b      	ldr	r3, [r3, #16]
 8006322:	00db      	lsls	r3, r3, #3
 8006324:	4313      	orrs	r3, r2
 8006326:	600b      	str	r3, [r1, #0]
 8006328:	e015      	b.n	8006356 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800632a:	4b3f      	ldr	r3, [pc, #252]	; (8006428 <HAL_RCC_OscConfig+0x2b0>)
 800632c:	2200      	movs	r2, #0
 800632e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006330:	f7f9 fffe 	bl	8000330 <HAL_GetTick>
 8006334:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006336:	e008      	b.n	800634a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006338:	f7f9 fffa 	bl	8000330 <HAL_GetTick>
 800633c:	4602      	mov	r2, r0
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	1ad3      	subs	r3, r2, r3
 8006342:	2b02      	cmp	r3, #2
 8006344:	d901      	bls.n	800634a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006346:	2303      	movs	r3, #3
 8006348:	e14d      	b.n	80065e6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800634a:	4b36      	ldr	r3, [pc, #216]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f003 0302 	and.w	r3, r3, #2
 8006352:	2b00      	cmp	r3, #0
 8006354:	d1f0      	bne.n	8006338 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f003 0308 	and.w	r3, r3, #8
 800635e:	2b00      	cmp	r3, #0
 8006360:	d030      	beq.n	80063c4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	695b      	ldr	r3, [r3, #20]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d016      	beq.n	8006398 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800636a:	4b30      	ldr	r3, [pc, #192]	; (800642c <HAL_RCC_OscConfig+0x2b4>)
 800636c:	2201      	movs	r2, #1
 800636e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006370:	f7f9 ffde 	bl	8000330 <HAL_GetTick>
 8006374:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006376:	e008      	b.n	800638a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006378:	f7f9 ffda 	bl	8000330 <HAL_GetTick>
 800637c:	4602      	mov	r2, r0
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	1ad3      	subs	r3, r2, r3
 8006382:	2b02      	cmp	r3, #2
 8006384:	d901      	bls.n	800638a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006386:	2303      	movs	r3, #3
 8006388:	e12d      	b.n	80065e6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800638a:	4b26      	ldr	r3, [pc, #152]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 800638c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800638e:	f003 0302 	and.w	r3, r3, #2
 8006392:	2b00      	cmp	r3, #0
 8006394:	d0f0      	beq.n	8006378 <HAL_RCC_OscConfig+0x200>
 8006396:	e015      	b.n	80063c4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006398:	4b24      	ldr	r3, [pc, #144]	; (800642c <HAL_RCC_OscConfig+0x2b4>)
 800639a:	2200      	movs	r2, #0
 800639c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800639e:	f7f9 ffc7 	bl	8000330 <HAL_GetTick>
 80063a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80063a4:	e008      	b.n	80063b8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80063a6:	f7f9 ffc3 	bl	8000330 <HAL_GetTick>
 80063aa:	4602      	mov	r2, r0
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	1ad3      	subs	r3, r2, r3
 80063b0:	2b02      	cmp	r3, #2
 80063b2:	d901      	bls.n	80063b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80063b4:	2303      	movs	r3, #3
 80063b6:	e116      	b.n	80065e6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80063b8:	4b1a      	ldr	r3, [pc, #104]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 80063ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063bc:	f003 0302 	and.w	r3, r3, #2
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d1f0      	bne.n	80063a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f003 0304 	and.w	r3, r3, #4
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	f000 80a0 	beq.w	8006512 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80063d2:	2300      	movs	r3, #0
 80063d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80063d6:	4b13      	ldr	r3, [pc, #76]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 80063d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d10f      	bne.n	8006402 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063e2:	2300      	movs	r3, #0
 80063e4:	60fb      	str	r3, [r7, #12]
 80063e6:	4a0f      	ldr	r2, [pc, #60]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 80063e8:	4b0e      	ldr	r3, [pc, #56]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 80063ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063f0:	6413      	str	r3, [r2, #64]	; 0x40
 80063f2:	4b0c      	ldr	r3, [pc, #48]	; (8006424 <HAL_RCC_OscConfig+0x2ac>)
 80063f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063fa:	60fb      	str	r3, [r7, #12]
 80063fc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80063fe:	2301      	movs	r3, #1
 8006400:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006402:	4b0b      	ldr	r3, [pc, #44]	; (8006430 <HAL_RCC_OscConfig+0x2b8>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800640a:	2b00      	cmp	r3, #0
 800640c:	d121      	bne.n	8006452 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800640e:	4a08      	ldr	r2, [pc, #32]	; (8006430 <HAL_RCC_OscConfig+0x2b8>)
 8006410:	4b07      	ldr	r3, [pc, #28]	; (8006430 <HAL_RCC_OscConfig+0x2b8>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006418:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800641a:	f7f9 ff89 	bl	8000330 <HAL_GetTick>
 800641e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006420:	e011      	b.n	8006446 <HAL_RCC_OscConfig+0x2ce>
 8006422:	bf00      	nop
 8006424:	40023800 	.word	0x40023800
 8006428:	42470000 	.word	0x42470000
 800642c:	42470e80 	.word	0x42470e80
 8006430:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006434:	f7f9 ff7c 	bl	8000330 <HAL_GetTick>
 8006438:	4602      	mov	r2, r0
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	1ad3      	subs	r3, r2, r3
 800643e:	2b02      	cmp	r3, #2
 8006440:	d901      	bls.n	8006446 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006442:	2303      	movs	r3, #3
 8006444:	e0cf      	b.n	80065e6 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006446:	4b6a      	ldr	r3, [pc, #424]	; (80065f0 <HAL_RCC_OscConfig+0x478>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800644e:	2b00      	cmp	r3, #0
 8006450:	d0f0      	beq.n	8006434 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	2b01      	cmp	r3, #1
 8006458:	d106      	bne.n	8006468 <HAL_RCC_OscConfig+0x2f0>
 800645a:	4a66      	ldr	r2, [pc, #408]	; (80065f4 <HAL_RCC_OscConfig+0x47c>)
 800645c:	4b65      	ldr	r3, [pc, #404]	; (80065f4 <HAL_RCC_OscConfig+0x47c>)
 800645e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006460:	f043 0301 	orr.w	r3, r3, #1
 8006464:	6713      	str	r3, [r2, #112]	; 0x70
 8006466:	e01c      	b.n	80064a2 <HAL_RCC_OscConfig+0x32a>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	2b05      	cmp	r3, #5
 800646e:	d10c      	bne.n	800648a <HAL_RCC_OscConfig+0x312>
 8006470:	4a60      	ldr	r2, [pc, #384]	; (80065f4 <HAL_RCC_OscConfig+0x47c>)
 8006472:	4b60      	ldr	r3, [pc, #384]	; (80065f4 <HAL_RCC_OscConfig+0x47c>)
 8006474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006476:	f043 0304 	orr.w	r3, r3, #4
 800647a:	6713      	str	r3, [r2, #112]	; 0x70
 800647c:	4a5d      	ldr	r2, [pc, #372]	; (80065f4 <HAL_RCC_OscConfig+0x47c>)
 800647e:	4b5d      	ldr	r3, [pc, #372]	; (80065f4 <HAL_RCC_OscConfig+0x47c>)
 8006480:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006482:	f043 0301 	orr.w	r3, r3, #1
 8006486:	6713      	str	r3, [r2, #112]	; 0x70
 8006488:	e00b      	b.n	80064a2 <HAL_RCC_OscConfig+0x32a>
 800648a:	4a5a      	ldr	r2, [pc, #360]	; (80065f4 <HAL_RCC_OscConfig+0x47c>)
 800648c:	4b59      	ldr	r3, [pc, #356]	; (80065f4 <HAL_RCC_OscConfig+0x47c>)
 800648e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006490:	f023 0301 	bic.w	r3, r3, #1
 8006494:	6713      	str	r3, [r2, #112]	; 0x70
 8006496:	4a57      	ldr	r2, [pc, #348]	; (80065f4 <HAL_RCC_OscConfig+0x47c>)
 8006498:	4b56      	ldr	r3, [pc, #344]	; (80065f4 <HAL_RCC_OscConfig+0x47c>)
 800649a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800649c:	f023 0304 	bic.w	r3, r3, #4
 80064a0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	689b      	ldr	r3, [r3, #8]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d015      	beq.n	80064d6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064aa:	f7f9 ff41 	bl	8000330 <HAL_GetTick>
 80064ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064b0:	e00a      	b.n	80064c8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80064b2:	f7f9 ff3d 	bl	8000330 <HAL_GetTick>
 80064b6:	4602      	mov	r2, r0
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	1ad3      	subs	r3, r2, r3
 80064bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d901      	bls.n	80064c8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80064c4:	2303      	movs	r3, #3
 80064c6:	e08e      	b.n	80065e6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064c8:	4b4a      	ldr	r3, [pc, #296]	; (80065f4 <HAL_RCC_OscConfig+0x47c>)
 80064ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064cc:	f003 0302 	and.w	r3, r3, #2
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d0ee      	beq.n	80064b2 <HAL_RCC_OscConfig+0x33a>
 80064d4:	e014      	b.n	8006500 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064d6:	f7f9 ff2b 	bl	8000330 <HAL_GetTick>
 80064da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064dc:	e00a      	b.n	80064f4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80064de:	f7f9 ff27 	bl	8000330 <HAL_GetTick>
 80064e2:	4602      	mov	r2, r0
 80064e4:	693b      	ldr	r3, [r7, #16]
 80064e6:	1ad3      	subs	r3, r2, r3
 80064e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d901      	bls.n	80064f4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80064f0:	2303      	movs	r3, #3
 80064f2:	e078      	b.n	80065e6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064f4:	4b3f      	ldr	r3, [pc, #252]	; (80065f4 <HAL_RCC_OscConfig+0x47c>)
 80064f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064f8:	f003 0302 	and.w	r3, r3, #2
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d1ee      	bne.n	80064de <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006500:	7dfb      	ldrb	r3, [r7, #23]
 8006502:	2b01      	cmp	r3, #1
 8006504:	d105      	bne.n	8006512 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006506:	4a3b      	ldr	r2, [pc, #236]	; (80065f4 <HAL_RCC_OscConfig+0x47c>)
 8006508:	4b3a      	ldr	r3, [pc, #232]	; (80065f4 <HAL_RCC_OscConfig+0x47c>)
 800650a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800650c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006510:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	699b      	ldr	r3, [r3, #24]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d064      	beq.n	80065e4 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800651a:	4b36      	ldr	r3, [pc, #216]	; (80065f4 <HAL_RCC_OscConfig+0x47c>)
 800651c:	689b      	ldr	r3, [r3, #8]
 800651e:	f003 030c 	and.w	r3, r3, #12
 8006522:	2b08      	cmp	r3, #8
 8006524:	d05c      	beq.n	80065e0 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	699b      	ldr	r3, [r3, #24]
 800652a:	2b02      	cmp	r3, #2
 800652c:	d141      	bne.n	80065b2 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800652e:	4b32      	ldr	r3, [pc, #200]	; (80065f8 <HAL_RCC_OscConfig+0x480>)
 8006530:	2200      	movs	r2, #0
 8006532:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006534:	f7f9 fefc 	bl	8000330 <HAL_GetTick>
 8006538:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800653a:	e008      	b.n	800654e <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800653c:	f7f9 fef8 	bl	8000330 <HAL_GetTick>
 8006540:	4602      	mov	r2, r0
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	1ad3      	subs	r3, r2, r3
 8006546:	2b02      	cmp	r3, #2
 8006548:	d901      	bls.n	800654e <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 800654a:	2303      	movs	r3, #3
 800654c:	e04b      	b.n	80065e6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800654e:	4b29      	ldr	r3, [pc, #164]	; (80065f4 <HAL_RCC_OscConfig+0x47c>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006556:	2b00      	cmp	r3, #0
 8006558:	d1f0      	bne.n	800653c <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800655a:	4926      	ldr	r1, [pc, #152]	; (80065f4 <HAL_RCC_OscConfig+0x47c>)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	69da      	ldr	r2, [r3, #28]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6a1b      	ldr	r3, [r3, #32]
 8006564:	431a      	orrs	r2, r3
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800656a:	019b      	lsls	r3, r3, #6
 800656c:	431a      	orrs	r2, r3
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006572:	085b      	lsrs	r3, r3, #1
 8006574:	3b01      	subs	r3, #1
 8006576:	041b      	lsls	r3, r3, #16
 8006578:	431a      	orrs	r2, r3
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800657e:	061b      	lsls	r3, r3, #24
 8006580:	4313      	orrs	r3, r2
 8006582:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006584:	4b1c      	ldr	r3, [pc, #112]	; (80065f8 <HAL_RCC_OscConfig+0x480>)
 8006586:	2201      	movs	r2, #1
 8006588:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800658a:	f7f9 fed1 	bl	8000330 <HAL_GetTick>
 800658e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006590:	e008      	b.n	80065a4 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006592:	f7f9 fecd 	bl	8000330 <HAL_GetTick>
 8006596:	4602      	mov	r2, r0
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	1ad3      	subs	r3, r2, r3
 800659c:	2b02      	cmp	r3, #2
 800659e:	d901      	bls.n	80065a4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80065a0:	2303      	movs	r3, #3
 80065a2:	e020      	b.n	80065e6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80065a4:	4b13      	ldr	r3, [pc, #76]	; (80065f4 <HAL_RCC_OscConfig+0x47c>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d0f0      	beq.n	8006592 <HAL_RCC_OscConfig+0x41a>
 80065b0:	e018      	b.n	80065e4 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065b2:	4b11      	ldr	r3, [pc, #68]	; (80065f8 <HAL_RCC_OscConfig+0x480>)
 80065b4:	2200      	movs	r2, #0
 80065b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065b8:	f7f9 feba 	bl	8000330 <HAL_GetTick>
 80065bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065be:	e008      	b.n	80065d2 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065c0:	f7f9 feb6 	bl	8000330 <HAL_GetTick>
 80065c4:	4602      	mov	r2, r0
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	1ad3      	subs	r3, r2, r3
 80065ca:	2b02      	cmp	r3, #2
 80065cc:	d901      	bls.n	80065d2 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80065ce:	2303      	movs	r3, #3
 80065d0:	e009      	b.n	80065e6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065d2:	4b08      	ldr	r3, [pc, #32]	; (80065f4 <HAL_RCC_OscConfig+0x47c>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d1f0      	bne.n	80065c0 <HAL_RCC_OscConfig+0x448>
 80065de:	e001      	b.n	80065e4 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80065e0:	2301      	movs	r3, #1
 80065e2:	e000      	b.n	80065e6 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80065e4:	2300      	movs	r3, #0
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	3718      	adds	r7, #24
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	40007000 	.word	0x40007000
 80065f4:	40023800 	.word	0x40023800
 80065f8:	42470060 	.word	0x42470060

080065fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d101      	bne.n	8006610 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800660c:	2301      	movs	r3, #1
 800660e:	e0ca      	b.n	80067a6 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006610:	4b67      	ldr	r3, [pc, #412]	; (80067b0 <HAL_RCC_ClockConfig+0x1b4>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f003 020f 	and.w	r2, r3, #15
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	429a      	cmp	r2, r3
 800661c:	d20c      	bcs.n	8006638 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800661e:	4b64      	ldr	r3, [pc, #400]	; (80067b0 <HAL_RCC_ClockConfig+0x1b4>)
 8006620:	683a      	ldr	r2, [r7, #0]
 8006622:	b2d2      	uxtb	r2, r2
 8006624:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006626:	4b62      	ldr	r3, [pc, #392]	; (80067b0 <HAL_RCC_ClockConfig+0x1b4>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f003 020f 	and.w	r2, r3, #15
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	429a      	cmp	r2, r3
 8006632:	d001      	beq.n	8006638 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	e0b6      	b.n	80067a6 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f003 0302 	and.w	r3, r3, #2
 8006640:	2b00      	cmp	r3, #0
 8006642:	d020      	beq.n	8006686 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f003 0304 	and.w	r3, r3, #4
 800664c:	2b00      	cmp	r3, #0
 800664e:	d005      	beq.n	800665c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006650:	4a58      	ldr	r2, [pc, #352]	; (80067b4 <HAL_RCC_ClockConfig+0x1b8>)
 8006652:	4b58      	ldr	r3, [pc, #352]	; (80067b4 <HAL_RCC_ClockConfig+0x1b8>)
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800665a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f003 0308 	and.w	r3, r3, #8
 8006664:	2b00      	cmp	r3, #0
 8006666:	d005      	beq.n	8006674 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006668:	4a52      	ldr	r2, [pc, #328]	; (80067b4 <HAL_RCC_ClockConfig+0x1b8>)
 800666a:	4b52      	ldr	r3, [pc, #328]	; (80067b4 <HAL_RCC_ClockConfig+0x1b8>)
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006672:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006674:	494f      	ldr	r1, [pc, #316]	; (80067b4 <HAL_RCC_ClockConfig+0x1b8>)
 8006676:	4b4f      	ldr	r3, [pc, #316]	; (80067b4 <HAL_RCC_ClockConfig+0x1b8>)
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	4313      	orrs	r3, r2
 8006684:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f003 0301 	and.w	r3, r3, #1
 800668e:	2b00      	cmp	r3, #0
 8006690:	d044      	beq.n	800671c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	2b01      	cmp	r3, #1
 8006698:	d107      	bne.n	80066aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800669a:	4b46      	ldr	r3, [pc, #280]	; (80067b4 <HAL_RCC_ClockConfig+0x1b8>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d119      	bne.n	80066da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066a6:	2301      	movs	r3, #1
 80066a8:	e07d      	b.n	80067a6 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	2b02      	cmp	r3, #2
 80066b0:	d003      	beq.n	80066ba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80066b6:	2b03      	cmp	r3, #3
 80066b8:	d107      	bne.n	80066ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066ba:	4b3e      	ldr	r3, [pc, #248]	; (80067b4 <HAL_RCC_ClockConfig+0x1b8>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d109      	bne.n	80066da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066c6:	2301      	movs	r3, #1
 80066c8:	e06d      	b.n	80067a6 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066ca:	4b3a      	ldr	r3, [pc, #232]	; (80067b4 <HAL_RCC_ClockConfig+0x1b8>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f003 0302 	and.w	r3, r3, #2
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d101      	bne.n	80066da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066d6:	2301      	movs	r3, #1
 80066d8:	e065      	b.n	80067a6 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80066da:	4936      	ldr	r1, [pc, #216]	; (80067b4 <HAL_RCC_ClockConfig+0x1b8>)
 80066dc:	4b35      	ldr	r3, [pc, #212]	; (80067b4 <HAL_RCC_ClockConfig+0x1b8>)
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	f023 0203 	bic.w	r2, r3, #3
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	685b      	ldr	r3, [r3, #4]
 80066e8:	4313      	orrs	r3, r2
 80066ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80066ec:	f7f9 fe20 	bl	8000330 <HAL_GetTick>
 80066f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066f2:	e00a      	b.n	800670a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80066f4:	f7f9 fe1c 	bl	8000330 <HAL_GetTick>
 80066f8:	4602      	mov	r2, r0
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	1ad3      	subs	r3, r2, r3
 80066fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8006702:	4293      	cmp	r3, r2
 8006704:	d901      	bls.n	800670a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006706:	2303      	movs	r3, #3
 8006708:	e04d      	b.n	80067a6 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800670a:	4b2a      	ldr	r3, [pc, #168]	; (80067b4 <HAL_RCC_ClockConfig+0x1b8>)
 800670c:	689b      	ldr	r3, [r3, #8]
 800670e:	f003 020c 	and.w	r2, r3, #12
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	009b      	lsls	r3, r3, #2
 8006718:	429a      	cmp	r2, r3
 800671a:	d1eb      	bne.n	80066f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800671c:	4b24      	ldr	r3, [pc, #144]	; (80067b0 <HAL_RCC_ClockConfig+0x1b4>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f003 020f 	and.w	r2, r3, #15
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	429a      	cmp	r2, r3
 8006728:	d90c      	bls.n	8006744 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800672a:	4b21      	ldr	r3, [pc, #132]	; (80067b0 <HAL_RCC_ClockConfig+0x1b4>)
 800672c:	683a      	ldr	r2, [r7, #0]
 800672e:	b2d2      	uxtb	r2, r2
 8006730:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006732:	4b1f      	ldr	r3, [pc, #124]	; (80067b0 <HAL_RCC_ClockConfig+0x1b4>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f003 020f 	and.w	r2, r3, #15
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	429a      	cmp	r2, r3
 800673e:	d001      	beq.n	8006744 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006740:	2301      	movs	r3, #1
 8006742:	e030      	b.n	80067a6 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f003 0304 	and.w	r3, r3, #4
 800674c:	2b00      	cmp	r3, #0
 800674e:	d008      	beq.n	8006762 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006750:	4918      	ldr	r1, [pc, #96]	; (80067b4 <HAL_RCC_ClockConfig+0x1b8>)
 8006752:	4b18      	ldr	r3, [pc, #96]	; (80067b4 <HAL_RCC_ClockConfig+0x1b8>)
 8006754:	689b      	ldr	r3, [r3, #8]
 8006756:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	68db      	ldr	r3, [r3, #12]
 800675e:	4313      	orrs	r3, r2
 8006760:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f003 0308 	and.w	r3, r3, #8
 800676a:	2b00      	cmp	r3, #0
 800676c:	d009      	beq.n	8006782 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800676e:	4911      	ldr	r1, [pc, #68]	; (80067b4 <HAL_RCC_ClockConfig+0x1b8>)
 8006770:	4b10      	ldr	r3, [pc, #64]	; (80067b4 <HAL_RCC_ClockConfig+0x1b8>)
 8006772:	689b      	ldr	r3, [r3, #8]
 8006774:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	691b      	ldr	r3, [r3, #16]
 800677c:	00db      	lsls	r3, r3, #3
 800677e:	4313      	orrs	r3, r2
 8006780:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006782:	f000 f89d 	bl	80068c0 <HAL_RCC_GetSysClockFreq>
 8006786:	4601      	mov	r1, r0
 8006788:	4b0a      	ldr	r3, [pc, #40]	; (80067b4 <HAL_RCC_ClockConfig+0x1b8>)
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	091b      	lsrs	r3, r3, #4
 800678e:	f003 030f 	and.w	r3, r3, #15
 8006792:	4a09      	ldr	r2, [pc, #36]	; (80067b8 <HAL_RCC_ClockConfig+0x1bc>)
 8006794:	5cd3      	ldrb	r3, [r2, r3]
 8006796:	fa21 f303 	lsr.w	r3, r1, r3
 800679a:	4a08      	ldr	r2, [pc, #32]	; (80067bc <HAL_RCC_ClockConfig+0x1c0>)
 800679c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800679e:	200f      	movs	r0, #15
 80067a0:	f7f9 fd82 	bl	80002a8 <HAL_InitTick>

  return HAL_OK;
 80067a4:	2300      	movs	r3, #0
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3710      	adds	r7, #16
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	bf00      	nop
 80067b0:	40023c00 	.word	0x40023c00
 80067b4:	40023800 	.word	0x40023800
 80067b8:	08019900 	.word	0x08019900
 80067bc:	20000020 	.word	0x20000020

080067c0 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b08c      	sub	sp, #48	; 0x30
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	60b9      	str	r1, [r7, #8]
 80067ca:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d129      	bne.n	8006826 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 80067d2:	2300      	movs	r3, #0
 80067d4:	61bb      	str	r3, [r7, #24]
 80067d6:	4a2b      	ldr	r2, [pc, #172]	; (8006884 <HAL_RCC_MCOConfig+0xc4>)
 80067d8:	4b2a      	ldr	r3, [pc, #168]	; (8006884 <HAL_RCC_MCOConfig+0xc4>)
 80067da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067dc:	f043 0301 	orr.w	r3, r3, #1
 80067e0:	6313      	str	r3, [r2, #48]	; 0x30
 80067e2:	4b28      	ldr	r3, [pc, #160]	; (8006884 <HAL_RCC_MCOConfig+0xc4>)
 80067e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067e6:	f003 0301 	and.w	r3, r3, #1
 80067ea:	61bb      	str	r3, [r7, #24]
 80067ec:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 80067ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80067f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067f4:	2302      	movs	r3, #2
 80067f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80067f8:	2303      	movs	r3, #3
 80067fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067fc:	2300      	movs	r3, #0
 80067fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8006800:	2300      	movs	r3, #0
 8006802:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8006804:	f107 031c 	add.w	r3, r7, #28
 8006808:	4619      	mov	r1, r3
 800680a:	481f      	ldr	r0, [pc, #124]	; (8006888 <HAL_RCC_MCOConfig+0xc8>)
 800680c:	f7fe fe04 	bl	8005418 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8006810:	481c      	ldr	r0, [pc, #112]	; (8006884 <HAL_RCC_MCOConfig+0xc4>)
 8006812:	4b1c      	ldr	r3, [pc, #112]	; (8006884 <HAL_RCC_MCOConfig+0xc4>)
 8006814:	689b      	ldr	r3, [r3, #8]
 8006816:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 800681a:	68b9      	ldr	r1, [r7, #8]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	430b      	orrs	r3, r1
 8006820:	4313      	orrs	r3, r2
 8006822:	6083      	str	r3, [r0, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8006824:	e029      	b.n	800687a <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8006826:	2300      	movs	r3, #0
 8006828:	617b      	str	r3, [r7, #20]
 800682a:	4a16      	ldr	r2, [pc, #88]	; (8006884 <HAL_RCC_MCOConfig+0xc4>)
 800682c:	4b15      	ldr	r3, [pc, #84]	; (8006884 <HAL_RCC_MCOConfig+0xc4>)
 800682e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006830:	f043 0304 	orr.w	r3, r3, #4
 8006834:	6313      	str	r3, [r2, #48]	; 0x30
 8006836:	4b13      	ldr	r3, [pc, #76]	; (8006884 <HAL_RCC_MCOConfig+0xc4>)
 8006838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800683a:	f003 0304 	and.w	r3, r3, #4
 800683e:	617b      	str	r3, [r7, #20]
 8006840:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8006842:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006846:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006848:	2302      	movs	r3, #2
 800684a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800684c:	2303      	movs	r3, #3
 800684e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006850:	2300      	movs	r3, #0
 8006852:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8006854:	2300      	movs	r3, #0
 8006856:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8006858:	f107 031c 	add.w	r3, r7, #28
 800685c:	4619      	mov	r1, r3
 800685e:	480b      	ldr	r0, [pc, #44]	; (800688c <HAL_RCC_MCOConfig+0xcc>)
 8006860:	f7fe fdda 	bl	8005418 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8006864:	4807      	ldr	r0, [pc, #28]	; (8006884 <HAL_RCC_MCOConfig+0xc4>)
 8006866:	4b07      	ldr	r3, [pc, #28]	; (8006884 <HAL_RCC_MCOConfig+0xc4>)
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	00d9      	lsls	r1, r3, #3
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	430b      	orrs	r3, r1
 8006876:	4313      	orrs	r3, r2
 8006878:	6083      	str	r3, [r0, #8]
}
 800687a:	bf00      	nop
 800687c:	3730      	adds	r7, #48	; 0x30
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}
 8006882:	bf00      	nop
 8006884:	40023800 	.word	0x40023800
 8006888:	40020000 	.word	0x40020000
 800688c:	40020800 	.word	0x40020800

08006890 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8006890:	b480      	push	{r7}
 8006892:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8006894:	4b03      	ldr	r3, [pc, #12]	; (80068a4 <HAL_RCC_EnableCSS+0x14>)
 8006896:	2201      	movs	r2, #1
 8006898:	601a      	str	r2, [r3, #0]
}
 800689a:	bf00      	nop
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr
 80068a4:	4247004c 	.word	0x4247004c

080068a8 <HAL_RCC_DisableCSS>:
/**
  * @brief  Disables the Clock Security System.
  * @retval None
  */
void HAL_RCC_DisableCSS(void)
{
 80068a8:	b480      	push	{r7}
 80068aa:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 80068ac:	4b03      	ldr	r3, [pc, #12]	; (80068bc <HAL_RCC_DisableCSS+0x14>)
 80068ae:	2200      	movs	r2, #0
 80068b0:	601a      	str	r2, [r3, #0]
}
 80068b2:	bf00      	nop
 80068b4:	46bd      	mov	sp, r7
 80068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ba:	4770      	bx	lr
 80068bc:	4247004c 	.word	0x4247004c

080068c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068c4:	b087      	sub	sp, #28
 80068c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80068c8:	2200      	movs	r2, #0
 80068ca:	60fa      	str	r2, [r7, #12]
 80068cc:	2200      	movs	r2, #0
 80068ce:	617a      	str	r2, [r7, #20]
 80068d0:	2200      	movs	r2, #0
 80068d2:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0U;
 80068d4:	2200      	movs	r2, #0
 80068d6:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80068d8:	4a51      	ldr	r2, [pc, #324]	; (8006a20 <HAL_RCC_GetSysClockFreq+0x160>)
 80068da:	6892      	ldr	r2, [r2, #8]
 80068dc:	f002 020c 	and.w	r2, r2, #12
 80068e0:	2a04      	cmp	r2, #4
 80068e2:	d007      	beq.n	80068f4 <HAL_RCC_GetSysClockFreq+0x34>
 80068e4:	2a08      	cmp	r2, #8
 80068e6:	d008      	beq.n	80068fa <HAL_RCC_GetSysClockFreq+0x3a>
 80068e8:	2a00      	cmp	r2, #0
 80068ea:	f040 8090 	bne.w	8006a0e <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80068ee:	4b4d      	ldr	r3, [pc, #308]	; (8006a24 <HAL_RCC_GetSysClockFreq+0x164>)
 80068f0:	613b      	str	r3, [r7, #16]
       break;
 80068f2:	e08f      	b.n	8006a14 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80068f4:	4b4c      	ldr	r3, [pc, #304]	; (8006a28 <HAL_RCC_GetSysClockFreq+0x168>)
 80068f6:	613b      	str	r3, [r7, #16]
      break;
 80068f8:	e08c      	b.n	8006a14 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80068fa:	4a49      	ldr	r2, [pc, #292]	; (8006a20 <HAL_RCC_GetSysClockFreq+0x160>)
 80068fc:	6852      	ldr	r2, [r2, #4]
 80068fe:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8006902:	60fa      	str	r2, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006904:	4a46      	ldr	r2, [pc, #280]	; (8006a20 <HAL_RCC_GetSysClockFreq+0x160>)
 8006906:	6852      	ldr	r2, [r2, #4]
 8006908:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 800690c:	2a00      	cmp	r2, #0
 800690e:	d023      	beq.n	8006958 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006910:	4b43      	ldr	r3, [pc, #268]	; (8006a20 <HAL_RCC_GetSysClockFreq+0x160>)
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	099b      	lsrs	r3, r3, #6
 8006916:	f04f 0400 	mov.w	r4, #0
 800691a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800691e:	f04f 0200 	mov.w	r2, #0
 8006922:	ea03 0301 	and.w	r3, r3, r1
 8006926:	ea04 0402 	and.w	r4, r4, r2
 800692a:	4a3f      	ldr	r2, [pc, #252]	; (8006a28 <HAL_RCC_GetSysClockFreq+0x168>)
 800692c:	fb02 f104 	mul.w	r1, r2, r4
 8006930:	2200      	movs	r2, #0
 8006932:	fb02 f203 	mul.w	r2, r2, r3
 8006936:	440a      	add	r2, r1
 8006938:	493b      	ldr	r1, [pc, #236]	; (8006a28 <HAL_RCC_GetSysClockFreq+0x168>)
 800693a:	fba3 0101 	umull	r0, r1, r3, r1
 800693e:	1853      	adds	r3, r2, r1
 8006940:	4619      	mov	r1, r3
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f04f 0400 	mov.w	r4, #0
 8006948:	461a      	mov	r2, r3
 800694a:	4623      	mov	r3, r4
 800694c:	f011 faa8 	bl	8017ea0 <__aeabi_uldivmod>
 8006950:	4603      	mov	r3, r0
 8006952:	460c      	mov	r4, r1
 8006954:	617b      	str	r3, [r7, #20]
 8006956:	e04c      	b.n	80069f2 <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006958:	4a31      	ldr	r2, [pc, #196]	; (8006a20 <HAL_RCC_GetSysClockFreq+0x160>)
 800695a:	6852      	ldr	r2, [r2, #4]
 800695c:	0992      	lsrs	r2, r2, #6
 800695e:	4611      	mov	r1, r2
 8006960:	f04f 0200 	mov.w	r2, #0
 8006964:	f240 15ff 	movw	r5, #511	; 0x1ff
 8006968:	f04f 0600 	mov.w	r6, #0
 800696c:	ea05 0501 	and.w	r5, r5, r1
 8006970:	ea06 0602 	and.w	r6, r6, r2
 8006974:	4629      	mov	r1, r5
 8006976:	4632      	mov	r2, r6
 8006978:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 800697c:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 8006980:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 8006984:	4651      	mov	r1, sl
 8006986:	465a      	mov	r2, fp
 8006988:	46aa      	mov	sl, r5
 800698a:	46b3      	mov	fp, r6
 800698c:	4655      	mov	r5, sl
 800698e:	465e      	mov	r6, fp
 8006990:	1b4d      	subs	r5, r1, r5
 8006992:	eb62 0606 	sbc.w	r6, r2, r6
 8006996:	4629      	mov	r1, r5
 8006998:	4632      	mov	r2, r6
 800699a:	0194      	lsls	r4, r2, #6
 800699c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80069a0:	018b      	lsls	r3, r1, #6
 80069a2:	1a5b      	subs	r3, r3, r1
 80069a4:	eb64 0402 	sbc.w	r4, r4, r2
 80069a8:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 80069ac:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 80069b0:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 80069b4:	4643      	mov	r3, r8
 80069b6:	464c      	mov	r4, r9
 80069b8:	4655      	mov	r5, sl
 80069ba:	465e      	mov	r6, fp
 80069bc:	18ed      	adds	r5, r5, r3
 80069be:	eb46 0604 	adc.w	r6, r6, r4
 80069c2:	462b      	mov	r3, r5
 80069c4:	4634      	mov	r4, r6
 80069c6:	02a2      	lsls	r2, r4, #10
 80069c8:	607a      	str	r2, [r7, #4]
 80069ca:	687a      	ldr	r2, [r7, #4]
 80069cc:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80069d0:	607a      	str	r2, [r7, #4]
 80069d2:	029b      	lsls	r3, r3, #10
 80069d4:	603b      	str	r3, [r7, #0]
 80069d6:	e897 0018 	ldmia.w	r7, {r3, r4}
 80069da:	4618      	mov	r0, r3
 80069dc:	4621      	mov	r1, r4
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	f04f 0400 	mov.w	r4, #0
 80069e4:	461a      	mov	r2, r3
 80069e6:	4623      	mov	r3, r4
 80069e8:	f011 fa5a 	bl	8017ea0 <__aeabi_uldivmod>
 80069ec:	4603      	mov	r3, r0
 80069ee:	460c      	mov	r4, r1
 80069f0:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80069f2:	4b0b      	ldr	r3, [pc, #44]	; (8006a20 <HAL_RCC_GetSysClockFreq+0x160>)
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	0c1b      	lsrs	r3, r3, #16
 80069f8:	f003 0303 	and.w	r3, r3, #3
 80069fc:	3301      	adds	r3, #1
 80069fe:	005b      	lsls	r3, r3, #1
 8006a00:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8006a02:	697a      	ldr	r2, [r7, #20]
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a0a:	613b      	str	r3, [r7, #16]
      break;
 8006a0c:	e002      	b.n	8006a14 <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006a0e:	4b05      	ldr	r3, [pc, #20]	; (8006a24 <HAL_RCC_GetSysClockFreq+0x164>)
 8006a10:	613b      	str	r3, [r7, #16]
      break;
 8006a12:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006a14:	693b      	ldr	r3, [r7, #16]
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	371c      	adds	r7, #28
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a20:	40023800 	.word	0x40023800
 8006a24:	00f42400 	.word	0x00f42400
 8006a28:	017d7840 	.word	0x017d7840

08006a2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a30:	4b03      	ldr	r3, [pc, #12]	; (8006a40 <HAL_RCC_GetHCLKFreq+0x14>)
 8006a32:	681b      	ldr	r3, [r3, #0]
}
 8006a34:	4618      	mov	r0, r3
 8006a36:	46bd      	mov	sp, r7
 8006a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3c:	4770      	bx	lr
 8006a3e:	bf00      	nop
 8006a40:	20000020 	.word	0x20000020

08006a44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006a48:	f7ff fff0 	bl	8006a2c <HAL_RCC_GetHCLKFreq>
 8006a4c:	4601      	mov	r1, r0
 8006a4e:	4b05      	ldr	r3, [pc, #20]	; (8006a64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	0a9b      	lsrs	r3, r3, #10
 8006a54:	f003 0307 	and.w	r3, r3, #7
 8006a58:	4a03      	ldr	r2, [pc, #12]	; (8006a68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a5a:	5cd3      	ldrb	r3, [r2, r3]
 8006a5c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	bd80      	pop	{r7, pc}
 8006a64:	40023800 	.word	0x40023800
 8006a68:	08019910 	.word	0x08019910

08006a6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006a70:	f7ff ffdc 	bl	8006a2c <HAL_RCC_GetHCLKFreq>
 8006a74:	4601      	mov	r1, r0
 8006a76:	4b05      	ldr	r3, [pc, #20]	; (8006a8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	0b5b      	lsrs	r3, r3, #13
 8006a7c:	f003 0307 	and.w	r3, r3, #7
 8006a80:	4a03      	ldr	r2, [pc, #12]	; (8006a90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a82:	5cd3      	ldrb	r3, [r2, r3]
 8006a84:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	bd80      	pop	{r7, pc}
 8006a8c:	40023800 	.word	0x40023800
 8006a90:	08019910 	.word	0x08019910

08006a94 <HAL_RCC_GetOscConfig>:
  * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
  * will be configured.
  * @retval None
  */
__weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b083      	sub	sp, #12
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	220f      	movs	r2, #15
 8006aa0:	601a      	str	r2, [r3, #0]

  /* Get the HSE configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 8006aa2:	4b45      	ldr	r3, [pc, #276]	; (8006bb8 <HAL_RCC_GetOscConfig+0x124>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006aaa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006aae:	d104      	bne.n	8006aba <HAL_RCC_GetOscConfig+0x26>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8006ab6:	605a      	str	r2, [r3, #4]
 8006ab8:	e00e      	b.n	8006ad8 <HAL_RCC_GetOscConfig+0x44>
  }
  else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 8006aba:	4b3f      	ldr	r3, [pc, #252]	; (8006bb8 <HAL_RCC_GetOscConfig+0x124>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ac2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ac6:	d104      	bne.n	8006ad2 <HAL_RCC_GetOscConfig+0x3e>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006ace:	605a      	str	r2, [r3, #4]
 8006ad0:	e002      	b.n	8006ad8 <HAL_RCC_GetOscConfig+0x44>
  }
  else
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	605a      	str	r2, [r3, #4]
  }

  /* Get the HSI configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 8006ad8:	4b37      	ldr	r3, [pc, #220]	; (8006bb8 <HAL_RCC_GetOscConfig+0x124>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f003 0301 	and.w	r3, r3, #1
 8006ae0:	2b01      	cmp	r3, #1
 8006ae2:	d103      	bne.n	8006aec <HAL_RCC_GetOscConfig+0x58>
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	60da      	str	r2, [r3, #12]
 8006aea:	e002      	b.n	8006af2 <HAL_RCC_GetOscConfig+0x5e>
  }
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	60da      	str	r2, [r3, #12]
  }

  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
 8006af2:	4b31      	ldr	r3, [pc, #196]	; (8006bb8 <HAL_RCC_GetOscConfig+0x124>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	08db      	lsrs	r3, r3, #3
 8006af8:	f003 021f 	and.w	r2, r3, #31
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	611a      	str	r2, [r3, #16]

  /* Get the LSE configuration -----------------------------------------------*/
  if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 8006b00:	4b2d      	ldr	r3, [pc, #180]	; (8006bb8 <HAL_RCC_GetOscConfig+0x124>)
 8006b02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b04:	f003 0304 	and.w	r3, r3, #4
 8006b08:	2b04      	cmp	r3, #4
 8006b0a:	d103      	bne.n	8006b14 <HAL_RCC_GetOscConfig+0x80>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2205      	movs	r2, #5
 8006b10:	609a      	str	r2, [r3, #8]
 8006b12:	e00c      	b.n	8006b2e <HAL_RCC_GetOscConfig+0x9a>
  }
  else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 8006b14:	4b28      	ldr	r3, [pc, #160]	; (8006bb8 <HAL_RCC_GetOscConfig+0x124>)
 8006b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b18:	f003 0301 	and.w	r3, r3, #1
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d103      	bne.n	8006b28 <HAL_RCC_GetOscConfig+0x94>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2201      	movs	r2, #1
 8006b24:	609a      	str	r2, [r3, #8]
 8006b26:	e002      	b.n	8006b2e <HAL_RCC_GetOscConfig+0x9a>
  }
  else
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	609a      	str	r2, [r3, #8]
  }

  /* Get the LSI configuration -----------------------------------------------*/
  if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 8006b2e:	4b22      	ldr	r3, [pc, #136]	; (8006bb8 <HAL_RCC_GetOscConfig+0x124>)
 8006b30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b32:	f003 0301 	and.w	r3, r3, #1
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	d103      	bne.n	8006b42 <HAL_RCC_GetOscConfig+0xae>
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	615a      	str	r2, [r3, #20]
 8006b40:	e002      	b.n	8006b48 <HAL_RCC_GetOscConfig+0xb4>
  }
  else
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2200      	movs	r2, #0
 8006b46:	615a      	str	r2, [r3, #20]
  }

  /* Get the PLL configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 8006b48:	4b1b      	ldr	r3, [pc, #108]	; (8006bb8 <HAL_RCC_GetOscConfig+0x124>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006b54:	d103      	bne.n	8006b5e <HAL_RCC_GetOscConfig+0xca>
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2202      	movs	r2, #2
 8006b5a:	619a      	str	r2, [r3, #24]
 8006b5c:	e002      	b.n	8006b64 <HAL_RCC_GetOscConfig+0xd0>
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2201      	movs	r2, #1
 8006b62:	619a      	str	r2, [r3, #24]
  }
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8006b64:	4b14      	ldr	r3, [pc, #80]	; (8006bb8 <HAL_RCC_GetOscConfig+0x124>)
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 8006b70:	4b11      	ldr	r3, [pc, #68]	; (8006bb8 <HAL_RCC_GetOscConfig+0x124>)
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006b7c:	4b0e      	ldr	r3, [pc, #56]	; (8006bb8 <HAL_RCC_GetOscConfig+0x124>)
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	099b      	lsrs	r3, r3, #6
 8006b82:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0) << 1U) >> RCC_PLLCFGR_PLLP_Pos);
 8006b8a:	4b0b      	ldr	r3, [pc, #44]	; (8006bb8 <HAL_RCC_GetOscConfig+0x124>)
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006b92:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8006b96:	005b      	lsls	r3, r3, #1
 8006b98:	0c1a      	lsrs	r2, r3, #16
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos);
 8006b9e:	4b06      	ldr	r3, [pc, #24]	; (8006bb8 <HAL_RCC_GetOscConfig+0x124>)
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	0e1b      	lsrs	r3, r3, #24
 8006ba4:	f003 020f 	and.w	r2, r3, #15
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006bac:	bf00      	nop
 8006bae:	370c      	adds	r7, #12
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr
 8006bb8:	40023800 	.word	0x40023800

08006bbc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b083      	sub	sp, #12
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
 8006bc4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	220f      	movs	r2, #15
 8006bca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006bcc:	4b12      	ldr	r3, [pc, #72]	; (8006c18 <HAL_RCC_GetClockConfig+0x5c>)
 8006bce:	689b      	ldr	r3, [r3, #8]
 8006bd0:	f003 0203 	and.w	r2, r3, #3
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006bd8:	4b0f      	ldr	r3, [pc, #60]	; (8006c18 <HAL_RCC_GetClockConfig+0x5c>)
 8006bda:	689b      	ldr	r3, [r3, #8]
 8006bdc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006be4:	4b0c      	ldr	r3, [pc, #48]	; (8006c18 <HAL_RCC_GetClockConfig+0x5c>)
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006bf0:	4b09      	ldr	r3, [pc, #36]	; (8006c18 <HAL_RCC_GetClockConfig+0x5c>)
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	08db      	lsrs	r3, r3, #3
 8006bf6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006bfe:	4b07      	ldr	r3, [pc, #28]	; (8006c1c <HAL_RCC_GetClockConfig+0x60>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f003 020f 	and.w	r2, r3, #15
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	601a      	str	r2, [r3, #0]
}
 8006c0a:	bf00      	nop
 8006c0c:	370c      	adds	r7, #12
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c14:	4770      	bx	lr
 8006c16:	bf00      	nop
 8006c18:	40023800 	.word	0x40023800
 8006c1c:	40023c00 	.word	0x40023c00

08006c20 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8006c24:	4b06      	ldr	r3, [pc, #24]	; (8006c40 <HAL_RCC_NMI_IRQHandler+0x20>)
 8006c26:	68db      	ldr	r3, [r3, #12]
 8006c28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c2c:	2b80      	cmp	r3, #128	; 0x80
 8006c2e:	d104      	bne.n	8006c3a <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8006c30:	f000 f80a 	bl	8006c48 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8006c34:	4b03      	ldr	r3, [pc, #12]	; (8006c44 <HAL_RCC_NMI_IRQHandler+0x24>)
 8006c36:	2280      	movs	r2, #128	; 0x80
 8006c38:	701a      	strb	r2, [r3, #0]
  }
}
 8006c3a:	bf00      	nop
 8006c3c:	bd80      	pop	{r7, pc}
 8006c3e:	bf00      	nop
 8006c40:	40023800 	.word	0x40023800
 8006c44:	4002380e 	.word	0x4002380e

08006c48 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8006c4c:	bf00      	nop
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c54:	4770      	bx	lr
 8006c56:	bf00      	nop

08006c58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b086      	sub	sp, #24
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006c60:	2300      	movs	r3, #0
 8006c62:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006c64:	2300      	movs	r3, #0
 8006c66:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0301 	and.w	r3, r3, #1
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d105      	bne.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d061      	beq.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006c80:	4ba3      	ldr	r3, [pc, #652]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8006c82:	2200      	movs	r2, #0
 8006c84:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006c86:	f7f9 fb53 	bl	8000330 <HAL_GetTick>
 8006c8a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006c8c:	e008      	b.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006c8e:	f7f9 fb4f 	bl	8000330 <HAL_GetTick>
 8006c92:	4602      	mov	r2, r0
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	1ad3      	subs	r3, r2, r3
 8006c98:	2b02      	cmp	r3, #2
 8006c9a:	d901      	bls.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c9c:	2303      	movs	r3, #3
 8006c9e:	e177      	b.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006ca0:	4b9c      	ldr	r3, [pc, #624]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d1f0      	bne.n	8006c8e <HAL_RCCEx_PeriphCLKConfig+0x36>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f003 0301 	and.w	r3, r3, #1
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d009      	beq.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x74>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006cb8:	4996      	ldr	r1, [pc, #600]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	019a      	lsls	r2, r3, #6
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	071b      	lsls	r3, r3, #28
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 0302 	and.w	r3, r3, #2
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d01f      	beq.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006cd8:	4b8e      	ldr	r3, [pc, #568]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006cda:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006cde:	0f1b      	lsrs	r3, r3, #28
 8006ce0:	f003 0307 	and.w	r3, r3, #7
 8006ce4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006ce6:	498b      	ldr	r1, [pc, #556]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	019a      	lsls	r2, r3, #6
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	68db      	ldr	r3, [r3, #12]
 8006cf2:	061b      	lsls	r3, r3, #24
 8006cf4:	431a      	orrs	r2, r3
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	071b      	lsls	r3, r3, #28
 8006cfa:	4313      	orrs	r3, r2
 8006cfc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006d00:	4984      	ldr	r1, [pc, #528]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006d02:	4b84      	ldr	r3, [pc, #528]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006d04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d08:	f023 021f 	bic.w	r2, r3, #31
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	69db      	ldr	r3, [r3, #28]
 8006d10:	3b01      	subs	r3, #1
 8006d12:	4313      	orrs	r3, r2
 8006d14:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006d18:	4b7d      	ldr	r3, [pc, #500]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006d1e:	f7f9 fb07 	bl	8000330 <HAL_GetTick>
 8006d22:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006d24:	e008      	b.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006d26:	f7f9 fb03 	bl	8000330 <HAL_GetTick>
 8006d2a:	4602      	mov	r2, r0
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	1ad3      	subs	r3, r2, r3
 8006d30:	2b02      	cmp	r3, #2
 8006d32:	d901      	bls.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d34:	2303      	movs	r3, #3
 8006d36:	e12b      	b.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006d38:	4b76      	ldr	r3, [pc, #472]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d0f0      	beq.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0xce>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f003 0304 	and.w	r3, r3, #4
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d105      	bne.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0x104>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d079      	beq.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006d5c:	4b6e      	ldr	r3, [pc, #440]	; (8006f18 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8006d5e:	2200      	movs	r2, #0
 8006d60:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006d62:	f7f9 fae5 	bl	8000330 <HAL_GetTick>
 8006d66:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006d68:	e008      	b.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006d6a:	f7f9 fae1 	bl	8000330 <HAL_GetTick>
 8006d6e:	4602      	mov	r2, r0
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	1ad3      	subs	r3, r2, r3
 8006d74:	2b02      	cmp	r3, #2
 8006d76:	d901      	bls.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x124>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d78:	2303      	movs	r3, #3
 8006d7a:	e109      	b.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006d7c:	4b65      	ldr	r3, [pc, #404]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006d84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006d88:	d0ef      	beq.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x112>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f003 0304 	and.w	r3, r3, #4
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d020      	beq.n	8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006d96:	4b5f      	ldr	r3, [pc, #380]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006d98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d9c:	0f1b      	lsrs	r3, r3, #28
 8006d9e:	f003 0307 	and.w	r3, r3, #7
 8006da2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006da4:	495b      	ldr	r1, [pc, #364]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	691b      	ldr	r3, [r3, #16]
 8006daa:	019a      	lsls	r2, r3, #6
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	695b      	ldr	r3, [r3, #20]
 8006db0:	061b      	lsls	r3, r3, #24
 8006db2:	431a      	orrs	r2, r3
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	071b      	lsls	r3, r3, #28
 8006db8:	4313      	orrs	r3, r2
 8006dba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006dbe:	4955      	ldr	r1, [pc, #340]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006dc0:	4b54      	ldr	r3, [pc, #336]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006dc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006dc6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6a1b      	ldr	r3, [r3, #32]
 8006dce:	3b01      	subs	r3, #1
 8006dd0:	021b      	lsls	r3, r3, #8
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f003 0308 	and.w	r3, r3, #8
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d01e      	beq.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006de4:	4b4b      	ldr	r3, [pc, #300]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dea:	0e1b      	lsrs	r3, r3, #24
 8006dec:	f003 030f 	and.w	r3, r3, #15
 8006df0:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006df2:	4948      	ldr	r1, [pc, #288]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	691b      	ldr	r3, [r3, #16]
 8006df8:	019a      	lsls	r2, r3, #6
 8006dfa:	693b      	ldr	r3, [r7, #16]
 8006dfc:	061b      	lsls	r3, r3, #24
 8006dfe:	431a      	orrs	r2, r3
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	699b      	ldr	r3, [r3, #24]
 8006e04:	071b      	lsls	r3, r3, #28
 8006e06:	4313      	orrs	r3, r2
 8006e08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006e0c:	4941      	ldr	r1, [pc, #260]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006e0e:	4b41      	ldr	r3, [pc, #260]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006e10:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e14:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006e22:	4b3d      	ldr	r3, [pc, #244]	; (8006f18 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8006e24:	2201      	movs	r2, #1
 8006e26:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e28:	f7f9 fa82 	bl	8000330 <HAL_GetTick>
 8006e2c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006e2e:	e008      	b.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006e30:	f7f9 fa7e 	bl	8000330 <HAL_GetTick>
 8006e34:	4602      	mov	r2, r0
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	1ad3      	subs	r3, r2, r3
 8006e3a:	2b02      	cmp	r3, #2
 8006e3c:	d901      	bls.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e3e:	2303      	movs	r3, #3
 8006e40:	e0a6      	b.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006e42:	4b34      	ldr	r3, [pc, #208]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006e4a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e4e:	d1ef      	bne.n	8006e30 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f003 0320 	and.w	r3, r3, #32
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	f000 808d 	beq.w	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006e5e:	2300      	movs	r3, #0
 8006e60:	60fb      	str	r3, [r7, #12]
 8006e62:	4a2c      	ldr	r2, [pc, #176]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006e64:	4b2b      	ldr	r3, [pc, #172]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e6c:	6413      	str	r3, [r2, #64]	; 0x40
 8006e6e:	4b29      	ldr	r3, [pc, #164]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e76:	60fb      	str	r3, [r7, #12]
 8006e78:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006e7a:	4a28      	ldr	r2, [pc, #160]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006e7c:	4b27      	ldr	r3, [pc, #156]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e84:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006e86:	f7f9 fa53 	bl	8000330 <HAL_GetTick>
 8006e8a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006e8c:	e008      	b.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006e8e:	f7f9 fa4f 	bl	8000330 <HAL_GetTick>
 8006e92:	4602      	mov	r2, r0
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	1ad3      	subs	r3, r2, r3
 8006e98:	2b02      	cmp	r3, #2
 8006e9a:	d901      	bls.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x248>
      {
        return HAL_TIMEOUT;
 8006e9c:	2303      	movs	r3, #3
 8006e9e:	e077      	b.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006ea0:	4b1e      	ldr	r3, [pc, #120]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d0f0      	beq.n	8006e8e <HAL_RCCEx_PeriphCLKConfig+0x236>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006eac:	4b19      	ldr	r3, [pc, #100]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006eae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006eb0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006eb4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006eb6:	693b      	ldr	r3, [r7, #16]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d039      	beq.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ec0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8006ec4:	693b      	ldr	r3, [r7, #16]
 8006ec6:	429a      	cmp	r2, r3
 8006ec8:	d032      	beq.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006eca:	4b12      	ldr	r3, [pc, #72]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006ecc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ece:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ed2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006ed4:	4b12      	ldr	r3, [pc, #72]	; (8006f20 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006eda:	4b11      	ldr	r3, [pc, #68]	; (8006f20 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006edc:	2200      	movs	r2, #0
 8006ede:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006ee0:	4a0c      	ldr	r2, [pc, #48]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006ee6:	4b0b      	ldr	r3, [pc, #44]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006ee8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006eea:	f003 0301 	and.w	r3, r3, #1
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d01e      	beq.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006ef2:	f7f9 fa1d 	bl	8000330 <HAL_GetTick>
 8006ef6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ef8:	e014      	b.n	8006f24 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006efa:	f7f9 fa19 	bl	8000330 <HAL_GetTick>
 8006efe:	4602      	mov	r2, r0
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	1ad3      	subs	r3, r2, r3
 8006f04:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d90b      	bls.n	8006f24 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
          {
            return HAL_TIMEOUT;
 8006f0c:	2303      	movs	r3, #3
 8006f0e:	e03f      	b.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x338>
 8006f10:	42470068 	.word	0x42470068
 8006f14:	40023800 	.word	0x40023800
 8006f18:	42470070 	.word	0x42470070
 8006f1c:	40007000 	.word	0x40007000
 8006f20:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f24:	4b1c      	ldr	r3, [pc, #112]	; (8006f98 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006f26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f28:	f003 0302 	and.w	r3, r3, #2
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d0e4      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x2a2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f38:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006f3c:	d10d      	bne.n	8006f5a <HAL_RCCEx_PeriphCLKConfig+0x302>
 8006f3e:	4916      	ldr	r1, [pc, #88]	; (8006f98 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006f40:	4b15      	ldr	r3, [pc, #84]	; (8006f98 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006f42:	689b      	ldr	r3, [r3, #8]
 8006f44:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f4c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006f50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f54:	4313      	orrs	r3, r2
 8006f56:	608b      	str	r3, [r1, #8]
 8006f58:	e005      	b.n	8006f66 <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8006f5a:	4a0f      	ldr	r2, [pc, #60]	; (8006f98 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006f5c:	4b0e      	ldr	r3, [pc, #56]	; (8006f98 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006f64:	6093      	str	r3, [r2, #8]
 8006f66:	490c      	ldr	r1, [pc, #48]	; (8006f98 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006f68:	4b0b      	ldr	r3, [pc, #44]	; (8006f98 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006f6a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f74:	4313      	orrs	r3, r2
 8006f76:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f003 0310 	and.w	r3, r3, #16
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d004      	beq.n	8006f8e <HAL_RCCEx_PeriphCLKConfig+0x336>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006f84:	4a05      	ldr	r2, [pc, #20]	; (8006f9c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006f8c:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8006f8e:	2300      	movs	r3, #0
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3718      	adds	r7, #24
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}
 8006f98:	40023800 	.word	0x40023800
 8006f9c:	424711e0 	.word	0x424711e0

08006fa0 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  *         will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b085      	sub	sp, #20
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_SAI_PLLSAI | RCC_PERIPHCLK_SAI_PLLI2S | RCC_PERIPHCLK_LTDC | RCC_PERIPHCLK_TIM | RCC_PERIPHCLK_RTC;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	223f      	movs	r2, #63	; 0x3f
 8006fac:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8006fae:	4b34      	ldr	r3, [pc, #208]	; (8007080 <HAL_RCCEx_GetPeriphCLKConfig+0xe0>)
 8006fb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fb4:	099b      	lsrs	r3, r3, #6
 8006fb6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006fbe:	4b30      	ldr	r3, [pc, #192]	; (8007080 <HAL_RCCEx_GetPeriphCLKConfig+0xe0>)
 8006fc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fc4:	0f1b      	lsrs	r3, r3, #28
 8006fc6:	f003 0207 	and.w	r2, r3, #7
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	609a      	str	r2, [r3, #8]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006fce:	4b2c      	ldr	r3, [pc, #176]	; (8007080 <HAL_RCCEx_GetPeriphCLKConfig+0xe0>)
 8006fd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fd4:	0e1b      	lsrs	r3, r3, #24
 8006fd6:	f003 020f 	and.w	r2, r3, #15
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	60da      	str	r2, [r3, #12]
  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 8006fde:	4b28      	ldr	r3, [pc, #160]	; (8007080 <HAL_RCCEx_GetPeriphCLKConfig+0xe0>)
 8006fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fe4:	099b      	lsrs	r3, r3, #6
 8006fe6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006fee:	4b24      	ldr	r3, [pc, #144]	; (8007080 <HAL_RCCEx_GetPeriphCLKConfig+0xe0>)
 8006ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ff4:	0f1b      	lsrs	r3, r3, #28
 8006ff6:	f003 0207 	and.w	r2, r3, #7
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006ffe:	4b20      	ldr	r3, [pc, #128]	; (8007080 <HAL_RCCEx_GetPeriphCLKConfig+0xe0>)
 8007000:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007004:	0e1b      	lsrs	r3, r3, #24
 8007006:	f003 020f 	and.w	r2, r3, #15
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	615a      	str	r2, [r3, #20]
  /* Get the PLLSAI/PLLI2S division factors -----------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) >> RCC_DCKCFGR_PLLI2SDIVQ_Pos);
 800700e:	4b1c      	ldr	r3, [pc, #112]	; (8007080 <HAL_RCCEx_GetPeriphCLKConfig+0xe0>)
 8007010:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007014:	f003 021f 	and.w	r2, r3, #31
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	61da      	str	r2, [r3, #28]
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> RCC_DCKCFGR_PLLSAIDIVQ_Pos);
 800701c:	4b18      	ldr	r3, [pc, #96]	; (8007080 <HAL_RCCEx_GetPeriphCLKConfig+0xe0>)
 800701e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007022:	0a1b      	lsrs	r3, r3, #8
 8007024:	f003 021f 	and.w	r2, r3, #31
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAIDivR = (uint32_t)(RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVR);
 800702c:	4b14      	ldr	r3, [pc, #80]	; (8007080 <HAL_RCCEx_GetPeriphCLKConfig+0xe0>)
 800702e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007032:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	625a      	str	r2, [r3, #36]	; 0x24
  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800703a:	4b11      	ldr	r3, [pc, #68]	; (8007080 <HAL_RCCEx_GetPeriphCLKConfig+0xe0>)
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8007042:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8007044:	4b0e      	ldr	r3, [pc, #56]	; (8007080 <HAL_RCCEx_GetPeriphCLKConfig+0xe0>)
 8007046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007048:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	431a      	orrs	r2, r3
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	629a      	str	r2, [r3, #40]	; 0x28

  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
 8007054:	4b0a      	ldr	r3, [pc, #40]	; (8007080 <HAL_RCCEx_GetPeriphCLKConfig+0xe0>)
 8007056:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800705a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800705e:	2b00      	cmp	r3, #0
 8007060:	d104      	bne.n	800706c <HAL_RCCEx_GetPeriphCLKConfig+0xcc>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2200      	movs	r2, #0
 8007066:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 800706a:	e003      	b.n	8007074 <HAL_RCCEx_GetPeriphCLKConfig+0xd4>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2201      	movs	r2, #1
 8007070:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 8007074:	bf00      	nop
 8007076:	3714      	adds	r7, #20
 8007078:	46bd      	mov	sp, r7
 800707a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707e:	4770      	bx	lr
 8007080:	40023800 	.word	0x40023800

08007084 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007084:	b480      	push	{r7}
 8007086:	b087      	sub	sp, #28
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800708c:	2300      	movs	r3, #0
 800708e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007090:	2300      	movs	r3, #0
 8007092:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007094:	2300      	movs	r3, #0
 8007096:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007098:	2300      	movs	r3, #0
 800709a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2b01      	cmp	r3, #1
 80070a0:	d13d      	bne.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80070a2:	4b22      	ldr	r3, [pc, #136]	; (800712c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80070aa:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d004      	beq.n	80070bc <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	d12f      	bne.n	8007116 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80070b6:	4b1e      	ldr	r3, [pc, #120]	; (8007130 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80070b8:	617b      	str	r3, [r7, #20]
          break;
 80070ba:	e02f      	b.n	800711c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80070bc:	4b1b      	ldr	r3, [pc, #108]	; (800712c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80070c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80070c8:	d108      	bne.n	80070dc <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80070ca:	4b18      	ldr	r3, [pc, #96]	; (800712c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80070d2:	4a18      	ldr	r2, [pc, #96]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80070d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80070d8:	613b      	str	r3, [r7, #16]
 80070da:	e007      	b.n	80070ec <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80070dc:	4b13      	ldr	r3, [pc, #76]	; (800712c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80070de:	685b      	ldr	r3, [r3, #4]
 80070e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80070e4:	4a14      	ldr	r2, [pc, #80]	; (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80070e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80070ea:	613b      	str	r3, [r7, #16]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80070ec:	4b0f      	ldr	r3, [pc, #60]	; (800712c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80070ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80070f2:	099b      	lsrs	r3, r3, #6
 80070f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070f8:	693a      	ldr	r2, [r7, #16]
 80070fa:	fb02 f303 	mul.w	r3, r2, r3
 80070fe:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007100:	4b0a      	ldr	r3, [pc, #40]	; (800712c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8007102:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007106:	0f1b      	lsrs	r3, r3, #28
 8007108:	f003 0307 	and.w	r3, r3, #7
 800710c:	68ba      	ldr	r2, [r7, #8]
 800710e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007112:	617b      	str	r3, [r7, #20]
          break;
 8007114:	e002      	b.n	800711c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S */
      default:
        {
          frequency = 0U;
 8007116:	2300      	movs	r3, #0
 8007118:	617b      	str	r3, [r7, #20]
          break;
 800711a:	bf00      	nop
        }
      }
      break;
 800711c:	bf00      	nop
    }
  }
  return frequency;
 800711e:	697b      	ldr	r3, [r7, #20]
}
 8007120:	4618      	mov	r0, r3
 8007122:	371c      	adds	r7, #28
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr
 800712c:	40023800 	.word	0x40023800
 8007130:	00bb8000 	.word	0x00bb8000
 8007134:	017d7840 	.word	0x017d7840
 8007138:	00f42400 	.word	0x00f42400

0800713c <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b082      	sub	sp, #8
 8007140:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8007142:	f7f9 f8f5 	bl	8000330 <HAL_GetTick>
 8007146:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8007148:	4a58      	ldr	r2, [pc, #352]	; (80072ac <HAL_RCC_DeInit+0x170>)
 800714a:	4b58      	ldr	r3, [pc, #352]	; (80072ac <HAL_RCC_DeInit+0x170>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f043 0301 	orr.w	r3, r3, #1
 8007152:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8007154:	e008      	b.n	8007168 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007156:	f7f9 f8eb 	bl	8000330 <HAL_GetTick>
 800715a:	4602      	mov	r2, r0
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	1ad3      	subs	r3, r2, r3
 8007160:	2b02      	cmp	r3, #2
 8007162:	d901      	bls.n	8007168 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8007164:	2303      	movs	r3, #3
 8007166:	e09c      	b.n	80072a2 <HAL_RCC_DeInit+0x166>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8007168:	4b50      	ldr	r3, [pc, #320]	; (80072ac <HAL_RCC_DeInit+0x170>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f003 0302 	and.w	r3, r3, #2
 8007170:	2b00      	cmp	r3, #0
 8007172:	d0f0      	beq.n	8007156 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8007174:	4a4d      	ldr	r2, [pc, #308]	; (80072ac <HAL_RCC_DeInit+0x170>)
 8007176:	4b4d      	ldr	r3, [pc, #308]	; (80072ac <HAL_RCC_DeInit+0x170>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800717e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8007180:	f7f9 f8d6 	bl	8000330 <HAL_GetTick>
 8007184:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8007186:	4b49      	ldr	r3, [pc, #292]	; (80072ac <HAL_RCC_DeInit+0x170>)
 8007188:	2200      	movs	r2, #0
 800718a:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800718c:	e00a      	b.n	80071a4 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800718e:	f7f9 f8cf 	bl	8000330 <HAL_GetTick>
 8007192:	4602      	mov	r2, r0
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	1ad3      	subs	r3, r2, r3
 8007198:	f241 3288 	movw	r2, #5000	; 0x1388
 800719c:	4293      	cmp	r3, r2
 800719e:	d901      	bls.n	80071a4 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 80071a0:	2303      	movs	r3, #3
 80071a2:	e07e      	b.n	80072a2 <HAL_RCC_DeInit+0x166>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80071a4:	4b41      	ldr	r3, [pc, #260]	; (80072ac <HAL_RCC_DeInit+0x170>)
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	f003 030c 	and.w	r3, r3, #12
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d1ee      	bne.n	800718e <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80071b0:	f7f9 f8be 	bl	8000330 <HAL_GetTick>
 80071b4:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 80071b6:	4a3d      	ldr	r2, [pc, #244]	; (80072ac <HAL_RCC_DeInit+0x170>)
 80071b8:	4b3c      	ldr	r3, [pc, #240]	; (80072ac <HAL_RCC_DeInit+0x170>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 80071c0:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80071c2:	e008      	b.n	80071d6 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80071c4:	f7f9 f8b4 	bl	8000330 <HAL_GetTick>
 80071c8:	4602      	mov	r2, r0
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	1ad3      	subs	r3, r2, r3
 80071ce:	2b64      	cmp	r3, #100	; 0x64
 80071d0:	d901      	bls.n	80071d6 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 80071d2:	2303      	movs	r3, #3
 80071d4:	e065      	b.n	80072a2 <HAL_RCC_DeInit+0x166>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80071d6:	4b35      	ldr	r3, [pc, #212]	; (80072ac <HAL_RCC_DeInit+0x170>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d1f0      	bne.n	80071c4 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80071e2:	f7f9 f8a5 	bl	8000330 <HAL_GetTick>
 80071e6:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80071e8:	4a30      	ldr	r2, [pc, #192]	; (80072ac <HAL_RCC_DeInit+0x170>)
 80071ea:	4b30      	ldr	r3, [pc, #192]	; (80072ac <HAL_RCC_DeInit+0x170>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80071f2:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80071f4:	e008      	b.n	8007208 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071f6:	f7f9 f89b 	bl	8000330 <HAL_GetTick>
 80071fa:	4602      	mov	r2, r0
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	1ad3      	subs	r3, r2, r3
 8007200:	2b02      	cmp	r3, #2
 8007202:	d901      	bls.n	8007208 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8007204:	2303      	movs	r3, #3
 8007206:	e04c      	b.n	80072a2 <HAL_RCC_DeInit+0x166>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8007208:	4b28      	ldr	r3, [pc, #160]	; (80072ac <HAL_RCC_DeInit+0x170>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007210:	2b00      	cmp	r3, #0
 8007212:	d1f0      	bne.n	80071f6 <HAL_RCC_DeInit+0xba>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 8007214:	4b25      	ldr	r3, [pc, #148]	; (80072ac <HAL_RCC_DeInit+0x170>)
 8007216:	4a26      	ldr	r2, [pc, #152]	; (80072b0 <HAL_RCC_DeInit+0x174>)
 8007218:	605a      	str	r2, [r3, #4]
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
 800721a:	4b24      	ldr	r3, [pc, #144]	; (80072ac <HAL_RCC_DeInit+0x170>)
 800721c:	4a25      	ldr	r2, [pc, #148]	; (80072b4 <HAL_RCC_DeInit+0x178>)
 800721e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
#endif /* STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F446xx */

  /* Reset PLLSAICFGR register */
#if defined(STM32F427xx) || defined(STM32F429xx) || defined(STM32F437xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIR_1;
 8007222:	4b22      	ldr	r3, [pc, #136]	; (80072ac <HAL_RCC_DeInit+0x170>)
 8007224:	4a23      	ldr	r2, [pc, #140]	; (80072b4 <HAL_RCC_DeInit+0x178>)
 8007226:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 800722a:	4a20      	ldr	r2, [pc, #128]	; (80072ac <HAL_RCC_DeInit+0x170>)
 800722c:	4b1f      	ldr	r3, [pc, #124]	; (80072ac <HAL_RCC_DeInit+0x170>)
 800722e:	68db      	ldr	r3, [r3, #12]
 8007230:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8007234:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8007236:	4a1d      	ldr	r2, [pc, #116]	; (80072ac <HAL_RCC_DeInit+0x170>)
 8007238:	4b1c      	ldr	r3, [pc, #112]	; (80072ac <HAL_RCC_DeInit+0x170>)
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007240:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLI2SRDYIE */

#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
 8007242:	4a1a      	ldr	r2, [pc, #104]	; (80072ac <HAL_RCC_DeInit+0x170>)
 8007244:	4b19      	ldr	r3, [pc, #100]	; (80072ac <HAL_RCC_DeInit+0x170>)
 8007246:	68db      	ldr	r3, [r3, #12]
 8007248:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800724c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 800724e:	4a17      	ldr	r2, [pc, #92]	; (80072ac <HAL_RCC_DeInit+0x170>)
 8007250:	4b16      	ldr	r3, [pc, #88]	; (80072ac <HAL_RCC_DeInit+0x170>)
 8007252:	68db      	ldr	r3, [r3, #12]
 8007254:	f443 031f 	orr.w	r3, r3, #10420224	; 0x9f0000
 8007258:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 800725a:	4a14      	ldr	r2, [pc, #80]	; (80072ac <HAL_RCC_DeInit+0x170>)
 800725c:	4b13      	ldr	r3, [pc, #76]	; (80072ac <HAL_RCC_DeInit+0x170>)
 800725e:	68db      	ldr	r3, [r3, #12]
 8007260:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007264:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLI2SRDYC */

#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
 8007266:	4a11      	ldr	r2, [pc, #68]	; (80072ac <HAL_RCC_DeInit+0x170>)
 8007268:	4b10      	ldr	r3, [pc, #64]	; (80072ac <HAL_RCC_DeInit+0x170>)
 800726a:	68db      	ldr	r3, [r3, #12]
 800726c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007270:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8007272:	4a0e      	ldr	r2, [pc, #56]	; (80072ac <HAL_RCC_DeInit+0x170>)
 8007274:	4b0d      	ldr	r3, [pc, #52]	; (80072ac <HAL_RCC_DeInit+0x170>)
 8007276:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007278:	f023 0301 	bic.w	r3, r3, #1
 800727c:	6753      	str	r3, [r2, #116]	; 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 800727e:	4a0b      	ldr	r2, [pc, #44]	; (80072ac <HAL_RCC_DeInit+0x170>)
 8007280:	4b0a      	ldr	r3, [pc, #40]	; (80072ac <HAL_RCC_DeInit+0x170>)
 8007282:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007284:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007288:	6753      	str	r3, [r2, #116]	; 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 800728a:	4b0b      	ldr	r3, [pc, #44]	; (80072b8 <HAL_RCC_DeInit+0x17c>)
 800728c:	4a0b      	ldr	r2, [pc, #44]	; (80072bc <HAL_RCC_DeInit+0x180>)
 800728e:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007290:	200f      	movs	r0, #15
 8007292:	f7f9 f809 	bl	80002a8 <HAL_InitTick>
 8007296:	4603      	mov	r3, r0
 8007298:	2b00      	cmp	r3, #0
 800729a:	d001      	beq.n	80072a0 <HAL_RCC_DeInit+0x164>
  {
    return HAL_ERROR;
 800729c:	2301      	movs	r3, #1
 800729e:	e000      	b.n	80072a2 <HAL_RCC_DeInit+0x166>
  }
  else
  {
    return HAL_OK;
 80072a0:	2300      	movs	r3, #0
  }
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3708      	adds	r7, #8
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	bf00      	nop
 80072ac:	40023800 	.word	0x40023800
 80072b0:	04003010 	.word	0x04003010
 80072b4:	24003000 	.word	0x24003000
 80072b8:	20000020 	.word	0x20000020
 80072bc:	00f42400 	.word	0x00f42400

080072c0 <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b082      	sub	sp, #8
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d101      	bne.n	80072d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80072ce:	2301      	movs	r3, #1
 80072d0:	e01d      	b.n	800730e <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80072d8:	b2db      	uxtb	r3, r3
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d106      	bne.n	80072ec <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2200      	movs	r2, #0
 80072e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f000 f845 	bl	8007376 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2202      	movs	r2, #2
 80072f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681a      	ldr	r2, [r3, #0]
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	3304      	adds	r3, #4
 80072fc:	4619      	mov	r1, r3
 80072fe:	4610      	mov	r0, r2
 8007300:	f003 f974 	bl	800a5ec <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2201      	movs	r2, #1
 8007308:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800730c:	2300      	movs	r3, #0
}
 800730e:	4618      	mov	r0, r3
 8007310:	3708      	adds	r7, #8
 8007312:	46bd      	mov	sp, r7
 8007314:	bd80      	pop	{r7, pc}

08007316 <HAL_TIM_Base_DeInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{  
 8007316:	b580      	push	{r7, lr}
 8007318:	b082      	sub	sp, #8
 800731a:	af00      	add	r7, sp, #0
 800731c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2202      	movs	r2, #2
 8007322:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
   
  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	6a1a      	ldr	r2, [r3, #32]
 800732c:	f241 1311 	movw	r3, #4369	; 0x1111
 8007330:	4013      	ands	r3, r2
 8007332:	2b00      	cmp	r3, #0
 8007334:	d10f      	bne.n	8007356 <HAL_TIM_Base_DeInit+0x40>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	6a1a      	ldr	r2, [r3, #32]
 800733c:	f240 4344 	movw	r3, #1092	; 0x444
 8007340:	4013      	ands	r3, r2
 8007342:	2b00      	cmp	r3, #0
 8007344:	d107      	bne.n	8007356 <HAL_TIM_Base_DeInit+0x40>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	687a      	ldr	r2, [r7, #4]
 800734c:	6812      	ldr	r2, [r2, #0]
 800734e:	6812      	ldr	r2, [r2, #0]
 8007350:	f022 0201 	bic.w	r2, r2, #1
 8007354:	601a      	str	r2, [r3, #0]
    
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f000 f817 	bl	800738a <HAL_TIM_Base_MspDeInit>
  
  /* Change TIM state */  
  htim->State = HAL_TIM_STATE_RESET; 
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2200      	movs	r2, #0
 8007360:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Release Lock */
  __HAL_UNLOCK(htim);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800736c:	2300      	movs	r3, #0
}
 800736e:	4618      	mov	r0, r3
 8007370:	3708      	adds	r7, #8
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}

08007376 <HAL_TIM_Base_MspInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007376:	b480      	push	{r7}
 8007378:	b083      	sub	sp, #12
 800737a:	af00      	add	r7, sp, #0
 800737c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800737e:	bf00      	nop
 8007380:	370c      	adds	r7, #12
 8007382:	46bd      	mov	sp, r7
 8007384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007388:	4770      	bx	lr

0800738a <HAL_TIM_Base_MspDeInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim)
{
 800738a:	b480      	push	{r7}
 800738c:	b083      	sub	sp, #12
 800738e:	af00      	add	r7, sp, #0
 8007390:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspDeInit could be implemented in the user file
   */
}
 8007392:	bf00      	nop
 8007394:	370c      	adds	r7, #12
 8007396:	46bd      	mov	sp, r7
 8007398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739c:	4770      	bx	lr

0800739e <HAL_TIM_Base_Start>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800739e:	b480      	push	{r7}
 80073a0:	b083      	sub	sp, #12
 80073a2:	af00      	add	r7, sp, #0
 80073a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2202      	movs	r2, #2
 80073aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	6812      	ldr	r2, [r2, #0]
 80073b6:	6812      	ldr	r2, [r2, #0]
 80073b8:	f042 0201 	orr.w	r2, r2, #1
 80073bc:	601a      	str	r2, [r3, #0]
  
  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2201      	movs	r2, #1
 80073c2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
 80073c6:	2300      	movs	r3, #0
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	370c      	adds	r7, #12
 80073cc:	46bd      	mov	sp, r7
 80073ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d2:	4770      	bx	lr

080073d4 <HAL_TIM_Base_Stop>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80073d4:	b480      	push	{r7}
 80073d6:	b083      	sub	sp, #12
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2202      	movs	r2, #2
 80073e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	6a1a      	ldr	r2, [r3, #32]
 80073ea:	f241 1311 	movw	r3, #4369	; 0x1111
 80073ee:	4013      	ands	r3, r2
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d10f      	bne.n	8007414 <HAL_TIM_Base_Stop+0x40>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	6a1a      	ldr	r2, [r3, #32]
 80073fa:	f240 4344 	movw	r3, #1092	; 0x444
 80073fe:	4013      	ands	r3, r2
 8007400:	2b00      	cmp	r3, #0
 8007402:	d107      	bne.n	8007414 <HAL_TIM_Base_Stop+0x40>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	687a      	ldr	r2, [r7, #4]
 800740a:	6812      	ldr	r2, [r2, #0]
 800740c:	6812      	ldr	r2, [r2, #0]
 800740e:	f022 0201 	bic.w	r2, r2, #1
 8007412:	601a      	str	r2, [r3, #0]
  
  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2201      	movs	r2, #1
 8007418:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
 800741c:	2300      	movs	r3, #0
}
 800741e:	4618      	mov	r0, r3
 8007420:	370c      	adds	r7, #12
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr

0800742a <HAL_TIM_Base_Start_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800742a:	b480      	push	{r7}
 800742c:	b083      	sub	sp, #12
 800742e:	af00      	add	r7, sp, #0
 8007430:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	687a      	ldr	r2, [r7, #4]
 8007438:	6812      	ldr	r2, [r2, #0]
 800743a:	68d2      	ldr	r2, [r2, #12]
 800743c:	f042 0201 	orr.w	r2, r2, #1
 8007440:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	687a      	ldr	r2, [r7, #4]
 8007448:	6812      	ldr	r2, [r2, #0]
 800744a:	6812      	ldr	r2, [r2, #0]
 800744c:	f042 0201 	orr.w	r2, r2, #1
 8007450:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8007452:	2300      	movs	r3, #0
}
 8007454:	4618      	mov	r0, r3
 8007456:	370c      	adds	r7, #12
 8007458:	46bd      	mov	sp, r7
 800745a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745e:	4770      	bx	lr

08007460 <HAL_TIM_Base_Stop_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007460:	b480      	push	{r7}
 8007462:	b083      	sub	sp, #12
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	687a      	ldr	r2, [r7, #4]
 800746e:	6812      	ldr	r2, [r2, #0]
 8007470:	68d2      	ldr	r2, [r2, #12]
 8007472:	f022 0201 	bic.w	r2, r2, #1
 8007476:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	6a1a      	ldr	r2, [r3, #32]
 800747e:	f241 1311 	movw	r3, #4369	; 0x1111
 8007482:	4013      	ands	r3, r2
 8007484:	2b00      	cmp	r3, #0
 8007486:	d10f      	bne.n	80074a8 <HAL_TIM_Base_Stop_IT+0x48>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	6a1a      	ldr	r2, [r3, #32]
 800748e:	f240 4344 	movw	r3, #1092	; 0x444
 8007492:	4013      	ands	r3, r2
 8007494:	2b00      	cmp	r3, #0
 8007496:	d107      	bne.n	80074a8 <HAL_TIM_Base_Stop_IT+0x48>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	6812      	ldr	r2, [r2, #0]
 80074a0:	6812      	ldr	r2, [r2, #0]
 80074a2:	f022 0201 	bic.w	r2, r2, #1
 80074a6:	601a      	str	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
 80074a8:	2300      	movs	r3, #0
}
 80074aa:	4618      	mov	r0, r3
 80074ac:	370c      	adds	r7, #12
 80074ae:	46bd      	mov	sp, r7
 80074b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b4:	4770      	bx	lr

080074b6 <HAL_TIM_Base_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length)
{
 80074b6:	b580      	push	{r7, lr}
 80074b8:	b084      	sub	sp, #16
 80074ba:	af00      	add	r7, sp, #0
 80074bc:	60f8      	str	r0, [r7, #12]
 80074be:	60b9      	str	r1, [r7, #8]
 80074c0:	4613      	mov	r3, r2
 80074c2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_TIM_DMA_INSTANCE(htim->Instance)); 
  
  if((htim->State == HAL_TIM_STATE_BUSY))
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80074ca:	b2db      	uxtb	r3, r3
 80074cc:	2b02      	cmp	r3, #2
 80074ce:	d101      	bne.n	80074d4 <HAL_TIM_Base_Start_DMA+0x1e>
  {
     return HAL_BUSY;
 80074d0:	2302      	movs	r3, #2
 80074d2:	e034      	b.n	800753e <HAL_TIM_Base_Start_DMA+0x88>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80074da:	b2db      	uxtb	r3, r3
 80074dc:	2b01      	cmp	r3, #1
 80074de:	d10b      	bne.n	80074f8 <HAL_TIM_Base_Start_DMA+0x42>
  {
    if((pData == 0U) && (Length > 0)) 
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d104      	bne.n	80074f0 <HAL_TIM_Base_Start_DMA+0x3a>
 80074e6:	88fb      	ldrh	r3, [r7, #6]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d001      	beq.n	80074f0 <HAL_TIM_Base_Start_DMA+0x3a>
    {
      return HAL_ERROR;                                    
 80074ec:	2301      	movs	r3, #1
 80074ee:	e026      	b.n	800753e <HAL_TIM_Base_Start_DMA+0x88>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	2202      	movs	r2, #2
 80074f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }  
  /* Set the DMA Period elapsed callback */
  htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	69db      	ldr	r3, [r3, #28]
 80074fc:	4a12      	ldr	r2, [pc, #72]	; (8007548 <HAL_TIM_Base_Start_DMA+0x92>)
 80074fe:	63da      	str	r2, [r3, #60]	; 0x3c
     
  /* Set the DMA error callback */
  htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	69db      	ldr	r3, [r3, #28]
 8007504:	4a11      	ldr	r2, [pc, #68]	; (800754c <HAL_TIM_Base_Start_DMA+0x96>)
 8007506:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Enable the DMA Stream */
  HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR, Length);
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	69d8      	ldr	r0, [r3, #28]
 800750c:	68b9      	ldr	r1, [r7, #8]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	332c      	adds	r3, #44	; 0x2c
 8007514:	461a      	mov	r2, r3
 8007516:	88fb      	ldrh	r3, [r7, #6]
 8007518:	f7f9 fca7 	bl	8000e6a <HAL_DMA_Start_IT>
  
  /* Enable the TIM Update DMA request */
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	68fa      	ldr	r2, [r7, #12]
 8007522:	6812      	ldr	r2, [r2, #0]
 8007524:	68d2      	ldr	r2, [r2, #12]
 8007526:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800752a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);  
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	68fa      	ldr	r2, [r7, #12]
 8007532:	6812      	ldr	r2, [r2, #0]
 8007534:	6812      	ldr	r2, [r2, #0]
 8007536:	f042 0201 	orr.w	r2, r2, #1
 800753a:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800753c:	2300      	movs	r3, #0
}
 800753e:	4618      	mov	r0, r3
 8007540:	3710      	adds	r7, #16
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}
 8007546:	bf00      	nop
 8007548:	0800aa73 	.word	0x0800aa73
 800754c:	0800a999 	.word	0x0800a999

08007550 <HAL_TIM_Base_Stop_DMA>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim)
{
 8007550:	b480      	push	{r7}
 8007552:	b083      	sub	sp, #12
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	687a      	ldr	r2, [r7, #4]
 800755e:	6812      	ldr	r2, [r2, #0]
 8007560:	68d2      	ldr	r2, [r2, #12]
 8007562:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007566:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	6a1a      	ldr	r2, [r3, #32]
 800756e:	f241 1311 	movw	r3, #4369	; 0x1111
 8007572:	4013      	ands	r3, r2
 8007574:	2b00      	cmp	r3, #0
 8007576:	d10f      	bne.n	8007598 <HAL_TIM_Base_Stop_DMA+0x48>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	6a1a      	ldr	r2, [r3, #32]
 800757e:	f240 4344 	movw	r3, #1092	; 0x444
 8007582:	4013      	ands	r3, r2
 8007584:	2b00      	cmp	r3, #0
 8007586:	d107      	bne.n	8007598 <HAL_TIM_Base_Stop_DMA+0x48>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	687a      	ldr	r2, [r7, #4]
 800758e:	6812      	ldr	r2, [r2, #0]
 8007590:	6812      	ldr	r2, [r2, #0]
 8007592:	f022 0201 	bic.w	r2, r2, #1
 8007596:	601a      	str	r2, [r3, #0]
    
  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2201      	movs	r2, #1
 800759c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
      
  /* Return function status */
  return HAL_OK;
 80075a0:	2300      	movs	r3, #0
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	370c      	adds	r7, #12
 80075a6:	46bd      	mov	sp, r7
 80075a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ac:	4770      	bx	lr

080075ae <HAL_TIM_OC_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef* htim)
{
 80075ae:	b580      	push	{r7, lr}
 80075b0:	b082      	sub	sp, #8
 80075b2:	af00      	add	r7, sp, #0
 80075b4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d101      	bne.n	80075c0 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80075bc:	2301      	movs	r3, #1
 80075be:	e01d      	b.n	80075fc <HAL_TIM_OC_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 
  if(htim->State == HAL_TIM_STATE_RESET)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80075c6:	b2db      	uxtb	r3, r3
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d106      	bne.n	80075da <HAL_TIM_OC_Init+0x2c>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2200      	movs	r2, #0
 80075d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f000 f845 	bl	8007664 <HAL_TIM_OC_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2202      	movs	r2, #2
 80075de:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the Output Compare */  
  TIM_Base_SetConfig(htim->Instance,  &htim->Init); 
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681a      	ldr	r2, [r3, #0]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	3304      	adds	r3, #4
 80075ea:	4619      	mov	r1, r3
 80075ec:	4610      	mov	r0, r2
 80075ee:	f002 fffd 	bl	800a5ec <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2201      	movs	r2, #1
 80075f6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 80075fa:	2300      	movs	r3, #0
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3708      	adds	r7, #8
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}

08007604 <HAL_TIM_OC_DeInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b082      	sub	sp, #8
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   htim->State = HAL_TIM_STATE_BUSY;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2202      	movs	r2, #2
 8007610:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
   
  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	6a1a      	ldr	r2, [r3, #32]
 800761a:	f241 1311 	movw	r3, #4369	; 0x1111
 800761e:	4013      	ands	r3, r2
 8007620:	2b00      	cmp	r3, #0
 8007622:	d10f      	bne.n	8007644 <HAL_TIM_OC_DeInit+0x40>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	6a1a      	ldr	r2, [r3, #32]
 800762a:	f240 4344 	movw	r3, #1092	; 0x444
 800762e:	4013      	ands	r3, r2
 8007630:	2b00      	cmp	r3, #0
 8007632:	d107      	bne.n	8007644 <HAL_TIM_OC_DeInit+0x40>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	687a      	ldr	r2, [r7, #4]
 800763a:	6812      	ldr	r2, [r2, #0]
 800763c:	6812      	ldr	r2, [r2, #0]
 800763e:	f022 0201 	bic.w	r2, r2, #1
 8007642:	601a      	str	r2, [r3, #0]
  
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_OC_MspDeInit(htim);
 8007644:	6878      	ldr	r0, [r7, #4]
 8007646:	f000 f817 	bl	8007678 <HAL_TIM_OC_MspDeInit>
    
  /* Change TIM state */  
  htim->State = HAL_TIM_STATE_RESET; 
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2200      	movs	r2, #0
 800764e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2200      	movs	r2, #0
 8007656:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800765a:	2300      	movs	r3, #0
}
 800765c:	4618      	mov	r0, r3
 800765e:	3708      	adds	r7, #8
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}

08007664 <HAL_TIM_OC_MspInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8007664:	b480      	push	{r7}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800766c:	bf00      	nop
 800766e:	370c      	adds	r7, #12
 8007670:	46bd      	mov	sp, r7
 8007672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007676:	4770      	bx	lr

08007678 <HAL_TIM_OC_MspDeInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim)
{
 8007678:	b480      	push	{r7}
 800767a:	b083      	sub	sp, #12
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspDeInit could be implemented in the user file
   */
}
 8007680:	bf00      	nop
 8007682:	370c      	adds	r7, #12
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr

0800768c <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b082      	sub	sp, #8
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
 8007694:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	2201      	movs	r2, #1
 800769c:	6839      	ldr	r1, [r7, #0]
 800769e:	4618      	mov	r0, r3
 80076a0:	f003 f9c4 	bl	800aa2c <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4a10      	ldr	r2, [pc, #64]	; (80076ec <HAL_TIM_OC_Start+0x60>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d004      	beq.n	80076b8 <HAL_TIM_OC_Start+0x2c>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	4a0f      	ldr	r2, [pc, #60]	; (80076f0 <HAL_TIM_OC_Start+0x64>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d101      	bne.n	80076bc <HAL_TIM_OC_Start+0x30>
 80076b8:	2301      	movs	r3, #1
 80076ba:	e000      	b.n	80076be <HAL_TIM_OC_Start+0x32>
 80076bc:	2300      	movs	r3, #0
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d007      	beq.n	80076d2 <HAL_TIM_OC_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	687a      	ldr	r2, [r7, #4]
 80076c8:	6812      	ldr	r2, [r2, #0]
 80076ca:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80076cc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80076d0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim); 
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	687a      	ldr	r2, [r7, #4]
 80076d8:	6812      	ldr	r2, [r2, #0]
 80076da:	6812      	ldr	r2, [r2, #0]
 80076dc:	f042 0201 	orr.w	r2, r2, #1
 80076e0:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 80076e2:	2300      	movs	r3, #0
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3708      	adds	r7, #8
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}
 80076ec:	40010000 	.word	0x40010000
 80076f0:	40010400 	.word	0x40010400

080076f4 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b082      	sub	sp, #8
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
 80076fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	2200      	movs	r2, #0
 8007704:	6839      	ldr	r1, [r7, #0]
 8007706:	4618      	mov	r0, r3
 8007708:	f003 f990 	bl	800aa2c <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4a20      	ldr	r2, [pc, #128]	; (8007794 <HAL_TIM_OC_Stop+0xa0>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d004      	beq.n	8007720 <HAL_TIM_OC_Stop+0x2c>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4a1f      	ldr	r2, [pc, #124]	; (8007798 <HAL_TIM_OC_Stop+0xa4>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d101      	bne.n	8007724 <HAL_TIM_OC_Stop+0x30>
 8007720:	2301      	movs	r3, #1
 8007722:	e000      	b.n	8007726 <HAL_TIM_OC_Stop+0x32>
 8007724:	2300      	movs	r3, #0
 8007726:	2b00      	cmp	r3, #0
 8007728:	d017      	beq.n	800775a <HAL_TIM_OC_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	6a1a      	ldr	r2, [r3, #32]
 8007730:	f241 1311 	movw	r3, #4369	; 0x1111
 8007734:	4013      	ands	r3, r2
 8007736:	2b00      	cmp	r3, #0
 8007738:	d10f      	bne.n	800775a <HAL_TIM_OC_Stop+0x66>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	6a1a      	ldr	r2, [r3, #32]
 8007740:	f240 4344 	movw	r3, #1092	; 0x444
 8007744:	4013      	ands	r3, r2
 8007746:	2b00      	cmp	r3, #0
 8007748:	d107      	bne.n	800775a <HAL_TIM_OC_Stop+0x66>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	687a      	ldr	r2, [r7, #4]
 8007750:	6812      	ldr	r2, [r2, #0]
 8007752:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007754:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007758:	645a      	str	r2, [r3, #68]	; 0x44
  }  
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);  
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	6a1a      	ldr	r2, [r3, #32]
 8007760:	f241 1311 	movw	r3, #4369	; 0x1111
 8007764:	4013      	ands	r3, r2
 8007766:	2b00      	cmp	r3, #0
 8007768:	d10f      	bne.n	800778a <HAL_TIM_OC_Stop+0x96>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	6a1a      	ldr	r2, [r3, #32]
 8007770:	f240 4344 	movw	r3, #1092	; 0x444
 8007774:	4013      	ands	r3, r2
 8007776:	2b00      	cmp	r3, #0
 8007778:	d107      	bne.n	800778a <HAL_TIM_OC_Stop+0x96>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	687a      	ldr	r2, [r7, #4]
 8007780:	6812      	ldr	r2, [r2, #0]
 8007782:	6812      	ldr	r2, [r2, #0]
 8007784:	f022 0201 	bic.w	r2, r2, #1
 8007788:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800778a:	2300      	movs	r3, #0
}  
 800778c:	4618      	mov	r0, r3
 800778e:	3708      	adds	r7, #8
 8007790:	46bd      	mov	sp, r7
 8007792:	bd80      	pop	{r7, pc}
 8007794:	40010000 	.word	0x40010000
 8007798:	40010400 	.word	0x40010400

0800779c <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b082      	sub	sp, #8
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
 80077a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  switch (Channel)
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	2b0c      	cmp	r3, #12
 80077aa:	d841      	bhi.n	8007830 <HAL_TIM_OC_Start_IT+0x94>
 80077ac:	a201      	add	r2, pc, #4	; (adr r2, 80077b4 <HAL_TIM_OC_Start_IT+0x18>)
 80077ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077b2:	bf00      	nop
 80077b4:	080077e9 	.word	0x080077e9
 80077b8:	08007831 	.word	0x08007831
 80077bc:	08007831 	.word	0x08007831
 80077c0:	08007831 	.word	0x08007831
 80077c4:	080077fb 	.word	0x080077fb
 80077c8:	08007831 	.word	0x08007831
 80077cc:	08007831 	.word	0x08007831
 80077d0:	08007831 	.word	0x08007831
 80077d4:	0800780d 	.word	0x0800780d
 80077d8:	08007831 	.word	0x08007831
 80077dc:	08007831 	.word	0x08007831
 80077e0:	08007831 	.word	0x08007831
 80077e4:	0800781f 	.word	0x0800781f
  {
    case TIM_CHANNEL_1:
    {       
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	687a      	ldr	r2, [r7, #4]
 80077ee:	6812      	ldr	r2, [r2, #0]
 80077f0:	68d2      	ldr	r2, [r2, #12]
 80077f2:	f042 0202 	orr.w	r2, r2, #2
 80077f6:	60da      	str	r2, [r3, #12]
    }
    break;
 80077f8:	e01b      	b.n	8007832 <HAL_TIM_OC_Start_IT+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	6812      	ldr	r2, [r2, #0]
 8007802:	68d2      	ldr	r2, [r2, #12]
 8007804:	f042 0204 	orr.w	r2, r2, #4
 8007808:	60da      	str	r2, [r3, #12]
    }
    break;
 800780a:	e012      	b.n	8007832 <HAL_TIM_OC_Start_IT+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	687a      	ldr	r2, [r7, #4]
 8007812:	6812      	ldr	r2, [r2, #0]
 8007814:	68d2      	ldr	r2, [r2, #12]
 8007816:	f042 0208 	orr.w	r2, r2, #8
 800781a:	60da      	str	r2, [r3, #12]
    }
    break;
 800781c:	e009      	b.n	8007832 <HAL_TIM_OC_Start_IT+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	687a      	ldr	r2, [r7, #4]
 8007824:	6812      	ldr	r2, [r2, #0]
 8007826:	68d2      	ldr	r2, [r2, #12]
 8007828:	f042 0210 	orr.w	r2, r2, #16
 800782c:	60da      	str	r2, [r3, #12]
    }
    break;
 800782e:	e000      	b.n	8007832 <HAL_TIM_OC_Start_IT+0x96>
    
    default:
    break;
 8007830:	bf00      	nop
  } 

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	2201      	movs	r2, #1
 8007838:	6839      	ldr	r1, [r7, #0]
 800783a:	4618      	mov	r0, r3
 800783c:	f003 f8f6 	bl	800aa2c <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a10      	ldr	r2, [pc, #64]	; (8007888 <HAL_TIM_OC_Start_IT+0xec>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d004      	beq.n	8007854 <HAL_TIM_OC_Start_IT+0xb8>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	4a0f      	ldr	r2, [pc, #60]	; (800788c <HAL_TIM_OC_Start_IT+0xf0>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d101      	bne.n	8007858 <HAL_TIM_OC_Start_IT+0xbc>
 8007854:	2301      	movs	r3, #1
 8007856:	e000      	b.n	800785a <HAL_TIM_OC_Start_IT+0xbe>
 8007858:	2300      	movs	r3, #0
 800785a:	2b00      	cmp	r3, #0
 800785c:	d007      	beq.n	800786e <HAL_TIM_OC_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	687a      	ldr	r2, [r7, #4]
 8007864:	6812      	ldr	r2, [r2, #0]
 8007866:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007868:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800786c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	6812      	ldr	r2, [r2, #0]
 8007876:	6812      	ldr	r2, [r2, #0]
 8007878:	f042 0201 	orr.w	r2, r2, #1
 800787c:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800787e:	2300      	movs	r3, #0
}
 8007880:	4618      	mov	r0, r3
 8007882:	3708      	adds	r7, #8
 8007884:	46bd      	mov	sp, r7
 8007886:	bd80      	pop	{r7, pc}
 8007888:	40010000 	.word	0x40010000
 800788c:	40010400 	.word	0x40010400

08007890 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b082      	sub	sp, #8
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
 8007898:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  switch (Channel)
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	2b0c      	cmp	r3, #12
 800789e:	d841      	bhi.n	8007924 <HAL_TIM_OC_Stop_IT+0x94>
 80078a0:	a201      	add	r2, pc, #4	; (adr r2, 80078a8 <HAL_TIM_OC_Stop_IT+0x18>)
 80078a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078a6:	bf00      	nop
 80078a8:	080078dd 	.word	0x080078dd
 80078ac:	08007925 	.word	0x08007925
 80078b0:	08007925 	.word	0x08007925
 80078b4:	08007925 	.word	0x08007925
 80078b8:	080078ef 	.word	0x080078ef
 80078bc:	08007925 	.word	0x08007925
 80078c0:	08007925 	.word	0x08007925
 80078c4:	08007925 	.word	0x08007925
 80078c8:	08007901 	.word	0x08007901
 80078cc:	08007925 	.word	0x08007925
 80078d0:	08007925 	.word	0x08007925
 80078d4:	08007925 	.word	0x08007925
 80078d8:	08007913 	.word	0x08007913
  {
    case TIM_CHANNEL_1:
    {       
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	687a      	ldr	r2, [r7, #4]
 80078e2:	6812      	ldr	r2, [r2, #0]
 80078e4:	68d2      	ldr	r2, [r2, #12]
 80078e6:	f022 0202 	bic.w	r2, r2, #2
 80078ea:	60da      	str	r2, [r3, #12]
    }
    break;
 80078ec:	e01b      	b.n	8007926 <HAL_TIM_OC_Stop_IT+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	6812      	ldr	r2, [r2, #0]
 80078f6:	68d2      	ldr	r2, [r2, #12]
 80078f8:	f022 0204 	bic.w	r2, r2, #4
 80078fc:	60da      	str	r2, [r3, #12]
    }
    break;
 80078fe:	e012      	b.n	8007926 <HAL_TIM_OC_Stop_IT+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	687a      	ldr	r2, [r7, #4]
 8007906:	6812      	ldr	r2, [r2, #0]
 8007908:	68d2      	ldr	r2, [r2, #12]
 800790a:	f022 0208 	bic.w	r2, r2, #8
 800790e:	60da      	str	r2, [r3, #12]
    }
    break;
 8007910:	e009      	b.n	8007926 <HAL_TIM_OC_Stop_IT+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	687a      	ldr	r2, [r7, #4]
 8007918:	6812      	ldr	r2, [r2, #0]
 800791a:	68d2      	ldr	r2, [r2, #12]
 800791c:	f022 0210 	bic.w	r2, r2, #16
 8007920:	60da      	str	r2, [r3, #12]
    }
    break;
 8007922:	e000      	b.n	8007926 <HAL_TIM_OC_Stop_IT+0x96>
    
    default:
    break; 
 8007924:	bf00      	nop
  } 
  
  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); 
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	2200      	movs	r2, #0
 800792c:	6839      	ldr	r1, [r7, #0]
 800792e:	4618      	mov	r0, r3
 8007930:	f003 f87c 	bl	800aa2c <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	4a20      	ldr	r2, [pc, #128]	; (80079bc <HAL_TIM_OC_Stop_IT+0x12c>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d004      	beq.n	8007948 <HAL_TIM_OC_Stop_IT+0xb8>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	4a1f      	ldr	r2, [pc, #124]	; (80079c0 <HAL_TIM_OC_Stop_IT+0x130>)
 8007944:	4293      	cmp	r3, r2
 8007946:	d101      	bne.n	800794c <HAL_TIM_OC_Stop_IT+0xbc>
 8007948:	2301      	movs	r3, #1
 800794a:	e000      	b.n	800794e <HAL_TIM_OC_Stop_IT+0xbe>
 800794c:	2300      	movs	r3, #0
 800794e:	2b00      	cmp	r3, #0
 8007950:	d017      	beq.n	8007982 <HAL_TIM_OC_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	6a1a      	ldr	r2, [r3, #32]
 8007958:	f241 1311 	movw	r3, #4369	; 0x1111
 800795c:	4013      	ands	r3, r2
 800795e:	2b00      	cmp	r3, #0
 8007960:	d10f      	bne.n	8007982 <HAL_TIM_OC_Stop_IT+0xf2>
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	6a1a      	ldr	r2, [r3, #32]
 8007968:	f240 4344 	movw	r3, #1092	; 0x444
 800796c:	4013      	ands	r3, r2
 800796e:	2b00      	cmp	r3, #0
 8007970:	d107      	bne.n	8007982 <HAL_TIM_OC_Stop_IT+0xf2>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	687a      	ldr	r2, [r7, #4]
 8007978:	6812      	ldr	r2, [r2, #0]
 800797a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800797c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007980:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);  
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	6a1a      	ldr	r2, [r3, #32]
 8007988:	f241 1311 	movw	r3, #4369	; 0x1111
 800798c:	4013      	ands	r3, r2
 800798e:	2b00      	cmp	r3, #0
 8007990:	d10f      	bne.n	80079b2 <HAL_TIM_OC_Stop_IT+0x122>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	6a1a      	ldr	r2, [r3, #32]
 8007998:	f240 4344 	movw	r3, #1092	; 0x444
 800799c:	4013      	ands	r3, r2
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d107      	bne.n	80079b2 <HAL_TIM_OC_Stop_IT+0x122>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	687a      	ldr	r2, [r7, #4]
 80079a8:	6812      	ldr	r2, [r2, #0]
 80079aa:	6812      	ldr	r2, [r2, #0]
 80079ac:	f022 0201 	bic.w	r2, r2, #1
 80079b0:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 80079b2:	2300      	movs	r3, #0
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	3708      	adds	r7, #8
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}
 80079bc:	40010000 	.word	0x40010000
 80079c0:	40010400 	.word	0x40010400

080079c4 <HAL_TIM_OC_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b084      	sub	sp, #16
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	60f8      	str	r0, [r7, #12]
 80079cc:	60b9      	str	r1, [r7, #8]
 80079ce:	607a      	str	r2, [r7, #4]
 80079d0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  if((htim->State == HAL_TIM_STATE_BUSY))
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80079d8:	b2db      	uxtb	r3, r3
 80079da:	2b02      	cmp	r3, #2
 80079dc:	d101      	bne.n	80079e2 <HAL_TIM_OC_Start_DMA+0x1e>
  {
     return HAL_BUSY;
 80079de:	2302      	movs	r3, #2
 80079e0:	e0c6      	b.n	8007b70 <HAL_TIM_OC_Start_DMA+0x1ac>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80079e8:	b2db      	uxtb	r3, r3
 80079ea:	2b01      	cmp	r3, #1
 80079ec:	d10b      	bne.n	8007a06 <HAL_TIM_OC_Start_DMA+0x42>
  {
    if(((uint32_t)pData == 0U) && (Length > 0)) 
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d104      	bne.n	80079fe <HAL_TIM_OC_Start_DMA+0x3a>
 80079f4:	887b      	ldrh	r3, [r7, #2]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d001      	beq.n	80079fe <HAL_TIM_OC_Start_DMA+0x3a>
    {
      return HAL_ERROR;                                    
 80079fa:	2301      	movs	r3, #1
 80079fc:	e0b8      	b.n	8007b70 <HAL_TIM_OC_Start_DMA+0x1ac>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	2202      	movs	r2, #2
 8007a02:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }    
  switch (Channel)
 8007a06:	68bb      	ldr	r3, [r7, #8]
 8007a08:	2b0c      	cmp	r3, #12
 8007a0a:	f200 8089 	bhi.w	8007b20 <HAL_TIM_OC_Start_DMA+0x15c>
 8007a0e:	a201      	add	r2, pc, #4	; (adr r2, 8007a14 <HAL_TIM_OC_Start_DMA+0x50>)
 8007a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a14:	08007a49 	.word	0x08007a49
 8007a18:	08007b21 	.word	0x08007b21
 8007a1c:	08007b21 	.word	0x08007b21
 8007a20:	08007b21 	.word	0x08007b21
 8007a24:	08007a7f 	.word	0x08007a7f
 8007a28:	08007b21 	.word	0x08007b21
 8007a2c:	08007b21 	.word	0x08007b21
 8007a30:	08007b21 	.word	0x08007b21
 8007a34:	08007ab5 	.word	0x08007ab5
 8007a38:	08007b21 	.word	0x08007b21
 8007a3c:	08007b21 	.word	0x08007b21
 8007a40:	08007b21 	.word	0x08007b21
 8007a44:	08007aeb 	.word	0x08007aeb
  {
    case TIM_CHANNEL_1:
    {      
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	6a1b      	ldr	r3, [r3, #32]
 8007a4c:	4a4a      	ldr	r2, [pc, #296]	; (8007b78 <HAL_TIM_OC_Start_DMA+0x1b4>)
 8007a4e:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	6a1b      	ldr	r3, [r3, #32]
 8007a54:	4a49      	ldr	r2, [pc, #292]	; (8007b7c <HAL_TIM_OC_Start_DMA+0x1b8>)
 8007a56:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length);
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	6a18      	ldr	r0, [r3, #32]
 8007a5c:	6879      	ldr	r1, [r7, #4]
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	3334      	adds	r3, #52	; 0x34
 8007a64:	461a      	mov	r2, r3
 8007a66:	887b      	ldrh	r3, [r7, #2]
 8007a68:	f7f9 f9ff 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	68fa      	ldr	r2, [r7, #12]
 8007a72:	6812      	ldr	r2, [r2, #0]
 8007a74:	68d2      	ldr	r2, [r2, #12]
 8007a76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a7a:	60da      	str	r2, [r3, #12]
    }
    break;
 8007a7c:	e051      	b.n	8007b22 <HAL_TIM_OC_Start_DMA+0x15e>
    
    case TIM_CHANNEL_2:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a82:	4a3d      	ldr	r2, [pc, #244]	; (8007b78 <HAL_TIM_OC_Start_DMA+0x1b4>)
 8007a84:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a8a:	4a3c      	ldr	r2, [pc, #240]	; (8007b7c <HAL_TIM_OC_Start_DMA+0x1b8>)
 8007a8c:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8007a92:	6879      	ldr	r1, [r7, #4]
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	3338      	adds	r3, #56	; 0x38
 8007a9a:	461a      	mov	r2, r3
 8007a9c:	887b      	ldrh	r3, [r7, #2]
 8007a9e:	f7f9 f9e4 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	68fa      	ldr	r2, [r7, #12]
 8007aa8:	6812      	ldr	r2, [r2, #0]
 8007aaa:	68d2      	ldr	r2, [r2, #12]
 8007aac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007ab0:	60da      	str	r2, [r3, #12]
    }
    break;
 8007ab2:	e036      	b.n	8007b22 <HAL_TIM_OC_Start_DMA+0x15e>
    
    case TIM_CHANNEL_3:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ab8:	4a2f      	ldr	r2, [pc, #188]	; (8007b78 <HAL_TIM_OC_Start_DMA+0x1b4>)
 8007aba:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ac0:	4a2e      	ldr	r2, [pc, #184]	; (8007b7c <HAL_TIM_OC_Start_DMA+0x1b8>)
 8007ac2:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,Length);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8007ac8:	6879      	ldr	r1, [r7, #4]
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	333c      	adds	r3, #60	; 0x3c
 8007ad0:	461a      	mov	r2, r3
 8007ad2:	887b      	ldrh	r3, [r7, #2]
 8007ad4:	f7f9 f9c9 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	68fa      	ldr	r2, [r7, #12]
 8007ade:	6812      	ldr	r2, [r2, #0]
 8007ae0:	68d2      	ldr	r2, [r2, #12]
 8007ae2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ae6:	60da      	str	r2, [r3, #12]
    }
    break;
 8007ae8:	e01b      	b.n	8007b22 <HAL_TIM_OC_Start_DMA+0x15e>
    
    case TIM_CHANNEL_4:
    {
     /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007aee:	4a22      	ldr	r2, [pc, #136]	; (8007b78 <HAL_TIM_OC_Start_DMA+0x1b4>)
 8007af0:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007af6:	4a21      	ldr	r2, [pc, #132]	; (8007b7c <HAL_TIM_OC_Start_DMA+0x1b8>)
 8007af8:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8007afe:	6879      	ldr	r1, [r7, #4]
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	3340      	adds	r3, #64	; 0x40
 8007b06:	461a      	mov	r2, r3
 8007b08:	887b      	ldrh	r3, [r7, #2]
 8007b0a:	f7f9 f9ae 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	68fa      	ldr	r2, [r7, #12]
 8007b14:	6812      	ldr	r2, [r2, #0]
 8007b16:	68d2      	ldr	r2, [r2, #12]
 8007b18:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007b1c:	60da      	str	r2, [r3, #12]
    }
    break;
 8007b1e:	e000      	b.n	8007b22 <HAL_TIM_OC_Start_DMA+0x15e>
    
    default:
    break;
 8007b20:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	2201      	movs	r2, #1
 8007b28:	68b9      	ldr	r1, [r7, #8]
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f002 ff7e 	bl	800aa2c <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	4a12      	ldr	r2, [pc, #72]	; (8007b80 <HAL_TIM_OC_Start_DMA+0x1bc>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d004      	beq.n	8007b44 <HAL_TIM_OC_Start_DMA+0x180>
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	4a11      	ldr	r2, [pc, #68]	; (8007b84 <HAL_TIM_OC_Start_DMA+0x1c0>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d101      	bne.n	8007b48 <HAL_TIM_OC_Start_DMA+0x184>
 8007b44:	2301      	movs	r3, #1
 8007b46:	e000      	b.n	8007b4a <HAL_TIM_OC_Start_DMA+0x186>
 8007b48:	2300      	movs	r3, #0
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d007      	beq.n	8007b5e <HAL_TIM_OC_Start_DMA+0x19a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	68fa      	ldr	r2, [r7, #12]
 8007b54:	6812      	ldr	r2, [r2, #0]
 8007b56:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007b58:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007b5c:	645a      	str	r2, [r3, #68]	; 0x44
  }  
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim); 
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	68fa      	ldr	r2, [r7, #12]
 8007b64:	6812      	ldr	r2, [r2, #0]
 8007b66:	6812      	ldr	r2, [r2, #0]
 8007b68:	f042 0201 	orr.w	r2, r2, #1
 8007b6c:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8007b6e:	2300      	movs	r3, #0
}
 8007b70:	4618      	mov	r0, r3
 8007b72:	3710      	adds	r7, #16
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bd80      	pop	{r7, pc}
 8007b78:	0800a929 	.word	0x0800a929
 8007b7c:	0800a999 	.word	0x0800a999
 8007b80:	40010000 	.word	0x40010000
 8007b84:	40010400 	.word	0x40010400

08007b88 <HAL_TIM_OC_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b082      	sub	sp, #8
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
 8007b90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  switch (Channel)
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	2b0c      	cmp	r3, #12
 8007b96:	d841      	bhi.n	8007c1c <HAL_TIM_OC_Stop_DMA+0x94>
 8007b98:	a201      	add	r2, pc, #4	; (adr r2, 8007ba0 <HAL_TIM_OC_Stop_DMA+0x18>)
 8007b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b9e:	bf00      	nop
 8007ba0:	08007bd5 	.word	0x08007bd5
 8007ba4:	08007c1d 	.word	0x08007c1d
 8007ba8:	08007c1d 	.word	0x08007c1d
 8007bac:	08007c1d 	.word	0x08007c1d
 8007bb0:	08007be7 	.word	0x08007be7
 8007bb4:	08007c1d 	.word	0x08007c1d
 8007bb8:	08007c1d 	.word	0x08007c1d
 8007bbc:	08007c1d 	.word	0x08007c1d
 8007bc0:	08007bf9 	.word	0x08007bf9
 8007bc4:	08007c1d 	.word	0x08007c1d
 8007bc8:	08007c1d 	.word	0x08007c1d
 8007bcc:	08007c1d 	.word	0x08007c1d
 8007bd0:	08007c0b 	.word	0x08007c0b
  {
    case TIM_CHANNEL_1:
    {       
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	6812      	ldr	r2, [r2, #0]
 8007bdc:	68d2      	ldr	r2, [r2, #12]
 8007bde:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007be2:	60da      	str	r2, [r3, #12]
    }
    break;
 8007be4:	e01b      	b.n	8007c1e <HAL_TIM_OC_Stop_DMA+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	6812      	ldr	r2, [r2, #0]
 8007bee:	68d2      	ldr	r2, [r2, #12]
 8007bf0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007bf4:	60da      	str	r2, [r3, #12]
    }
    break;
 8007bf6:	e012      	b.n	8007c1e <HAL_TIM_OC_Stop_DMA+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	687a      	ldr	r2, [r7, #4]
 8007bfe:	6812      	ldr	r2, [r2, #0]
 8007c00:	68d2      	ldr	r2, [r2, #12]
 8007c02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007c06:	60da      	str	r2, [r3, #12]
    }
    break;
 8007c08:	e009      	b.n	8007c1e <HAL_TIM_OC_Stop_DMA+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	687a      	ldr	r2, [r7, #4]
 8007c10:	6812      	ldr	r2, [r2, #0]
 8007c12:	68d2      	ldr	r2, [r2, #12]
 8007c14:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007c18:	60da      	str	r2, [r3, #12]
    }
    break;
 8007c1a:	e000      	b.n	8007c1e <HAL_TIM_OC_Stop_DMA+0x96>
    
    default:
    break;
 8007c1c:	bf00      	nop
  } 
  
  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	2200      	movs	r2, #0
 8007c24:	6839      	ldr	r1, [r7, #0]
 8007c26:	4618      	mov	r0, r3
 8007c28:	f002 ff00 	bl	800aa2c <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	4a22      	ldr	r2, [pc, #136]	; (8007cbc <HAL_TIM_OC_Stop_DMA+0x134>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d004      	beq.n	8007c40 <HAL_TIM_OC_Stop_DMA+0xb8>
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4a21      	ldr	r2, [pc, #132]	; (8007cc0 <HAL_TIM_OC_Stop_DMA+0x138>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d101      	bne.n	8007c44 <HAL_TIM_OC_Stop_DMA+0xbc>
 8007c40:	2301      	movs	r3, #1
 8007c42:	e000      	b.n	8007c46 <HAL_TIM_OC_Stop_DMA+0xbe>
 8007c44:	2300      	movs	r3, #0
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d017      	beq.n	8007c7a <HAL_TIM_OC_Stop_DMA+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	6a1a      	ldr	r2, [r3, #32]
 8007c50:	f241 1311 	movw	r3, #4369	; 0x1111
 8007c54:	4013      	ands	r3, r2
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d10f      	bne.n	8007c7a <HAL_TIM_OC_Stop_DMA+0xf2>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	6a1a      	ldr	r2, [r3, #32]
 8007c60:	f240 4344 	movw	r3, #1092	; 0x444
 8007c64:	4013      	ands	r3, r2
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d107      	bne.n	8007c7a <HAL_TIM_OC_Stop_DMA+0xf2>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	687a      	ldr	r2, [r7, #4]
 8007c70:	6812      	ldr	r2, [r2, #0]
 8007c72:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007c74:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007c78:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	6a1a      	ldr	r2, [r3, #32]
 8007c80:	f241 1311 	movw	r3, #4369	; 0x1111
 8007c84:	4013      	ands	r3, r2
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d10f      	bne.n	8007caa <HAL_TIM_OC_Stop_DMA+0x122>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	6a1a      	ldr	r2, [r3, #32]
 8007c90:	f240 4344 	movw	r3, #1092	; 0x444
 8007c94:	4013      	ands	r3, r2
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d107      	bne.n	8007caa <HAL_TIM_OC_Stop_DMA+0x122>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	687a      	ldr	r2, [r7, #4]
 8007ca0:	6812      	ldr	r2, [r2, #0]
 8007ca2:	6812      	ldr	r2, [r2, #0]
 8007ca4:	f022 0201 	bic.w	r2, r2, #1
 8007ca8:	601a      	str	r2, [r3, #0]
  
  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2201      	movs	r2, #1
 8007cae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
 8007cb2:	2300      	movs	r3, #0
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3708      	adds	r7, #8
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}
 8007cbc:	40010000 	.word	0x40010000
 8007cc0:	40010400 	.word	0x40010400

08007cc4 <HAL_TIM_PWM_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b082      	sub	sp, #8
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d101      	bne.n	8007cd6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	e01d      	b.n	8007d12 <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007cdc:	b2db      	uxtb	r3, r3
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d106      	bne.n	8007cf0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f000 f845 	bl	8007d7a <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2202      	movs	r2, #2
 8007cf4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681a      	ldr	r2, [r3, #0]
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	3304      	adds	r3, #4
 8007d00:	4619      	mov	r1, r3
 8007d02:	4610      	mov	r0, r2
 8007d04:	f002 fc72 	bl	800a5ec <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8007d10:	2300      	movs	r3, #0
}  
 8007d12:	4618      	mov	r0, r3
 8007d14:	3708      	adds	r7, #8
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}

08007d1a <HAL_TIM_PWM_DeInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
{
 8007d1a:	b580      	push	{r7, lr}
 8007d1c:	b082      	sub	sp, #8
 8007d1e:	af00      	add	r7, sp, #0
 8007d20:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  htim->State = HAL_TIM_STATE_BUSY;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2202      	movs	r2, #2
 8007d26:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	6a1a      	ldr	r2, [r3, #32]
 8007d30:	f241 1311 	movw	r3, #4369	; 0x1111
 8007d34:	4013      	ands	r3, r2
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d10f      	bne.n	8007d5a <HAL_TIM_PWM_DeInit+0x40>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	6a1a      	ldr	r2, [r3, #32]
 8007d40:	f240 4344 	movw	r3, #1092	; 0x444
 8007d44:	4013      	ands	r3, r2
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d107      	bne.n	8007d5a <HAL_TIM_PWM_DeInit+0x40>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	687a      	ldr	r2, [r7, #4]
 8007d50:	6812      	ldr	r2, [r2, #0]
 8007d52:	6812      	ldr	r2, [r2, #0]
 8007d54:	f022 0201 	bic.w	r2, r2, #1
 8007d58:	601a      	str	r2, [r3, #0]
    
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_PWM_MspDeInit(htim);
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f000 f817 	bl	8007d8e <HAL_TIM_PWM_MspDeInit>
    
  /* Change TIM state */  
  htim->State = HAL_TIM_STATE_RESET; 
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2200      	movs	r2, #0
 8007d64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8007d70:	2300      	movs	r3, #0
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	3708      	adds	r7, #8
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd80      	pop	{r7, pc}

08007d7a <HAL_TIM_PWM_MspInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007d7a:	b480      	push	{r7}
 8007d7c:	b083      	sub	sp, #12
 8007d7e:	af00      	add	r7, sp, #0
 8007d80:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007d82:	bf00      	nop
 8007d84:	370c      	adds	r7, #12
 8007d86:	46bd      	mov	sp, r7
 8007d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8c:	4770      	bx	lr

08007d8e <HAL_TIM_PWM_MspDeInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
{
 8007d8e:	b480      	push	{r7}
 8007d90:	b083      	sub	sp, #12
 8007d92:	af00      	add	r7, sp, #0
 8007d94:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspDeInit could be implemented in the user file
   */
}
 8007d96:	bf00      	nop
 8007d98:	370c      	adds	r7, #12
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da0:	4770      	bx	lr

08007da2 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007da2:	b580      	push	{r7, lr}
 8007da4:	b082      	sub	sp, #8
 8007da6:	af00      	add	r7, sp, #0
 8007da8:	6078      	str	r0, [r7, #4]
 8007daa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	2201      	movs	r2, #1
 8007db2:	6839      	ldr	r1, [r7, #0]
 8007db4:	4618      	mov	r0, r3
 8007db6:	f002 fe39 	bl	800aa2c <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	4a11      	ldr	r2, [pc, #68]	; (8007e04 <HAL_TIM_PWM_Start+0x62>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d004      	beq.n	8007dce <HAL_TIM_PWM_Start+0x2c>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4a0f      	ldr	r2, [pc, #60]	; (8007e08 <HAL_TIM_PWM_Start+0x66>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d101      	bne.n	8007dd2 <HAL_TIM_PWM_Start+0x30>
 8007dce:	2301      	movs	r3, #1
 8007dd0:	e000      	b.n	8007dd4 <HAL_TIM_PWM_Start+0x32>
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d007      	beq.n	8007de8 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	687a      	ldr	r2, [r7, #4]
 8007dde:	6812      	ldr	r2, [r2, #0]
 8007de0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007de2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007de6:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	687a      	ldr	r2, [r7, #4]
 8007dee:	6812      	ldr	r2, [r2, #0]
 8007df0:	6812      	ldr	r2, [r2, #0]
 8007df2:	f042 0201 	orr.w	r2, r2, #1
 8007df6:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8007df8:	2300      	movs	r3, #0
} 
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3708      	adds	r7, #8
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	40010000 	.word	0x40010000
 8007e08:	40010400 	.word	0x40010400

08007e0c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{ 
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b082      	sub	sp, #8
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
 8007e14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
    
  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	6839      	ldr	r1, [r7, #0]
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f002 fe04 	bl	800aa2c <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	4a22      	ldr	r2, [pc, #136]	; (8007eb4 <HAL_TIM_PWM_Stop+0xa8>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d004      	beq.n	8007e38 <HAL_TIM_PWM_Stop+0x2c>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	4a21      	ldr	r2, [pc, #132]	; (8007eb8 <HAL_TIM_PWM_Stop+0xac>)
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d101      	bne.n	8007e3c <HAL_TIM_PWM_Stop+0x30>
 8007e38:	2301      	movs	r3, #1
 8007e3a:	e000      	b.n	8007e3e <HAL_TIM_PWM_Stop+0x32>
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d017      	beq.n	8007e72 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	6a1a      	ldr	r2, [r3, #32]
 8007e48:	f241 1311 	movw	r3, #4369	; 0x1111
 8007e4c:	4013      	ands	r3, r2
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d10f      	bne.n	8007e72 <HAL_TIM_PWM_Stop+0x66>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	6a1a      	ldr	r2, [r3, #32]
 8007e58:	f240 4344 	movw	r3, #1092	; 0x444
 8007e5c:	4013      	ands	r3, r2
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d107      	bne.n	8007e72 <HAL_TIM_PWM_Stop+0x66>
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	687a      	ldr	r2, [r7, #4]
 8007e68:	6812      	ldr	r2, [r2, #0]
 8007e6a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007e6c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007e70:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	6a1a      	ldr	r2, [r3, #32]
 8007e78:	f241 1311 	movw	r3, #4369	; 0x1111
 8007e7c:	4013      	ands	r3, r2
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d10f      	bne.n	8007ea2 <HAL_TIM_PWM_Stop+0x96>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	6a1a      	ldr	r2, [r3, #32]
 8007e88:	f240 4344 	movw	r3, #1092	; 0x444
 8007e8c:	4013      	ands	r3, r2
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d107      	bne.n	8007ea2 <HAL_TIM_PWM_Stop+0x96>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	687a      	ldr	r2, [r7, #4]
 8007e98:	6812      	ldr	r2, [r2, #0]
 8007e9a:	6812      	ldr	r2, [r2, #0]
 8007e9c:	f022 0201 	bic.w	r2, r2, #1
 8007ea0:	601a      	str	r2, [r3, #0]
  
  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2201      	movs	r2, #1
 8007ea6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
 8007eaa:	2300      	movs	r3, #0
} 
 8007eac:	4618      	mov	r0, r3
 8007eae:	3708      	adds	r7, #8
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}
 8007eb4:	40010000 	.word	0x40010000
 8007eb8:	40010400 	.word	0x40010400

08007ebc <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b082      	sub	sp, #8
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  switch (Channel)
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	2b0c      	cmp	r3, #12
 8007eca:	d841      	bhi.n	8007f50 <HAL_TIM_PWM_Start_IT+0x94>
 8007ecc:	a201      	add	r2, pc, #4	; (adr r2, 8007ed4 <HAL_TIM_PWM_Start_IT+0x18>)
 8007ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ed2:	bf00      	nop
 8007ed4:	08007f09 	.word	0x08007f09
 8007ed8:	08007f51 	.word	0x08007f51
 8007edc:	08007f51 	.word	0x08007f51
 8007ee0:	08007f51 	.word	0x08007f51
 8007ee4:	08007f1b 	.word	0x08007f1b
 8007ee8:	08007f51 	.word	0x08007f51
 8007eec:	08007f51 	.word	0x08007f51
 8007ef0:	08007f51 	.word	0x08007f51
 8007ef4:	08007f2d 	.word	0x08007f2d
 8007ef8:	08007f51 	.word	0x08007f51
 8007efc:	08007f51 	.word	0x08007f51
 8007f00:	08007f51 	.word	0x08007f51
 8007f04:	08007f3f 	.word	0x08007f3f
  {
    case TIM_CHANNEL_1:
    {       
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	687a      	ldr	r2, [r7, #4]
 8007f0e:	6812      	ldr	r2, [r2, #0]
 8007f10:	68d2      	ldr	r2, [r2, #12]
 8007f12:	f042 0202 	orr.w	r2, r2, #2
 8007f16:	60da      	str	r2, [r3, #12]
    }
    break;
 8007f18:	e01b      	b.n	8007f52 <HAL_TIM_PWM_Start_IT+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	687a      	ldr	r2, [r7, #4]
 8007f20:	6812      	ldr	r2, [r2, #0]
 8007f22:	68d2      	ldr	r2, [r2, #12]
 8007f24:	f042 0204 	orr.w	r2, r2, #4
 8007f28:	60da      	str	r2, [r3, #12]
    }
    break;
 8007f2a:	e012      	b.n	8007f52 <HAL_TIM_PWM_Start_IT+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	687a      	ldr	r2, [r7, #4]
 8007f32:	6812      	ldr	r2, [r2, #0]
 8007f34:	68d2      	ldr	r2, [r2, #12]
 8007f36:	f042 0208 	orr.w	r2, r2, #8
 8007f3a:	60da      	str	r2, [r3, #12]
    }
    break;
 8007f3c:	e009      	b.n	8007f52 <HAL_TIM_PWM_Start_IT+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	687a      	ldr	r2, [r7, #4]
 8007f44:	6812      	ldr	r2, [r2, #0]
 8007f46:	68d2      	ldr	r2, [r2, #12]
 8007f48:	f042 0210 	orr.w	r2, r2, #16
 8007f4c:	60da      	str	r2, [r3, #12]
    }
    break;
 8007f4e:	e000      	b.n	8007f52 <HAL_TIM_PWM_Start_IT+0x96>
    
    default:
    break;
 8007f50:	bf00      	nop
  } 
  
  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	2201      	movs	r2, #1
 8007f58:	6839      	ldr	r1, [r7, #0]
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	f002 fd66 	bl	800aa2c <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	4a10      	ldr	r2, [pc, #64]	; (8007fa8 <HAL_TIM_PWM_Start_IT+0xec>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d004      	beq.n	8007f74 <HAL_TIM_PWM_Start_IT+0xb8>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4a0f      	ldr	r2, [pc, #60]	; (8007fac <HAL_TIM_PWM_Start_IT+0xf0>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d101      	bne.n	8007f78 <HAL_TIM_PWM_Start_IT+0xbc>
 8007f74:	2301      	movs	r3, #1
 8007f76:	e000      	b.n	8007f7a <HAL_TIM_PWM_Start_IT+0xbe>
 8007f78:	2300      	movs	r3, #0
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d007      	beq.n	8007f8e <HAL_TIM_PWM_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	687a      	ldr	r2, [r7, #4]
 8007f84:	6812      	ldr	r2, [r2, #0]
 8007f86:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007f88:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007f8c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	687a      	ldr	r2, [r7, #4]
 8007f94:	6812      	ldr	r2, [r2, #0]
 8007f96:	6812      	ldr	r2, [r2, #0]
 8007f98:	f042 0201 	orr.w	r2, r2, #1
 8007f9c:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8007f9e:	2300      	movs	r3, #0
} 
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	3708      	adds	r7, #8
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}
 8007fa8:	40010000 	.word	0x40010000
 8007fac:	40010400 	.word	0x40010400

08007fb0 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b082      	sub	sp, #8
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
 8007fb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  switch (Channel)
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	2b0c      	cmp	r3, #12
 8007fbe:	d841      	bhi.n	8008044 <HAL_TIM_PWM_Stop_IT+0x94>
 8007fc0:	a201      	add	r2, pc, #4	; (adr r2, 8007fc8 <HAL_TIM_PWM_Stop_IT+0x18>)
 8007fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fc6:	bf00      	nop
 8007fc8:	08007ffd 	.word	0x08007ffd
 8007fcc:	08008045 	.word	0x08008045
 8007fd0:	08008045 	.word	0x08008045
 8007fd4:	08008045 	.word	0x08008045
 8007fd8:	0800800f 	.word	0x0800800f
 8007fdc:	08008045 	.word	0x08008045
 8007fe0:	08008045 	.word	0x08008045
 8007fe4:	08008045 	.word	0x08008045
 8007fe8:	08008021 	.word	0x08008021
 8007fec:	08008045 	.word	0x08008045
 8007ff0:	08008045 	.word	0x08008045
 8007ff4:	08008045 	.word	0x08008045
 8007ff8:	08008033 	.word	0x08008033
  {
    case TIM_CHANNEL_1:
    {       
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	687a      	ldr	r2, [r7, #4]
 8008002:	6812      	ldr	r2, [r2, #0]
 8008004:	68d2      	ldr	r2, [r2, #12]
 8008006:	f022 0202 	bic.w	r2, r2, #2
 800800a:	60da      	str	r2, [r3, #12]
    }
    break;
 800800c:	e01b      	b.n	8008046 <HAL_TIM_PWM_Stop_IT+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	687a      	ldr	r2, [r7, #4]
 8008014:	6812      	ldr	r2, [r2, #0]
 8008016:	68d2      	ldr	r2, [r2, #12]
 8008018:	f022 0204 	bic.w	r2, r2, #4
 800801c:	60da      	str	r2, [r3, #12]
    }
    break;
 800801e:	e012      	b.n	8008046 <HAL_TIM_PWM_Stop_IT+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	687a      	ldr	r2, [r7, #4]
 8008026:	6812      	ldr	r2, [r2, #0]
 8008028:	68d2      	ldr	r2, [r2, #12]
 800802a:	f022 0208 	bic.w	r2, r2, #8
 800802e:	60da      	str	r2, [r3, #12]
    }
    break;
 8008030:	e009      	b.n	8008046 <HAL_TIM_PWM_Stop_IT+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	687a      	ldr	r2, [r7, #4]
 8008038:	6812      	ldr	r2, [r2, #0]
 800803a:	68d2      	ldr	r2, [r2, #12]
 800803c:	f022 0210 	bic.w	r2, r2, #16
 8008040:	60da      	str	r2, [r3, #12]
    }
    break;
 8008042:	e000      	b.n	8008046 <HAL_TIM_PWM_Stop_IT+0x96>
    
    default:
    break; 
 8008044:	bf00      	nop
  }
  
  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	2200      	movs	r2, #0
 800804c:	6839      	ldr	r1, [r7, #0]
 800804e:	4618      	mov	r0, r3
 8008050:	f002 fcec 	bl	800aa2c <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a20      	ldr	r2, [pc, #128]	; (80080dc <HAL_TIM_PWM_Stop_IT+0x12c>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d004      	beq.n	8008068 <HAL_TIM_PWM_Stop_IT+0xb8>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a1f      	ldr	r2, [pc, #124]	; (80080e0 <HAL_TIM_PWM_Stop_IT+0x130>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d101      	bne.n	800806c <HAL_TIM_PWM_Stop_IT+0xbc>
 8008068:	2301      	movs	r3, #1
 800806a:	e000      	b.n	800806e <HAL_TIM_PWM_Stop_IT+0xbe>
 800806c:	2300      	movs	r3, #0
 800806e:	2b00      	cmp	r3, #0
 8008070:	d017      	beq.n	80080a2 <HAL_TIM_PWM_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	6a1a      	ldr	r2, [r3, #32]
 8008078:	f241 1311 	movw	r3, #4369	; 0x1111
 800807c:	4013      	ands	r3, r2
 800807e:	2b00      	cmp	r3, #0
 8008080:	d10f      	bne.n	80080a2 <HAL_TIM_PWM_Stop_IT+0xf2>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	6a1a      	ldr	r2, [r3, #32]
 8008088:	f240 4344 	movw	r3, #1092	; 0x444
 800808c:	4013      	ands	r3, r2
 800808e:	2b00      	cmp	r3, #0
 8008090:	d107      	bne.n	80080a2 <HAL_TIM_PWM_Stop_IT+0xf2>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	687a      	ldr	r2, [r7, #4]
 8008098:	6812      	ldr	r2, [r2, #0]
 800809a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800809c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80080a0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	6a1a      	ldr	r2, [r3, #32]
 80080a8:	f241 1311 	movw	r3, #4369	; 0x1111
 80080ac:	4013      	ands	r3, r2
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d10f      	bne.n	80080d2 <HAL_TIM_PWM_Stop_IT+0x122>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	6a1a      	ldr	r2, [r3, #32]
 80080b8:	f240 4344 	movw	r3, #1092	; 0x444
 80080bc:	4013      	ands	r3, r2
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d107      	bne.n	80080d2 <HAL_TIM_PWM_Stop_IT+0x122>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	687a      	ldr	r2, [r7, #4]
 80080c8:	6812      	ldr	r2, [r2, #0]
 80080ca:	6812      	ldr	r2, [r2, #0]
 80080cc:	f022 0201 	bic.w	r2, r2, #1
 80080d0:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 80080d2:	2300      	movs	r3, #0
} 
 80080d4:	4618      	mov	r0, r3
 80080d6:	3708      	adds	r7, #8
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}
 80080dc:	40010000 	.word	0x40010000
 80080e0:	40010400 	.word	0x40010400

080080e4 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b084      	sub	sp, #16
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	60f8      	str	r0, [r7, #12]
 80080ec:	60b9      	str	r1, [r7, #8]
 80080ee:	607a      	str	r2, [r7, #4]
 80080f0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  if((htim->State == HAL_TIM_STATE_BUSY))
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80080f8:	b2db      	uxtb	r3, r3
 80080fa:	2b02      	cmp	r3, #2
 80080fc:	d101      	bne.n	8008102 <HAL_TIM_PWM_Start_DMA+0x1e>
  {
     return HAL_BUSY;
 80080fe:	2302      	movs	r3, #2
 8008100:	e0c6      	b.n	8008290 <HAL_TIM_PWM_Start_DMA+0x1ac>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008108:	b2db      	uxtb	r3, r3
 800810a:	2b01      	cmp	r3, #1
 800810c:	d10b      	bne.n	8008126 <HAL_TIM_PWM_Start_DMA+0x42>
  {
    if(((uint32_t)pData == 0U) && (Length > 0)) 
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d104      	bne.n	800811e <HAL_TIM_PWM_Start_DMA+0x3a>
 8008114:	887b      	ldrh	r3, [r7, #2]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d001      	beq.n	800811e <HAL_TIM_PWM_Start_DMA+0x3a>
    {
      return HAL_ERROR;                                    
 800811a:	2301      	movs	r3, #1
 800811c:	e0b8      	b.n	8008290 <HAL_TIM_PWM_Start_DMA+0x1ac>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	2202      	movs	r2, #2
 8008122:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }    
  switch (Channel)
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	2b0c      	cmp	r3, #12
 800812a:	f200 8089 	bhi.w	8008240 <HAL_TIM_PWM_Start_DMA+0x15c>
 800812e:	a201      	add	r2, pc, #4	; (adr r2, 8008134 <HAL_TIM_PWM_Start_DMA+0x50>)
 8008130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008134:	08008169 	.word	0x08008169
 8008138:	08008241 	.word	0x08008241
 800813c:	08008241 	.word	0x08008241
 8008140:	08008241 	.word	0x08008241
 8008144:	0800819f 	.word	0x0800819f
 8008148:	08008241 	.word	0x08008241
 800814c:	08008241 	.word	0x08008241
 8008150:	08008241 	.word	0x08008241
 8008154:	080081d5 	.word	0x080081d5
 8008158:	08008241 	.word	0x08008241
 800815c:	08008241 	.word	0x08008241
 8008160:	08008241 	.word	0x08008241
 8008164:	0800820b 	.word	0x0800820b
  {
    case TIM_CHANNEL_1:
    {      
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	6a1b      	ldr	r3, [r3, #32]
 800816c:	4a4a      	ldr	r2, [pc, #296]	; (8008298 <HAL_TIM_PWM_Start_DMA+0x1b4>)
 800816e:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	6a1b      	ldr	r3, [r3, #32]
 8008174:	4a49      	ldr	r2, [pc, #292]	; (800829c <HAL_TIM_PWM_Start_DMA+0x1b8>)
 8008176:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length);
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	6a18      	ldr	r0, [r3, #32]
 800817c:	6879      	ldr	r1, [r7, #4]
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	3334      	adds	r3, #52	; 0x34
 8008184:	461a      	mov	r2, r3
 8008186:	887b      	ldrh	r3, [r7, #2]
 8008188:	f7f8 fe6f 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	68fa      	ldr	r2, [r7, #12]
 8008192:	6812      	ldr	r2, [r2, #0]
 8008194:	68d2      	ldr	r2, [r2, #12]
 8008196:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800819a:	60da      	str	r2, [r3, #12]
    }
    break;
 800819c:	e051      	b.n	8008242 <HAL_TIM_PWM_Start_DMA+0x15e>
    
    case TIM_CHANNEL_2:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081a2:	4a3d      	ldr	r2, [pc, #244]	; (8008298 <HAL_TIM_PWM_Start_DMA+0x1b4>)
 80081a4:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081aa:	4a3c      	ldr	r2, [pc, #240]	; (800829c <HAL_TIM_PWM_Start_DMA+0x1b8>)
 80081ac:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length);
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80081b2:	6879      	ldr	r1, [r7, #4]
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	3338      	adds	r3, #56	; 0x38
 80081ba:	461a      	mov	r2, r3
 80081bc:	887b      	ldrh	r3, [r7, #2]
 80081be:	f7f8 fe54 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	68fa      	ldr	r2, [r7, #12]
 80081c8:	6812      	ldr	r2, [r2, #0]
 80081ca:	68d2      	ldr	r2, [r2, #12]
 80081cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80081d0:	60da      	str	r2, [r3, #12]
    }
    break;
 80081d2:	e036      	b.n	8008242 <HAL_TIM_PWM_Start_DMA+0x15e>
    
    case TIM_CHANNEL_3:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081d8:	4a2f      	ldr	r2, [pc, #188]	; (8008298 <HAL_TIM_PWM_Start_DMA+0x1b4>)
 80081da:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081e0:	4a2e      	ldr	r2, [pc, #184]	; (800829c <HAL_TIM_PWM_Start_DMA+0x1b8>)
 80081e2:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,Length);
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80081e8:	6879      	ldr	r1, [r7, #4]
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	333c      	adds	r3, #60	; 0x3c
 80081f0:	461a      	mov	r2, r3
 80081f2:	887b      	ldrh	r3, [r7, #2]
 80081f4:	f7f8 fe39 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	68fa      	ldr	r2, [r7, #12]
 80081fe:	6812      	ldr	r2, [r2, #0]
 8008200:	68d2      	ldr	r2, [r2, #12]
 8008202:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008206:	60da      	str	r2, [r3, #12]
    }
    break;
 8008208:	e01b      	b.n	8008242 <HAL_TIM_PWM_Start_DMA+0x15e>
    
    case TIM_CHANNEL_4:
    {
     /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800820e:	4a22      	ldr	r2, [pc, #136]	; (8008298 <HAL_TIM_PWM_Start_DMA+0x1b4>)
 8008210:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008216:	4a21      	ldr	r2, [pc, #132]	; (800829c <HAL_TIM_PWM_Start_DMA+0x1b8>)
 8008218:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length);
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800821e:	6879      	ldr	r1, [r7, #4]
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	3340      	adds	r3, #64	; 0x40
 8008226:	461a      	mov	r2, r3
 8008228:	887b      	ldrh	r3, [r7, #2]
 800822a:	f7f8 fe1e 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	68fa      	ldr	r2, [r7, #12]
 8008234:	6812      	ldr	r2, [r2, #0]
 8008236:	68d2      	ldr	r2, [r2, #12]
 8008238:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800823c:	60da      	str	r2, [r3, #12]
    }
    break;
 800823e:	e000      	b.n	8008242 <HAL_TIM_PWM_Start_DMA+0x15e>
    
    default:
    break;
 8008240:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	2201      	movs	r2, #1
 8008248:	68b9      	ldr	r1, [r7, #8]
 800824a:	4618      	mov	r0, r3
 800824c:	f002 fbee 	bl	800aa2c <TIM_CCxChannelCmd>
    
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	4a12      	ldr	r2, [pc, #72]	; (80082a0 <HAL_TIM_PWM_Start_DMA+0x1bc>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d004      	beq.n	8008264 <HAL_TIM_PWM_Start_DMA+0x180>
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4a11      	ldr	r2, [pc, #68]	; (80082a4 <HAL_TIM_PWM_Start_DMA+0x1c0>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d101      	bne.n	8008268 <HAL_TIM_PWM_Start_DMA+0x184>
 8008264:	2301      	movs	r3, #1
 8008266:	e000      	b.n	800826a <HAL_TIM_PWM_Start_DMA+0x186>
 8008268:	2300      	movs	r3, #0
 800826a:	2b00      	cmp	r3, #0
 800826c:	d007      	beq.n	800827e <HAL_TIM_PWM_Start_DMA+0x19a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	68fa      	ldr	r2, [r7, #12]
 8008274:	6812      	ldr	r2, [r2, #0]
 8008276:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008278:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800827c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim); 
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	68fa      	ldr	r2, [r7, #12]
 8008284:	6812      	ldr	r2, [r2, #0]
 8008286:	6812      	ldr	r2, [r2, #0]
 8008288:	f042 0201 	orr.w	r2, r2, #1
 800828c:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800828e:	2300      	movs	r3, #0
}
 8008290:	4618      	mov	r0, r3
 8008292:	3710      	adds	r7, #16
 8008294:	46bd      	mov	sp, r7
 8008296:	bd80      	pop	{r7, pc}
 8008298:	0800a929 	.word	0x0800a929
 800829c:	0800a999 	.word	0x0800a999
 80082a0:	40010000 	.word	0x40010000
 80082a4:	40010400 	.word	0x40010400

080082a8 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b082      	sub	sp, #8
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  switch (Channel)
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	2b0c      	cmp	r3, #12
 80082b6:	d841      	bhi.n	800833c <HAL_TIM_PWM_Stop_DMA+0x94>
 80082b8:	a201      	add	r2, pc, #4	; (adr r2, 80082c0 <HAL_TIM_PWM_Stop_DMA+0x18>)
 80082ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082be:	bf00      	nop
 80082c0:	080082f5 	.word	0x080082f5
 80082c4:	0800833d 	.word	0x0800833d
 80082c8:	0800833d 	.word	0x0800833d
 80082cc:	0800833d 	.word	0x0800833d
 80082d0:	08008307 	.word	0x08008307
 80082d4:	0800833d 	.word	0x0800833d
 80082d8:	0800833d 	.word	0x0800833d
 80082dc:	0800833d 	.word	0x0800833d
 80082e0:	08008319 	.word	0x08008319
 80082e4:	0800833d 	.word	0x0800833d
 80082e8:	0800833d 	.word	0x0800833d
 80082ec:	0800833d 	.word	0x0800833d
 80082f0:	0800832b 	.word	0x0800832b
  {
    case TIM_CHANNEL_1:
    {       
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	687a      	ldr	r2, [r7, #4]
 80082fa:	6812      	ldr	r2, [r2, #0]
 80082fc:	68d2      	ldr	r2, [r2, #12]
 80082fe:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008302:	60da      	str	r2, [r3, #12]
    }
    break;
 8008304:	e01b      	b.n	800833e <HAL_TIM_PWM_Stop_DMA+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	687a      	ldr	r2, [r7, #4]
 800830c:	6812      	ldr	r2, [r2, #0]
 800830e:	68d2      	ldr	r2, [r2, #12]
 8008310:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008314:	60da      	str	r2, [r3, #12]
    }
    break;
 8008316:	e012      	b.n	800833e <HAL_TIM_PWM_Stop_DMA+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	687a      	ldr	r2, [r7, #4]
 800831e:	6812      	ldr	r2, [r2, #0]
 8008320:	68d2      	ldr	r2, [r2, #12]
 8008322:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008326:	60da      	str	r2, [r3, #12]
    }
    break;
 8008328:	e009      	b.n	800833e <HAL_TIM_PWM_Stop_DMA+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	687a      	ldr	r2, [r7, #4]
 8008330:	6812      	ldr	r2, [r2, #0]
 8008332:	68d2      	ldr	r2, [r2, #12]
 8008334:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008338:	60da      	str	r2, [r3, #12]
    }
    break;
 800833a:	e000      	b.n	800833e <HAL_TIM_PWM_Stop_DMA+0x96>
    
    default:
    break;
 800833c:	bf00      	nop
  } 
  
  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	2200      	movs	r2, #0
 8008344:	6839      	ldr	r1, [r7, #0]
 8008346:	4618      	mov	r0, r3
 8008348:	f002 fb70 	bl	800aa2c <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4a22      	ldr	r2, [pc, #136]	; (80083dc <HAL_TIM_PWM_Stop_DMA+0x134>)
 8008352:	4293      	cmp	r3, r2
 8008354:	d004      	beq.n	8008360 <HAL_TIM_PWM_Stop_DMA+0xb8>
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4a21      	ldr	r2, [pc, #132]	; (80083e0 <HAL_TIM_PWM_Stop_DMA+0x138>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d101      	bne.n	8008364 <HAL_TIM_PWM_Stop_DMA+0xbc>
 8008360:	2301      	movs	r3, #1
 8008362:	e000      	b.n	8008366 <HAL_TIM_PWM_Stop_DMA+0xbe>
 8008364:	2300      	movs	r3, #0
 8008366:	2b00      	cmp	r3, #0
 8008368:	d017      	beq.n	800839a <HAL_TIM_PWM_Stop_DMA+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	6a1a      	ldr	r2, [r3, #32]
 8008370:	f241 1311 	movw	r3, #4369	; 0x1111
 8008374:	4013      	ands	r3, r2
 8008376:	2b00      	cmp	r3, #0
 8008378:	d10f      	bne.n	800839a <HAL_TIM_PWM_Stop_DMA+0xf2>
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	6a1a      	ldr	r2, [r3, #32]
 8008380:	f240 4344 	movw	r3, #1092	; 0x444
 8008384:	4013      	ands	r3, r2
 8008386:	2b00      	cmp	r3, #0
 8008388:	d107      	bne.n	800839a <HAL_TIM_PWM_Stop_DMA+0xf2>
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	687a      	ldr	r2, [r7, #4]
 8008390:	6812      	ldr	r2, [r2, #0]
 8008392:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008394:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008398:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	6a1a      	ldr	r2, [r3, #32]
 80083a0:	f241 1311 	movw	r3, #4369	; 0x1111
 80083a4:	4013      	ands	r3, r2
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d10f      	bne.n	80083ca <HAL_TIM_PWM_Stop_DMA+0x122>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	6a1a      	ldr	r2, [r3, #32]
 80083b0:	f240 4344 	movw	r3, #1092	; 0x444
 80083b4:	4013      	ands	r3, r2
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d107      	bne.n	80083ca <HAL_TIM_PWM_Stop_DMA+0x122>
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	687a      	ldr	r2, [r7, #4]
 80083c0:	6812      	ldr	r2, [r2, #0]
 80083c2:	6812      	ldr	r2, [r2, #0]
 80083c4:	f022 0201 	bic.w	r2, r2, #1
 80083c8:	601a      	str	r2, [r3, #0]
  
  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2201      	movs	r2, #1
 80083ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
 80083d2:	2300      	movs	r3, #0
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	3708      	adds	r7, #8
 80083d8:	46bd      	mov	sp, r7
 80083da:	bd80      	pop	{r7, pc}
 80083dc:	40010000 	.word	0x40010000
 80083e0:	40010400 	.word	0x40010400

080083e4 <HAL_TIM_IC_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b082      	sub	sp, #8
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d101      	bne.n	80083f6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80083f2:	2301      	movs	r3, #1
 80083f4:	e01d      	b.n	8008432 <HAL_TIM_IC_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); 

  if(htim->State == HAL_TIM_STATE_RESET)
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80083fc:	b2db      	uxtb	r3, r3
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d106      	bne.n	8008410 <HAL_TIM_IC_Init+0x2c>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2200      	movs	r2, #0
 8008406:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f000 f845 	bl	800849a <HAL_TIM_IC_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2202      	movs	r2, #2
 8008414:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the input capture */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681a      	ldr	r2, [r3, #0]
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	3304      	adds	r3, #4
 8008420:	4619      	mov	r1, r3
 8008422:	4610      	mov	r0, r2
 8008424:	f002 f8e2 	bl	800a5ec <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2201      	movs	r2, #1
 800842c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8008430:	2300      	movs	r3, #0
}
 8008432:	4618      	mov	r0, r3
 8008434:	3708      	adds	r7, #8
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}

0800843a <HAL_TIM_IC_DeInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim)
{
 800843a:	b580      	push	{r7, lr}
 800843c:	b082      	sub	sp, #8
 800843e:	af00      	add	r7, sp, #0
 8008440:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	2202      	movs	r2, #2
 8008446:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	6a1a      	ldr	r2, [r3, #32]
 8008450:	f241 1311 	movw	r3, #4369	; 0x1111
 8008454:	4013      	ands	r3, r2
 8008456:	2b00      	cmp	r3, #0
 8008458:	d10f      	bne.n	800847a <HAL_TIM_IC_DeInit+0x40>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	6a1a      	ldr	r2, [r3, #32]
 8008460:	f240 4344 	movw	r3, #1092	; 0x444
 8008464:	4013      	ands	r3, r2
 8008466:	2b00      	cmp	r3, #0
 8008468:	d107      	bne.n	800847a <HAL_TIM_IC_DeInit+0x40>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	687a      	ldr	r2, [r7, #4]
 8008470:	6812      	ldr	r2, [r2, #0]
 8008472:	6812      	ldr	r2, [r2, #0]
 8008474:	f022 0201 	bic.w	r2, r2, #1
 8008478:	601a      	str	r2, [r3, #0]
    
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_IC_MspDeInit(htim);
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f000 f817 	bl	80084ae <HAL_TIM_IC_MspDeInit>
    
  /* Change TIM state */  
  htim->State = HAL_TIM_STATE_RESET;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2200      	movs	r2, #0
 8008484:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2200      	movs	r2, #0
 800848c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8008490:	2300      	movs	r3, #0
}
 8008492:	4618      	mov	r0, r3
 8008494:	3708      	adds	r7, #8
 8008496:	46bd      	mov	sp, r7
 8008498:	bd80      	pop	{r7, pc}

0800849a <HAL_TIM_IC_MspInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800849a:	b480      	push	{r7}
 800849c:	b083      	sub	sp, #12
 800849e:	af00      	add	r7, sp, #0
 80084a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80084a2:	bf00      	nop
 80084a4:	370c      	adds	r7, #12
 80084a6:	46bd      	mov	sp, r7
 80084a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ac:	4770      	bx	lr

080084ae <HAL_TIM_IC_MspDeInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim)
{
 80084ae:	b480      	push	{r7}
 80084b0:	b083      	sub	sp, #12
 80084b2:	af00      	add	r7, sp, #0
 80084b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspDeInit could be implemented in the user file
   */
}
 80084b6:	bf00      	nop
 80084b8:	370c      	adds	r7, #12
 80084ba:	46bd      	mov	sp, r7
 80084bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c0:	4770      	bx	lr

080084c2 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80084c2:	b580      	push	{r7, lr}
 80084c4:	b082      	sub	sp, #8
 80084c6:	af00      	add	r7, sp, #0
 80084c8:	6078      	str	r0, [r7, #4]
 80084ca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	2201      	movs	r2, #1
 80084d2:	6839      	ldr	r1, [r7, #0]
 80084d4:	4618      	mov	r0, r3
 80084d6:	f002 faa9 	bl	800aa2c <TIM_CCxChannelCmd>
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);  
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	687a      	ldr	r2, [r7, #4]
 80084e0:	6812      	ldr	r2, [r2, #0]
 80084e2:	6812      	ldr	r2, [r2, #0]
 80084e4:	f042 0201 	orr.w	r2, r2, #1
 80084e8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;  
 80084ea:	2300      	movs	r3, #0
} 
 80084ec:	4618      	mov	r0, r3
 80084ee:	3708      	adds	r7, #8
 80084f0:	46bd      	mov	sp, r7
 80084f2:	bd80      	pop	{r7, pc}

080084f4 <HAL_TIM_IC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{ 
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b082      	sub	sp, #8
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
 80084fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	2200      	movs	r2, #0
 8008504:	6839      	ldr	r1, [r7, #0]
 8008506:	4618      	mov	r0, r3
 8008508:	f002 fa90 	bl	800aa2c <TIM_CCxChannelCmd>
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim); 
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	6a1a      	ldr	r2, [r3, #32]
 8008512:	f241 1311 	movw	r3, #4369	; 0x1111
 8008516:	4013      	ands	r3, r2
 8008518:	2b00      	cmp	r3, #0
 800851a:	d10f      	bne.n	800853c <HAL_TIM_IC_Stop+0x48>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	6a1a      	ldr	r2, [r3, #32]
 8008522:	f240 4344 	movw	r3, #1092	; 0x444
 8008526:	4013      	ands	r3, r2
 8008528:	2b00      	cmp	r3, #0
 800852a:	d107      	bne.n	800853c <HAL_TIM_IC_Stop+0x48>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	687a      	ldr	r2, [r7, #4]
 8008532:	6812      	ldr	r2, [r2, #0]
 8008534:	6812      	ldr	r2, [r2, #0]
 8008536:	f022 0201 	bic.w	r2, r2, #1
 800853a:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800853c:	2300      	movs	r3, #0
}
 800853e:	4618      	mov	r0, r3
 8008540:	3708      	adds	r7, #8
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}

08008546 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008546:	b580      	push	{r7, lr}
 8008548:	b082      	sub	sp, #8
 800854a:	af00      	add	r7, sp, #0
 800854c:	6078      	str	r0, [r7, #4]
 800854e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  switch (Channel)
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	2b0c      	cmp	r3, #12
 8008554:	d840      	bhi.n	80085d8 <HAL_TIM_IC_Start_IT+0x92>
 8008556:	a201      	add	r2, pc, #4	; (adr r2, 800855c <HAL_TIM_IC_Start_IT+0x16>)
 8008558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800855c:	08008591 	.word	0x08008591
 8008560:	080085d9 	.word	0x080085d9
 8008564:	080085d9 	.word	0x080085d9
 8008568:	080085d9 	.word	0x080085d9
 800856c:	080085a3 	.word	0x080085a3
 8008570:	080085d9 	.word	0x080085d9
 8008574:	080085d9 	.word	0x080085d9
 8008578:	080085d9 	.word	0x080085d9
 800857c:	080085b5 	.word	0x080085b5
 8008580:	080085d9 	.word	0x080085d9
 8008584:	080085d9 	.word	0x080085d9
 8008588:	080085d9 	.word	0x080085d9
 800858c:	080085c7 	.word	0x080085c7
  {
    case TIM_CHANNEL_1:
    {       
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	687a      	ldr	r2, [r7, #4]
 8008596:	6812      	ldr	r2, [r2, #0]
 8008598:	68d2      	ldr	r2, [r2, #12]
 800859a:	f042 0202 	orr.w	r2, r2, #2
 800859e:	60da      	str	r2, [r3, #12]
    }
    break;
 80085a0:	e01b      	b.n	80085da <HAL_TIM_IC_Start_IT+0x94>
    
    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	687a      	ldr	r2, [r7, #4]
 80085a8:	6812      	ldr	r2, [r2, #0]
 80085aa:	68d2      	ldr	r2, [r2, #12]
 80085ac:	f042 0204 	orr.w	r2, r2, #4
 80085b0:	60da      	str	r2, [r3, #12]
    }
    break;
 80085b2:	e012      	b.n	80085da <HAL_TIM_IC_Start_IT+0x94>
    
    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	687a      	ldr	r2, [r7, #4]
 80085ba:	6812      	ldr	r2, [r2, #0]
 80085bc:	68d2      	ldr	r2, [r2, #12]
 80085be:	f042 0208 	orr.w	r2, r2, #8
 80085c2:	60da      	str	r2, [r3, #12]
    }
    break;
 80085c4:	e009      	b.n	80085da <HAL_TIM_IC_Start_IT+0x94>
    
    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	687a      	ldr	r2, [r7, #4]
 80085cc:	6812      	ldr	r2, [r2, #0]
 80085ce:	68d2      	ldr	r2, [r2, #12]
 80085d0:	f042 0210 	orr.w	r2, r2, #16
 80085d4:	60da      	str	r2, [r3, #12]
    }
    break;
 80085d6:	e000      	b.n	80085da <HAL_TIM_IC_Start_IT+0x94>
    
    default:
    break;
 80085d8:	bf00      	nop
  }  
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	2201      	movs	r2, #1
 80085e0:	6839      	ldr	r1, [r7, #0]
 80085e2:	4618      	mov	r0, r3
 80085e4:	f002 fa22 	bl	800aa2c <TIM_CCxChannelCmd>
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);  
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	687a      	ldr	r2, [r7, #4]
 80085ee:	6812      	ldr	r2, [r2, #0]
 80085f0:	6812      	ldr	r2, [r2, #0]
 80085f2:	f042 0201 	orr.w	r2, r2, #1
 80085f6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;  
 80085f8:	2300      	movs	r3, #0
} 
 80085fa:	4618      	mov	r0, r3
 80085fc:	3708      	adds	r7, #8
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}

08008602 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008602:	b580      	push	{r7, lr}
 8008604:	b082      	sub	sp, #8
 8008606:	af00      	add	r7, sp, #0
 8008608:	6078      	str	r0, [r7, #4]
 800860a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  switch (Channel)
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	2b0c      	cmp	r3, #12
 8008610:	d840      	bhi.n	8008694 <HAL_TIM_IC_Stop_IT+0x92>
 8008612:	a201      	add	r2, pc, #4	; (adr r2, 8008618 <HAL_TIM_IC_Stop_IT+0x16>)
 8008614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008618:	0800864d 	.word	0x0800864d
 800861c:	08008695 	.word	0x08008695
 8008620:	08008695 	.word	0x08008695
 8008624:	08008695 	.word	0x08008695
 8008628:	0800865f 	.word	0x0800865f
 800862c:	08008695 	.word	0x08008695
 8008630:	08008695 	.word	0x08008695
 8008634:	08008695 	.word	0x08008695
 8008638:	08008671 	.word	0x08008671
 800863c:	08008695 	.word	0x08008695
 8008640:	08008695 	.word	0x08008695
 8008644:	08008695 	.word	0x08008695
 8008648:	08008683 	.word	0x08008683
  {
    case TIM_CHANNEL_1:
    {       
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	687a      	ldr	r2, [r7, #4]
 8008652:	6812      	ldr	r2, [r2, #0]
 8008654:	68d2      	ldr	r2, [r2, #12]
 8008656:	f022 0202 	bic.w	r2, r2, #2
 800865a:	60da      	str	r2, [r3, #12]
    }
    break;
 800865c:	e01b      	b.n	8008696 <HAL_TIM_IC_Stop_IT+0x94>
    
    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	687a      	ldr	r2, [r7, #4]
 8008664:	6812      	ldr	r2, [r2, #0]
 8008666:	68d2      	ldr	r2, [r2, #12]
 8008668:	f022 0204 	bic.w	r2, r2, #4
 800866c:	60da      	str	r2, [r3, #12]
    }
    break;
 800866e:	e012      	b.n	8008696 <HAL_TIM_IC_Stop_IT+0x94>
    
    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	687a      	ldr	r2, [r7, #4]
 8008676:	6812      	ldr	r2, [r2, #0]
 8008678:	68d2      	ldr	r2, [r2, #12]
 800867a:	f022 0208 	bic.w	r2, r2, #8
 800867e:	60da      	str	r2, [r3, #12]
    }
    break;
 8008680:	e009      	b.n	8008696 <HAL_TIM_IC_Stop_IT+0x94>
    
    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	687a      	ldr	r2, [r7, #4]
 8008688:	6812      	ldr	r2, [r2, #0]
 800868a:	68d2      	ldr	r2, [r2, #12]
 800868c:	f022 0210 	bic.w	r2, r2, #16
 8008690:	60da      	str	r2, [r3, #12]
    }
    break;
 8008692:	e000      	b.n	8008696 <HAL_TIM_IC_Stop_IT+0x94>
    
    default:
    break; 
 8008694:	bf00      	nop
  } 
  
  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); 
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	2200      	movs	r2, #0
 800869c:	6839      	ldr	r1, [r7, #0]
 800869e:	4618      	mov	r0, r3
 80086a0:	f002 f9c4 	bl	800aa2c <TIM_CCxChannelCmd>
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim); 
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	6a1a      	ldr	r2, [r3, #32]
 80086aa:	f241 1311 	movw	r3, #4369	; 0x1111
 80086ae:	4013      	ands	r3, r2
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d10f      	bne.n	80086d4 <HAL_TIM_IC_Stop_IT+0xd2>
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	6a1a      	ldr	r2, [r3, #32]
 80086ba:	f240 4344 	movw	r3, #1092	; 0x444
 80086be:	4013      	ands	r3, r2
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d107      	bne.n	80086d4 <HAL_TIM_IC_Stop_IT+0xd2>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	687a      	ldr	r2, [r7, #4]
 80086ca:	6812      	ldr	r2, [r2, #0]
 80086cc:	6812      	ldr	r2, [r2, #0]
 80086ce:	f022 0201 	bic.w	r2, r2, #1
 80086d2:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 80086d4:	2300      	movs	r3, #0
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3708      	adds	r7, #8
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}

080086de <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80086de:	b580      	push	{r7, lr}
 80086e0:	b084      	sub	sp, #16
 80086e2:	af00      	add	r7, sp, #0
 80086e4:	60f8      	str	r0, [r7, #12]
 80086e6:	60b9      	str	r1, [r7, #8]
 80086e8:	607a      	str	r2, [r7, #4]
 80086ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
  
  if((htim->State == HAL_TIM_STATE_BUSY))
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80086f2:	b2db      	uxtb	r3, r3
 80086f4:	2b02      	cmp	r3, #2
 80086f6:	d101      	bne.n	80086fc <HAL_TIM_IC_Start_DMA+0x1e>
  {
     return HAL_BUSY;
 80086f8:	2302      	movs	r3, #2
 80086fa:	e0b0      	b.n	800885e <HAL_TIM_IC_Start_DMA+0x180>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008702:	b2db      	uxtb	r3, r3
 8008704:	2b01      	cmp	r3, #1
 8008706:	d10b      	bne.n	8008720 <HAL_TIM_IC_Start_DMA+0x42>
  {
    if((pData == 0U) && (Length > 0)) 
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d104      	bne.n	8008718 <HAL_TIM_IC_Start_DMA+0x3a>
 800870e:	887b      	ldrh	r3, [r7, #2]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d001      	beq.n	8008718 <HAL_TIM_IC_Start_DMA+0x3a>
    {
      return HAL_ERROR;                                    
 8008714:	2301      	movs	r3, #1
 8008716:	e0a2      	b.n	800885e <HAL_TIM_IC_Start_DMA+0x180>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	2202      	movs	r2, #2
 800871c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }  
   
  switch (Channel)
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	2b0c      	cmp	r3, #12
 8008724:	f200 808a 	bhi.w	800883c <HAL_TIM_IC_Start_DMA+0x15e>
 8008728:	a201      	add	r2, pc, #4	; (adr r2, 8008730 <HAL_TIM_IC_Start_DMA+0x52>)
 800872a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800872e:	bf00      	nop
 8008730:	08008765 	.word	0x08008765
 8008734:	0800883d 	.word	0x0800883d
 8008738:	0800883d 	.word	0x0800883d
 800873c:	0800883d 	.word	0x0800883d
 8008740:	0800879b 	.word	0x0800879b
 8008744:	0800883d 	.word	0x0800883d
 8008748:	0800883d 	.word	0x0800883d
 800874c:	0800883d 	.word	0x0800883d
 8008750:	080087d1 	.word	0x080087d1
 8008754:	0800883d 	.word	0x0800883d
 8008758:	0800883d 	.word	0x0800883d
 800875c:	0800883d 	.word	0x0800883d
 8008760:	08008807 	.word	0x08008807
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	6a1b      	ldr	r3, [r3, #32]
 8008768:	4a3f      	ldr	r2, [pc, #252]	; (8008868 <HAL_TIM_IC_Start_DMA+0x18a>)
 800876a:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	6a1b      	ldr	r3, [r3, #32]
 8008770:	4a3e      	ldr	r2, [pc, #248]	; (800886c <HAL_TIM_IC_Start_DMA+0x18e>)
 8008772:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length); 
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	6a18      	ldr	r0, [r3, #32]
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	3334      	adds	r3, #52	; 0x34
 800877e:	4619      	mov	r1, r3
 8008780:	687a      	ldr	r2, [r7, #4]
 8008782:	887b      	ldrh	r3, [r7, #2]
 8008784:	f7f8 fb71 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Capture/Compare 1 DMA request */      
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	68fa      	ldr	r2, [r7, #12]
 800878e:	6812      	ldr	r2, [r2, #0]
 8008790:	68d2      	ldr	r2, [r2, #12]
 8008792:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008796:	60da      	str	r2, [r3, #12]
    }
    break;
 8008798:	e051      	b.n	800883e <HAL_TIM_IC_Start_DMA+0x160>
    
    case TIM_CHANNEL_2:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800879e:	4a32      	ldr	r2, [pc, #200]	; (8008868 <HAL_TIM_IC_Start_DMA+0x18a>)
 80087a0:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087a6:	4a31      	ldr	r2, [pc, #196]	; (800886c <HAL_TIM_IC_Start_DMA+0x18e>)
 80087a8:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length);
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	3338      	adds	r3, #56	; 0x38
 80087b4:	4619      	mov	r1, r3
 80087b6:	687a      	ldr	r2, [r7, #4]
 80087b8:	887b      	ldrh	r3, [r7, #2]
 80087ba:	f7f8 fb56 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	68fa      	ldr	r2, [r7, #12]
 80087c4:	6812      	ldr	r2, [r2, #0]
 80087c6:	68d2      	ldr	r2, [r2, #12]
 80087c8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80087cc:	60da      	str	r2, [r3, #12]
    }
    break;
 80087ce:	e036      	b.n	800883e <HAL_TIM_IC_Start_DMA+0x160>
    
    case TIM_CHANNEL_3:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087d4:	4a24      	ldr	r2, [pc, #144]	; (8008868 <HAL_TIM_IC_Start_DMA+0x18a>)
 80087d6:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087dc:	4a23      	ldr	r2, [pc, #140]	; (800886c <HAL_TIM_IC_Start_DMA+0x18e>)
 80087de:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length);
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	333c      	adds	r3, #60	; 0x3c
 80087ea:	4619      	mov	r1, r3
 80087ec:	687a      	ldr	r2, [r7, #4]
 80087ee:	887b      	ldrh	r3, [r7, #2]
 80087f0:	f7f8 fb3b 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	68fa      	ldr	r2, [r7, #12]
 80087fa:	6812      	ldr	r2, [r2, #0]
 80087fc:	68d2      	ldr	r2, [r2, #12]
 80087fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008802:	60da      	str	r2, [r3, #12]
    }
    break;
 8008804:	e01b      	b.n	800883e <HAL_TIM_IC_Start_DMA+0x160>
    
    case TIM_CHANNEL_4:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800880a:	4a17      	ldr	r2, [pc, #92]	; (8008868 <HAL_TIM_IC_Start_DMA+0x18a>)
 800880c:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008812:	4a16      	ldr	r2, [pc, #88]	; (800886c <HAL_TIM_IC_Start_DMA+0x18e>)
 8008814:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length);
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	3340      	adds	r3, #64	; 0x40
 8008820:	4619      	mov	r1, r3
 8008822:	687a      	ldr	r2, [r7, #4]
 8008824:	887b      	ldrh	r3, [r7, #2]
 8008826:	f7f8 fb20 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	68fa      	ldr	r2, [r7, #12]
 8008830:	6812      	ldr	r2, [r2, #0]
 8008832:	68d2      	ldr	r2, [r2, #12]
 8008834:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008838:	60da      	str	r2, [r3, #12]
    }
    break;
 800883a:	e000      	b.n	800883e <HAL_TIM_IC_Start_DMA+0x160>
    
    default:
    break;
 800883c:	bf00      	nop
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	2201      	movs	r2, #1
 8008844:	68b9      	ldr	r1, [r7, #8]
 8008846:	4618      	mov	r0, r3
 8008848:	f002 f8f0 	bl	800aa2c <TIM_CCxChannelCmd>
   
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim); 
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	68fa      	ldr	r2, [r7, #12]
 8008852:	6812      	ldr	r2, [r2, #0]
 8008854:	6812      	ldr	r2, [r2, #0]
 8008856:	f042 0201 	orr.w	r2, r2, #1
 800885a:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800885c:	2300      	movs	r3, #0
}
 800885e:	4618      	mov	r0, r3
 8008860:	3710      	adds	r7, #16
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}
 8008866:	bf00      	nop
 8008868:	0800a9bd 	.word	0x0800a9bd
 800886c:	0800a999 	.word	0x0800a999

08008870 <HAL_TIM_IC_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b082      	sub	sp, #8
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
 8008878:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
  
  switch (Channel)
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	2b0c      	cmp	r3, #12
 800887e:	d841      	bhi.n	8008904 <HAL_TIM_IC_Stop_DMA+0x94>
 8008880:	a201      	add	r2, pc, #4	; (adr r2, 8008888 <HAL_TIM_IC_Stop_DMA+0x18>)
 8008882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008886:	bf00      	nop
 8008888:	080088bd 	.word	0x080088bd
 800888c:	08008905 	.word	0x08008905
 8008890:	08008905 	.word	0x08008905
 8008894:	08008905 	.word	0x08008905
 8008898:	080088cf 	.word	0x080088cf
 800889c:	08008905 	.word	0x08008905
 80088a0:	08008905 	.word	0x08008905
 80088a4:	08008905 	.word	0x08008905
 80088a8:	080088e1 	.word	0x080088e1
 80088ac:	08008905 	.word	0x08008905
 80088b0:	08008905 	.word	0x08008905
 80088b4:	08008905 	.word	0x08008905
 80088b8:	080088f3 	.word	0x080088f3
  {
    case TIM_CHANNEL_1:
    {       
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	687a      	ldr	r2, [r7, #4]
 80088c2:	6812      	ldr	r2, [r2, #0]
 80088c4:	68d2      	ldr	r2, [r2, #12]
 80088c6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80088ca:	60da      	str	r2, [r3, #12]
    }
    break;
 80088cc:	e01b      	b.n	8008906 <HAL_TIM_IC_Stop_DMA+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	687a      	ldr	r2, [r7, #4]
 80088d4:	6812      	ldr	r2, [r2, #0]
 80088d6:	68d2      	ldr	r2, [r2, #12]
 80088d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80088dc:	60da      	str	r2, [r3, #12]
    }
    break;
 80088de:	e012      	b.n	8008906 <HAL_TIM_IC_Stop_DMA+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	687a      	ldr	r2, [r7, #4]
 80088e6:	6812      	ldr	r2, [r2, #0]
 80088e8:	68d2      	ldr	r2, [r2, #12]
 80088ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80088ee:	60da      	str	r2, [r3, #12]
    }
    break;
 80088f0:	e009      	b.n	8008906 <HAL_TIM_IC_Stop_DMA+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	687a      	ldr	r2, [r7, #4]
 80088f8:	6812      	ldr	r2, [r2, #0]
 80088fa:	68d2      	ldr	r2, [r2, #12]
 80088fc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008900:	60da      	str	r2, [r3, #12]
    }
    break;
 8008902:	e000      	b.n	8008906 <HAL_TIM_IC_Stop_DMA+0x96>
    
    default:
    break;
 8008904:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	2200      	movs	r2, #0
 800890c:	6839      	ldr	r1, [r7, #0]
 800890e:	4618      	mov	r0, r3
 8008910:	f002 f88c 	bl	800aa2c <TIM_CCxChannelCmd>
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim); 
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	6a1a      	ldr	r2, [r3, #32]
 800891a:	f241 1311 	movw	r3, #4369	; 0x1111
 800891e:	4013      	ands	r3, r2
 8008920:	2b00      	cmp	r3, #0
 8008922:	d10f      	bne.n	8008944 <HAL_TIM_IC_Stop_DMA+0xd4>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	6a1a      	ldr	r2, [r3, #32]
 800892a:	f240 4344 	movw	r3, #1092	; 0x444
 800892e:	4013      	ands	r3, r2
 8008930:	2b00      	cmp	r3, #0
 8008932:	d107      	bne.n	8008944 <HAL_TIM_IC_Stop_DMA+0xd4>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	687a      	ldr	r2, [r7, #4]
 800893a:	6812      	ldr	r2, [r2, #0]
 800893c:	6812      	ldr	r2, [r2, #0]
 800893e:	f022 0201 	bic.w	r2, r2, #1
 8008942:	601a      	str	r2, [r3, #0]
  
  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2201      	movs	r2, #1
 8008948:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
 800894c:	2300      	movs	r3, #0
}  
 800894e:	4618      	mov	r0, r3
 8008950:	3708      	adds	r7, #8
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}

08008956 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8008956:	b580      	push	{r7, lr}
 8008958:	b082      	sub	sp, #8
 800895a:	af00      	add	r7, sp, #0
 800895c:	6078      	str	r0, [r7, #4]
 800895e:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d101      	bne.n	800896a <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8008966:	2301      	movs	r3, #1
 8008968:	e02d      	b.n	80089c6 <HAL_TIM_OnePulse_Init+0x70>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008970:	b2db      	uxtb	r3, r3
 8008972:	2b00      	cmp	r3, #0
 8008974:	d106      	bne.n	8008984 <HAL_TIM_OnePulse_Init+0x2e>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2200      	movs	r2, #0
 800897a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f000 f855 	bl	8008a2e <HAL_TIM_OnePulse_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2202      	movs	r2, #2
 8008988:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681a      	ldr	r2, [r3, #0]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	3304      	adds	r3, #4
 8008994:	4619      	mov	r1, r3
 8008996:	4610      	mov	r0, r2
 8008998:	f001 fe28 	bl	800a5ec <TIM_Base_SetConfig>
  
  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	687a      	ldr	r2, [r7, #4]
 80089a2:	6812      	ldr	r2, [r2, #0]
 80089a4:	6812      	ldr	r2, [r2, #0]
 80089a6:	f022 0208 	bic.w	r2, r2, #8
 80089aa:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	687a      	ldr	r2, [r7, #4]
 80089b2:	6812      	ldr	r2, [r2, #0]
 80089b4:	6811      	ldr	r1, [r2, #0]
 80089b6:	683a      	ldr	r2, [r7, #0]
 80089b8:	430a      	orrs	r2, r1
 80089ba:	601a      	str	r2, [r3, #0]
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2201      	movs	r2, #1
 80089c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 80089c4:	2300      	movs	r3, #0
}
 80089c6:	4618      	mov	r0, r3
 80089c8:	3708      	adds	r7, #8
 80089ca:	46bd      	mov	sp, r7
 80089cc:	bd80      	pop	{r7, pc}

080089ce <HAL_TIM_OnePulse_DeInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim)
{
 80089ce:	b580      	push	{r7, lr}
 80089d0:	b082      	sub	sp, #8
 80089d2:	af00      	add	r7, sp, #0
 80089d4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  htim->State = HAL_TIM_STATE_BUSY;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2202      	movs	r2, #2
 80089da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	6a1a      	ldr	r2, [r3, #32]
 80089e4:	f241 1311 	movw	r3, #4369	; 0x1111
 80089e8:	4013      	ands	r3, r2
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d10f      	bne.n	8008a0e <HAL_TIM_OnePulse_DeInit+0x40>
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	6a1a      	ldr	r2, [r3, #32]
 80089f4:	f240 4344 	movw	r3, #1092	; 0x444
 80089f8:	4013      	ands	r3, r2
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d107      	bne.n	8008a0e <HAL_TIM_OnePulse_DeInit+0x40>
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	687a      	ldr	r2, [r7, #4]
 8008a04:	6812      	ldr	r2, [r2, #0]
 8008a06:	6812      	ldr	r2, [r2, #0]
 8008a08:	f022 0201 	bic.w	r2, r2, #1
 8008a0c:	601a      	str	r2, [r3, #0]
  
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_OnePulse_MspDeInit(htim);
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f000 f817 	bl	8008a42 <HAL_TIM_OnePulse_MspDeInit>
    
  /* Change TIM state */  
  htim->State = HAL_TIM_STATE_RESET;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2200      	movs	r2, #0
 8008a18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8008a24:	2300      	movs	r3, #0
}
 8008a26:	4618      	mov	r0, r3
 8008a28:	3708      	adds	r7, #8
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bd80      	pop	{r7, pc}

08008a2e <HAL_TIM_OnePulse_MspInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8008a2e:	b480      	push	{r7}
 8008a30:	b083      	sub	sp, #12
 8008a32:	af00      	add	r7, sp, #0
 8008a34:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8008a36:	bf00      	nop
 8008a38:	370c      	adds	r7, #12
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr

08008a42 <HAL_TIM_OnePulse_MspDeInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim)
{
 8008a42:	b480      	push	{r7}
 8008a44:	b083      	sub	sp, #12
 8008a46:	af00      	add	r7, sp, #0
 8008a48:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspDeInit could be implemented in the user file
   */
}
 8008a4a:	bf00      	nop
 8008a4c:	370c      	adds	r7, #12
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a54:	4770      	bx	lr

08008a56 <HAL_TIM_OnePulse_Start>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8008a56:	b580      	push	{r7, lr}
 8008a58:	b082      	sub	sp, #8
 8008a5a:	af00      	add	r7, sp, #0
 8008a5c:	6078      	str	r0, [r7, #4]
 8008a5e:	6039      	str	r1, [r7, #0]
    in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together 
    
    No need to enable the counter, it's enabled automatically by hardware 
    (the counter starts in response to a stimulus and generate a pulse */
  
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); 
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	2201      	movs	r2, #1
 8008a66:	2100      	movs	r1, #0
 8008a68:	4618      	mov	r0, r3
 8008a6a:	f001 ffdf 	bl	800aa2c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); 
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	2201      	movs	r2, #1
 8008a74:	2104      	movs	r1, #4
 8008a76:	4618      	mov	r0, r3
 8008a78:	f001 ffd8 	bl	800aa2c <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4a0c      	ldr	r2, [pc, #48]	; (8008ab4 <HAL_TIM_OnePulse_Start+0x5e>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d004      	beq.n	8008a90 <HAL_TIM_OnePulse_Start+0x3a>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	4a0b      	ldr	r2, [pc, #44]	; (8008ab8 <HAL_TIM_OnePulse_Start+0x62>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d101      	bne.n	8008a94 <HAL_TIM_OnePulse_Start+0x3e>
 8008a90:	2301      	movs	r3, #1
 8008a92:	e000      	b.n	8008a96 <HAL_TIM_OnePulse_Start+0x40>
 8008a94:	2300      	movs	r3, #0
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d007      	beq.n	8008aaa <HAL_TIM_OnePulse_Start+0x54>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	687a      	ldr	r2, [r7, #4]
 8008aa0:	6812      	ldr	r2, [r2, #0]
 8008aa2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008aa4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008aa8:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8008aaa:	2300      	movs	r3, #0
}
 8008aac:	4618      	mov	r0, r3
 8008aae:	3708      	adds	r7, #8
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	bd80      	pop	{r7, pc}
 8008ab4:	40010000 	.word	0x40010000
 8008ab8:	40010400 	.word	0x40010400

08008abc <HAL_TIM_OnePulse_Stop>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b082      	sub	sp, #8
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
 8008ac4:	6039      	str	r1, [r7, #0]
  (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
  if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
  if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output 
  in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */
  
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	2200      	movs	r2, #0
 8008acc:	2100      	movs	r1, #0
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f001 ffac 	bl	800aa2c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); 
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	2200      	movs	r2, #0
 8008ada:	2104      	movs	r1, #4
 8008adc:	4618      	mov	r0, r3
 8008ade:	f001 ffa5 	bl	800aa2c <TIM_CCxChannelCmd>
    
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	4a21      	ldr	r2, [pc, #132]	; (8008b6c <HAL_TIM_OnePulse_Stop+0xb0>)
 8008ae8:	4293      	cmp	r3, r2
 8008aea:	d004      	beq.n	8008af6 <HAL_TIM_OnePulse_Stop+0x3a>
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4a1f      	ldr	r2, [pc, #124]	; (8008b70 <HAL_TIM_OnePulse_Stop+0xb4>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d101      	bne.n	8008afa <HAL_TIM_OnePulse_Stop+0x3e>
 8008af6:	2301      	movs	r3, #1
 8008af8:	e000      	b.n	8008afc <HAL_TIM_OnePulse_Stop+0x40>
 8008afa:	2300      	movs	r3, #0
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d017      	beq.n	8008b30 <HAL_TIM_OnePulse_Stop+0x74>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	6a1a      	ldr	r2, [r3, #32]
 8008b06:	f241 1311 	movw	r3, #4369	; 0x1111
 8008b0a:	4013      	ands	r3, r2
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d10f      	bne.n	8008b30 <HAL_TIM_OnePulse_Stop+0x74>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	6a1a      	ldr	r2, [r3, #32]
 8008b16:	f240 4344 	movw	r3, #1092	; 0x444
 8008b1a:	4013      	ands	r3, r2
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d107      	bne.n	8008b30 <HAL_TIM_OnePulse_Stop+0x74>
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	687a      	ldr	r2, [r7, #4]
 8008b26:	6812      	ldr	r2, [r2, #0]
 8008b28:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008b2a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008b2e:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim); 
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	6a1a      	ldr	r2, [r3, #32]
 8008b36:	f241 1311 	movw	r3, #4369	; 0x1111
 8008b3a:	4013      	ands	r3, r2
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d10f      	bne.n	8008b60 <HAL_TIM_OnePulse_Stop+0xa4>
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	6a1a      	ldr	r2, [r3, #32]
 8008b46:	f240 4344 	movw	r3, #1092	; 0x444
 8008b4a:	4013      	ands	r3, r2
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d107      	bne.n	8008b60 <HAL_TIM_OnePulse_Stop+0xa4>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	687a      	ldr	r2, [r7, #4]
 8008b56:	6812      	ldr	r2, [r2, #0]
 8008b58:	6812      	ldr	r2, [r2, #0]
 8008b5a:	f022 0201 	bic.w	r2, r2, #1
 8008b5e:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8008b60:	2300      	movs	r3, #0
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3708      	adds	r7, #8
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}
 8008b6a:	bf00      	nop
 8008b6c:	40010000 	.word	0x40010000
 8008b70:	40010400 	.word	0x40010400

08008b74 <HAL_TIM_OnePulse_Start_IT>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b082      	sub	sp, #8
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
 8008b7c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	687a      	ldr	r2, [r7, #4]
 8008b84:	6812      	ldr	r2, [r2, #0]
 8008b86:	68d2      	ldr	r2, [r2, #12]
 8008b88:	f042 0202 	orr.w	r2, r2, #2
 8008b8c:	60da      	str	r2, [r3, #12]
  
  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	687a      	ldr	r2, [r7, #4]
 8008b94:	6812      	ldr	r2, [r2, #0]
 8008b96:	68d2      	ldr	r2, [r2, #12]
 8008b98:	f042 0204 	orr.w	r2, r2, #4
 8008b9c:	60da      	str	r2, [r3, #12]
  
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); 
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	2201      	movs	r2, #1
 8008ba4:	2100      	movs	r1, #0
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	f001 ff40 	bl	800aa2c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); 
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	2201      	movs	r2, #1
 8008bb2:	2104      	movs	r1, #4
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	f001 ff39 	bl	800aa2c <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	4a0d      	ldr	r2, [pc, #52]	; (8008bf4 <HAL_TIM_OnePulse_Start_IT+0x80>)
 8008bc0:	4293      	cmp	r3, r2
 8008bc2:	d004      	beq.n	8008bce <HAL_TIM_OnePulse_Start_IT+0x5a>
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	4a0b      	ldr	r2, [pc, #44]	; (8008bf8 <HAL_TIM_OnePulse_Start_IT+0x84>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d101      	bne.n	8008bd2 <HAL_TIM_OnePulse_Start_IT+0x5e>
 8008bce:	2301      	movs	r3, #1
 8008bd0:	e000      	b.n	8008bd4 <HAL_TIM_OnePulse_Start_IT+0x60>
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d007      	beq.n	8008be8 <HAL_TIM_OnePulse_Start_IT+0x74>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	687a      	ldr	r2, [r7, #4]
 8008bde:	6812      	ldr	r2, [r2, #0]
 8008be0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008be2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008be6:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8008be8:	2300      	movs	r3, #0
}
 8008bea:	4618      	mov	r0, r3
 8008bec:	3708      	adds	r7, #8
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	bd80      	pop	{r7, pc}
 8008bf2:	bf00      	nop
 8008bf4:	40010000 	.word	0x40010000
 8008bf8:	40010400 	.word	0x40010400

08008bfc <HAL_TIM_OnePulse_Stop_IT>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b082      	sub	sp, #8
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
 8008c04:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Disable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);  
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	687a      	ldr	r2, [r7, #4]
 8008c0c:	6812      	ldr	r2, [r2, #0]
 8008c0e:	68d2      	ldr	r2, [r2, #12]
 8008c10:	f022 0202 	bic.w	r2, r2, #2
 8008c14:	60da      	str	r2, [r3, #12]
  
  /* Disable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	687a      	ldr	r2, [r7, #4]
 8008c1c:	6812      	ldr	r2, [r2, #0]
 8008c1e:	68d2      	ldr	r2, [r2, #12]
 8008c20:	f022 0204 	bic.w	r2, r2, #4
 8008c24:	60da      	str	r2, [r3, #12]
  /* Disable the Capture compare and the Input Capture channels 
  (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
  if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
  if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output 
  in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */  
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	2100      	movs	r1, #0
 8008c2e:	4618      	mov	r0, r3
 8008c30:	f001 fefc 	bl	800aa2c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); 
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	2104      	movs	r1, #4
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f001 fef5 	bl	800aa2c <TIM_CCxChannelCmd>
    
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	4a21      	ldr	r2, [pc, #132]	; (8008ccc <HAL_TIM_OnePulse_Stop_IT+0xd0>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d004      	beq.n	8008c56 <HAL_TIM_OnePulse_Stop_IT+0x5a>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	4a1f      	ldr	r2, [pc, #124]	; (8008cd0 <HAL_TIM_OnePulse_Stop_IT+0xd4>)
 8008c52:	4293      	cmp	r3, r2
 8008c54:	d101      	bne.n	8008c5a <HAL_TIM_OnePulse_Stop_IT+0x5e>
 8008c56:	2301      	movs	r3, #1
 8008c58:	e000      	b.n	8008c5c <HAL_TIM_OnePulse_Stop_IT+0x60>
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d017      	beq.n	8008c90 <HAL_TIM_OnePulse_Stop_IT+0x94>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	6a1a      	ldr	r2, [r3, #32]
 8008c66:	f241 1311 	movw	r3, #4369	; 0x1111
 8008c6a:	4013      	ands	r3, r2
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d10f      	bne.n	8008c90 <HAL_TIM_OnePulse_Stop_IT+0x94>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	6a1a      	ldr	r2, [r3, #32]
 8008c76:	f240 4344 	movw	r3, #1092	; 0x444
 8008c7a:	4013      	ands	r3, r2
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d107      	bne.n	8008c90 <HAL_TIM_OnePulse_Stop_IT+0x94>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	687a      	ldr	r2, [r7, #4]
 8008c86:	6812      	ldr	r2, [r2, #0]
 8008c88:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008c8a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008c8e:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Disable the Peripheral */
   __HAL_TIM_DISABLE(htim);  
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	6a1a      	ldr	r2, [r3, #32]
 8008c96:	f241 1311 	movw	r3, #4369	; 0x1111
 8008c9a:	4013      	ands	r3, r2
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d10f      	bne.n	8008cc0 <HAL_TIM_OnePulse_Stop_IT+0xc4>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	6a1a      	ldr	r2, [r3, #32]
 8008ca6:	f240 4344 	movw	r3, #1092	; 0x444
 8008caa:	4013      	ands	r3, r2
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d107      	bne.n	8008cc0 <HAL_TIM_OnePulse_Stop_IT+0xc4>
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	687a      	ldr	r2, [r7, #4]
 8008cb6:	6812      	ldr	r2, [r2, #0]
 8008cb8:	6812      	ldr	r2, [r2, #0]
 8008cba:	f022 0201 	bic.w	r2, r2, #1
 8008cbe:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8008cc0:	2300      	movs	r3, #0
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3708      	adds	r7, #8
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bd80      	pop	{r7, pc}
 8008cca:	bf00      	nop
 8008ccc:	40010000 	.word	0x40010000
 8008cd0:	40010400 	.word	0x40010400

08008cd4 <HAL_TIM_Encoder_Init>:
  *                the configuration information for TIM module.
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b086      	sub	sp, #24
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8008cde:	2300      	movs	r3, #0
 8008ce0:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	60fb      	str	r3, [r7, #12]
  
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d101      	bne.n	8008cf4 <HAL_TIM_Encoder_Init+0x20>
  {
    return HAL_ERROR;
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	e081      	b.n	8008df8 <HAL_TIM_Encoder_Init+0x124>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if(htim->State == HAL_TIM_STATE_RESET)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008cfa:	b2db      	uxtb	r3, r3
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d106      	bne.n	8008d0e <HAL_TIM_Encoder_Init+0x3a>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2200      	movs	r2, #0
 8008d04:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	f000 f8a9 	bl	8008e60 <HAL_TIM_Encoder_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2202      	movs	r2, #2
 8008d12:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	687a      	ldr	r2, [r7, #4]
 8008d1c:	6812      	ldr	r2, [r2, #0]
 8008d1e:	6892      	ldr	r2, [r2, #8]
 8008d20:	f022 0207 	bic.w	r2, r2, #7
 8008d24:	609a      	str	r2, [r3, #8]
  
  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681a      	ldr	r2, [r3, #0]
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	3304      	adds	r3, #4
 8008d2e:	4619      	mov	r1, r3
 8008d30:	4610      	mov	r0, r2
 8008d32:	f001 fc5b 	bl	800a5ec <TIM_Base_SetConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	689b      	ldr	r3, [r3, #8]
 8008d3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	699b      	ldr	r3, [r3, #24]
 8008d44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	6a1b      	ldr	r3, [r3, #32]
 8008d4c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	697a      	ldr	r2, [r7, #20]
 8008d54:	4313      	orrs	r3, r2
 8008d56:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d5e:	f023 0303 	bic.w	r3, r3, #3
 8008d62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	689a      	ldr	r2, [r3, #8]
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	699b      	ldr	r3, [r3, #24]
 8008d6c:	021b      	lsls	r3, r3, #8
 8008d6e:	4313      	orrs	r3, r2
 8008d70:	693a      	ldr	r2, [r7, #16]
 8008d72:	4313      	orrs	r3, r2
 8008d74:	613b      	str	r3, [r7, #16]
  
  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008d76:	693b      	ldr	r3, [r7, #16]
 8008d78:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008d7c:	f023 030c 	bic.w	r3, r3, #12
 8008d80:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008d82:	693b      	ldr	r3, [r7, #16]
 8008d84:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008d88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008d8c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	68da      	ldr	r2, [r3, #12]
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	69db      	ldr	r3, [r3, #28]
 8008d96:	021b      	lsls	r3, r3, #8
 8008d98:	4313      	orrs	r3, r2
 8008d9a:	693a      	ldr	r2, [r7, #16]
 8008d9c:	4313      	orrs	r3, r2
 8008d9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	691b      	ldr	r3, [r3, #16]
 8008da4:	011a      	lsls	r2, r3, #4
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	6a1b      	ldr	r3, [r3, #32]
 8008daa:	031b      	lsls	r3, r3, #12
 8008dac:	4313      	orrs	r3, r2
 8008dae:	693a      	ldr	r2, [r7, #16]
 8008db0:	4313      	orrs	r3, r2
 8008db2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008dba:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008dc2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	685a      	ldr	r2, [r3, #4]
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	695b      	ldr	r3, [r3, #20]
 8008dcc:	011b      	lsls	r3, r3, #4
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	68fa      	ldr	r2, [r7, #12]
 8008dd2:	4313      	orrs	r3, r2
 8008dd4:	60fb      	str	r3, [r7, #12]
  
  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	697a      	ldr	r2, [r7, #20]
 8008ddc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	693a      	ldr	r2, [r7, #16]
 8008de4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	68fa      	ldr	r2, [r7, #12]
 8008dec:	621a      	str	r2, [r3, #32]
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2201      	movs	r2, #1
 8008df2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8008df6:	2300      	movs	r3, #0
}
 8008df8:	4618      	mov	r0, r3
 8008dfa:	3718      	adds	r7, #24
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	bd80      	pop	{r7, pc}

08008e00 <HAL_TIM_Encoder_DeInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b082      	sub	sp, #8
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  htim->State = HAL_TIM_STATE_BUSY;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2202      	movs	r2, #2
 8008e0c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	6a1a      	ldr	r2, [r3, #32]
 8008e16:	f241 1311 	movw	r3, #4369	; 0x1111
 8008e1a:	4013      	ands	r3, r2
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d10f      	bne.n	8008e40 <HAL_TIM_Encoder_DeInit+0x40>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	6a1a      	ldr	r2, [r3, #32]
 8008e26:	f240 4344 	movw	r3, #1092	; 0x444
 8008e2a:	4013      	ands	r3, r2
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d107      	bne.n	8008e40 <HAL_TIM_Encoder_DeInit+0x40>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	687a      	ldr	r2, [r7, #4]
 8008e36:	6812      	ldr	r2, [r2, #0]
 8008e38:	6812      	ldr	r2, [r2, #0]
 8008e3a:	f022 0201 	bic.w	r2, r2, #1
 8008e3e:	601a      	str	r2, [r3, #0]
  
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Encoder_MspDeInit(htim);
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f000 f817 	bl	8008e74 <HAL_TIM_Encoder_MspDeInit>
    
  /* Change TIM state */  
  htim->State = HAL_TIM_STATE_RESET;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2200      	movs	r2, #0
 8008e4a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 
  /* Release Lock */
  __HAL_UNLOCK(htim);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2200      	movs	r2, #0
 8008e52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8008e56:	2300      	movs	r3, #0
}
 8008e58:	4618      	mov	r0, r3
 8008e5a:	3708      	adds	r7, #8
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bd80      	pop	{r7, pc}

08008e60 <HAL_TIM_Encoder_MspInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b083      	sub	sp, #12
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Encoder_MspInit could be implemented in the user file
   */
}
 8008e68:	bf00      	nop
 8008e6a:	370c      	adds	r7, #12
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e72:	4770      	bx	lr

08008e74 <HAL_TIM_Encoder_MspDeInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b083      	sub	sp, #12
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Encoder_MspDeInit could be implemented in the user file
   */
}
 8008e7c:	bf00      	nop
 8008e7e:	370c      	adds	r7, #12
 8008e80:	46bd      	mov	sp, r7
 8008e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e86:	4770      	bx	lr

08008e88 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b082      	sub	sp, #8
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
 8008e90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
  
  /* Enable the encoder interface channels */
  switch (Channel)
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d002      	beq.n	8008e9e <HAL_TIM_Encoder_Start+0x16>
 8008e98:	2b04      	cmp	r3, #4
 8008e9a:	d008      	beq.n	8008eae <HAL_TIM_Encoder_Start+0x26>
 8008e9c:	e00f      	b.n	8008ebe <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	2201      	movs	r2, #1
 8008ea4:	2100      	movs	r1, #0
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f001 fdc0 	bl	800aa2c <TIM_CCxChannelCmd>
      break; 
 8008eac:	e016      	b.n	8008edc <HAL_TIM_Encoder_Start+0x54>
    }
    case TIM_CHANNEL_2:
    { 
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); 
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	2201      	movs	r2, #1
 8008eb4:	2104      	movs	r1, #4
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f001 fdb8 	bl	800aa2c <TIM_CCxChannelCmd>
      break;
 8008ebc:	e00e      	b.n	8008edc <HAL_TIM_Encoder_Start+0x54>
    }  
    default :
    {
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	2201      	movs	r2, #1
 8008ec4:	2100      	movs	r1, #0
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	f001 fdb0 	bl	800aa2c <TIM_CCxChannelCmd>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	2201      	movs	r2, #1
 8008ed2:	2104      	movs	r1, #4
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	f001 fda9 	bl	800aa2c <TIM_CCxChannelCmd>
     break; 
 8008eda:	bf00      	nop
    }
  }  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	687a      	ldr	r2, [r7, #4]
 8008ee2:	6812      	ldr	r2, [r2, #0]
 8008ee4:	6812      	ldr	r2, [r2, #0]
 8008ee6:	f042 0201 	orr.w	r2, r2, #1
 8008eea:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8008eec:	2300      	movs	r3, #0
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	3708      	adds	r7, #8
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bd80      	pop	{r7, pc}

08008ef6 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008ef6:	b580      	push	{r7, lr}
 8008ef8:	b082      	sub	sp, #8
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	6078      	str	r0, [r7, #4]
 8008efe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    
   /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */ 
  switch (Channel)
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d002      	beq.n	8008f0c <HAL_TIM_Encoder_Stop+0x16>
 8008f06:	2b04      	cmp	r3, #4
 8008f08:	d008      	beq.n	8008f1c <HAL_TIM_Encoder_Stop+0x26>
 8008f0a:	e00f      	b.n	8008f2c <HAL_TIM_Encoder_Stop+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	2200      	movs	r2, #0
 8008f12:	2100      	movs	r1, #0
 8008f14:	4618      	mov	r0, r3
 8008f16:	f001 fd89 	bl	800aa2c <TIM_CCxChannelCmd>
      break; 
 8008f1a:	e016      	b.n	8008f4a <HAL_TIM_Encoder_Stop+0x54>
    }
    case TIM_CHANNEL_2:
    { 
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); 
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	2200      	movs	r2, #0
 8008f22:	2104      	movs	r1, #4
 8008f24:	4618      	mov	r0, r3
 8008f26:	f001 fd81 	bl	800aa2c <TIM_CCxChannelCmd>
      break;
 8008f2a:	e00e      	b.n	8008f4a <HAL_TIM_Encoder_Stop+0x54>
    }  
    default :
    {
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	2200      	movs	r2, #0
 8008f32:	2100      	movs	r1, #0
 8008f34:	4618      	mov	r0, r3
 8008f36:	f001 fd79 	bl	800aa2c <TIM_CCxChannelCmd>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	2104      	movs	r1, #4
 8008f42:	4618      	mov	r0, r3
 8008f44:	f001 fd72 	bl	800aa2c <TIM_CCxChannelCmd>
     break; 
 8008f48:	bf00      	nop
    }
  }  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	6a1a      	ldr	r2, [r3, #32]
 8008f50:	f241 1311 	movw	r3, #4369	; 0x1111
 8008f54:	4013      	ands	r3, r2
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d10f      	bne.n	8008f7a <HAL_TIM_Encoder_Stop+0x84>
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	6a1a      	ldr	r2, [r3, #32]
 8008f60:	f240 4344 	movw	r3, #1092	; 0x444
 8008f64:	4013      	ands	r3, r2
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d107      	bne.n	8008f7a <HAL_TIM_Encoder_Stop+0x84>
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	687a      	ldr	r2, [r7, #4]
 8008f70:	6812      	ldr	r2, [r2, #0]
 8008f72:	6812      	ldr	r2, [r2, #0]
 8008f74:	f022 0201 	bic.w	r2, r2, #1
 8008f78:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8008f7a:	2300      	movs	r3, #0
}
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	3708      	adds	r7, #8
 8008f80:	46bd      	mov	sp, r7
 8008f82:	bd80      	pop	{r7, pc}

08008f84 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b082      	sub	sp, #8
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
 8008f8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
  
  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d002      	beq.n	8008f9a <HAL_TIM_Encoder_Start_IT+0x16>
 8008f94:	2b04      	cmp	r3, #4
 8008f96:	d010      	beq.n	8008fba <HAL_TIM_Encoder_Start_IT+0x36>
 8008f98:	e01f      	b.n	8008fda <HAL_TIM_Encoder_Start_IT+0x56>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	2201      	movs	r2, #1
 8008fa0:	2100      	movs	r1, #0
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	f001 fd42 	bl	800aa2c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	687a      	ldr	r2, [r7, #4]
 8008fae:	6812      	ldr	r2, [r2, #0]
 8008fb0:	68d2      	ldr	r2, [r2, #12]
 8008fb2:	f042 0202 	orr.w	r2, r2, #2
 8008fb6:	60da      	str	r2, [r3, #12]
      break; 
 8008fb8:	e02e      	b.n	8009018 <HAL_TIM_Encoder_Start_IT+0x94>
    }
    case TIM_CHANNEL_2:
    { 
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	2201      	movs	r2, #1
 8008fc0:	2104      	movs	r1, #4
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	f001 fd32 	bl	800aa2c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); 
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	687a      	ldr	r2, [r7, #4]
 8008fce:	6812      	ldr	r2, [r2, #0]
 8008fd0:	68d2      	ldr	r2, [r2, #12]
 8008fd2:	f042 0204 	orr.w	r2, r2, #4
 8008fd6:	60da      	str	r2, [r3, #12]
      break;
 8008fd8:	e01e      	b.n	8009018 <HAL_TIM_Encoder_Start_IT+0x94>
    }  
    default :
    {
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	2201      	movs	r2, #1
 8008fe0:	2100      	movs	r1, #0
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	f001 fd22 	bl	800aa2c <TIM_CCxChannelCmd>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	2201      	movs	r2, #1
 8008fee:	2104      	movs	r1, #4
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	f001 fd1b 	bl	800aa2c <TIM_CCxChannelCmd>
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	687a      	ldr	r2, [r7, #4]
 8008ffc:	6812      	ldr	r2, [r2, #0]
 8008ffe:	68d2      	ldr	r2, [r2, #12]
 8009000:	f042 0202 	orr.w	r2, r2, #2
 8009004:	60da      	str	r2, [r3, #12]
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	687a      	ldr	r2, [r7, #4]
 800900c:	6812      	ldr	r2, [r2, #0]
 800900e:	68d2      	ldr	r2, [r2, #12]
 8009010:	f042 0204 	orr.w	r2, r2, #4
 8009014:	60da      	str	r2, [r3, #12]
     break; 
 8009016:	bf00      	nop
    }
  }
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	687a      	ldr	r2, [r7, #4]
 800901e:	6812      	ldr	r2, [r2, #0]
 8009020:	6812      	ldr	r2, [r2, #0]
 8009022:	f042 0201 	orr.w	r2, r2, #1
 8009026:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8009028:	2300      	movs	r3, #0
}
 800902a:	4618      	mov	r0, r3
 800902c:	3708      	adds	r7, #8
 800902e:	46bd      	mov	sp, r7
 8009030:	bd80      	pop	{r7, pc}

08009032 <HAL_TIM_Encoder_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009032:	b580      	push	{r7, lr}
 8009034:	b082      	sub	sp, #8
 8009036:	af00      	add	r7, sp, #0
 8009038:	6078      	str	r0, [r7, #4]
 800903a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    
  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */ 
  if(Channel == TIM_CHANNEL_1)
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d10f      	bne.n	8009062 <HAL_TIM_Encoder_Stop_IT+0x30>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	2200      	movs	r2, #0
 8009048:	2100      	movs	r1, #0
 800904a:	4618      	mov	r0, r3
 800904c:	f001 fcee 	bl	800aa2c <TIM_CCxChannelCmd>
    
    /* Disable the capture compare Interrupts 1 */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	687a      	ldr	r2, [r7, #4]
 8009056:	6812      	ldr	r2, [r2, #0]
 8009058:	68d2      	ldr	r2, [r2, #12]
 800905a:	f022 0202 	bic.w	r2, r2, #2
 800905e:	60da      	str	r2, [r3, #12]
 8009060:	e030      	b.n	80090c4 <HAL_TIM_Encoder_Stop_IT+0x92>
  }  
  else if(Channel == TIM_CHANNEL_2)
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	2b04      	cmp	r3, #4
 8009066:	d10f      	bne.n	8009088 <HAL_TIM_Encoder_Stop_IT+0x56>
  {  
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); 
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	2200      	movs	r2, #0
 800906e:	2104      	movs	r1, #4
 8009070:	4618      	mov	r0, r3
 8009072:	f001 fcdb 	bl	800aa2c <TIM_CCxChannelCmd>
    
    /* Disable the capture compare Interrupts 2 */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	687a      	ldr	r2, [r7, #4]
 800907c:	6812      	ldr	r2, [r2, #0]
 800907e:	68d2      	ldr	r2, [r2, #12]
 8009080:	f022 0204 	bic.w	r2, r2, #4
 8009084:	60da      	str	r2, [r3, #12]
 8009086:	e01d      	b.n	80090c4 <HAL_TIM_Encoder_Stop_IT+0x92>
  }  
  else
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	2200      	movs	r2, #0
 800908e:	2100      	movs	r1, #0
 8009090:	4618      	mov	r0, r3
 8009092:	f001 fccb 	bl	800aa2c <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); 
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	2200      	movs	r2, #0
 800909c:	2104      	movs	r1, #4
 800909e:	4618      	mov	r0, r3
 80090a0:	f001 fcc4 	bl	800aa2c <TIM_CCxChannelCmd>
    
    /* Disable the capture compare Interrupts 1 and 2 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	687a      	ldr	r2, [r7, #4]
 80090aa:	6812      	ldr	r2, [r2, #0]
 80090ac:	68d2      	ldr	r2, [r2, #12]
 80090ae:	f022 0202 	bic.w	r2, r2, #2
 80090b2:	60da      	str	r2, [r3, #12]
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	687a      	ldr	r2, [r7, #4]
 80090ba:	6812      	ldr	r2, [r2, #0]
 80090bc:	68d2      	ldr	r2, [r2, #12]
 80090be:	f022 0204 	bic.w	r2, r2, #4
 80090c2:	60da      	str	r2, [r3, #12]
  }
    
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	6a1a      	ldr	r2, [r3, #32]
 80090ca:	f241 1311 	movw	r3, #4369	; 0x1111
 80090ce:	4013      	ands	r3, r2
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d10f      	bne.n	80090f4 <HAL_TIM_Encoder_Stop_IT+0xc2>
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	6a1a      	ldr	r2, [r3, #32]
 80090da:	f240 4344 	movw	r3, #1092	; 0x444
 80090de:	4013      	ands	r3, r2
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d107      	bne.n	80090f4 <HAL_TIM_Encoder_Stop_IT+0xc2>
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	687a      	ldr	r2, [r7, #4]
 80090ea:	6812      	ldr	r2, [r2, #0]
 80090ec:	6812      	ldr	r2, [r2, #0]
 80090ee:	f022 0201 	bic.w	r2, r2, #1
 80090f2:	601a      	str	r2, [r3, #0]
  
  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2201      	movs	r2, #1
 80090f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
 80090fc:	2300      	movs	r3, #0
}
 80090fe:	4618      	mov	r0, r3
 8009100:	3708      	adds	r7, #8
 8009102:	46bd      	mov	sp, r7
 8009104:	bd80      	pop	{r7, pc}

08009106 <HAL_TIM_Encoder_Start_DMA>:
  * @param  pData2 The destination Buffer address for IC2.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1, uint32_t *pData2, uint16_t Length)
{
 8009106:	b580      	push	{r7, lr}
 8009108:	b084      	sub	sp, #16
 800910a:	af00      	add	r7, sp, #0
 800910c:	60f8      	str	r0, [r7, #12]
 800910e:	60b9      	str	r1, [r7, #8]
 8009110:	607a      	str	r2, [r7, #4]
 8009112:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
  
  if((htim->State == HAL_TIM_STATE_BUSY))
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800911a:	b2db      	uxtb	r3, r3
 800911c:	2b02      	cmp	r3, #2
 800911e:	d101      	bne.n	8009124 <HAL_TIM_Encoder_Start_DMA+0x1e>
  {
     return HAL_BUSY;
 8009120:	2302      	movs	r3, #2
 8009122:	e0bc      	b.n	800929e <HAL_TIM_Encoder_Start_DMA+0x198>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800912a:	b2db      	uxtb	r3, r3
 800912c:	2b01      	cmp	r3, #1
 800912e:	d10e      	bne.n	800914e <HAL_TIM_Encoder_Start_DMA+0x48>
  {
    if((((pData1 == 0U) || (pData2 == 0U) )) && (Length > 0)) 
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d002      	beq.n	800913c <HAL_TIM_Encoder_Start_DMA+0x36>
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d104      	bne.n	8009146 <HAL_TIM_Encoder_Start_DMA+0x40>
 800913c:	8b3b      	ldrh	r3, [r7, #24]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d001      	beq.n	8009146 <HAL_TIM_Encoder_Start_DMA+0x40>
    {
      return HAL_ERROR;                                    
 8009142:	2301      	movs	r3, #1
 8009144:	e0ab      	b.n	800929e <HAL_TIM_Encoder_Start_DMA+0x198>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	2202      	movs	r2, #2
 800914a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }  
   
  switch (Channel)
 800914e:	68bb      	ldr	r3, [r7, #8]
 8009150:	2b04      	cmp	r3, #4
 8009152:	d02e      	beq.n	80091b2 <HAL_TIM_Encoder_Start_DMA+0xac>
 8009154:	2b18      	cmp	r3, #24
 8009156:	d056      	beq.n	8009206 <HAL_TIM_Encoder_Start_DMA+0x100>
 8009158:	2b00      	cmp	r3, #0
 800915a:	d000      	beq.n	800915e <HAL_TIM_Encoder_Start_DMA+0x58>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
    }
    break;
    
    default:
    break;
 800915c:	e09e      	b.n	800929c <HAL_TIM_Encoder_Start_DMA+0x196>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	6a1b      	ldr	r3, [r3, #32]
 8009162:	4a51      	ldr	r2, [pc, #324]	; (80092a8 <HAL_TIM_Encoder_Start_DMA+0x1a2>)
 8009164:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	6a1b      	ldr	r3, [r3, #32]
 800916a:	4a50      	ldr	r2, [pc, #320]	; (80092ac <HAL_TIM_Encoder_Start_DMA+0x1a6>)
 800916c:	64da      	str	r2, [r3, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t )pData1, Length); 
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	6a18      	ldr	r0, [r3, #32]
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	3334      	adds	r3, #52	; 0x34
 8009178:	4619      	mov	r1, r3
 800917a:	687a      	ldr	r2, [r7, #4]
 800917c:	8b3b      	ldrh	r3, [r7, #24]
 800917e:	f7f7 fe74 	bl	8000e6a <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	68fa      	ldr	r2, [r7, #12]
 8009188:	6812      	ldr	r2, [r2, #0]
 800918a:	68d2      	ldr	r2, [r2, #12]
 800918c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009190:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE(htim);
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	68fa      	ldr	r2, [r7, #12]
 8009198:	6812      	ldr	r2, [r2, #0]
 800919a:	6812      	ldr	r2, [r2, #0]
 800919c:	f042 0201 	orr.w	r2, r2, #1
 80091a0:	601a      	str	r2, [r3, #0]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	2201      	movs	r2, #1
 80091a8:	2100      	movs	r1, #0
 80091aa:	4618      	mov	r0, r3
 80091ac:	f001 fc3e 	bl	800aa2c <TIM_CCxChannelCmd>
    break;
 80091b0:	e074      	b.n	800929c <HAL_TIM_Encoder_Start_DMA+0x196>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091b6:	4a3c      	ldr	r2, [pc, #240]	; (80092a8 <HAL_TIM_Encoder_Start_DMA+0x1a2>)
 80091b8:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091be:	4a3b      	ldr	r2, [pc, #236]	; (80092ac <HAL_TIM_Encoder_Start_DMA+0x1a6>)
 80091c0:	64da      	str	r2, [r3, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, Length);
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	3338      	adds	r3, #56	; 0x38
 80091cc:	4619      	mov	r1, r3
 80091ce:	683a      	ldr	r2, [r7, #0]
 80091d0:	8b3b      	ldrh	r3, [r7, #24]
 80091d2:	f7f7 fe4a 	bl	8000e6a <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	68fa      	ldr	r2, [r7, #12]
 80091dc:	6812      	ldr	r2, [r2, #0]
 80091de:	68d2      	ldr	r2, [r2, #12]
 80091e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80091e4:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE(htim);
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	68fa      	ldr	r2, [r7, #12]
 80091ec:	6812      	ldr	r2, [r2, #0]
 80091ee:	6812      	ldr	r2, [r2, #0]
 80091f0:	f042 0201 	orr.w	r2, r2, #1
 80091f4:	601a      	str	r2, [r3, #0]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	2201      	movs	r2, #1
 80091fc:	2104      	movs	r1, #4
 80091fe:	4618      	mov	r0, r3
 8009200:	f001 fc14 	bl	800aa2c <TIM_CCxChannelCmd>
    break;
 8009204:	e04a      	b.n	800929c <HAL_TIM_Encoder_Start_DMA+0x196>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	6a1b      	ldr	r3, [r3, #32]
 800920a:	4a27      	ldr	r2, [pc, #156]	; (80092a8 <HAL_TIM_Encoder_Start_DMA+0x1a2>)
 800920c:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	6a1b      	ldr	r3, [r3, #32]
 8009212:	4a26      	ldr	r2, [pc, #152]	; (80092ac <HAL_TIM_Encoder_Start_DMA+0x1a6>)
 8009214:	64da      	str	r2, [r3, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1, Length);
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	6a18      	ldr	r0, [r3, #32]
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	3334      	adds	r3, #52	; 0x34
 8009220:	4619      	mov	r1, r3
 8009222:	687a      	ldr	r2, [r7, #4]
 8009224:	8b3b      	ldrh	r3, [r7, #24]
 8009226:	f7f7 fe20 	bl	8000e6a <HAL_DMA_Start_IT>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800922e:	4a1e      	ldr	r2, [pc, #120]	; (80092a8 <HAL_TIM_Encoder_Start_DMA+0x1a2>)
 8009230:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009236:	4a1d      	ldr	r2, [pc, #116]	; (80092ac <HAL_TIM_Encoder_Start_DMA+0x1a6>)
 8009238:	64da      	str	r2, [r3, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, Length);
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	3338      	adds	r3, #56	; 0x38
 8009244:	4619      	mov	r1, r3
 8009246:	683a      	ldr	r2, [r7, #0]
 8009248:	8b3b      	ldrh	r3, [r7, #24]
 800924a:	f7f7 fe0e 	bl	8000e6a <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE(htim);
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	68fa      	ldr	r2, [r7, #12]
 8009254:	6812      	ldr	r2, [r2, #0]
 8009256:	6812      	ldr	r2, [r2, #0]
 8009258:	f042 0201 	orr.w	r2, r2, #1
 800925c:	601a      	str	r2, [r3, #0]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	2201      	movs	r2, #1
 8009264:	2100      	movs	r1, #0
 8009266:	4618      	mov	r0, r3
 8009268:	f001 fbe0 	bl	800aa2c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	2201      	movs	r2, #1
 8009272:	2104      	movs	r1, #4
 8009274:	4618      	mov	r0, r3
 8009276:	f001 fbd9 	bl	800aa2c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	68fa      	ldr	r2, [r7, #12]
 8009280:	6812      	ldr	r2, [r2, #0]
 8009282:	68d2      	ldr	r2, [r2, #12]
 8009284:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009288:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	68fa      	ldr	r2, [r7, #12]
 8009290:	6812      	ldr	r2, [r2, #0]
 8009292:	68d2      	ldr	r2, [r2, #12]
 8009294:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009298:	60da      	str	r2, [r3, #12]
    break;
 800929a:	bf00      	nop
  }  
  /* Return function status */
  return HAL_OK;
 800929c:	2300      	movs	r3, #0
}
 800929e:	4618      	mov	r0, r3
 80092a0:	3710      	adds	r7, #16
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bd80      	pop	{r7, pc}
 80092a6:	bf00      	nop
 80092a8:	0800a9bd 	.word	0x0800a9bd
 80092ac:	0800a999 	.word	0x0800a999

080092b0 <HAL_TIM_Encoder_Stop_DMA>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b082      	sub	sp, #8
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
 80092b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
  
  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */ 
  if(Channel == TIM_CHANNEL_1)
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d10f      	bne.n	80092e0 <HAL_TIM_Encoder_Stop_DMA+0x30>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	2200      	movs	r2, #0
 80092c6:	2100      	movs	r1, #0
 80092c8:	4618      	mov	r0, r3
 80092ca:	f001 fbaf 	bl	800aa2c <TIM_CCxChannelCmd>
    
    /* Disable the capture compare DMA Request 1 */
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	687a      	ldr	r2, [r7, #4]
 80092d4:	6812      	ldr	r2, [r2, #0]
 80092d6:	68d2      	ldr	r2, [r2, #12]
 80092d8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80092dc:	60da      	str	r2, [r3, #12]
 80092de:	e030      	b.n	8009342 <HAL_TIM_Encoder_Stop_DMA+0x92>
  }  
  else if(Channel == TIM_CHANNEL_2)
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	2b04      	cmp	r3, #4
 80092e4:	d10f      	bne.n	8009306 <HAL_TIM_Encoder_Stop_DMA+0x56>
  {  
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); 
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	2200      	movs	r2, #0
 80092ec:	2104      	movs	r1, #4
 80092ee:	4618      	mov	r0, r3
 80092f0:	f001 fb9c 	bl	800aa2c <TIM_CCxChannelCmd>
    
    /* Disable the capture compare DMA Request 2 */
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	687a      	ldr	r2, [r7, #4]
 80092fa:	6812      	ldr	r2, [r2, #0]
 80092fc:	68d2      	ldr	r2, [r2, #12]
 80092fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009302:	60da      	str	r2, [r3, #12]
 8009304:	e01d      	b.n	8009342 <HAL_TIM_Encoder_Stop_DMA+0x92>
  }  
  else
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	2200      	movs	r2, #0
 800930c:	2100      	movs	r1, #0
 800930e:	4618      	mov	r0, r3
 8009310:	f001 fb8c 	bl	800aa2c <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); 
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	2200      	movs	r2, #0
 800931a:	2104      	movs	r1, #4
 800931c:	4618      	mov	r0, r3
 800931e:	f001 fb85 	bl	800aa2c <TIM_CCxChannelCmd>
    
    /* Disable the capture compare DMA Request 1 and 2 */
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	687a      	ldr	r2, [r7, #4]
 8009328:	6812      	ldr	r2, [r2, #0]
 800932a:	68d2      	ldr	r2, [r2, #12]
 800932c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8009330:	60da      	str	r2, [r3, #12]
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	687a      	ldr	r2, [r7, #4]
 8009338:	6812      	ldr	r2, [r2, #0]
 800933a:	68d2      	ldr	r2, [r2, #12]
 800933c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009340:	60da      	str	r2, [r3, #12]
  }
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	6a1a      	ldr	r2, [r3, #32]
 8009348:	f241 1311 	movw	r3, #4369	; 0x1111
 800934c:	4013      	ands	r3, r2
 800934e:	2b00      	cmp	r3, #0
 8009350:	d10f      	bne.n	8009372 <HAL_TIM_Encoder_Stop_DMA+0xc2>
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	6a1a      	ldr	r2, [r3, #32]
 8009358:	f240 4344 	movw	r3, #1092	; 0x444
 800935c:	4013      	ands	r3, r2
 800935e:	2b00      	cmp	r3, #0
 8009360:	d107      	bne.n	8009372 <HAL_TIM_Encoder_Stop_DMA+0xc2>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	687a      	ldr	r2, [r7, #4]
 8009368:	6812      	ldr	r2, [r2, #0]
 800936a:	6812      	ldr	r2, [r2, #0]
 800936c:	f022 0201 	bic.w	r2, r2, #1
 8009370:	601a      	str	r2, [r3, #0]
  
  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2201      	movs	r2, #1
 8009376:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
 800937a:	2300      	movs	r3, #0
}
 800937c:	4618      	mov	r0, r3
 800937e:	3708      	adds	r7, #8
 8009380:	46bd      	mov	sp, r7
 8009382:	bd80      	pop	{r7, pc}

08009384 <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b082      	sub	sp, #8
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	691b      	ldr	r3, [r3, #16]
 8009392:	f003 0302 	and.w	r3, r3, #2
 8009396:	2b02      	cmp	r3, #2
 8009398:	d122      	bne.n	80093e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	68db      	ldr	r3, [r3, #12]
 80093a0:	f003 0302 	and.w	r3, r3, #2
 80093a4:	2b02      	cmp	r3, #2
 80093a6:	d11b      	bne.n	80093e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	f06f 0202 	mvn.w	r2, #2
 80093b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2201      	movs	r2, #1
 80093b6:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	699b      	ldr	r3, [r3, #24]
 80093be:	f003 0303 	and.w	r3, r3, #3
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d003      	beq.n	80093ce <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f001 f894 	bl	800a4f4 <HAL_TIM_IC_CaptureCallback>
 80093cc:	e005      	b.n	80093da <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f001 f886 	bl	800a4e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f001 f897 	bl	800a508 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2200      	movs	r2, #0
 80093de:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	691b      	ldr	r3, [r3, #16]
 80093e6:	f003 0304 	and.w	r3, r3, #4
 80093ea:	2b04      	cmp	r3, #4
 80093ec:	d122      	bne.n	8009434 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	68db      	ldr	r3, [r3, #12]
 80093f4:	f003 0304 	and.w	r3, r3, #4
 80093f8:	2b04      	cmp	r3, #4
 80093fa:	d11b      	bne.n	8009434 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f06f 0204 	mvn.w	r2, #4
 8009404:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2202      	movs	r2, #2
 800940a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	699b      	ldr	r3, [r3, #24]
 8009412:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009416:	2b00      	cmp	r3, #0
 8009418:	d003      	beq.n	8009422 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f001 f86a 	bl	800a4f4 <HAL_TIM_IC_CaptureCallback>
 8009420:	e005      	b.n	800942e <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f001 f85c 	bl	800a4e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f001 f86d 	bl	800a508 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2200      	movs	r2, #0
 8009432:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	691b      	ldr	r3, [r3, #16]
 800943a:	f003 0308 	and.w	r3, r3, #8
 800943e:	2b08      	cmp	r3, #8
 8009440:	d122      	bne.n	8009488 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	68db      	ldr	r3, [r3, #12]
 8009448:	f003 0308 	and.w	r3, r3, #8
 800944c:	2b08      	cmp	r3, #8
 800944e:	d11b      	bne.n	8009488 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	f06f 0208 	mvn.w	r2, #8
 8009458:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2204      	movs	r2, #4
 800945e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	69db      	ldr	r3, [r3, #28]
 8009466:	f003 0303 	and.w	r3, r3, #3
 800946a:	2b00      	cmp	r3, #0
 800946c:	d003      	beq.n	8009476 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f001 f840 	bl	800a4f4 <HAL_TIM_IC_CaptureCallback>
 8009474:	e005      	b.n	8009482 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009476:	6878      	ldr	r0, [r7, #4]
 8009478:	f001 f832 	bl	800a4e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f001 f843 	bl	800a508 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	2200      	movs	r2, #0
 8009486:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	691b      	ldr	r3, [r3, #16]
 800948e:	f003 0310 	and.w	r3, r3, #16
 8009492:	2b10      	cmp	r3, #16
 8009494:	d122      	bne.n	80094dc <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	68db      	ldr	r3, [r3, #12]
 800949c:	f003 0310 	and.w	r3, r3, #16
 80094a0:	2b10      	cmp	r3, #16
 80094a2:	d11b      	bne.n	80094dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f06f 0210 	mvn.w	r2, #16
 80094ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2208      	movs	r2, #8
 80094b2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	69db      	ldr	r3, [r3, #28]
 80094ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d003      	beq.n	80094ca <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80094c2:	6878      	ldr	r0, [r7, #4]
 80094c4:	f001 f816 	bl	800a4f4 <HAL_TIM_IC_CaptureCallback>
 80094c8:	e005      	b.n	80094d6 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80094ca:	6878      	ldr	r0, [r7, #4]
 80094cc:	f001 f808 	bl	800a4e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094d0:	6878      	ldr	r0, [r7, #4]
 80094d2:	f001 f819 	bl	800a508 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2200      	movs	r2, #0
 80094da:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	691b      	ldr	r3, [r3, #16]
 80094e2:	f003 0301 	and.w	r3, r3, #1
 80094e6:	2b01      	cmp	r3, #1
 80094e8:	d10e      	bne.n	8009508 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	68db      	ldr	r3, [r3, #12]
 80094f0:	f003 0301 	and.w	r3, r3, #1
 80094f4:	2b01      	cmp	r3, #1
 80094f6:	d107      	bne.n	8009508 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f06f 0201 	mvn.w	r2, #1
 8009500:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f000 ffe2 	bl	800a4cc <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	691b      	ldr	r3, [r3, #16]
 800950e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009512:	2b80      	cmp	r3, #128	; 0x80
 8009514:	d10e      	bne.n	8009534 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	68db      	ldr	r3, [r3, #12]
 800951c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009520:	2b80      	cmp	r3, #128	; 0x80
 8009522:	d107      	bne.n	8009534 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800952c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f003 f817 	bl	800c562 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	691b      	ldr	r3, [r3, #16]
 800953a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800953e:	2b40      	cmp	r3, #64	; 0x40
 8009540:	d10e      	bne.n	8009560 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	68db      	ldr	r3, [r3, #12]
 8009548:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800954c:	2b40      	cmp	r3, #64	; 0x40
 800954e:	d107      	bne.n	8009560 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009558:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f000 ffde 	bl	800a51c <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	691b      	ldr	r3, [r3, #16]
 8009566:	f003 0320 	and.w	r3, r3, #32
 800956a:	2b20      	cmp	r3, #32
 800956c:	d10e      	bne.n	800958c <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	68db      	ldr	r3, [r3, #12]
 8009574:	f003 0320 	and.w	r3, r3, #32
 8009578:	2b20      	cmp	r3, #32
 800957a:	d107      	bne.n	800958c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	f06f 0220 	mvn.w	r2, #32
 8009584:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f002 ffe1 	bl	800c54e <HAL_TIMEx_CommutationCallback>
    }
  }
}
 800958c:	bf00      	nop
 800958e:	3708      	adds	r7, #8
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}

08009594 <HAL_TIM_OC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b084      	sub	sp, #16
 8009598:	af00      	add	r7, sp, #0
 800959a:	60f8      	str	r0, [r7, #12]
 800959c:	60b9      	str	r1, [r7, #8]
 800959e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  
  /* Check input state */
  __HAL_LOCK(htim); 
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80095a6:	2b01      	cmp	r3, #1
 80095a8:	d101      	bne.n	80095ae <HAL_TIM_OC_ConfigChannel+0x1a>
 80095aa:	2302      	movs	r3, #2
 80095ac:	e04e      	b.n	800964c <HAL_TIM_OC_ConfigChannel+0xb8>
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	2201      	movs	r2, #1
 80095b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	2202      	movs	r2, #2
 80095ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  switch (Channel)
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2b0c      	cmp	r3, #12
 80095c2:	d839      	bhi.n	8009638 <HAL_TIM_OC_ConfigChannel+0xa4>
 80095c4:	a201      	add	r2, pc, #4	; (adr r2, 80095cc <HAL_TIM_OC_ConfigChannel+0x38>)
 80095c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095ca:	bf00      	nop
 80095cc:	08009601 	.word	0x08009601
 80095d0:	08009639 	.word	0x08009639
 80095d4:	08009639 	.word	0x08009639
 80095d8:	08009639 	.word	0x08009639
 80095dc:	0800960f 	.word	0x0800960f
 80095e0:	08009639 	.word	0x08009639
 80095e4:	08009639 	.word	0x08009639
 80095e8:	08009639 	.word	0x08009639
 80095ec:	0800961d 	.word	0x0800961d
 80095f0:	08009639 	.word	0x08009639
 80095f4:	08009639 	.word	0x08009639
 80095f8:	08009639 	.word	0x08009639
 80095fc:	0800962b 	.word	0x0800962b
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	68b9      	ldr	r1, [r7, #8]
 8009606:	4618      	mov	r0, r3
 8009608:	f001 fa57 	bl	800aaba <TIM_OC1_SetConfig>
    }
    break;
 800960c:	e015      	b.n	800963a <HAL_TIM_OC_ConfigChannel+0xa6>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	68b9      	ldr	r1, [r7, #8]
 8009614:	4618      	mov	r0, r3
 8009616:	f001 f90f 	bl	800a838 <TIM_OC2_SetConfig>
    }
    break;
 800961a:	e00e      	b.n	800963a <HAL_TIM_OC_ConfigChannel+0xa6>
    
    case TIM_CHANNEL_3:
    {
       assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	68b9      	ldr	r1, [r7, #8]
 8009622:	4618      	mov	r0, r3
 8009624:	f001 fabc 	bl	800aba0 <TIM_OC3_SetConfig>
    }
    break;
 8009628:	e007      	b.n	800963a <HAL_TIM_OC_ConfigChannel+0xa6>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	68b9      	ldr	r1, [r7, #8]
 8009630:	4618      	mov	r0, r3
 8009632:	f001 fb2d 	bl	800ac90 <TIM_OC4_SetConfig>
    }
    break;
 8009636:	e000      	b.n	800963a <HAL_TIM_OC_ConfigChannel+0xa6>
    
    default:
    break;    
 8009638:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	2201      	movs	r2, #1
 800963e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim); 
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	2200      	movs	r2, #0
 8009646:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800964a:	2300      	movs	r3, #0
}
 800964c:	4618      	mov	r0, r3
 800964e:	3710      	adds	r7, #16
 8009650:	46bd      	mov	sp, r7
 8009652:	bd80      	pop	{r7, pc}

08009654 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b084      	sub	sp, #16
 8009658:	af00      	add	r7, sp, #0
 800965a:	60f8      	str	r0, [r7, #12]
 800965c:	60b9      	str	r1, [r7, #8]
 800965e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
  
  __HAL_LOCK(htim);
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009666:	2b01      	cmp	r3, #1
 8009668:	d101      	bne.n	800966e <HAL_TIM_IC_ConfigChannel+0x1a>
 800966a:	2302      	movs	r3, #2
 800966c:	e08a      	b.n	8009784 <HAL_TIM_IC_ConfigChannel+0x130>
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	2201      	movs	r2, #1
 8009672:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	2202      	movs	r2, #2
 800967a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  if (Channel == TIM_CHANNEL_1)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d11b      	bne.n	80096bc <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	6818      	ldr	r0, [r3, #0]
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	6819      	ldr	r1, [r3, #0]
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	685a      	ldr	r2, [r3, #4]
 8009690:	68bb      	ldr	r3, [r7, #8]
 8009692:	68db      	ldr	r3, [r3, #12]
 8009694:	f001 f854 	bl	800a740 <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	68fa      	ldr	r2, [r7, #12]
 800969e:	6812      	ldr	r2, [r2, #0]
 80096a0:	6992      	ldr	r2, [r2, #24]
 80096a2:	f022 020c 	bic.w	r2, r2, #12
 80096a6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	68fa      	ldr	r2, [r7, #12]
 80096ae:	6812      	ldr	r2, [r2, #0]
 80096b0:	6991      	ldr	r1, [r2, #24]
 80096b2:	68ba      	ldr	r2, [r7, #8]
 80096b4:	6892      	ldr	r2, [r2, #8]
 80096b6:	430a      	orrs	r2, r1
 80096b8:	619a      	str	r2, [r3, #24]
 80096ba:	e05a      	b.n	8009772 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2b04      	cmp	r3, #4
 80096c0:	d11c      	bne.n	80096fc <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    
    TIM_TI2_SetConfig(htim->Instance, 
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	6818      	ldr	r0, [r3, #0]
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	6819      	ldr	r1, [r3, #0]
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	685a      	ldr	r2, [r3, #4]
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	68db      	ldr	r3, [r3, #12]
 80096d2:	f001 fbfb 	bl	800aecc <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);
               
    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	68fa      	ldr	r2, [r7, #12]
 80096dc:	6812      	ldr	r2, [r2, #0]
 80096de:	6992      	ldr	r2, [r2, #24]
 80096e0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80096e4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	68fa      	ldr	r2, [r7, #12]
 80096ec:	6812      	ldr	r2, [r2, #0]
 80096ee:	6991      	ldr	r1, [r2, #24]
 80096f0:	68ba      	ldr	r2, [r7, #8]
 80096f2:	6892      	ldr	r2, [r2, #8]
 80096f4:	0212      	lsls	r2, r2, #8
 80096f6:	430a      	orrs	r2, r1
 80096f8:	619a      	str	r2, [r3, #24]
 80096fa:	e03a      	b.n	8009772 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	2b08      	cmp	r3, #8
 8009700:	d11b      	bne.n	800973a <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
    
    TIM_TI3_SetConfig(htim->Instance,  
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	6818      	ldr	r0, [r3, #0]
 8009706:	68bb      	ldr	r3, [r7, #8]
 8009708:	6819      	ldr	r1, [r3, #0]
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	685a      	ldr	r2, [r3, #4]
 800970e:	68bb      	ldr	r3, [r7, #8]
 8009710:	68db      	ldr	r3, [r3, #12]
 8009712:	f001 fc50 	bl	800afb6 <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	68fa      	ldr	r2, [r7, #12]
 800971c:	6812      	ldr	r2, [r2, #0]
 800971e:	69d2      	ldr	r2, [r2, #28]
 8009720:	f022 020c 	bic.w	r2, r2, #12
 8009724:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	68fa      	ldr	r2, [r7, #12]
 800972c:	6812      	ldr	r2, [r2, #0]
 800972e:	69d1      	ldr	r1, [r2, #28]
 8009730:	68ba      	ldr	r2, [r7, #8]
 8009732:	6892      	ldr	r2, [r2, #8]
 8009734:	430a      	orrs	r2, r1
 8009736:	61da      	str	r2, [r3, #28]
 8009738:	e01b      	b.n	8009772 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
    
    TIM_TI4_SetConfig(htim->Instance, 
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	6818      	ldr	r0, [r3, #0]
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	6819      	ldr	r1, [r3, #0]
 8009742:	68bb      	ldr	r3, [r7, #8]
 8009744:	685a      	ldr	r2, [r3, #4]
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	68db      	ldr	r3, [r3, #12]
 800974a:	f001 fc74 	bl	800b036 <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	68fa      	ldr	r2, [r7, #12]
 8009754:	6812      	ldr	r2, [r2, #0]
 8009756:	69d2      	ldr	r2, [r2, #28]
 8009758:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800975c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	68fa      	ldr	r2, [r7, #12]
 8009764:	6812      	ldr	r2, [r2, #0]
 8009766:	69d1      	ldr	r1, [r2, #28]
 8009768:	68ba      	ldr	r2, [r7, #8]
 800976a:	6892      	ldr	r2, [r2, #8]
 800976c:	0212      	lsls	r2, r2, #8
 800976e:	430a      	orrs	r2, r1
 8009770:	61da      	str	r2, [r3, #28]
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	2201      	movs	r2, #1
 8009776:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	2200      	movs	r2, #0
 800977e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK; 
 8009782:	2300      	movs	r3, #0
}
 8009784:	4618      	mov	r0, r3
 8009786:	3710      	adds	r7, #16
 8009788:	46bd      	mov	sp, r7
 800978a:	bd80      	pop	{r7, pc}

0800978c <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b084      	sub	sp, #16
 8009790:	af00      	add	r7, sp, #0
 8009792:	60f8      	str	r0, [r7, #12]
 8009794:	60b9      	str	r1, [r7, #8]
 8009796:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800979e:	2b01      	cmp	r3, #1
 80097a0:	d101      	bne.n	80097a6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80097a2:	2302      	movs	r3, #2
 80097a4:	e0b4      	b.n	8009910 <HAL_TIM_PWM_ConfigChannel+0x184>
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	2201      	movs	r2, #1
 80097aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	2202      	movs	r2, #2
 80097b2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  switch (Channel)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2b0c      	cmp	r3, #12
 80097ba:	f200 809f 	bhi.w	80098fc <HAL_TIM_PWM_ConfigChannel+0x170>
 80097be:	a201      	add	r2, pc, #4	; (adr r2, 80097c4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80097c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097c4:	080097f9 	.word	0x080097f9
 80097c8:	080098fd 	.word	0x080098fd
 80097cc:	080098fd 	.word	0x080098fd
 80097d0:	080098fd 	.word	0x080098fd
 80097d4:	08009839 	.word	0x08009839
 80097d8:	080098fd 	.word	0x080098fd
 80097dc:	080098fd 	.word	0x080098fd
 80097e0:	080098fd 	.word	0x080098fd
 80097e4:	0800987b 	.word	0x0800987b
 80097e8:	080098fd 	.word	0x080098fd
 80097ec:	080098fd 	.word	0x080098fd
 80097f0:	080098fd 	.word	0x080098fd
 80097f4:	080098bb 	.word	0x080098bb
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	68b9      	ldr	r1, [r7, #8]
 80097fe:	4618      	mov	r0, r3
 8009800:	f001 f95b 	bl	800aaba <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	68fa      	ldr	r2, [r7, #12]
 800980a:	6812      	ldr	r2, [r2, #0]
 800980c:	6992      	ldr	r2, [r2, #24]
 800980e:	f042 0208 	orr.w	r2, r2, #8
 8009812:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	68fa      	ldr	r2, [r7, #12]
 800981a:	6812      	ldr	r2, [r2, #0]
 800981c:	6992      	ldr	r2, [r2, #24]
 800981e:	f022 0204 	bic.w	r2, r2, #4
 8009822:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	68fa      	ldr	r2, [r7, #12]
 800982a:	6812      	ldr	r2, [r2, #0]
 800982c:	6991      	ldr	r1, [r2, #24]
 800982e:	68ba      	ldr	r2, [r7, #8]
 8009830:	6912      	ldr	r2, [r2, #16]
 8009832:	430a      	orrs	r2, r1
 8009834:	619a      	str	r2, [r3, #24]
    }
    break;
 8009836:	e062      	b.n	80098fe <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	68b9      	ldr	r1, [r7, #8]
 800983e:	4618      	mov	r0, r3
 8009840:	f000 fffa 	bl	800a838 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	68fa      	ldr	r2, [r7, #12]
 800984a:	6812      	ldr	r2, [r2, #0]
 800984c:	6992      	ldr	r2, [r2, #24]
 800984e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009852:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	68fa      	ldr	r2, [r7, #12]
 800985a:	6812      	ldr	r2, [r2, #0]
 800985c:	6992      	ldr	r2, [r2, #24]
 800985e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009862:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	68fa      	ldr	r2, [r7, #12]
 800986a:	6812      	ldr	r2, [r2, #0]
 800986c:	6991      	ldr	r1, [r2, #24]
 800986e:	68ba      	ldr	r2, [r7, #8]
 8009870:	6912      	ldr	r2, [r2, #16]
 8009872:	0212      	lsls	r2, r2, #8
 8009874:	430a      	orrs	r2, r1
 8009876:	619a      	str	r2, [r3, #24]
    }
    break;
 8009878:	e041      	b.n	80098fe <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	68b9      	ldr	r1, [r7, #8]
 8009880:	4618      	mov	r0, r3
 8009882:	f001 f98d 	bl	800aba0 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	68fa      	ldr	r2, [r7, #12]
 800988c:	6812      	ldr	r2, [r2, #0]
 800988e:	69d2      	ldr	r2, [r2, #28]
 8009890:	f042 0208 	orr.w	r2, r2, #8
 8009894:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	68fa      	ldr	r2, [r7, #12]
 800989c:	6812      	ldr	r2, [r2, #0]
 800989e:	69d2      	ldr	r2, [r2, #28]
 80098a0:	f022 0204 	bic.w	r2, r2, #4
 80098a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	68fa      	ldr	r2, [r7, #12]
 80098ac:	6812      	ldr	r2, [r2, #0]
 80098ae:	69d1      	ldr	r1, [r2, #28]
 80098b0:	68ba      	ldr	r2, [r7, #8]
 80098b2:	6912      	ldr	r2, [r2, #16]
 80098b4:	430a      	orrs	r2, r1
 80098b6:	61da      	str	r2, [r3, #28]
    }
    break;
 80098b8:	e021      	b.n	80098fe <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	68b9      	ldr	r1, [r7, #8]
 80098c0:	4618      	mov	r0, r3
 80098c2:	f001 f9e5 	bl	800ac90 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	68fa      	ldr	r2, [r7, #12]
 80098cc:	6812      	ldr	r2, [r2, #0]
 80098ce:	69d2      	ldr	r2, [r2, #28]
 80098d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80098d4:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	68fa      	ldr	r2, [r7, #12]
 80098dc:	6812      	ldr	r2, [r2, #0]
 80098de:	69d2      	ldr	r2, [r2, #28]
 80098e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80098e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	68fa      	ldr	r2, [r7, #12]
 80098ec:	6812      	ldr	r2, [r2, #0]
 80098ee:	69d1      	ldr	r1, [r2, #28]
 80098f0:	68ba      	ldr	r2, [r7, #8]
 80098f2:	6912      	ldr	r2, [r2, #16]
 80098f4:	0212      	lsls	r2, r2, #8
 80098f6:	430a      	orrs	r2, r1
 80098f8:	61da      	str	r2, [r3, #28]
    }
    break;
 80098fa:	e000      	b.n	80098fe <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 80098fc:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	2201      	movs	r2, #1
 8009902:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	2200      	movs	r2, #0
 800990a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800990e:	2300      	movs	r3, #0
}
 8009910:	4618      	mov	r0, r3
 8009912:	3710      	adds	r7, #16
 8009914:	46bd      	mov	sp, r7
 8009916:	bd80      	pop	{r7, pc}

08009918 <HAL_TIM_OnePulse_ConfigChannel>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim,  TIM_OnePulse_InitTypeDef* sConfig, uint32_t OutputChannel,  uint32_t InputChannel)
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b08c      	sub	sp, #48	; 0x30
 800991c:	af00      	add	r7, sp, #0
 800991e:	60f8      	str	r0, [r7, #12]
 8009920:	60b9      	str	r1, [r7, #8]
 8009922:	607a      	str	r2, [r7, #4]
 8009924:	603b      	str	r3, [r7, #0]
  
  /* Check the parameters */
  assert_param(IS_TIM_OPM_CHANNELS(OutputChannel));
  assert_param(IS_TIM_OPM_CHANNELS(InputChannel));

  if(OutputChannel != InputChannel)  
 8009926:	687a      	ldr	r2, [r7, #4]
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	429a      	cmp	r2, r3
 800992c:	f000 80af 	beq.w	8009a8e <HAL_TIM_OnePulse_ConfigChannel+0x176>
  {
    __HAL_LOCK(htim);
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009936:	2b01      	cmp	r3, #1
 8009938:	d101      	bne.n	800993e <HAL_TIM_OnePulse_ConfigChannel+0x26>
 800993a:	2302      	movs	r3, #2
 800993c:	e0a8      	b.n	8009a90 <HAL_TIM_OnePulse_ConfigChannel+0x178>
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	2201      	movs	r2, #1
 8009942:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
    htim->State = HAL_TIM_STATE_BUSY;
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	2202      	movs	r2, #2
 800994a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Extract the Output compare configuration from sConfig structure */  
    temp1.OCMode = sConfig->OCMode;
 800994e:	68bb      	ldr	r3, [r7, #8]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	617b      	str	r3, [r7, #20]
    temp1.Pulse = sConfig->Pulse;
 8009954:	68bb      	ldr	r3, [r7, #8]
 8009956:	685b      	ldr	r3, [r3, #4]
 8009958:	61bb      	str	r3, [r7, #24]
    temp1.OCPolarity = sConfig->OCPolarity;
 800995a:	68bb      	ldr	r3, [r7, #8]
 800995c:	689b      	ldr	r3, [r3, #8]
 800995e:	61fb      	str	r3, [r7, #28]
    temp1.OCNPolarity = sConfig->OCNPolarity;
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	68db      	ldr	r3, [r3, #12]
 8009964:	623b      	str	r3, [r7, #32]
    temp1.OCIdleState = sConfig->OCIdleState;
 8009966:	68bb      	ldr	r3, [r7, #8]
 8009968:	691b      	ldr	r3, [r3, #16]
 800996a:	62bb      	str	r3, [r7, #40]	; 0x28
    temp1.OCNIdleState = sConfig->OCNIdleState; 
 800996c:	68bb      	ldr	r3, [r7, #8]
 800996e:	695b      	ldr	r3, [r3, #20]
 8009970:	62fb      	str	r3, [r7, #44]	; 0x2c
    
    switch (OutputChannel)
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d002      	beq.n	800997e <HAL_TIM_OnePulse_ConfigChannel+0x66>
 8009978:	2b04      	cmp	r3, #4
 800997a:	d009      	beq.n	8009990 <HAL_TIM_OnePulse_ConfigChannel+0x78>
      
        TIM_OC2_SetConfig(htim->Instance, &temp1);
      }
      break;
      default:
      break;  
 800997c:	e011      	b.n	80099a2 <HAL_TIM_OnePulse_ConfigChannel+0x8a>
        TIM_OC1_SetConfig(htim->Instance, &temp1); 
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	f107 0214 	add.w	r2, r7, #20
 8009986:	4611      	mov	r1, r2
 8009988:	4618      	mov	r0, r3
 800998a:	f001 f896 	bl	800aaba <TIM_OC1_SetConfig>
      break;
 800998e:	e008      	b.n	80099a2 <HAL_TIM_OnePulse_ConfigChannel+0x8a>
        TIM_OC2_SetConfig(htim->Instance, &temp1);
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f107 0214 	add.w	r2, r7, #20
 8009998:	4611      	mov	r1, r2
 800999a:	4618      	mov	r0, r3
 800999c:	f000 ff4c 	bl	800a838 <TIM_OC2_SetConfig>
      break;
 80099a0:	bf00      	nop
    } 
    switch (InputChannel)
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d002      	beq.n	80099ae <HAL_TIM_OnePulse_ConfigChannel+0x96>
 80099a8:	2b04      	cmp	r3, #4
 80099aa:	d033      	beq.n	8009a14 <HAL_TIM_OnePulse_ConfigChannel+0xfc>
        htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
      }
      break;
    
      default:
      break;  
 80099ac:	e065      	b.n	8009a7a <HAL_TIM_OnePulse_ConfigChannel+0x162>
        TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity,
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	6818      	ldr	r0, [r3, #0]
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	6999      	ldr	r1, [r3, #24]
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	69da      	ldr	r2, [r3, #28]
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	6a1b      	ldr	r3, [r3, #32]
 80099be:	f000 febf 	bl	800a740 <TIM_TI1_SetConfig>
        htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	68fa      	ldr	r2, [r7, #12]
 80099c8:	6812      	ldr	r2, [r2, #0]
 80099ca:	6992      	ldr	r2, [r2, #24]
 80099cc:	f022 020c 	bic.w	r2, r2, #12
 80099d0:	619a      	str	r2, [r3, #24]
        htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	68fa      	ldr	r2, [r7, #12]
 80099d8:	6812      	ldr	r2, [r2, #0]
 80099da:	6892      	ldr	r2, [r2, #8]
 80099dc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80099e0:	609a      	str	r2, [r3, #8]
        htim->Instance->SMCR |= TIM_TS_TI1FP1;
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	68fa      	ldr	r2, [r7, #12]
 80099e8:	6812      	ldr	r2, [r2, #0]
 80099ea:	6892      	ldr	r2, [r2, #8]
 80099ec:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 80099f0:	609a      	str	r2, [r3, #8]
        htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	68fa      	ldr	r2, [r7, #12]
 80099f8:	6812      	ldr	r2, [r2, #0]
 80099fa:	6892      	ldr	r2, [r2, #8]
 80099fc:	f022 0207 	bic.w	r2, r2, #7
 8009a00:	609a      	str	r2, [r3, #8]
        htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	68fa      	ldr	r2, [r7, #12]
 8009a08:	6812      	ldr	r2, [r2, #0]
 8009a0a:	6892      	ldr	r2, [r2, #8]
 8009a0c:	f042 0206 	orr.w	r2, r2, #6
 8009a10:	609a      	str	r2, [r3, #8]
      break;
 8009a12:	e032      	b.n	8009a7a <HAL_TIM_OnePulse_ConfigChannel+0x162>
        TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity,
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	6818      	ldr	r0, [r3, #0]
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	6999      	ldr	r1, [r3, #24]
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	69da      	ldr	r2, [r3, #28]
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	6a1b      	ldr	r3, [r3, #32]
 8009a24:	f001 fa52 	bl	800aecc <TIM_TI2_SetConfig>
        htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	68fa      	ldr	r2, [r7, #12]
 8009a2e:	6812      	ldr	r2, [r2, #0]
 8009a30:	6992      	ldr	r2, [r2, #24]
 8009a32:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009a36:	619a      	str	r2, [r3, #24]
        htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	68fa      	ldr	r2, [r7, #12]
 8009a3e:	6812      	ldr	r2, [r2, #0]
 8009a40:	6892      	ldr	r2, [r2, #8]
 8009a42:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8009a46:	609a      	str	r2, [r3, #8]
        htim->Instance->SMCR |= TIM_TS_TI2FP2;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	68fa      	ldr	r2, [r7, #12]
 8009a4e:	6812      	ldr	r2, [r2, #0]
 8009a50:	6892      	ldr	r2, [r2, #8]
 8009a52:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8009a56:	609a      	str	r2, [r3, #8]
        htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	68fa      	ldr	r2, [r7, #12]
 8009a5e:	6812      	ldr	r2, [r2, #0]
 8009a60:	6892      	ldr	r2, [r2, #8]
 8009a62:	f022 0207 	bic.w	r2, r2, #7
 8009a66:	609a      	str	r2, [r3, #8]
        htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	68fa      	ldr	r2, [r7, #12]
 8009a6e:	6812      	ldr	r2, [r2, #0]
 8009a70:	6892      	ldr	r2, [r2, #8]
 8009a72:	f042 0206 	orr.w	r2, r2, #6
 8009a76:	609a      	str	r2, [r3, #8]
      break;
 8009a78:	bf00      	nop
    }
  
    htim->State = HAL_TIM_STATE_READY;
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	2201      	movs	r2, #1
 8009a7e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    __HAL_UNLOCK(htim);
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	2200      	movs	r2, #0
 8009a86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
    return HAL_OK;
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	e000      	b.n	8009a90 <HAL_TIM_OnePulse_ConfigChannel+0x178>
  }
  else
  {
    return HAL_ERROR;
 8009a8e:	2301      	movs	r3, #1
  }
} 
 8009a90:	4618      	mov	r0, r3
 8009a92:	3730      	adds	r7, #48	; 0x30
 8009a94:	46bd      	mov	sp, r7
 8009a96:	bd80      	pop	{r7, pc}

08009a98 <HAL_TIM_DMABurst_WriteStart>:
  *         between TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc,
                                              uint32_t* BurstBuffer, uint32_t  BurstLength)
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b084      	sub	sp, #16
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	60f8      	str	r0, [r7, #12]
 8009aa0:	60b9      	str	r1, [r7, #8]
 8009aa2:	607a      	str	r2, [r7, #4]
 8009aa4:	603b      	str	r3, [r7, #0]
  assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
  assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
  assert_param(IS_TIM_DMA_LENGTH(BurstLength));
  
  if((htim->State == HAL_TIM_STATE_BUSY))
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009aac:	b2db      	uxtb	r3, r3
 8009aae:	2b02      	cmp	r3, #2
 8009ab0:	d101      	bne.n	8009ab6 <HAL_TIM_DMABurst_WriteStart+0x1e>
  {
     return HAL_BUSY;
 8009ab2:	2302      	movs	r3, #2
 8009ab4:	e0d3      	b.n	8009c5e <HAL_TIM_DMABurst_WriteStart+0x1c6>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009abc:	b2db      	uxtb	r3, r3
 8009abe:	2b01      	cmp	r3, #1
 8009ac0:	d10b      	bne.n	8009ada <HAL_TIM_DMABurst_WriteStart+0x42>
  {
    if((BurstBuffer == 0U) && (BurstLength > 0U)) 
 8009ac2:	683b      	ldr	r3, [r7, #0]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d104      	bne.n	8009ad2 <HAL_TIM_DMABurst_WriteStart+0x3a>
 8009ac8:	69bb      	ldr	r3, [r7, #24]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d001      	beq.n	8009ad2 <HAL_TIM_DMABurst_WriteStart+0x3a>
    {
      return HAL_ERROR;                                    
 8009ace:	2301      	movs	r3, #1
 8009ad0:	e0c5      	b.n	8009c5e <HAL_TIM_DMABurst_WriteStart+0x1c6>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	2202      	movs	r2, #2
 8009ad6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }
  switch(BurstRequestSrc)
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009ae0:	d056      	beq.n	8009b90 <HAL_TIM_DMABurst_WriteStart+0xf8>
 8009ae2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009ae6:	d809      	bhi.n	8009afc <HAL_TIM_DMABurst_WriteStart+0x64>
 8009ae8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009aec:	d026      	beq.n	8009b3c <HAL_TIM_DMABurst_WriteStart+0xa4>
 8009aee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009af2:	d038      	beq.n	8009b66 <HAL_TIM_DMABurst_WriteStart+0xce>
 8009af4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009af8:	d00b      	beq.n	8009b12 <HAL_TIM_DMABurst_WriteStart+0x7a>
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);     
    }
    break;
    default:
    break;  
 8009afa:	e09d      	b.n	8009c38 <HAL_TIM_DMABurst_WriteStart+0x1a0>
  switch(BurstRequestSrc)
 8009afc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009b00:	d070      	beq.n	8009be4 <HAL_TIM_DMABurst_WriteStart+0x14c>
 8009b02:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009b06:	f000 8082 	beq.w	8009c0e <HAL_TIM_DMABurst_WriteStart+0x176>
 8009b0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b0e:	d054      	beq.n	8009bba <HAL_TIM_DMABurst_WriteStart+0x122>
    break;  
 8009b10:	e092      	b.n	8009c38 <HAL_TIM_DMABurst_WriteStart+0x1a0>
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	69db      	ldr	r3, [r3, #28]
 8009b16:	4a54      	ldr	r2, [pc, #336]	; (8009c68 <HAL_TIM_DMABurst_WriteStart+0x1d0>)
 8009b18:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	69db      	ldr	r3, [r3, #28]
 8009b1e:	4a53      	ldr	r2, [pc, #332]	; (8009c6c <HAL_TIM_DMABurst_WriteStart+0x1d4>)
 8009b20:	64da      	str	r2, [r3, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U); 
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	69d8      	ldr	r0, [r3, #28]
 8009b26:	6839      	ldr	r1, [r7, #0]
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	334c      	adds	r3, #76	; 0x4c
 8009b2e:	461a      	mov	r2, r3
 8009b30:	69bb      	ldr	r3, [r7, #24]
 8009b32:	0a1b      	lsrs	r3, r3, #8
 8009b34:	3301      	adds	r3, #1
 8009b36:	f7f7 f998 	bl	8000e6a <HAL_DMA_Start_IT>
    break;
 8009b3a:	e07d      	b.n	8009c38 <HAL_TIM_DMABurst_WriteStart+0x1a0>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	6a1b      	ldr	r3, [r3, #32]
 8009b40:	4a4b      	ldr	r2, [pc, #300]	; (8009c70 <HAL_TIM_DMABurst_WriteStart+0x1d8>)
 8009b42:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	6a1b      	ldr	r3, [r3, #32]
 8009b48:	4a48      	ldr	r2, [pc, #288]	; (8009c6c <HAL_TIM_DMABurst_WriteStart+0x1d4>)
 8009b4a:	64da      	str	r2, [r3, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);     
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	6a18      	ldr	r0, [r3, #32]
 8009b50:	6839      	ldr	r1, [r7, #0]
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	334c      	adds	r3, #76	; 0x4c
 8009b58:	461a      	mov	r2, r3
 8009b5a:	69bb      	ldr	r3, [r7, #24]
 8009b5c:	0a1b      	lsrs	r3, r3, #8
 8009b5e:	3301      	adds	r3, #1
 8009b60:	f7f7 f983 	bl	8000e6a <HAL_DMA_Start_IT>
    break;
 8009b64:	e068      	b.n	8009c38 <HAL_TIM_DMABurst_WriteStart+0x1a0>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b6a:	4a41      	ldr	r2, [pc, #260]	; (8009c70 <HAL_TIM_DMABurst_WriteStart+0x1d8>)
 8009b6c:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b72:	4a3e      	ldr	r2, [pc, #248]	; (8009c6c <HAL_TIM_DMABurst_WriteStart+0x1d4>)
 8009b74:	64da      	str	r2, [r3, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);     
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8009b7a:	6839      	ldr	r1, [r7, #0]
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	334c      	adds	r3, #76	; 0x4c
 8009b82:	461a      	mov	r2, r3
 8009b84:	69bb      	ldr	r3, [r7, #24]
 8009b86:	0a1b      	lsrs	r3, r3, #8
 8009b88:	3301      	adds	r3, #1
 8009b8a:	f7f7 f96e 	bl	8000e6a <HAL_DMA_Start_IT>
    break;
 8009b8e:	e053      	b.n	8009c38 <HAL_TIM_DMABurst_WriteStart+0x1a0>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b94:	4a36      	ldr	r2, [pc, #216]	; (8009c70 <HAL_TIM_DMABurst_WriteStart+0x1d8>)
 8009b96:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b9c:	4a33      	ldr	r2, [pc, #204]	; (8009c6c <HAL_TIM_DMABurst_WriteStart+0x1d4>)
 8009b9e:	64da      	str	r2, [r3, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);     
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8009ba4:	6839      	ldr	r1, [r7, #0]
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	334c      	adds	r3, #76	; 0x4c
 8009bac:	461a      	mov	r2, r3
 8009bae:	69bb      	ldr	r3, [r7, #24]
 8009bb0:	0a1b      	lsrs	r3, r3, #8
 8009bb2:	3301      	adds	r3, #1
 8009bb4:	f7f7 f959 	bl	8000e6a <HAL_DMA_Start_IT>
    break;
 8009bb8:	e03e      	b.n	8009c38 <HAL_TIM_DMABurst_WriteStart+0x1a0>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bbe:	4a2c      	ldr	r2, [pc, #176]	; (8009c70 <HAL_TIM_DMABurst_WriteStart+0x1d8>)
 8009bc0:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bc6:	4a29      	ldr	r2, [pc, #164]	; (8009c6c <HAL_TIM_DMABurst_WriteStart+0x1d4>)
 8009bc8:	64da      	str	r2, [r3, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);     
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8009bce:	6839      	ldr	r1, [r7, #0]
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	334c      	adds	r3, #76	; 0x4c
 8009bd6:	461a      	mov	r2, r3
 8009bd8:	69bb      	ldr	r3, [r7, #24]
 8009bda:	0a1b      	lsrs	r3, r3, #8
 8009bdc:	3301      	adds	r3, #1
 8009bde:	f7f7 f944 	bl	8000e6a <HAL_DMA_Start_IT>
    break;
 8009be2:	e029      	b.n	8009c38 <HAL_TIM_DMABurst_WriteStart+0x1a0>
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009be8:	4a22      	ldr	r2, [pc, #136]	; (8009c74 <HAL_TIM_DMABurst_WriteStart+0x1dc>)
 8009bea:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009bf0:	4a1e      	ldr	r2, [pc, #120]	; (8009c6c <HAL_TIM_DMABurst_WriteStart+0x1d4>)
 8009bf2:	64da      	str	r2, [r3, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);     
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009bf8:	6839      	ldr	r1, [r7, #0]
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	334c      	adds	r3, #76	; 0x4c
 8009c00:	461a      	mov	r2, r3
 8009c02:	69bb      	ldr	r3, [r7, #24]
 8009c04:	0a1b      	lsrs	r3, r3, #8
 8009c06:	3301      	adds	r3, #1
 8009c08:	f7f7 f92f 	bl	8000e6a <HAL_DMA_Start_IT>
    break;
 8009c0c:	e014      	b.n	8009c38 <HAL_TIM_DMABurst_WriteStart+0x1a0>
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c12:	4a19      	ldr	r2, [pc, #100]	; (8009c78 <HAL_TIM_DMABurst_WriteStart+0x1e0>)
 8009c14:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c1a:	4a14      	ldr	r2, [pc, #80]	; (8009c6c <HAL_TIM_DMABurst_WriteStart+0x1d4>)
 8009c1c:	64da      	str	r2, [r3, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);     
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8009c22:	6839      	ldr	r1, [r7, #0]
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	334c      	adds	r3, #76	; 0x4c
 8009c2a:	461a      	mov	r2, r3
 8009c2c:	69bb      	ldr	r3, [r7, #24]
 8009c2e:	0a1b      	lsrs	r3, r3, #8
 8009c30:	3301      	adds	r3, #1
 8009c32:	f7f7 f91a 	bl	8000e6a <HAL_DMA_Start_IT>
    break;
 8009c36:	bf00      	nop
  }
   /* configure the DMA Burst Mode */
   htim->Instance->DCR = BurstBaseAddress | BurstLength;  
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	68b9      	ldr	r1, [r7, #8]
 8009c3e:	69ba      	ldr	r2, [r7, #24]
 8009c40:	430a      	orrs	r2, r1
 8009c42:	649a      	str	r2, [r3, #72]	; 0x48
   
   /* Enable the TIM DMA Request */
   __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);  
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	68fa      	ldr	r2, [r7, #12]
 8009c4a:	6812      	ldr	r2, [r2, #0]
 8009c4c:	68d1      	ldr	r1, [r2, #12]
 8009c4e:	687a      	ldr	r2, [r7, #4]
 8009c50:	430a      	orrs	r2, r1
 8009c52:	60da      	str	r2, [r3, #12]
   
   htim->State = HAL_TIM_STATE_READY;
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	2201      	movs	r2, #1
 8009c58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
 8009c5c:	2300      	movs	r3, #0
}
 8009c5e:	4618      	mov	r0, r3
 8009c60:	3710      	adds	r7, #16
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bd80      	pop	{r7, pc}
 8009c66:	bf00      	nop
 8009c68:	0800aa73 	.word	0x0800aa73
 8009c6c:	0800a999 	.word	0x0800a999
 8009c70:	0800a929 	.word	0x0800a929
 8009c74:	0800c593 	.word	0x0800c593
 8009c78:	0800aa97 	.word	0x0800aa97

08009c7c <HAL_TIM_DMABurst_WriteStop>:
  *                the configuration information for TIM module.
  * @param  BurstRequestSrc TIM DMA Request sources to disable
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b082      	sub	sp, #8
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
 8009c84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
  
  /* Abort the DMA transfer (at least disable the DMA channel) */
  switch(BurstRequestSrc)
 8009c86:	683b      	ldr	r3, [r7, #0]
 8009c88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009c8c:	d028      	beq.n	8009ce0 <HAL_TIM_DMABurst_WriteStop+0x64>
 8009c8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009c92:	d809      	bhi.n	8009ca8 <HAL_TIM_DMABurst_WriteStop+0x2c>
 8009c94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c98:	d016      	beq.n	8009cc8 <HAL_TIM_DMABurst_WriteStop+0x4c>
 8009c9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009c9e:	d019      	beq.n	8009cd4 <HAL_TIM_DMABurst_WriteStop+0x58>
 8009ca0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ca4:	d00a      	beq.n	8009cbc <HAL_TIM_DMABurst_WriteStop+0x40>
    {  
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_TRIGGER]);
    }
    break;
    default:
    break;
 8009ca6:	e033      	b.n	8009d10 <HAL_TIM_DMABurst_WriteStop+0x94>
  switch(BurstRequestSrc)
 8009ca8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009cac:	d024      	beq.n	8009cf8 <HAL_TIM_DMABurst_WriteStop+0x7c>
 8009cae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009cb2:	d027      	beq.n	8009d04 <HAL_TIM_DMABurst_WriteStop+0x88>
 8009cb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009cb8:	d018      	beq.n	8009cec <HAL_TIM_DMABurst_WriteStop+0x70>
    break;
 8009cba:	e029      	b.n	8009d10 <HAL_TIM_DMABurst_WriteStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_UPDATE]);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	69db      	ldr	r3, [r3, #28]
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	f7f7 f932 	bl	8000f2a <HAL_DMA_Abort>
    break;
 8009cc6:	e023      	b.n	8009d10 <HAL_TIM_DMABurst_WriteStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC1]);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	6a1b      	ldr	r3, [r3, #32]
 8009ccc:	4618      	mov	r0, r3
 8009cce:	f7f7 f92c 	bl	8000f2a <HAL_DMA_Abort>
    break;
 8009cd2:	e01d      	b.n	8009d10 <HAL_TIM_DMABurst_WriteStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC2]);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cd8:	4618      	mov	r0, r3
 8009cda:	f7f7 f926 	bl	8000f2a <HAL_DMA_Abort>
    break;
 8009cde:	e017      	b.n	8009d10 <HAL_TIM_DMABurst_WriteStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC3]);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	f7f7 f920 	bl	8000f2a <HAL_DMA_Abort>
    break;
 8009cea:	e011      	b.n	8009d10 <HAL_TIM_DMABurst_WriteStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC4]);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	f7f7 f91a 	bl	8000f2a <HAL_DMA_Abort>
    break;
 8009cf6:	e00b      	b.n	8009d10 <HAL_TIM_DMABurst_WriteStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	f7f7 f914 	bl	8000f2a <HAL_DMA_Abort>
    break;
 8009d02:	e005      	b.n	8009d10 <HAL_TIM_DMABurst_WriteStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_TRIGGER]);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d08:	4618      	mov	r0, r3
 8009d0a:	f7f7 f90e 	bl	8000f2a <HAL_DMA_Abort>
    break;
 8009d0e:	bf00      	nop
  }

  /* Disable the TIM Update DMA request */
  __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	687a      	ldr	r2, [r7, #4]
 8009d16:	6812      	ldr	r2, [r2, #0]
 8009d18:	68d1      	ldr	r1, [r2, #12]
 8009d1a:	683a      	ldr	r2, [r7, #0]
 8009d1c:	43d2      	mvns	r2, r2
 8009d1e:	400a      	ands	r2, r1
 8009d20:	60da      	str	r2, [r3, #12]
      
  /* Return function status */
  return HAL_OK;  
 8009d22:	2300      	movs	r3, #0
}
 8009d24:	4618      	mov	r0, r3
 8009d26:	3708      	adds	r7, #8
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	bd80      	pop	{r7, pc}

08009d2c <HAL_TIM_DMABurst_ReadStart>:
  *         between TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc,
                                             uint32_t  *BurstBuffer, uint32_t  BurstLength)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b084      	sub	sp, #16
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	60f8      	str	r0, [r7, #12]
 8009d34:	60b9      	str	r1, [r7, #8]
 8009d36:	607a      	str	r2, [r7, #4]
 8009d38:	603b      	str	r3, [r7, #0]
  assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
  assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
  assert_param(IS_TIM_DMA_LENGTH(BurstLength));
  
  if((htim->State == HAL_TIM_STATE_BUSY))
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009d40:	b2db      	uxtb	r3, r3
 8009d42:	2b02      	cmp	r3, #2
 8009d44:	d101      	bne.n	8009d4a <HAL_TIM_DMABurst_ReadStart+0x1e>
  {
     return HAL_BUSY;
 8009d46:	2302      	movs	r3, #2
 8009d48:	e0d3      	b.n	8009ef2 <HAL_TIM_DMABurst_ReadStart+0x1c6>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009d50:	b2db      	uxtb	r3, r3
 8009d52:	2b01      	cmp	r3, #1
 8009d54:	d10b      	bne.n	8009d6e <HAL_TIM_DMABurst_ReadStart+0x42>
  {
    if((BurstBuffer == 0U) && (BurstLength > 0U)) 
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d104      	bne.n	8009d66 <HAL_TIM_DMABurst_ReadStart+0x3a>
 8009d5c:	69bb      	ldr	r3, [r7, #24]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d001      	beq.n	8009d66 <HAL_TIM_DMABurst_ReadStart+0x3a>
    {
      return HAL_ERROR;                                    
 8009d62:	2301      	movs	r3, #1
 8009d64:	e0c5      	b.n	8009ef2 <HAL_TIM_DMABurst_ReadStart+0x1c6>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2202      	movs	r2, #2
 8009d6a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }  
  switch(BurstRequestSrc)
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009d74:	d056      	beq.n	8009e24 <HAL_TIM_DMABurst_ReadStart+0xf8>
 8009d76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009d7a:	d809      	bhi.n	8009d90 <HAL_TIM_DMABurst_ReadStart+0x64>
 8009d7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d80:	d026      	beq.n	8009dd0 <HAL_TIM_DMABurst_ReadStart+0xa4>
 8009d82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d86:	d038      	beq.n	8009dfa <HAL_TIM_DMABurst_ReadStart+0xce>
 8009d88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d8c:	d00b      	beq.n	8009da6 <HAL_TIM_DMABurst_ReadStart+0x7a>
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1);      
    }
    break;
    default:
    break;  
 8009d8e:	e09d      	b.n	8009ecc <HAL_TIM_DMABurst_ReadStart+0x1a0>
  switch(BurstRequestSrc)
 8009d90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009d94:	d070      	beq.n	8009e78 <HAL_TIM_DMABurst_ReadStart+0x14c>
 8009d96:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009d9a:	f000 8082 	beq.w	8009ea2 <HAL_TIM_DMABurst_ReadStart+0x176>
 8009d9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009da2:	d054      	beq.n	8009e4e <HAL_TIM_DMABurst_ReadStart+0x122>
    break;  
 8009da4:	e092      	b.n	8009ecc <HAL_TIM_DMABurst_ReadStart+0x1a0>
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	69db      	ldr	r3, [r3, #28]
 8009daa:	4a54      	ldr	r2, [pc, #336]	; (8009efc <HAL_TIM_DMABurst_ReadStart+0x1d0>)
 8009dac:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	69db      	ldr	r3, [r3, #28]
 8009db2:	4a53      	ldr	r2, [pc, #332]	; (8009f00 <HAL_TIM_DMABurst_ReadStart+0x1d4>)
 8009db4:	64da      	str	r2, [r3, #76]	; 0x4c
       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);     
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	69d8      	ldr	r0, [r3, #28]
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	334c      	adds	r3, #76	; 0x4c
 8009dc0:	4619      	mov	r1, r3
 8009dc2:	683a      	ldr	r2, [r7, #0]
 8009dc4:	69bb      	ldr	r3, [r7, #24]
 8009dc6:	0a1b      	lsrs	r3, r3, #8
 8009dc8:	3301      	adds	r3, #1
 8009dca:	f7f7 f84e 	bl	8000e6a <HAL_DMA_Start_IT>
    break;
 8009dce:	e07d      	b.n	8009ecc <HAL_TIM_DMABurst_ReadStart+0x1a0>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	6a1b      	ldr	r3, [r3, #32]
 8009dd4:	4a4b      	ldr	r2, [pc, #300]	; (8009f04 <HAL_TIM_DMABurst_ReadStart+0x1d8>)
 8009dd6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	6a1b      	ldr	r3, [r3, #32]
 8009ddc:	4a48      	ldr	r2, [pc, #288]	; (8009f00 <HAL_TIM_DMABurst_ReadStart+0x1d4>)
 8009dde:	64da      	str	r2, [r3, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);      
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	6a18      	ldr	r0, [r3, #32]
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	334c      	adds	r3, #76	; 0x4c
 8009dea:	4619      	mov	r1, r3
 8009dec:	683a      	ldr	r2, [r7, #0]
 8009dee:	69bb      	ldr	r3, [r7, #24]
 8009df0:	0a1b      	lsrs	r3, r3, #8
 8009df2:	3301      	adds	r3, #1
 8009df4:	f7f7 f839 	bl	8000e6a <HAL_DMA_Start_IT>
    break;
 8009df8:	e068      	b.n	8009ecc <HAL_TIM_DMABurst_ReadStart+0x1a0>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dfe:	4a41      	ldr	r2, [pc, #260]	; (8009f04 <HAL_TIM_DMABurst_ReadStart+0x1d8>)
 8009e00:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e06:	4a3e      	ldr	r2, [pc, #248]	; (8009f00 <HAL_TIM_DMABurst_ReadStart+0x1d4>)
 8009e08:	64da      	str	r2, [r3, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);     
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	334c      	adds	r3, #76	; 0x4c
 8009e14:	4619      	mov	r1, r3
 8009e16:	683a      	ldr	r2, [r7, #0]
 8009e18:	69bb      	ldr	r3, [r7, #24]
 8009e1a:	0a1b      	lsrs	r3, r3, #8
 8009e1c:	3301      	adds	r3, #1
 8009e1e:	f7f7 f824 	bl	8000e6a <HAL_DMA_Start_IT>
    break;
 8009e22:	e053      	b.n	8009ecc <HAL_TIM_DMABurst_ReadStart+0x1a0>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e28:	4a36      	ldr	r2, [pc, #216]	; (8009f04 <HAL_TIM_DMABurst_ReadStart+0x1d8>)
 8009e2a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e30:	4a33      	ldr	r2, [pc, #204]	; (8009f00 <HAL_TIM_DMABurst_ReadStart+0x1d4>)
 8009e32:	64da      	str	r2, [r3, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);      
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	334c      	adds	r3, #76	; 0x4c
 8009e3e:	4619      	mov	r1, r3
 8009e40:	683a      	ldr	r2, [r7, #0]
 8009e42:	69bb      	ldr	r3, [r7, #24]
 8009e44:	0a1b      	lsrs	r3, r3, #8
 8009e46:	3301      	adds	r3, #1
 8009e48:	f7f7 f80f 	bl	8000e6a <HAL_DMA_Start_IT>
    break;
 8009e4c:	e03e      	b.n	8009ecc <HAL_TIM_DMABurst_ReadStart+0x1a0>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e52:	4a2c      	ldr	r2, [pc, #176]	; (8009f04 <HAL_TIM_DMABurst_ReadStart+0x1d8>)
 8009e54:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e5a:	4a29      	ldr	r2, [pc, #164]	; (8009f00 <HAL_TIM_DMABurst_ReadStart+0x1d4>)
 8009e5c:	64da      	str	r2, [r3, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);      
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	334c      	adds	r3, #76	; 0x4c
 8009e68:	4619      	mov	r1, r3
 8009e6a:	683a      	ldr	r2, [r7, #0]
 8009e6c:	69bb      	ldr	r3, [r7, #24]
 8009e6e:	0a1b      	lsrs	r3, r3, #8
 8009e70:	3301      	adds	r3, #1
 8009e72:	f7f6 fffa 	bl	8000e6a <HAL_DMA_Start_IT>
    break;
 8009e76:	e029      	b.n	8009ecc <HAL_TIM_DMABurst_ReadStart+0x1a0>
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e7c:	4a22      	ldr	r2, [pc, #136]	; (8009f08 <HAL_TIM_DMABurst_ReadStart+0x1dc>)
 8009e7e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e84:	4a1e      	ldr	r2, [pc, #120]	; (8009f00 <HAL_TIM_DMABurst_ReadStart+0x1d4>)
 8009e86:	64da      	str	r2, [r3, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);      
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	334c      	adds	r3, #76	; 0x4c
 8009e92:	4619      	mov	r1, r3
 8009e94:	683a      	ldr	r2, [r7, #0]
 8009e96:	69bb      	ldr	r3, [r7, #24]
 8009e98:	0a1b      	lsrs	r3, r3, #8
 8009e9a:	3301      	adds	r3, #1
 8009e9c:	f7f6 ffe5 	bl	8000e6a <HAL_DMA_Start_IT>
    break;
 8009ea0:	e014      	b.n	8009ecc <HAL_TIM_DMABurst_ReadStart+0x1a0>
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ea6:	4a19      	ldr	r2, [pc, #100]	; (8009f0c <HAL_TIM_DMABurst_ReadStart+0x1e0>)
 8009ea8:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009eae:	4a14      	ldr	r2, [pc, #80]	; (8009f00 <HAL_TIM_DMABurst_ReadStart+0x1d4>)
 8009eb0:	64da      	str	r2, [r3, #76]	; 0x4c
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1);      
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	334c      	adds	r3, #76	; 0x4c
 8009ebc:	4619      	mov	r1, r3
 8009ebe:	683a      	ldr	r2, [r7, #0]
 8009ec0:	69bb      	ldr	r3, [r7, #24]
 8009ec2:	0a1b      	lsrs	r3, r3, #8
 8009ec4:	3301      	adds	r3, #1
 8009ec6:	f7f6 ffd0 	bl	8000e6a <HAL_DMA_Start_IT>
    break;
 8009eca:	bf00      	nop
  }

  /* configure the DMA Burst Mode */
  htim->Instance->DCR = BurstBaseAddress | BurstLength;  
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	68b9      	ldr	r1, [r7, #8]
 8009ed2:	69ba      	ldr	r2, [r7, #24]
 8009ed4:	430a      	orrs	r2, r1
 8009ed6:	649a      	str	r2, [r3, #72]	; 0x48
  
  /* Enable the TIM DMA Request */
  __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	68fa      	ldr	r2, [r7, #12]
 8009ede:	6812      	ldr	r2, [r2, #0]
 8009ee0:	68d1      	ldr	r1, [r2, #12]
 8009ee2:	687a      	ldr	r2, [r7, #4]
 8009ee4:	430a      	orrs	r2, r1
 8009ee6:	60da      	str	r2, [r3, #12]
  
  htim->State = HAL_TIM_STATE_READY;
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	2201      	movs	r2, #1
 8009eec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
 8009ef0:	2300      	movs	r3, #0
}
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	3710      	adds	r7, #16
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	bd80      	pop	{r7, pc}
 8009efa:	bf00      	nop
 8009efc:	0800aa73 	.word	0x0800aa73
 8009f00:	0800a999 	.word	0x0800a999
 8009f04:	0800a9bd 	.word	0x0800a9bd
 8009f08:	0800c593 	.word	0x0800c593
 8009f0c:	0800aa97 	.word	0x0800aa97

08009f10 <HAL_TIM_DMABurst_ReadStop>:
  *                the configuration information for TIM module.
  * @param  BurstRequestSrc TIM DMA Request sources to disable.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b082      	sub	sp, #8
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
 8009f18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
  
  /* Abort the DMA transfer (at least disable the DMA channel) */
  switch(BurstRequestSrc)
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f20:	d028      	beq.n	8009f74 <HAL_TIM_DMABurst_ReadStop+0x64>
 8009f22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f26:	d809      	bhi.n	8009f3c <HAL_TIM_DMABurst_ReadStop+0x2c>
 8009f28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f2c:	d016      	beq.n	8009f5c <HAL_TIM_DMABurst_ReadStop+0x4c>
 8009f2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f32:	d019      	beq.n	8009f68 <HAL_TIM_DMABurst_ReadStop+0x58>
 8009f34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009f38:	d00a      	beq.n	8009f50 <HAL_TIM_DMABurst_ReadStop+0x40>
    {  
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_TRIGGER]);
    }
    break;
    default:
    break;  
 8009f3a:	e033      	b.n	8009fa4 <HAL_TIM_DMABurst_ReadStop+0x94>
  switch(BurstRequestSrc)
 8009f3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009f40:	d024      	beq.n	8009f8c <HAL_TIM_DMABurst_ReadStop+0x7c>
 8009f42:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009f46:	d027      	beq.n	8009f98 <HAL_TIM_DMABurst_ReadStop+0x88>
 8009f48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f4c:	d018      	beq.n	8009f80 <HAL_TIM_DMABurst_ReadStop+0x70>
    break;  
 8009f4e:	e029      	b.n	8009fa4 <HAL_TIM_DMABurst_ReadStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_UPDATE]);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	69db      	ldr	r3, [r3, #28]
 8009f54:	4618      	mov	r0, r3
 8009f56:	f7f6 ffe8 	bl	8000f2a <HAL_DMA_Abort>
    break;
 8009f5a:	e023      	b.n	8009fa4 <HAL_TIM_DMABurst_ReadStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC1]);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6a1b      	ldr	r3, [r3, #32]
 8009f60:	4618      	mov	r0, r3
 8009f62:	f7f6 ffe2 	bl	8000f2a <HAL_DMA_Abort>
    break;
 8009f66:	e01d      	b.n	8009fa4 <HAL_TIM_DMABurst_ReadStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC2]);
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	f7f6 ffdc 	bl	8000f2a <HAL_DMA_Abort>
    break;
 8009f72:	e017      	b.n	8009fa4 <HAL_TIM_DMABurst_ReadStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC3]);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f78:	4618      	mov	r0, r3
 8009f7a:	f7f6 ffd6 	bl	8000f2a <HAL_DMA_Abort>
    break;
 8009f7e:	e011      	b.n	8009fa4 <HAL_TIM_DMABurst_ReadStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC4]);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f84:	4618      	mov	r0, r3
 8009f86:	f7f6 ffd0 	bl	8000f2a <HAL_DMA_Abort>
    break;
 8009f8a:	e00b      	b.n	8009fa4 <HAL_TIM_DMABurst_ReadStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f90:	4618      	mov	r0, r3
 8009f92:	f7f6 ffca 	bl	8000f2a <HAL_DMA_Abort>
    break;
 8009f96:	e005      	b.n	8009fa4 <HAL_TIM_DMABurst_ReadStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_TRIGGER]);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	f7f6 ffc4 	bl	8000f2a <HAL_DMA_Abort>
    break;
 8009fa2:	bf00      	nop
  }
  
  /* Disable the TIM Update DMA request */
  __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	687a      	ldr	r2, [r7, #4]
 8009faa:	6812      	ldr	r2, [r2, #0]
 8009fac:	68d1      	ldr	r1, [r2, #12]
 8009fae:	683a      	ldr	r2, [r7, #0]
 8009fb0:	43d2      	mvns	r2, r2
 8009fb2:	400a      	ands	r2, r1
 8009fb4:	60da      	str	r2, [r3, #12]
      
  /* Return function status */
  return HAL_OK;  
 8009fb6:	2300      	movs	r3, #0
}
 8009fb8:	4618      	mov	r0, r3
 8009fba:	3708      	adds	r7, #8
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	bd80      	pop	{r7, pc}

08009fc0 <HAL_TIM_GenerateEvent>:
  * @note   TIM_EVENTSOURCE_COM and TIM_EVENTSOURCE_BREAK are used only with TIM1 and TIM8.
  * @retval HAL status
  */ 

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8009fc0:	b480      	push	{r7}
 8009fc2:	b083      	sub	sp, #12
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
 8009fc8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));
  
  /* Process Locked */
  __HAL_LOCK(htim);
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009fd0:	2b01      	cmp	r3, #1
 8009fd2:	d101      	bne.n	8009fd8 <HAL_TIM_GenerateEvent+0x18>
 8009fd4:	2302      	movs	r3, #2
 8009fd6:	e014      	b.n	800a002 <HAL_TIM_GenerateEvent+0x42>
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2201      	movs	r2, #1
 8009fdc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2202      	movs	r2, #2
 8009fe4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	683a      	ldr	r2, [r7, #0]
 8009fee:	615a      	str	r2, [r3, #20]
  
  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2201      	movs	r2, #1
 8009ff4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Return function status */
  return HAL_OK;  
 800a000:	2300      	movs	r3, #0
}
 800a002:	4618      	mov	r0, r3
 800a004:	370c      	adds	r7, #12
 800a006:	46bd      	mov	sp, r7
 800a008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00c:	4770      	bx	lr

0800a00e <HAL_TIM_ConfigOCrefClear>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim, TIM_ClearInputConfigTypeDef * sClearInputConfig, uint32_t Channel)
{ 
 800a00e:	b580      	push	{r7, lr}
 800a010:	b084      	sub	sp, #16
 800a012:	af00      	add	r7, sp, #0
 800a014:	60f8      	str	r0, [r7, #12]
 800a016:	60b9      	str	r1, [r7, #8]
 800a018:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CLEARINPUT_POLARITY(sClearInputConfig->ClearInputPolarity));
  assert_param(IS_TIM_CLEARINPUT_PRESCALER(sClearInputConfig->ClearInputPrescaler));
  assert_param(IS_TIM_CLEARINPUT_FILTER(sClearInputConfig->ClearInputFilter));
   
  /* Process Locked */
  __HAL_LOCK(htim);
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a020:	2b01      	cmp	r3, #1
 800a022:	d101      	bne.n	800a028 <HAL_TIM_ConfigOCrefClear+0x1a>
 800a024:	2302      	movs	r3, #2
 800a026:	e097      	b.n	800a158 <HAL_TIM_ConfigOCrefClear+0x14a>
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	2201      	movs	r2, #1
 800a02c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2202      	movs	r2, #2
 800a034:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  if(sClearInputConfig->ClearInputSource == TIM_CLEARINPUTSOURCE_ETR)
 800a038:	68bb      	ldr	r3, [r7, #8]
 800a03a:	685b      	ldr	r3, [r3, #4]
 800a03c:	2b01      	cmp	r3, #1
 800a03e:	d109      	bne.n	800a054 <HAL_TIM_ConfigOCrefClear+0x46>
  {
    TIM_ETR_SetConfig(htim->Instance, 
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	6818      	ldr	r0, [r3, #0]
 800a044:	68bb      	ldr	r3, [r7, #8]
 800a046:	68d9      	ldr	r1, [r3, #12]
 800a048:	68bb      	ldr	r3, [r7, #8]
 800a04a:	689a      	ldr	r2, [r3, #8]
 800a04c:	68bb      	ldr	r3, [r7, #8]
 800a04e:	691b      	ldr	r3, [r3, #16]
 800a050:	f001 f852 	bl	800b0f8 <TIM_ETR_SetConfig>
                      sClearInputConfig->ClearInputPrescaler,
                      sClearInputConfig->ClearInputPolarity,
                      sClearInputConfig->ClearInputFilter);
  }
  
  switch (Channel)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2b0c      	cmp	r3, #12
 800a058:	d874      	bhi.n	800a144 <HAL_TIM_ConfigOCrefClear+0x136>
 800a05a:	a201      	add	r2, pc, #4	; (adr r2, 800a060 <HAL_TIM_ConfigOCrefClear+0x52>)
 800a05c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a060:	0800a095 	.word	0x0800a095
 800a064:	0800a145 	.word	0x0800a145
 800a068:	0800a145 	.word	0x0800a145
 800a06c:	0800a145 	.word	0x0800a145
 800a070:	0800a0c1 	.word	0x0800a0c1
 800a074:	0800a145 	.word	0x0800a145
 800a078:	0800a145 	.word	0x0800a145
 800a07c:	0800a145 	.word	0x0800a145
 800a080:	0800a0ed 	.word	0x0800a0ed
 800a084:	0800a145 	.word	0x0800a145
 800a088:	0800a145 	.word	0x0800a145
 800a08c:	0800a145 	.word	0x0800a145
 800a090:	0800a119 	.word	0x0800a119
  {
    case TIM_CHANNEL_1:
    {        
      if(sClearInputConfig->ClearInputState != RESET)  
 800a094:	68bb      	ldr	r3, [r7, #8]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d008      	beq.n	800a0ae <HAL_TIM_ConfigOCrefClear+0xa0>
      {
        /* Enable the Ocref clear feature for Channel 1 */
        htim->Instance->CCMR1 |= TIM_CCMR1_OC1CE;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	68fa      	ldr	r2, [r7, #12]
 800a0a2:	6812      	ldr	r2, [r2, #0]
 800a0a4:	6992      	ldr	r2, [r2, #24]
 800a0a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a0aa:	619a      	str	r2, [r3, #24]
      {
        /* Disable the Ocref clear feature for Channel 1 */
        htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1CE;      
      }
    }    
    break;
 800a0ac:	e04b      	b.n	800a146 <HAL_TIM_ConfigOCrefClear+0x138>
        htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1CE;      
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	68fa      	ldr	r2, [r7, #12]
 800a0b4:	6812      	ldr	r2, [r2, #0]
 800a0b6:	6992      	ldr	r2, [r2, #24]
 800a0b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a0bc:	619a      	str	r2, [r3, #24]
    break;
 800a0be:	e042      	b.n	800a146 <HAL_TIM_ConfigOCrefClear+0x138>
    case TIM_CHANNEL_2:    
    { 
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
      if(sClearInputConfig->ClearInputState != RESET)  
 800a0c0:	68bb      	ldr	r3, [r7, #8]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d008      	beq.n	800a0da <HAL_TIM_ConfigOCrefClear+0xcc>
      {
        /* Enable the Ocref clear feature for Channel 2 */
        htim->Instance->CCMR1 |= TIM_CCMR1_OC2CE;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	68fa      	ldr	r2, [r7, #12]
 800a0ce:	6812      	ldr	r2, [r2, #0]
 800a0d0:	6992      	ldr	r2, [r2, #24]
 800a0d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a0d6:	619a      	str	r2, [r3, #24]
      {
        /* Disable the Ocref clear feature for Channel 2 */
        htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2CE;      
      }
    } 
    break;
 800a0d8:	e035      	b.n	800a146 <HAL_TIM_ConfigOCrefClear+0x138>
        htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2CE;      
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	68fa      	ldr	r2, [r7, #12]
 800a0e0:	6812      	ldr	r2, [r2, #0]
 800a0e2:	6992      	ldr	r2, [r2, #24]
 800a0e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a0e8:	619a      	str	r2, [r3, #24]
    break;
 800a0ea:	e02c      	b.n	800a146 <HAL_TIM_ConfigOCrefClear+0x138>
    case TIM_CHANNEL_3:   
    {  
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      if(sClearInputConfig->ClearInputState != RESET)  
 800a0ec:	68bb      	ldr	r3, [r7, #8]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d008      	beq.n	800a106 <HAL_TIM_ConfigOCrefClear+0xf8>
      {
        /* Enable the Ocref clear feature for Channel 3 */
        htim->Instance->CCMR2 |= TIM_CCMR2_OC3CE;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	68fa      	ldr	r2, [r7, #12]
 800a0fa:	6812      	ldr	r2, [r2, #0]
 800a0fc:	69d2      	ldr	r2, [r2, #28]
 800a0fe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a102:	61da      	str	r2, [r3, #28]
      {
        /* Disable the Ocref clear feature for Channel 3 */
        htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3CE;      
      }
    } 
    break;
 800a104:	e01f      	b.n	800a146 <HAL_TIM_ConfigOCrefClear+0x138>
        htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3CE;      
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	68fa      	ldr	r2, [r7, #12]
 800a10c:	6812      	ldr	r2, [r2, #0]
 800a10e:	69d2      	ldr	r2, [r2, #28]
 800a110:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a114:	61da      	str	r2, [r3, #28]
    break;
 800a116:	e016      	b.n	800a146 <HAL_TIM_ConfigOCrefClear+0x138>
    case TIM_CHANNEL_4:    
    {  
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      if(sClearInputConfig->ClearInputState != RESET)  
 800a118:	68bb      	ldr	r3, [r7, #8]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d008      	beq.n	800a132 <HAL_TIM_ConfigOCrefClear+0x124>
      {
        /* Enable the Ocref clear feature for Channel 4 */
        htim->Instance->CCMR2 |= TIM_CCMR2_OC4CE;
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	68fa      	ldr	r2, [r7, #12]
 800a126:	6812      	ldr	r2, [r2, #0]
 800a128:	69d2      	ldr	r2, [r2, #28]
 800a12a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a12e:	61da      	str	r2, [r3, #28]
      {
        /* Disable the Ocref clear feature for Channel 4 */
        htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4CE;      
      }
    } 
    break;
 800a130:	e009      	b.n	800a146 <HAL_TIM_ConfigOCrefClear+0x138>
        htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4CE;      
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	68fa      	ldr	r2, [r7, #12]
 800a138:	6812      	ldr	r2, [r2, #0]
 800a13a:	69d2      	ldr	r2, [r2, #28]
 800a13c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a140:	61da      	str	r2, [r3, #28]
    break;
 800a142:	e000      	b.n	800a146 <HAL_TIM_ConfigOCrefClear+0x138>
    default:  
    break;
 800a144:	bf00      	nop
  } 

  htim->State = HAL_TIM_STATE_READY;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	2201      	movs	r2, #1
 800a14a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	2200      	movs	r2, #0
 800a152:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;  
 800a156:	2300      	movs	r3, #0
}  
 800a158:	4618      	mov	r0, r3
 800a15a:	3710      	adds	r7, #16
 800a15c:	46bd      	mov	sp, r7
 800a15e:	bd80      	pop	{r7, pc}

0800a160 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 800a160:	b580      	push	{r7, lr}
 800a162:	b084      	sub	sp, #16
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
 800a168:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800a16a:	2300      	movs	r3, #0
 800a16c:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a174:	2b01      	cmp	r3, #1
 800a176:	d101      	bne.n	800a17c <HAL_TIM_ConfigClockSource+0x1c>
 800a178:	2302      	movs	r3, #2
 800a17a:	e0c8      	b.n	800a30e <HAL_TIM_ConfigClockSource+0x1ae>
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	2201      	movs	r2, #1
 800a180:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2202      	movs	r2, #2
 800a188:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	689b      	ldr	r3, [r3, #8]
 800a192:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a19a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a1a2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	68fa      	ldr	r2, [r7, #12]
 800a1aa:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	2b40      	cmp	r3, #64	; 0x40
 800a1b2:	d077      	beq.n	800a2a4 <HAL_TIM_ConfigClockSource+0x144>
 800a1b4:	2b40      	cmp	r3, #64	; 0x40
 800a1b6:	d80e      	bhi.n	800a1d6 <HAL_TIM_ConfigClockSource+0x76>
 800a1b8:	2b10      	cmp	r3, #16
 800a1ba:	f000 808a 	beq.w	800a2d2 <HAL_TIM_ConfigClockSource+0x172>
 800a1be:	2b10      	cmp	r3, #16
 800a1c0:	d802      	bhi.n	800a1c8 <HAL_TIM_ConfigClockSource+0x68>
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d07e      	beq.n	800a2c4 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 800a1c6:	e099      	b.n	800a2fc <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800a1c8:	2b20      	cmp	r3, #32
 800a1ca:	f000 8089 	beq.w	800a2e0 <HAL_TIM_ConfigClockSource+0x180>
 800a1ce:	2b30      	cmp	r3, #48	; 0x30
 800a1d0:	f000 808d 	beq.w	800a2ee <HAL_TIM_ConfigClockSource+0x18e>
    break;    
 800a1d4:	e092      	b.n	800a2fc <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800a1d6:	2b70      	cmp	r3, #112	; 0x70
 800a1d8:	d016      	beq.n	800a208 <HAL_TIM_ConfigClockSource+0xa8>
 800a1da:	2b70      	cmp	r3, #112	; 0x70
 800a1dc:	d804      	bhi.n	800a1e8 <HAL_TIM_ConfigClockSource+0x88>
 800a1de:	2b50      	cmp	r3, #80	; 0x50
 800a1e0:	d040      	beq.n	800a264 <HAL_TIM_ConfigClockSource+0x104>
 800a1e2:	2b60      	cmp	r3, #96	; 0x60
 800a1e4:	d04e      	beq.n	800a284 <HAL_TIM_ConfigClockSource+0x124>
    break;    
 800a1e6:	e089      	b.n	800a2fc <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800a1e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a1ec:	d003      	beq.n	800a1f6 <HAL_TIM_ConfigClockSource+0x96>
 800a1ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a1f2:	d024      	beq.n	800a23e <HAL_TIM_ConfigClockSource+0xde>
    break;    
 800a1f4:	e082      	b.n	800a2fc <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	687a      	ldr	r2, [r7, #4]
 800a1fc:	6812      	ldr	r2, [r2, #0]
 800a1fe:	6892      	ldr	r2, [r2, #8]
 800a200:	f022 0207 	bic.w	r2, r2, #7
 800a204:	609a      	str	r2, [r3, #8]
    break;
 800a206:	e079      	b.n	800a2fc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	6818      	ldr	r0, [r3, #0]
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	6899      	ldr	r1, [r3, #8]
 800a210:	683b      	ldr	r3, [r7, #0]
 800a212:	685a      	ldr	r2, [r3, #4]
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	68db      	ldr	r3, [r3, #12]
 800a218:	f000 ff6e 	bl	800b0f8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	689b      	ldr	r3, [r3, #8]
 800a222:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a22a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a232:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	68fa      	ldr	r2, [r7, #12]
 800a23a:	609a      	str	r2, [r3, #8]
    break;
 800a23c:	e05e      	b.n	800a2fc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	6818      	ldr	r0, [r3, #0]
 800a242:	683b      	ldr	r3, [r7, #0]
 800a244:	6899      	ldr	r1, [r3, #8]
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	685a      	ldr	r2, [r3, #4]
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	68db      	ldr	r3, [r3, #12]
 800a24e:	f000 ff53 	bl	800b0f8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	687a      	ldr	r2, [r7, #4]
 800a258:	6812      	ldr	r2, [r2, #0]
 800a25a:	6892      	ldr	r2, [r2, #8]
 800a25c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a260:	609a      	str	r2, [r3, #8]
    break;
 800a262:	e04b      	b.n	800a2fc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	6818      	ldr	r0, [r3, #0]
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	6859      	ldr	r1, [r3, #4]
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	68db      	ldr	r3, [r3, #12]
 800a270:	461a      	mov	r2, r3
 800a272:	f000 fdf8 	bl	800ae66 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	2150      	movs	r1, #80	; 0x50
 800a27c:	4618      	mov	r0, r3
 800a27e:	f000 ff1b 	bl	800b0b8 <TIM_ITRx_SetConfig>
    break;
 800a282:	e03b      	b.n	800a2fc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	6818      	ldr	r0, [r3, #0]
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	6859      	ldr	r1, [r3, #4]
 800a28c:	683b      	ldr	r3, [r7, #0]
 800a28e:	68db      	ldr	r3, [r3, #12]
 800a290:	461a      	mov	r2, r3
 800a292:	f000 fe5c 	bl	800af4e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	2160      	movs	r1, #96	; 0x60
 800a29c:	4618      	mov	r0, r3
 800a29e:	f000 ff0b 	bl	800b0b8 <TIM_ITRx_SetConfig>
    break;
 800a2a2:	e02b      	b.n	800a2fc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	6818      	ldr	r0, [r3, #0]
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	6859      	ldr	r1, [r3, #4]
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	68db      	ldr	r3, [r3, #12]
 800a2b0:	461a      	mov	r2, r3
 800a2b2:	f000 fdd8 	bl	800ae66 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	2140      	movs	r1, #64	; 0x40
 800a2bc:	4618      	mov	r0, r3
 800a2be:	f000 fefb 	bl	800b0b8 <TIM_ITRx_SetConfig>
    break;
 800a2c2:	e01b      	b.n	800a2fc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	2100      	movs	r1, #0
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	f000 fef4 	bl	800b0b8 <TIM_ITRx_SetConfig>
    break;
 800a2d0:	e014      	b.n	800a2fc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	2110      	movs	r1, #16
 800a2d8:	4618      	mov	r0, r3
 800a2da:	f000 feed 	bl	800b0b8 <TIM_ITRx_SetConfig>
    break;
 800a2de:	e00d      	b.n	800a2fc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	2120      	movs	r1, #32
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	f000 fee6 	bl	800b0b8 <TIM_ITRx_SetConfig>
    break;
 800a2ec:	e006      	b.n	800a2fc <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	2130      	movs	r1, #48	; 0x30
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	f000 fedf 	bl	800b0b8 <TIM_ITRx_SetConfig>
    break;
 800a2fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	2201      	movs	r2, #1
 800a300:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2200      	movs	r2, #0
 800a308:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800a30c:	2300      	movs	r3, #0
}
 800a30e:	4618      	mov	r0, r3
 800a310:	3710      	adds	r7, #16
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}

0800a316 <HAL_TIM_ConfigTI1Input>:
  *            @arg TIM_TI1SELECTION_XORCOMBINATION: The TIMx_CH1, CH2 and CH3
  *            pins are connected to the TI1 input (XOR combination)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection)
{
 800a316:	b480      	push	{r7}
 800a318:	b085      	sub	sp, #20
 800a31a:	af00      	add	r7, sp, #0
 800a31c:	6078      	str	r0, [r7, #4]
 800a31e:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2 = 0U;
 800a320:	2300      	movs	r3, #0
 800a322:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_TI1SELECTION(TI1_Selection));

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	685b      	ldr	r3, [r3, #4]
 800a32a:	60fb      	str	r3, [r7, #12]

  /* Reset the TI1 selection */
  tmpcr2 &= ~TIM_CR2_TI1S;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a332:	60fb      	str	r3, [r7, #12]

  /* Set the TI1 selection */
  tmpcr2 |= TI1_Selection;
 800a334:	68fa      	ldr	r2, [r7, #12]
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	4313      	orrs	r3, r2
 800a33a:	60fb      	str	r3, [r7, #12]
  
  /* Write to TIMxCR2 */
  htim->Instance->CR2 = tmpcr2;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	68fa      	ldr	r2, [r7, #12]
 800a342:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a344:	2300      	movs	r3, #0
}
 800a346:	4618      	mov	r0, r3
 800a348:	3714      	adds	r7, #20
 800a34a:	46bd      	mov	sp, r7
 800a34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a350:	4770      	bx	lr

0800a352 <HAL_TIM_SlaveConfigSynchronization>:
  *         timer input or external trigger input) and the ) and the Slave 
  *         mode (Disable, Reset, Gated, Trigger, External clock mode 1). 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 800a352:	b580      	push	{r7, lr}
 800a354:	b082      	sub	sp, #8
 800a356:	af00      	add	r7, sp, #0
 800a358:	6078      	str	r0, [r7, #4]
 800a35a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
   
  __HAL_LOCK(htim);
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a362:	2b01      	cmp	r3, #1
 800a364:	d101      	bne.n	800a36a <HAL_TIM_SlaveConfigSynchronization+0x18>
 800a366:	2302      	movs	r3, #2
 800a368:	e024      	b.n	800a3b4 <HAL_TIM_SlaveConfigSynchronization+0x62>
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2201      	movs	r2, #1
 800a36e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	2202      	movs	r2, #2
 800a376:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 800a37a:	6839      	ldr	r1, [r7, #0]
 800a37c:	6878      	ldr	r0, [r7, #4]
 800a37e:	f000 fce7 	bl	800ad50 <TIM_SlaveTimer_SetConfig>
  
  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	687a      	ldr	r2, [r7, #4]
 800a388:	6812      	ldr	r2, [r2, #0]
 800a38a:	68d2      	ldr	r2, [r2, #12]
 800a38c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a390:	60da      	str	r2, [r3, #12]
  
  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	687a      	ldr	r2, [r7, #4]
 800a398:	6812      	ldr	r2, [r2, #0]
 800a39a:	68d2      	ldr	r2, [r2, #12]
 800a39c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a3a0:	60da      	str	r2, [r3, #12]
  
  htim->State = HAL_TIM_STATE_READY;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2201      	movs	r2, #1
 800a3a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
     
  __HAL_UNLOCK(htim);  
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800a3b2:	2300      	movs	r3, #0
} 
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	3708      	adds	r7, #8
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	bd80      	pop	{r7, pc}

0800a3bc <HAL_TIM_SlaveConfigSynchronization_IT>:
  *         mode (Disable, Reset, Gated, Trigger, External clock mode 1). 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization_IT(TIM_HandleTypeDef *htim, 
                                                        TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	b082      	sub	sp, #8
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	6078      	str	r0, [r7, #4]
 800a3c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
  
  __HAL_LOCK(htim);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a3cc:	2b01      	cmp	r3, #1
 800a3ce:	d101      	bne.n	800a3d4 <HAL_TIM_SlaveConfigSynchronization_IT+0x18>
 800a3d0:	2302      	movs	r3, #2
 800a3d2:	e024      	b.n	800a41e <HAL_TIM_SlaveConfigSynchronization_IT+0x62>
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	2201      	movs	r2, #1
 800a3d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2202      	movs	r2, #2
 800a3e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 800a3e4:	6839      	ldr	r1, [r7, #0]
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f000 fcb2 	bl	800ad50 <TIM_SlaveTimer_SetConfig>
  
  /* Enable Trigger Interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	687a      	ldr	r2, [r7, #4]
 800a3f2:	6812      	ldr	r2, [r2, #0]
 800a3f4:	68d2      	ldr	r2, [r2, #12]
 800a3f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a3fa:	60da      	str	r2, [r3, #12]
  
  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	687a      	ldr	r2, [r7, #4]
 800a402:	6812      	ldr	r2, [r2, #0]
 800a404:	68d2      	ldr	r2, [r2, #12]
 800a406:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a40a:	60da      	str	r2, [r3, #12]
  
  htim->State = HAL_TIM_STATE_READY;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	2201      	movs	r2, #1
 800a410:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
     
  __HAL_UNLOCK(htim);  
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2200      	movs	r2, #0
 800a418:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800a41c:	2300      	movs	r3, #0
}
 800a41e:	4618      	mov	r0, r3
 800a420:	3708      	adds	r7, #8
 800a422:	46bd      	mov	sp, r7
 800a424:	bd80      	pop	{r7, pc}

0800a426 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a426:	b480      	push	{r7}
 800a428:	b085      	sub	sp, #20
 800a42a:	af00      	add	r7, sp, #0
 800a42c:	6078      	str	r0, [r7, #4]
 800a42e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800a430:	2300      	movs	r3, #0
 800a432:	60fb      	str	r3, [r7, #12]
  
  __HAL_LOCK(htim);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a43a:	2b01      	cmp	r3, #1
 800a43c:	d101      	bne.n	800a442 <HAL_TIM_ReadCapturedValue+0x1c>
 800a43e:	2302      	movs	r3, #2
 800a440:	e03e      	b.n	800a4c0 <HAL_TIM_ReadCapturedValue+0x9a>
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	2201      	movs	r2, #1
 800a446:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  switch (Channel)
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	2b0c      	cmp	r3, #12
 800a44e:	d831      	bhi.n	800a4b4 <HAL_TIM_ReadCapturedValue+0x8e>
 800a450:	a201      	add	r2, pc, #4	; (adr r2, 800a458 <HAL_TIM_ReadCapturedValue+0x32>)
 800a452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a456:	bf00      	nop
 800a458:	0800a48d 	.word	0x0800a48d
 800a45c:	0800a4b5 	.word	0x0800a4b5
 800a460:	0800a4b5 	.word	0x0800a4b5
 800a464:	0800a4b5 	.word	0x0800a4b5
 800a468:	0800a497 	.word	0x0800a497
 800a46c:	0800a4b5 	.word	0x0800a4b5
 800a470:	0800a4b5 	.word	0x0800a4b5
 800a474:	0800a4b5 	.word	0x0800a4b5
 800a478:	0800a4a1 	.word	0x0800a4a1
 800a47c:	0800a4b5 	.word	0x0800a4b5
 800a480:	0800a4b5 	.word	0x0800a4b5
 800a484:	0800a4b5 	.word	0x0800a4b5
 800a488:	0800a4ab 	.word	0x0800a4ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      
      /* Return the capture 1 value */
      tmpreg = htim->Instance->CCR1;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a492:	60fb      	str	r3, [r7, #12]
      
      break;
 800a494:	e00f      	b.n	800a4b6 <HAL_TIM_ReadCapturedValue+0x90>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      
      /* Return the capture 2 value */
      tmpreg = htim->Instance->CCR2;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a49c:	60fb      	str	r3, [r7, #12]
      
      break;
 800a49e:	e00a      	b.n	800a4b6 <HAL_TIM_ReadCapturedValue+0x90>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      
      /* Return the capture 3 value */
      tmpreg = htim->Instance->CCR3;
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4a6:	60fb      	str	r3, [r7, #12]
      
      break;
 800a4a8:	e005      	b.n	800a4b6 <HAL_TIM_ReadCapturedValue+0x90>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      
      /* Return the capture 4 value */
      tmpreg = htim->Instance->CCR4;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4b0:	60fb      	str	r3, [r7, #12]
      
      break;
 800a4b2:	e000      	b.n	800a4b6 <HAL_TIM_ReadCapturedValue+0x90>
    }
    
    default:
    break;  
 800a4b4:	bf00      	nop
  }
     
  __HAL_UNLOCK(htim);  
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  return tmpreg;
 800a4be:	68fb      	ldr	r3, [r7, #12]
}
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	3714      	adds	r7, #20
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ca:	4770      	bx	lr

0800a4cc <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	b083      	sub	sp, #12
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800a4d4:	bf00      	nop
 800a4d6:	370c      	adds	r7, #12
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4de:	4770      	bx	lr

0800a4e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a4e0:	b480      	push	{r7}
 800a4e2:	b083      	sub	sp, #12
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a4e8:	bf00      	nop
 800a4ea:	370c      	adds	r7, #12
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f2:	4770      	bx	lr

0800a4f4 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a4f4:	b480      	push	{r7}
 800a4f6:	b083      	sub	sp, #12
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a4fc:	bf00      	nop
 800a4fe:	370c      	adds	r7, #12
 800a500:	46bd      	mov	sp, r7
 800a502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a506:	4770      	bx	lr

0800a508 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a508:	b480      	push	{r7}
 800a50a:	b083      	sub	sp, #12
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a510:	bf00      	nop
 800a512:	370c      	adds	r7, #12
 800a514:	46bd      	mov	sp, r7
 800a516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51a:	4770      	bx	lr

0800a51c <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a51c:	b480      	push	{r7}
 800a51e:	b083      	sub	sp, #12
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a524:	bf00      	nop
 800a526:	370c      	adds	r7, #12
 800a528:	46bd      	mov	sp, r7
 800a52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52e:	4770      	bx	lr

0800a530 <HAL_TIM_ErrorCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800a530:	b480      	push	{r7}
 800a532:	b083      	sub	sp, #12
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800a538:	bf00      	nop
 800a53a:	370c      	adds	r7, #12
 800a53c:	46bd      	mov	sp, r7
 800a53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a542:	4770      	bx	lr

0800a544 <HAL_TIM_Base_GetState>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim)
{
 800a544:	b480      	push	{r7}
 800a546:	b083      	sub	sp, #12
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
  return htim->State;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a552:	b2db      	uxtb	r3, r3
}
 800a554:	4618      	mov	r0, r3
 800a556:	370c      	adds	r7, #12
 800a558:	46bd      	mov	sp, r7
 800a55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55e:	4770      	bx	lr

0800a560 <HAL_TIM_OC_GetState>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim)
{
 800a560:	b480      	push	{r7}
 800a562:	b083      	sub	sp, #12
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]
  return htim->State;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a56e:	b2db      	uxtb	r3, r3
}
 800a570:	4618      	mov	r0, r3
 800a572:	370c      	adds	r7, #12
 800a574:	46bd      	mov	sp, r7
 800a576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57a:	4770      	bx	lr

0800a57c <HAL_TIM_PWM_GetState>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim)
{
 800a57c:	b480      	push	{r7}
 800a57e:	b083      	sub	sp, #12
 800a580:	af00      	add	r7, sp, #0
 800a582:	6078      	str	r0, [r7, #4]
  return htim->State;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a58a:	b2db      	uxtb	r3, r3
}
 800a58c:	4618      	mov	r0, r3
 800a58e:	370c      	adds	r7, #12
 800a590:	46bd      	mov	sp, r7
 800a592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a596:	4770      	bx	lr

0800a598 <HAL_TIM_IC_GetState>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim)
{
 800a598:	b480      	push	{r7}
 800a59a:	b083      	sub	sp, #12
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	6078      	str	r0, [r7, #4]
  return htim->State;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a5a6:	b2db      	uxtb	r3, r3
}
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	370c      	adds	r7, #12
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b2:	4770      	bx	lr

0800a5b4 <HAL_TIM_OnePulse_GetState>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim)
{
 800a5b4:	b480      	push	{r7}
 800a5b6:	b083      	sub	sp, #12
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
  return htim->State;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a5c2:	b2db      	uxtb	r3, r3
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	370c      	adds	r7, #12
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ce:	4770      	bx	lr

0800a5d0 <HAL_TIM_Encoder_GetState>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim)
{
 800a5d0:	b480      	push	{r7}
 800a5d2:	b083      	sub	sp, #12
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
  return htim->State;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a5de:	b2db      	uxtb	r3, r3
}
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	370c      	adds	r7, #12
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ea:	4770      	bx	lr

0800a5ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a5ec:	b480      	push	{r7}
 800a5ee:	b085      	sub	sp, #20
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
 800a5f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	4a44      	ldr	r2, [pc, #272]	; (800a714 <TIM_Base_SetConfig+0x128>)
 800a604:	4293      	cmp	r3, r2
 800a606:	d013      	beq.n	800a630 <TIM_Base_SetConfig+0x44>
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a60e:	d00f      	beq.n	800a630 <TIM_Base_SetConfig+0x44>
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	4a41      	ldr	r2, [pc, #260]	; (800a718 <TIM_Base_SetConfig+0x12c>)
 800a614:	4293      	cmp	r3, r2
 800a616:	d00b      	beq.n	800a630 <TIM_Base_SetConfig+0x44>
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	4a40      	ldr	r2, [pc, #256]	; (800a71c <TIM_Base_SetConfig+0x130>)
 800a61c:	4293      	cmp	r3, r2
 800a61e:	d007      	beq.n	800a630 <TIM_Base_SetConfig+0x44>
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	4a3f      	ldr	r2, [pc, #252]	; (800a720 <TIM_Base_SetConfig+0x134>)
 800a624:	4293      	cmp	r3, r2
 800a626:	d003      	beq.n	800a630 <TIM_Base_SetConfig+0x44>
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	4a3e      	ldr	r2, [pc, #248]	; (800a724 <TIM_Base_SetConfig+0x138>)
 800a62c:	4293      	cmp	r3, r2
 800a62e:	d101      	bne.n	800a634 <TIM_Base_SetConfig+0x48>
 800a630:	2301      	movs	r3, #1
 800a632:	e000      	b.n	800a636 <TIM_Base_SetConfig+0x4a>
 800a634:	2300      	movs	r3, #0
 800a636:	2b00      	cmp	r3, #0
 800a638:	d008      	beq.n	800a64c <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a640:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a642:	683b      	ldr	r3, [r7, #0]
 800a644:	685b      	ldr	r3, [r3, #4]
 800a646:	68fa      	ldr	r2, [r7, #12]
 800a648:	4313      	orrs	r3, r2
 800a64a:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	4a31      	ldr	r2, [pc, #196]	; (800a714 <TIM_Base_SetConfig+0x128>)
 800a650:	4293      	cmp	r3, r2
 800a652:	d02b      	beq.n	800a6ac <TIM_Base_SetConfig+0xc0>
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a65a:	d027      	beq.n	800a6ac <TIM_Base_SetConfig+0xc0>
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	4a2e      	ldr	r2, [pc, #184]	; (800a718 <TIM_Base_SetConfig+0x12c>)
 800a660:	4293      	cmp	r3, r2
 800a662:	d023      	beq.n	800a6ac <TIM_Base_SetConfig+0xc0>
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	4a2d      	ldr	r2, [pc, #180]	; (800a71c <TIM_Base_SetConfig+0x130>)
 800a668:	4293      	cmp	r3, r2
 800a66a:	d01f      	beq.n	800a6ac <TIM_Base_SetConfig+0xc0>
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	4a2c      	ldr	r2, [pc, #176]	; (800a720 <TIM_Base_SetConfig+0x134>)
 800a670:	4293      	cmp	r3, r2
 800a672:	d01b      	beq.n	800a6ac <TIM_Base_SetConfig+0xc0>
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	4a2b      	ldr	r2, [pc, #172]	; (800a724 <TIM_Base_SetConfig+0x138>)
 800a678:	4293      	cmp	r3, r2
 800a67a:	d017      	beq.n	800a6ac <TIM_Base_SetConfig+0xc0>
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	4a2a      	ldr	r2, [pc, #168]	; (800a728 <TIM_Base_SetConfig+0x13c>)
 800a680:	4293      	cmp	r3, r2
 800a682:	d013      	beq.n	800a6ac <TIM_Base_SetConfig+0xc0>
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	4a29      	ldr	r2, [pc, #164]	; (800a72c <TIM_Base_SetConfig+0x140>)
 800a688:	4293      	cmp	r3, r2
 800a68a:	d00f      	beq.n	800a6ac <TIM_Base_SetConfig+0xc0>
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	4a28      	ldr	r2, [pc, #160]	; (800a730 <TIM_Base_SetConfig+0x144>)
 800a690:	4293      	cmp	r3, r2
 800a692:	d00b      	beq.n	800a6ac <TIM_Base_SetConfig+0xc0>
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	4a27      	ldr	r2, [pc, #156]	; (800a734 <TIM_Base_SetConfig+0x148>)
 800a698:	4293      	cmp	r3, r2
 800a69a:	d007      	beq.n	800a6ac <TIM_Base_SetConfig+0xc0>
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	4a26      	ldr	r2, [pc, #152]	; (800a738 <TIM_Base_SetConfig+0x14c>)
 800a6a0:	4293      	cmp	r3, r2
 800a6a2:	d003      	beq.n	800a6ac <TIM_Base_SetConfig+0xc0>
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	4a25      	ldr	r2, [pc, #148]	; (800a73c <TIM_Base_SetConfig+0x150>)
 800a6a8:	4293      	cmp	r3, r2
 800a6aa:	d101      	bne.n	800a6b0 <TIM_Base_SetConfig+0xc4>
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	e000      	b.n	800a6b2 <TIM_Base_SetConfig+0xc6>
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d008      	beq.n	800a6c8 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a6bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	68db      	ldr	r3, [r3, #12]
 800a6c2:	68fa      	ldr	r2, [r7, #12]
 800a6c4:	4313      	orrs	r3, r2
 800a6c6:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	68fa      	ldr	r2, [r7, #12]
 800a6cc:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	689a      	ldr	r2, [r3, #8]
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	681a      	ldr	r2, [r3, #0]
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	4a0c      	ldr	r2, [pc, #48]	; (800a714 <TIM_Base_SetConfig+0x128>)
 800a6e2:	4293      	cmp	r3, r2
 800a6e4:	d003      	beq.n	800a6ee <TIM_Base_SetConfig+0x102>
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	4a0e      	ldr	r2, [pc, #56]	; (800a724 <TIM_Base_SetConfig+0x138>)
 800a6ea:	4293      	cmp	r3, r2
 800a6ec:	d101      	bne.n	800a6f2 <TIM_Base_SetConfig+0x106>
 800a6ee:	2301      	movs	r3, #1
 800a6f0:	e000      	b.n	800a6f4 <TIM_Base_SetConfig+0x108>
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d003      	beq.n	800a700 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	691a      	ldr	r2, [r3, #16]
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	2201      	movs	r2, #1
 800a704:	615a      	str	r2, [r3, #20]
}
 800a706:	bf00      	nop
 800a708:	3714      	adds	r7, #20
 800a70a:	46bd      	mov	sp, r7
 800a70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a710:	4770      	bx	lr
 800a712:	bf00      	nop
 800a714:	40010000 	.word	0x40010000
 800a718:	40000400 	.word	0x40000400
 800a71c:	40000800 	.word	0x40000800
 800a720:	40000c00 	.word	0x40000c00
 800a724:	40010400 	.word	0x40010400
 800a728:	40014000 	.word	0x40014000
 800a72c:	40014400 	.word	0x40014400
 800a730:	40014800 	.word	0x40014800
 800a734:	40001800 	.word	0x40001800
 800a738:	40001c00 	.word	0x40001c00
 800a73c:	40002000 	.word	0x40002000

0800a740 <TIM_TI1_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a740:	b480      	push	{r7}
 800a742:	b087      	sub	sp, #28
 800a744:	af00      	add	r7, sp, #0
 800a746:	60f8      	str	r0, [r7, #12]
 800a748:	60b9      	str	r1, [r7, #8]
 800a74a:	607a      	str	r2, [r7, #4]
 800a74c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800a74e:	2300      	movs	r3, #0
 800a750:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800a752:	2300      	movs	r3, #0
 800a754:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	6a1b      	ldr	r3, [r3, #32]
 800a75a:	f023 0201 	bic.w	r2, r3, #1
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	699b      	ldr	r3, [r3, #24]
 800a766:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	6a1b      	ldr	r3, [r3, #32]
 800a76c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	4a2a      	ldr	r2, [pc, #168]	; (800a81c <TIM_TI1_SetConfig+0xdc>)
 800a772:	4293      	cmp	r3, r2
 800a774:	d01b      	beq.n	800a7ae <TIM_TI1_SetConfig+0x6e>
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a77c:	d017      	beq.n	800a7ae <TIM_TI1_SetConfig+0x6e>
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	4a27      	ldr	r2, [pc, #156]	; (800a820 <TIM_TI1_SetConfig+0xe0>)
 800a782:	4293      	cmp	r3, r2
 800a784:	d013      	beq.n	800a7ae <TIM_TI1_SetConfig+0x6e>
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	4a26      	ldr	r2, [pc, #152]	; (800a824 <TIM_TI1_SetConfig+0xe4>)
 800a78a:	4293      	cmp	r3, r2
 800a78c:	d00f      	beq.n	800a7ae <TIM_TI1_SetConfig+0x6e>
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	4a25      	ldr	r2, [pc, #148]	; (800a828 <TIM_TI1_SetConfig+0xe8>)
 800a792:	4293      	cmp	r3, r2
 800a794:	d00b      	beq.n	800a7ae <TIM_TI1_SetConfig+0x6e>
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	4a24      	ldr	r2, [pc, #144]	; (800a82c <TIM_TI1_SetConfig+0xec>)
 800a79a:	4293      	cmp	r3, r2
 800a79c:	d007      	beq.n	800a7ae <TIM_TI1_SetConfig+0x6e>
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	4a23      	ldr	r2, [pc, #140]	; (800a830 <TIM_TI1_SetConfig+0xf0>)
 800a7a2:	4293      	cmp	r3, r2
 800a7a4:	d003      	beq.n	800a7ae <TIM_TI1_SetConfig+0x6e>
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	4a22      	ldr	r2, [pc, #136]	; (800a834 <TIM_TI1_SetConfig+0xf4>)
 800a7aa:	4293      	cmp	r3, r2
 800a7ac:	d101      	bne.n	800a7b2 <TIM_TI1_SetConfig+0x72>
 800a7ae:	2301      	movs	r3, #1
 800a7b0:	e000      	b.n	800a7b4 <TIM_TI1_SetConfig+0x74>
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d008      	beq.n	800a7ca <TIM_TI1_SetConfig+0x8a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a7b8:	697b      	ldr	r3, [r7, #20]
 800a7ba:	f023 0303 	bic.w	r3, r3, #3
 800a7be:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800a7c0:	697a      	ldr	r2, [r7, #20]
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	4313      	orrs	r3, r2
 800a7c6:	617b      	str	r3, [r7, #20]
 800a7c8:	e007      	b.n	800a7da <TIM_TI1_SetConfig+0x9a>
  } 
  else
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a7ca:	697b      	ldr	r3, [r7, #20]
 800a7cc:	f023 0303 	bic.w	r3, r3, #3
 800a7d0:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a7d2:	697b      	ldr	r3, [r7, #20]
 800a7d4:	f043 0301 	orr.w	r3, r3, #1
 800a7d8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a7da:	697b      	ldr	r3, [r7, #20]
 800a7dc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a7e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	011b      	lsls	r3, r3, #4
 800a7e6:	b2db      	uxtb	r3, r3
 800a7e8:	697a      	ldr	r2, [r7, #20]
 800a7ea:	4313      	orrs	r3, r2
 800a7ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a7ee:	693b      	ldr	r3, [r7, #16]
 800a7f0:	f023 030a 	bic.w	r3, r3, #10
 800a7f4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	f003 030a 	and.w	r3, r3, #10
 800a7fc:	693a      	ldr	r2, [r7, #16]
 800a7fe:	4313      	orrs	r3, r2
 800a800:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	697a      	ldr	r2, [r7, #20]
 800a806:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	693a      	ldr	r2, [r7, #16]
 800a80c:	621a      	str	r2, [r3, #32]
}
 800a80e:	bf00      	nop
 800a810:	371c      	adds	r7, #28
 800a812:	46bd      	mov	sp, r7
 800a814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a818:	4770      	bx	lr
 800a81a:	bf00      	nop
 800a81c:	40010000 	.word	0x40010000
 800a820:	40000400 	.word	0x40000400
 800a824:	40000800 	.word	0x40000800
 800a828:	40000c00 	.word	0x40000c00
 800a82c:	40010400 	.word	0x40010400
 800a830:	40014000 	.word	0x40014000
 800a834:	40001800 	.word	0x40001800

0800a838 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a838:	b480      	push	{r7}
 800a83a:	b087      	sub	sp, #28
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
 800a840:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800a842:	2300      	movs	r3, #0
 800a844:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800a846:	2300      	movs	r3, #0
 800a848:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800a84a:	2300      	movs	r3, #0
 800a84c:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	6a1b      	ldr	r3, [r3, #32]
 800a852:	f023 0210 	bic.w	r2, r3, #16
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6a1b      	ldr	r3, [r3, #32]
 800a85e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	685b      	ldr	r3, [r3, #4]
 800a864:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	699b      	ldr	r3, [r3, #24]
 800a86a:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a872:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a87a:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a87c:	683b      	ldr	r3, [r7, #0]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	021b      	lsls	r3, r3, #8
 800a882:	68fa      	ldr	r2, [r7, #12]
 800a884:	4313      	orrs	r3, r2
 800a886:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a888:	697b      	ldr	r3, [r7, #20]
 800a88a:	f023 0320 	bic.w	r3, r3, #32
 800a88e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a890:	683b      	ldr	r3, [r7, #0]
 800a892:	689b      	ldr	r3, [r3, #8]
 800a894:	011b      	lsls	r3, r3, #4
 800a896:	697a      	ldr	r2, [r7, #20]
 800a898:	4313      	orrs	r3, r2
 800a89a:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	4a20      	ldr	r2, [pc, #128]	; (800a920 <TIM_OC2_SetConfig+0xe8>)
 800a8a0:	4293      	cmp	r3, r2
 800a8a2:	d003      	beq.n	800a8ac <TIM_OC2_SetConfig+0x74>
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	4a1f      	ldr	r2, [pc, #124]	; (800a924 <TIM_OC2_SetConfig+0xec>)
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	d101      	bne.n	800a8b0 <TIM_OC2_SetConfig+0x78>
 800a8ac:	2301      	movs	r3, #1
 800a8ae:	e000      	b.n	800a8b2 <TIM_OC2_SetConfig+0x7a>
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d021      	beq.n	800a8fa <TIM_OC2_SetConfig+0xc2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a8b6:	697b      	ldr	r3, [r7, #20]
 800a8b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a8bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a8be:	683b      	ldr	r3, [r7, #0]
 800a8c0:	68db      	ldr	r3, [r3, #12]
 800a8c2:	011b      	lsls	r3, r3, #4
 800a8c4:	697a      	ldr	r2, [r7, #20]
 800a8c6:	4313      	orrs	r3, r2
 800a8c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a8ca:	697b      	ldr	r3, [r7, #20]
 800a8cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a8d0:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a8d2:	693b      	ldr	r3, [r7, #16]
 800a8d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a8d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a8da:	693b      	ldr	r3, [r7, #16]
 800a8dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a8e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	695b      	ldr	r3, [r3, #20]
 800a8e6:	009b      	lsls	r3, r3, #2
 800a8e8:	693a      	ldr	r2, [r7, #16]
 800a8ea:	4313      	orrs	r3, r2
 800a8ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a8ee:	683b      	ldr	r3, [r7, #0]
 800a8f0:	699b      	ldr	r3, [r3, #24]
 800a8f2:	009b      	lsls	r3, r3, #2
 800a8f4:	693a      	ldr	r2, [r7, #16]
 800a8f6:	4313      	orrs	r3, r2
 800a8f8:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	693a      	ldr	r2, [r7, #16]
 800a8fe:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	68fa      	ldr	r2, [r7, #12]
 800a904:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	685a      	ldr	r2, [r3, #4]
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	697a      	ldr	r2, [r7, #20]
 800a912:	621a      	str	r2, [r3, #32]
}
 800a914:	bf00      	nop
 800a916:	371c      	adds	r7, #28
 800a918:	46bd      	mov	sp, r7
 800a91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91e:	4770      	bx	lr
 800a920:	40010000 	.word	0x40010000
 800a924:	40010400 	.word	0x40010400

0800a928 <TIM_DMADelayPulseCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	b084      	sub	sp, #16
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a934:	60fb      	str	r3, [r7, #12]
  
  htim->State= HAL_TIM_STATE_READY; 
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	2201      	movs	r2, #1
 800a93a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  if(hdma == htim->hdma[TIM_DMA_ID_CC1])
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	6a1a      	ldr	r2, [r3, #32]
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	429a      	cmp	r2, r3
 800a946:	d103      	bne.n	800a950 <TIM_DMADelayPulseCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	2201      	movs	r2, #1
 800a94c:	761a      	strb	r2, [r3, #24]
 800a94e:	e019      	b.n	800a984 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if(hdma == htim->hdma[TIM_DMA_ID_CC2])
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	429a      	cmp	r2, r3
 800a958:	d103      	bne.n	800a962 <TIM_DMADelayPulseCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	2202      	movs	r2, #2
 800a95e:	761a      	strb	r2, [r3, #24]
 800a960:	e010      	b.n	800a984 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if(hdma == htim->hdma[TIM_DMA_ID_CC3])
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	429a      	cmp	r2, r3
 800a96a:	d103      	bne.n	800a974 <TIM_DMADelayPulseCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	2204      	movs	r2, #4
 800a970:	761a      	strb	r2, [r3, #24]
 800a972:	e007      	b.n	800a984 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if(hdma == htim->hdma[TIM_DMA_ID_CC4])
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	429a      	cmp	r2, r3
 800a97c:	d102      	bne.n	800a984 <TIM_DMADelayPulseCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	2208      	movs	r2, #8
 800a982:	761a      	strb	r2, [r3, #24]
  }

  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a984:	68f8      	ldr	r0, [r7, #12]
 800a986:	f7ff fdbf 	bl	800a508 <HAL_TIM_PWM_PulseFinishedCallback>

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;  
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	2200      	movs	r2, #0
 800a98e:	761a      	strb	r2, [r3, #24]
}
 800a990:	bf00      	nop
 800a992:	3710      	adds	r7, #16
 800a994:	46bd      	mov	sp, r7
 800a996:	bd80      	pop	{r7, pc}

0800a998 <TIM_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b084      	sub	sp, #16
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9a4:	60fb      	str	r3, [r7, #12]
  
  htim->State= HAL_TIM_STATE_READY;
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	2201      	movs	r2, #1
 800a9aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
   
  HAL_TIM_ErrorCallback(htim);
 800a9ae:	68f8      	ldr	r0, [r7, #12]
 800a9b0:	f7ff fdbe 	bl	800a530 <HAL_TIM_ErrorCallback>
}
 800a9b4:	bf00      	nop
 800a9b6:	3710      	adds	r7, #16
 800a9b8:	46bd      	mov	sp, r7
 800a9ba:	bd80      	pop	{r7, pc}

0800a9bc <TIM_DMACaptureCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b084      	sub	sp, #16
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9c8:	60fb      	str	r3, [r7, #12]
  
  htim->State= HAL_TIM_STATE_READY;
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	2201      	movs	r2, #1
 800a9ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  if(hdma == htim->hdma[TIM_DMA_ID_CC1])
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	6a1a      	ldr	r2, [r3, #32]
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	429a      	cmp	r2, r3
 800a9da:	d103      	bne.n	800a9e4 <TIM_DMACaptureCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	2201      	movs	r2, #1
 800a9e0:	761a      	strb	r2, [r3, #24]
 800a9e2:	e019      	b.n	800aa18 <TIM_DMACaptureCplt+0x5c>
  }
  else if(hdma == htim->hdma[TIM_DMA_ID_CC2])
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	429a      	cmp	r2, r3
 800a9ec:	d103      	bne.n	800a9f6 <TIM_DMACaptureCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	2202      	movs	r2, #2
 800a9f2:	761a      	strb	r2, [r3, #24]
 800a9f4:	e010      	b.n	800aa18 <TIM_DMACaptureCplt+0x5c>
  }
  else if(hdma == htim->hdma[TIM_DMA_ID_CC3])
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	429a      	cmp	r2, r3
 800a9fe:	d103      	bne.n	800aa08 <TIM_DMACaptureCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	2204      	movs	r2, #4
 800aa04:	761a      	strb	r2, [r3, #24]
 800aa06:	e007      	b.n	800aa18 <TIM_DMACaptureCplt+0x5c>
  }
  else if(hdma == htim->hdma[TIM_DMA_ID_CC4])
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	429a      	cmp	r2, r3
 800aa10:	d102      	bne.n	800aa18 <TIM_DMACaptureCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	2208      	movs	r2, #8
 800aa16:	761a      	strb	r2, [r3, #24]
  }
  
  HAL_TIM_IC_CaptureCallback(htim); 
 800aa18:	68f8      	ldr	r0, [r7, #12]
 800aa1a:	f7ff fd6b 	bl	800a4f4 <HAL_TIM_IC_CaptureCallback>
  
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	2200      	movs	r2, #0
 800aa22:	761a      	strb	r2, [r3, #24]
}
 800aa24:	bf00      	nop
 800aa26:	3710      	adds	r7, #16
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	bd80      	pop	{r7, pc}

0800aa2c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800aa2c:	b480      	push	{r7}
 800aa2e:	b087      	sub	sp, #28
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	60f8      	str	r0, [r7, #12]
 800aa34:	60b9      	str	r1, [r7, #8]
 800aa36:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800aa38:	2300      	movs	r3, #0
 800aa3a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800aa3c:	2201      	movs	r2, #1
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	fa02 f303 	lsl.w	r3, r2, r3
 800aa44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	6a1a      	ldr	r2, [r3, #32]
 800aa4a:	697b      	ldr	r3, [r7, #20]
 800aa4c:	43db      	mvns	r3, r3
 800aa4e:	401a      	ands	r2, r3
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	6a1a      	ldr	r2, [r3, #32]
 800aa58:	6879      	ldr	r1, [r7, #4]
 800aa5a:	68bb      	ldr	r3, [r7, #8]
 800aa5c:	fa01 f303 	lsl.w	r3, r1, r3
 800aa60:	431a      	orrs	r2, r3
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	621a      	str	r2, [r3, #32]
}
 800aa66:	bf00      	nop
 800aa68:	371c      	adds	r7, #28
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa70:	4770      	bx	lr

0800aa72 <TIM_DMAPeriodElapsedCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma)
{
 800aa72:	b580      	push	{r7, lr}
 800aa74:	b084      	sub	sp, #16
 800aa76:	af00      	add	r7, sp, #0
 800aa78:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa7e:	60fb      	str	r3, [r7, #12]
  
  htim->State= HAL_TIM_STATE_READY;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	2201      	movs	r2, #1
 800aa84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  HAL_TIM_PeriodElapsedCallback(htim);
 800aa88:	68f8      	ldr	r0, [r7, #12]
 800aa8a:	f7ff fd1f 	bl	800a4cc <HAL_TIM_PeriodElapsedCallback>
}
 800aa8e:	bf00      	nop
 800aa90:	3710      	adds	r7, #16
 800aa92:	46bd      	mov	sp, r7
 800aa94:	bd80      	pop	{r7, pc}

0800aa96 <TIM_DMATriggerCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma)
{
 800aa96:	b580      	push	{r7, lr}
 800aa98:	b084      	sub	sp, #16
 800aa9a:	af00      	add	r7, sp, #0
 800aa9c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;  
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aaa2:	60fb      	str	r3, [r7, #12]
  
  htim->State= HAL_TIM_STATE_READY; 
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	2201      	movs	r2, #1
 800aaa8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  HAL_TIM_TriggerCallback(htim);
 800aaac:	68f8      	ldr	r0, [r7, #12]
 800aaae:	f7ff fd35 	bl	800a51c <HAL_TIM_TriggerCallback>
}
 800aab2:	bf00      	nop
 800aab4:	3710      	adds	r7, #16
 800aab6:	46bd      	mov	sp, r7
 800aab8:	bd80      	pop	{r7, pc}

0800aaba <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aaba:	b480      	push	{r7}
 800aabc:	b087      	sub	sp, #28
 800aabe:	af00      	add	r7, sp, #0
 800aac0:	6078      	str	r0, [r7, #4]
 800aac2:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800aac4:	2300      	movs	r3, #0
 800aac6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800aac8:	2300      	movs	r3, #0
 800aaca:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 800aacc:	2300      	movs	r3, #0
 800aace:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	6a1b      	ldr	r3, [r3, #32]
 800aad4:	f023 0201 	bic.w	r2, r3, #1
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	6a1b      	ldr	r3, [r3, #32]
 800aae0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	685b      	ldr	r3, [r3, #4]
 800aae6:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	699b      	ldr	r3, [r3, #24]
 800aaec:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aaf4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	f023 0303 	bic.w	r3, r3, #3
 800aafc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aafe:	683b      	ldr	r3, [r7, #0]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	68fa      	ldr	r2, [r7, #12]
 800ab04:	4313      	orrs	r3, r2
 800ab06:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ab08:	697b      	ldr	r3, [r7, #20]
 800ab0a:	f023 0302 	bic.w	r3, r3, #2
 800ab0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ab10:	683b      	ldr	r3, [r7, #0]
 800ab12:	689b      	ldr	r3, [r3, #8]
 800ab14:	697a      	ldr	r2, [r7, #20]
 800ab16:	4313      	orrs	r3, r2
 800ab18:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	4a1e      	ldr	r2, [pc, #120]	; (800ab98 <TIM_OC1_SetConfig+0xde>)
 800ab1e:	4293      	cmp	r3, r2
 800ab20:	d003      	beq.n	800ab2a <TIM_OC1_SetConfig+0x70>
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	4a1d      	ldr	r2, [pc, #116]	; (800ab9c <TIM_OC1_SetConfig+0xe2>)
 800ab26:	4293      	cmp	r3, r2
 800ab28:	d101      	bne.n	800ab2e <TIM_OC1_SetConfig+0x74>
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	e000      	b.n	800ab30 <TIM_OC1_SetConfig+0x76>
 800ab2e:	2300      	movs	r3, #0
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d01e      	beq.n	800ab72 <TIM_OC1_SetConfig+0xb8>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ab34:	697b      	ldr	r3, [r7, #20]
 800ab36:	f023 0308 	bic.w	r3, r3, #8
 800ab3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ab3c:	683b      	ldr	r3, [r7, #0]
 800ab3e:	68db      	ldr	r3, [r3, #12]
 800ab40:	697a      	ldr	r2, [r7, #20]
 800ab42:	4313      	orrs	r3, r2
 800ab44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ab46:	697b      	ldr	r3, [r7, #20]
 800ab48:	f023 0304 	bic.w	r3, r3, #4
 800ab4c:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ab4e:	693b      	ldr	r3, [r7, #16]
 800ab50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ab54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ab56:	693b      	ldr	r3, [r7, #16]
 800ab58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ab5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ab5e:	683b      	ldr	r3, [r7, #0]
 800ab60:	695b      	ldr	r3, [r3, #20]
 800ab62:	693a      	ldr	r2, [r7, #16]
 800ab64:	4313      	orrs	r3, r2
 800ab66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ab68:	683b      	ldr	r3, [r7, #0]
 800ab6a:	699b      	ldr	r3, [r3, #24]
 800ab6c:	693a      	ldr	r2, [r7, #16]
 800ab6e:	4313      	orrs	r3, r2
 800ab70:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	693a      	ldr	r2, [r7, #16]
 800ab76:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	68fa      	ldr	r2, [r7, #12]
 800ab7c:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ab7e:	683b      	ldr	r3, [r7, #0]
 800ab80:	685a      	ldr	r2, [r3, #4]
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	697a      	ldr	r2, [r7, #20]
 800ab8a:	621a      	str	r2, [r3, #32]
} 
 800ab8c:	bf00      	nop
 800ab8e:	371c      	adds	r7, #28
 800ab90:	46bd      	mov	sp, r7
 800ab92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab96:	4770      	bx	lr
 800ab98:	40010000 	.word	0x40010000
 800ab9c:	40010400 	.word	0x40010400

0800aba0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aba0:	b480      	push	{r7}
 800aba2:	b087      	sub	sp, #28
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
 800aba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800abaa:	2300      	movs	r3, #0
 800abac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800abae:	2300      	movs	r3, #0
 800abb0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 800abb2:	2300      	movs	r3, #0
 800abb4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	6a1b      	ldr	r3, [r3, #32]
 800abba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	6a1b      	ldr	r3, [r3, #32]
 800abc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	685b      	ldr	r3, [r3, #4]
 800abcc:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	69db      	ldr	r3, [r3, #28]
 800abd2:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800abda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	f023 0303 	bic.w	r3, r3, #3
 800abe2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800abe4:	683b      	ldr	r3, [r7, #0]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	68fa      	ldr	r2, [r7, #12]
 800abea:	4313      	orrs	r3, r2
 800abec:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800abee:	697b      	ldr	r3, [r7, #20]
 800abf0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800abf4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800abf6:	683b      	ldr	r3, [r7, #0]
 800abf8:	689b      	ldr	r3, [r3, #8]
 800abfa:	021b      	lsls	r3, r3, #8
 800abfc:	697a      	ldr	r2, [r7, #20]
 800abfe:	4313      	orrs	r3, r2
 800ac00:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	4a20      	ldr	r2, [pc, #128]	; (800ac88 <TIM_OC3_SetConfig+0xe8>)
 800ac06:	4293      	cmp	r3, r2
 800ac08:	d003      	beq.n	800ac12 <TIM_OC3_SetConfig+0x72>
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	4a1f      	ldr	r2, [pc, #124]	; (800ac8c <TIM_OC3_SetConfig+0xec>)
 800ac0e:	4293      	cmp	r3, r2
 800ac10:	d101      	bne.n	800ac16 <TIM_OC3_SetConfig+0x76>
 800ac12:	2301      	movs	r3, #1
 800ac14:	e000      	b.n	800ac18 <TIM_OC3_SetConfig+0x78>
 800ac16:	2300      	movs	r3, #0
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d021      	beq.n	800ac60 <TIM_OC3_SetConfig+0xc0>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ac1c:	697b      	ldr	r3, [r7, #20]
 800ac1e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ac22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ac24:	683b      	ldr	r3, [r7, #0]
 800ac26:	68db      	ldr	r3, [r3, #12]
 800ac28:	021b      	lsls	r3, r3, #8
 800ac2a:	697a      	ldr	r2, [r7, #20]
 800ac2c:	4313      	orrs	r3, r2
 800ac2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ac30:	697b      	ldr	r3, [r7, #20]
 800ac32:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ac36:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ac38:	693b      	ldr	r3, [r7, #16]
 800ac3a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ac3e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ac40:	693b      	ldr	r3, [r7, #16]
 800ac42:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ac46:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ac48:	683b      	ldr	r3, [r7, #0]
 800ac4a:	695b      	ldr	r3, [r3, #20]
 800ac4c:	011b      	lsls	r3, r3, #4
 800ac4e:	693a      	ldr	r2, [r7, #16]
 800ac50:	4313      	orrs	r3, r2
 800ac52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ac54:	683b      	ldr	r3, [r7, #0]
 800ac56:	699b      	ldr	r3, [r3, #24]
 800ac58:	011b      	lsls	r3, r3, #4
 800ac5a:	693a      	ldr	r2, [r7, #16]
 800ac5c:	4313      	orrs	r3, r2
 800ac5e:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	693a      	ldr	r2, [r7, #16]
 800ac64:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	68fa      	ldr	r2, [r7, #12]
 800ac6a:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	685a      	ldr	r2, [r3, #4]
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	697a      	ldr	r2, [r7, #20]
 800ac78:	621a      	str	r2, [r3, #32]
}
 800ac7a:	bf00      	nop
 800ac7c:	371c      	adds	r7, #28
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac84:	4770      	bx	lr
 800ac86:	bf00      	nop
 800ac88:	40010000 	.word	0x40010000
 800ac8c:	40010400 	.word	0x40010400

0800ac90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ac90:	b480      	push	{r7}
 800ac92:	b087      	sub	sp, #28
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
 800ac98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800ac9e:	2300      	movs	r3, #0
 800aca0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 800aca2:	2300      	movs	r3, #0
 800aca4:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	6a1b      	ldr	r3, [r3, #32]
 800acaa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6a1b      	ldr	r3, [r3, #32]
 800acb6:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	685b      	ldr	r3, [r3, #4]
 800acbc:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	69db      	ldr	r3, [r3, #28]
 800acc2:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800acc4:	693b      	ldr	r3, [r7, #16]
 800acc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800acca:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800accc:	693b      	ldr	r3, [r7, #16]
 800acce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800acd2:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	021b      	lsls	r3, r3, #8
 800acda:	693a      	ldr	r2, [r7, #16]
 800acdc:	4313      	orrs	r3, r2
 800acde:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ace6:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ace8:	683b      	ldr	r3, [r7, #0]
 800acea:	689b      	ldr	r3, [r3, #8]
 800acec:	031b      	lsls	r3, r3, #12
 800acee:	68fa      	ldr	r2, [r7, #12]
 800acf0:	4313      	orrs	r3, r2
 800acf2:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	4a14      	ldr	r2, [pc, #80]	; (800ad48 <TIM_OC4_SetConfig+0xb8>)
 800acf8:	4293      	cmp	r3, r2
 800acfa:	d003      	beq.n	800ad04 <TIM_OC4_SetConfig+0x74>
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	4a13      	ldr	r2, [pc, #76]	; (800ad4c <TIM_OC4_SetConfig+0xbc>)
 800ad00:	4293      	cmp	r3, r2
 800ad02:	d101      	bne.n	800ad08 <TIM_OC4_SetConfig+0x78>
 800ad04:	2301      	movs	r3, #1
 800ad06:	e000      	b.n	800ad0a <TIM_OC4_SetConfig+0x7a>
 800ad08:	2300      	movs	r3, #0
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d009      	beq.n	800ad22 <TIM_OC4_SetConfig+0x92>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ad0e:	697b      	ldr	r3, [r7, #20]
 800ad10:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ad14:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ad16:	683b      	ldr	r3, [r7, #0]
 800ad18:	695b      	ldr	r3, [r3, #20]
 800ad1a:	019b      	lsls	r3, r3, #6
 800ad1c:	697a      	ldr	r2, [r7, #20]
 800ad1e:	4313      	orrs	r3, r2
 800ad20:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	697a      	ldr	r2, [r7, #20]
 800ad26:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	693a      	ldr	r2, [r7, #16]
 800ad2c:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	685a      	ldr	r2, [r3, #4]
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	68fa      	ldr	r2, [r7, #12]
 800ad3a:	621a      	str	r2, [r3, #32]
}
 800ad3c:	bf00      	nop
 800ad3e:	371c      	adds	r7, #28
 800ad40:	46bd      	mov	sp, r7
 800ad42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad46:	4770      	bx	lr
 800ad48:	40010000 	.word	0x40010000
 800ad4c:	40010400 	.word	0x40010400

0800ad50 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig The slave configuration structure
  * @retval None
  */
static void TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                              TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b086      	sub	sp, #24
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	6078      	str	r0, [r7, #4]
 800ad58:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 800ad5e:	2300      	movs	r3, #0
 800ad60:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800ad62:	2300      	movs	r3, #0
 800ad64:	60fb      	str	r3, [r7, #12]

 /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	689b      	ldr	r3, [r3, #8]
 800ad6c:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ad6e:	697b      	ldr	r3, [r7, #20]
 800ad70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad74:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800ad76:	683b      	ldr	r3, [r7, #0]
 800ad78:	685b      	ldr	r3, [r3, #4]
 800ad7a:	697a      	ldr	r2, [r7, #20]
 800ad7c:	4313      	orrs	r3, r2
 800ad7e:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800ad80:	697b      	ldr	r3, [r7, #20]
 800ad82:	f023 0307 	bic.w	r3, r3, #7
 800ad86:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800ad88:	683b      	ldr	r3, [r7, #0]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	697a      	ldr	r2, [r7, #20]
 800ad8e:	4313      	orrs	r3, r2
 800ad90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	697a      	ldr	r2, [r7, #20]
 800ad98:	609a      	str	r2, [r3, #8]
  
  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	685b      	ldr	r3, [r3, #4]
 800ad9e:	2b30      	cmp	r3, #48	; 0x30
 800ada0:	d056      	beq.n	800ae50 <TIM_SlaveTimer_SetConfig+0x100>
 800ada2:	2b30      	cmp	r3, #48	; 0x30
 800ada4:	d806      	bhi.n	800adb4 <TIM_SlaveTimer_SetConfig+0x64>
 800ada6:	2b10      	cmp	r3, #16
 800ada8:	d054      	beq.n	800ae54 <TIM_SlaveTimer_SetConfig+0x104>
 800adaa:	2b20      	cmp	r3, #32
 800adac:	d054      	beq.n	800ae58 <TIM_SlaveTimer_SetConfig+0x108>
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d054      	beq.n	800ae5c <TIM_SlaveTimer_SetConfig+0x10c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    }
    break;
       
  default:
    break;
 800adb2:	e054      	b.n	800ae5e <TIM_SlaveTimer_SetConfig+0x10e>
  switch (sSlaveConfig->InputTrigger)
 800adb4:	2b50      	cmp	r3, #80	; 0x50
 800adb6:	d037      	beq.n	800ae28 <TIM_SlaveTimer_SetConfig+0xd8>
 800adb8:	2b50      	cmp	r3, #80	; 0x50
 800adba:	d802      	bhi.n	800adc2 <TIM_SlaveTimer_SetConfig+0x72>
 800adbc:	2b40      	cmp	r3, #64	; 0x40
 800adbe:	d010      	beq.n	800ade2 <TIM_SlaveTimer_SetConfig+0x92>
    break;
 800adc0:	e04d      	b.n	800ae5e <TIM_SlaveTimer_SetConfig+0x10e>
  switch (sSlaveConfig->InputTrigger)
 800adc2:	2b60      	cmp	r3, #96	; 0x60
 800adc4:	d03a      	beq.n	800ae3c <TIM_SlaveTimer_SetConfig+0xec>
 800adc6:	2b70      	cmp	r3, #112	; 0x70
 800adc8:	d000      	beq.n	800adcc <TIM_SlaveTimer_SetConfig+0x7c>
    break;
 800adca:	e048      	b.n	800ae5e <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_ETR_SetConfig(htim->Instance, 
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	6818      	ldr	r0, [r3, #0]
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	68d9      	ldr	r1, [r3, #12]
 800add4:	683b      	ldr	r3, [r7, #0]
 800add6:	689a      	ldr	r2, [r3, #8]
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	691b      	ldr	r3, [r3, #16]
 800addc:	f000 f98c 	bl	800b0f8 <TIM_ETR_SetConfig>
    break;
 800ade0:	e03d      	b.n	800ae5e <TIM_SlaveTimer_SetConfig+0x10e>
      tmpccer = htim->Instance->CCER;
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	6a1b      	ldr	r3, [r3, #32]
 800ade8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	687a      	ldr	r2, [r7, #4]
 800adf0:	6812      	ldr	r2, [r2, #0]
 800adf2:	6a12      	ldr	r2, [r2, #32]
 800adf4:	f022 0201 	bic.w	r2, r2, #1
 800adf8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;    
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	699b      	ldr	r3, [r3, #24]
 800ae00:	613b      	str	r3, [r7, #16]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ae02:	693b      	ldr	r3, [r7, #16]
 800ae04:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ae08:	613b      	str	r3, [r7, #16]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800ae0a:	683b      	ldr	r3, [r7, #0]
 800ae0c:	691b      	ldr	r3, [r3, #16]
 800ae0e:	011b      	lsls	r3, r3, #4
 800ae10:	693a      	ldr	r2, [r7, #16]
 800ae12:	4313      	orrs	r3, r2
 800ae14:	613b      	str	r3, [r7, #16]
      htim->Instance->CCMR1 = tmpccmr1;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	693a      	ldr	r2, [r7, #16]
 800ae1c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;                               
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	68fa      	ldr	r2, [r7, #12]
 800ae24:	621a      	str	r2, [r3, #32]
    break;
 800ae26:	e01a      	b.n	800ae5e <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	6818      	ldr	r0, [r3, #0]
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	6899      	ldr	r1, [r3, #8]
 800ae30:	683b      	ldr	r3, [r7, #0]
 800ae32:	691b      	ldr	r3, [r3, #16]
 800ae34:	461a      	mov	r2, r3
 800ae36:	f000 f816 	bl	800ae66 <TIM_TI1_ConfigInputStage>
    break;
 800ae3a:	e010      	b.n	800ae5e <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	6818      	ldr	r0, [r3, #0]
 800ae40:	683b      	ldr	r3, [r7, #0]
 800ae42:	6899      	ldr	r1, [r3, #8]
 800ae44:	683b      	ldr	r3, [r7, #0]
 800ae46:	691b      	ldr	r3, [r3, #16]
 800ae48:	461a      	mov	r2, r3
 800ae4a:	f000 f880 	bl	800af4e <TIM_TI2_ConfigInputStage>
    break;
 800ae4e:	e006      	b.n	800ae5e <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 800ae50:	bf00      	nop
 800ae52:	e004      	b.n	800ae5e <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 800ae54:	bf00      	nop
 800ae56:	e002      	b.n	800ae5e <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 800ae58:	bf00      	nop
 800ae5a:	e000      	b.n	800ae5e <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 800ae5c:	bf00      	nop
  }
}
 800ae5e:	bf00      	nop
 800ae60:	3718      	adds	r7, #24
 800ae62:	46bd      	mov	sp, r7
 800ae64:	bd80      	pop	{r7, pc}

0800ae66 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ae66:	b480      	push	{r7}
 800ae68:	b087      	sub	sp, #28
 800ae6a:	af00      	add	r7, sp, #0
 800ae6c:	60f8      	str	r0, [r7, #12]
 800ae6e:	60b9      	str	r1, [r7, #8]
 800ae70:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800ae72:	2300      	movs	r3, #0
 800ae74:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800ae76:	2300      	movs	r3, #0
 800ae78:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	6a1b      	ldr	r3, [r3, #32]
 800ae7e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	6a1b      	ldr	r3, [r3, #32]
 800ae84:	f023 0201 	bic.w	r2, r3, #1
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	699b      	ldr	r3, [r3, #24]
 800ae90:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ae98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	011b      	lsls	r3, r3, #4
 800ae9e:	697a      	ldr	r2, [r7, #20]
 800aea0:	4313      	orrs	r3, r2
 800aea2:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800aea4:	693b      	ldr	r3, [r7, #16]
 800aea6:	f023 030a 	bic.w	r3, r3, #10
 800aeaa:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 800aeac:	693a      	ldr	r2, [r7, #16]
 800aeae:	68bb      	ldr	r3, [r7, #8]
 800aeb0:	4313      	orrs	r3, r2
 800aeb2:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	697a      	ldr	r2, [r7, #20]
 800aeb8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	693a      	ldr	r2, [r7, #16]
 800aebe:	621a      	str	r2, [r3, #32]
}
 800aec0:	bf00      	nop
 800aec2:	371c      	adds	r7, #28
 800aec4:	46bd      	mov	sp, r7
 800aec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeca:	4770      	bx	lr

0800aecc <TIM_TI2_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800aecc:	b480      	push	{r7}
 800aece:	b087      	sub	sp, #28
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	60f8      	str	r0, [r7, #12]
 800aed4:	60b9      	str	r1, [r7, #8]
 800aed6:	607a      	str	r2, [r7, #4]
 800aed8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800aeda:	2300      	movs	r3, #0
 800aedc:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800aede:	2300      	movs	r3, #0
 800aee0:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	6a1b      	ldr	r3, [r3, #32]
 800aee6:	f023 0210 	bic.w	r2, r3, #16
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	699b      	ldr	r3, [r3, #24]
 800aef2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	6a1b      	ldr	r3, [r3, #32]
 800aef8:	613b      	str	r3, [r7, #16]
  
  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800aefa:	697b      	ldr	r3, [r7, #20]
 800aefc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800af00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	021b      	lsls	r3, r3, #8
 800af06:	697a      	ldr	r2, [r7, #20]
 800af08:	4313      	orrs	r3, r2
 800af0a:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800af0c:	697b      	ldr	r3, [r7, #20]
 800af0e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800af12:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	031b      	lsls	r3, r3, #12
 800af18:	b29b      	uxth	r3, r3
 800af1a:	697a      	ldr	r2, [r7, #20]
 800af1c:	4313      	orrs	r3, r2
 800af1e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800af20:	693b      	ldr	r3, [r7, #16]
 800af22:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800af26:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800af28:	68bb      	ldr	r3, [r7, #8]
 800af2a:	011b      	lsls	r3, r3, #4
 800af2c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800af30:	693a      	ldr	r2, [r7, #16]
 800af32:	4313      	orrs	r3, r2
 800af34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	697a      	ldr	r2, [r7, #20]
 800af3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	693a      	ldr	r2, [r7, #16]
 800af40:	621a      	str	r2, [r3, #32]
}
 800af42:	bf00      	nop
 800af44:	371c      	adds	r7, #28
 800af46:	46bd      	mov	sp, r7
 800af48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4c:	4770      	bx	lr

0800af4e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800af4e:	b480      	push	{r7}
 800af50:	b087      	sub	sp, #28
 800af52:	af00      	add	r7, sp, #0
 800af54:	60f8      	str	r0, [r7, #12]
 800af56:	60b9      	str	r1, [r7, #8]
 800af58:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800af5a:	2300      	movs	r3, #0
 800af5c:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800af5e:	2300      	movs	r3, #0
 800af60:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	6a1b      	ldr	r3, [r3, #32]
 800af66:	f023 0210 	bic.w	r2, r3, #16
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	699b      	ldr	r3, [r3, #24]
 800af72:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	6a1b      	ldr	r3, [r3, #32]
 800af78:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800af7a:	697b      	ldr	r3, [r7, #20]
 800af7c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800af80:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	031b      	lsls	r3, r3, #12
 800af86:	697a      	ldr	r2, [r7, #20]
 800af88:	4313      	orrs	r3, r2
 800af8a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800af8c:	693b      	ldr	r3, [r7, #16]
 800af8e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800af92:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800af94:	68bb      	ldr	r3, [r7, #8]
 800af96:	011b      	lsls	r3, r3, #4
 800af98:	693a      	ldr	r2, [r7, #16]
 800af9a:	4313      	orrs	r3, r2
 800af9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	697a      	ldr	r2, [r7, #20]
 800afa2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	693a      	ldr	r2, [r7, #16]
 800afa8:	621a      	str	r2, [r3, #32]
}
 800afaa:	bf00      	nop
 800afac:	371c      	adds	r7, #28
 800afae:	46bd      	mov	sp, r7
 800afb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb4:	4770      	bx	lr

0800afb6 <TIM_TI3_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800afb6:	b480      	push	{r7}
 800afb8:	b087      	sub	sp, #28
 800afba:	af00      	add	r7, sp, #0
 800afbc:	60f8      	str	r0, [r7, #12]
 800afbe:	60b9      	str	r1, [r7, #8]
 800afc0:	607a      	str	r2, [r7, #4]
 800afc2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 800afc4:	2300      	movs	r3, #0
 800afc6:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800afc8:	2300      	movs	r3, #0
 800afca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	6a1b      	ldr	r3, [r3, #32]
 800afd0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	69db      	ldr	r3, [r3, #28]
 800afdc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	6a1b      	ldr	r3, [r3, #32]
 800afe2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800afe4:	697b      	ldr	r3, [r7, #20]
 800afe6:	f023 0303 	bic.w	r3, r3, #3
 800afea:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800afec:	697a      	ldr	r2, [r7, #20]
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	4313      	orrs	r3, r2
 800aff2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800aff4:	697b      	ldr	r3, [r7, #20]
 800aff6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800affa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	011b      	lsls	r3, r3, #4
 800b000:	b2db      	uxtb	r3, r3
 800b002:	697a      	ldr	r2, [r7, #20]
 800b004:	4313      	orrs	r3, r2
 800b006:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800b008:	693b      	ldr	r3, [r7, #16]
 800b00a:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800b00e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800b010:	68bb      	ldr	r3, [r7, #8]
 800b012:	021b      	lsls	r3, r3, #8
 800b014:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800b018:	693a      	ldr	r2, [r7, #16]
 800b01a:	4313      	orrs	r3, r2
 800b01c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	697a      	ldr	r2, [r7, #20]
 800b022:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	693a      	ldr	r2, [r7, #16]
 800b028:	621a      	str	r2, [r3, #32]
}
 800b02a:	bf00      	nop
 800b02c:	371c      	adds	r7, #28
 800b02e:	46bd      	mov	sp, r7
 800b030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b034:	4770      	bx	lr

0800b036 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800b036:	b480      	push	{r7}
 800b038:	b087      	sub	sp, #28
 800b03a:	af00      	add	r7, sp, #0
 800b03c:	60f8      	str	r0, [r7, #12]
 800b03e:	60b9      	str	r1, [r7, #8]
 800b040:	607a      	str	r2, [r7, #4]
 800b042:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 800b044:	2300      	movs	r3, #0
 800b046:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800b048:	2300      	movs	r3, #0
 800b04a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	6a1b      	ldr	r3, [r3, #32]
 800b050:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	69db      	ldr	r3, [r3, #28]
 800b05c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	6a1b      	ldr	r3, [r3, #32]
 800b062:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800b064:	697b      	ldr	r3, [r7, #20]
 800b066:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b06a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	021b      	lsls	r3, r3, #8
 800b070:	697a      	ldr	r2, [r7, #20]
 800b072:	4313      	orrs	r3, r2
 800b074:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800b076:	697b      	ldr	r3, [r7, #20]
 800b078:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b07c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	031b      	lsls	r3, r3, #12
 800b082:	b29b      	uxth	r3, r3
 800b084:	697a      	ldr	r2, [r7, #20]
 800b086:	4313      	orrs	r3, r2
 800b088:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800b08a:	693b      	ldr	r3, [r7, #16]
 800b08c:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800b090:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800b092:	68bb      	ldr	r3, [r7, #8]
 800b094:	031b      	lsls	r3, r3, #12
 800b096:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800b09a:	693a      	ldr	r2, [r7, #16]
 800b09c:	4313      	orrs	r3, r2
 800b09e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	697a      	ldr	r2, [r7, #20]
 800b0a4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	693a      	ldr	r2, [r7, #16]
 800b0aa:	621a      	str	r2, [r3, #32]
}
 800b0ac:	bf00      	nop
 800b0ae:	371c      	adds	r7, #28
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b6:	4770      	bx	lr

0800b0b8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 800b0b8:	b480      	push	{r7}
 800b0ba:	b085      	sub	sp, #20
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
 800b0c0:	460b      	mov	r3, r1
 800b0c2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	689b      	ldr	r3, [r3, #8]
 800b0cc:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b0d4:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800b0d6:	887b      	ldrh	r3, [r7, #2]
 800b0d8:	f043 0307 	orr.w	r3, r3, #7
 800b0dc:	b29b      	uxth	r3, r3
 800b0de:	461a      	mov	r2, r3
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	4313      	orrs	r3, r2
 800b0e4:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	68fa      	ldr	r2, [r7, #12]
 800b0ea:	609a      	str	r2, [r3, #8]
}
 800b0ec:	bf00      	nop
 800b0ee:	3714      	adds	r7, #20
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f6:	4770      	bx	lr

0800b0f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b0f8:	b480      	push	{r7}
 800b0fa:	b087      	sub	sp, #28
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	60f8      	str	r0, [r7, #12]
 800b100:	60b9      	str	r1, [r7, #8]
 800b102:	607a      	str	r2, [r7, #4]
 800b104:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800b106:	2300      	movs	r3, #0
 800b108:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	689b      	ldr	r3, [r3, #8]
 800b10e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b110:	697b      	ldr	r3, [r7, #20]
 800b112:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b116:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800b118:	683b      	ldr	r3, [r7, #0]
 800b11a:	021a      	lsls	r2, r3, #8
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	431a      	orrs	r2, r3
 800b120:	68bb      	ldr	r3, [r7, #8]
 800b122:	4313      	orrs	r3, r2
 800b124:	697a      	ldr	r2, [r7, #20]
 800b126:	4313      	orrs	r3, r2
 800b128:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	697a      	ldr	r2, [r7, #20]
 800b12e:	609a      	str	r2, [r3, #8]
} 
 800b130:	bf00      	nop
 800b132:	371c      	adds	r7, #28
 800b134:	46bd      	mov	sp, r7
 800b136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13a:	4770      	bx	lr

0800b13c <HAL_TIMEx_HallSensor_Init>:
  *                the configuration information for TIM module.
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef* sConfig)
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b08a      	sub	sp, #40	; 0x28
 800b140:	af00      	add	r7, sp, #0
 800b142:	6078      	str	r0, [r7, #4]
 800b144:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;
    
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d101      	bne.n	800b150 <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 800b14c:	2301      	movs	r3, #1
 800b14e:	e07c      	b.n	800b24a <HAL_TIMEx_HallSensor_Init+0x10e>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	2202      	movs	r2, #2
 800b154:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
  HAL_TIMEx_HallSensor_MspInit(htim);
 800b158:	6878      	ldr	r0, [r7, #4]
 800b15a:	f000 f8aa 	bl	800b2b2 <HAL_TIMEx_HallSensor_MspInit>
  
  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681a      	ldr	r2, [r3, #0]
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	3304      	adds	r3, #4
 800b166:	4619      	mov	r1, r3
 800b168:	4610      	mov	r0, r2
 800b16a:	f7ff fa3f 	bl	800a5ec <TIM_Base_SetConfig>
  
  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	6818      	ldr	r0, [r3, #0]
 800b172:	683b      	ldr	r3, [r7, #0]
 800b174:	6819      	ldr	r1, [r3, #0]
 800b176:	683b      	ldr	r3, [r7, #0]
 800b178:	689b      	ldr	r3, [r3, #8]
 800b17a:	2203      	movs	r2, #3
 800b17c:	f7ff fae0 	bl	800a740 <TIM_TI1_SetConfig>
  
  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	687a      	ldr	r2, [r7, #4]
 800b186:	6812      	ldr	r2, [r2, #0]
 800b188:	6992      	ldr	r2, [r2, #24]
 800b18a:	f022 020c 	bic.w	r2, r2, #12
 800b18e:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	687a      	ldr	r2, [r7, #4]
 800b196:	6812      	ldr	r2, [r2, #0]
 800b198:	6991      	ldr	r1, [r2, #24]
 800b19a:	683a      	ldr	r2, [r7, #0]
 800b19c:	6852      	ldr	r2, [r2, #4]
 800b19e:	430a      	orrs	r2, r1
 800b1a0:	619a      	str	r2, [r3, #24]
  
  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	687a      	ldr	r2, [r7, #4]
 800b1a8:	6812      	ldr	r2, [r2, #0]
 800b1aa:	6852      	ldr	r2, [r2, #4]
 800b1ac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b1b0:	605a      	str	r2, [r3, #4]
  
  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	687a      	ldr	r2, [r7, #4]
 800b1b8:	6812      	ldr	r2, [r2, #0]
 800b1ba:	6892      	ldr	r2, [r2, #8]
 800b1bc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800b1c0:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	687a      	ldr	r2, [r7, #4]
 800b1c8:	6812      	ldr	r2, [r2, #0]
 800b1ca:	6892      	ldr	r2, [r2, #8]
 800b1cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b1d0:	609a      	str	r2, [r3, #8]
  
  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */  
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	687a      	ldr	r2, [r7, #4]
 800b1d8:	6812      	ldr	r2, [r2, #0]
 800b1da:	6892      	ldr	r2, [r2, #8]
 800b1dc:	f022 0207 	bic.w	r2, r2, #7
 800b1e0:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	687a      	ldr	r2, [r7, #4]
 800b1e8:	6812      	ldr	r2, [r2, #0]
 800b1ea:	6892      	ldr	r2, [r2, #8]
 800b1ec:	f042 0204 	orr.w	r2, r2, #4
 800b1f0:	609a      	str	r2, [r3, #8]
  
  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 800b1fa:	2370      	movs	r3, #112	; 0x70
 800b1fc:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800b1fe:	2300      	movs	r3, #0
 800b200:	627b      	str	r3, [r7, #36]	; 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800b202:	2300      	movs	r3, #0
 800b204:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 800b206:	2300      	movs	r3, #0
 800b208:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay; 
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	68db      	ldr	r3, [r3, #12]
 800b20e:	613b      	str	r3, [r7, #16]
    
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	f107 020c 	add.w	r2, r7, #12
 800b218:	4611      	mov	r1, r2
 800b21a:	4618      	mov	r0, r3
 800b21c:	f7ff fb0c 	bl	800a838 <TIM_OC2_SetConfig>
  
  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	687a      	ldr	r2, [r7, #4]
 800b226:	6812      	ldr	r2, [r2, #0]
 800b228:	6852      	ldr	r2, [r2, #4]
 800b22a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800b22e:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF; 
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	687a      	ldr	r2, [r7, #4]
 800b236:	6812      	ldr	r2, [r2, #0]
 800b238:	6852      	ldr	r2, [r2, #4]
 800b23a:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 800b23e:	605a      	str	r2, [r3, #4]
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	2201      	movs	r2, #1
 800b244:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800b248:	2300      	movs	r3, #0
}
 800b24a:	4618      	mov	r0, r3
 800b24c:	3728      	adds	r7, #40	; 0x28
 800b24e:	46bd      	mov	sp, r7
 800b250:	bd80      	pop	{r7, pc}

0800b252 <HAL_TIMEx_HallSensor_DeInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim)
{
 800b252:	b580      	push	{r7, lr}
 800b254:	b082      	sub	sp, #8
 800b256:	af00      	add	r7, sp, #0
 800b258:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	2202      	movs	r2, #2
 800b25e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	6a1a      	ldr	r2, [r3, #32]
 800b268:	f241 1311 	movw	r3, #4369	; 0x1111
 800b26c:	4013      	ands	r3, r2
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d10f      	bne.n	800b292 <HAL_TIMEx_HallSensor_DeInit+0x40>
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	6a1a      	ldr	r2, [r3, #32]
 800b278:	f240 4344 	movw	r3, #1092	; 0x444
 800b27c:	4013      	ands	r3, r2
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d107      	bne.n	800b292 <HAL_TIMEx_HallSensor_DeInit+0x40>
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	687a      	ldr	r2, [r7, #4]
 800b288:	6812      	ldr	r2, [r2, #0]
 800b28a:	6812      	ldr	r2, [r2, #0]
 800b28c:	f022 0201 	bic.w	r2, r2, #1
 800b290:	601a      	str	r2, [r3, #0]
    
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIMEx_HallSensor_MspDeInit(htim);
 800b292:	6878      	ldr	r0, [r7, #4]
 800b294:	f000 f817 	bl	800b2c6 <HAL_TIMEx_HallSensor_MspDeInit>
    
  /* Change TIM state */  
  htim->State = HAL_TIM_STATE_RESET; 
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	2200      	movs	r2, #0
 800b29c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(htim);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800b2a8:	2300      	movs	r3, #0
}
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	3708      	adds	r7, #8
 800b2ae:	46bd      	mov	sp, r7
 800b2b0:	bd80      	pop	{r7, pc}

0800b2b2 <HAL_TIMEx_HallSensor_MspInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim)
{
 800b2b2:	b480      	push	{r7}
 800b2b4:	b083      	sub	sp, #12
 800b2b6:	af00      	add	r7, sp, #0
 800b2b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 800b2ba:	bf00      	nop
 800b2bc:	370c      	adds	r7, #12
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c4:	4770      	bx	lr

0800b2c6 <HAL_TIMEx_HallSensor_MspDeInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim)
{
 800b2c6:	b480      	push	{r7}
 800b2c8:	b083      	sub	sp, #12
 800b2ca:	af00      	add	r7, sp, #0
 800b2cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspDeInit could be implemented in the user file
   */
}
 800b2ce:	bf00      	nop
 800b2d0:	370c      	adds	r7, #12
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d8:	4770      	bx	lr

0800b2da <HAL_TIMEx_HallSensor_Start>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim)
{
 800b2da:	b580      	push	{r7, lr}
 800b2dc:	b082      	sub	sp, #8
 800b2de:	af00      	add	r7, sp, #0
 800b2e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));
  
  /* Enable the Input Capture channels 1
    (in the Hall Sensor Interface the Three possible channels that can be used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */  
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); 
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	2201      	movs	r2, #1
 800b2e8:	2100      	movs	r1, #0
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	f7ff fb9e 	bl	800aa2c <TIM_CCxChannelCmd>
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	687a      	ldr	r2, [r7, #4]
 800b2f6:	6812      	ldr	r2, [r2, #0]
 800b2f8:	6812      	ldr	r2, [r2, #0]
 800b2fa:	f042 0201 	orr.w	r2, r2, #1
 800b2fe:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800b300:	2300      	movs	r3, #0
}
 800b302:	4618      	mov	r0, r3
 800b304:	3708      	adds	r7, #8
 800b306:	46bd      	mov	sp, r7
 800b308:	bd80      	pop	{r7, pc}

0800b30a <HAL_TIMEx_HallSensor_Stop>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim)
{
 800b30a:	b580      	push	{r7, lr}
 800b30c:	b082      	sub	sp, #8
 800b30e:	af00      	add	r7, sp, #0
 800b310:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));
  
  /* Disable the Input Capture channels 1, 2 and 3
    (in the Hall Sensor Interface the Three possible channels that can be used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */  
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	2200      	movs	r2, #0
 800b318:	2100      	movs	r1, #0
 800b31a:	4618      	mov	r0, r3
 800b31c:	f7ff fb86 	bl	800aa2c <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	6a1a      	ldr	r2, [r3, #32]
 800b326:	f241 1311 	movw	r3, #4369	; 0x1111
 800b32a:	4013      	ands	r3, r2
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d10f      	bne.n	800b350 <HAL_TIMEx_HallSensor_Stop+0x46>
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	6a1a      	ldr	r2, [r3, #32]
 800b336:	f240 4344 	movw	r3, #1092	; 0x444
 800b33a:	4013      	ands	r3, r2
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d107      	bne.n	800b350 <HAL_TIMEx_HallSensor_Stop+0x46>
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	687a      	ldr	r2, [r7, #4]
 800b346:	6812      	ldr	r2, [r2, #0]
 800b348:	6812      	ldr	r2, [r2, #0]
 800b34a:	f022 0201 	bic.w	r2, r2, #1
 800b34e:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800b350:	2300      	movs	r3, #0
}
 800b352:	4618      	mov	r0, r3
 800b354:	3708      	adds	r7, #8
 800b356:	46bd      	mov	sp, r7
 800b358:	bd80      	pop	{r7, pc}

0800b35a <HAL_TIMEx_HallSensor_Start_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim)
{ 
 800b35a:	b580      	push	{r7, lr}
 800b35c:	b082      	sub	sp, #8
 800b35e:	af00      	add	r7, sp, #0
 800b360:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));
  
  /* Enable the capture compare Interrupts 1 event */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	687a      	ldr	r2, [r7, #4]
 800b368:	6812      	ldr	r2, [r2, #0]
 800b36a:	68d2      	ldr	r2, [r2, #12]
 800b36c:	f042 0202 	orr.w	r2, r2, #2
 800b370:	60da      	str	r2, [r3, #12]
  
  /* Enable the Input Capture channels 1
    (in the Hall Sensor Interface the Three possible channels that can be used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */  
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);  
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	2201      	movs	r2, #1
 800b378:	2100      	movs	r1, #0
 800b37a:	4618      	mov	r0, r3
 800b37c:	f7ff fb56 	bl	800aa2c <TIM_CCxChannelCmd>
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	687a      	ldr	r2, [r7, #4]
 800b386:	6812      	ldr	r2, [r2, #0]
 800b388:	6812      	ldr	r2, [r2, #0]
 800b38a:	f042 0201 	orr.w	r2, r2, #1
 800b38e:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800b390:	2300      	movs	r3, #0
}
 800b392:	4618      	mov	r0, r3
 800b394:	3708      	adds	r7, #8
 800b396:	46bd      	mov	sp, r7
 800b398:	bd80      	pop	{r7, pc}

0800b39a <HAL_TIMEx_HallSensor_Stop_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b39a:	b580      	push	{r7, lr}
 800b39c:	b082      	sub	sp, #8
 800b39e:	af00      	add	r7, sp, #0
 800b3a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));
  
  /* Disable the Input Capture channels 1
    (in the Hall Sensor Interface the Three possible channels that can be used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */  
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	2100      	movs	r1, #0
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	f7ff fb3e 	bl	800aa2c <TIM_CCxChannelCmd>
  
  /* Disable the capture compare Interrupts event */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	687a      	ldr	r2, [r7, #4]
 800b3b6:	6812      	ldr	r2, [r2, #0]
 800b3b8:	68d2      	ldr	r2, [r2, #12]
 800b3ba:	f022 0202 	bic.w	r2, r2, #2
 800b3be:	60da      	str	r2, [r3, #12]
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	6a1a      	ldr	r2, [r3, #32]
 800b3c6:	f241 1311 	movw	r3, #4369	; 0x1111
 800b3ca:	4013      	ands	r3, r2
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d10f      	bne.n	800b3f0 <HAL_TIMEx_HallSensor_Stop_IT+0x56>
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	6a1a      	ldr	r2, [r3, #32]
 800b3d6:	f240 4344 	movw	r3, #1092	; 0x444
 800b3da:	4013      	ands	r3, r2
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d107      	bne.n	800b3f0 <HAL_TIMEx_HallSensor_Stop_IT+0x56>
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	687a      	ldr	r2, [r7, #4]
 800b3e6:	6812      	ldr	r2, [r2, #0]
 800b3e8:	6812      	ldr	r2, [r2, #0]
 800b3ea:	f022 0201 	bic.w	r2, r2, #1
 800b3ee:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800b3f0:	2300      	movs	r3, #0
}
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	3708      	adds	r7, #8
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	bd80      	pop	{r7, pc}

0800b3fa <HAL_TIMEx_HallSensor_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length)
{
 800b3fa:	b580      	push	{r7, lr}
 800b3fc:	b084      	sub	sp, #16
 800b3fe:	af00      	add	r7, sp, #0
 800b400:	60f8      	str	r0, [r7, #12]
 800b402:	60b9      	str	r1, [r7, #8]
 800b404:	4613      	mov	r3, r2
 800b406:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));
  
   if((htim->State == HAL_TIM_STATE_BUSY))
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b40e:	b2db      	uxtb	r3, r3
 800b410:	2b02      	cmp	r3, #2
 800b412:	d101      	bne.n	800b418 <HAL_TIMEx_HallSensor_Start_DMA+0x1e>
  {
     return HAL_BUSY;
 800b414:	2302      	movs	r3, #2
 800b416:	e03b      	b.n	800b490 <HAL_TIMEx_HallSensor_Start_DMA+0x96>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b41e:	b2db      	uxtb	r3, r3
 800b420:	2b01      	cmp	r3, #1
 800b422:	d10b      	bne.n	800b43c <HAL_TIMEx_HallSensor_Start_DMA+0x42>
  {
    if(((uint32_t)pData == 0U) && (Length > 0)) 
 800b424:	68bb      	ldr	r3, [r7, #8]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d104      	bne.n	800b434 <HAL_TIMEx_HallSensor_Start_DMA+0x3a>
 800b42a:	88fb      	ldrh	r3, [r7, #6]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d001      	beq.n	800b434 <HAL_TIMEx_HallSensor_Start_DMA+0x3a>
    {
      return HAL_ERROR;                                    
 800b430:	2301      	movs	r3, #1
 800b432:	e02d      	b.n	800b490 <HAL_TIMEx_HallSensor_Start_DMA+0x96>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	2202      	movs	r2, #2
 800b438:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }
  /* Enable the Input Capture channels 1
    (in the Hall Sensor Interface the Three possible channels that can be used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */  
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); 
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	2201      	movs	r2, #1
 800b442:	2100      	movs	r1, #0
 800b444:	4618      	mov	r0, r3
 800b446:	f7ff faf1 	bl	800aa2c <TIM_CCxChannelCmd>
  
  /* Set the DMA Input Capture 1 Callback */
  htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;     
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	6a1b      	ldr	r3, [r3, #32]
 800b44e:	4a12      	ldr	r2, [pc, #72]	; (800b498 <HAL_TIMEx_HallSensor_Start_DMA+0x9e>)
 800b450:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Set the DMA error callback */
  htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	6a1b      	ldr	r3, [r3, #32]
 800b456:	4a11      	ldr	r2, [pc, #68]	; (800b49c <HAL_TIMEx_HallSensor_Start_DMA+0xa2>)
 800b458:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Enable the DMA Stream for Capture 1*/
  HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length);    
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	6a18      	ldr	r0, [r3, #32]
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	3334      	adds	r3, #52	; 0x34
 800b464:	4619      	mov	r1, r3
 800b466:	68ba      	ldr	r2, [r7, #8]
 800b468:	88fb      	ldrh	r3, [r7, #6]
 800b46a:	f7f5 fcfe 	bl	8000e6a <HAL_DMA_Start_IT>
  
  /* Enable the capture compare 1 Interrupt */
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	68fa      	ldr	r2, [r7, #12]
 800b474:	6812      	ldr	r2, [r2, #0]
 800b476:	68d2      	ldr	r2, [r2, #12]
 800b478:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b47c:	60da      	str	r2, [r3, #12]
 
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	68fa      	ldr	r2, [r7, #12]
 800b484:	6812      	ldr	r2, [r2, #0]
 800b486:	6812      	ldr	r2, [r2, #0]
 800b488:	f042 0201 	orr.w	r2, r2, #1
 800b48c:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800b48e:	2300      	movs	r3, #0
}
 800b490:	4618      	mov	r0, r3
 800b492:	3710      	adds	r7, #16
 800b494:	46bd      	mov	sp, r7
 800b496:	bd80      	pop	{r7, pc}
 800b498:	0800a9bd 	.word	0x0800a9bd
 800b49c:	0800a999 	.word	0x0800a999

0800b4a0 <HAL_TIMEx_HallSensor_Stop_DMA>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim)
{
 800b4a0:	b580      	push	{r7, lr}
 800b4a2:	b082      	sub	sp, #8
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));
  
  /* Disable the Input Capture channels 1
    (in the Hall Sensor Interface the Three possible channels that can be used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */  
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); 
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	2100      	movs	r1, #0
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	f7ff fabb 	bl	800aa2c <TIM_CCxChannelCmd>
 
  
  /* Disable the capture compare Interrupts 1 event */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	687a      	ldr	r2, [r7, #4]
 800b4bc:	6812      	ldr	r2, [r2, #0]
 800b4be:	68d2      	ldr	r2, [r2, #12]
 800b4c0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800b4c4:	60da      	str	r2, [r3, #12]
 
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	6a1a      	ldr	r2, [r3, #32]
 800b4cc:	f241 1311 	movw	r3, #4369	; 0x1111
 800b4d0:	4013      	ands	r3, r2
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d10f      	bne.n	800b4f6 <HAL_TIMEx_HallSensor_Stop_DMA+0x56>
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	6a1a      	ldr	r2, [r3, #32]
 800b4dc:	f240 4344 	movw	r3, #1092	; 0x444
 800b4e0:	4013      	ands	r3, r2
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d107      	bne.n	800b4f6 <HAL_TIMEx_HallSensor_Stop_DMA+0x56>
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	687a      	ldr	r2, [r7, #4]
 800b4ec:	6812      	ldr	r2, [r2, #0]
 800b4ee:	6812      	ldr	r2, [r2, #0]
 800b4f0:	f022 0201 	bic.w	r2, r2, #1
 800b4f4:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800b4f6:	2300      	movs	r3, #0
}
 800b4f8:	4618      	mov	r0, r3
 800b4fa:	3708      	adds	r7, #8
 800b4fc:	46bd      	mov	sp, r7
 800b4fe:	bd80      	pop	{r7, pc}

0800b500 <HAL_TIMEx_OCN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b500:	b580      	push	{r7, lr}
 800b502:	b082      	sub	sp, #8
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
 800b508:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); 
  
     /* Enable the Capture compare channel N */
     TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	2204      	movs	r2, #4
 800b510:	6839      	ldr	r1, [r7, #0]
 800b512:	4618      	mov	r0, r3
 800b514:	f001 f84f 	bl	800c5b6 <TIM_CCxNChannelCmd>
    
  /* Enable the Main Output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	687a      	ldr	r2, [r7, #4]
 800b51e:	6812      	ldr	r2, [r2, #0]
 800b520:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b522:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b526:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	687a      	ldr	r2, [r7, #4]
 800b52e:	6812      	ldr	r2, [r2, #0]
 800b530:	6812      	ldr	r2, [r2, #0]
 800b532:	f042 0201 	orr.w	r2, r2, #1
 800b536:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800b538:	2300      	movs	r3, #0
} 
 800b53a:	4618      	mov	r0, r3
 800b53c:	3708      	adds	r7, #8
 800b53e:	46bd      	mov	sp, r7
 800b540:	bd80      	pop	{r7, pc}

0800b542 <HAL_TIMEx_OCN_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{ 
 800b542:	b580      	push	{r7, lr}
 800b544:	b082      	sub	sp, #8
 800b546:	af00      	add	r7, sp, #0
 800b548:	6078      	str	r0, [r7, #4]
 800b54a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); 
  
    /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	2200      	movs	r2, #0
 800b552:	6839      	ldr	r1, [r7, #0]
 800b554:	4618      	mov	r0, r3
 800b556:	f001 f82e 	bl	800c5b6 <TIM_CCxNChannelCmd>
    
  /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	6a1a      	ldr	r2, [r3, #32]
 800b560:	f241 1311 	movw	r3, #4369	; 0x1111
 800b564:	4013      	ands	r3, r2
 800b566:	2b00      	cmp	r3, #0
 800b568:	d10f      	bne.n	800b58a <HAL_TIMEx_OCN_Stop+0x48>
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	6a1a      	ldr	r2, [r3, #32]
 800b570:	f240 4344 	movw	r3, #1092	; 0x444
 800b574:	4013      	ands	r3, r2
 800b576:	2b00      	cmp	r3, #0
 800b578:	d107      	bne.n	800b58a <HAL_TIMEx_OCN_Stop+0x48>
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	687a      	ldr	r2, [r7, #4]
 800b580:	6812      	ldr	r2, [r2, #0]
 800b582:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b584:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b588:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	6a1a      	ldr	r2, [r3, #32]
 800b590:	f241 1311 	movw	r3, #4369	; 0x1111
 800b594:	4013      	ands	r3, r2
 800b596:	2b00      	cmp	r3, #0
 800b598:	d10f      	bne.n	800b5ba <HAL_TIMEx_OCN_Stop+0x78>
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	6a1a      	ldr	r2, [r3, #32]
 800b5a0:	f240 4344 	movw	r3, #1092	; 0x444
 800b5a4:	4013      	ands	r3, r2
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d107      	bne.n	800b5ba <HAL_TIMEx_OCN_Stop+0x78>
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	687a      	ldr	r2, [r7, #4]
 800b5b0:	6812      	ldr	r2, [r2, #0]
 800b5b2:	6812      	ldr	r2, [r2, #0]
 800b5b4:	f022 0201 	bic.w	r2, r2, #1
 800b5b8:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800b5ba:	2300      	movs	r3, #0
} 
 800b5bc:	4618      	mov	r0, r3
 800b5be:	3708      	adds	r7, #8
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	bd80      	pop	{r7, pc}

0800b5c4 <HAL_TIMEx_OCN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b5c4:	b580      	push	{r7, lr}
 800b5c6:	b082      	sub	sp, #8
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
 800b5cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); 
  
  switch (Channel)
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	2b0c      	cmp	r3, #12
 800b5d2:	d841      	bhi.n	800b658 <HAL_TIMEx_OCN_Start_IT+0x94>
 800b5d4:	a201      	add	r2, pc, #4	; (adr r2, 800b5dc <HAL_TIMEx_OCN_Start_IT+0x18>)
 800b5d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5da:	bf00      	nop
 800b5dc:	0800b611 	.word	0x0800b611
 800b5e0:	0800b659 	.word	0x0800b659
 800b5e4:	0800b659 	.word	0x0800b659
 800b5e8:	0800b659 	.word	0x0800b659
 800b5ec:	0800b623 	.word	0x0800b623
 800b5f0:	0800b659 	.word	0x0800b659
 800b5f4:	0800b659 	.word	0x0800b659
 800b5f8:	0800b659 	.word	0x0800b659
 800b5fc:	0800b635 	.word	0x0800b635
 800b600:	0800b659 	.word	0x0800b659
 800b604:	0800b659 	.word	0x0800b659
 800b608:	0800b659 	.word	0x0800b659
 800b60c:	0800b647 	.word	0x0800b647
  {
    case TIM_CHANNEL_1:
    {       
      /* Enable the TIM Output Compare interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	687a      	ldr	r2, [r7, #4]
 800b616:	6812      	ldr	r2, [r2, #0]
 800b618:	68d2      	ldr	r2, [r2, #12]
 800b61a:	f042 0202 	orr.w	r2, r2, #2
 800b61e:	60da      	str	r2, [r3, #12]
    }
    break;
 800b620:	e01b      	b.n	800b65a <HAL_TIMEx_OCN_Start_IT+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Output Compare interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	687a      	ldr	r2, [r7, #4]
 800b628:	6812      	ldr	r2, [r2, #0]
 800b62a:	68d2      	ldr	r2, [r2, #12]
 800b62c:	f042 0204 	orr.w	r2, r2, #4
 800b630:	60da      	str	r2, [r3, #12]
    }
    break;
 800b632:	e012      	b.n	800b65a <HAL_TIMEx_OCN_Start_IT+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Output Compare interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	687a      	ldr	r2, [r7, #4]
 800b63a:	6812      	ldr	r2, [r2, #0]
 800b63c:	68d2      	ldr	r2, [r2, #12]
 800b63e:	f042 0208 	orr.w	r2, r2, #8
 800b642:	60da      	str	r2, [r3, #12]
    }
    break;
 800b644:	e009      	b.n	800b65a <HAL_TIMEx_OCN_Start_IT+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Output Compare interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	687a      	ldr	r2, [r7, #4]
 800b64c:	6812      	ldr	r2, [r2, #0]
 800b64e:	68d2      	ldr	r2, [r2, #12]
 800b650:	f042 0210 	orr.w	r2, r2, #16
 800b654:	60da      	str	r2, [r3, #12]
    }
    break;
 800b656:	e000      	b.n	800b65a <HAL_TIMEx_OCN_Start_IT+0x96>
    
    default:
    break;
 800b658:	bf00      	nop
  } 
  
  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	687a      	ldr	r2, [r7, #4]
 800b660:	6812      	ldr	r2, [r2, #0]
 800b662:	68d2      	ldr	r2, [r2, #12]
 800b664:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b668:	60da      	str	r2, [r3, #12]
  
  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	2204      	movs	r2, #4
 800b670:	6839      	ldr	r1, [r7, #0]
 800b672:	4618      	mov	r0, r3
 800b674:	f000 ff9f 	bl	800c5b6 <TIM_CCxNChannelCmd>
  
  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	687a      	ldr	r2, [r7, #4]
 800b67e:	6812      	ldr	r2, [r2, #0]
 800b680:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b682:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b686:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	687a      	ldr	r2, [r7, #4]
 800b68e:	6812      	ldr	r2, [r2, #0]
 800b690:	6812      	ldr	r2, [r2, #0]
 800b692:	f042 0201 	orr.w	r2, r2, #1
 800b696:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800b698:	2300      	movs	r3, #0
} 
 800b69a:	4618      	mov	r0, r3
 800b69c:	3708      	adds	r7, #8
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	bd80      	pop	{r7, pc}

0800b6a2 <HAL_TIMEx_OCN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b6a2:	b580      	push	{r7, lr}
 800b6a4:	b082      	sub	sp, #8
 800b6a6:	af00      	add	r7, sp, #0
 800b6a8:	6078      	str	r0, [r7, #4]
 800b6aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); 
  
  switch (Channel)
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	2b0c      	cmp	r3, #12
 800b6b0:	d840      	bhi.n	800b734 <HAL_TIMEx_OCN_Stop_IT+0x92>
 800b6b2:	a201      	add	r2, pc, #4	; (adr r2, 800b6b8 <HAL_TIMEx_OCN_Stop_IT+0x16>)
 800b6b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6b8:	0800b6ed 	.word	0x0800b6ed
 800b6bc:	0800b735 	.word	0x0800b735
 800b6c0:	0800b735 	.word	0x0800b735
 800b6c4:	0800b735 	.word	0x0800b735
 800b6c8:	0800b6ff 	.word	0x0800b6ff
 800b6cc:	0800b735 	.word	0x0800b735
 800b6d0:	0800b735 	.word	0x0800b735
 800b6d4:	0800b735 	.word	0x0800b735
 800b6d8:	0800b711 	.word	0x0800b711
 800b6dc:	0800b735 	.word	0x0800b735
 800b6e0:	0800b735 	.word	0x0800b735
 800b6e4:	0800b735 	.word	0x0800b735
 800b6e8:	0800b723 	.word	0x0800b723
  {
    case TIM_CHANNEL_1:
    {       
      /* Disable the TIM Output Compare interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	687a      	ldr	r2, [r7, #4]
 800b6f2:	6812      	ldr	r2, [r2, #0]
 800b6f4:	68d2      	ldr	r2, [r2, #12]
 800b6f6:	f022 0202 	bic.w	r2, r2, #2
 800b6fa:	60da      	str	r2, [r3, #12]
    }
    break;
 800b6fc:	e01b      	b.n	800b736 <HAL_TIMEx_OCN_Stop_IT+0x94>
    
    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Output Compare interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	687a      	ldr	r2, [r7, #4]
 800b704:	6812      	ldr	r2, [r2, #0]
 800b706:	68d2      	ldr	r2, [r2, #12]
 800b708:	f022 0204 	bic.w	r2, r2, #4
 800b70c:	60da      	str	r2, [r3, #12]
    }
    break;
 800b70e:	e012      	b.n	800b736 <HAL_TIMEx_OCN_Stop_IT+0x94>
    
    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Output Compare interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	687a      	ldr	r2, [r7, #4]
 800b716:	6812      	ldr	r2, [r2, #0]
 800b718:	68d2      	ldr	r2, [r2, #12]
 800b71a:	f022 0208 	bic.w	r2, r2, #8
 800b71e:	60da      	str	r2, [r3, #12]
    }
    break;
 800b720:	e009      	b.n	800b736 <HAL_TIMEx_OCN_Stop_IT+0x94>
    
    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Output Compare interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	687a      	ldr	r2, [r7, #4]
 800b728:	6812      	ldr	r2, [r2, #0]
 800b72a:	68d2      	ldr	r2, [r2, #12]
 800b72c:	f022 0210 	bic.w	r2, r2, #16
 800b730:	60da      	str	r2, [r3, #12]
    }
    break;
 800b732:	e000      	b.n	800b736 <HAL_TIMEx_OCN_Stop_IT+0x94>
    
    default:
    break; 
 800b734:	bf00      	nop
  }
  
  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	2200      	movs	r2, #0
 800b73c:	6839      	ldr	r1, [r7, #0]
 800b73e:	4618      	mov	r0, r3
 800b740:	f000 ff39 	bl	800c5b6 <TIM_CCxNChannelCmd>

  /* Disable the TIM Break interrupt (only if no more channel is active) */
  if((READ_REG(htim->Instance->CCER) & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == RESET)
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	6a1a      	ldr	r2, [r3, #32]
 800b74a:	f240 4344 	movw	r3, #1092	; 0x444
 800b74e:	4013      	ands	r3, r2
 800b750:	2b00      	cmp	r3, #0
 800b752:	d107      	bne.n	800b764 <HAL_TIMEx_OCN_Stop_IT+0xc2>
  {
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	687a      	ldr	r2, [r7, #4]
 800b75a:	6812      	ldr	r2, [r2, #0]
 800b75c:	68d2      	ldr	r2, [r2, #12]
 800b75e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b762:	60da      	str	r2, [r3, #12]
  }
  
  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	6a1a      	ldr	r2, [r3, #32]
 800b76a:	f241 1311 	movw	r3, #4369	; 0x1111
 800b76e:	4013      	ands	r3, r2
 800b770:	2b00      	cmp	r3, #0
 800b772:	d10f      	bne.n	800b794 <HAL_TIMEx_OCN_Stop_IT+0xf2>
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	6a1a      	ldr	r2, [r3, #32]
 800b77a:	f240 4344 	movw	r3, #1092	; 0x444
 800b77e:	4013      	ands	r3, r2
 800b780:	2b00      	cmp	r3, #0
 800b782:	d107      	bne.n	800b794 <HAL_TIMEx_OCN_Stop_IT+0xf2>
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	687a      	ldr	r2, [r7, #4]
 800b78a:	6812      	ldr	r2, [r2, #0]
 800b78c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b78e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b792:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	6a1a      	ldr	r2, [r3, #32]
 800b79a:	f241 1311 	movw	r3, #4369	; 0x1111
 800b79e:	4013      	ands	r3, r2
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d10f      	bne.n	800b7c4 <HAL_TIMEx_OCN_Stop_IT+0x122>
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	6a1a      	ldr	r2, [r3, #32]
 800b7aa:	f240 4344 	movw	r3, #1092	; 0x444
 800b7ae:	4013      	ands	r3, r2
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d107      	bne.n	800b7c4 <HAL_TIMEx_OCN_Stop_IT+0x122>
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	687a      	ldr	r2, [r7, #4]
 800b7ba:	6812      	ldr	r2, [r2, #0]
 800b7bc:	6812      	ldr	r2, [r2, #0]
 800b7be:	f022 0201 	bic.w	r2, r2, #1
 800b7c2:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800b7c4:	2300      	movs	r3, #0
} 
 800b7c6:	4618      	mov	r0, r3
 800b7c8:	3708      	adds	r7, #8
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	bd80      	pop	{r7, pc}

0800b7ce <HAL_TIMEx_OCN_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800b7ce:	b580      	push	{r7, lr}
 800b7d0:	b084      	sub	sp, #16
 800b7d2:	af00      	add	r7, sp, #0
 800b7d4:	60f8      	str	r0, [r7, #12]
 800b7d6:	60b9      	str	r1, [r7, #8]
 800b7d8:	607a      	str	r2, [r7, #4]
 800b7da:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); 
  
  if((htim->State == HAL_TIM_STATE_BUSY))
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b7e2:	b2db      	uxtb	r3, r3
 800b7e4:	2b02      	cmp	r3, #2
 800b7e6:	d101      	bne.n	800b7ec <HAL_TIMEx_OCN_Start_DMA+0x1e>
  {
     return HAL_BUSY;
 800b7e8:	2302      	movs	r3, #2
 800b7ea:	e0b8      	b.n	800b95e <HAL_TIMEx_OCN_Start_DMA+0x190>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b7f2:	b2db      	uxtb	r3, r3
 800b7f4:	2b01      	cmp	r3, #1
 800b7f6:	d10b      	bne.n	800b810 <HAL_TIMEx_OCN_Start_DMA+0x42>
  {
    if(((uint32_t)pData == 0U) && (Length > 0)) 
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d104      	bne.n	800b808 <HAL_TIMEx_OCN_Start_DMA+0x3a>
 800b7fe:	887b      	ldrh	r3, [r7, #2]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d001      	beq.n	800b808 <HAL_TIMEx_OCN_Start_DMA+0x3a>
    {
      return HAL_ERROR;                                    
 800b804:	2301      	movs	r3, #1
 800b806:	e0aa      	b.n	800b95e <HAL_TIMEx_OCN_Start_DMA+0x190>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	2202      	movs	r2, #2
 800b80c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }    
  switch (Channel)
 800b810:	68bb      	ldr	r3, [r7, #8]
 800b812:	2b0c      	cmp	r3, #12
 800b814:	f200 808a 	bhi.w	800b92c <HAL_TIMEx_OCN_Start_DMA+0x15e>
 800b818:	a201      	add	r2, pc, #4	; (adr r2, 800b820 <HAL_TIMEx_OCN_Start_DMA+0x52>)
 800b81a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b81e:	bf00      	nop
 800b820:	0800b855 	.word	0x0800b855
 800b824:	0800b92d 	.word	0x0800b92d
 800b828:	0800b92d 	.word	0x0800b92d
 800b82c:	0800b92d 	.word	0x0800b92d
 800b830:	0800b88b 	.word	0x0800b88b
 800b834:	0800b92d 	.word	0x0800b92d
 800b838:	0800b92d 	.word	0x0800b92d
 800b83c:	0800b92d 	.word	0x0800b92d
 800b840:	0800b8c1 	.word	0x0800b8c1
 800b844:	0800b92d 	.word	0x0800b92d
 800b848:	0800b92d 	.word	0x0800b92d
 800b84c:	0800b92d 	.word	0x0800b92d
 800b850:	0800b8f7 	.word	0x0800b8f7
  {
    case TIM_CHANNEL_1:
    {      
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	6a1b      	ldr	r3, [r3, #32]
 800b858:	4a43      	ldr	r2, [pc, #268]	; (800b968 <HAL_TIMEx_OCN_Start_DMA+0x19a>)
 800b85a:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	6a1b      	ldr	r3, [r3, #32]
 800b860:	4a42      	ldr	r2, [pc, #264]	; (800b96c <HAL_TIMEx_OCN_Start_DMA+0x19e>)
 800b862:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length);
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	6a18      	ldr	r0, [r3, #32]
 800b868:	6879      	ldr	r1, [r7, #4]
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	3334      	adds	r3, #52	; 0x34
 800b870:	461a      	mov	r2, r3
 800b872:	887b      	ldrh	r3, [r7, #2]
 800b874:	f7f5 faf9 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Output Compare DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	68fa      	ldr	r2, [r7, #12]
 800b87e:	6812      	ldr	r2, [r2, #0]
 800b880:	68d2      	ldr	r2, [r2, #12]
 800b882:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b886:	60da      	str	r2, [r3, #12]
    }
    break;
 800b888:	e051      	b.n	800b92e <HAL_TIMEx_OCN_Start_DMA+0x160>
    
    case TIM_CHANNEL_2:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b88e:	4a36      	ldr	r2, [pc, #216]	; (800b968 <HAL_TIMEx_OCN_Start_DMA+0x19a>)
 800b890:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b896:	4a35      	ldr	r2, [pc, #212]	; (800b96c <HAL_TIMEx_OCN_Start_DMA+0x19e>)
 800b898:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length);
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800b89e:	6879      	ldr	r1, [r7, #4]
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	3338      	adds	r3, #56	; 0x38
 800b8a6:	461a      	mov	r2, r3
 800b8a8:	887b      	ldrh	r3, [r7, #2]
 800b8aa:	f7f5 fade 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Output Compare DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	68fa      	ldr	r2, [r7, #12]
 800b8b4:	6812      	ldr	r2, [r2, #0]
 800b8b6:	68d2      	ldr	r2, [r2, #12]
 800b8b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b8bc:	60da      	str	r2, [r3, #12]
    }
    break;
 800b8be:	e036      	b.n	800b92e <HAL_TIMEx_OCN_Start_DMA+0x160>
    
    case TIM_CHANNEL_3:
{
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8c4:	4a28      	ldr	r2, [pc, #160]	; (800b968 <HAL_TIMEx_OCN_Start_DMA+0x19a>)
 800b8c6:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8cc:	4a27      	ldr	r2, [pc, #156]	; (800b96c <HAL_TIMEx_OCN_Start_DMA+0x19e>)
 800b8ce:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,Length);
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800b8d4:	6879      	ldr	r1, [r7, #4]
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	333c      	adds	r3, #60	; 0x3c
 800b8dc:	461a      	mov	r2, r3
 800b8de:	887b      	ldrh	r3, [r7, #2]
 800b8e0:	f7f5 fac3 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Output Compare DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	68fa      	ldr	r2, [r7, #12]
 800b8ea:	6812      	ldr	r2, [r2, #0]
 800b8ec:	68d2      	ldr	r2, [r2, #12]
 800b8ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b8f2:	60da      	str	r2, [r3, #12]
    }
    break;
 800b8f4:	e01b      	b.n	800b92e <HAL_TIMEx_OCN_Start_DMA+0x160>
    
    case TIM_CHANNEL_4:
    {
     /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8fa:	4a1b      	ldr	r2, [pc, #108]	; (800b968 <HAL_TIMEx_OCN_Start_DMA+0x19a>)
 800b8fc:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b902:	4a1a      	ldr	r2, [pc, #104]	; (800b96c <HAL_TIMEx_OCN_Start_DMA+0x19e>)
 800b904:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length);
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800b90a:	6879      	ldr	r1, [r7, #4]
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	3340      	adds	r3, #64	; 0x40
 800b912:	461a      	mov	r2, r3
 800b914:	887b      	ldrh	r3, [r7, #2]
 800b916:	f7f5 faa8 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Output Compare DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	68fa      	ldr	r2, [r7, #12]
 800b920:	6812      	ldr	r2, [r2, #0]
 800b922:	68d2      	ldr	r2, [r2, #12]
 800b924:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b928:	60da      	str	r2, [r3, #12]
    }
    break;
 800b92a:	e000      	b.n	800b92e <HAL_TIMEx_OCN_Start_DMA+0x160>
    
    default:
    break;
 800b92c:	bf00      	nop
  }

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	2204      	movs	r2, #4
 800b934:	68b9      	ldr	r1, [r7, #8]
 800b936:	4618      	mov	r0, r3
 800b938:	f000 fe3d 	bl	800c5b6 <TIM_CCxNChannelCmd>
  
  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	68fa      	ldr	r2, [r7, #12]
 800b942:	6812      	ldr	r2, [r2, #0]
 800b944:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b946:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b94a:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim); 
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	68fa      	ldr	r2, [r7, #12]
 800b952:	6812      	ldr	r2, [r2, #0]
 800b954:	6812      	ldr	r2, [r2, #0]
 800b956:	f042 0201 	orr.w	r2, r2, #1
 800b95a:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800b95c:	2300      	movs	r3, #0
}
 800b95e:	4618      	mov	r0, r3
 800b960:	3710      	adds	r7, #16
 800b962:	46bd      	mov	sp, r7
 800b964:	bd80      	pop	{r7, pc}
 800b966:	bf00      	nop
 800b968:	0800a929 	.word	0x0800a929
 800b96c:	0800a999 	.word	0x0800a999

0800b970 <HAL_TIMEx_OCN_Stop_DMA>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b970:	b580      	push	{r7, lr}
 800b972:	b082      	sub	sp, #8
 800b974:	af00      	add	r7, sp, #0
 800b976:	6078      	str	r0, [r7, #4]
 800b978:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); 
  
  switch (Channel)
 800b97a:	683b      	ldr	r3, [r7, #0]
 800b97c:	2b0c      	cmp	r3, #12
 800b97e:	d841      	bhi.n	800ba04 <HAL_TIMEx_OCN_Stop_DMA+0x94>
 800b980:	a201      	add	r2, pc, #4	; (adr r2, 800b988 <HAL_TIMEx_OCN_Stop_DMA+0x18>)
 800b982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b986:	bf00      	nop
 800b988:	0800b9bd 	.word	0x0800b9bd
 800b98c:	0800ba05 	.word	0x0800ba05
 800b990:	0800ba05 	.word	0x0800ba05
 800b994:	0800ba05 	.word	0x0800ba05
 800b998:	0800b9cf 	.word	0x0800b9cf
 800b99c:	0800ba05 	.word	0x0800ba05
 800b9a0:	0800ba05 	.word	0x0800ba05
 800b9a4:	0800ba05 	.word	0x0800ba05
 800b9a8:	0800b9e1 	.word	0x0800b9e1
 800b9ac:	0800ba05 	.word	0x0800ba05
 800b9b0:	0800ba05 	.word	0x0800ba05
 800b9b4:	0800ba05 	.word	0x0800ba05
 800b9b8:	0800b9f3 	.word	0x0800b9f3
  {
    case TIM_CHANNEL_1:
    {       
      /* Disable the TIM Output Compare DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	687a      	ldr	r2, [r7, #4]
 800b9c2:	6812      	ldr	r2, [r2, #0]
 800b9c4:	68d2      	ldr	r2, [r2, #12]
 800b9c6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800b9ca:	60da      	str	r2, [r3, #12]
    }
    break;
 800b9cc:	e01b      	b.n	800ba06 <HAL_TIMEx_OCN_Stop_DMA+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Output Compare DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	687a      	ldr	r2, [r7, #4]
 800b9d4:	6812      	ldr	r2, [r2, #0]
 800b9d6:	68d2      	ldr	r2, [r2, #12]
 800b9d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b9dc:	60da      	str	r2, [r3, #12]
    }
    break;
 800b9de:	e012      	b.n	800ba06 <HAL_TIMEx_OCN_Stop_DMA+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Output Compare DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	687a      	ldr	r2, [r7, #4]
 800b9e6:	6812      	ldr	r2, [r2, #0]
 800b9e8:	68d2      	ldr	r2, [r2, #12]
 800b9ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b9ee:	60da      	str	r2, [r3, #12]
    }
    break;
 800b9f0:	e009      	b.n	800ba06 <HAL_TIMEx_OCN_Stop_DMA+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Output Compare interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	687a      	ldr	r2, [r7, #4]
 800b9f8:	6812      	ldr	r2, [r2, #0]
 800b9fa:	68d2      	ldr	r2, [r2, #12]
 800b9fc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800ba00:	60da      	str	r2, [r3, #12]
    }
    break;
 800ba02:	e000      	b.n	800ba06 <HAL_TIMEx_OCN_Stop_DMA+0x96>
    
    default:
    break;
 800ba04:	bf00      	nop
  } 
  
  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	6839      	ldr	r1, [r7, #0]
 800ba0e:	4618      	mov	r0, r3
 800ba10:	f000 fdd1 	bl	800c5b6 <TIM_CCxNChannelCmd>
  
  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	6a1a      	ldr	r2, [r3, #32]
 800ba1a:	f241 1311 	movw	r3, #4369	; 0x1111
 800ba1e:	4013      	ands	r3, r2
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d10f      	bne.n	800ba44 <HAL_TIMEx_OCN_Stop_DMA+0xd4>
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	6a1a      	ldr	r2, [r3, #32]
 800ba2a:	f240 4344 	movw	r3, #1092	; 0x444
 800ba2e:	4013      	ands	r3, r2
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d107      	bne.n	800ba44 <HAL_TIMEx_OCN_Stop_DMA+0xd4>
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	687a      	ldr	r2, [r7, #4]
 800ba3a:	6812      	ldr	r2, [r2, #0]
 800ba3c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800ba3e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800ba42:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	6a1a      	ldr	r2, [r3, #32]
 800ba4a:	f241 1311 	movw	r3, #4369	; 0x1111
 800ba4e:	4013      	ands	r3, r2
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d10f      	bne.n	800ba74 <HAL_TIMEx_OCN_Stop_DMA+0x104>
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	6a1a      	ldr	r2, [r3, #32]
 800ba5a:	f240 4344 	movw	r3, #1092	; 0x444
 800ba5e:	4013      	ands	r3, r2
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d107      	bne.n	800ba74 <HAL_TIMEx_OCN_Stop_DMA+0x104>
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	687a      	ldr	r2, [r7, #4]
 800ba6a:	6812      	ldr	r2, [r2, #0]
 800ba6c:	6812      	ldr	r2, [r2, #0]
 800ba6e:	f022 0201 	bic.w	r2, r2, #1
 800ba72:	601a      	str	r2, [r3, #0]
  
  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	2201      	movs	r2, #1
 800ba78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
 800ba7c:	2300      	movs	r3, #0
}
 800ba7e:	4618      	mov	r0, r3
 800ba80:	3708      	adds	r7, #8
 800ba82:	46bd      	mov	sp, r7
 800ba84:	bd80      	pop	{r7, pc}

0800ba86 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ba86:	b580      	push	{r7, lr}
 800ba88:	b082      	sub	sp, #8
 800ba8a:	af00      	add	r7, sp, #0
 800ba8c:	6078      	str	r0, [r7, #4]
 800ba8e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); 
  
  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	2204      	movs	r2, #4
 800ba96:	6839      	ldr	r1, [r7, #0]
 800ba98:	4618      	mov	r0, r3
 800ba9a:	f000 fd8c 	bl	800c5b6 <TIM_CCxNChannelCmd>
  
  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	687a      	ldr	r2, [r7, #4]
 800baa4:	6812      	ldr	r2, [r2, #0]
 800baa6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800baa8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800baac:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	687a      	ldr	r2, [r7, #4]
 800bab4:	6812      	ldr	r2, [r2, #0]
 800bab6:	6812      	ldr	r2, [r2, #0]
 800bab8:	f042 0201 	orr.w	r2, r2, #1
 800babc:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800babe:	2300      	movs	r3, #0
} 
 800bac0:	4618      	mov	r0, r3
 800bac2:	3708      	adds	r7, #8
 800bac4:	46bd      	mov	sp, r7
 800bac6:	bd80      	pop	{r7, pc}

0800bac8 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{ 
 800bac8:	b580      	push	{r7, lr}
 800baca:	b082      	sub	sp, #8
 800bacc:	af00      	add	r7, sp, #0
 800bace:	6078      	str	r0, [r7, #4]
 800bad0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); 
  
  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);  
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	2200      	movs	r2, #0
 800bad8:	6839      	ldr	r1, [r7, #0]
 800bada:	4618      	mov	r0, r3
 800badc:	f000 fd6b 	bl	800c5b6 <TIM_CCxNChannelCmd>
  
  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	6a1a      	ldr	r2, [r3, #32]
 800bae6:	f241 1311 	movw	r3, #4369	; 0x1111
 800baea:	4013      	ands	r3, r2
 800baec:	2b00      	cmp	r3, #0
 800baee:	d10f      	bne.n	800bb10 <HAL_TIMEx_PWMN_Stop+0x48>
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	6a1a      	ldr	r2, [r3, #32]
 800baf6:	f240 4344 	movw	r3, #1092	; 0x444
 800bafa:	4013      	ands	r3, r2
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d107      	bne.n	800bb10 <HAL_TIMEx_PWMN_Stop+0x48>
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	687a      	ldr	r2, [r7, #4]
 800bb06:	6812      	ldr	r2, [r2, #0]
 800bb08:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800bb0a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800bb0e:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	6a1a      	ldr	r2, [r3, #32]
 800bb16:	f241 1311 	movw	r3, #4369	; 0x1111
 800bb1a:	4013      	ands	r3, r2
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d10f      	bne.n	800bb40 <HAL_TIMEx_PWMN_Stop+0x78>
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	6a1a      	ldr	r2, [r3, #32]
 800bb26:	f240 4344 	movw	r3, #1092	; 0x444
 800bb2a:	4013      	ands	r3, r2
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d107      	bne.n	800bb40 <HAL_TIMEx_PWMN_Stop+0x78>
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	687a      	ldr	r2, [r7, #4]
 800bb36:	6812      	ldr	r2, [r2, #0]
 800bb38:	6812      	ldr	r2, [r2, #0]
 800bb3a:	f022 0201 	bic.w	r2, r2, #1
 800bb3e:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800bb40:	2300      	movs	r3, #0
} 
 800bb42:	4618      	mov	r0, r3
 800bb44:	3708      	adds	r7, #8
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bd80      	pop	{r7, pc}

0800bb4a <HAL_TIMEx_PWMN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bb4a:	b580      	push	{r7, lr}
 800bb4c:	b082      	sub	sp, #8
 800bb4e:	af00      	add	r7, sp, #0
 800bb50:	6078      	str	r0, [r7, #4]
 800bb52:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); 
  
  switch (Channel)
 800bb54:	683b      	ldr	r3, [r7, #0]
 800bb56:	2b0c      	cmp	r3, #12
 800bb58:	d840      	bhi.n	800bbdc <HAL_TIMEx_PWMN_Start_IT+0x92>
 800bb5a:	a201      	add	r2, pc, #4	; (adr r2, 800bb60 <HAL_TIMEx_PWMN_Start_IT+0x16>)
 800bb5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb60:	0800bb95 	.word	0x0800bb95
 800bb64:	0800bbdd 	.word	0x0800bbdd
 800bb68:	0800bbdd 	.word	0x0800bbdd
 800bb6c:	0800bbdd 	.word	0x0800bbdd
 800bb70:	0800bba7 	.word	0x0800bba7
 800bb74:	0800bbdd 	.word	0x0800bbdd
 800bb78:	0800bbdd 	.word	0x0800bbdd
 800bb7c:	0800bbdd 	.word	0x0800bbdd
 800bb80:	0800bbb9 	.word	0x0800bbb9
 800bb84:	0800bbdd 	.word	0x0800bbdd
 800bb88:	0800bbdd 	.word	0x0800bbdd
 800bb8c:	0800bbdd 	.word	0x0800bbdd
 800bb90:	0800bbcb 	.word	0x0800bbcb
  {
    case TIM_CHANNEL_1:
    {       
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	687a      	ldr	r2, [r7, #4]
 800bb9a:	6812      	ldr	r2, [r2, #0]
 800bb9c:	68d2      	ldr	r2, [r2, #12]
 800bb9e:	f042 0202 	orr.w	r2, r2, #2
 800bba2:	60da      	str	r2, [r3, #12]
    }
    break;
 800bba4:	e01b      	b.n	800bbde <HAL_TIMEx_PWMN_Start_IT+0x94>
    
    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	687a      	ldr	r2, [r7, #4]
 800bbac:	6812      	ldr	r2, [r2, #0]
 800bbae:	68d2      	ldr	r2, [r2, #12]
 800bbb0:	f042 0204 	orr.w	r2, r2, #4
 800bbb4:	60da      	str	r2, [r3, #12]
    }
    break;
 800bbb6:	e012      	b.n	800bbde <HAL_TIMEx_PWMN_Start_IT+0x94>
    
    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	687a      	ldr	r2, [r7, #4]
 800bbbe:	6812      	ldr	r2, [r2, #0]
 800bbc0:	68d2      	ldr	r2, [r2, #12]
 800bbc2:	f042 0208 	orr.w	r2, r2, #8
 800bbc6:	60da      	str	r2, [r3, #12]
    }
    break;
 800bbc8:	e009      	b.n	800bbde <HAL_TIMEx_PWMN_Start_IT+0x94>
    
    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	687a      	ldr	r2, [r7, #4]
 800bbd0:	6812      	ldr	r2, [r2, #0]
 800bbd2:	68d2      	ldr	r2, [r2, #12]
 800bbd4:	f042 0210 	orr.w	r2, r2, #16
 800bbd8:	60da      	str	r2, [r3, #12]
    }
    break;
 800bbda:	e000      	b.n	800bbde <HAL_TIMEx_PWMN_Start_IT+0x94>
    
    default:
    break;
 800bbdc:	bf00      	nop
  } 
  
  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	687a      	ldr	r2, [r7, #4]
 800bbe4:	6812      	ldr	r2, [r2, #0]
 800bbe6:	68d2      	ldr	r2, [r2, #12]
 800bbe8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800bbec:	60da      	str	r2, [r3, #12]
  
  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	2204      	movs	r2, #4
 800bbf4:	6839      	ldr	r1, [r7, #0]
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	f000 fcdd 	bl	800c5b6 <TIM_CCxNChannelCmd>
  
  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	687a      	ldr	r2, [r7, #4]
 800bc02:	6812      	ldr	r2, [r2, #0]
 800bc04:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800bc06:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bc0a:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	687a      	ldr	r2, [r7, #4]
 800bc12:	6812      	ldr	r2, [r2, #0]
 800bc14:	6812      	ldr	r2, [r2, #0]
 800bc16:	f042 0201 	orr.w	r2, r2, #1
 800bc1a:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800bc1c:	2300      	movs	r3, #0
} 
 800bc1e:	4618      	mov	r0, r3
 800bc20:	3708      	adds	r7, #8
 800bc22:	46bd      	mov	sp, r7
 800bc24:	bd80      	pop	{r7, pc}

0800bc26 <HAL_TIMEx_PWMN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bc26:	b580      	push	{r7, lr}
 800bc28:	b082      	sub	sp, #8
 800bc2a:	af00      	add	r7, sp, #0
 800bc2c:	6078      	str	r0, [r7, #4]
 800bc2e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); 

  switch (Channel)
 800bc30:	683b      	ldr	r3, [r7, #0]
 800bc32:	2b0c      	cmp	r3, #12
 800bc34:	d840      	bhi.n	800bcb8 <HAL_TIMEx_PWMN_Stop_IT+0x92>
 800bc36:	a201      	add	r2, pc, #4	; (adr r2, 800bc3c <HAL_TIMEx_PWMN_Stop_IT+0x16>)
 800bc38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc3c:	0800bc71 	.word	0x0800bc71
 800bc40:	0800bcb9 	.word	0x0800bcb9
 800bc44:	0800bcb9 	.word	0x0800bcb9
 800bc48:	0800bcb9 	.word	0x0800bcb9
 800bc4c:	0800bc83 	.word	0x0800bc83
 800bc50:	0800bcb9 	.word	0x0800bcb9
 800bc54:	0800bcb9 	.word	0x0800bcb9
 800bc58:	0800bcb9 	.word	0x0800bcb9
 800bc5c:	0800bc95 	.word	0x0800bc95
 800bc60:	0800bcb9 	.word	0x0800bcb9
 800bc64:	0800bcb9 	.word	0x0800bcb9
 800bc68:	0800bcb9 	.word	0x0800bcb9
 800bc6c:	0800bca7 	.word	0x0800bca7
  {
    case TIM_CHANNEL_1:
    {       
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	687a      	ldr	r2, [r7, #4]
 800bc76:	6812      	ldr	r2, [r2, #0]
 800bc78:	68d2      	ldr	r2, [r2, #12]
 800bc7a:	f022 0202 	bic.w	r2, r2, #2
 800bc7e:	60da      	str	r2, [r3, #12]
    }
    break;
 800bc80:	e01b      	b.n	800bcba <HAL_TIMEx_PWMN_Stop_IT+0x94>
    
    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	687a      	ldr	r2, [r7, #4]
 800bc88:	6812      	ldr	r2, [r2, #0]
 800bc8a:	68d2      	ldr	r2, [r2, #12]
 800bc8c:	f022 0204 	bic.w	r2, r2, #4
 800bc90:	60da      	str	r2, [r3, #12]
    }
    break;
 800bc92:	e012      	b.n	800bcba <HAL_TIMEx_PWMN_Stop_IT+0x94>
    
    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	687a      	ldr	r2, [r7, #4]
 800bc9a:	6812      	ldr	r2, [r2, #0]
 800bc9c:	68d2      	ldr	r2, [r2, #12]
 800bc9e:	f022 0208 	bic.w	r2, r2, #8
 800bca2:	60da      	str	r2, [r3, #12]
    }
    break;
 800bca4:	e009      	b.n	800bcba <HAL_TIMEx_PWMN_Stop_IT+0x94>
    
    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	687a      	ldr	r2, [r7, #4]
 800bcac:	6812      	ldr	r2, [r2, #0]
 800bcae:	68d2      	ldr	r2, [r2, #12]
 800bcb0:	f022 0210 	bic.w	r2, r2, #16
 800bcb4:	60da      	str	r2, [r3, #12]
    }
    break;
 800bcb6:	e000      	b.n	800bcba <HAL_TIMEx_PWMN_Stop_IT+0x94>
    
    default:
    break; 
 800bcb8:	bf00      	nop
  }
  
  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	6839      	ldr	r1, [r7, #0]
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	f000 fc77 	bl	800c5b6 <TIM_CCxNChannelCmd>
  
  /* Disable the TIM Break interrupt (only if no more channel is active) */
  if((READ_REG(htim->Instance->CCER) & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == RESET)
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	6a1a      	ldr	r2, [r3, #32]
 800bcce:	f240 4344 	movw	r3, #1092	; 0x444
 800bcd2:	4013      	ands	r3, r2
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d107      	bne.n	800bce8 <HAL_TIMEx_PWMN_Stop_IT+0xc2>
  {
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	687a      	ldr	r2, [r7, #4]
 800bcde:	6812      	ldr	r2, [r2, #0]
 800bce0:	68d2      	ldr	r2, [r2, #12]
 800bce2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bce6:	60da      	str	r2, [r3, #12]
  }
  
  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	6a1a      	ldr	r2, [r3, #32]
 800bcee:	f241 1311 	movw	r3, #4369	; 0x1111
 800bcf2:	4013      	ands	r3, r2
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d10f      	bne.n	800bd18 <HAL_TIMEx_PWMN_Stop_IT+0xf2>
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	6a1a      	ldr	r2, [r3, #32]
 800bcfe:	f240 4344 	movw	r3, #1092	; 0x444
 800bd02:	4013      	ands	r3, r2
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d107      	bne.n	800bd18 <HAL_TIMEx_PWMN_Stop_IT+0xf2>
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	687a      	ldr	r2, [r7, #4]
 800bd0e:	6812      	ldr	r2, [r2, #0]
 800bd10:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800bd12:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800bd16:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	6a1a      	ldr	r2, [r3, #32]
 800bd1e:	f241 1311 	movw	r3, #4369	; 0x1111
 800bd22:	4013      	ands	r3, r2
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d10f      	bne.n	800bd48 <HAL_TIMEx_PWMN_Stop_IT+0x122>
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	6a1a      	ldr	r2, [r3, #32]
 800bd2e:	f240 4344 	movw	r3, #1092	; 0x444
 800bd32:	4013      	ands	r3, r2
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d107      	bne.n	800bd48 <HAL_TIMEx_PWMN_Stop_IT+0x122>
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	687a      	ldr	r2, [r7, #4]
 800bd3e:	6812      	ldr	r2, [r2, #0]
 800bd40:	6812      	ldr	r2, [r2, #0]
 800bd42:	f022 0201 	bic.w	r2, r2, #1
 800bd46:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800bd48:	2300      	movs	r3, #0
} 
 800bd4a:	4618      	mov	r0, r3
 800bd4c:	3708      	adds	r7, #8
 800bd4e:	46bd      	mov	sp, r7
 800bd50:	bd80      	pop	{r7, pc}

0800bd52 <HAL_TIMEx_PWMN_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800bd52:	b580      	push	{r7, lr}
 800bd54:	b084      	sub	sp, #16
 800bd56:	af00      	add	r7, sp, #0
 800bd58:	60f8      	str	r0, [r7, #12]
 800bd5a:	60b9      	str	r1, [r7, #8]
 800bd5c:	607a      	str	r2, [r7, #4]
 800bd5e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); 
  
  if((htim->State == HAL_TIM_STATE_BUSY))
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800bd66:	b2db      	uxtb	r3, r3
 800bd68:	2b02      	cmp	r3, #2
 800bd6a:	d101      	bne.n	800bd70 <HAL_TIMEx_PWMN_Start_DMA+0x1e>
  {
     return HAL_BUSY;
 800bd6c:	2302      	movs	r3, #2
 800bd6e:	e0b8      	b.n	800bee2 <HAL_TIMEx_PWMN_Start_DMA+0x190>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800bd76:	b2db      	uxtb	r3, r3
 800bd78:	2b01      	cmp	r3, #1
 800bd7a:	d10b      	bne.n	800bd94 <HAL_TIMEx_PWMN_Start_DMA+0x42>
  {
    if(((uint32_t)pData == 0U) && (Length > 0)) 
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d104      	bne.n	800bd8c <HAL_TIMEx_PWMN_Start_DMA+0x3a>
 800bd82:	887b      	ldrh	r3, [r7, #2]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d001      	beq.n	800bd8c <HAL_TIMEx_PWMN_Start_DMA+0x3a>
    {
      return HAL_ERROR;                                    
 800bd88:	2301      	movs	r3, #1
 800bd8a:	e0aa      	b.n	800bee2 <HAL_TIMEx_PWMN_Start_DMA+0x190>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	2202      	movs	r2, #2
 800bd90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }    
  switch (Channel)
 800bd94:	68bb      	ldr	r3, [r7, #8]
 800bd96:	2b0c      	cmp	r3, #12
 800bd98:	f200 808a 	bhi.w	800beb0 <HAL_TIMEx_PWMN_Start_DMA+0x15e>
 800bd9c:	a201      	add	r2, pc, #4	; (adr r2, 800bda4 <HAL_TIMEx_PWMN_Start_DMA+0x52>)
 800bd9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bda2:	bf00      	nop
 800bda4:	0800bdd9 	.word	0x0800bdd9
 800bda8:	0800beb1 	.word	0x0800beb1
 800bdac:	0800beb1 	.word	0x0800beb1
 800bdb0:	0800beb1 	.word	0x0800beb1
 800bdb4:	0800be0f 	.word	0x0800be0f
 800bdb8:	0800beb1 	.word	0x0800beb1
 800bdbc:	0800beb1 	.word	0x0800beb1
 800bdc0:	0800beb1 	.word	0x0800beb1
 800bdc4:	0800be45 	.word	0x0800be45
 800bdc8:	0800beb1 	.word	0x0800beb1
 800bdcc:	0800beb1 	.word	0x0800beb1
 800bdd0:	0800beb1 	.word	0x0800beb1
 800bdd4:	0800be7b 	.word	0x0800be7b
  {
    case TIM_CHANNEL_1:
    {      
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	6a1b      	ldr	r3, [r3, #32]
 800bddc:	4a43      	ldr	r2, [pc, #268]	; (800beec <HAL_TIMEx_PWMN_Start_DMA+0x19a>)
 800bdde:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	6a1b      	ldr	r3, [r3, #32]
 800bde4:	4a42      	ldr	r2, [pc, #264]	; (800bef0 <HAL_TIMEx_PWMN_Start_DMA+0x19e>)
 800bde6:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length);
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	6a18      	ldr	r0, [r3, #32]
 800bdec:	6879      	ldr	r1, [r7, #4]
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	3334      	adds	r3, #52	; 0x34
 800bdf4:	461a      	mov	r2, r3
 800bdf6:	887b      	ldrh	r3, [r7, #2]
 800bdf8:	f7f5 f837 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	68fa      	ldr	r2, [r7, #12]
 800be02:	6812      	ldr	r2, [r2, #0]
 800be04:	68d2      	ldr	r2, [r2, #12]
 800be06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800be0a:	60da      	str	r2, [r3, #12]
    }
    break;
 800be0c:	e051      	b.n	800beb2 <HAL_TIMEx_PWMN_Start_DMA+0x160>
    
    case TIM_CHANNEL_2:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be12:	4a36      	ldr	r2, [pc, #216]	; (800beec <HAL_TIMEx_PWMN_Start_DMA+0x19a>)
 800be14:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be1a:	4a35      	ldr	r2, [pc, #212]	; (800bef0 <HAL_TIMEx_PWMN_Start_DMA+0x19e>)
 800be1c:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length);
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800be22:	6879      	ldr	r1, [r7, #4]
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	3338      	adds	r3, #56	; 0x38
 800be2a:	461a      	mov	r2, r3
 800be2c:	887b      	ldrh	r3, [r7, #2]
 800be2e:	f7f5 f81c 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	68fa      	ldr	r2, [r7, #12]
 800be38:	6812      	ldr	r2, [r2, #0]
 800be3a:	68d2      	ldr	r2, [r2, #12]
 800be3c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800be40:	60da      	str	r2, [r3, #12]
    }
    break;
 800be42:	e036      	b.n	800beb2 <HAL_TIMEx_PWMN_Start_DMA+0x160>
    
    case TIM_CHANNEL_3:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be48:	4a28      	ldr	r2, [pc, #160]	; (800beec <HAL_TIMEx_PWMN_Start_DMA+0x19a>)
 800be4a:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be50:	4a27      	ldr	r2, [pc, #156]	; (800bef0 <HAL_TIMEx_PWMN_Start_DMA+0x19e>)
 800be52:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,Length);
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800be58:	6879      	ldr	r1, [r7, #4]
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	333c      	adds	r3, #60	; 0x3c
 800be60:	461a      	mov	r2, r3
 800be62:	887b      	ldrh	r3, [r7, #2]
 800be64:	f7f5 f801 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	68fa      	ldr	r2, [r7, #12]
 800be6e:	6812      	ldr	r2, [r2, #0]
 800be70:	68d2      	ldr	r2, [r2, #12]
 800be72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800be76:	60da      	str	r2, [r3, #12]
    }
    break;
 800be78:	e01b      	b.n	800beb2 <HAL_TIMEx_PWMN_Start_DMA+0x160>
    
    case TIM_CHANNEL_4:
    {
     /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be7e:	4a1b      	ldr	r2, [pc, #108]	; (800beec <HAL_TIMEx_PWMN_Start_DMA+0x19a>)
 800be80:	63da      	str	r2, [r3, #60]	; 0x3c
     
      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be86:	4a1a      	ldr	r2, [pc, #104]	; (800bef0 <HAL_TIMEx_PWMN_Start_DMA+0x19e>)
 800be88:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Enable the DMA Stream */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length);
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800be8e:	6879      	ldr	r1, [r7, #4]
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	3340      	adds	r3, #64	; 0x40
 800be96:	461a      	mov	r2, r3
 800be98:	887b      	ldrh	r3, [r7, #2]
 800be9a:	f7f4 ffe6 	bl	8000e6a <HAL_DMA_Start_IT>
      
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	68fa      	ldr	r2, [r7, #12]
 800bea4:	6812      	ldr	r2, [r2, #0]
 800bea6:	68d2      	ldr	r2, [r2, #12]
 800bea8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800beac:	60da      	str	r2, [r3, #12]
    }
    break;
 800beae:	e000      	b.n	800beb2 <HAL_TIMEx_PWMN_Start_DMA+0x160>
    
    default:
    break;
 800beb0:	bf00      	nop
  }

  /* Enable the complementary PWM output  */
     TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	2204      	movs	r2, #4
 800beb8:	68b9      	ldr	r1, [r7, #8]
 800beba:	4618      	mov	r0, r3
 800bebc:	f000 fb7b 	bl	800c5b6 <TIM_CCxNChannelCmd>
    
  /* Enable the Main Output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	68fa      	ldr	r2, [r7, #12]
 800bec6:	6812      	ldr	r2, [r2, #0]
 800bec8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800beca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bece:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim); 
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	68fa      	ldr	r2, [r7, #12]
 800bed6:	6812      	ldr	r2, [r2, #0]
 800bed8:	6812      	ldr	r2, [r2, #0]
 800beda:	f042 0201 	orr.w	r2, r2, #1
 800bede:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800bee0:	2300      	movs	r3, #0
}
 800bee2:	4618      	mov	r0, r3
 800bee4:	3710      	adds	r7, #16
 800bee6:	46bd      	mov	sp, r7
 800bee8:	bd80      	pop	{r7, pc}
 800beea:	bf00      	nop
 800beec:	0800a929 	.word	0x0800a929
 800bef0:	0800a999 	.word	0x0800a999

0800bef4 <HAL_TIMEx_PWMN_Stop_DMA>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b082      	sub	sp, #8
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
 800befc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); 
  
  switch (Channel)
 800befe:	683b      	ldr	r3, [r7, #0]
 800bf00:	2b0c      	cmp	r3, #12
 800bf02:	d841      	bhi.n	800bf88 <HAL_TIMEx_PWMN_Stop_DMA+0x94>
 800bf04:	a201      	add	r2, pc, #4	; (adr r2, 800bf0c <HAL_TIMEx_PWMN_Stop_DMA+0x18>)
 800bf06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf0a:	bf00      	nop
 800bf0c:	0800bf41 	.word	0x0800bf41
 800bf10:	0800bf89 	.word	0x0800bf89
 800bf14:	0800bf89 	.word	0x0800bf89
 800bf18:	0800bf89 	.word	0x0800bf89
 800bf1c:	0800bf53 	.word	0x0800bf53
 800bf20:	0800bf89 	.word	0x0800bf89
 800bf24:	0800bf89 	.word	0x0800bf89
 800bf28:	0800bf89 	.word	0x0800bf89
 800bf2c:	0800bf65 	.word	0x0800bf65
 800bf30:	0800bf89 	.word	0x0800bf89
 800bf34:	0800bf89 	.word	0x0800bf89
 800bf38:	0800bf89 	.word	0x0800bf89
 800bf3c:	0800bf77 	.word	0x0800bf77
  {
    case TIM_CHANNEL_1:
    {       
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	687a      	ldr	r2, [r7, #4]
 800bf46:	6812      	ldr	r2, [r2, #0]
 800bf48:	68d2      	ldr	r2, [r2, #12]
 800bf4a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800bf4e:	60da      	str	r2, [r3, #12]
    }
    break;
 800bf50:	e01b      	b.n	800bf8a <HAL_TIMEx_PWMN_Stop_DMA+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	687a      	ldr	r2, [r7, #4]
 800bf58:	6812      	ldr	r2, [r2, #0]
 800bf5a:	68d2      	ldr	r2, [r2, #12]
 800bf5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bf60:	60da      	str	r2, [r3, #12]
    }
    break;
 800bf62:	e012      	b.n	800bf8a <HAL_TIMEx_PWMN_Stop_DMA+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	687a      	ldr	r2, [r7, #4]
 800bf6a:	6812      	ldr	r2, [r2, #0]
 800bf6c:	68d2      	ldr	r2, [r2, #12]
 800bf6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800bf72:	60da      	str	r2, [r3, #12]
    }
    break;
 800bf74:	e009      	b.n	800bf8a <HAL_TIMEx_PWMN_Stop_DMA+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	687a      	ldr	r2, [r7, #4]
 800bf7c:	6812      	ldr	r2, [r2, #0]
 800bf7e:	68d2      	ldr	r2, [r2, #12]
 800bf80:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800bf84:	60da      	str	r2, [r3, #12]
    }
    break;
 800bf86:	e000      	b.n	800bf8a <HAL_TIMEx_PWMN_Stop_DMA+0x96>
    
    default:
    break;
 800bf88:	bf00      	nop
  } 
  
  /* Disable the complementary PWM output */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	2200      	movs	r2, #0
 800bf90:	6839      	ldr	r1, [r7, #0]
 800bf92:	4618      	mov	r0, r3
 800bf94:	f000 fb0f 	bl	800c5b6 <TIM_CCxNChannelCmd>
     
  /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	6a1a      	ldr	r2, [r3, #32]
 800bf9e:	f241 1311 	movw	r3, #4369	; 0x1111
 800bfa2:	4013      	ands	r3, r2
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d10f      	bne.n	800bfc8 <HAL_TIMEx_PWMN_Stop_DMA+0xd4>
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	6a1a      	ldr	r2, [r3, #32]
 800bfae:	f240 4344 	movw	r3, #1092	; 0x444
 800bfb2:	4013      	ands	r3, r2
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d107      	bne.n	800bfc8 <HAL_TIMEx_PWMN_Stop_DMA+0xd4>
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	687a      	ldr	r2, [r7, #4]
 800bfbe:	6812      	ldr	r2, [r2, #0]
 800bfc0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800bfc2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800bfc6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	6a1a      	ldr	r2, [r3, #32]
 800bfce:	f241 1311 	movw	r3, #4369	; 0x1111
 800bfd2:	4013      	ands	r3, r2
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d10f      	bne.n	800bff8 <HAL_TIMEx_PWMN_Stop_DMA+0x104>
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	6a1a      	ldr	r2, [r3, #32]
 800bfde:	f240 4344 	movw	r3, #1092	; 0x444
 800bfe2:	4013      	ands	r3, r2
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d107      	bne.n	800bff8 <HAL_TIMEx_PWMN_Stop_DMA+0x104>
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	687a      	ldr	r2, [r7, #4]
 800bfee:	6812      	ldr	r2, [r2, #0]
 800bff0:	6812      	ldr	r2, [r2, #0]
 800bff2:	f022 0201 	bic.w	r2, r2, #1
 800bff6:	601a      	str	r2, [r3, #0]
  
  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	2201      	movs	r2, #1
 800bffc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
 800c000:	2300      	movs	r3, #0
}
 800c002:	4618      	mov	r0, r3
 800c004:	3708      	adds	r7, #8
 800c006:	46bd      	mov	sp, r7
 800c008:	bd80      	pop	{r7, pc}

0800c00a <HAL_TIMEx_OnePulseN_Start>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
  {
 800c00a:	b580      	push	{r7, lr}
 800c00c:	b082      	sub	sp, #8
 800c00e:	af00      	add	r7, sp, #0
 800c010:	6078      	str	r0, [r7, #4]
 800c012:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel)); 
  
  /* Enable the complementary One Pulse output */
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE); 
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	2204      	movs	r2, #4
 800c01a:	6839      	ldr	r1, [r7, #0]
 800c01c:	4618      	mov	r0, r3
 800c01e:	f000 faca 	bl	800c5b6 <TIM_CCxNChannelCmd>
  
  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	687a      	ldr	r2, [r7, #4]
 800c028:	6812      	ldr	r2, [r2, #0]
 800c02a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800c02c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c030:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 800c032:	2300      	movs	r3, #0
}
 800c034:	4618      	mov	r0, r3
 800c036:	3708      	adds	r7, #8
 800c038:	46bd      	mov	sp, r7
 800c03a:	bd80      	pop	{r7, pc}

0800c03c <HAL_TIMEx_OnePulseN_Stop>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800c03c:	b580      	push	{r7, lr}
 800c03e:	b082      	sub	sp, #8
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
 800c044:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel)); 

  /* Disable the complementary One Pulse output */
    TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	2200      	movs	r2, #0
 800c04c:	6839      	ldr	r1, [r7, #0]
 800c04e:	4618      	mov	r0, r3
 800c050:	f000 fab1 	bl	800c5b6 <TIM_CCxNChannelCmd>
  
  /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	6a1a      	ldr	r2, [r3, #32]
 800c05a:	f241 1311 	movw	r3, #4369	; 0x1111
 800c05e:	4013      	ands	r3, r2
 800c060:	2b00      	cmp	r3, #0
 800c062:	d10f      	bne.n	800c084 <HAL_TIMEx_OnePulseN_Stop+0x48>
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	6a1a      	ldr	r2, [r3, #32]
 800c06a:	f240 4344 	movw	r3, #1092	; 0x444
 800c06e:	4013      	ands	r3, r2
 800c070:	2b00      	cmp	r3, #0
 800c072:	d107      	bne.n	800c084 <HAL_TIMEx_OnePulseN_Stop+0x48>
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	687a      	ldr	r2, [r7, #4]
 800c07a:	6812      	ldr	r2, [r2, #0]
 800c07c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800c07e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c082:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim); 
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	6a1a      	ldr	r2, [r3, #32]
 800c08a:	f241 1311 	movw	r3, #4369	; 0x1111
 800c08e:	4013      	ands	r3, r2
 800c090:	2b00      	cmp	r3, #0
 800c092:	d10f      	bne.n	800c0b4 <HAL_TIMEx_OnePulseN_Stop+0x78>
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	6a1a      	ldr	r2, [r3, #32]
 800c09a:	f240 4344 	movw	r3, #1092	; 0x444
 800c09e:	4013      	ands	r3, r2
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d107      	bne.n	800c0b4 <HAL_TIMEx_OnePulseN_Stop+0x78>
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	687a      	ldr	r2, [r7, #4]
 800c0aa:	6812      	ldr	r2, [r2, #0]
 800c0ac:	6812      	ldr	r2, [r2, #0]
 800c0ae:	f022 0201 	bic.w	r2, r2, #1
 800c0b2:	601a      	str	r2, [r3, #0]
   
  /* Return function status */
  return HAL_OK;
 800c0b4:	2300      	movs	r3, #0
}
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	3708      	adds	r7, #8
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	bd80      	pop	{r7, pc}

0800c0be <HAL_TIMEx_OnePulseN_Start_IT>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800c0be:	b580      	push	{r7, lr}
 800c0c0:	b082      	sub	sp, #8
 800c0c2:	af00      	add	r7, sp, #0
 800c0c4:	6078      	str	r0, [r7, #4]
 800c0c6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel)); 

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	687a      	ldr	r2, [r7, #4]
 800c0ce:	6812      	ldr	r2, [r2, #0]
 800c0d0:	68d2      	ldr	r2, [r2, #12]
 800c0d2:	f042 0202 	orr.w	r2, r2, #2
 800c0d6:	60da      	str	r2, [r3, #12]
  
  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	687a      	ldr	r2, [r7, #4]
 800c0de:	6812      	ldr	r2, [r2, #0]
 800c0e0:	68d2      	ldr	r2, [r2, #12]
 800c0e2:	f042 0204 	orr.w	r2, r2, #4
 800c0e6:	60da      	str	r2, [r3, #12]
  
  /* Enable the complementary One Pulse output */
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE); 
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	2204      	movs	r2, #4
 800c0ee:	6839      	ldr	r1, [r7, #0]
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	f000 fa60 	bl	800c5b6 <TIM_CCxNChannelCmd>
  
  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	687a      	ldr	r2, [r7, #4]
 800c0fc:	6812      	ldr	r2, [r2, #0]
 800c0fe:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800c100:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c104:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 800c106:	2300      	movs	r3, #0
  } 
 800c108:	4618      	mov	r0, r3
 800c10a:	3708      	adds	r7, #8
 800c10c:	46bd      	mov	sp, r7
 800c10e:	bd80      	pop	{r7, pc}

0800c110 <HAL_TIMEx_OnePulseN_Stop_IT>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b082      	sub	sp, #8
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
 800c118:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel)); 

  /* Disable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	687a      	ldr	r2, [r7, #4]
 800c120:	6812      	ldr	r2, [r2, #0]
 800c122:	68d2      	ldr	r2, [r2, #12]
 800c124:	f022 0202 	bic.w	r2, r2, #2
 800c128:	60da      	str	r2, [r3, #12]
  
  /* Disable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	687a      	ldr	r2, [r7, #4]
 800c130:	6812      	ldr	r2, [r2, #0]
 800c132:	68d2      	ldr	r2, [r2, #12]
 800c134:	f022 0204 	bic.w	r2, r2, #4
 800c138:	60da      	str	r2, [r3, #12]
  
  /* Disable the complementary One Pulse output */
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	2200      	movs	r2, #0
 800c140:	6839      	ldr	r1, [r7, #0]
 800c142:	4618      	mov	r0, r3
 800c144:	f000 fa37 	bl	800c5b6 <TIM_CCxNChannelCmd>
  
  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	6a1a      	ldr	r2, [r3, #32]
 800c14e:	f241 1311 	movw	r3, #4369	; 0x1111
 800c152:	4013      	ands	r3, r2
 800c154:	2b00      	cmp	r3, #0
 800c156:	d10f      	bne.n	800c178 <HAL_TIMEx_OnePulseN_Stop_IT+0x68>
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	6a1a      	ldr	r2, [r3, #32]
 800c15e:	f240 4344 	movw	r3, #1092	; 0x444
 800c162:	4013      	ands	r3, r2
 800c164:	2b00      	cmp	r3, #0
 800c166:	d107      	bne.n	800c178 <HAL_TIMEx_OnePulseN_Stop_IT+0x68>
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	687a      	ldr	r2, [r7, #4]
 800c16e:	6812      	ldr	r2, [r2, #0]
 800c170:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800c172:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c176:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Disable the Peripheral */
   __HAL_TIM_DISABLE(htim);  
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	6a1a      	ldr	r2, [r3, #32]
 800c17e:	f241 1311 	movw	r3, #4369	; 0x1111
 800c182:	4013      	ands	r3, r2
 800c184:	2b00      	cmp	r3, #0
 800c186:	d10f      	bne.n	800c1a8 <HAL_TIMEx_OnePulseN_Stop_IT+0x98>
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	6a1a      	ldr	r2, [r3, #32]
 800c18e:	f240 4344 	movw	r3, #1092	; 0x444
 800c192:	4013      	ands	r3, r2
 800c194:	2b00      	cmp	r3, #0
 800c196:	d107      	bne.n	800c1a8 <HAL_TIMEx_OnePulseN_Stop_IT+0x98>
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	687a      	ldr	r2, [r7, #4]
 800c19e:	6812      	ldr	r2, [r2, #0]
 800c1a0:	6812      	ldr	r2, [r2, #0]
 800c1a2:	f022 0201 	bic.w	r2, r2, #1
 800c1a6:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800c1a8:	2300      	movs	r3, #0
}
 800c1aa:	4618      	mov	r0, r3
 800c1ac:	3708      	adds	r7, #8
 800c1ae:	46bd      	mov	sp, r7
 800c1b0:	bd80      	pop	{r7, pc}

0800c1b2 <HAL_TIMEx_ConfigCommutationEvent>:
  *            @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer
  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent(TIM_HandleTypeDef *htim, uint32_t  InputTrigger, uint32_t  CommutationSource)
{
 800c1b2:	b480      	push	{r7}
 800c1b4:	b085      	sub	sp, #20
 800c1b6:	af00      	add	r7, sp, #0
 800c1b8:	60f8      	str	r0, [r7, #12]
 800c1ba:	60b9      	str	r1, [r7, #8]
 800c1bc:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ADVANCED_INSTANCE(htim->Instance));
  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));
  
  __HAL_LOCK(htim);
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c1c4:	2b01      	cmp	r3, #1
 800c1c6:	d101      	bne.n	800c1cc <HAL_TIMEx_ConfigCommutationEvent+0x1a>
 800c1c8:	2302      	movs	r3, #2
 800c1ca:	e03c      	b.n	800c246 <HAL_TIMEx_ConfigCommutationEvent+0x94>
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	2201      	movs	r2, #1
 800c1d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800c1d4:	68bb      	ldr	r3, [r7, #8]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d008      	beq.n	800c1ec <HAL_TIMEx_ConfigCommutationEvent+0x3a>
 800c1da:	68bb      	ldr	r3, [r7, #8]
 800c1dc:	2b10      	cmp	r3, #16
 800c1de:	d005      	beq.n	800c1ec <HAL_TIMEx_ConfigCommutationEvent+0x3a>
 800c1e0:	68bb      	ldr	r3, [r7, #8]
 800c1e2:	2b20      	cmp	r3, #32
 800c1e4:	d002      	beq.n	800c1ec <HAL_TIMEx_ConfigCommutationEvent+0x3a>
      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
 800c1e6:	68bb      	ldr	r3, [r7, #8]
 800c1e8:	2b30      	cmp	r3, #48	; 0x30
 800c1ea:	d10f      	bne.n	800c20c <HAL_TIMEx_ConfigCommutationEvent+0x5a>
  {    
    /* Select the Input trigger */
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	68fa      	ldr	r2, [r7, #12]
 800c1f2:	6812      	ldr	r2, [r2, #0]
 800c1f4:	6892      	ldr	r2, [r2, #8]
 800c1f6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800c1fa:	609a      	str	r2, [r3, #8]
    htim->Instance->SMCR |= InputTrigger;
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	68fa      	ldr	r2, [r7, #12]
 800c202:	6812      	ldr	r2, [r2, #0]
 800c204:	6891      	ldr	r1, [r2, #8]
 800c206:	68ba      	ldr	r2, [r7, #8]
 800c208:	430a      	orrs	r2, r1
 800c20a:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the Capture Compare preload feature */
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	68fa      	ldr	r2, [r7, #12]
 800c212:	6812      	ldr	r2, [r2, #0]
 800c214:	6852      	ldr	r2, [r2, #4]
 800c216:	f042 0201 	orr.w	r2, r2, #1
 800c21a:	605a      	str	r2, [r3, #4]
  /* Select the Commutation event source */
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	68fa      	ldr	r2, [r7, #12]
 800c222:	6812      	ldr	r2, [r2, #0]
 800c224:	6852      	ldr	r2, [r2, #4]
 800c226:	f022 0204 	bic.w	r2, r2, #4
 800c22a:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= CommutationSource;
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	68fa      	ldr	r2, [r7, #12]
 800c232:	6812      	ldr	r2, [r2, #0]
 800c234:	6851      	ldr	r1, [r2, #4]
 800c236:	687a      	ldr	r2, [r7, #4]
 800c238:	430a      	orrs	r2, r1
 800c23a:	605a      	str	r2, [r3, #4]
    
  __HAL_UNLOCK(htim);
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	2200      	movs	r2, #0
 800c240:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800c244:	2300      	movs	r3, #0
}
 800c246:	4618      	mov	r0, r3
 800c248:	3714      	adds	r7, #20
 800c24a:	46bd      	mov	sp, r7
 800c24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c250:	4770      	bx	lr

0800c252 <HAL_TIMEx_ConfigCommutationEvent_IT>:
  *            @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer
  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent_IT(TIM_HandleTypeDef *htim, uint32_t  InputTrigger, uint32_t  CommutationSource)
{
 800c252:	b480      	push	{r7}
 800c254:	b085      	sub	sp, #20
 800c256:	af00      	add	r7, sp, #0
 800c258:	60f8      	str	r0, [r7, #12]
 800c25a:	60b9      	str	r1, [r7, #8]
 800c25c:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ADVANCED_INSTANCE(htim->Instance));
  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));
  
  __HAL_LOCK(htim);
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c264:	2b01      	cmp	r3, #1
 800c266:	d101      	bne.n	800c26c <HAL_TIMEx_ConfigCommutationEvent_IT+0x1a>
 800c268:	2302      	movs	r3, #2
 800c26a:	e044      	b.n	800c2f6 <HAL_TIMEx_ConfigCommutationEvent_IT+0xa4>
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	2201      	movs	r2, #1
 800c270:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800c274:	68bb      	ldr	r3, [r7, #8]
 800c276:	2b00      	cmp	r3, #0
 800c278:	d008      	beq.n	800c28c <HAL_TIMEx_ConfigCommutationEvent_IT+0x3a>
 800c27a:	68bb      	ldr	r3, [r7, #8]
 800c27c:	2b10      	cmp	r3, #16
 800c27e:	d005      	beq.n	800c28c <HAL_TIMEx_ConfigCommutationEvent_IT+0x3a>
 800c280:	68bb      	ldr	r3, [r7, #8]
 800c282:	2b20      	cmp	r3, #32
 800c284:	d002      	beq.n	800c28c <HAL_TIMEx_ConfigCommutationEvent_IT+0x3a>
      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
 800c286:	68bb      	ldr	r3, [r7, #8]
 800c288:	2b30      	cmp	r3, #48	; 0x30
 800c28a:	d10f      	bne.n	800c2ac <HAL_TIMEx_ConfigCommutationEvent_IT+0x5a>
  {    
    /* Select the Input trigger */
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	68fa      	ldr	r2, [r7, #12]
 800c292:	6812      	ldr	r2, [r2, #0]
 800c294:	6892      	ldr	r2, [r2, #8]
 800c296:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800c29a:	609a      	str	r2, [r3, #8]
    htim->Instance->SMCR |= InputTrigger;
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	68fa      	ldr	r2, [r7, #12]
 800c2a2:	6812      	ldr	r2, [r2, #0]
 800c2a4:	6891      	ldr	r1, [r2, #8]
 800c2a6:	68ba      	ldr	r2, [r7, #8]
 800c2a8:	430a      	orrs	r2, r1
 800c2aa:	609a      	str	r2, [r3, #8]
  }
  
  /* Select the Capture Compare preload feature */
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	68fa      	ldr	r2, [r7, #12]
 800c2b2:	6812      	ldr	r2, [r2, #0]
 800c2b4:	6852      	ldr	r2, [r2, #4]
 800c2b6:	f042 0201 	orr.w	r2, r2, #1
 800c2ba:	605a      	str	r2, [r3, #4]
  /* Select the Commutation event source */
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	68fa      	ldr	r2, [r7, #12]
 800c2c2:	6812      	ldr	r2, [r2, #0]
 800c2c4:	6852      	ldr	r2, [r2, #4]
 800c2c6:	f022 0204 	bic.w	r2, r2, #4
 800c2ca:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= CommutationSource;
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	68fa      	ldr	r2, [r7, #12]
 800c2d2:	6812      	ldr	r2, [r2, #0]
 800c2d4:	6851      	ldr	r1, [r2, #4]
 800c2d6:	687a      	ldr	r2, [r7, #4]
 800c2d8:	430a      	orrs	r2, r1
 800c2da:	605a      	str	r2, [r3, #4]
    
  /* Enable the Commutation Interrupt Request */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_COM);
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	68fa      	ldr	r2, [r7, #12]
 800c2e2:	6812      	ldr	r2, [r2, #0]
 800c2e4:	68d2      	ldr	r2, [r2, #12]
 800c2e6:	f042 0220 	orr.w	r2, r2, #32
 800c2ea:	60da      	str	r2, [r3, #12]

  __HAL_UNLOCK(htim);
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	2200      	movs	r2, #0
 800c2f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800c2f4:	2300      	movs	r3, #0
}
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	3714      	adds	r7, #20
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c300:	4770      	bx	lr

0800c302 <HAL_TIMEx_ConfigCommutationEvent_DMA>:
  *            @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer
  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent_DMA(TIM_HandleTypeDef *htim, uint32_t  InputTrigger, uint32_t  CommutationSource)
{
 800c302:	b480      	push	{r7}
 800c304:	b085      	sub	sp, #20
 800c306:	af00      	add	r7, sp, #0
 800c308:	60f8      	str	r0, [r7, #12]
 800c30a:	60b9      	str	r1, [r7, #8]
 800c30c:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ADVANCED_INSTANCE(htim->Instance));
  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));
  
  __HAL_LOCK(htim);
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c314:	2b01      	cmp	r3, #1
 800c316:	d101      	bne.n	800c31c <HAL_TIMEx_ConfigCommutationEvent_DMA+0x1a>
 800c318:	2302      	movs	r3, #2
 800c31a:	e04c      	b.n	800c3b6 <HAL_TIMEx_ConfigCommutationEvent_DMA+0xb4>
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	2201      	movs	r2, #1
 800c320:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800c324:	68bb      	ldr	r3, [r7, #8]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d008      	beq.n	800c33c <HAL_TIMEx_ConfigCommutationEvent_DMA+0x3a>
 800c32a:	68bb      	ldr	r3, [r7, #8]
 800c32c:	2b10      	cmp	r3, #16
 800c32e:	d005      	beq.n	800c33c <HAL_TIMEx_ConfigCommutationEvent_DMA+0x3a>
 800c330:	68bb      	ldr	r3, [r7, #8]
 800c332:	2b20      	cmp	r3, #32
 800c334:	d002      	beq.n	800c33c <HAL_TIMEx_ConfigCommutationEvent_DMA+0x3a>
      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
 800c336:	68bb      	ldr	r3, [r7, #8]
 800c338:	2b30      	cmp	r3, #48	; 0x30
 800c33a:	d10f      	bne.n	800c35c <HAL_TIMEx_ConfigCommutationEvent_DMA+0x5a>
  {    
    /* Select the Input trigger */
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	68fa      	ldr	r2, [r7, #12]
 800c342:	6812      	ldr	r2, [r2, #0]
 800c344:	6892      	ldr	r2, [r2, #8]
 800c346:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800c34a:	609a      	str	r2, [r3, #8]
    htim->Instance->SMCR |= InputTrigger;
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	68fa      	ldr	r2, [r7, #12]
 800c352:	6812      	ldr	r2, [r2, #0]
 800c354:	6891      	ldr	r1, [r2, #8]
 800c356:	68ba      	ldr	r2, [r7, #8]
 800c358:	430a      	orrs	r2, r1
 800c35a:	609a      	str	r2, [r3, #8]
  }
  
  /* Select the Capture Compare preload feature */
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	68fa      	ldr	r2, [r7, #12]
 800c362:	6812      	ldr	r2, [r2, #0]
 800c364:	6852      	ldr	r2, [r2, #4]
 800c366:	f042 0201 	orr.w	r2, r2, #1
 800c36a:	605a      	str	r2, [r3, #4]
  /* Select the Commutation event source */
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	68fa      	ldr	r2, [r7, #12]
 800c372:	6812      	ldr	r2, [r2, #0]
 800c374:	6852      	ldr	r2, [r2, #4]
 800c376:	f022 0204 	bic.w	r2, r2, #4
 800c37a:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= CommutationSource;
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	68fa      	ldr	r2, [r7, #12]
 800c382:	6812      	ldr	r2, [r2, #0]
 800c384:	6851      	ldr	r1, [r2, #4]
 800c386:	687a      	ldr	r2, [r7, #4]
 800c388:	430a      	orrs	r2, r1
 800c38a:	605a      	str	r2, [r3, #4]
  
  /* Enable the Commutation DMA Request */
  /* Set the DMA Commutation Callback */
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;     
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c390:	4a0c      	ldr	r2, [pc, #48]	; (800c3c4 <HAL_TIMEx_ConfigCommutationEvent_DMA+0xc2>)
 800c392:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Set the DMA error callback */
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError;
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c398:	4a0b      	ldr	r2, [pc, #44]	; (800c3c8 <HAL_TIMEx_ConfigCommutationEvent_DMA+0xc6>)
 800c39a:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Enable the Commutation DMA Request */
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_COM);
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	68fa      	ldr	r2, [r7, #12]
 800c3a2:	6812      	ldr	r2, [r2, #0]
 800c3a4:	68d2      	ldr	r2, [r2, #12]
 800c3a6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c3aa:	60da      	str	r2, [r3, #12]

  __HAL_UNLOCK(htim);
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	2200      	movs	r2, #0
 800c3b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800c3b4:	2300      	movs	r3, #0
}
 800c3b6:	4618      	mov	r0, r3
 800c3b8:	3714      	adds	r7, #20
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c0:	4770      	bx	lr
 800c3c2:	bf00      	nop
 800c3c4:	0800c593 	.word	0x0800c593
 800c3c8:	0800a999 	.word	0x0800a999

0800c3cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 800c3cc:	b480      	push	{r7}
 800c3ce:	b083      	sub	sp, #12
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
 800c3d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c3dc:	2b01      	cmp	r3, #1
 800c3de:	d101      	bne.n	800c3e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c3e0:	2302      	movs	r3, #2
 800c3e2:	e032      	b.n	800c44a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	2201      	movs	r2, #1
 800c3e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2202      	movs	r2, #2
 800c3f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	687a      	ldr	r2, [r7, #4]
 800c3fa:	6812      	ldr	r2, [r2, #0]
 800c3fc:	6852      	ldr	r2, [r2, #4]
 800c3fe:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800c402:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	687a      	ldr	r2, [r7, #4]
 800c40a:	6812      	ldr	r2, [r2, #0]
 800c40c:	6851      	ldr	r1, [r2, #4]
 800c40e:	683a      	ldr	r2, [r7, #0]
 800c410:	6812      	ldr	r2, [r2, #0]
 800c412:	430a      	orrs	r2, r1
 800c414:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	687a      	ldr	r2, [r7, #4]
 800c41c:	6812      	ldr	r2, [r2, #0]
 800c41e:	6892      	ldr	r2, [r2, #8]
 800c420:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c424:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	687a      	ldr	r2, [r7, #4]
 800c42c:	6812      	ldr	r2, [r2, #0]
 800c42e:	6891      	ldr	r1, [r2, #8]
 800c430:	683a      	ldr	r2, [r7, #0]
 800c432:	6852      	ldr	r2, [r2, #4]
 800c434:	430a      	orrs	r2, r1
 800c436:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	2201      	movs	r2, #1
 800c43c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	2200      	movs	r2, #0
 800c444:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800c448:	2300      	movs	r3, #0
} 
 800c44a:	4618      	mov	r0, r3
 800c44c:	370c      	adds	r7, #12
 800c44e:	46bd      	mov	sp, r7
 800c450:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c454:	4770      	bx	lr

0800c456 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral. 
  * @retval HAL status
  */    
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef * sBreakDeadTimeConfig)
{
 800c456:	b480      	push	{r7}
 800c458:	b085      	sub	sp, #20
 800c45a:	af00      	add	r7, sp, #0
 800c45c:	6078      	str	r0, [r7, #4]
 800c45e:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 800c460:	2300      	movs	r3, #0
 800c462:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c46a:	2b01      	cmp	r3, #1
 800c46c:	d101      	bne.n	800c472 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c46e:	2302      	movs	r3, #2
 800c470:	e044      	b.n	800c4fc <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	2201      	movs	r2, #1
 800c476:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800c480:	683b      	ldr	r3, [r7, #0]
 800c482:	68db      	ldr	r3, [r3, #12]
 800c484:	4313      	orrs	r3, r2
 800c486:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c48e:	683b      	ldr	r3, [r7, #0]
 800c490:	689b      	ldr	r3, [r3, #8]
 800c492:	4313      	orrs	r3, r2
 800c494:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800c49c:	683b      	ldr	r3, [r7, #0]
 800c49e:	685b      	ldr	r3, [r3, #4]
 800c4a0:	4313      	orrs	r3, r2
 800c4a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800c4aa:	683b      	ldr	r3, [r7, #0]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	4313      	orrs	r3, r2
 800c4b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c4b8:	683b      	ldr	r3, [r7, #0]
 800c4ba:	691b      	ldr	r3, [r3, #16]
 800c4bc:	4313      	orrs	r3, r2
 800c4be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800c4c6:	683b      	ldr	r3, [r7, #0]
 800c4c8:	695b      	ldr	r3, [r3, #20]
 800c4ca:	4313      	orrs	r3, r2
 800c4cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c4d4:	683b      	ldr	r3, [r7, #0]
 800c4d6:	699b      	ldr	r3, [r3, #24]
 800c4d8:	4313      	orrs	r3, r2
 800c4da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800c4e2:	683b      	ldr	r3, [r7, #0]
 800c4e4:	699b      	ldr	r3, [r3, #24]
 800c4e6:	4313      	orrs	r3, r2
 800c4e8:	60fb      	str	r3, [r7, #12]
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	68fa      	ldr	r2, [r7, #12]
 800c4f0:	645a      	str	r2, [r3, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	2200      	movs	r2, #0
 800c4f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800c4fa:	2300      	movs	r3, #0
}
 800c4fc:	4618      	mov	r0, r3
 800c4fe:	3714      	adds	r7, #20
 800c500:	46bd      	mov	sp, r7
 800c502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c506:	4770      	bx	lr

0800c508 <HAL_TIMEx_RemapConfig>:
  *            @arg TIM_TIM1_TIM3_TRGO: TIM1 ITR2 input is connected to TIM3 Trigger output(default)
  *            @arg TIM_TIM1_LPTIM:     TIM1 ITR2 input is connected to LPTIM.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 800c508:	b480      	push	{r7}
 800c50a:	b083      	sub	sp, #12
 800c50c:	af00      	add	r7, sp, #0
 800c50e:	6078      	str	r0, [r7, #4]
 800c510:	6039      	str	r1, [r7, #0]
  __HAL_LOCK(htim);
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c518:	2b01      	cmp	r3, #1
 800c51a:	d101      	bne.n	800c520 <HAL_TIMEx_RemapConfig+0x18>
 800c51c:	2302      	movs	r3, #2
 800c51e:	e010      	b.n	800c542 <HAL_TIMEx_RemapConfig+0x3a>
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	2201      	movs	r2, #1
 800c524:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Set the Timer remapping configuration */
    htim->Instance->OR = Remap;
  }
#else
  /* Set the Timer remapping configuration */
  htim->Instance->OR = Remap;
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	683a      	ldr	r2, [r7, #0]
 800c52e:	651a      	str	r2, [r3, #80]	; 0x50
#endif
  htim->State = HAL_TIM_STATE_READY;
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	2201      	movs	r2, #1
 800c534:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);  
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	2200      	movs	r2, #0
 800c53c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800c540:	2300      	movs	r3, #0
}
 800c542:	4618      	mov	r0, r3
 800c544:	370c      	adds	r7, #12
 800c546:	46bd      	mov	sp, r7
 800c548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54c:	4770      	bx	lr

0800c54e <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 800c54e:	b480      	push	{r7}
 800c550:	b083      	sub	sp, #12
 800c552:	af00      	add	r7, sp, #0
 800c554:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 800c556:	bf00      	nop
 800c558:	370c      	adds	r7, #12
 800c55a:	46bd      	mov	sp, r7
 800c55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c560:	4770      	bx	lr

0800c562 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c562:	b480      	push	{r7}
 800c564:	b083      	sub	sp, #12
 800c566:	af00      	add	r7, sp, #0
 800c568:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c56a:	bf00      	nop
 800c56c:	370c      	adds	r7, #12
 800c56e:	46bd      	mov	sp, r7
 800c570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c574:	4770      	bx	lr

0800c576 <HAL_TIMEx_HallSensor_GetState>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(TIM_HandleTypeDef *htim)
{
 800c576:	b480      	push	{r7}
 800c578:	b083      	sub	sp, #12
 800c57a:	af00      	add	r7, sp, #0
 800c57c:	6078      	str	r0, [r7, #4]
  return htim->State;
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c584:	b2db      	uxtb	r3, r3
}
 800c586:	4618      	mov	r0, r3
 800c588:	370c      	adds	r7, #12
 800c58a:	46bd      	mov	sp, r7
 800c58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c590:	4770      	bx	lr

0800c592 <TIMEx_DMACommutationCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma)
{
 800c592:	b580      	push	{r7, lr}
 800c594:	b084      	sub	sp, #16
 800c596:	af00      	add	r7, sp, #0
 800c598:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c59e:	60fb      	str	r3, [r7, #12]
  
  htim->State= HAL_TIM_STATE_READY;
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	2201      	movs	r2, #1
 800c5a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_TIMEx_CommutationCallback(htim); 
 800c5a8:	68f8      	ldr	r0, [r7, #12]
 800c5aa:	f7ff ffd0 	bl	800c54e <HAL_TIMEx_CommutationCallback>
}
 800c5ae:	bf00      	nop
 800c5b0:	3710      	adds	r7, #16
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	bd80      	pop	{r7, pc}

0800c5b6 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable. 
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800c5b6:	b480      	push	{r7}
 800c5b8:	b087      	sub	sp, #28
 800c5ba:	af00      	add	r7, sp, #0
 800c5bc:	60f8      	str	r0, [r7, #12]
 800c5be:	60b9      	str	r1, [r7, #8]
 800c5c0:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC4_INSTANCE(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNELS(Channel));

  tmp = TIM_CCER_CC1NE << Channel;
 800c5c6:	2204      	movs	r2, #4
 800c5c8:	68bb      	ldr	r3, [r7, #8]
 800c5ca:	fa02 f303 	lsl.w	r3, r2, r3
 800c5ce:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &= ~tmp;
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	6a1a      	ldr	r2, [r3, #32]
 800c5d4:	697b      	ldr	r3, [r7, #20]
 800c5d6:	43db      	mvns	r3, r3
 800c5d8:	401a      	ands	r2, r3
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelNState << Channel);
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	6a1a      	ldr	r2, [r3, #32]
 800c5e2:	6879      	ldr	r1, [r7, #4]
 800c5e4:	68bb      	ldr	r3, [r7, #8]
 800c5e6:	fa01 f303 	lsl.w	r3, r1, r3
 800c5ea:	431a      	orrs	r2, r3
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	621a      	str	r2, [r3, #32]
}
 800c5f0:	bf00      	nop
 800c5f2:	371c      	adds	r7, #28
 800c5f4:	46bd      	mov	sp, r7
 800c5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5fa:	4770      	bx	lr

0800c5fc <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800c5fc:	b580      	push	{r7, lr}
 800c5fe:	b082      	sub	sp, #8
 800c600:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800c602:	201c      	movs	r0, #28
 800c604:	f000 fe0c 	bl	800d220 <pvPortMalloc>
 800c608:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d007      	beq.n	800c620 <xEventGroupCreate+0x24>
		{
			pxEventBits->uxEventBits = 0;
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	2200      	movs	r2, #0
 800c614:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	3304      	adds	r3, #4
 800c61a:	4618      	mov	r0, r3
 800c61c:	f000 faec 	bl	800cbf8 <vListInitialise>
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800c620:	687b      	ldr	r3, [r7, #4]
	}
 800c622:	4618      	mov	r0, r3
 800c624:	3708      	adds	r7, #8
 800c626:	46bd      	mov	sp, r7
 800c628:	bd80      	pop	{r7, pc}

0800c62a <xEventGroupSync>:

#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
 800c62a:	b580      	push	{r7, lr}
 800c62c:	b08c      	sub	sp, #48	; 0x30
 800c62e:	af00      	add	r7, sp, #0
 800c630:	60f8      	str	r0, [r7, #12]
 800c632:	60b9      	str	r1, [r7, #8]
 800c634:	607a      	str	r2, [r7, #4]
 800c636:	603b      	str	r3, [r7, #0]
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = xEventGroup;
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800c63c:	2300      	movs	r3, #0
 800c63e:	627b      	str	r3, [r7, #36]	; 0x24

	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800c646:	2b00      	cmp	r3, #0
 800c648:	d009      	beq.n	800c65e <xEventGroupSync+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c64a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c64e:	f383 8811 	msr	BASEPRI, r3
 800c652:	f3bf 8f6f 	isb	sy
 800c656:	f3bf 8f4f 	dsb	sy
 800c65a:	61bb      	str	r3, [r7, #24]
 800c65c:	e7fe      	b.n	800c65c <xEventGroupSync+0x32>
	configASSERT( uxBitsToWaitFor != 0 );
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	2b00      	cmp	r3, #0
 800c662:	d109      	bne.n	800c678 <xEventGroupSync+0x4e>
 800c664:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c668:	f383 8811 	msr	BASEPRI, r3
 800c66c:	f3bf 8f6f 	isb	sy
 800c670:	f3bf 8f4f 	dsb	sy
 800c674:	617b      	str	r3, [r7, #20]
 800c676:	e7fe      	b.n	800c676 <xEventGroupSync+0x4c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c678:	f005 faf6 	bl	8011c68 <xTaskGetSchedulerState>
 800c67c:	4603      	mov	r3, r0
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d102      	bne.n	800c688 <xEventGroupSync+0x5e>
 800c682:	683b      	ldr	r3, [r7, #0]
 800c684:	2b00      	cmp	r3, #0
 800c686:	d101      	bne.n	800c68c <xEventGroupSync+0x62>
 800c688:	2301      	movs	r3, #1
 800c68a:	e000      	b.n	800c68e <xEventGroupSync+0x64>
 800c68c:	2300      	movs	r3, #0
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d109      	bne.n	800c6a6 <xEventGroupSync+0x7c>
 800c692:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c696:	f383 8811 	msr	BASEPRI, r3
 800c69a:	f3bf 8f6f 	isb	sy
 800c69e:	f3bf 8f4f 	dsb	sy
 800c6a2:	613b      	str	r3, [r7, #16]
 800c6a4:	e7fe      	b.n	800c6a4 <xEventGroupSync+0x7a>
	}
	#endif

	vTaskSuspendAll();
 800c6a6:	f004 fbd7 	bl	8010e58 <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
 800c6aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	623b      	str	r3, [r7, #32]

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
 800c6b0:	68b9      	ldr	r1, [r7, #8]
 800c6b2:	68f8      	ldr	r0, [r7, #12]
 800c6b4:	f000 f987 	bl	800c9c6 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800c6b8:	6a3a      	ldr	r2, [r7, #32]
 800c6ba:	68bb      	ldr	r3, [r7, #8]
 800c6bc:	431a      	orrs	r2, r3
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	401a      	ands	r2, r3
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	429a      	cmp	r2, r3
 800c6c6:	d10d      	bne.n	800c6e4 <xEventGroupSync+0xba>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
 800c6c8:	6a3a      	ldr	r2, [r7, #32]
 800c6ca:	68bb      	ldr	r3, [r7, #8]
 800c6cc:	4313      	orrs	r3, r2
 800c6ce:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800c6d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6d2:	681a      	ldr	r2, [r3, #0]
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	43db      	mvns	r3, r3
 800c6d8:	401a      	ands	r2, r3
 800c6da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6dc:	601a      	str	r2, [r3, #0]

			xTicksToWait = 0;
 800c6de:	2300      	movs	r3, #0
 800c6e0:	603b      	str	r3, [r7, #0]
 800c6e2:	e013      	b.n	800c70c <xEventGroupSync+0xe2>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d00b      	beq.n	800c702 <xEventGroupSync+0xd8>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
 800c6ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6ec:	1d18      	adds	r0, r3, #4
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	f043 63a0 	orr.w	r3, r3, #83886080	; 0x5000000
 800c6f4:	683a      	ldr	r2, [r7, #0]
 800c6f6:	4619      	mov	r1, r3
 800c6f8:	f004 fec4 	bl	8011484 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c700:	e004      	b.n	800c70c <xEventGroupSync+0xe2>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800c702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	62fb      	str	r3, [r7, #44]	; 0x2c
				xTimeoutOccurred = pdTRUE;
 800c708:	2301      	movs	r3, #1
 800c70a:	627b      	str	r3, [r7, #36]	; 0x24
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800c70c:	f004 fbb2 	bl	8010e74 <xTaskResumeAll>
 800c710:	61f8      	str	r0, [r7, #28]

	if( xTicksToWait != ( TickType_t ) 0 )
 800c712:	683b      	ldr	r3, [r7, #0]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d02c      	beq.n	800c772 <xEventGroupSync+0x148>
	{
		if( xAlreadyYielded == pdFALSE )
 800c718:	69fb      	ldr	r3, [r7, #28]
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d107      	bne.n	800c72e <xEventGroupSync+0x104>
		{
			portYIELD_WITHIN_API();
 800c71e:	4b17      	ldr	r3, [pc, #92]	; (800c77c <xEventGroupSync+0x152>)
 800c720:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c724:	601a      	str	r2, [r3, #0]
 800c726:	f3bf 8f4f 	dsb	sy
 800c72a:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800c72e:	f005 fd1f 	bl	8012170 <uxTaskResetEventItemValue>
 800c732:	62f8      	str	r0, [r7, #44]	; 0x2c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800c734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c736:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d115      	bne.n	800c76a <xEventGroupSync+0x140>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
 800c73e:	f000 fc5d 	bl	800cffc <vPortEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
 800c742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800c748:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	401a      	ands	r2, r3
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	429a      	cmp	r2, r3
 800c752:	d106      	bne.n	800c762 <xEventGroupSync+0x138>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800c754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c756:	681a      	ldr	r2, [r3, #0]
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	43db      	mvns	r3, r3
 800c75c:	401a      	ands	r2, r3
 800c75e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c760:	601a      	str	r2, [r3, #0]
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800c762:	f000 fc79 	bl	800d058 <vPortExitCritical>

			xTimeoutOccurred = pdTRUE;
 800c766:	2301      	movs	r3, #1
 800c768:	627b      	str	r3, [r7, #36]	; 0x24
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800c76a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c76c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800c770:	62fb      	str	r3, [r7, #44]	; 0x2c
	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800c772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800c774:	4618      	mov	r0, r3
 800c776:	3730      	adds	r7, #48	; 0x30
 800c778:	46bd      	mov	sp, r7
 800c77a:	bd80      	pop	{r7, pc}
 800c77c:	e000ed04 	.word	0xe000ed04

0800c780 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800c780:	b580      	push	{r7, lr}
 800c782:	b090      	sub	sp, #64	; 0x40
 800c784:	af00      	add	r7, sp, #0
 800c786:	60f8      	str	r0, [r7, #12]
 800c788:	60b9      	str	r1, [r7, #8]
 800c78a:	607a      	str	r2, [r7, #4]
 800c78c:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800c792:	2300      	movs	r3, #0
 800c794:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800c796:	2300      	movs	r3, #0
 800c798:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d109      	bne.n	800c7b4 <xEventGroupWaitBits+0x34>
 800c7a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7a4:	f383 8811 	msr	BASEPRI, r3
 800c7a8:	f3bf 8f6f 	isb	sy
 800c7ac:	f3bf 8f4f 	dsb	sy
 800c7b0:	623b      	str	r3, [r7, #32]
 800c7b2:	e7fe      	b.n	800c7b2 <xEventGroupWaitBits+0x32>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800c7b4:	68bb      	ldr	r3, [r7, #8]
 800c7b6:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d009      	beq.n	800c7d2 <xEventGroupWaitBits+0x52>
 800c7be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7c2:	f383 8811 	msr	BASEPRI, r3
 800c7c6:	f3bf 8f6f 	isb	sy
 800c7ca:	f3bf 8f4f 	dsb	sy
 800c7ce:	61fb      	str	r3, [r7, #28]
 800c7d0:	e7fe      	b.n	800c7d0 <xEventGroupWaitBits+0x50>
	configASSERT( uxBitsToWaitFor != 0 );
 800c7d2:	68bb      	ldr	r3, [r7, #8]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d109      	bne.n	800c7ec <xEventGroupWaitBits+0x6c>
 800c7d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7dc:	f383 8811 	msr	BASEPRI, r3
 800c7e0:	f3bf 8f6f 	isb	sy
 800c7e4:	f3bf 8f4f 	dsb	sy
 800c7e8:	61bb      	str	r3, [r7, #24]
 800c7ea:	e7fe      	b.n	800c7ea <xEventGroupWaitBits+0x6a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c7ec:	f005 fa3c 	bl	8011c68 <xTaskGetSchedulerState>
 800c7f0:	4603      	mov	r3, r0
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d102      	bne.n	800c7fc <xEventGroupWaitBits+0x7c>
 800c7f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d101      	bne.n	800c800 <xEventGroupWaitBits+0x80>
 800c7fc:	2301      	movs	r3, #1
 800c7fe:	e000      	b.n	800c802 <xEventGroupWaitBits+0x82>
 800c800:	2300      	movs	r3, #0
 800c802:	2b00      	cmp	r3, #0
 800c804:	d109      	bne.n	800c81a <xEventGroupWaitBits+0x9a>
 800c806:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c80a:	f383 8811 	msr	BASEPRI, r3
 800c80e:	f3bf 8f6f 	isb	sy
 800c812:	f3bf 8f4f 	dsb	sy
 800c816:	617b      	str	r3, [r7, #20]
 800c818:	e7fe      	b.n	800c818 <xEventGroupWaitBits+0x98>
	}
	#endif

	vTaskSuspendAll();
 800c81a:	f004 fb1d 	bl	8010e58 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800c81e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800c824:	683a      	ldr	r2, [r7, #0]
 800c826:	68b9      	ldr	r1, [r7, #8]
 800c828:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c82a:	f000 f99f 	bl	800cb6c <prvTestWaitCondition>
 800c82e:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 800c830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c832:	2b00      	cmp	r3, #0
 800c834:	d00e      	beq.n	800c854 <xEventGroupWaitBits+0xd4>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800c836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c838:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800c83a:	2300      	movs	r3, #0
 800c83c:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	2b00      	cmp	r3, #0
 800c842:	d028      	beq.n	800c896 <xEventGroupWaitBits+0x116>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800c844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c846:	681a      	ldr	r2, [r3, #0]
 800c848:	68bb      	ldr	r3, [r7, #8]
 800c84a:	43db      	mvns	r3, r3
 800c84c:	401a      	ands	r2, r3
 800c84e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c850:	601a      	str	r2, [r3, #0]
 800c852:	e020      	b.n	800c896 <xEventGroupWaitBits+0x116>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800c854:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c856:	2b00      	cmp	r3, #0
 800c858:	d104      	bne.n	800c864 <xEventGroupWaitBits+0xe4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800c85a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c85c:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 800c85e:	2301      	movs	r3, #1
 800c860:	633b      	str	r3, [r7, #48]	; 0x30
 800c862:	e018      	b.n	800c896 <xEventGroupWaitBits+0x116>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d003      	beq.n	800c872 <xEventGroupWaitBits+0xf2>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800c86a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c86c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c870:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800c872:	683b      	ldr	r3, [r7, #0]
 800c874:	2b00      	cmp	r3, #0
 800c876:	d003      	beq.n	800c880 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800c878:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c87a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c87e:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800c880:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c882:	1d18      	adds	r0, r3, #4
 800c884:	68ba      	ldr	r2, [r7, #8]
 800c886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c888:	4313      	orrs	r3, r2
 800c88a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c88c:	4619      	mov	r1, r3
 800c88e:	f004 fdf9 	bl	8011484 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800c892:	2300      	movs	r3, #0
 800c894:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800c896:	f004 faed 	bl	8010e74 <xTaskResumeAll>
 800c89a:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 800c89c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d031      	beq.n	800c906 <xEventGroupWaitBits+0x186>
	{
		if( xAlreadyYielded == pdFALSE )
 800c8a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d107      	bne.n	800c8b8 <xEventGroupWaitBits+0x138>
		{
			portYIELD_WITHIN_API();
 800c8a8:	4b19      	ldr	r3, [pc, #100]	; (800c910 <xEventGroupWaitBits+0x190>)
 800c8aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c8ae:	601a      	str	r2, [r3, #0]
 800c8b0:	f3bf 8f4f 	dsb	sy
 800c8b4:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800c8b8:	f005 fc5a 	bl	8012170 <uxTaskResetEventItemValue>
 800c8bc:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800c8be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c8c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d11a      	bne.n	800c8fe <xEventGroupWaitBits+0x17e>
		{
			taskENTER_CRITICAL();
 800c8c8:	f000 fb98 	bl	800cffc <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800c8cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800c8d2:	683a      	ldr	r2, [r7, #0]
 800c8d4:	68b9      	ldr	r1, [r7, #8]
 800c8d6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800c8d8:	f000 f948 	bl	800cb6c <prvTestWaitCondition>
 800c8dc:	4603      	mov	r3, r0
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d009      	beq.n	800c8f6 <xEventGroupWaitBits+0x176>
				{
					if( xClearOnExit != pdFALSE )
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d006      	beq.n	800c8f6 <xEventGroupWaitBits+0x176>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800c8e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c8ea:	681a      	ldr	r2, [r3, #0]
 800c8ec:	68bb      	ldr	r3, [r7, #8]
 800c8ee:	43db      	mvns	r3, r3
 800c8f0:	401a      	ands	r2, r3
 800c8f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c8f4:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800c8f6:	2301      	movs	r3, #1
 800c8f8:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 800c8fa:	f000 fbad 	bl	800d058 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800c8fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c900:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800c904:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800c906:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800c908:	4618      	mov	r0, r3
 800c90a:	3740      	adds	r7, #64	; 0x40
 800c90c:	46bd      	mov	sp, r7
 800c90e:	bd80      	pop	{r7, pc}
 800c910:	e000ed04 	.word	0xe000ed04

0800c914 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 800c914:	b580      	push	{r7, lr}
 800c916:	b086      	sub	sp, #24
 800c918:	af00      	add	r7, sp, #0
 800c91a:	6078      	str	r0, [r7, #4]
 800c91c:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d109      	bne.n	800c93c <xEventGroupClearBits+0x28>
 800c928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c92c:	f383 8811 	msr	BASEPRI, r3
 800c930:	f3bf 8f6f 	isb	sy
 800c934:	f3bf 8f4f 	dsb	sy
 800c938:	60fb      	str	r3, [r7, #12]
 800c93a:	e7fe      	b.n	800c93a <xEventGroupClearBits+0x26>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800c93c:	683b      	ldr	r3, [r7, #0]
 800c93e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800c942:	2b00      	cmp	r3, #0
 800c944:	d009      	beq.n	800c95a <xEventGroupClearBits+0x46>
 800c946:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c94a:	f383 8811 	msr	BASEPRI, r3
 800c94e:	f3bf 8f6f 	isb	sy
 800c952:	f3bf 8f4f 	dsb	sy
 800c956:	60bb      	str	r3, [r7, #8]
 800c958:	e7fe      	b.n	800c958 <xEventGroupClearBits+0x44>

	taskENTER_CRITICAL();
 800c95a:	f000 fb4f 	bl	800cffc <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 800c95e:	697b      	ldr	r3, [r7, #20]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800c964:	697b      	ldr	r3, [r7, #20]
 800c966:	681a      	ldr	r2, [r3, #0]
 800c968:	683b      	ldr	r3, [r7, #0]
 800c96a:	43db      	mvns	r3, r3
 800c96c:	401a      	ands	r2, r3
 800c96e:	697b      	ldr	r3, [r7, #20]
 800c970:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 800c972:	f000 fb71 	bl	800d058 <vPortExitCritical>

	return uxReturn;
 800c976:	693b      	ldr	r3, [r7, #16]
}
 800c978:	4618      	mov	r0, r3
 800c97a:	3718      	adds	r7, #24
 800c97c:	46bd      	mov	sp, r7
 800c97e:	bd80      	pop	{r7, pc}

0800c980 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 800c980:	b480      	push	{r7}
 800c982:	b089      	sub	sp, #36	; 0x24
 800c984:	af00      	add	r7, sp, #0
 800c986:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c98c:	f3ef 8211 	mrs	r2, BASEPRI
 800c990:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c994:	f383 8811 	msr	BASEPRI, r3
 800c998:	f3bf 8f6f 	isb	sy
 800c99c:	f3bf 8f4f 	dsb	sy
 800c9a0:	60fa      	str	r2, [r7, #12]
 800c9a2:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c9a4:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c9a6:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 800c9a8:	69fb      	ldr	r3, [r7, #28]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	617b      	str	r3, [r7, #20]
 800c9ae:	69bb      	ldr	r3, [r7, #24]
 800c9b0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c9b2:	693b      	ldr	r3, [r7, #16]
 800c9b4:	f383 8811 	msr	BASEPRI, r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 800c9b8:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	3724      	adds	r7, #36	; 0x24
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c4:	4770      	bx	lr

0800c9c6 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800c9c6:	b580      	push	{r7, lr}
 800c9c8:	b08e      	sub	sp, #56	; 0x38
 800c9ca:	af00      	add	r7, sp, #0
 800c9cc:	6078      	str	r0, [r7, #4]
 800c9ce:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800c9d0:	2300      	movs	r3, #0
 800c9d2:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800c9d8:	2300      	movs	r3, #0
 800c9da:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d109      	bne.n	800c9f6 <xEventGroupSetBits+0x30>
	__asm volatile
 800c9e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9e6:	f383 8811 	msr	BASEPRI, r3
 800c9ea:	f3bf 8f6f 	isb	sy
 800c9ee:	f3bf 8f4f 	dsb	sy
 800c9f2:	613b      	str	r3, [r7, #16]
 800c9f4:	e7fe      	b.n	800c9f4 <xEventGroupSetBits+0x2e>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800c9f6:	683b      	ldr	r3, [r7, #0]
 800c9f8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d009      	beq.n	800ca14 <xEventGroupSetBits+0x4e>
 800ca00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca04:	f383 8811 	msr	BASEPRI, r3
 800ca08:	f3bf 8f6f 	isb	sy
 800ca0c:	f3bf 8f4f 	dsb	sy
 800ca10:	60fb      	str	r3, [r7, #12]
 800ca12:	e7fe      	b.n	800ca12 <xEventGroupSetBits+0x4c>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800ca14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca16:	3304      	adds	r3, #4
 800ca18:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ca1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca1c:	3308      	adds	r3, #8
 800ca1e:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800ca20:	f004 fa1a 	bl	8010e58 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800ca24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca26:	68db      	ldr	r3, [r3, #12]
 800ca28:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 800ca2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca2c:	681a      	ldr	r2, [r3, #0]
 800ca2e:	683b      	ldr	r3, [r7, #0]
 800ca30:	431a      	orrs	r2, r3
 800ca32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca34:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 800ca36:	e03c      	b.n	800cab2 <xEventGroupSetBits+0xec>
		{
			pxNext = listGET_NEXT( pxListItem );
 800ca38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ca3a:	685b      	ldr	r3, [r3, #4]
 800ca3c:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800ca3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800ca44:	2300      	movs	r3, #0
 800ca46:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800ca48:	69bb      	ldr	r3, [r7, #24]
 800ca4a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800ca4e:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800ca50:	69bb      	ldr	r3, [r7, #24]
 800ca52:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800ca56:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800ca58:	697b      	ldr	r3, [r7, #20]
 800ca5a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d108      	bne.n	800ca74 <xEventGroupSetBits+0xae>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800ca62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca64:	681a      	ldr	r2, [r3, #0]
 800ca66:	69bb      	ldr	r3, [r7, #24]
 800ca68:	4013      	ands	r3, r2
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d00b      	beq.n	800ca86 <xEventGroupSetBits+0xc0>
				{
					xMatchFound = pdTRUE;
 800ca6e:	2301      	movs	r3, #1
 800ca70:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ca72:	e008      	b.n	800ca86 <xEventGroupSetBits+0xc0>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800ca74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca76:	681a      	ldr	r2, [r3, #0]
 800ca78:	69bb      	ldr	r3, [r7, #24]
 800ca7a:	401a      	ands	r2, r3
 800ca7c:	69bb      	ldr	r3, [r7, #24]
 800ca7e:	429a      	cmp	r2, r3
 800ca80:	d101      	bne.n	800ca86 <xEventGroupSetBits+0xc0>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800ca82:	2301      	movs	r3, #1
 800ca84:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800ca86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d010      	beq.n	800caae <xEventGroupSetBits+0xe8>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800ca8c:	697b      	ldr	r3, [r7, #20]
 800ca8e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d003      	beq.n	800ca9e <xEventGroupSetBits+0xd8>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800ca96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ca98:	69bb      	ldr	r3, [r7, #24]
 800ca9a:	4313      	orrs	r3, r2
 800ca9c:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800ca9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800caa6:	4619      	mov	r1, r3
 800caa8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800caaa:	f004 fe01 	bl	80116b0 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800caae:	69fb      	ldr	r3, [r7, #28]
 800cab0:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 800cab2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cab4:	6a3b      	ldr	r3, [r7, #32]
 800cab6:	429a      	cmp	r2, r3
 800cab8:	d1be      	bne.n	800ca38 <xEventGroupSetBits+0x72>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800caba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cabc:	681a      	ldr	r2, [r3, #0]
 800cabe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cac0:	43db      	mvns	r3, r3
 800cac2:	401a      	ands	r2, r3
 800cac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cac6:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800cac8:	f004 f9d4 	bl	8010e74 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800cacc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cace:	681b      	ldr	r3, [r3, #0]
}
 800cad0:	4618      	mov	r0, r3
 800cad2:	3738      	adds	r7, #56	; 0x38
 800cad4:	46bd      	mov	sp, r7
 800cad6:	bd80      	pop	{r7, pc}

0800cad8 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b086      	sub	sp, #24
 800cadc:	af00      	add	r7, sp, #0
 800cade:	6078      	str	r0, [r7, #4]
EventGroup_t *pxEventBits = xEventGroup;
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	617b      	str	r3, [r7, #20]
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
 800cae4:	697b      	ldr	r3, [r7, #20]
 800cae6:	3304      	adds	r3, #4
 800cae8:	613b      	str	r3, [r7, #16]

	vTaskSuspendAll();
 800caea:	f004 f9b5 	bl	8010e58 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
 800caee:	e016      	b.n	800cb1e <vEventGroupDelete+0x46>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( const ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
 800caf0:	693b      	ldr	r3, [r7, #16]
 800caf2:	68da      	ldr	r2, [r3, #12]
 800caf4:	693b      	ldr	r3, [r7, #16]
 800caf6:	3308      	adds	r3, #8
 800caf8:	429a      	cmp	r2, r3
 800cafa:	d109      	bne.n	800cb10 <vEventGroupDelete+0x38>
 800cafc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb00:	f383 8811 	msr	BASEPRI, r3
 800cb04:	f3bf 8f6f 	isb	sy
 800cb08:	f3bf 8f4f 	dsb	sy
 800cb0c:	60fb      	str	r3, [r7, #12]
 800cb0e:	e7fe      	b.n	800cb0e <vEventGroupDelete+0x36>
			vTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
 800cb10:	693b      	ldr	r3, [r7, #16]
 800cb12:	68db      	ldr	r3, [r3, #12]
 800cb14:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800cb18:	4618      	mov	r0, r3
 800cb1a:	f004 fdc9 	bl	80116b0 <vTaskRemoveFromUnorderedEventList>
		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
 800cb1e:	693b      	ldr	r3, [r7, #16]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d1e4      	bne.n	800caf0 <vEventGroupDelete+0x18>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
		{
			/* The event group can only have been allocated dynamically - free
			it again. */
			vPortFree( pxEventBits );
 800cb26:	6978      	ldr	r0, [r7, #20]
 800cb28:	f000 fbc0 	bl	800d2ac <vPortFree>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
	( void ) xTaskResumeAll();
 800cb2c:	f004 f9a2 	bl	8010e74 <xTaskResumeAll>
}
 800cb30:	bf00      	nop
 800cb32:	3718      	adds	r7, #24
 800cb34:	46bd      	mov	sp, r7
 800cb36:	bd80      	pop	{r7, pc}

0800cb38 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800cb38:	b580      	push	{r7, lr}
 800cb3a:	b082      	sub	sp, #8
 800cb3c:	af00      	add	r7, sp, #0
 800cb3e:	6078      	str	r0, [r7, #4]
 800cb40:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800cb42:	6839      	ldr	r1, [r7, #0]
 800cb44:	6878      	ldr	r0, [r7, #4]
 800cb46:	f7ff ff3e 	bl	800c9c6 <xEventGroupSetBits>
}
 800cb4a:	bf00      	nop
 800cb4c:	3708      	adds	r7, #8
 800cb4e:	46bd      	mov	sp, r7
 800cb50:	bd80      	pop	{r7, pc}

0800cb52 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 800cb52:	b580      	push	{r7, lr}
 800cb54:	b082      	sub	sp, #8
 800cb56:	af00      	add	r7, sp, #0
 800cb58:	6078      	str	r0, [r7, #4]
 800cb5a:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800cb5c:	6839      	ldr	r1, [r7, #0]
 800cb5e:	6878      	ldr	r0, [r7, #4]
 800cb60:	f7ff fed8 	bl	800c914 <xEventGroupClearBits>
}
 800cb64:	bf00      	nop
 800cb66:	3708      	adds	r7, #8
 800cb68:	46bd      	mov	sp, r7
 800cb6a:	bd80      	pop	{r7, pc}

0800cb6c <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800cb6c:	b480      	push	{r7}
 800cb6e:	b087      	sub	sp, #28
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	60f8      	str	r0, [r7, #12]
 800cb74:	60b9      	str	r1, [r7, #8]
 800cb76:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800cb78:	2300      	movs	r3, #0
 800cb7a:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d107      	bne.n	800cb92 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800cb82:	68fa      	ldr	r2, [r7, #12]
 800cb84:	68bb      	ldr	r3, [r7, #8]
 800cb86:	4013      	ands	r3, r2
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d00a      	beq.n	800cba2 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800cb8c:	2301      	movs	r3, #1
 800cb8e:	617b      	str	r3, [r7, #20]
 800cb90:	e007      	b.n	800cba2 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800cb92:	68fa      	ldr	r2, [r7, #12]
 800cb94:	68bb      	ldr	r3, [r7, #8]
 800cb96:	401a      	ands	r2, r3
 800cb98:	68bb      	ldr	r3, [r7, #8]
 800cb9a:	429a      	cmp	r2, r3
 800cb9c:	d101      	bne.n	800cba2 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800cb9e:	2301      	movs	r3, #1
 800cba0:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 800cba2:	697b      	ldr	r3, [r7, #20]
}
 800cba4:	4618      	mov	r0, r3
 800cba6:	371c      	adds	r7, #28
 800cba8:	46bd      	mov	sp, r7
 800cbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbae:	4770      	bx	lr

0800cbb0 <uxEventGroupGetNumber>:
/*-----------------------------------------------------------*/

#if (configUSE_TRACE_FACILITY == 1)

	UBaseType_t uxEventGroupGetNumber( void* xEventGroup )
	{
 800cbb0:	b480      	push	{r7}
 800cbb2:	b085      	sub	sp, #20
 800cbb4:	af00      	add	r7, sp, #0
 800cbb6:	6078      	str	r0, [r7, #4]
	UBaseType_t xReturn;
	EventGroup_t const *pxEventBits = ( EventGroup_t * ) xEventGroup; /*lint !e9087 !e9079 EventGroupHandle_t is a pointer to an EventGroup_t, but EventGroupHandle_t is kept opaque outside of this file for data hiding purposes. */
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	60bb      	str	r3, [r7, #8]

		if( xEventGroup == NULL )
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d102      	bne.n	800cbc8 <uxEventGroupGetNumber+0x18>
		{
			xReturn = 0;
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	60fb      	str	r3, [r7, #12]
 800cbc6:	e002      	b.n	800cbce <uxEventGroupGetNumber+0x1e>
		}
		else
		{
			xReturn = pxEventBits->uxEventGroupNumber;
 800cbc8:	68bb      	ldr	r3, [r7, #8]
 800cbca:	699b      	ldr	r3, [r3, #24]
 800cbcc:	60fb      	str	r3, [r7, #12]
		}

		return xReturn;
 800cbce:	68fb      	ldr	r3, [r7, #12]
	}
 800cbd0:	4618      	mov	r0, r3
 800cbd2:	3714      	adds	r7, #20
 800cbd4:	46bd      	mov	sp, r7
 800cbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbda:	4770      	bx	lr

0800cbdc <vEventGroupSetNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vEventGroupSetNumber( void * xEventGroup, UBaseType_t uxEventGroupNumber )
	{
 800cbdc:	b480      	push	{r7}
 800cbde:	b083      	sub	sp, #12
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	6078      	str	r0, [r7, #4]
 800cbe4:	6039      	str	r1, [r7, #0]
		( ( EventGroup_t * ) xEventGroup )->uxEventGroupNumber = uxEventGroupNumber; /*lint !e9087 !e9079 EventGroupHandle_t is a pointer to an EventGroup_t, but EventGroupHandle_t is kept opaque outside of this file for data hiding purposes. */
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	683a      	ldr	r2, [r7, #0]
 800cbea:	619a      	str	r2, [r3, #24]
	}
 800cbec:	bf00      	nop
 800cbee:	370c      	adds	r7, #12
 800cbf0:	46bd      	mov	sp, r7
 800cbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf6:	4770      	bx	lr

0800cbf8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800cbf8:	b480      	push	{r7}
 800cbfa:	b083      	sub	sp, #12
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	f103 0208 	add.w	r2, r3, #8
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	f04f 32ff 	mov.w	r2, #4294967295
 800cc10:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	f103 0208 	add.w	r2, r3, #8
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	f103 0208 	add.w	r2, r3, #8
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	2200      	movs	r2, #0
 800cc2a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800cc2c:	bf00      	nop
 800cc2e:	370c      	adds	r7, #12
 800cc30:	46bd      	mov	sp, r7
 800cc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc36:	4770      	bx	lr

0800cc38 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800cc38:	b480      	push	{r7}
 800cc3a:	b083      	sub	sp, #12
 800cc3c:	af00      	add	r7, sp, #0
 800cc3e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	2200      	movs	r2, #0
 800cc44:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800cc46:	bf00      	nop
 800cc48:	370c      	adds	r7, #12
 800cc4a:	46bd      	mov	sp, r7
 800cc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc50:	4770      	bx	lr

0800cc52 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cc52:	b480      	push	{r7}
 800cc54:	b085      	sub	sp, #20
 800cc56:	af00      	add	r7, sp, #0
 800cc58:	6078      	str	r0, [r7, #4]
 800cc5a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	685b      	ldr	r3, [r3, #4]
 800cc60:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800cc62:	683b      	ldr	r3, [r7, #0]
 800cc64:	68fa      	ldr	r2, [r7, #12]
 800cc66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	689a      	ldr	r2, [r3, #8]
 800cc6c:	683b      	ldr	r3, [r7, #0]
 800cc6e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	689b      	ldr	r3, [r3, #8]
 800cc74:	683a      	ldr	r2, [r7, #0]
 800cc76:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	683a      	ldr	r2, [r7, #0]
 800cc7c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800cc7e:	683b      	ldr	r3, [r7, #0]
 800cc80:	687a      	ldr	r2, [r7, #4]
 800cc82:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	1c5a      	adds	r2, r3, #1
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	601a      	str	r2, [r3, #0]
}
 800cc8e:	bf00      	nop
 800cc90:	3714      	adds	r7, #20
 800cc92:	46bd      	mov	sp, r7
 800cc94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc98:	4770      	bx	lr

0800cc9a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cc9a:	b480      	push	{r7}
 800cc9c:	b085      	sub	sp, #20
 800cc9e:	af00      	add	r7, sp, #0
 800cca0:	6078      	str	r0, [r7, #4]
 800cca2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ccaa:	68bb      	ldr	r3, [r7, #8]
 800ccac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccb0:	d103      	bne.n	800ccba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	691b      	ldr	r3, [r3, #16]
 800ccb6:	60fb      	str	r3, [r7, #12]
 800ccb8:	e00c      	b.n	800ccd4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	3308      	adds	r3, #8
 800ccbe:	60fb      	str	r3, [r7, #12]
 800ccc0:	e002      	b.n	800ccc8 <vListInsert+0x2e>
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	685b      	ldr	r3, [r3, #4]
 800ccc6:	60fb      	str	r3, [r7, #12]
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	685b      	ldr	r3, [r3, #4]
 800cccc:	681a      	ldr	r2, [r3, #0]
 800ccce:	68bb      	ldr	r3, [r7, #8]
 800ccd0:	429a      	cmp	r2, r3
 800ccd2:	d9f6      	bls.n	800ccc2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	685a      	ldr	r2, [r3, #4]
 800ccd8:	683b      	ldr	r3, [r7, #0]
 800ccda:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ccdc:	683b      	ldr	r3, [r7, #0]
 800ccde:	685b      	ldr	r3, [r3, #4]
 800cce0:	683a      	ldr	r2, [r7, #0]
 800cce2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800cce4:	683b      	ldr	r3, [r7, #0]
 800cce6:	68fa      	ldr	r2, [r7, #12]
 800cce8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	683a      	ldr	r2, [r7, #0]
 800ccee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ccf0:	683b      	ldr	r3, [r7, #0]
 800ccf2:	687a      	ldr	r2, [r7, #4]
 800ccf4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	1c5a      	adds	r2, r3, #1
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	601a      	str	r2, [r3, #0]
}
 800cd00:	bf00      	nop
 800cd02:	3714      	adds	r7, #20
 800cd04:	46bd      	mov	sp, r7
 800cd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd0a:	4770      	bx	lr

0800cd0c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800cd0c:	b480      	push	{r7}
 800cd0e:	b085      	sub	sp, #20
 800cd10:	af00      	add	r7, sp, #0
 800cd12:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	691b      	ldr	r3, [r3, #16]
 800cd18:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	685b      	ldr	r3, [r3, #4]
 800cd1e:	687a      	ldr	r2, [r7, #4]
 800cd20:	6892      	ldr	r2, [r2, #8]
 800cd22:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	689b      	ldr	r3, [r3, #8]
 800cd28:	687a      	ldr	r2, [r7, #4]
 800cd2a:	6852      	ldr	r2, [r2, #4]
 800cd2c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	685a      	ldr	r2, [r3, #4]
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	429a      	cmp	r2, r3
 800cd36:	d103      	bne.n	800cd40 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	689a      	ldr	r2, [r3, #8]
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	2200      	movs	r2, #0
 800cd44:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	1e5a      	subs	r2, r3, #1
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	681b      	ldr	r3, [r3, #0]
}
 800cd54:	4618      	mov	r0, r3
 800cd56:	3714      	adds	r7, #20
 800cd58:	46bd      	mov	sp, r7
 800cd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd5e:	4770      	bx	lr

0800cd60 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cd60:	b480      	push	{r7}
 800cd62:	b085      	sub	sp, #20
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	60f8      	str	r0, [r7, #12]
 800cd68:	60b9      	str	r1, [r7, #8]
 800cd6a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	3b04      	subs	r3, #4
 800cd70:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cd78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	3b04      	subs	r3, #4
 800cd7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cd80:	68bb      	ldr	r3, [r7, #8]
 800cd82:	f023 0201 	bic.w	r2, r3, #1
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	3b04      	subs	r3, #4
 800cd8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cd90:	4a0c      	ldr	r2, [pc, #48]	; (800cdc4 <pxPortInitialiseStack+0x64>)
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	3b14      	subs	r3, #20
 800cd9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cd9c:	687a      	ldr	r2, [r7, #4]
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	3b04      	subs	r3, #4
 800cda6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	f06f 0202 	mvn.w	r2, #2
 800cdae:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	3b20      	subs	r3, #32
 800cdb4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cdb6:	68fb      	ldr	r3, [r7, #12]
}
 800cdb8:	4618      	mov	r0, r3
 800cdba:	3714      	adds	r7, #20
 800cdbc:	46bd      	mov	sp, r7
 800cdbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc2:	4770      	bx	lr
 800cdc4:	0800cdc9 	.word	0x0800cdc9

0800cdc8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cdc8:	b480      	push	{r7}
 800cdca:	b085      	sub	sp, #20
 800cdcc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cdce:	2300      	movs	r3, #0
 800cdd0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cdd2:	4b11      	ldr	r3, [pc, #68]	; (800ce18 <prvTaskExitError+0x50>)
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdda:	d009      	beq.n	800cdf0 <prvTaskExitError+0x28>
 800cddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cde0:	f383 8811 	msr	BASEPRI, r3
 800cde4:	f3bf 8f6f 	isb	sy
 800cde8:	f3bf 8f4f 	dsb	sy
 800cdec:	60fb      	str	r3, [r7, #12]
 800cdee:	e7fe      	b.n	800cdee <prvTaskExitError+0x26>
 800cdf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdf4:	f383 8811 	msr	BASEPRI, r3
 800cdf8:	f3bf 8f6f 	isb	sy
 800cdfc:	f3bf 8f4f 	dsb	sy
 800ce00:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ce02:	bf00      	nop
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d0fc      	beq.n	800ce04 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ce0a:	bf00      	nop
 800ce0c:	3714      	adds	r7, #20
 800ce0e:	46bd      	mov	sp, r7
 800ce10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce14:	4770      	bx	lr
 800ce16:	bf00      	nop
 800ce18:	2000000c 	.word	0x2000000c

0800ce1c <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ce1c:	4b08      	ldr	r3, [pc, #32]	; (800ce40 <pxCurrentTCBConst2>)
 800ce1e:	6819      	ldr	r1, [r3, #0]
 800ce20:	6808      	ldr	r0, [r1, #0]
 800ce22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce26:	f380 8809 	msr	PSP, r0
 800ce2a:	f3bf 8f6f 	isb	sy
 800ce2e:	f04f 0000 	mov.w	r0, #0
 800ce32:	f380 8811 	msr	BASEPRI, r0
 800ce36:	4770      	bx	lr
 800ce38:	f3af 8000 	nop.w
 800ce3c:	f3af 8000 	nop.w

0800ce40 <pxCurrentTCBConst2>:
 800ce40:	20001c50 	.word	0x20001c50
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ce44:	bf00      	nop

0800ce46 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ce46:	48f4      	ldr	r0, [pc, #976]	; (800d218 <vPortValidateInterruptPriority+0x7c>)
 800ce48:	6800      	ldr	r0, [r0, #0]
 800ce4a:	6800      	ldr	r0, [r0, #0]
 800ce4c:	f380 8808 	msr	MSP, r0
 800ce50:	f04f 0000 	mov.w	r0, #0
 800ce54:	f380 8814 	msr	CONTROL, r0
 800ce58:	b662      	cpsie	i
 800ce5a:	b661      	cpsie	f
 800ce5c:	f3bf 8f4f 	dsb	sy
 800ce60:	f3bf 8f6f 	isb	sy
 800ce64:	df00      	svc	0
 800ce66:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ce68:	bf00      	nop

0800ce6a <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ce6a:	b580      	push	{r7, lr}
 800ce6c:	b088      	sub	sp, #32
 800ce6e:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ce70:	4b4c      	ldr	r3, [pc, #304]	; (800cfa4 <xPortStartScheduler+0x13a>)
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	4a4c      	ldr	r2, [pc, #304]	; (800cfa8 <xPortStartScheduler+0x13e>)
 800ce76:	4293      	cmp	r3, r2
 800ce78:	d109      	bne.n	800ce8e <xPortStartScheduler+0x24>
 800ce7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce7e:	f383 8811 	msr	BASEPRI, r3
 800ce82:	f3bf 8f6f 	isb	sy
 800ce86:	f3bf 8f4f 	dsb	sy
 800ce8a:	61bb      	str	r3, [r7, #24]
 800ce8c:	e7fe      	b.n	800ce8c <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ce8e:	4b45      	ldr	r3, [pc, #276]	; (800cfa4 <xPortStartScheduler+0x13a>)
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	4a46      	ldr	r2, [pc, #280]	; (800cfac <xPortStartScheduler+0x142>)
 800ce94:	4293      	cmp	r3, r2
 800ce96:	d109      	bne.n	800ceac <xPortStartScheduler+0x42>
 800ce98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce9c:	f383 8811 	msr	BASEPRI, r3
 800cea0:	f3bf 8f6f 	isb	sy
 800cea4:	f3bf 8f4f 	dsb	sy
 800cea8:	617b      	str	r3, [r7, #20]
 800ceaa:	e7fe      	b.n	800ceaa <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ceac:	4b40      	ldr	r3, [pc, #256]	; (800cfb0 <xPortStartScheduler+0x146>)
 800ceae:	61fb      	str	r3, [r7, #28]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ceb0:	69fb      	ldr	r3, [r7, #28]
 800ceb2:	781b      	ldrb	r3, [r3, #0]
 800ceb4:	b2db      	uxtb	r3, r3
 800ceb6:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ceb8:	69fb      	ldr	r3, [r7, #28]
 800ceba:	22ff      	movs	r2, #255	; 0xff
 800cebc:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cebe:	69fb      	ldr	r3, [r7, #28]
 800cec0:	781b      	ldrb	r3, [r3, #0]
 800cec2:	b2db      	uxtb	r3, r3
 800cec4:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cec6:	79fb      	ldrb	r3, [r7, #7]
 800cec8:	b2db      	uxtb	r3, r3
 800ceca:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cece:	b2da      	uxtb	r2, r3
 800ced0:	4b38      	ldr	r3, [pc, #224]	; (800cfb4 <xPortStartScheduler+0x14a>)
 800ced2:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ced4:	4b38      	ldr	r3, [pc, #224]	; (800cfb8 <xPortStartScheduler+0x14e>)
 800ced6:	2207      	movs	r2, #7
 800ced8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ceda:	e009      	b.n	800cef0 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800cedc:	4b36      	ldr	r3, [pc, #216]	; (800cfb8 <xPortStartScheduler+0x14e>)
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	3b01      	subs	r3, #1
 800cee2:	4a35      	ldr	r2, [pc, #212]	; (800cfb8 <xPortStartScheduler+0x14e>)
 800cee4:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cee6:	79fb      	ldrb	r3, [r7, #7]
 800cee8:	b2db      	uxtb	r3, r3
 800ceea:	005b      	lsls	r3, r3, #1
 800ceec:	b2db      	uxtb	r3, r3
 800ceee:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cef0:	79fb      	ldrb	r3, [r7, #7]
 800cef2:	b2db      	uxtb	r3, r3
 800cef4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cef8:	2b80      	cmp	r3, #128	; 0x80
 800cefa:	d0ef      	beq.n	800cedc <xPortStartScheduler+0x72>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 800cefc:	4b2e      	ldr	r3, [pc, #184]	; (800cfb8 <xPortStartScheduler+0x14e>)
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	f1c3 0307 	rsb	r3, r3, #7
 800cf04:	2b04      	cmp	r3, #4
 800cf06:	d009      	beq.n	800cf1c <xPortStartScheduler+0xb2>
 800cf08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf0c:	f383 8811 	msr	BASEPRI, r3
 800cf10:	f3bf 8f6f 	isb	sy
 800cf14:	f3bf 8f4f 	dsb	sy
 800cf18:	613b      	str	r3, [r7, #16]
 800cf1a:	e7fe      	b.n	800cf1a <xPortStartScheduler+0xb0>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cf1c:	4b26      	ldr	r3, [pc, #152]	; (800cfb8 <xPortStartScheduler+0x14e>)
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	f1c3 0307 	rsb	r3, r3, #7
 800cf24:	2b04      	cmp	r3, #4
 800cf26:	d009      	beq.n	800cf3c <xPortStartScheduler+0xd2>
 800cf28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf2c:	f383 8811 	msr	BASEPRI, r3
 800cf30:	f3bf 8f6f 	isb	sy
 800cf34:	f3bf 8f4f 	dsb	sy
 800cf38:	60fb      	str	r3, [r7, #12]
 800cf3a:	e7fe      	b.n	800cf3a <xPortStartScheduler+0xd0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cf3c:	4b1e      	ldr	r3, [pc, #120]	; (800cfb8 <xPortStartScheduler+0x14e>)
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	021b      	lsls	r3, r3, #8
 800cf42:	4a1d      	ldr	r2, [pc, #116]	; (800cfb8 <xPortStartScheduler+0x14e>)
 800cf44:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cf46:	4b1c      	ldr	r3, [pc, #112]	; (800cfb8 <xPortStartScheduler+0x14e>)
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cf4e:	4a1a      	ldr	r2, [pc, #104]	; (800cfb8 <xPortStartScheduler+0x14e>)
 800cf50:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cf52:	68bb      	ldr	r3, [r7, #8]
 800cf54:	b2da      	uxtb	r2, r3
 800cf56:	69fb      	ldr	r3, [r7, #28]
 800cf58:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cf5a:	4a18      	ldr	r2, [pc, #96]	; (800cfbc <xPortStartScheduler+0x152>)
 800cf5c:	4b17      	ldr	r3, [pc, #92]	; (800cfbc <xPortStartScheduler+0x152>)
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cf64:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cf66:	4a15      	ldr	r2, [pc, #84]	; (800cfbc <xPortStartScheduler+0x152>)
 800cf68:	4b14      	ldr	r3, [pc, #80]	; (800cfbc <xPortStartScheduler+0x152>)
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cf70:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cf72:	f000 f8f1 	bl	800d158 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cf76:	4b12      	ldr	r3, [pc, #72]	; (800cfc0 <xPortStartScheduler+0x156>)
 800cf78:	2200      	movs	r2, #0
 800cf7a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cf7c:	f000 f906 	bl	800d18c <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cf80:	4a10      	ldr	r2, [pc, #64]	; (800cfc4 <xPortStartScheduler+0x15a>)
 800cf82:	4b10      	ldr	r3, [pc, #64]	; (800cfc4 <xPortStartScheduler+0x15a>)
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800cf8a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cf8c:	f7ff ff5b 	bl	800ce46 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cf90:	f004 f9e0 	bl	8011354 <vTaskSwitchContext>
	prvTaskExitError();
 800cf94:	f7ff ff18 	bl	800cdc8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cf98:	2300      	movs	r3, #0
}
 800cf9a:	4618      	mov	r0, r3
 800cf9c:	3720      	adds	r7, #32
 800cf9e:	46bd      	mov	sp, r7
 800cfa0:	bd80      	pop	{r7, pc}
 800cfa2:	bf00      	nop
 800cfa4:	e000ed00 	.word	0xe000ed00
 800cfa8:	410fc271 	.word	0x410fc271
 800cfac:	410fc270 	.word	0x410fc270
 800cfb0:	e000e400 	.word	0xe000e400
 800cfb4:	20000040 	.word	0x20000040
 800cfb8:	20000044 	.word	0x20000044
 800cfbc:	e000ed20 	.word	0xe000ed20
 800cfc0:	2000000c 	.word	0x2000000c
 800cfc4:	e000ef34 	.word	0xe000ef34

0800cfc8 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
 800cfc8:	b480      	push	{r7}
 800cfca:	b083      	sub	sp, #12
 800cfcc:	af00      	add	r7, sp, #0
	/* Not implemented in ports where there is nothing to return to.
	Artificially force an assert. */
	configASSERT( uxCriticalNesting == 1000UL );
 800cfce:	4b0a      	ldr	r3, [pc, #40]	; (800cff8 <vPortEndScheduler+0x30>)
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800cfd6:	d009      	beq.n	800cfec <vPortEndScheduler+0x24>
 800cfd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfdc:	f383 8811 	msr	BASEPRI, r3
 800cfe0:	f3bf 8f6f 	isb	sy
 800cfe4:	f3bf 8f4f 	dsb	sy
 800cfe8:	607b      	str	r3, [r7, #4]
 800cfea:	e7fe      	b.n	800cfea <vPortEndScheduler+0x22>
}
 800cfec:	bf00      	nop
 800cfee:	370c      	adds	r7, #12
 800cff0:	46bd      	mov	sp, r7
 800cff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff6:	4770      	bx	lr
 800cff8:	2000000c 	.word	0x2000000c

0800cffc <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cffc:	b480      	push	{r7}
 800cffe:	b083      	sub	sp, #12
 800d000:	af00      	add	r7, sp, #0
 800d002:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d006:	f383 8811 	msr	BASEPRI, r3
 800d00a:	f3bf 8f6f 	isb	sy
 800d00e:	f3bf 8f4f 	dsb	sy
 800d012:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d014:	4b0e      	ldr	r3, [pc, #56]	; (800d050 <vPortEnterCritical+0x54>)
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	3301      	adds	r3, #1
 800d01a:	4a0d      	ldr	r2, [pc, #52]	; (800d050 <vPortEnterCritical+0x54>)
 800d01c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d01e:	4b0c      	ldr	r3, [pc, #48]	; (800d050 <vPortEnterCritical+0x54>)
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	2b01      	cmp	r3, #1
 800d024:	d10e      	bne.n	800d044 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d026:	4b0b      	ldr	r3, [pc, #44]	; (800d054 <vPortEnterCritical+0x58>)
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	b2db      	uxtb	r3, r3
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d009      	beq.n	800d044 <vPortEnterCritical+0x48>
 800d030:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d034:	f383 8811 	msr	BASEPRI, r3
 800d038:	f3bf 8f6f 	isb	sy
 800d03c:	f3bf 8f4f 	dsb	sy
 800d040:	603b      	str	r3, [r7, #0]
 800d042:	e7fe      	b.n	800d042 <vPortEnterCritical+0x46>
	}
}
 800d044:	bf00      	nop
 800d046:	370c      	adds	r7, #12
 800d048:	46bd      	mov	sp, r7
 800d04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d04e:	4770      	bx	lr
 800d050:	2000000c 	.word	0x2000000c
 800d054:	e000ed04 	.word	0xe000ed04

0800d058 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d058:	b480      	push	{r7}
 800d05a:	b083      	sub	sp, #12
 800d05c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d05e:	4b11      	ldr	r3, [pc, #68]	; (800d0a4 <vPortExitCritical+0x4c>)
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	2b00      	cmp	r3, #0
 800d064:	d109      	bne.n	800d07a <vPortExitCritical+0x22>
 800d066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d06a:	f383 8811 	msr	BASEPRI, r3
 800d06e:	f3bf 8f6f 	isb	sy
 800d072:	f3bf 8f4f 	dsb	sy
 800d076:	607b      	str	r3, [r7, #4]
 800d078:	e7fe      	b.n	800d078 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800d07a:	4b0a      	ldr	r3, [pc, #40]	; (800d0a4 <vPortExitCritical+0x4c>)
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	3b01      	subs	r3, #1
 800d080:	4a08      	ldr	r2, [pc, #32]	; (800d0a4 <vPortExitCritical+0x4c>)
 800d082:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d084:	4b07      	ldr	r3, [pc, #28]	; (800d0a4 <vPortExitCritical+0x4c>)
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d104      	bne.n	800d096 <vPortExitCritical+0x3e>
 800d08c:	2300      	movs	r3, #0
 800d08e:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d090:	683b      	ldr	r3, [r7, #0]
 800d092:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800d096:	bf00      	nop
 800d098:	370c      	adds	r7, #12
 800d09a:	46bd      	mov	sp, r7
 800d09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a0:	4770      	bx	lr
 800d0a2:	bf00      	nop
 800d0a4:	2000000c 	.word	0x2000000c

0800d0a8 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d0a8:	f3ef 8009 	mrs	r0, PSP
 800d0ac:	f3bf 8f6f 	isb	sy
 800d0b0:	4b17      	ldr	r3, [pc, #92]	; (800d110 <pxCurrentTCBConst>)
 800d0b2:	681a      	ldr	r2, [r3, #0]
 800d0b4:	f01e 0f10 	tst.w	lr, #16
 800d0b8:	bf08      	it	eq
 800d0ba:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d0be:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0c2:	6010      	str	r0, [r2, #0]
 800d0c4:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d0c8:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d0cc:	f380 8811 	msr	BASEPRI, r0
 800d0d0:	f3bf 8f4f 	dsb	sy
 800d0d4:	f3bf 8f6f 	isb	sy
 800d0d8:	f004 f93c 	bl	8011354 <vTaskSwitchContext>
 800d0dc:	f04f 0000 	mov.w	r0, #0
 800d0e0:	f380 8811 	msr	BASEPRI, r0
 800d0e4:	bc09      	pop	{r0, r3}
 800d0e6:	6819      	ldr	r1, [r3, #0]
 800d0e8:	6808      	ldr	r0, [r1, #0]
 800d0ea:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0ee:	f01e 0f10 	tst.w	lr, #16
 800d0f2:	bf08      	it	eq
 800d0f4:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d0f8:	f380 8809 	msr	PSP, r0
 800d0fc:	f3bf 8f6f 	isb	sy
 800d100:	4770      	bx	lr
 800d102:	bf00      	nop
 800d104:	f3af 8000 	nop.w
 800d108:	f3af 8000 	nop.w
 800d10c:	f3af 8000 	nop.w

0800d110 <pxCurrentTCBConst>:
 800d110:	20001c50 	.word	0x20001c50
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d114:	bf00      	nop

0800d116 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d116:	b580      	push	{r7, lr}
 800d118:	b082      	sub	sp, #8
 800d11a:	af00      	add	r7, sp, #0
	__asm volatile
 800d11c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d120:	f383 8811 	msr	BASEPRI, r3
 800d124:	f3bf 8f6f 	isb	sy
 800d128:	f3bf 8f4f 	dsb	sy
 800d12c:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d12e:	f004 f831 	bl	8011194 <xTaskIncrementTick>
 800d132:	4603      	mov	r3, r0
 800d134:	2b00      	cmp	r3, #0
 800d136:	d003      	beq.n	800d140 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d138:	4b06      	ldr	r3, [pc, #24]	; (800d154 <SysTick_Handler+0x3e>)
 800d13a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d13e:	601a      	str	r2, [r3, #0]
 800d140:	2300      	movs	r3, #0
 800d142:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d144:	683b      	ldr	r3, [r7, #0]
 800d146:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800d14a:	bf00      	nop
 800d14c:	3708      	adds	r7, #8
 800d14e:	46bd      	mov	sp, r7
 800d150:	bd80      	pop	{r7, pc}
 800d152:	bf00      	nop
 800d154:	e000ed04 	.word	0xe000ed04

0800d158 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d158:	b480      	push	{r7}
 800d15a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d15c:	4b08      	ldr	r3, [pc, #32]	; (800d180 <vPortSetupTimerInterrupt+0x28>)
 800d15e:	2200      	movs	r2, #0
 800d160:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d162:	4b08      	ldr	r3, [pc, #32]	; (800d184 <vPortSetupTimerInterrupt+0x2c>)
 800d164:	2200      	movs	r2, #0
 800d166:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d168:	4b07      	ldr	r3, [pc, #28]	; (800d188 <vPortSetupTimerInterrupt+0x30>)
 800d16a:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 800d16e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d170:	4b03      	ldr	r3, [pc, #12]	; (800d180 <vPortSetupTimerInterrupt+0x28>)
 800d172:	2207      	movs	r2, #7
 800d174:	601a      	str	r2, [r3, #0]
}
 800d176:	bf00      	nop
 800d178:	46bd      	mov	sp, r7
 800d17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d17e:	4770      	bx	lr
 800d180:	e000e010 	.word	0xe000e010
 800d184:	e000e018 	.word	0xe000e018
 800d188:	e000e014 	.word	0xe000e014

0800d18c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d18c:	f8df 008c 	ldr.w	r0, [pc, #140]	; 800d21c <vPortValidateInterruptPriority+0x80>
 800d190:	6801      	ldr	r1, [r0, #0]
 800d192:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d196:	6001      	str	r1, [r0, #0]
 800d198:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d19a:	bf00      	nop

0800d19c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d19c:	b480      	push	{r7}
 800d19e:	b085      	sub	sp, #20
 800d1a0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d1a2:	f3ef 8305 	mrs	r3, IPSR
 800d1a6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	2b0f      	cmp	r3, #15
 800d1ac:	d913      	bls.n	800d1d6 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d1ae:	4a16      	ldr	r2, [pc, #88]	; (800d208 <vPortValidateInterruptPriority+0x6c>)
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	4413      	add	r3, r2
 800d1b4:	781b      	ldrb	r3, [r3, #0]
 800d1b6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d1b8:	4b14      	ldr	r3, [pc, #80]	; (800d20c <vPortValidateInterruptPriority+0x70>)
 800d1ba:	781b      	ldrb	r3, [r3, #0]
 800d1bc:	7afa      	ldrb	r2, [r7, #11]
 800d1be:	429a      	cmp	r2, r3
 800d1c0:	d209      	bcs.n	800d1d6 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800d1c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1c6:	f383 8811 	msr	BASEPRI, r3
 800d1ca:	f3bf 8f6f 	isb	sy
 800d1ce:	f3bf 8f4f 	dsb	sy
 800d1d2:	607b      	str	r3, [r7, #4]
 800d1d4:	e7fe      	b.n	800d1d4 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d1d6:	4b0e      	ldr	r3, [pc, #56]	; (800d210 <vPortValidateInterruptPriority+0x74>)
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d1de:	4b0d      	ldr	r3, [pc, #52]	; (800d214 <vPortValidateInterruptPriority+0x78>)
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	429a      	cmp	r2, r3
 800d1e4:	d909      	bls.n	800d1fa <vPortValidateInterruptPriority+0x5e>
 800d1e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1ea:	f383 8811 	msr	BASEPRI, r3
 800d1ee:	f3bf 8f6f 	isb	sy
 800d1f2:	f3bf 8f4f 	dsb	sy
 800d1f6:	603b      	str	r3, [r7, #0]
 800d1f8:	e7fe      	b.n	800d1f8 <vPortValidateInterruptPriority+0x5c>
	}
 800d1fa:	bf00      	nop
 800d1fc:	3714      	adds	r7, #20
 800d1fe:	46bd      	mov	sp, r7
 800d200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d204:	4770      	bx	lr
 800d206:	bf00      	nop
 800d208:	e000e3f0 	.word	0xe000e3f0
 800d20c:	20000040 	.word	0x20000040
 800d210:	e000ed0c 	.word	0xe000ed0c
 800d214:	20000044 	.word	0x20000044
 800d218:	e000ed08 	.word	0xe000ed08
 800d21c:	e000ed88 	.word	0xe000ed88

0800d220 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d220:	b580      	push	{r7, lr}
 800d222:	b084      	sub	sp, #16
 800d224:	af00      	add	r7, sp, #0
 800d226:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
 800d228:	2300      	movs	r3, #0
 800d22a:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	f003 0307 	and.w	r3, r3, #7
 800d232:	2b00      	cmp	r3, #0
 800d234:	d004      	beq.n	800d240 <pvPortMalloc+0x20>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	f023 0307 	bic.w	r3, r3, #7
 800d23c:	3308      	adds	r3, #8
 800d23e:	607b      	str	r3, [r7, #4]
		}
	}
	#endif

	vTaskSuspendAll();
 800d240:	f003 fe0a 	bl	8010e58 <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
 800d244:	4b16      	ldr	r3, [pc, #88]	; (800d2a0 <pvPortMalloc+0x80>)
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d105      	bne.n	800d258 <pvPortMalloc+0x38>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 800d24c:	4b15      	ldr	r3, [pc, #84]	; (800d2a4 <pvPortMalloc+0x84>)
 800d24e:	f023 0307 	bic.w	r3, r3, #7
 800d252:	461a      	mov	r2, r3
 800d254:	4b12      	ldr	r3, [pc, #72]	; (800d2a0 <pvPortMalloc+0x80>)
 800d256:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 800d258:	4b13      	ldr	r3, [pc, #76]	; (800d2a8 <pvPortMalloc+0x88>)
 800d25a:	681a      	ldr	r2, [r3, #0]
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	4413      	add	r3, r2
 800d260:	f641 32f7 	movw	r2, #7159	; 0x1bf7
 800d264:	4293      	cmp	r3, r2
 800d266:	d813      	bhi.n	800d290 <pvPortMalloc+0x70>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
 800d268:	4b0f      	ldr	r3, [pc, #60]	; (800d2a8 <pvPortMalloc+0x88>)
 800d26a:	681a      	ldr	r2, [r3, #0]
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	441a      	add	r2, r3
 800d270:	4b0d      	ldr	r3, [pc, #52]	; (800d2a8 <pvPortMalloc+0x88>)
 800d272:	681b      	ldr	r3, [r3, #0]
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 800d274:	429a      	cmp	r2, r3
 800d276:	d90b      	bls.n	800d290 <pvPortMalloc+0x70>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
 800d278:	4b09      	ldr	r3, [pc, #36]	; (800d2a0 <pvPortMalloc+0x80>)
 800d27a:	681a      	ldr	r2, [r3, #0]
 800d27c:	4b0a      	ldr	r3, [pc, #40]	; (800d2a8 <pvPortMalloc+0x88>)
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	4413      	add	r3, r2
 800d282:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
 800d284:	4b08      	ldr	r3, [pc, #32]	; (800d2a8 <pvPortMalloc+0x88>)
 800d286:	681a      	ldr	r2, [r3, #0]
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	4413      	add	r3, r2
 800d28c:	4a06      	ldr	r2, [pc, #24]	; (800d2a8 <pvPortMalloc+0x88>)
 800d28e:	6013      	str	r3, [r2, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d290:	f003 fdf0 	bl	8010e74 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 800d294:	68fb      	ldr	r3, [r7, #12]
}
 800d296:	4618      	mov	r0, r3
 800d298:	3710      	adds	r7, #16
 800d29a:	46bd      	mov	sp, r7
 800d29c:	bd80      	pop	{r7, pc}
 800d29e:	bf00      	nop
 800d2a0:	20001c4c 	.word	0x20001c4c
 800d2a4:	20000050 	.word	0x20000050
 800d2a8:	20001c48 	.word	0x20001c48

0800d2ac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d2ac:	b480      	push	{r7}
 800d2ae:	b085      	sub	sp, #20
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	6078      	str	r0, [r7, #4]
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d009      	beq.n	800d2ce <vPortFree+0x22>
 800d2ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2be:	f383 8811 	msr	BASEPRI, r3
 800d2c2:	f3bf 8f6f 	isb	sy
 800d2c6:	f3bf 8f4f 	dsb	sy
 800d2ca:	60fb      	str	r3, [r7, #12]
 800d2cc:	e7fe      	b.n	800d2cc <vPortFree+0x20>
}
 800d2ce:	bf00      	nop
 800d2d0:	3714      	adds	r7, #20
 800d2d2:	46bd      	mov	sp, r7
 800d2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d8:	4770      	bx	lr

0800d2da <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
 800d2da:	b480      	push	{r7}
 800d2dc:	af00      	add	r7, sp, #0
	/* Only required when static memory is not cleared. */
	xNextFreeByte = ( size_t ) 0;
 800d2de:	4b04      	ldr	r3, [pc, #16]	; (800d2f0 <vPortInitialiseBlocks+0x16>)
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	601a      	str	r2, [r3, #0]
}
 800d2e4:	bf00      	nop
 800d2e6:	46bd      	mov	sp, r7
 800d2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ec:	4770      	bx	lr
 800d2ee:	bf00      	nop
 800d2f0:	20001c48 	.word	0x20001c48

0800d2f4 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 800d2f4:	b480      	push	{r7}
 800d2f6:	af00      	add	r7, sp, #0
	return ( configADJUSTED_HEAP_SIZE - xNextFreeByte );
 800d2f8:	4b04      	ldr	r3, [pc, #16]	; (800d30c <xPortGetFreeHeapSize+0x18>)
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	f5c3 53df 	rsb	r3, r3, #7136	; 0x1be0
 800d300:	3318      	adds	r3, #24
}
 800d302:	4618      	mov	r0, r3
 800d304:	46bd      	mov	sp, r7
 800d306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d30a:	4770      	bx	lr
 800d30c:	20001c48 	.word	0x20001c48

0800d310 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d310:	b580      	push	{r7, lr}
 800d312:	b084      	sub	sp, #16
 800d314:	af00      	add	r7, sp, #0
 800d316:	6078      	str	r0, [r7, #4]
 800d318:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	2b00      	cmp	r3, #0
 800d322:	d109      	bne.n	800d338 <xQueueGenericReset+0x28>
 800d324:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d328:	f383 8811 	msr	BASEPRI, r3
 800d32c:	f3bf 8f6f 	isb	sy
 800d330:	f3bf 8f4f 	dsb	sy
 800d334:	60bb      	str	r3, [r7, #8]
 800d336:	e7fe      	b.n	800d336 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800d338:	f7ff fe60 	bl	800cffc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	681a      	ldr	r2, [r3, #0]
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d344:	68f9      	ldr	r1, [r7, #12]
 800d346:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d348:	fb01 f303 	mul.w	r3, r1, r3
 800d34c:	441a      	add	r2, r3
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	2200      	movs	r2, #0
 800d356:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	681a      	ldr	r2, [r3, #0]
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	681a      	ldr	r2, [r3, #0]
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d368:	3b01      	subs	r3, #1
 800d36a:	68f9      	ldr	r1, [r7, #12]
 800d36c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d36e:	fb01 f303 	mul.w	r3, r1, r3
 800d372:	441a      	add	r2, r3
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	22ff      	movs	r2, #255	; 0xff
 800d37c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	22ff      	movs	r2, #255	; 0xff
 800d384:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800d388:	683b      	ldr	r3, [r7, #0]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d114      	bne.n	800d3b8 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	691b      	ldr	r3, [r3, #16]
 800d392:	2b00      	cmp	r3, #0
 800d394:	d01a      	beq.n	800d3cc <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	3310      	adds	r3, #16
 800d39a:	4618      	mov	r0, r3
 800d39c:	f004 f912 	bl	80115c4 <xTaskRemoveFromEventList>
 800d3a0:	4603      	mov	r3, r0
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d012      	beq.n	800d3cc <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d3a6:	4b0d      	ldr	r3, [pc, #52]	; (800d3dc <xQueueGenericReset+0xcc>)
 800d3a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d3ac:	601a      	str	r2, [r3, #0]
 800d3ae:	f3bf 8f4f 	dsb	sy
 800d3b2:	f3bf 8f6f 	isb	sy
 800d3b6:	e009      	b.n	800d3cc <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	3310      	adds	r3, #16
 800d3bc:	4618      	mov	r0, r3
 800d3be:	f7ff fc1b 	bl	800cbf8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	3324      	adds	r3, #36	; 0x24
 800d3c6:	4618      	mov	r0, r3
 800d3c8:	f7ff fc16 	bl	800cbf8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d3cc:	f7ff fe44 	bl	800d058 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d3d0:	2301      	movs	r3, #1
}
 800d3d2:	4618      	mov	r0, r3
 800d3d4:	3710      	adds	r7, #16
 800d3d6:	46bd      	mov	sp, r7
 800d3d8:	bd80      	pop	{r7, pc}
 800d3da:	bf00      	nop
 800d3dc:	e000ed04 	.word	0xe000ed04

0800d3e0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d3e0:	b580      	push	{r7, lr}
 800d3e2:	b08a      	sub	sp, #40	; 0x28
 800d3e4:	af02      	add	r7, sp, #8
 800d3e6:	60f8      	str	r0, [r7, #12]
 800d3e8:	60b9      	str	r1, [r7, #8]
 800d3ea:	4613      	mov	r3, r2
 800d3ec:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d109      	bne.n	800d408 <xQueueGenericCreate+0x28>
 800d3f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3f8:	f383 8811 	msr	BASEPRI, r3
 800d3fc:	f3bf 8f6f 	isb	sy
 800d400:	f3bf 8f4f 	dsb	sy
 800d404:	613b      	str	r3, [r7, #16]
 800d406:	e7fe      	b.n	800d406 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800d408:	68bb      	ldr	r3, [r7, #8]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d102      	bne.n	800d414 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800d40e:	2300      	movs	r3, #0
 800d410:	61fb      	str	r3, [r7, #28]
 800d412:	e004      	b.n	800d41e <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	68ba      	ldr	r2, [r7, #8]
 800d418:	fb02 f303 	mul.w	r3, r2, r3
 800d41c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800d41e:	69fb      	ldr	r3, [r7, #28]
 800d420:	3350      	adds	r3, #80	; 0x50
 800d422:	4618      	mov	r0, r3
 800d424:	f7ff fefc 	bl	800d220 <pvPortMalloc>
 800d428:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d42a:	69bb      	ldr	r3, [r7, #24]
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d00e      	beq.n	800d44e <xQueueGenericCreate+0x6e>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800d430:	69bb      	ldr	r3, [r7, #24]
 800d432:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d434:	697b      	ldr	r3, [r7, #20]
 800d436:	3350      	adds	r3, #80	; 0x50
 800d438:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d43a:	79fa      	ldrb	r2, [r7, #7]
 800d43c:	69bb      	ldr	r3, [r7, #24]
 800d43e:	9300      	str	r3, [sp, #0]
 800d440:	4613      	mov	r3, r2
 800d442:	697a      	ldr	r2, [r7, #20]
 800d444:	68b9      	ldr	r1, [r7, #8]
 800d446:	68f8      	ldr	r0, [r7, #12]
 800d448:	f000 f822 	bl	800d490 <prvInitialiseNewQueue>
 800d44c:	e016      	b.n	800d47c <xQueueGenericCreate+0x9c>
		}
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
 800d44e:	f006 f864 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800d452:	4603      	mov	r3, r0
 800d454:	4618      	mov	r0, r3
 800d456:	f005 ffa6 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800d45a:	4603      	mov	r3, r0
 800d45c:	461a      	mov	r2, r3
 800d45e:	4b0a      	ldr	r3, [pc, #40]	; (800d488 <xQueueGenericCreate+0xa8>)
 800d460:	881b      	ldrh	r3, [r3, #0]
 800d462:	4013      	ands	r3, r2
 800d464:	b29b      	uxth	r3, r3
 800d466:	2b00      	cmp	r3, #0
 800d468:	d008      	beq.n	800d47c <xQueueGenericCreate+0x9c>
 800d46a:	79fb      	ldrb	r3, [r7, #7]
 800d46c:	4a07      	ldr	r2, [pc, #28]	; (800d48c <xQueueGenericCreate+0xac>)
 800d46e:	5cd3      	ldrb	r3, [r2, r3]
 800d470:	3340      	adds	r3, #64	; 0x40
 800d472:	b2db      	uxtb	r3, r3
 800d474:	2100      	movs	r1, #0
 800d476:	4618      	mov	r0, r3
 800d478:	f007 fa58 	bl	801492c <prvTraceStoreKernelCallWithNumericParamOnly>
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d47c:	69bb      	ldr	r3, [r7, #24]
	}
 800d47e:	4618      	mov	r0, r3
 800d480:	3720      	adds	r7, #32
 800d482:	46bd      	mov	sp, r7
 800d484:	bd80      	pop	{r7, pc}
 800d486:	bf00      	nop
 800d488:	2000001c 	.word	0x2000001c
 800d48c:	20000010 	.word	0x20000010

0800d490 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d490:	b5b0      	push	{r4, r5, r7, lr}
 800d492:	b084      	sub	sp, #16
 800d494:	af00      	add	r7, sp, #0
 800d496:	60f8      	str	r0, [r7, #12]
 800d498:	60b9      	str	r1, [r7, #8]
 800d49a:	607a      	str	r2, [r7, #4]
 800d49c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d49e:	68bb      	ldr	r3, [r7, #8]
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d103      	bne.n	800d4ac <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d4a4:	6a3b      	ldr	r3, [r7, #32]
 800d4a6:	6a3a      	ldr	r2, [r7, #32]
 800d4a8:	601a      	str	r2, [r3, #0]
 800d4aa:	e002      	b.n	800d4b2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d4ac:	6a3b      	ldr	r3, [r7, #32]
 800d4ae:	687a      	ldr	r2, [r7, #4]
 800d4b0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d4b2:	6a3b      	ldr	r3, [r7, #32]
 800d4b4:	68fa      	ldr	r2, [r7, #12]
 800d4b6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d4b8:	6a3b      	ldr	r3, [r7, #32]
 800d4ba:	68ba      	ldr	r2, [r7, #8]
 800d4bc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d4be:	2101      	movs	r1, #1
 800d4c0:	6a38      	ldr	r0, [r7, #32]
 800d4c2:	f7ff ff25 	bl	800d310 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d4c6:	6a3b      	ldr	r3, [r7, #32]
 800d4c8:	78fa      	ldrb	r2, [r7, #3]
 800d4ca:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
 800d4ce:	6a38      	ldr	r0, [r7, #32]
 800d4d0:	f005 ff50 	bl	8013374 <prvTraceGetQueueType>
 800d4d4:	4603      	mov	r3, r0
 800d4d6:	461a      	mov	r2, r3
 800d4d8:	4b34      	ldr	r3, [pc, #208]	; (800d5ac <prvInitialiseNewQueue+0x11c>)
 800d4da:	5c9b      	ldrb	r3, [r3, r2]
 800d4dc:	4618      	mov	r0, r3
 800d4de:	f007 fe61 	bl	80151a4 <prvTraceGetObjectHandle>
 800d4e2:	4603      	mov	r3, r0
 800d4e4:	b29b      	uxth	r3, r3
 800d4e6:	4619      	mov	r1, r3
 800d4e8:	6a38      	ldr	r0, [r7, #32]
 800d4ea:	f005 ffb1 	bl	8013450 <prvTraceSetQueueNumberLow16>
 800d4ee:	4b30      	ldr	r3, [pc, #192]	; (800d5b0 <prvInitialiseNewQueue+0x120>)
 800d4f0:	881b      	ldrh	r3, [r3, #0]
 800d4f2:	4619      	mov	r1, r3
 800d4f4:	6a38      	ldr	r0, [r7, #32]
 800d4f6:	f005 ffc1 	bl	801347c <prvTraceSetQueueNumberHigh16>
 800d4fa:	6a38      	ldr	r0, [r7, #32]
 800d4fc:	f005 ff3a 	bl	8013374 <prvTraceGetQueueType>
 800d500:	4603      	mov	r3, r0
 800d502:	461a      	mov	r2, r3
 800d504:	4b29      	ldr	r3, [pc, #164]	; (800d5ac <prvInitialiseNewQueue+0x11c>)
 800d506:	5c9c      	ldrb	r4, [r3, r2]
 800d508:	6a38      	ldr	r0, [r7, #32]
 800d50a:	f005 ff86 	bl	801341a <prvTraceGetQueueNumberLow16>
 800d50e:	4603      	mov	r3, r0
 800d510:	b2db      	uxtb	r3, r3
 800d512:	4619      	mov	r1, r3
 800d514:	4620      	mov	r0, r4
 800d516:	f007 ff43 	bl	80153a0 <prvMarkObjectAsUsed>
 800d51a:	f005 fffe 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800d51e:	4603      	mov	r3, r0
 800d520:	4618      	mov	r0, r3
 800d522:	f005 ff40 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800d526:	4603      	mov	r3, r0
 800d528:	461a      	mov	r2, r3
 800d52a:	4b22      	ldr	r3, [pc, #136]	; (800d5b4 <prvInitialiseNewQueue+0x124>)
 800d52c:	881b      	ldrh	r3, [r3, #0]
 800d52e:	4013      	ands	r3, r2
 800d530:	b29b      	uxth	r3, r3
 800d532:	2b00      	cmp	r3, #0
 800d534:	d025      	beq.n	800d582 <prvInitialiseNewQueue+0xf2>
 800d536:	6a38      	ldr	r0, [r7, #32]
 800d538:	f005 ff7c 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800d53c:	4603      	mov	r3, r0
 800d53e:	461a      	mov	r2, r3
 800d540:	4b1c      	ldr	r3, [pc, #112]	; (800d5b4 <prvInitialiseNewQueue+0x124>)
 800d542:	881b      	ldrh	r3, [r3, #0]
 800d544:	4013      	ands	r3, r2
 800d546:	b29b      	uxth	r3, r3
 800d548:	2b00      	cmp	r3, #0
 800d54a:	d01a      	beq.n	800d582 <prvInitialiseNewQueue+0xf2>
 800d54c:	6a38      	ldr	r0, [r7, #32]
 800d54e:	f005 ff11 	bl	8013374 <prvTraceGetQueueType>
 800d552:	4603      	mov	r3, r0
 800d554:	461a      	mov	r2, r3
 800d556:	4b15      	ldr	r3, [pc, #84]	; (800d5ac <prvInitialiseNewQueue+0x11c>)
 800d558:	5c9b      	ldrb	r3, [r3, r2]
 800d55a:	3318      	adds	r3, #24
 800d55c:	b2db      	uxtb	r3, r3
 800d55e:	461d      	mov	r5, r3
 800d560:	6a38      	ldr	r0, [r7, #32]
 800d562:	f005 ff07 	bl	8013374 <prvTraceGetQueueType>
 800d566:	4603      	mov	r3, r0
 800d568:	461a      	mov	r2, r3
 800d56a:	4b10      	ldr	r3, [pc, #64]	; (800d5ac <prvInitialiseNewQueue+0x11c>)
 800d56c:	5c9c      	ldrb	r4, [r3, r2]
 800d56e:	6a38      	ldr	r0, [r7, #32]
 800d570:	f005 ff53 	bl	801341a <prvTraceGetQueueNumberLow16>
 800d574:	4603      	mov	r3, r0
 800d576:	b2db      	uxtb	r3, r3
 800d578:	461a      	mov	r2, r3
 800d57a:	4621      	mov	r1, r4
 800d57c:	4628      	mov	r0, r5
 800d57e:	f007 f895 	bl	80146ac <prvTraceStoreKernelCall>
 800d582:	6a38      	ldr	r0, [r7, #32]
 800d584:	f005 fef6 	bl	8013374 <prvTraceGetQueueType>
 800d588:	4603      	mov	r3, r0
 800d58a:	461a      	mov	r2, r3
 800d58c:	4b07      	ldr	r3, [pc, #28]	; (800d5ac <prvInitialiseNewQueue+0x11c>)
 800d58e:	5c9c      	ldrb	r4, [r3, r2]
 800d590:	6a38      	ldr	r0, [r7, #32]
 800d592:	f005 ff42 	bl	801341a <prvTraceGetQueueNumberLow16>
 800d596:	4603      	mov	r3, r0
 800d598:	b2db      	uxtb	r3, r3
 800d59a:	2200      	movs	r2, #0
 800d59c:	4619      	mov	r1, r3
 800d59e:	4620      	mov	r0, r4
 800d5a0:	f007 fbcc 	bl	8014d3c <prvTraceSetObjectState>
}
 800d5a4:	bf00      	nop
 800d5a6:	3710      	adds	r7, #16
 800d5a8:	46bd      	mov	sp, r7
 800d5aa:	bdb0      	pop	{r4, r5, r7, pc}
 800d5ac:	20000010 	.word	0x20000010
 800d5b0:	2000001e 	.word	0x2000001e
 800d5b4:	2000001c 	.word	0x2000001c

0800d5b8 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800d5b8:	b580      	push	{r7, lr}
 800d5ba:	b082      	sub	sp, #8
 800d5bc:	af00      	add	r7, sp, #0
 800d5be:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d00e      	beq.n	800d5e4 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	2200      	movs	r2, #0
 800d5ca:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	2200      	movs	r2, #0
 800d5d0:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	2200      	movs	r2, #0
 800d5d6:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800d5d8:	2300      	movs	r3, #0
 800d5da:	2200      	movs	r2, #0
 800d5dc:	2100      	movs	r1, #0
 800d5de:	6878      	ldr	r0, [r7, #4]
 800d5e0:	f000 f81c 	bl	800d61c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800d5e4:	bf00      	nop
 800d5e6:	3708      	adds	r7, #8
 800d5e8:	46bd      	mov	sp, r7
 800d5ea:	bd80      	pop	{r7, pc}

0800d5ec <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800d5ec:	b580      	push	{r7, lr}
 800d5ee:	b086      	sub	sp, #24
 800d5f0:	af00      	add	r7, sp, #0
 800d5f2:	4603      	mov	r3, r0
 800d5f4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d5f6:	2301      	movs	r3, #1
 800d5f8:	617b      	str	r3, [r7, #20]
 800d5fa:	2300      	movs	r3, #0
 800d5fc:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800d5fe:	79fb      	ldrb	r3, [r7, #7]
 800d600:	461a      	mov	r2, r3
 800d602:	6939      	ldr	r1, [r7, #16]
 800d604:	6978      	ldr	r0, [r7, #20]
 800d606:	f7ff feeb 	bl	800d3e0 <xQueueGenericCreate>
 800d60a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d60c:	68f8      	ldr	r0, [r7, #12]
 800d60e:	f7ff ffd3 	bl	800d5b8 <prvInitialiseMutex>

		return xNewQueue;
 800d612:	68fb      	ldr	r3, [r7, #12]
	}
 800d614:	4618      	mov	r0, r3
 800d616:	3718      	adds	r7, #24
 800d618:	46bd      	mov	sp, r7
 800d61a:	bd80      	pop	{r7, pc}

0800d61c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d61c:	b5b0      	push	{r4, r5, r7, lr}
 800d61e:	b08e      	sub	sp, #56	; 0x38
 800d620:	af00      	add	r7, sp, #0
 800d622:	60f8      	str	r0, [r7, #12]
 800d624:	60b9      	str	r1, [r7, #8]
 800d626:	607a      	str	r2, [r7, #4]
 800d628:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d62a:	2300      	movs	r3, #0
 800d62c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d634:	2b00      	cmp	r3, #0
 800d636:	d109      	bne.n	800d64c <xQueueGenericSend+0x30>
 800d638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d63c:	f383 8811 	msr	BASEPRI, r3
 800d640:	f3bf 8f6f 	isb	sy
 800d644:	f3bf 8f4f 	dsb	sy
 800d648:	62bb      	str	r3, [r7, #40]	; 0x28
 800d64a:	e7fe      	b.n	800d64a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d64c:	68bb      	ldr	r3, [r7, #8]
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d103      	bne.n	800d65a <xQueueGenericSend+0x3e>
 800d652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d656:	2b00      	cmp	r3, #0
 800d658:	d101      	bne.n	800d65e <xQueueGenericSend+0x42>
 800d65a:	2301      	movs	r3, #1
 800d65c:	e000      	b.n	800d660 <xQueueGenericSend+0x44>
 800d65e:	2300      	movs	r3, #0
 800d660:	2b00      	cmp	r3, #0
 800d662:	d109      	bne.n	800d678 <xQueueGenericSend+0x5c>
 800d664:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d668:	f383 8811 	msr	BASEPRI, r3
 800d66c:	f3bf 8f6f 	isb	sy
 800d670:	f3bf 8f4f 	dsb	sy
 800d674:	627b      	str	r3, [r7, #36]	; 0x24
 800d676:	e7fe      	b.n	800d676 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d678:	683b      	ldr	r3, [r7, #0]
 800d67a:	2b02      	cmp	r3, #2
 800d67c:	d103      	bne.n	800d686 <xQueueGenericSend+0x6a>
 800d67e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d682:	2b01      	cmp	r3, #1
 800d684:	d101      	bne.n	800d68a <xQueueGenericSend+0x6e>
 800d686:	2301      	movs	r3, #1
 800d688:	e000      	b.n	800d68c <xQueueGenericSend+0x70>
 800d68a:	2300      	movs	r3, #0
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d109      	bne.n	800d6a4 <xQueueGenericSend+0x88>
 800d690:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d694:	f383 8811 	msr	BASEPRI, r3
 800d698:	f3bf 8f6f 	isb	sy
 800d69c:	f3bf 8f4f 	dsb	sy
 800d6a0:	623b      	str	r3, [r7, #32]
 800d6a2:	e7fe      	b.n	800d6a2 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d6a4:	f004 fae0 	bl	8011c68 <xTaskGetSchedulerState>
 800d6a8:	4603      	mov	r3, r0
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d102      	bne.n	800d6b4 <xQueueGenericSend+0x98>
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d101      	bne.n	800d6b8 <xQueueGenericSend+0x9c>
 800d6b4:	2301      	movs	r3, #1
 800d6b6:	e000      	b.n	800d6ba <xQueueGenericSend+0x9e>
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d109      	bne.n	800d6d2 <xQueueGenericSend+0xb6>
 800d6be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6c2:	f383 8811 	msr	BASEPRI, r3
 800d6c6:	f3bf 8f6f 	isb	sy
 800d6ca:	f3bf 8f4f 	dsb	sy
 800d6ce:	61fb      	str	r3, [r7, #28]
 800d6d0:	e7fe      	b.n	800d6d0 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d6d2:	f7ff fc93 	bl	800cffc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d6d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d6da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d6de:	429a      	cmp	r2, r3
 800d6e0:	d302      	bcc.n	800d6e8 <xQueueGenericSend+0xcc>
 800d6e2:	683b      	ldr	r3, [r7, #0]
 800d6e4:	2b02      	cmp	r3, #2
 800d6e6:	d17e      	bne.n	800d7e6 <xQueueGenericSend+0x1ca>
			{
				traceQUEUE_SEND( pxQueue );
 800d6e8:	f005 ff17 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800d6ec:	4603      	mov	r3, r0
 800d6ee:	4618      	mov	r0, r3
 800d6f0:	f005 fe59 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800d6f4:	4603      	mov	r3, r0
 800d6f6:	461a      	mov	r2, r3
 800d6f8:	4b9e      	ldr	r3, [pc, #632]	; (800d974 <xQueueGenericSend+0x358>)
 800d6fa:	881b      	ldrh	r3, [r3, #0]
 800d6fc:	4013      	ands	r3, r2
 800d6fe:	b29b      	uxth	r3, r3
 800d700:	2b00      	cmp	r3, #0
 800d702:	d025      	beq.n	800d750 <xQueueGenericSend+0x134>
 800d704:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d706:	f005 fe95 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800d70a:	4603      	mov	r3, r0
 800d70c:	461a      	mov	r2, r3
 800d70e:	4b99      	ldr	r3, [pc, #612]	; (800d974 <xQueueGenericSend+0x358>)
 800d710:	881b      	ldrh	r3, [r3, #0]
 800d712:	4013      	ands	r3, r2
 800d714:	b29b      	uxth	r3, r3
 800d716:	2b00      	cmp	r3, #0
 800d718:	d01a      	beq.n	800d750 <xQueueGenericSend+0x134>
 800d71a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d71c:	f005 fe2a 	bl	8013374 <prvTraceGetQueueType>
 800d720:	4603      	mov	r3, r0
 800d722:	461a      	mov	r2, r3
 800d724:	4b94      	ldr	r3, [pc, #592]	; (800d978 <xQueueGenericSend+0x35c>)
 800d726:	5c9b      	ldrb	r3, [r3, r2]
 800d728:	3320      	adds	r3, #32
 800d72a:	b2db      	uxtb	r3, r3
 800d72c:	461d      	mov	r5, r3
 800d72e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d730:	f005 fe20 	bl	8013374 <prvTraceGetQueueType>
 800d734:	4603      	mov	r3, r0
 800d736:	461a      	mov	r2, r3
 800d738:	4b8f      	ldr	r3, [pc, #572]	; (800d978 <xQueueGenericSend+0x35c>)
 800d73a:	5c9c      	ldrb	r4, [r3, r2]
 800d73c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d73e:	f005 fe6c 	bl	801341a <prvTraceGetQueueNumberLow16>
 800d742:	4603      	mov	r3, r0
 800d744:	b2db      	uxtb	r3, r3
 800d746:	461a      	mov	r2, r3
 800d748:	4621      	mov	r1, r4
 800d74a:	4628      	mov	r0, r5
 800d74c:	f006 ffae 	bl	80146ac <prvTraceStoreKernelCall>
 800d750:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d752:	f005 fe0f 	bl	8013374 <prvTraceGetQueueType>
 800d756:	4603      	mov	r3, r0
 800d758:	461a      	mov	r2, r3
 800d75a:	4b87      	ldr	r3, [pc, #540]	; (800d978 <xQueueGenericSend+0x35c>)
 800d75c:	5c9c      	ldrb	r4, [r3, r2]
 800d75e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d760:	f005 fe5b 	bl	801341a <prvTraceGetQueueNumberLow16>
 800d764:	4603      	mov	r3, r0
 800d766:	b2dd      	uxtb	r5, r3
 800d768:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d76a:	f005 fe03 	bl	8013374 <prvTraceGetQueueType>
 800d76e:	4603      	mov	r3, r0
 800d770:	461a      	mov	r2, r3
 800d772:	4b81      	ldr	r3, [pc, #516]	; (800d978 <xQueueGenericSend+0x35c>)
 800d774:	5c9b      	ldrb	r3, [r3, r2]
 800d776:	2b02      	cmp	r3, #2
 800d778:	d005      	beq.n	800d786 <xQueueGenericSend+0x16a>
 800d77a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d77c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d77e:	b2db      	uxtb	r3, r3
 800d780:	3301      	adds	r3, #1
 800d782:	b2db      	uxtb	r3, r3
 800d784:	e000      	b.n	800d788 <xQueueGenericSend+0x16c>
 800d786:	2300      	movs	r3, #0
 800d788:	461a      	mov	r2, r3
 800d78a:	4629      	mov	r1, r5
 800d78c:	4620      	mov	r0, r4
 800d78e:	f007 fad5 	bl	8014d3c <prvTraceSetObjectState>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d792:	683a      	ldr	r2, [r7, #0]
 800d794:	68b9      	ldr	r1, [r7, #8]
 800d796:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d798:	f001 fba7 	bl	800eeea <prvCopyDataToQueue>
 800d79c:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d79e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d010      	beq.n	800d7c8 <xQueueGenericSend+0x1ac>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d7a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7a8:	3324      	adds	r3, #36	; 0x24
 800d7aa:	4618      	mov	r0, r3
 800d7ac:	f003 ff0a 	bl	80115c4 <xTaskRemoveFromEventList>
 800d7b0:	4603      	mov	r3, r0
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d013      	beq.n	800d7de <xQueueGenericSend+0x1c2>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d7b6:	4b71      	ldr	r3, [pc, #452]	; (800d97c <xQueueGenericSend+0x360>)
 800d7b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d7bc:	601a      	str	r2, [r3, #0]
 800d7be:	f3bf 8f4f 	dsb	sy
 800d7c2:	f3bf 8f6f 	isb	sy
 800d7c6:	e00a      	b.n	800d7de <xQueueGenericSend+0x1c2>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d7c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d007      	beq.n	800d7de <xQueueGenericSend+0x1c2>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d7ce:	4b6b      	ldr	r3, [pc, #428]	; (800d97c <xQueueGenericSend+0x360>)
 800d7d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d7d4:	601a      	str	r2, [r3, #0]
 800d7d6:	f3bf 8f4f 	dsb	sy
 800d7da:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d7de:	f7ff fc3b 	bl	800d058 <vPortExitCritical>
				return pdPASS;
 800d7e2:	2301      	movs	r3, #1
 800d7e4:	e106      	b.n	800d9f4 <xQueueGenericSend+0x3d8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d137      	bne.n	800d85c <xQueueGenericSend+0x240>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d7ec:	f7ff fc34 	bl	800d058 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
 800d7f0:	f005 fe93 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800d7f4:	4603      	mov	r3, r0
 800d7f6:	4618      	mov	r0, r3
 800d7f8:	f005 fdd5 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800d7fc:	4603      	mov	r3, r0
 800d7fe:	461a      	mov	r2, r3
 800d800:	4b5c      	ldr	r3, [pc, #368]	; (800d974 <xQueueGenericSend+0x358>)
 800d802:	881b      	ldrh	r3, [r3, #0]
 800d804:	4013      	ands	r3, r2
 800d806:	b29b      	uxth	r3, r3
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d025      	beq.n	800d858 <xQueueGenericSend+0x23c>
 800d80c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d80e:	f005 fe11 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800d812:	4603      	mov	r3, r0
 800d814:	461a      	mov	r2, r3
 800d816:	4b57      	ldr	r3, [pc, #348]	; (800d974 <xQueueGenericSend+0x358>)
 800d818:	881b      	ldrh	r3, [r3, #0]
 800d81a:	4013      	ands	r3, r2
 800d81c:	b29b      	uxth	r3, r3
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d01a      	beq.n	800d858 <xQueueGenericSend+0x23c>
 800d822:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d824:	f005 fda6 	bl	8013374 <prvTraceGetQueueType>
 800d828:	4603      	mov	r3, r0
 800d82a:	461a      	mov	r2, r3
 800d82c:	4b52      	ldr	r3, [pc, #328]	; (800d978 <xQueueGenericSend+0x35c>)
 800d82e:	5c9b      	ldrb	r3, [r3, r2]
 800d830:	3348      	adds	r3, #72	; 0x48
 800d832:	b2db      	uxtb	r3, r3
 800d834:	461d      	mov	r5, r3
 800d836:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d838:	f005 fd9c 	bl	8013374 <prvTraceGetQueueType>
 800d83c:	4603      	mov	r3, r0
 800d83e:	461a      	mov	r2, r3
 800d840:	4b4d      	ldr	r3, [pc, #308]	; (800d978 <xQueueGenericSend+0x35c>)
 800d842:	5c9c      	ldrb	r4, [r3, r2]
 800d844:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d846:	f005 fde8 	bl	801341a <prvTraceGetQueueNumberLow16>
 800d84a:	4603      	mov	r3, r0
 800d84c:	b2db      	uxtb	r3, r3
 800d84e:	461a      	mov	r2, r3
 800d850:	4621      	mov	r1, r4
 800d852:	4628      	mov	r0, r5
 800d854:	f006 ff2a 	bl	80146ac <prvTraceStoreKernelCall>
					return errQUEUE_FULL;
 800d858:	2300      	movs	r3, #0
 800d85a:	e0cb      	b.n	800d9f4 <xQueueGenericSend+0x3d8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d85c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d106      	bne.n	800d870 <xQueueGenericSend+0x254>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d862:	f107 0314 	add.w	r3, r7, #20
 800d866:	4618      	mov	r0, r3
 800d868:	f003 ffbc 	bl	80117e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d86c:	2301      	movs	r3, #1
 800d86e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d870:	f7ff fbf2 	bl	800d058 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d874:	f003 faf0 	bl	8010e58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d878:	f7ff fbc0 	bl	800cffc <vPortEnterCritical>
 800d87c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d87e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d882:	b25b      	sxtb	r3, r3
 800d884:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d888:	d103      	bne.n	800d892 <xQueueGenericSend+0x276>
 800d88a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d88c:	2200      	movs	r2, #0
 800d88e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d894:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d898:	b25b      	sxtb	r3, r3
 800d89a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d89e:	d103      	bne.n	800d8a8 <xQueueGenericSend+0x28c>
 800d8a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8a2:	2200      	movs	r2, #0
 800d8a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d8a8:	f7ff fbd6 	bl	800d058 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d8ac:	1d3a      	adds	r2, r7, #4
 800d8ae:	f107 0314 	add.w	r3, r7, #20
 800d8b2:	4611      	mov	r1, r2
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	f003 ffab 	bl	8011810 <xTaskCheckForTimeOut>
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d15f      	bne.n	800d980 <xQueueGenericSend+0x364>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d8c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d8c2:	f001 fc2d 	bl	800f120 <prvIsQueueFull>
 800d8c6:	4603      	mov	r3, r0
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d04c      	beq.n	800d966 <xQueueGenericSend+0x34a>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
 800d8cc:	f005 fe25 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800d8d0:	4603      	mov	r3, r0
 800d8d2:	4618      	mov	r0, r3
 800d8d4:	f005 fd67 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800d8d8:	4603      	mov	r3, r0
 800d8da:	461a      	mov	r2, r3
 800d8dc:	4b25      	ldr	r3, [pc, #148]	; (800d974 <xQueueGenericSend+0x358>)
 800d8de:	881b      	ldrh	r3, [r3, #0]
 800d8e0:	4013      	ands	r3, r2
 800d8e2:	b29b      	uxth	r3, r3
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d025      	beq.n	800d934 <xQueueGenericSend+0x318>
 800d8e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d8ea:	f005 fda3 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800d8ee:	4603      	mov	r3, r0
 800d8f0:	461a      	mov	r2, r3
 800d8f2:	4b20      	ldr	r3, [pc, #128]	; (800d974 <xQueueGenericSend+0x358>)
 800d8f4:	881b      	ldrh	r3, [r3, #0]
 800d8f6:	4013      	ands	r3, r2
 800d8f8:	b29b      	uxth	r3, r3
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d01a      	beq.n	800d934 <xQueueGenericSend+0x318>
 800d8fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d900:	f005 fd38 	bl	8013374 <prvTraceGetQueueType>
 800d904:	4603      	mov	r3, r0
 800d906:	461a      	mov	r2, r3
 800d908:	4b1b      	ldr	r3, [pc, #108]	; (800d978 <xQueueGenericSend+0x35c>)
 800d90a:	5c9b      	ldrb	r3, [r3, r2]
 800d90c:	3370      	adds	r3, #112	; 0x70
 800d90e:	b2db      	uxtb	r3, r3
 800d910:	461d      	mov	r5, r3
 800d912:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d914:	f005 fd2e 	bl	8013374 <prvTraceGetQueueType>
 800d918:	4603      	mov	r3, r0
 800d91a:	461a      	mov	r2, r3
 800d91c:	4b16      	ldr	r3, [pc, #88]	; (800d978 <xQueueGenericSend+0x35c>)
 800d91e:	5c9c      	ldrb	r4, [r3, r2]
 800d920:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d922:	f005 fd7a 	bl	801341a <prvTraceGetQueueNumberLow16>
 800d926:	4603      	mov	r3, r0
 800d928:	b2db      	uxtb	r3, r3
 800d92a:	461a      	mov	r2, r3
 800d92c:	4621      	mov	r1, r4
 800d92e:	4628      	mov	r0, r5
 800d930:	f006 febc 	bl	80146ac <prvTraceStoreKernelCall>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d936:	3310      	adds	r3, #16
 800d938:	687a      	ldr	r2, [r7, #4]
 800d93a:	4611      	mov	r1, r2
 800d93c:	4618      	mov	r0, r3
 800d93e:	f003 fd7d 	bl	801143c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d942:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d944:	f001 fb61 	bl	800f00a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d948:	f003 fa94 	bl	8010e74 <xTaskResumeAll>
 800d94c:	4603      	mov	r3, r0
 800d94e:	2b00      	cmp	r3, #0
 800d950:	f47f aebf 	bne.w	800d6d2 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800d954:	4b09      	ldr	r3, [pc, #36]	; (800d97c <xQueueGenericSend+0x360>)
 800d956:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d95a:	601a      	str	r2, [r3, #0]
 800d95c:	f3bf 8f4f 	dsb	sy
 800d960:	f3bf 8f6f 	isb	sy
 800d964:	e6b5      	b.n	800d6d2 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d966:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d968:	f001 fb4f 	bl	800f00a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d96c:	f003 fa82 	bl	8010e74 <xTaskResumeAll>
 800d970:	e6af      	b.n	800d6d2 <xQueueGenericSend+0xb6>
 800d972:	bf00      	nop
 800d974:	2000001c 	.word	0x2000001c
 800d978:	20000010 	.word	0x20000010
 800d97c:	e000ed04 	.word	0xe000ed04
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d980:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d982:	f001 fb42 	bl	800f00a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d986:	f003 fa75 	bl	8010e74 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
 800d98a:	f005 fdc6 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800d98e:	4603      	mov	r3, r0
 800d990:	4618      	mov	r0, r3
 800d992:	f005 fd08 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800d996:	4603      	mov	r3, r0
 800d998:	461a      	mov	r2, r3
 800d99a:	4b18      	ldr	r3, [pc, #96]	; (800d9fc <xQueueGenericSend+0x3e0>)
 800d99c:	881b      	ldrh	r3, [r3, #0]
 800d99e:	4013      	ands	r3, r2
 800d9a0:	b29b      	uxth	r3, r3
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d025      	beq.n	800d9f2 <xQueueGenericSend+0x3d6>
 800d9a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d9a8:	f005 fd44 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800d9ac:	4603      	mov	r3, r0
 800d9ae:	461a      	mov	r2, r3
 800d9b0:	4b12      	ldr	r3, [pc, #72]	; (800d9fc <xQueueGenericSend+0x3e0>)
 800d9b2:	881b      	ldrh	r3, [r3, #0]
 800d9b4:	4013      	ands	r3, r2
 800d9b6:	b29b      	uxth	r3, r3
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d01a      	beq.n	800d9f2 <xQueueGenericSend+0x3d6>
 800d9bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d9be:	f005 fcd9 	bl	8013374 <prvTraceGetQueueType>
 800d9c2:	4603      	mov	r3, r0
 800d9c4:	461a      	mov	r2, r3
 800d9c6:	4b0e      	ldr	r3, [pc, #56]	; (800da00 <xQueueGenericSend+0x3e4>)
 800d9c8:	5c9b      	ldrb	r3, [r3, r2]
 800d9ca:	3348      	adds	r3, #72	; 0x48
 800d9cc:	b2db      	uxtb	r3, r3
 800d9ce:	461d      	mov	r5, r3
 800d9d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d9d2:	f005 fccf 	bl	8013374 <prvTraceGetQueueType>
 800d9d6:	4603      	mov	r3, r0
 800d9d8:	461a      	mov	r2, r3
 800d9da:	4b09      	ldr	r3, [pc, #36]	; (800da00 <xQueueGenericSend+0x3e4>)
 800d9dc:	5c9c      	ldrb	r4, [r3, r2]
 800d9de:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d9e0:	f005 fd1b 	bl	801341a <prvTraceGetQueueNumberLow16>
 800d9e4:	4603      	mov	r3, r0
 800d9e6:	b2db      	uxtb	r3, r3
 800d9e8:	461a      	mov	r2, r3
 800d9ea:	4621      	mov	r1, r4
 800d9ec:	4628      	mov	r0, r5
 800d9ee:	f006 fe5d 	bl	80146ac <prvTraceStoreKernelCall>
			return errQUEUE_FULL;
 800d9f2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d9f4:	4618      	mov	r0, r3
 800d9f6:	3738      	adds	r7, #56	; 0x38
 800d9f8:	46bd      	mov	sp, r7
 800d9fa:	bdb0      	pop	{r4, r5, r7, pc}
 800d9fc:	2000001c 	.word	0x2000001c
 800da00:	20000010 	.word	0x20000010

0800da04 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800da04:	b5b0      	push	{r4, r5, r7, lr}
 800da06:	b08e      	sub	sp, #56	; 0x38
 800da08:	af00      	add	r7, sp, #0
 800da0a:	60f8      	str	r0, [r7, #12]
 800da0c:	60b9      	str	r1, [r7, #8]
 800da0e:	607a      	str	r2, [r7, #4]
 800da10:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800da16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d109      	bne.n	800da30 <xQueueGenericSendFromISR+0x2c>
 800da1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da20:	f383 8811 	msr	BASEPRI, r3
 800da24:	f3bf 8f6f 	isb	sy
 800da28:	f3bf 8f4f 	dsb	sy
 800da2c:	627b      	str	r3, [r7, #36]	; 0x24
 800da2e:	e7fe      	b.n	800da2e <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800da30:	68bb      	ldr	r3, [r7, #8]
 800da32:	2b00      	cmp	r3, #0
 800da34:	d103      	bne.n	800da3e <xQueueGenericSendFromISR+0x3a>
 800da36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d101      	bne.n	800da42 <xQueueGenericSendFromISR+0x3e>
 800da3e:	2301      	movs	r3, #1
 800da40:	e000      	b.n	800da44 <xQueueGenericSendFromISR+0x40>
 800da42:	2300      	movs	r3, #0
 800da44:	2b00      	cmp	r3, #0
 800da46:	d109      	bne.n	800da5c <xQueueGenericSendFromISR+0x58>
 800da48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da4c:	f383 8811 	msr	BASEPRI, r3
 800da50:	f3bf 8f6f 	isb	sy
 800da54:	f3bf 8f4f 	dsb	sy
 800da58:	623b      	str	r3, [r7, #32]
 800da5a:	e7fe      	b.n	800da5a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800da5c:	683b      	ldr	r3, [r7, #0]
 800da5e:	2b02      	cmp	r3, #2
 800da60:	d103      	bne.n	800da6a <xQueueGenericSendFromISR+0x66>
 800da62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800da66:	2b01      	cmp	r3, #1
 800da68:	d101      	bne.n	800da6e <xQueueGenericSendFromISR+0x6a>
 800da6a:	2301      	movs	r3, #1
 800da6c:	e000      	b.n	800da70 <xQueueGenericSendFromISR+0x6c>
 800da6e:	2300      	movs	r3, #0
 800da70:	2b00      	cmp	r3, #0
 800da72:	d109      	bne.n	800da88 <xQueueGenericSendFromISR+0x84>
 800da74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da78:	f383 8811 	msr	BASEPRI, r3
 800da7c:	f3bf 8f6f 	isb	sy
 800da80:	f3bf 8f4f 	dsb	sy
 800da84:	61fb      	str	r3, [r7, #28]
 800da86:	e7fe      	b.n	800da86 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800da88:	f7ff fb88 	bl	800d19c <vPortValidateInterruptPriority>
	__asm volatile
 800da8c:	f3ef 8211 	mrs	r2, BASEPRI
 800da90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da94:	f383 8811 	msr	BASEPRI, r3
 800da98:	f3bf 8f6f 	isb	sy
 800da9c:	f3bf 8f4f 	dsb	sy
 800daa0:	61ba      	str	r2, [r7, #24]
 800daa2:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800daa4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800daa6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800daa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800daaa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800daac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800daae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dab0:	429a      	cmp	r2, r3
 800dab2:	d302      	bcc.n	800daba <xQueueGenericSendFromISR+0xb6>
 800dab4:	683b      	ldr	r3, [r7, #0]
 800dab6:	2b02      	cmp	r3, #2
 800dab8:	d167      	bne.n	800db8a <xQueueGenericSendFromISR+0x186>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800daba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dabc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dac0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 800dac4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dac6:	f005 fcb5 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800daca:	4603      	mov	r3, r0
 800dacc:	461a      	mov	r2, r3
 800dace:	4b48      	ldr	r3, [pc, #288]	; (800dbf0 <xQueueGenericSendFromISR+0x1ec>)
 800dad0:	881b      	ldrh	r3, [r3, #0]
 800dad2:	4013      	ands	r3, r2
 800dad4:	b29b      	uxth	r3, r3
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d01a      	beq.n	800db10 <xQueueGenericSendFromISR+0x10c>
 800dada:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dadc:	f005 fc4a 	bl	8013374 <prvTraceGetQueueType>
 800dae0:	4603      	mov	r3, r0
 800dae2:	461a      	mov	r2, r3
 800dae4:	4b43      	ldr	r3, [pc, #268]	; (800dbf4 <xQueueGenericSendFromISR+0x1f0>)
 800dae6:	5c9b      	ldrb	r3, [r3, r2]
 800dae8:	3330      	adds	r3, #48	; 0x30
 800daea:	b2db      	uxtb	r3, r3
 800daec:	461d      	mov	r5, r3
 800daee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800daf0:	f005 fc40 	bl	8013374 <prvTraceGetQueueType>
 800daf4:	4603      	mov	r3, r0
 800daf6:	461a      	mov	r2, r3
 800daf8:	4b3e      	ldr	r3, [pc, #248]	; (800dbf4 <xQueueGenericSendFromISR+0x1f0>)
 800dafa:	5c9c      	ldrb	r4, [r3, r2]
 800dafc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dafe:	f005 fc8c 	bl	801341a <prvTraceGetQueueNumberLow16>
 800db02:	4603      	mov	r3, r0
 800db04:	b2db      	uxtb	r3, r3
 800db06:	461a      	mov	r2, r3
 800db08:	4621      	mov	r1, r4
 800db0a:	4628      	mov	r0, r5
 800db0c:	f006 fdce 	bl	80146ac <prvTraceStoreKernelCall>
 800db10:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800db12:	f005 fc2f 	bl	8013374 <prvTraceGetQueueType>
 800db16:	4603      	mov	r3, r0
 800db18:	461a      	mov	r2, r3
 800db1a:	4b36      	ldr	r3, [pc, #216]	; (800dbf4 <xQueueGenericSendFromISR+0x1f0>)
 800db1c:	5c9c      	ldrb	r4, [r3, r2]
 800db1e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800db20:	f005 fc7b 	bl	801341a <prvTraceGetQueueNumberLow16>
 800db24:	4603      	mov	r3, r0
 800db26:	b2d9      	uxtb	r1, r3
 800db28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db2c:	b2db      	uxtb	r3, r3
 800db2e:	3301      	adds	r3, #1
 800db30:	b2db      	uxtb	r3, r3
 800db32:	461a      	mov	r2, r3
 800db34:	4620      	mov	r0, r4
 800db36:	f007 f901 	bl	8014d3c <prvTraceSetObjectState>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800db3a:	683a      	ldr	r2, [r7, #0]
 800db3c:	68b9      	ldr	r1, [r7, #8]
 800db3e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800db40:	f001 f9d3 	bl	800eeea <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800db44:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800db48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db4c:	d112      	bne.n	800db74 <xQueueGenericSendFromISR+0x170>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800db4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db52:	2b00      	cmp	r3, #0
 800db54:	d016      	beq.n	800db84 <xQueueGenericSendFromISR+0x180>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800db56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db58:	3324      	adds	r3, #36	; 0x24
 800db5a:	4618      	mov	r0, r3
 800db5c:	f003 fd32 	bl	80115c4 <xTaskRemoveFromEventList>
 800db60:	4603      	mov	r3, r0
 800db62:	2b00      	cmp	r3, #0
 800db64:	d00e      	beq.n	800db84 <xQueueGenericSendFromISR+0x180>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d00b      	beq.n	800db84 <xQueueGenericSendFromISR+0x180>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	2201      	movs	r2, #1
 800db70:	601a      	str	r2, [r3, #0]
 800db72:	e007      	b.n	800db84 <xQueueGenericSendFromISR+0x180>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800db74:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800db78:	3301      	adds	r3, #1
 800db7a:	b2db      	uxtb	r3, r3
 800db7c:	b25a      	sxtb	r2, r3
 800db7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800db84:	2301      	movs	r3, #1
 800db86:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800db88:	e027      	b.n	800dbda <xQueueGenericSendFromISR+0x1d6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 800db8a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800db8c:	f005 fc52 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800db90:	4603      	mov	r3, r0
 800db92:	461a      	mov	r2, r3
 800db94:	4b16      	ldr	r3, [pc, #88]	; (800dbf0 <xQueueGenericSendFromISR+0x1ec>)
 800db96:	881b      	ldrh	r3, [r3, #0]
 800db98:	4013      	ands	r3, r2
 800db9a:	b29b      	uxth	r3, r3
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d01a      	beq.n	800dbd6 <xQueueGenericSendFromISR+0x1d2>
 800dba0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dba2:	f005 fbe7 	bl	8013374 <prvTraceGetQueueType>
 800dba6:	4603      	mov	r3, r0
 800dba8:	461a      	mov	r2, r3
 800dbaa:	4b12      	ldr	r3, [pc, #72]	; (800dbf4 <xQueueGenericSendFromISR+0x1f0>)
 800dbac:	5c9b      	ldrb	r3, [r3, r2]
 800dbae:	3358      	adds	r3, #88	; 0x58
 800dbb0:	b2db      	uxtb	r3, r3
 800dbb2:	461d      	mov	r5, r3
 800dbb4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dbb6:	f005 fbdd 	bl	8013374 <prvTraceGetQueueType>
 800dbba:	4603      	mov	r3, r0
 800dbbc:	461a      	mov	r2, r3
 800dbbe:	4b0d      	ldr	r3, [pc, #52]	; (800dbf4 <xQueueGenericSendFromISR+0x1f0>)
 800dbc0:	5c9c      	ldrb	r4, [r3, r2]
 800dbc2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dbc4:	f005 fc29 	bl	801341a <prvTraceGetQueueNumberLow16>
 800dbc8:	4603      	mov	r3, r0
 800dbca:	b2db      	uxtb	r3, r3
 800dbcc:	461a      	mov	r2, r3
 800dbce:	4621      	mov	r1, r4
 800dbd0:	4628      	mov	r0, r5
 800dbd2:	f006 fd6b 	bl	80146ac <prvTraceStoreKernelCall>
			xReturn = errQUEUE_FULL;
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	637b      	str	r3, [r7, #52]	; 0x34
 800dbda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbdc:	613b      	str	r3, [r7, #16]
	__asm volatile
 800dbde:	693b      	ldr	r3, [r7, #16]
 800dbe0:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800dbe4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800dbe6:	4618      	mov	r0, r3
 800dbe8:	3738      	adds	r7, #56	; 0x38
 800dbea:	46bd      	mov	sp, r7
 800dbec:	bdb0      	pop	{r4, r5, r7, pc}
 800dbee:	bf00      	nop
 800dbf0:	2000001c 	.word	0x2000001c
 800dbf4:	20000010 	.word	0x20000010

0800dbf8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800dbf8:	b5b0      	push	{r4, r5, r7, lr}
 800dbfa:	b08e      	sub	sp, #56	; 0x38
 800dbfc:	af00      	add	r7, sp, #0
 800dbfe:	6078      	str	r0, [r7, #4]
 800dc00:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800dc06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d109      	bne.n	800dc20 <xQueueGiveFromISR+0x28>
	__asm volatile
 800dc0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc10:	f383 8811 	msr	BASEPRI, r3
 800dc14:	f3bf 8f6f 	isb	sy
 800dc18:	f3bf 8f4f 	dsb	sy
 800dc1c:	623b      	str	r3, [r7, #32]
 800dc1e:	e7fe      	b.n	800dc1e <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800dc20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d009      	beq.n	800dc3c <xQueueGiveFromISR+0x44>
 800dc28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc2c:	f383 8811 	msr	BASEPRI, r3
 800dc30:	f3bf 8f6f 	isb	sy
 800dc34:	f3bf 8f4f 	dsb	sy
 800dc38:	61fb      	str	r3, [r7, #28]
 800dc3a:	e7fe      	b.n	800dc3a <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800dc3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d103      	bne.n	800dc4c <xQueueGiveFromISR+0x54>
 800dc44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc46:	689b      	ldr	r3, [r3, #8]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d101      	bne.n	800dc50 <xQueueGiveFromISR+0x58>
 800dc4c:	2301      	movs	r3, #1
 800dc4e:	e000      	b.n	800dc52 <xQueueGiveFromISR+0x5a>
 800dc50:	2300      	movs	r3, #0
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d109      	bne.n	800dc6a <xQueueGiveFromISR+0x72>
 800dc56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc5a:	f383 8811 	msr	BASEPRI, r3
 800dc5e:	f3bf 8f6f 	isb	sy
 800dc62:	f3bf 8f4f 	dsb	sy
 800dc66:	61bb      	str	r3, [r7, #24]
 800dc68:	e7fe      	b.n	800dc68 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800dc6a:	f7ff fa97 	bl	800d19c <vPortValidateInterruptPriority>
	__asm volatile
 800dc6e:	f3ef 8211 	mrs	r2, BASEPRI
 800dc72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc76:	f383 8811 	msr	BASEPRI, r3
 800dc7a:	f3bf 8f6f 	isb	sy
 800dc7e:	f3bf 8f4f 	dsb	sy
 800dc82:	617a      	str	r2, [r7, #20]
 800dc84:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800dc86:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800dc88:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dc8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc8e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800dc90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dc94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc96:	429a      	cmp	r2, r3
 800dc98:	d966      	bls.n	800dd68 <xQueueGiveFromISR+0x170>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800dc9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc9c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dca0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 800dca4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dca6:	f005 fbc5 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800dcaa:	4603      	mov	r3, r0
 800dcac:	461a      	mov	r2, r3
 800dcae:	4b47      	ldr	r3, [pc, #284]	; (800ddcc <xQueueGiveFromISR+0x1d4>)
 800dcb0:	881b      	ldrh	r3, [r3, #0]
 800dcb2:	4013      	ands	r3, r2
 800dcb4:	b29b      	uxth	r3, r3
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d01a      	beq.n	800dcf0 <xQueueGiveFromISR+0xf8>
 800dcba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dcbc:	f005 fb5a 	bl	8013374 <prvTraceGetQueueType>
 800dcc0:	4603      	mov	r3, r0
 800dcc2:	461a      	mov	r2, r3
 800dcc4:	4b42      	ldr	r3, [pc, #264]	; (800ddd0 <xQueueGiveFromISR+0x1d8>)
 800dcc6:	5c9b      	ldrb	r3, [r3, r2]
 800dcc8:	3330      	adds	r3, #48	; 0x30
 800dcca:	b2db      	uxtb	r3, r3
 800dccc:	461d      	mov	r5, r3
 800dcce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dcd0:	f005 fb50 	bl	8013374 <prvTraceGetQueueType>
 800dcd4:	4603      	mov	r3, r0
 800dcd6:	461a      	mov	r2, r3
 800dcd8:	4b3d      	ldr	r3, [pc, #244]	; (800ddd0 <xQueueGiveFromISR+0x1d8>)
 800dcda:	5c9c      	ldrb	r4, [r3, r2]
 800dcdc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dcde:	f005 fb9c 	bl	801341a <prvTraceGetQueueNumberLow16>
 800dce2:	4603      	mov	r3, r0
 800dce4:	b2db      	uxtb	r3, r3
 800dce6:	461a      	mov	r2, r3
 800dce8:	4621      	mov	r1, r4
 800dcea:	4628      	mov	r0, r5
 800dcec:	f006 fcde 	bl	80146ac <prvTraceStoreKernelCall>
 800dcf0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dcf2:	f005 fb3f 	bl	8013374 <prvTraceGetQueueType>
 800dcf6:	4603      	mov	r3, r0
 800dcf8:	461a      	mov	r2, r3
 800dcfa:	4b35      	ldr	r3, [pc, #212]	; (800ddd0 <xQueueGiveFromISR+0x1d8>)
 800dcfc:	5c9c      	ldrb	r4, [r3, r2]
 800dcfe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dd00:	f005 fb8b 	bl	801341a <prvTraceGetQueueNumberLow16>
 800dd04:	4603      	mov	r3, r0
 800dd06:	b2d9      	uxtb	r1, r3
 800dd08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd0c:	b2db      	uxtb	r3, r3
 800dd0e:	3301      	adds	r3, #1
 800dd10:	b2db      	uxtb	r3, r3
 800dd12:	461a      	mov	r2, r3
 800dd14:	4620      	mov	r0, r4
 800dd16:	f007 f811 	bl	8014d3c <prvTraceSetObjectState>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800dd1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd1c:	1c5a      	adds	r2, r3, #1
 800dd1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd20:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800dd22:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800dd26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd2a:	d112      	bne.n	800dd52 <xQueueGiveFromISR+0x15a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dd2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d016      	beq.n	800dd62 <xQueueGiveFromISR+0x16a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dd34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd36:	3324      	adds	r3, #36	; 0x24
 800dd38:	4618      	mov	r0, r3
 800dd3a:	f003 fc43 	bl	80115c4 <xTaskRemoveFromEventList>
 800dd3e:	4603      	mov	r3, r0
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d00e      	beq.n	800dd62 <xQueueGiveFromISR+0x16a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800dd44:	683b      	ldr	r3, [r7, #0]
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d00b      	beq.n	800dd62 <xQueueGiveFromISR+0x16a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800dd4a:	683b      	ldr	r3, [r7, #0]
 800dd4c:	2201      	movs	r2, #1
 800dd4e:	601a      	str	r2, [r3, #0]
 800dd50:	e007      	b.n	800dd62 <xQueueGiveFromISR+0x16a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800dd52:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dd56:	3301      	adds	r3, #1
 800dd58:	b2db      	uxtb	r3, r3
 800dd5a:	b25a      	sxtb	r2, r3
 800dd5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800dd62:	2301      	movs	r3, #1
 800dd64:	637b      	str	r3, [r7, #52]	; 0x34
 800dd66:	e027      	b.n	800ddb8 <xQueueGiveFromISR+0x1c0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 800dd68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dd6a:	f005 fb63 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800dd6e:	4603      	mov	r3, r0
 800dd70:	461a      	mov	r2, r3
 800dd72:	4b16      	ldr	r3, [pc, #88]	; (800ddcc <xQueueGiveFromISR+0x1d4>)
 800dd74:	881b      	ldrh	r3, [r3, #0]
 800dd76:	4013      	ands	r3, r2
 800dd78:	b29b      	uxth	r3, r3
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d01a      	beq.n	800ddb4 <xQueueGiveFromISR+0x1bc>
 800dd7e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dd80:	f005 faf8 	bl	8013374 <prvTraceGetQueueType>
 800dd84:	4603      	mov	r3, r0
 800dd86:	461a      	mov	r2, r3
 800dd88:	4b11      	ldr	r3, [pc, #68]	; (800ddd0 <xQueueGiveFromISR+0x1d8>)
 800dd8a:	5c9b      	ldrb	r3, [r3, r2]
 800dd8c:	3358      	adds	r3, #88	; 0x58
 800dd8e:	b2db      	uxtb	r3, r3
 800dd90:	461d      	mov	r5, r3
 800dd92:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dd94:	f005 faee 	bl	8013374 <prvTraceGetQueueType>
 800dd98:	4603      	mov	r3, r0
 800dd9a:	461a      	mov	r2, r3
 800dd9c:	4b0c      	ldr	r3, [pc, #48]	; (800ddd0 <xQueueGiveFromISR+0x1d8>)
 800dd9e:	5c9c      	ldrb	r4, [r3, r2]
 800dda0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dda2:	f005 fb3a 	bl	801341a <prvTraceGetQueueNumberLow16>
 800dda6:	4603      	mov	r3, r0
 800dda8:	b2db      	uxtb	r3, r3
 800ddaa:	461a      	mov	r2, r3
 800ddac:	4621      	mov	r1, r4
 800ddae:	4628      	mov	r0, r5
 800ddb0:	f006 fc7c 	bl	80146ac <prvTraceStoreKernelCall>
			xReturn = errQUEUE_FULL;
 800ddb4:	2300      	movs	r3, #0
 800ddb6:	637b      	str	r3, [r7, #52]	; 0x34
 800ddb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddba:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ddc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ddc4:	4618      	mov	r0, r3
 800ddc6:	3738      	adds	r7, #56	; 0x38
 800ddc8:	46bd      	mov	sp, r7
 800ddca:	bdb0      	pop	{r4, r5, r7, pc}
 800ddcc:	2000001c 	.word	0x2000001c
 800ddd0:	20000010 	.word	0x20000010

0800ddd4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ddd4:	b5b0      	push	{r4, r5, r7, lr}
 800ddd6:	b08c      	sub	sp, #48	; 0x30
 800ddd8:	af00      	add	r7, sp, #0
 800ddda:	60f8      	str	r0, [r7, #12]
 800dddc:	60b9      	str	r1, [r7, #8]
 800ddde:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800dde0:	2300      	movs	r3, #0
 800dde2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800dde8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d109      	bne.n	800de02 <xQueueReceive+0x2e>
	__asm volatile
 800ddee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddf2:	f383 8811 	msr	BASEPRI, r3
 800ddf6:	f3bf 8f6f 	isb	sy
 800ddfa:	f3bf 8f4f 	dsb	sy
 800ddfe:	623b      	str	r3, [r7, #32]
 800de00:	e7fe      	b.n	800de00 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800de02:	68bb      	ldr	r3, [r7, #8]
 800de04:	2b00      	cmp	r3, #0
 800de06:	d103      	bne.n	800de10 <xQueueReceive+0x3c>
 800de08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d101      	bne.n	800de14 <xQueueReceive+0x40>
 800de10:	2301      	movs	r3, #1
 800de12:	e000      	b.n	800de16 <xQueueReceive+0x42>
 800de14:	2300      	movs	r3, #0
 800de16:	2b00      	cmp	r3, #0
 800de18:	d109      	bne.n	800de2e <xQueueReceive+0x5a>
 800de1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de1e:	f383 8811 	msr	BASEPRI, r3
 800de22:	f3bf 8f6f 	isb	sy
 800de26:	f3bf 8f4f 	dsb	sy
 800de2a:	61fb      	str	r3, [r7, #28]
 800de2c:	e7fe      	b.n	800de2c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800de2e:	f003 ff1b 	bl	8011c68 <xTaskGetSchedulerState>
 800de32:	4603      	mov	r3, r0
 800de34:	2b00      	cmp	r3, #0
 800de36:	d102      	bne.n	800de3e <xQueueReceive+0x6a>
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d101      	bne.n	800de42 <xQueueReceive+0x6e>
 800de3e:	2301      	movs	r3, #1
 800de40:	e000      	b.n	800de44 <xQueueReceive+0x70>
 800de42:	2300      	movs	r3, #0
 800de44:	2b00      	cmp	r3, #0
 800de46:	d109      	bne.n	800de5c <xQueueReceive+0x88>
 800de48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de4c:	f383 8811 	msr	BASEPRI, r3
 800de50:	f3bf 8f6f 	isb	sy
 800de54:	f3bf 8f4f 	dsb	sy
 800de58:	61bb      	str	r3, [r7, #24]
 800de5a:	e7fe      	b.n	800de5a <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800de5c:	f7ff f8ce 	bl	800cffc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800de60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de64:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800de66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d07b      	beq.n	800df64 <xQueueReceive+0x190>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800de6c:	68b9      	ldr	r1, [r7, #8]
 800de6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800de70:	f001 f8a5 	bl	800efbe <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
 800de74:	f005 fb51 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800de78:	4603      	mov	r3, r0
 800de7a:	4618      	mov	r0, r3
 800de7c:	f005 fa93 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800de80:	4603      	mov	r3, r0
 800de82:	461a      	mov	r2, r3
 800de84:	4bac      	ldr	r3, [pc, #688]	; (800e138 <xQueueReceive+0x364>)
 800de86:	881b      	ldrh	r3, [r3, #0]
 800de88:	4013      	ands	r3, r2
 800de8a:	b29b      	uxth	r3, r3
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d025      	beq.n	800dedc <xQueueReceive+0x108>
 800de90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800de92:	f005 facf 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800de96:	4603      	mov	r3, r0
 800de98:	461a      	mov	r2, r3
 800de9a:	4ba7      	ldr	r3, [pc, #668]	; (800e138 <xQueueReceive+0x364>)
 800de9c:	881b      	ldrh	r3, [r3, #0]
 800de9e:	4013      	ands	r3, r2
 800dea0:	b29b      	uxth	r3, r3
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d01a      	beq.n	800dedc <xQueueReceive+0x108>
 800dea6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dea8:	f005 fa64 	bl	8013374 <prvTraceGetQueueType>
 800deac:	4603      	mov	r3, r0
 800deae:	461a      	mov	r2, r3
 800deb0:	4ba2      	ldr	r3, [pc, #648]	; (800e13c <xQueueReceive+0x368>)
 800deb2:	5c9b      	ldrb	r3, [r3, r2]
 800deb4:	3328      	adds	r3, #40	; 0x28
 800deb6:	b2db      	uxtb	r3, r3
 800deb8:	461d      	mov	r5, r3
 800deba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800debc:	f005 fa5a 	bl	8013374 <prvTraceGetQueueType>
 800dec0:	4603      	mov	r3, r0
 800dec2:	461a      	mov	r2, r3
 800dec4:	4b9d      	ldr	r3, [pc, #628]	; (800e13c <xQueueReceive+0x368>)
 800dec6:	5c9c      	ldrb	r4, [r3, r2]
 800dec8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800deca:	f005 faa6 	bl	801341a <prvTraceGetQueueNumberLow16>
 800dece:	4603      	mov	r3, r0
 800ded0:	b2db      	uxtb	r3, r3
 800ded2:	461a      	mov	r2, r3
 800ded4:	4621      	mov	r1, r4
 800ded6:	4628      	mov	r0, r5
 800ded8:	f006 fbe8 	bl	80146ac <prvTraceStoreKernelCall>
 800dedc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dede:	f005 fa49 	bl	8013374 <prvTraceGetQueueType>
 800dee2:	4603      	mov	r3, r0
 800dee4:	461a      	mov	r2, r3
 800dee6:	4b95      	ldr	r3, [pc, #596]	; (800e13c <xQueueReceive+0x368>)
 800dee8:	5c9c      	ldrb	r4, [r3, r2]
 800deea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800deec:	f005 fa95 	bl	801341a <prvTraceGetQueueNumberLow16>
 800def0:	4603      	mov	r3, r0
 800def2:	b2dd      	uxtb	r5, r3
 800def4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800def6:	f005 fa3d 	bl	8013374 <prvTraceGetQueueType>
 800defa:	4603      	mov	r3, r0
 800defc:	461a      	mov	r2, r3
 800defe:	4b8f      	ldr	r3, [pc, #572]	; (800e13c <xQueueReceive+0x368>)
 800df00:	5c9b      	ldrb	r3, [r3, r2]
 800df02:	2b02      	cmp	r3, #2
 800df04:	d108      	bne.n	800df18 <xQueueReceive+0x144>
 800df06:	f005 fb08 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800df0a:	4603      	mov	r3, r0
 800df0c:	4618      	mov	r0, r3
 800df0e:	f005 fa3d 	bl	801338c <prvTraceGetTaskNumberLow16>
 800df12:	4603      	mov	r3, r0
 800df14:	b2db      	uxtb	r3, r3
 800df16:	e004      	b.n	800df22 <xQueueReceive+0x14e>
 800df18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df1c:	b2db      	uxtb	r3, r3
 800df1e:	3b01      	subs	r3, #1
 800df20:	b2db      	uxtb	r3, r3
 800df22:	461a      	mov	r2, r3
 800df24:	4629      	mov	r1, r5
 800df26:	4620      	mov	r0, r4
 800df28:	f006 ff08 	bl	8014d3c <prvTraceSetObjectState>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800df2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df2e:	1e5a      	subs	r2, r3, #1
 800df30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df32:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800df34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df36:	691b      	ldr	r3, [r3, #16]
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d00f      	beq.n	800df5c <xQueueReceive+0x188>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800df3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df3e:	3310      	adds	r3, #16
 800df40:	4618      	mov	r0, r3
 800df42:	f003 fb3f 	bl	80115c4 <xTaskRemoveFromEventList>
 800df46:	4603      	mov	r3, r0
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d007      	beq.n	800df5c <xQueueReceive+0x188>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800df4c:	4b7c      	ldr	r3, [pc, #496]	; (800e140 <xQueueReceive+0x36c>)
 800df4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800df52:	601a      	str	r2, [r3, #0]
 800df54:	f3bf 8f4f 	dsb	sy
 800df58:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800df5c:	f7ff f87c 	bl	800d058 <vPortExitCritical>
				return pdPASS;
 800df60:	2301      	movs	r3, #1
 800df62:	e130      	b.n	800e1c6 <xQueueReceive+0x3f2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	2b00      	cmp	r3, #0
 800df68:	d137      	bne.n	800dfda <xQueueReceive+0x206>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800df6a:	f7ff f875 	bl	800d058 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 800df6e:	f005 fad4 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800df72:	4603      	mov	r3, r0
 800df74:	4618      	mov	r0, r3
 800df76:	f005 fa16 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800df7a:	4603      	mov	r3, r0
 800df7c:	461a      	mov	r2, r3
 800df7e:	4b6e      	ldr	r3, [pc, #440]	; (800e138 <xQueueReceive+0x364>)
 800df80:	881b      	ldrh	r3, [r3, #0]
 800df82:	4013      	ands	r3, r2
 800df84:	b29b      	uxth	r3, r3
 800df86:	2b00      	cmp	r3, #0
 800df88:	d025      	beq.n	800dfd6 <xQueueReceive+0x202>
 800df8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800df8c:	f005 fa52 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800df90:	4603      	mov	r3, r0
 800df92:	461a      	mov	r2, r3
 800df94:	4b68      	ldr	r3, [pc, #416]	; (800e138 <xQueueReceive+0x364>)
 800df96:	881b      	ldrh	r3, [r3, #0]
 800df98:	4013      	ands	r3, r2
 800df9a:	b29b      	uxth	r3, r3
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d01a      	beq.n	800dfd6 <xQueueReceive+0x202>
 800dfa0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dfa2:	f005 f9e7 	bl	8013374 <prvTraceGetQueueType>
 800dfa6:	4603      	mov	r3, r0
 800dfa8:	461a      	mov	r2, r3
 800dfaa:	4b64      	ldr	r3, [pc, #400]	; (800e13c <xQueueReceive+0x368>)
 800dfac:	5c9b      	ldrb	r3, [r3, r2]
 800dfae:	3350      	adds	r3, #80	; 0x50
 800dfb0:	b2db      	uxtb	r3, r3
 800dfb2:	461d      	mov	r5, r3
 800dfb4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dfb6:	f005 f9dd 	bl	8013374 <prvTraceGetQueueType>
 800dfba:	4603      	mov	r3, r0
 800dfbc:	461a      	mov	r2, r3
 800dfbe:	4b5f      	ldr	r3, [pc, #380]	; (800e13c <xQueueReceive+0x368>)
 800dfc0:	5c9c      	ldrb	r4, [r3, r2]
 800dfc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dfc4:	f005 fa29 	bl	801341a <prvTraceGetQueueNumberLow16>
 800dfc8:	4603      	mov	r3, r0
 800dfca:	b2db      	uxtb	r3, r3
 800dfcc:	461a      	mov	r2, r3
 800dfce:	4621      	mov	r1, r4
 800dfd0:	4628      	mov	r0, r5
 800dfd2:	f006 fb6b 	bl	80146ac <prvTraceStoreKernelCall>
					return errQUEUE_EMPTY;
 800dfd6:	2300      	movs	r3, #0
 800dfd8:	e0f5      	b.n	800e1c6 <xQueueReceive+0x3f2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800dfda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d106      	bne.n	800dfee <xQueueReceive+0x21a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800dfe0:	f107 0310 	add.w	r3, r7, #16
 800dfe4:	4618      	mov	r0, r3
 800dfe6:	f003 fbfd 	bl	80117e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dfea:	2301      	movs	r3, #1
 800dfec:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800dfee:	f7ff f833 	bl	800d058 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800dff2:	f002 ff31 	bl	8010e58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800dff6:	f7ff f801 	bl	800cffc <vPortEnterCritical>
 800dffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dffc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e000:	b25b      	sxtb	r3, r3
 800e002:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e006:	d103      	bne.n	800e010 <xQueueReceive+0x23c>
 800e008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e00a:	2200      	movs	r2, #0
 800e00c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e012:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e016:	b25b      	sxtb	r3, r3
 800e018:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e01c:	d103      	bne.n	800e026 <xQueueReceive+0x252>
 800e01e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e020:	2200      	movs	r2, #0
 800e022:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e026:	f7ff f817 	bl	800d058 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e02a:	1d3a      	adds	r2, r7, #4
 800e02c:	f107 0310 	add.w	r3, r7, #16
 800e030:	4611      	mov	r1, r2
 800e032:	4618      	mov	r0, r3
 800e034:	f003 fbec 	bl	8011810 <xTaskCheckForTimeOut>
 800e038:	4603      	mov	r3, r0
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	f040 8082 	bne.w	800e144 <xQueueReceive+0x370>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e040:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e042:	f001 f834 	bl	800f0ae <prvIsQueueEmpty>
 800e046:	4603      	mov	r3, r0
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d06e      	beq.n	800e12a <xQueueReceive+0x356>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
 800e04c:	f005 fa65 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800e050:	4603      	mov	r3, r0
 800e052:	4618      	mov	r0, r3
 800e054:	f005 f9a7 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800e058:	4603      	mov	r3, r0
 800e05a:	461a      	mov	r2, r3
 800e05c:	4b36      	ldr	r3, [pc, #216]	; (800e138 <xQueueReceive+0x364>)
 800e05e:	881b      	ldrh	r3, [r3, #0]
 800e060:	4013      	ands	r3, r2
 800e062:	b29b      	uxth	r3, r3
 800e064:	2b00      	cmp	r3, #0
 800e066:	d025      	beq.n	800e0b4 <xQueueReceive+0x2e0>
 800e068:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e06a:	f005 f9e3 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800e06e:	4603      	mov	r3, r0
 800e070:	461a      	mov	r2, r3
 800e072:	4b31      	ldr	r3, [pc, #196]	; (800e138 <xQueueReceive+0x364>)
 800e074:	881b      	ldrh	r3, [r3, #0]
 800e076:	4013      	ands	r3, r2
 800e078:	b29b      	uxth	r3, r3
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d01a      	beq.n	800e0b4 <xQueueReceive+0x2e0>
 800e07e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e080:	f005 f978 	bl	8013374 <prvTraceGetQueueType>
 800e084:	4603      	mov	r3, r0
 800e086:	461a      	mov	r2, r3
 800e088:	4b2c      	ldr	r3, [pc, #176]	; (800e13c <xQueueReceive+0x368>)
 800e08a:	5c9b      	ldrb	r3, [r3, r2]
 800e08c:	3368      	adds	r3, #104	; 0x68
 800e08e:	b2db      	uxtb	r3, r3
 800e090:	461d      	mov	r5, r3
 800e092:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e094:	f005 f96e 	bl	8013374 <prvTraceGetQueueType>
 800e098:	4603      	mov	r3, r0
 800e09a:	461a      	mov	r2, r3
 800e09c:	4b27      	ldr	r3, [pc, #156]	; (800e13c <xQueueReceive+0x368>)
 800e09e:	5c9c      	ldrb	r4, [r3, r2]
 800e0a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e0a2:	f005 f9ba 	bl	801341a <prvTraceGetQueueNumberLow16>
 800e0a6:	4603      	mov	r3, r0
 800e0a8:	b2db      	uxtb	r3, r3
 800e0aa:	461a      	mov	r2, r3
 800e0ac:	4621      	mov	r1, r4
 800e0ae:	4628      	mov	r0, r5
 800e0b0:	f006 fafc 	bl	80146ac <prvTraceStoreKernelCall>
 800e0b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e0b6:	f005 f95d 	bl	8013374 <prvTraceGetQueueType>
 800e0ba:	4603      	mov	r3, r0
 800e0bc:	461a      	mov	r2, r3
 800e0be:	4b1f      	ldr	r3, [pc, #124]	; (800e13c <xQueueReceive+0x368>)
 800e0c0:	5c9b      	ldrb	r3, [r3, r2]
 800e0c2:	2b02      	cmp	r3, #2
 800e0c4:	d018      	beq.n	800e0f8 <xQueueReceive+0x324>
 800e0c6:	f005 fa28 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800e0ca:	4603      	mov	r3, r0
 800e0cc:	4618      	mov	r0, r3
 800e0ce:	f005 f96a 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800e0d2:	4603      	mov	r3, r0
 800e0d4:	461a      	mov	r2, r3
 800e0d6:	4b18      	ldr	r3, [pc, #96]	; (800e138 <xQueueReceive+0x364>)
 800e0d8:	881b      	ldrh	r3, [r3, #0]
 800e0da:	4013      	ands	r3, r2
 800e0dc:	b29b      	uxth	r3, r3
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d00a      	beq.n	800e0f8 <xQueueReceive+0x324>
 800e0e2:	f005 fa1a 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800e0e6:	4603      	mov	r3, r0
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	f005 f94f 	bl	801338c <prvTraceGetTaskNumberLow16>
 800e0ee:	4603      	mov	r3, r0
 800e0f0:	b2db      	uxtb	r3, r3
 800e0f2:	4618      	mov	r0, r3
 800e0f4:	f006 fe9a 	bl	8014e2c <prvTraceSetTaskInstanceFinished>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e0f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0fa:	3324      	adds	r3, #36	; 0x24
 800e0fc:	687a      	ldr	r2, [r7, #4]
 800e0fe:	4611      	mov	r1, r2
 800e100:	4618      	mov	r0, r3
 800e102:	f003 f99b 	bl	801143c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e106:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e108:	f000 ff7f 	bl	800f00a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e10c:	f002 feb2 	bl	8010e74 <xTaskResumeAll>
 800e110:	4603      	mov	r3, r0
 800e112:	2b00      	cmp	r3, #0
 800e114:	f47f aea2 	bne.w	800de5c <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800e118:	4b09      	ldr	r3, [pc, #36]	; (800e140 <xQueueReceive+0x36c>)
 800e11a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e11e:	601a      	str	r2, [r3, #0]
 800e120:	f3bf 8f4f 	dsb	sy
 800e124:	f3bf 8f6f 	isb	sy
 800e128:	e698      	b.n	800de5c <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e12a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e12c:	f000 ff6d 	bl	800f00a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e130:	f002 fea0 	bl	8010e74 <xTaskResumeAll>
 800e134:	e692      	b.n	800de5c <xQueueReceive+0x88>
 800e136:	bf00      	nop
 800e138:	2000001c 	.word	0x2000001c
 800e13c:	20000010 	.word	0x20000010
 800e140:	e000ed04 	.word	0xe000ed04
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e144:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e146:	f000 ff60 	bl	800f00a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e14a:	f002 fe93 	bl	8010e74 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e14e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e150:	f000 ffad 	bl	800f0ae <prvIsQueueEmpty>
 800e154:	4603      	mov	r3, r0
 800e156:	2b00      	cmp	r3, #0
 800e158:	f43f ae80 	beq.w	800de5c <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 800e15c:	f005 f9dd 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800e160:	4603      	mov	r3, r0
 800e162:	4618      	mov	r0, r3
 800e164:	f005 f91f 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800e168:	4603      	mov	r3, r0
 800e16a:	461a      	mov	r2, r3
 800e16c:	4b18      	ldr	r3, [pc, #96]	; (800e1d0 <xQueueReceive+0x3fc>)
 800e16e:	881b      	ldrh	r3, [r3, #0]
 800e170:	4013      	ands	r3, r2
 800e172:	b29b      	uxth	r3, r3
 800e174:	2b00      	cmp	r3, #0
 800e176:	d025      	beq.n	800e1c4 <xQueueReceive+0x3f0>
 800e178:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e17a:	f005 f95b 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800e17e:	4603      	mov	r3, r0
 800e180:	461a      	mov	r2, r3
 800e182:	4b13      	ldr	r3, [pc, #76]	; (800e1d0 <xQueueReceive+0x3fc>)
 800e184:	881b      	ldrh	r3, [r3, #0]
 800e186:	4013      	ands	r3, r2
 800e188:	b29b      	uxth	r3, r3
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d01a      	beq.n	800e1c4 <xQueueReceive+0x3f0>
 800e18e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e190:	f005 f8f0 	bl	8013374 <prvTraceGetQueueType>
 800e194:	4603      	mov	r3, r0
 800e196:	461a      	mov	r2, r3
 800e198:	4b0e      	ldr	r3, [pc, #56]	; (800e1d4 <xQueueReceive+0x400>)
 800e19a:	5c9b      	ldrb	r3, [r3, r2]
 800e19c:	3350      	adds	r3, #80	; 0x50
 800e19e:	b2db      	uxtb	r3, r3
 800e1a0:	461d      	mov	r5, r3
 800e1a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e1a4:	f005 f8e6 	bl	8013374 <prvTraceGetQueueType>
 800e1a8:	4603      	mov	r3, r0
 800e1aa:	461a      	mov	r2, r3
 800e1ac:	4b09      	ldr	r3, [pc, #36]	; (800e1d4 <xQueueReceive+0x400>)
 800e1ae:	5c9c      	ldrb	r4, [r3, r2]
 800e1b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e1b2:	f005 f932 	bl	801341a <prvTraceGetQueueNumberLow16>
 800e1b6:	4603      	mov	r3, r0
 800e1b8:	b2db      	uxtb	r3, r3
 800e1ba:	461a      	mov	r2, r3
 800e1bc:	4621      	mov	r1, r4
 800e1be:	4628      	mov	r0, r5
 800e1c0:	f006 fa74 	bl	80146ac <prvTraceStoreKernelCall>
				return errQUEUE_EMPTY;
 800e1c4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	3730      	adds	r7, #48	; 0x30
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	bdb0      	pop	{r4, r5, r7, pc}
 800e1ce:	bf00      	nop
 800e1d0:	2000001c 	.word	0x2000001c
 800e1d4:	20000010 	.word	0x20000010

0800e1d8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800e1d8:	b5b0      	push	{r4, r5, r7, lr}
 800e1da:	b08e      	sub	sp, #56	; 0x38
 800e1dc:	af00      	add	r7, sp, #0
 800e1de:	6078      	str	r0, [r7, #4]
 800e1e0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800e1e2:	2300      	movs	r3, #0
 800e1e4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800e1ea:	2300      	movs	r3, #0
 800e1ec:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e1ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d109      	bne.n	800e208 <xQueueSemaphoreTake+0x30>
 800e1f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1f8:	f383 8811 	msr	BASEPRI, r3
 800e1fc:	f3bf 8f6f 	isb	sy
 800e200:	f3bf 8f4f 	dsb	sy
 800e204:	623b      	str	r3, [r7, #32]
 800e206:	e7fe      	b.n	800e206 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800e208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e20a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d009      	beq.n	800e224 <xQueueSemaphoreTake+0x4c>
 800e210:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e214:	f383 8811 	msr	BASEPRI, r3
 800e218:	f3bf 8f6f 	isb	sy
 800e21c:	f3bf 8f4f 	dsb	sy
 800e220:	61fb      	str	r3, [r7, #28]
 800e222:	e7fe      	b.n	800e222 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e224:	f003 fd20 	bl	8011c68 <xTaskGetSchedulerState>
 800e228:	4603      	mov	r3, r0
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d102      	bne.n	800e234 <xQueueSemaphoreTake+0x5c>
 800e22e:	683b      	ldr	r3, [r7, #0]
 800e230:	2b00      	cmp	r3, #0
 800e232:	d101      	bne.n	800e238 <xQueueSemaphoreTake+0x60>
 800e234:	2301      	movs	r3, #1
 800e236:	e000      	b.n	800e23a <xQueueSemaphoreTake+0x62>
 800e238:	2300      	movs	r3, #0
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d109      	bne.n	800e252 <xQueueSemaphoreTake+0x7a>
 800e23e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e242:	f383 8811 	msr	BASEPRI, r3
 800e246:	f3bf 8f6f 	isb	sy
 800e24a:	f3bf 8f4f 	dsb	sy
 800e24e:	61bb      	str	r3, [r7, #24]
 800e250:	e7fe      	b.n	800e250 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e252:	f7fe fed3 	bl	800cffc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800e256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e25a:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800e25c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e25e:	2b00      	cmp	r3, #0
 800e260:	f000 8081 	beq.w	800e366 <xQueueSemaphoreTake+0x18e>
			{
				traceQUEUE_RECEIVE( pxQueue );
 800e264:	f005 f959 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800e268:	4603      	mov	r3, r0
 800e26a:	4618      	mov	r0, r3
 800e26c:	f005 f89b 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800e270:	4603      	mov	r3, r0
 800e272:	461a      	mov	r2, r3
 800e274:	4bbb      	ldr	r3, [pc, #748]	; (800e564 <xQueueSemaphoreTake+0x38c>)
 800e276:	881b      	ldrh	r3, [r3, #0]
 800e278:	4013      	ands	r3, r2
 800e27a:	b29b      	uxth	r3, r3
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d025      	beq.n	800e2cc <xQueueSemaphoreTake+0xf4>
 800e280:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e282:	f005 f8d7 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800e286:	4603      	mov	r3, r0
 800e288:	461a      	mov	r2, r3
 800e28a:	4bb6      	ldr	r3, [pc, #728]	; (800e564 <xQueueSemaphoreTake+0x38c>)
 800e28c:	881b      	ldrh	r3, [r3, #0]
 800e28e:	4013      	ands	r3, r2
 800e290:	b29b      	uxth	r3, r3
 800e292:	2b00      	cmp	r3, #0
 800e294:	d01a      	beq.n	800e2cc <xQueueSemaphoreTake+0xf4>
 800e296:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e298:	f005 f86c 	bl	8013374 <prvTraceGetQueueType>
 800e29c:	4603      	mov	r3, r0
 800e29e:	461a      	mov	r2, r3
 800e2a0:	4bb1      	ldr	r3, [pc, #708]	; (800e568 <xQueueSemaphoreTake+0x390>)
 800e2a2:	5c9b      	ldrb	r3, [r3, r2]
 800e2a4:	3328      	adds	r3, #40	; 0x28
 800e2a6:	b2db      	uxtb	r3, r3
 800e2a8:	461d      	mov	r5, r3
 800e2aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e2ac:	f005 f862 	bl	8013374 <prvTraceGetQueueType>
 800e2b0:	4603      	mov	r3, r0
 800e2b2:	461a      	mov	r2, r3
 800e2b4:	4bac      	ldr	r3, [pc, #688]	; (800e568 <xQueueSemaphoreTake+0x390>)
 800e2b6:	5c9c      	ldrb	r4, [r3, r2]
 800e2b8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e2ba:	f005 f8ae 	bl	801341a <prvTraceGetQueueNumberLow16>
 800e2be:	4603      	mov	r3, r0
 800e2c0:	b2db      	uxtb	r3, r3
 800e2c2:	461a      	mov	r2, r3
 800e2c4:	4621      	mov	r1, r4
 800e2c6:	4628      	mov	r0, r5
 800e2c8:	f006 f9f0 	bl	80146ac <prvTraceStoreKernelCall>
 800e2cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e2ce:	f005 f851 	bl	8013374 <prvTraceGetQueueType>
 800e2d2:	4603      	mov	r3, r0
 800e2d4:	461a      	mov	r2, r3
 800e2d6:	4ba4      	ldr	r3, [pc, #656]	; (800e568 <xQueueSemaphoreTake+0x390>)
 800e2d8:	5c9c      	ldrb	r4, [r3, r2]
 800e2da:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e2dc:	f005 f89d 	bl	801341a <prvTraceGetQueueNumberLow16>
 800e2e0:	4603      	mov	r3, r0
 800e2e2:	b2dd      	uxtb	r5, r3
 800e2e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e2e6:	f005 f845 	bl	8013374 <prvTraceGetQueueType>
 800e2ea:	4603      	mov	r3, r0
 800e2ec:	461a      	mov	r2, r3
 800e2ee:	4b9e      	ldr	r3, [pc, #632]	; (800e568 <xQueueSemaphoreTake+0x390>)
 800e2f0:	5c9b      	ldrb	r3, [r3, r2]
 800e2f2:	2b02      	cmp	r3, #2
 800e2f4:	d108      	bne.n	800e308 <xQueueSemaphoreTake+0x130>
 800e2f6:	f005 f910 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800e2fa:	4603      	mov	r3, r0
 800e2fc:	4618      	mov	r0, r3
 800e2fe:	f005 f845 	bl	801338c <prvTraceGetTaskNumberLow16>
 800e302:	4603      	mov	r3, r0
 800e304:	b2db      	uxtb	r3, r3
 800e306:	e004      	b.n	800e312 <xQueueSemaphoreTake+0x13a>
 800e308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e30a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e30c:	b2db      	uxtb	r3, r3
 800e30e:	3b01      	subs	r3, #1
 800e310:	b2db      	uxtb	r3, r3
 800e312:	461a      	mov	r2, r3
 800e314:	4629      	mov	r1, r5
 800e316:	4620      	mov	r0, r4
 800e318:	f006 fd10 	bl	8014d3c <prvTraceSetObjectState>

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800e31c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e31e:	1e5a      	subs	r2, r3, #1
 800e320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e322:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d104      	bne.n	800e336 <xQueueSemaphoreTake+0x15e>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800e32c:	f003 ff38 	bl	80121a0 <pvTaskIncrementMutexHeldCount>
 800e330:	4602      	mov	r2, r0
 800e332:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e334:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e338:	691b      	ldr	r3, [r3, #16]
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d00f      	beq.n	800e35e <xQueueSemaphoreTake+0x186>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e33e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e340:	3310      	adds	r3, #16
 800e342:	4618      	mov	r0, r3
 800e344:	f003 f93e 	bl	80115c4 <xTaskRemoveFromEventList>
 800e348:	4603      	mov	r3, r0
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d007      	beq.n	800e35e <xQueueSemaphoreTake+0x186>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e34e:	4b87      	ldr	r3, [pc, #540]	; (800e56c <xQueueSemaphoreTake+0x394>)
 800e350:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e354:	601a      	str	r2, [r3, #0]
 800e356:	f3bf 8f4f 	dsb	sy
 800e35a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e35e:	f7fe fe7b 	bl	800d058 <vPortExitCritical>
				return pdPASS;
 800e362:	2301      	movs	r3, #1
 800e364:	e15c      	b.n	800e620 <xQueueSemaphoreTake+0x448>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e366:	683b      	ldr	r3, [r7, #0]
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d144      	bne.n	800e3f6 <xQueueSemaphoreTake+0x21e>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800e36c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d009      	beq.n	800e386 <xQueueSemaphoreTake+0x1ae>
 800e372:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e376:	f383 8811 	msr	BASEPRI, r3
 800e37a:	f3bf 8f6f 	isb	sy
 800e37e:	f3bf 8f4f 	dsb	sy
 800e382:	617b      	str	r3, [r7, #20]
 800e384:	e7fe      	b.n	800e384 <xQueueSemaphoreTake+0x1ac>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800e386:	f7fe fe67 	bl	800d058 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 800e38a:	f005 f8c6 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800e38e:	4603      	mov	r3, r0
 800e390:	4618      	mov	r0, r3
 800e392:	f005 f808 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800e396:	4603      	mov	r3, r0
 800e398:	461a      	mov	r2, r3
 800e39a:	4b72      	ldr	r3, [pc, #456]	; (800e564 <xQueueSemaphoreTake+0x38c>)
 800e39c:	881b      	ldrh	r3, [r3, #0]
 800e39e:	4013      	ands	r3, r2
 800e3a0:	b29b      	uxth	r3, r3
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d025      	beq.n	800e3f2 <xQueueSemaphoreTake+0x21a>
 800e3a6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e3a8:	f005 f844 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800e3ac:	4603      	mov	r3, r0
 800e3ae:	461a      	mov	r2, r3
 800e3b0:	4b6c      	ldr	r3, [pc, #432]	; (800e564 <xQueueSemaphoreTake+0x38c>)
 800e3b2:	881b      	ldrh	r3, [r3, #0]
 800e3b4:	4013      	ands	r3, r2
 800e3b6:	b29b      	uxth	r3, r3
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d01a      	beq.n	800e3f2 <xQueueSemaphoreTake+0x21a>
 800e3bc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e3be:	f004 ffd9 	bl	8013374 <prvTraceGetQueueType>
 800e3c2:	4603      	mov	r3, r0
 800e3c4:	461a      	mov	r2, r3
 800e3c6:	4b68      	ldr	r3, [pc, #416]	; (800e568 <xQueueSemaphoreTake+0x390>)
 800e3c8:	5c9b      	ldrb	r3, [r3, r2]
 800e3ca:	3350      	adds	r3, #80	; 0x50
 800e3cc:	b2db      	uxtb	r3, r3
 800e3ce:	461d      	mov	r5, r3
 800e3d0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e3d2:	f004 ffcf 	bl	8013374 <prvTraceGetQueueType>
 800e3d6:	4603      	mov	r3, r0
 800e3d8:	461a      	mov	r2, r3
 800e3da:	4b63      	ldr	r3, [pc, #396]	; (800e568 <xQueueSemaphoreTake+0x390>)
 800e3dc:	5c9c      	ldrb	r4, [r3, r2]
 800e3de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e3e0:	f005 f81b 	bl	801341a <prvTraceGetQueueNumberLow16>
 800e3e4:	4603      	mov	r3, r0
 800e3e6:	b2db      	uxtb	r3, r3
 800e3e8:	461a      	mov	r2, r3
 800e3ea:	4621      	mov	r1, r4
 800e3ec:	4628      	mov	r0, r5
 800e3ee:	f006 f95d 	bl	80146ac <prvTraceStoreKernelCall>
					return errQUEUE_EMPTY;
 800e3f2:	2300      	movs	r3, #0
 800e3f4:	e114      	b.n	800e620 <xQueueSemaphoreTake+0x448>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e3f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d106      	bne.n	800e40a <xQueueSemaphoreTake+0x232>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e3fc:	f107 030c 	add.w	r3, r7, #12
 800e400:	4618      	mov	r0, r3
 800e402:	f003 f9ef 	bl	80117e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e406:	2301      	movs	r3, #1
 800e408:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e40a:	f7fe fe25 	bl	800d058 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e40e:	f002 fd23 	bl	8010e58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e412:	f7fe fdf3 	bl	800cffc <vPortEnterCritical>
 800e416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e418:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e41c:	b25b      	sxtb	r3, r3
 800e41e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e422:	d103      	bne.n	800e42c <xQueueSemaphoreTake+0x254>
 800e424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e426:	2200      	movs	r2, #0
 800e428:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e42c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e42e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e432:	b25b      	sxtb	r3, r3
 800e434:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e438:	d103      	bne.n	800e442 <xQueueSemaphoreTake+0x26a>
 800e43a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e43c:	2200      	movs	r2, #0
 800e43e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e442:	f7fe fe09 	bl	800d058 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e446:	463a      	mov	r2, r7
 800e448:	f107 030c 	add.w	r3, r7, #12
 800e44c:	4611      	mov	r1, r2
 800e44e:	4618      	mov	r0, r3
 800e450:	f003 f9de 	bl	8011810 <xTaskCheckForTimeOut>
 800e454:	4603      	mov	r3, r0
 800e456:	2b00      	cmp	r3, #0
 800e458:	f040 8090 	bne.w	800e57c <xQueueSemaphoreTake+0x3a4>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e45c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e45e:	f000 fe26 	bl	800f0ae <prvIsQueueEmpty>
 800e462:	4603      	mov	r3, r0
 800e464:	2b00      	cmp	r3, #0
 800e466:	f000 8083 	beq.w	800e570 <xQueueSemaphoreTake+0x398>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
 800e46a:	f005 f856 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800e46e:	4603      	mov	r3, r0
 800e470:	4618      	mov	r0, r3
 800e472:	f004 ff98 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800e476:	4603      	mov	r3, r0
 800e478:	461a      	mov	r2, r3
 800e47a:	4b3a      	ldr	r3, [pc, #232]	; (800e564 <xQueueSemaphoreTake+0x38c>)
 800e47c:	881b      	ldrh	r3, [r3, #0]
 800e47e:	4013      	ands	r3, r2
 800e480:	b29b      	uxth	r3, r3
 800e482:	2b00      	cmp	r3, #0
 800e484:	d025      	beq.n	800e4d2 <xQueueSemaphoreTake+0x2fa>
 800e486:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e488:	f004 ffd4 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800e48c:	4603      	mov	r3, r0
 800e48e:	461a      	mov	r2, r3
 800e490:	4b34      	ldr	r3, [pc, #208]	; (800e564 <xQueueSemaphoreTake+0x38c>)
 800e492:	881b      	ldrh	r3, [r3, #0]
 800e494:	4013      	ands	r3, r2
 800e496:	b29b      	uxth	r3, r3
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d01a      	beq.n	800e4d2 <xQueueSemaphoreTake+0x2fa>
 800e49c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e49e:	f004 ff69 	bl	8013374 <prvTraceGetQueueType>
 800e4a2:	4603      	mov	r3, r0
 800e4a4:	461a      	mov	r2, r3
 800e4a6:	4b30      	ldr	r3, [pc, #192]	; (800e568 <xQueueSemaphoreTake+0x390>)
 800e4a8:	5c9b      	ldrb	r3, [r3, r2]
 800e4aa:	3368      	adds	r3, #104	; 0x68
 800e4ac:	b2db      	uxtb	r3, r3
 800e4ae:	461d      	mov	r5, r3
 800e4b0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e4b2:	f004 ff5f 	bl	8013374 <prvTraceGetQueueType>
 800e4b6:	4603      	mov	r3, r0
 800e4b8:	461a      	mov	r2, r3
 800e4ba:	4b2b      	ldr	r3, [pc, #172]	; (800e568 <xQueueSemaphoreTake+0x390>)
 800e4bc:	5c9c      	ldrb	r4, [r3, r2]
 800e4be:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e4c0:	f004 ffab 	bl	801341a <prvTraceGetQueueNumberLow16>
 800e4c4:	4603      	mov	r3, r0
 800e4c6:	b2db      	uxtb	r3, r3
 800e4c8:	461a      	mov	r2, r3
 800e4ca:	4621      	mov	r1, r4
 800e4cc:	4628      	mov	r0, r5
 800e4ce:	f006 f8ed 	bl	80146ac <prvTraceStoreKernelCall>
 800e4d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e4d4:	f004 ff4e 	bl	8013374 <prvTraceGetQueueType>
 800e4d8:	4603      	mov	r3, r0
 800e4da:	461a      	mov	r2, r3
 800e4dc:	4b22      	ldr	r3, [pc, #136]	; (800e568 <xQueueSemaphoreTake+0x390>)
 800e4de:	5c9b      	ldrb	r3, [r3, r2]
 800e4e0:	2b02      	cmp	r3, #2
 800e4e2:	d018      	beq.n	800e516 <xQueueSemaphoreTake+0x33e>
 800e4e4:	f005 f819 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800e4e8:	4603      	mov	r3, r0
 800e4ea:	4618      	mov	r0, r3
 800e4ec:	f004 ff5b 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800e4f0:	4603      	mov	r3, r0
 800e4f2:	461a      	mov	r2, r3
 800e4f4:	4b1b      	ldr	r3, [pc, #108]	; (800e564 <xQueueSemaphoreTake+0x38c>)
 800e4f6:	881b      	ldrh	r3, [r3, #0]
 800e4f8:	4013      	ands	r3, r2
 800e4fa:	b29b      	uxth	r3, r3
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d00a      	beq.n	800e516 <xQueueSemaphoreTake+0x33e>
 800e500:	f005 f80b 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800e504:	4603      	mov	r3, r0
 800e506:	4618      	mov	r0, r3
 800e508:	f004 ff40 	bl	801338c <prvTraceGetTaskNumberLow16>
 800e50c:	4603      	mov	r3, r0
 800e50e:	b2db      	uxtb	r3, r3
 800e510:	4618      	mov	r0, r3
 800e512:	f006 fc8b 	bl	8014e2c <prvTraceSetTaskInstanceFinished>

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d109      	bne.n	800e532 <xQueueSemaphoreTake+0x35a>
					{
						taskENTER_CRITICAL();
 800e51e:	f7fe fd6d 	bl	800cffc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e524:	689b      	ldr	r3, [r3, #8]
 800e526:	4618      	mov	r0, r3
 800e528:	f003 fbbc 	bl	8011ca4 <xTaskPriorityInherit>
 800e52c:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800e52e:	f7fe fd93 	bl	800d058 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e534:	3324      	adds	r3, #36	; 0x24
 800e536:	683a      	ldr	r2, [r7, #0]
 800e538:	4611      	mov	r1, r2
 800e53a:	4618      	mov	r0, r3
 800e53c:	f002 ff7e 	bl	801143c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e540:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e542:	f000 fd62 	bl	800f00a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e546:	f002 fc95 	bl	8010e74 <xTaskResumeAll>
 800e54a:	4603      	mov	r3, r0
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	f47f ae80 	bne.w	800e252 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800e552:	4b06      	ldr	r3, [pc, #24]	; (800e56c <xQueueSemaphoreTake+0x394>)
 800e554:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e558:	601a      	str	r2, [r3, #0]
 800e55a:	f3bf 8f4f 	dsb	sy
 800e55e:	f3bf 8f6f 	isb	sy
 800e562:	e676      	b.n	800e252 <xQueueSemaphoreTake+0x7a>
 800e564:	2000001c 	.word	0x2000001c
 800e568:	20000010 	.word	0x20000010
 800e56c:	e000ed04 	.word	0xe000ed04
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800e570:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e572:	f000 fd4a 	bl	800f00a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e576:	f002 fc7d 	bl	8010e74 <xTaskResumeAll>
 800e57a:	e66a      	b.n	800e252 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800e57c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e57e:	f000 fd44 	bl	800f00a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e582:	f002 fc77 	bl	8010e74 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e586:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e588:	f000 fd91 	bl	800f0ae <prvIsQueueEmpty>
 800e58c:	4603      	mov	r3, r0
 800e58e:	2b00      	cmp	r3, #0
 800e590:	f43f ae5f 	beq.w	800e252 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800e594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e596:	2b00      	cmp	r3, #0
 800e598:	d00d      	beq.n	800e5b6 <xQueueSemaphoreTake+0x3de>
					{
						taskENTER_CRITICAL();
 800e59a:	f7fe fd2f 	bl	800cffc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800e59e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e5a0:	f000 fc8b 	bl	800eeba <prvGetDisinheritPriorityAfterTimeout>
 800e5a4:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800e5a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5a8:	689b      	ldr	r3, [r3, #8]
 800e5aa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e5ac:	4618      	mov	r0, r3
 800e5ae:	f003 fd03 	bl	8011fb8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800e5b2:	f7fe fd51 	bl	800d058 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
 800e5b6:	f004 ffb0 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800e5ba:	4603      	mov	r3, r0
 800e5bc:	4618      	mov	r0, r3
 800e5be:	f004 fef2 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800e5c2:	4603      	mov	r3, r0
 800e5c4:	461a      	mov	r2, r3
 800e5c6:	4b18      	ldr	r3, [pc, #96]	; (800e628 <xQueueSemaphoreTake+0x450>)
 800e5c8:	881b      	ldrh	r3, [r3, #0]
 800e5ca:	4013      	ands	r3, r2
 800e5cc:	b29b      	uxth	r3, r3
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d025      	beq.n	800e61e <xQueueSemaphoreTake+0x446>
 800e5d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e5d4:	f004 ff2e 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800e5d8:	4603      	mov	r3, r0
 800e5da:	461a      	mov	r2, r3
 800e5dc:	4b12      	ldr	r3, [pc, #72]	; (800e628 <xQueueSemaphoreTake+0x450>)
 800e5de:	881b      	ldrh	r3, [r3, #0]
 800e5e0:	4013      	ands	r3, r2
 800e5e2:	b29b      	uxth	r3, r3
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d01a      	beq.n	800e61e <xQueueSemaphoreTake+0x446>
 800e5e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e5ea:	f004 fec3 	bl	8013374 <prvTraceGetQueueType>
 800e5ee:	4603      	mov	r3, r0
 800e5f0:	461a      	mov	r2, r3
 800e5f2:	4b0e      	ldr	r3, [pc, #56]	; (800e62c <xQueueSemaphoreTake+0x454>)
 800e5f4:	5c9b      	ldrb	r3, [r3, r2]
 800e5f6:	3350      	adds	r3, #80	; 0x50
 800e5f8:	b2db      	uxtb	r3, r3
 800e5fa:	461d      	mov	r5, r3
 800e5fc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e5fe:	f004 feb9 	bl	8013374 <prvTraceGetQueueType>
 800e602:	4603      	mov	r3, r0
 800e604:	461a      	mov	r2, r3
 800e606:	4b09      	ldr	r3, [pc, #36]	; (800e62c <xQueueSemaphoreTake+0x454>)
 800e608:	5c9c      	ldrb	r4, [r3, r2]
 800e60a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e60c:	f004 ff05 	bl	801341a <prvTraceGetQueueNumberLow16>
 800e610:	4603      	mov	r3, r0
 800e612:	b2db      	uxtb	r3, r3
 800e614:	461a      	mov	r2, r3
 800e616:	4621      	mov	r1, r4
 800e618:	4628      	mov	r0, r5
 800e61a:	f006 f847 	bl	80146ac <prvTraceStoreKernelCall>
				return errQUEUE_EMPTY;
 800e61e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e620:	4618      	mov	r0, r3
 800e622:	3738      	adds	r7, #56	; 0x38
 800e624:	46bd      	mov	sp, r7
 800e626:	bdb0      	pop	{r4, r5, r7, pc}
 800e628:	2000001c 	.word	0x2000001c
 800e62c:	20000010 	.word	0x20000010

0800e630 <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e630:	b5b0      	push	{r4, r5, r7, lr}
 800e632:	b08e      	sub	sp, #56	; 0x38
 800e634:	af00      	add	r7, sp, #0
 800e636:	60f8      	str	r0, [r7, #12]
 800e638:	60b9      	str	r1, [r7, #8]
 800e63a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e63c:	2300      	movs	r3, #0
 800e63e:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e646:	2b00      	cmp	r3, #0
 800e648:	d109      	bne.n	800e65e <xQueuePeek+0x2e>
 800e64a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e64e:	f383 8811 	msr	BASEPRI, r3
 800e652:	f3bf 8f6f 	isb	sy
 800e656:	f3bf 8f4f 	dsb	sy
 800e65a:	627b      	str	r3, [r7, #36]	; 0x24
 800e65c:	e7fe      	b.n	800e65c <xQueuePeek+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e65e:	68bb      	ldr	r3, [r7, #8]
 800e660:	2b00      	cmp	r3, #0
 800e662:	d103      	bne.n	800e66c <xQueuePeek+0x3c>
 800e664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d101      	bne.n	800e670 <xQueuePeek+0x40>
 800e66c:	2301      	movs	r3, #1
 800e66e:	e000      	b.n	800e672 <xQueuePeek+0x42>
 800e670:	2300      	movs	r3, #0
 800e672:	2b00      	cmp	r3, #0
 800e674:	d109      	bne.n	800e68a <xQueuePeek+0x5a>
 800e676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e67a:	f383 8811 	msr	BASEPRI, r3
 800e67e:	f3bf 8f6f 	isb	sy
 800e682:	f3bf 8f4f 	dsb	sy
 800e686:	623b      	str	r3, [r7, #32]
 800e688:	e7fe      	b.n	800e688 <xQueuePeek+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e68a:	f003 faed 	bl	8011c68 <xTaskGetSchedulerState>
 800e68e:	4603      	mov	r3, r0
 800e690:	2b00      	cmp	r3, #0
 800e692:	d102      	bne.n	800e69a <xQueuePeek+0x6a>
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d101      	bne.n	800e69e <xQueuePeek+0x6e>
 800e69a:	2301      	movs	r3, #1
 800e69c:	e000      	b.n	800e6a0 <xQueuePeek+0x70>
 800e69e:	2300      	movs	r3, #0
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d109      	bne.n	800e6b8 <xQueuePeek+0x88>
 800e6a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6a8:	f383 8811 	msr	BASEPRI, r3
 800e6ac:	f3bf 8f6f 	isb	sy
 800e6b0:	f3bf 8f4f 	dsb	sy
 800e6b4:	61fb      	str	r3, [r7, #28]
 800e6b6:	e7fe      	b.n	800e6b6 <xQueuePeek+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e6b8:	f7fe fca0 	bl	800cffc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e6bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e6c0:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e6c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d055      	beq.n	800e774 <xQueuePeek+0x144>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
 800e6c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6ca:	68db      	ldr	r3, [r3, #12]
 800e6cc:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e6ce:	68b9      	ldr	r1, [r7, #8]
 800e6d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e6d2:	f000 fc74 	bl	800efbe <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );
 800e6d6:	f004 ff20 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800e6da:	4603      	mov	r3, r0
 800e6dc:	4618      	mov	r0, r3
 800e6de:	f004 fe62 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800e6e2:	4603      	mov	r3, r0
 800e6e4:	461a      	mov	r2, r3
 800e6e6:	4bba      	ldr	r3, [pc, #744]	; (800e9d0 <xQueuePeek+0x3a0>)
 800e6e8:	881b      	ldrh	r3, [r3, #0]
 800e6ea:	4013      	ands	r3, r2
 800e6ec:	b29b      	uxth	r3, r3
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d025      	beq.n	800e73e <xQueuePeek+0x10e>
 800e6f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e6f4:	f004 fe9e 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800e6f8:	4603      	mov	r3, r0
 800e6fa:	461a      	mov	r2, r3
 800e6fc:	4bb4      	ldr	r3, [pc, #720]	; (800e9d0 <xQueuePeek+0x3a0>)
 800e6fe:	881b      	ldrh	r3, [r3, #0]
 800e700:	4013      	ands	r3, r2
 800e702:	b29b      	uxth	r3, r3
 800e704:	2b00      	cmp	r3, #0
 800e706:	d01a      	beq.n	800e73e <xQueuePeek+0x10e>
 800e708:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e70a:	f004 fe33 	bl	8013374 <prvTraceGetQueueType>
 800e70e:	4603      	mov	r3, r0
 800e710:	461a      	mov	r2, r3
 800e712:	4bb0      	ldr	r3, [pc, #704]	; (800e9d4 <xQueuePeek+0x3a4>)
 800e714:	5c9b      	ldrb	r3, [r3, r2]
 800e716:	3378      	adds	r3, #120	; 0x78
 800e718:	b2db      	uxtb	r3, r3
 800e71a:	461d      	mov	r5, r3
 800e71c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e71e:	f004 fe29 	bl	8013374 <prvTraceGetQueueType>
 800e722:	4603      	mov	r3, r0
 800e724:	461a      	mov	r2, r3
 800e726:	4bab      	ldr	r3, [pc, #684]	; (800e9d4 <xQueuePeek+0x3a4>)
 800e728:	5c9c      	ldrb	r4, [r3, r2]
 800e72a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e72c:	f004 fe75 	bl	801341a <prvTraceGetQueueNumberLow16>
 800e730:	4603      	mov	r3, r0
 800e732:	b2db      	uxtb	r3, r3
 800e734:	461a      	mov	r2, r3
 800e736:	4621      	mov	r1, r4
 800e738:	4628      	mov	r0, r5
 800e73a:	f005 ffb7 	bl	80146ac <prvTraceStoreKernelCall>

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
 800e73e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e740:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e742:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d00f      	beq.n	800e76c <xQueuePeek+0x13c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e74c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e74e:	3324      	adds	r3, #36	; 0x24
 800e750:	4618      	mov	r0, r3
 800e752:	f002 ff37 	bl	80115c4 <xTaskRemoveFromEventList>
 800e756:	4603      	mov	r3, r0
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d007      	beq.n	800e76c <xQueuePeek+0x13c>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
 800e75c:	4b9e      	ldr	r3, [pc, #632]	; (800e9d8 <xQueuePeek+0x3a8>)
 800e75e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e762:	601a      	str	r2, [r3, #0]
 800e764:	f3bf 8f4f 	dsb	sy
 800e768:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e76c:	f7fe fc74 	bl	800d058 <vPortExitCritical>
				return pdPASS;
 800e770:	2301      	movs	r3, #1
 800e772:	e128      	b.n	800e9c6 <xQueuePeek+0x396>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	2b00      	cmp	r3, #0
 800e778:	d137      	bne.n	800e7ea <xQueuePeek+0x1ba>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e77a:	f7fe fc6d 	bl	800d058 <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
 800e77e:	f004 fecc 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800e782:	4603      	mov	r3, r0
 800e784:	4618      	mov	r0, r3
 800e786:	f004 fe0e 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800e78a:	4603      	mov	r3, r0
 800e78c:	461a      	mov	r2, r3
 800e78e:	4b90      	ldr	r3, [pc, #576]	; (800e9d0 <xQueuePeek+0x3a0>)
 800e790:	881b      	ldrh	r3, [r3, #0]
 800e792:	4013      	ands	r3, r2
 800e794:	b29b      	uxth	r3, r3
 800e796:	2b00      	cmp	r3, #0
 800e798:	d025      	beq.n	800e7e6 <xQueuePeek+0x1b6>
 800e79a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e79c:	f004 fe4a 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800e7a0:	4603      	mov	r3, r0
 800e7a2:	461a      	mov	r2, r3
 800e7a4:	4b8a      	ldr	r3, [pc, #552]	; (800e9d0 <xQueuePeek+0x3a0>)
 800e7a6:	881b      	ldrh	r3, [r3, #0]
 800e7a8:	4013      	ands	r3, r2
 800e7aa:	b29b      	uxth	r3, r3
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d01a      	beq.n	800e7e6 <xQueuePeek+0x1b6>
 800e7b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e7b2:	f004 fddf 	bl	8013374 <prvTraceGetQueueType>
 800e7b6:	4603      	mov	r3, r0
 800e7b8:	461a      	mov	r2, r3
 800e7ba:	4b86      	ldr	r3, [pc, #536]	; (800e9d4 <xQueuePeek+0x3a4>)
 800e7bc:	5c9b      	ldrb	r3, [r3, r2]
 800e7be:	3b21      	subs	r3, #33	; 0x21
 800e7c0:	b2db      	uxtb	r3, r3
 800e7c2:	461d      	mov	r5, r3
 800e7c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e7c6:	f004 fdd5 	bl	8013374 <prvTraceGetQueueType>
 800e7ca:	4603      	mov	r3, r0
 800e7cc:	461a      	mov	r2, r3
 800e7ce:	4b81      	ldr	r3, [pc, #516]	; (800e9d4 <xQueuePeek+0x3a4>)
 800e7d0:	5c9c      	ldrb	r4, [r3, r2]
 800e7d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e7d4:	f004 fe21 	bl	801341a <prvTraceGetQueueNumberLow16>
 800e7d8:	4603      	mov	r3, r0
 800e7da:	b2db      	uxtb	r3, r3
 800e7dc:	461a      	mov	r2, r3
 800e7de:	4621      	mov	r1, r4
 800e7e0:	4628      	mov	r0, r5
 800e7e2:	f005 ff63 	bl	80146ac <prvTraceStoreKernelCall>
					return errQUEUE_EMPTY;
 800e7e6:	2300      	movs	r3, #0
 800e7e8:	e0ed      	b.n	800e9c6 <xQueuePeek+0x396>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e7ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	d106      	bne.n	800e7fe <xQueuePeek+0x1ce>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e7f0:	f107 0314 	add.w	r3, r7, #20
 800e7f4:	4618      	mov	r0, r3
 800e7f6:	f002 fff5 	bl	80117e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e7fa:	2301      	movs	r3, #1
 800e7fc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e7fe:	f7fe fc2b 	bl	800d058 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e802:	f002 fb29 	bl	8010e58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e806:	f7fe fbf9 	bl	800cffc <vPortEnterCritical>
 800e80a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e80c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e810:	b25b      	sxtb	r3, r3
 800e812:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e816:	d103      	bne.n	800e820 <xQueuePeek+0x1f0>
 800e818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e81a:	2200      	movs	r2, #0
 800e81c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e822:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e826:	b25b      	sxtb	r3, r3
 800e828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e82c:	d103      	bne.n	800e836 <xQueuePeek+0x206>
 800e82e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e830:	2200      	movs	r2, #0
 800e832:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e836:	f7fe fc0f 	bl	800d058 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e83a:	1d3a      	adds	r2, r7, #4
 800e83c:	f107 0314 	add.w	r3, r7, #20
 800e840:	4611      	mov	r1, r2
 800e842:	4618      	mov	r0, r3
 800e844:	f002 ffe4 	bl	8011810 <xTaskCheckForTimeOut>
 800e848:	4603      	mov	r3, r0
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d17a      	bne.n	800e944 <xQueuePeek+0x314>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e84e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e850:	f000 fc2d 	bl	800f0ae <prvIsQueueEmpty>
 800e854:	4603      	mov	r3, r0
 800e856:	2b00      	cmp	r3, #0
 800e858:	d06e      	beq.n	800e938 <xQueuePeek+0x308>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
 800e85a:	f004 fe5e 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800e85e:	4603      	mov	r3, r0
 800e860:	4618      	mov	r0, r3
 800e862:	f004 fda0 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800e866:	4603      	mov	r3, r0
 800e868:	461a      	mov	r2, r3
 800e86a:	4b59      	ldr	r3, [pc, #356]	; (800e9d0 <xQueuePeek+0x3a0>)
 800e86c:	881b      	ldrh	r3, [r3, #0]
 800e86e:	4013      	ands	r3, r2
 800e870:	b29b      	uxth	r3, r3
 800e872:	2b00      	cmp	r3, #0
 800e874:	d025      	beq.n	800e8c2 <xQueuePeek+0x292>
 800e876:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e878:	f004 fddc 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800e87c:	4603      	mov	r3, r0
 800e87e:	461a      	mov	r2, r3
 800e880:	4b53      	ldr	r3, [pc, #332]	; (800e9d0 <xQueuePeek+0x3a0>)
 800e882:	881b      	ldrh	r3, [r3, #0]
 800e884:	4013      	ands	r3, r2
 800e886:	b29b      	uxth	r3, r3
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d01a      	beq.n	800e8c2 <xQueuePeek+0x292>
 800e88c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e88e:	f004 fd71 	bl	8013374 <prvTraceGetQueueType>
 800e892:	4603      	mov	r3, r0
 800e894:	461a      	mov	r2, r3
 800e896:	4b4f      	ldr	r3, [pc, #316]	; (800e9d4 <xQueuePeek+0x3a4>)
 800e898:	5c9b      	ldrb	r3, [r3, r2]
 800e89a:	3b24      	subs	r3, #36	; 0x24
 800e89c:	b2db      	uxtb	r3, r3
 800e89e:	461d      	mov	r5, r3
 800e8a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e8a2:	f004 fd67 	bl	8013374 <prvTraceGetQueueType>
 800e8a6:	4603      	mov	r3, r0
 800e8a8:	461a      	mov	r2, r3
 800e8aa:	4b4a      	ldr	r3, [pc, #296]	; (800e9d4 <xQueuePeek+0x3a4>)
 800e8ac:	5c9c      	ldrb	r4, [r3, r2]
 800e8ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e8b0:	f004 fdb3 	bl	801341a <prvTraceGetQueueNumberLow16>
 800e8b4:	4603      	mov	r3, r0
 800e8b6:	b2db      	uxtb	r3, r3
 800e8b8:	461a      	mov	r2, r3
 800e8ba:	4621      	mov	r1, r4
 800e8bc:	4628      	mov	r0, r5
 800e8be:	f005 fef5 	bl	80146ac <prvTraceStoreKernelCall>
 800e8c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e8c4:	f004 fd56 	bl	8013374 <prvTraceGetQueueType>
 800e8c8:	4603      	mov	r3, r0
 800e8ca:	461a      	mov	r2, r3
 800e8cc:	4b41      	ldr	r3, [pc, #260]	; (800e9d4 <xQueuePeek+0x3a4>)
 800e8ce:	5c9b      	ldrb	r3, [r3, r2]
 800e8d0:	2b02      	cmp	r3, #2
 800e8d2:	d018      	beq.n	800e906 <xQueuePeek+0x2d6>
 800e8d4:	f004 fe21 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800e8d8:	4603      	mov	r3, r0
 800e8da:	4618      	mov	r0, r3
 800e8dc:	f004 fd63 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800e8e0:	4603      	mov	r3, r0
 800e8e2:	461a      	mov	r2, r3
 800e8e4:	4b3a      	ldr	r3, [pc, #232]	; (800e9d0 <xQueuePeek+0x3a0>)
 800e8e6:	881b      	ldrh	r3, [r3, #0]
 800e8e8:	4013      	ands	r3, r2
 800e8ea:	b29b      	uxth	r3, r3
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d00a      	beq.n	800e906 <xQueuePeek+0x2d6>
 800e8f0:	f004 fe13 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800e8f4:	4603      	mov	r3, r0
 800e8f6:	4618      	mov	r0, r3
 800e8f8:	f004 fd48 	bl	801338c <prvTraceGetTaskNumberLow16>
 800e8fc:	4603      	mov	r3, r0
 800e8fe:	b2db      	uxtb	r3, r3
 800e900:	4618      	mov	r0, r3
 800e902:	f006 fa93 	bl	8014e2c <prvTraceSetTaskInstanceFinished>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e908:	3324      	adds	r3, #36	; 0x24
 800e90a:	687a      	ldr	r2, [r7, #4]
 800e90c:	4611      	mov	r1, r2
 800e90e:	4618      	mov	r0, r3
 800e910:	f002 fd94 	bl	801143c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e914:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e916:	f000 fb78 	bl	800f00a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e91a:	f002 faab 	bl	8010e74 <xTaskResumeAll>
 800e91e:	4603      	mov	r3, r0
 800e920:	2b00      	cmp	r3, #0
 800e922:	f47f aec9 	bne.w	800e6b8 <xQueuePeek+0x88>
				{
					portYIELD_WITHIN_API();
 800e926:	4b2c      	ldr	r3, [pc, #176]	; (800e9d8 <xQueuePeek+0x3a8>)
 800e928:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e92c:	601a      	str	r2, [r3, #0]
 800e92e:	f3bf 8f4f 	dsb	sy
 800e932:	f3bf 8f6f 	isb	sy
 800e936:	e6bf      	b.n	800e6b8 <xQueuePeek+0x88>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
 800e938:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e93a:	f000 fb66 	bl	800f00a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e93e:	f002 fa99 	bl	8010e74 <xTaskResumeAll>
 800e942:	e6b9      	b.n	800e6b8 <xQueuePeek+0x88>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
 800e944:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e946:	f000 fb60 	bl	800f00a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e94a:	f002 fa93 	bl	8010e74 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e94e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e950:	f000 fbad 	bl	800f0ae <prvIsQueueEmpty>
 800e954:	4603      	mov	r3, r0
 800e956:	2b00      	cmp	r3, #0
 800e958:	f43f aeae 	beq.w	800e6b8 <xQueuePeek+0x88>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
 800e95c:	f004 fddd 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800e960:	4603      	mov	r3, r0
 800e962:	4618      	mov	r0, r3
 800e964:	f004 fd1f 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800e968:	4603      	mov	r3, r0
 800e96a:	461a      	mov	r2, r3
 800e96c:	4b18      	ldr	r3, [pc, #96]	; (800e9d0 <xQueuePeek+0x3a0>)
 800e96e:	881b      	ldrh	r3, [r3, #0]
 800e970:	4013      	ands	r3, r2
 800e972:	b29b      	uxth	r3, r3
 800e974:	2b00      	cmp	r3, #0
 800e976:	d025      	beq.n	800e9c4 <xQueuePeek+0x394>
 800e978:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e97a:	f004 fd5b 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800e97e:	4603      	mov	r3, r0
 800e980:	461a      	mov	r2, r3
 800e982:	4b13      	ldr	r3, [pc, #76]	; (800e9d0 <xQueuePeek+0x3a0>)
 800e984:	881b      	ldrh	r3, [r3, #0]
 800e986:	4013      	ands	r3, r2
 800e988:	b29b      	uxth	r3, r3
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d01a      	beq.n	800e9c4 <xQueuePeek+0x394>
 800e98e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e990:	f004 fcf0 	bl	8013374 <prvTraceGetQueueType>
 800e994:	4603      	mov	r3, r0
 800e996:	461a      	mov	r2, r3
 800e998:	4b0e      	ldr	r3, [pc, #56]	; (800e9d4 <xQueuePeek+0x3a4>)
 800e99a:	5c9b      	ldrb	r3, [r3, r2]
 800e99c:	3b21      	subs	r3, #33	; 0x21
 800e99e:	b2db      	uxtb	r3, r3
 800e9a0:	461d      	mov	r5, r3
 800e9a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e9a4:	f004 fce6 	bl	8013374 <prvTraceGetQueueType>
 800e9a8:	4603      	mov	r3, r0
 800e9aa:	461a      	mov	r2, r3
 800e9ac:	4b09      	ldr	r3, [pc, #36]	; (800e9d4 <xQueuePeek+0x3a4>)
 800e9ae:	5c9c      	ldrb	r4, [r3, r2]
 800e9b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e9b2:	f004 fd32 	bl	801341a <prvTraceGetQueueNumberLow16>
 800e9b6:	4603      	mov	r3, r0
 800e9b8:	b2db      	uxtb	r3, r3
 800e9ba:	461a      	mov	r2, r3
 800e9bc:	4621      	mov	r1, r4
 800e9be:	4628      	mov	r0, r5
 800e9c0:	f005 fe74 	bl	80146ac <prvTraceStoreKernelCall>
				return errQUEUE_EMPTY;
 800e9c4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e9c6:	4618      	mov	r0, r3
 800e9c8:	3738      	adds	r7, #56	; 0x38
 800e9ca:	46bd      	mov	sp, r7
 800e9cc:	bdb0      	pop	{r4, r5, r7, pc}
 800e9ce:	bf00      	nop
 800e9d0:	2000001c 	.word	0x2000001c
 800e9d4:	20000010 	.word	0x20000010
 800e9d8:	e000ed04 	.word	0xe000ed04

0800e9dc <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800e9dc:	b5b0      	push	{r4, r5, r7, lr}
 800e9de:	b08e      	sub	sp, #56	; 0x38
 800e9e0:	af00      	add	r7, sp, #0
 800e9e2:	60f8      	str	r0, [r7, #12]
 800e9e4:	60b9      	str	r1, [r7, #8]
 800e9e6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e9ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d109      	bne.n	800ea06 <xQueueReceiveFromISR+0x2a>
 800e9f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9f6:	f383 8811 	msr	BASEPRI, r3
 800e9fa:	f3bf 8f6f 	isb	sy
 800e9fe:	f3bf 8f4f 	dsb	sy
 800ea02:	623b      	str	r3, [r7, #32]
 800ea04:	e7fe      	b.n	800ea04 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ea06:	68bb      	ldr	r3, [r7, #8]
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d103      	bne.n	800ea14 <xQueueReceiveFromISR+0x38>
 800ea0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d101      	bne.n	800ea18 <xQueueReceiveFromISR+0x3c>
 800ea14:	2301      	movs	r3, #1
 800ea16:	e000      	b.n	800ea1a <xQueueReceiveFromISR+0x3e>
 800ea18:	2300      	movs	r3, #0
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d109      	bne.n	800ea32 <xQueueReceiveFromISR+0x56>
 800ea1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea22:	f383 8811 	msr	BASEPRI, r3
 800ea26:	f3bf 8f6f 	isb	sy
 800ea2a:	f3bf 8f4f 	dsb	sy
 800ea2e:	61fb      	str	r3, [r7, #28]
 800ea30:	e7fe      	b.n	800ea30 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ea32:	f7fe fbb3 	bl	800d19c <vPortValidateInterruptPriority>
	__asm volatile
 800ea36:	f3ef 8211 	mrs	r2, BASEPRI
 800ea3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea3e:	f383 8811 	msr	BASEPRI, r3
 800ea42:	f3bf 8f6f 	isb	sy
 800ea46:	f3bf 8f4f 	dsb	sy
 800ea4a:	61ba      	str	r2, [r7, #24]
 800ea4c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ea4e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ea50:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ea52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea56:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ea58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d06a      	beq.n	800eb34 <xQueueReceiveFromISR+0x158>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ea5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea60:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ea64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );
 800ea68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ea6a:	f004 fce3 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800ea6e:	4603      	mov	r3, r0
 800ea70:	461a      	mov	r2, r3
 800ea72:	4b49      	ldr	r3, [pc, #292]	; (800eb98 <xQueueReceiveFromISR+0x1bc>)
 800ea74:	881b      	ldrh	r3, [r3, #0]
 800ea76:	4013      	ands	r3, r2
 800ea78:	b29b      	uxth	r3, r3
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d01a      	beq.n	800eab4 <xQueueReceiveFromISR+0xd8>
 800ea7e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ea80:	f004 fc78 	bl	8013374 <prvTraceGetQueueType>
 800ea84:	4603      	mov	r3, r0
 800ea86:	461a      	mov	r2, r3
 800ea88:	4b44      	ldr	r3, [pc, #272]	; (800eb9c <xQueueReceiveFromISR+0x1c0>)
 800ea8a:	5c9b      	ldrb	r3, [r3, r2]
 800ea8c:	3338      	adds	r3, #56	; 0x38
 800ea8e:	b2db      	uxtb	r3, r3
 800ea90:	461d      	mov	r5, r3
 800ea92:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ea94:	f004 fc6e 	bl	8013374 <prvTraceGetQueueType>
 800ea98:	4603      	mov	r3, r0
 800ea9a:	461a      	mov	r2, r3
 800ea9c:	4b3f      	ldr	r3, [pc, #252]	; (800eb9c <xQueueReceiveFromISR+0x1c0>)
 800ea9e:	5c9c      	ldrb	r4, [r3, r2]
 800eaa0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800eaa2:	f004 fcba 	bl	801341a <prvTraceGetQueueNumberLow16>
 800eaa6:	4603      	mov	r3, r0
 800eaa8:	b2db      	uxtb	r3, r3
 800eaaa:	461a      	mov	r2, r3
 800eaac:	4621      	mov	r1, r4
 800eaae:	4628      	mov	r0, r5
 800eab0:	f005 fdfc 	bl	80146ac <prvTraceStoreKernelCall>
 800eab4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800eab6:	f004 fc5d 	bl	8013374 <prvTraceGetQueueType>
 800eaba:	4603      	mov	r3, r0
 800eabc:	461a      	mov	r2, r3
 800eabe:	4b37      	ldr	r3, [pc, #220]	; (800eb9c <xQueueReceiveFromISR+0x1c0>)
 800eac0:	5c9c      	ldrb	r4, [r3, r2]
 800eac2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800eac4:	f004 fca9 	bl	801341a <prvTraceGetQueueNumberLow16>
 800eac8:	4603      	mov	r3, r0
 800eaca:	b2d9      	uxtb	r1, r3
 800eacc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ead0:	b2db      	uxtb	r3, r3
 800ead2:	3b01      	subs	r3, #1
 800ead4:	b2db      	uxtb	r3, r3
 800ead6:	461a      	mov	r2, r3
 800ead8:	4620      	mov	r0, r4
 800eada:	f006 f92f 	bl	8014d3c <prvTraceSetObjectState>

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800eade:	68b9      	ldr	r1, [r7, #8]
 800eae0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800eae2:	f000 fa6c 	bl	800efbe <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800eae6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eae8:	1e5a      	subs	r2, r3, #1
 800eaea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eaec:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800eaee:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800eaf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eaf6:	d112      	bne.n	800eb1e <xQueueReceiveFromISR+0x142>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800eaf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eafa:	691b      	ldr	r3, [r3, #16]
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d016      	beq.n	800eb2e <xQueueReceiveFromISR+0x152>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800eb00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb02:	3310      	adds	r3, #16
 800eb04:	4618      	mov	r0, r3
 800eb06:	f002 fd5d 	bl	80115c4 <xTaskRemoveFromEventList>
 800eb0a:	4603      	mov	r3, r0
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	d00e      	beq.n	800eb2e <xQueueReceiveFromISR+0x152>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d00b      	beq.n	800eb2e <xQueueReceiveFromISR+0x152>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	2201      	movs	r2, #1
 800eb1a:	601a      	str	r2, [r3, #0]
 800eb1c:	e007      	b.n	800eb2e <xQueueReceiveFromISR+0x152>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800eb1e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800eb22:	3301      	adds	r3, #1
 800eb24:	b2db      	uxtb	r3, r3
 800eb26:	b25a      	sxtb	r2, r3
 800eb28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800eb2e:	2301      	movs	r3, #1
 800eb30:	637b      	str	r3, [r7, #52]	; 0x34
 800eb32:	e027      	b.n	800eb84 <xQueueReceiveFromISR+0x1a8>
		}
		else
		{
			xReturn = pdFAIL;
 800eb34:	2300      	movs	r3, #0
 800eb36:	637b      	str	r3, [r7, #52]	; 0x34
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
 800eb38:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800eb3a:	f004 fc7b 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800eb3e:	4603      	mov	r3, r0
 800eb40:	461a      	mov	r2, r3
 800eb42:	4b15      	ldr	r3, [pc, #84]	; (800eb98 <xQueueReceiveFromISR+0x1bc>)
 800eb44:	881b      	ldrh	r3, [r3, #0]
 800eb46:	4013      	ands	r3, r2
 800eb48:	b29b      	uxth	r3, r3
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d01a      	beq.n	800eb84 <xQueueReceiveFromISR+0x1a8>
 800eb4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800eb50:	f004 fc10 	bl	8013374 <prvTraceGetQueueType>
 800eb54:	4603      	mov	r3, r0
 800eb56:	461a      	mov	r2, r3
 800eb58:	4b10      	ldr	r3, [pc, #64]	; (800eb9c <xQueueReceiveFromISR+0x1c0>)
 800eb5a:	5c9b      	ldrb	r3, [r3, r2]
 800eb5c:	3360      	adds	r3, #96	; 0x60
 800eb5e:	b2db      	uxtb	r3, r3
 800eb60:	461d      	mov	r5, r3
 800eb62:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800eb64:	f004 fc06 	bl	8013374 <prvTraceGetQueueType>
 800eb68:	4603      	mov	r3, r0
 800eb6a:	461a      	mov	r2, r3
 800eb6c:	4b0b      	ldr	r3, [pc, #44]	; (800eb9c <xQueueReceiveFromISR+0x1c0>)
 800eb6e:	5c9c      	ldrb	r4, [r3, r2]
 800eb70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800eb72:	f004 fc52 	bl	801341a <prvTraceGetQueueNumberLow16>
 800eb76:	4603      	mov	r3, r0
 800eb78:	b2db      	uxtb	r3, r3
 800eb7a:	461a      	mov	r2, r3
 800eb7c:	4621      	mov	r1, r4
 800eb7e:	4628      	mov	r0, r5
 800eb80:	f005 fd94 	bl	80146ac <prvTraceStoreKernelCall>
 800eb84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb86:	613b      	str	r3, [r7, #16]
	__asm volatile
 800eb88:	693b      	ldr	r3, [r7, #16]
 800eb8a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800eb8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800eb90:	4618      	mov	r0, r3
 800eb92:	3738      	adds	r7, #56	; 0x38
 800eb94:	46bd      	mov	sp, r7
 800eb96:	bdb0      	pop	{r4, r5, r7, pc}
 800eb98:	2000001c 	.word	0x2000001c
 800eb9c:	20000010 	.word	0x20000010

0800eba0 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
 800eba0:	b580      	push	{r7, lr}
 800eba2:	b08c      	sub	sp, #48	; 0x30
 800eba4:	af00      	add	r7, sp, #0
 800eba6:	6078      	str	r0, [r7, #4]
 800eba8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	62bb      	str	r3, [r7, #40]	; 0x28

	configASSERT( pxQueue );
 800ebae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d109      	bne.n	800ebc8 <xQueuePeekFromISR+0x28>
	__asm volatile
 800ebb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebb8:	f383 8811 	msr	BASEPRI, r3
 800ebbc:	f3bf 8f6f 	isb	sy
 800ebc0:	f3bf 8f4f 	dsb	sy
 800ebc4:	61fb      	str	r3, [r7, #28]
 800ebc6:	e7fe      	b.n	800ebc6 <xQueuePeekFromISR+0x26>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ebc8:	683b      	ldr	r3, [r7, #0]
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d103      	bne.n	800ebd6 <xQueuePeekFromISR+0x36>
 800ebce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d101      	bne.n	800ebda <xQueuePeekFromISR+0x3a>
 800ebd6:	2301      	movs	r3, #1
 800ebd8:	e000      	b.n	800ebdc <xQueuePeekFromISR+0x3c>
 800ebda:	2300      	movs	r3, #0
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d109      	bne.n	800ebf4 <xQueuePeekFromISR+0x54>
 800ebe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebe4:	f383 8811 	msr	BASEPRI, r3
 800ebe8:	f3bf 8f6f 	isb	sy
 800ebec:	f3bf 8f4f 	dsb	sy
 800ebf0:	61bb      	str	r3, [r7, #24]
 800ebf2:	e7fe      	b.n	800ebf2 <xQueuePeekFromISR+0x52>
	configASSERT( pxQueue->uxItemSize != 0 ); /* Can't peek a semaphore. */
 800ebf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d109      	bne.n	800ec10 <xQueuePeekFromISR+0x70>
 800ebfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec00:	f383 8811 	msr	BASEPRI, r3
 800ec04:	f3bf 8f6f 	isb	sy
 800ec08:	f3bf 8f4f 	dsb	sy
 800ec0c:	617b      	str	r3, [r7, #20]
 800ec0e:	e7fe      	b.n	800ec0e <xQueuePeekFromISR+0x6e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ec10:	f7fe fac4 	bl	800d19c <vPortValidateInterruptPriority>
	__asm volatile
 800ec14:	f3ef 8211 	mrs	r2, BASEPRI
 800ec18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec1c:	f383 8811 	msr	BASEPRI, r3
 800ec20:	f3bf 8f6f 	isb	sy
 800ec24:	f3bf 8f4f 	dsb	sy
 800ec28:	613a      	str	r2, [r7, #16]
 800ec2a:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
 800ec2c:	693b      	ldr	r3, [r7, #16]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ec2e:	627b      	str	r3, [r7, #36]	; 0x24
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ec30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d00c      	beq.n	800ec52 <xQueuePeekFromISR+0xb2>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
 800ec38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec3a:	68db      	ldr	r3, [r3, #12]
 800ec3c:	623b      	str	r3, [r7, #32]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ec3e:	6839      	ldr	r1, [r7, #0]
 800ec40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ec42:	f000 f9bc 	bl	800efbe <prvCopyDataFromQueue>
			pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
 800ec46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec48:	6a3a      	ldr	r2, [r7, #32]
 800ec4a:	60da      	str	r2, [r3, #12]

			xReturn = pdPASS;
 800ec4c:	2301      	movs	r3, #1
 800ec4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ec50:	e001      	b.n	800ec56 <xQueuePeekFromISR+0xb6>
		}
		else
		{
			xReturn = pdFAIL;
 800ec52:	2300      	movs	r3, #0
 800ec54:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ec56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec58:	60bb      	str	r3, [r7, #8]
	__asm volatile
 800ec5a:	68bb      	ldr	r3, [r7, #8]
 800ec5c:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ec60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800ec62:	4618      	mov	r0, r3
 800ec64:	3730      	adds	r7, #48	; 0x30
 800ec66:	46bd      	mov	sp, r7
 800ec68:	bd80      	pop	{r7, pc}

0800ec6a <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800ec6a:	b580      	push	{r7, lr}
 800ec6c:	b084      	sub	sp, #16
 800ec6e:	af00      	add	r7, sp, #0
 800ec70:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d109      	bne.n	800ec8c <uxQueueMessagesWaiting+0x22>
	__asm volatile
 800ec78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec7c:	f383 8811 	msr	BASEPRI, r3
 800ec80:	f3bf 8f6f 	isb	sy
 800ec84:	f3bf 8f4f 	dsb	sy
 800ec88:	60bb      	str	r3, [r7, #8]
 800ec8a:	e7fe      	b.n	800ec8a <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
 800ec8c:	f7fe f9b6 	bl	800cffc <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ec94:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800ec96:	f7fe f9df 	bl	800d058 <vPortExitCritical>

	return uxReturn;
 800ec9a:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ec9c:	4618      	mov	r0, r3
 800ec9e:	3710      	adds	r7, #16
 800eca0:	46bd      	mov	sp, r7
 800eca2:	bd80      	pop	{r7, pc}

0800eca4 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 800eca4:	b580      	push	{r7, lr}
 800eca6:	b086      	sub	sp, #24
 800eca8:	af00      	add	r7, sp, #0
 800ecaa:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800ecb0:	697b      	ldr	r3, [r7, #20]
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d109      	bne.n	800ecca <uxQueueSpacesAvailable+0x26>
 800ecb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecba:	f383 8811 	msr	BASEPRI, r3
 800ecbe:	f3bf 8f6f 	isb	sy
 800ecc2:	f3bf 8f4f 	dsb	sy
 800ecc6:	60fb      	str	r3, [r7, #12]
 800ecc8:	e7fe      	b.n	800ecc8 <uxQueueSpacesAvailable+0x24>

	taskENTER_CRITICAL();
 800ecca:	f7fe f997 	bl	800cffc <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 800ecce:	697b      	ldr	r3, [r7, #20]
 800ecd0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ecd2:	697b      	ldr	r3, [r7, #20]
 800ecd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ecd6:	1ad3      	subs	r3, r2, r3
 800ecd8:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800ecda:	f7fe f9bd 	bl	800d058 <vPortExitCritical>

	return uxReturn;
 800ecde:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ece0:	4618      	mov	r0, r3
 800ece2:	3718      	adds	r7, #24
 800ece4:	46bd      	mov	sp, r7
 800ece6:	bd80      	pop	{r7, pc}

0800ece8 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800ece8:	b480      	push	{r7}
 800ecea:	b087      	sub	sp, #28
 800ecec:	af00      	add	r7, sp, #0
 800ecee:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800ecf4:	697b      	ldr	r3, [r7, #20]
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d109      	bne.n	800ed0e <uxQueueMessagesWaitingFromISR+0x26>
 800ecfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecfe:	f383 8811 	msr	BASEPRI, r3
 800ed02:	f3bf 8f6f 	isb	sy
 800ed06:	f3bf 8f4f 	dsb	sy
 800ed0a:	60fb      	str	r3, [r7, #12]
 800ed0c:	e7fe      	b.n	800ed0c <uxQueueMessagesWaitingFromISR+0x24>
	uxReturn = pxQueue->uxMessagesWaiting;
 800ed0e:	697b      	ldr	r3, [r7, #20]
 800ed10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ed12:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800ed14:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ed16:	4618      	mov	r0, r3
 800ed18:	371c      	adds	r7, #28
 800ed1a:	46bd      	mov	sp, r7
 800ed1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed20:	4770      	bx	lr

0800ed22 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800ed22:	b5b0      	push	{r4, r5, r7, lr}
 800ed24:	b088      	sub	sp, #32
 800ed26:	af00      	add	r7, sp, #0
 800ed28:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	61fb      	str	r3, [r7, #28]

	configASSERT( pxQueue );
 800ed2e:	69fb      	ldr	r3, [r7, #28]
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d109      	bne.n	800ed48 <vQueueDelete+0x26>
 800ed34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed38:	f383 8811 	msr	BASEPRI, r3
 800ed3c:	f3bf 8f6f 	isb	sy
 800ed40:	f3bf 8f4f 	dsb	sy
 800ed44:	617b      	str	r3, [r7, #20]
 800ed46:	e7fe      	b.n	800ed46 <vQueueDelete+0x24>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800ed48:	f3ef 8310 	mrs	r3, PRIMASK
 800ed4c:	60fb      	str	r3, [r7, #12]
  return(result);
 800ed4e:	68fb      	ldr	r3, [r7, #12]
	traceQUEUE_DELETE( pxQueue );
 800ed50:	61bb      	str	r3, [r7, #24]
 800ed52:	2301      	movs	r3, #1
 800ed54:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ed56:	693b      	ldr	r3, [r7, #16]
 800ed58:	f383 8810 	msr	PRIMASK, r3
 800ed5c:	f004 fbdd 	bl	801351a <prvTraceGetCurrentTaskHandle>
 800ed60:	4603      	mov	r3, r0
 800ed62:	4618      	mov	r0, r3
 800ed64:	f004 fb1f 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 800ed68:	4603      	mov	r3, r0
 800ed6a:	461a      	mov	r2, r3
 800ed6c:	4b3d      	ldr	r3, [pc, #244]	; (800ee64 <vQueueDelete+0x142>)
 800ed6e:	881b      	ldrh	r3, [r3, #0]
 800ed70:	4013      	ands	r3, r2
 800ed72:	b29b      	uxth	r3, r3
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d025      	beq.n	800edc4 <vQueueDelete+0xa2>
 800ed78:	69f8      	ldr	r0, [r7, #28]
 800ed7a:	f004 fb5b 	bl	8013434 <prvTraceGetQueueNumberHigh16>
 800ed7e:	4603      	mov	r3, r0
 800ed80:	461a      	mov	r2, r3
 800ed82:	4b38      	ldr	r3, [pc, #224]	; (800ee64 <vQueueDelete+0x142>)
 800ed84:	881b      	ldrh	r3, [r3, #0]
 800ed86:	4013      	ands	r3, r2
 800ed88:	b29b      	uxth	r3, r3
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d01a      	beq.n	800edc4 <vQueueDelete+0xa2>
 800ed8e:	69f8      	ldr	r0, [r7, #28]
 800ed90:	f004 faf0 	bl	8013374 <prvTraceGetQueueType>
 800ed94:	4603      	mov	r3, r0
 800ed96:	461a      	mov	r2, r3
 800ed98:	4b33      	ldr	r3, [pc, #204]	; (800ee68 <vQueueDelete+0x146>)
 800ed9a:	5c9b      	ldrb	r3, [r3, r2]
 800ed9c:	3b80      	subs	r3, #128	; 0x80
 800ed9e:	b2db      	uxtb	r3, r3
 800eda0:	461d      	mov	r5, r3
 800eda2:	69f8      	ldr	r0, [r7, #28]
 800eda4:	f004 fae6 	bl	8013374 <prvTraceGetQueueType>
 800eda8:	4603      	mov	r3, r0
 800edaa:	461a      	mov	r2, r3
 800edac:	4b2e      	ldr	r3, [pc, #184]	; (800ee68 <vQueueDelete+0x146>)
 800edae:	5c9c      	ldrb	r4, [r3, r2]
 800edb0:	69f8      	ldr	r0, [r7, #28]
 800edb2:	f004 fb32 	bl	801341a <prvTraceGetQueueNumberLow16>
 800edb6:	4603      	mov	r3, r0
 800edb8:	b2db      	uxtb	r3, r3
 800edba:	461a      	mov	r2, r3
 800edbc:	4621      	mov	r1, r4
 800edbe:	4628      	mov	r0, r5
 800edc0:	f005 fc74 	bl	80146ac <prvTraceStoreKernelCall>
 800edc4:	69f8      	ldr	r0, [r7, #28]
 800edc6:	f004 fad5 	bl	8013374 <prvTraceGetQueueType>
 800edca:	4603      	mov	r3, r0
 800edcc:	461a      	mov	r2, r3
 800edce:	4b26      	ldr	r3, [pc, #152]	; (800ee68 <vQueueDelete+0x146>)
 800edd0:	5c9b      	ldrb	r3, [r3, r2]
 800edd2:	3308      	adds	r3, #8
 800edd4:	b2dc      	uxtb	r4, r3
 800edd6:	69f8      	ldr	r0, [r7, #28]
 800edd8:	f004 fb1f 	bl	801341a <prvTraceGetQueueNumberLow16>
 800eddc:	4603      	mov	r3, r0
 800edde:	b2dd      	uxtb	r5, r3
 800ede0:	69f8      	ldr	r0, [r7, #28]
 800ede2:	f004 fac7 	bl	8013374 <prvTraceGetQueueType>
 800ede6:	4603      	mov	r3, r0
 800ede8:	461a      	mov	r2, r3
 800edea:	4b1f      	ldr	r3, [pc, #124]	; (800ee68 <vQueueDelete+0x146>)
 800edec:	5c9b      	ldrb	r3, [r3, r2]
 800edee:	461a      	mov	r2, r3
 800edf0:	4629      	mov	r1, r5
 800edf2:	4620      	mov	r0, r4
 800edf4:	f005 fe6e 	bl	8014ad4 <prvTraceStoreObjectNameOnCloseEvent>
 800edf8:	69f8      	ldr	r0, [r7, #28]
 800edfa:	f004 fabb 	bl	8013374 <prvTraceGetQueueType>
 800edfe:	4603      	mov	r3, r0
 800ee00:	461a      	mov	r2, r3
 800ee02:	4b19      	ldr	r3, [pc, #100]	; (800ee68 <vQueueDelete+0x146>)
 800ee04:	5c9b      	ldrb	r3, [r3, r2]
 800ee06:	3310      	adds	r3, #16
 800ee08:	b2dc      	uxtb	r4, r3
 800ee0a:	69f8      	ldr	r0, [r7, #28]
 800ee0c:	f004 fb05 	bl	801341a <prvTraceGetQueueNumberLow16>
 800ee10:	4603      	mov	r3, r0
 800ee12:	b2dd      	uxtb	r5, r3
 800ee14:	69f8      	ldr	r0, [r7, #28]
 800ee16:	f004 faad 	bl	8013374 <prvTraceGetQueueType>
 800ee1a:	4603      	mov	r3, r0
 800ee1c:	461a      	mov	r2, r3
 800ee1e:	4b12      	ldr	r3, [pc, #72]	; (800ee68 <vQueueDelete+0x146>)
 800ee20:	5c9b      	ldrb	r3, [r3, r2]
 800ee22:	461a      	mov	r2, r3
 800ee24:	4629      	mov	r1, r5
 800ee26:	4620      	mov	r0, r4
 800ee28:	f005 fea6 	bl	8014b78 <prvTraceStoreObjectPropertiesOnCloseEvent>
 800ee2c:	69f8      	ldr	r0, [r7, #28]
 800ee2e:	f004 faa1 	bl	8013374 <prvTraceGetQueueType>
 800ee32:	4603      	mov	r3, r0
 800ee34:	461a      	mov	r2, r3
 800ee36:	4b0c      	ldr	r3, [pc, #48]	; (800ee68 <vQueueDelete+0x146>)
 800ee38:	5c9c      	ldrb	r4, [r3, r2]
 800ee3a:	69f8      	ldr	r0, [r7, #28]
 800ee3c:	f004 faed 	bl	801341a <prvTraceGetQueueNumberLow16>
 800ee40:	4603      	mov	r3, r0
 800ee42:	b2db      	uxtb	r3, r3
 800ee44:	4619      	mov	r1, r3
 800ee46:	4620      	mov	r0, r4
 800ee48:	f006 fa58 	bl	80152fc <prvTraceFreeObjectHandle>
 800ee4c:	69bb      	ldr	r3, [r7, #24]
 800ee4e:	60bb      	str	r3, [r7, #8]
 800ee50:	68bb      	ldr	r3, [r7, #8]
 800ee52:	f383 8810 	msr	PRIMASK, r3

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
 800ee56:	69f8      	ldr	r0, [r7, #28]
 800ee58:	f7fe fa28 	bl	800d2ac <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800ee5c:	bf00      	nop
 800ee5e:	3720      	adds	r7, #32
 800ee60:	46bd      	mov	sp, r7
 800ee62:	bdb0      	pop	{r4, r5, r7, pc}
 800ee64:	2000001c 	.word	0x2000001c
 800ee68:	20000010 	.word	0x20000010

0800ee6c <uxQueueGetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxQueueGetQueueNumber( QueueHandle_t xQueue )
	{
 800ee6c:	b480      	push	{r7}
 800ee6e:	b083      	sub	sp, #12
 800ee70:	af00      	add	r7, sp, #0
 800ee72:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->uxQueueNumber;
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
	}
 800ee78:	4618      	mov	r0, r3
 800ee7a:	370c      	adds	r7, #12
 800ee7c:	46bd      	mov	sp, r7
 800ee7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee82:	4770      	bx	lr

0800ee84 <vQueueSetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vQueueSetQueueNumber( QueueHandle_t xQueue, UBaseType_t uxQueueNumber )
	{
 800ee84:	b480      	push	{r7}
 800ee86:	b083      	sub	sp, #12
 800ee88:	af00      	add	r7, sp, #0
 800ee8a:	6078      	str	r0, [r7, #4]
 800ee8c:	6039      	str	r1, [r7, #0]
		( ( Queue_t * ) xQueue )->uxQueueNumber = uxQueueNumber;
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	683a      	ldr	r2, [r7, #0]
 800ee92:	649a      	str	r2, [r3, #72]	; 0x48
	}
 800ee94:	bf00      	nop
 800ee96:	370c      	adds	r7, #12
 800ee98:	46bd      	mov	sp, r7
 800ee9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee9e:	4770      	bx	lr

0800eea0 <ucQueueGetQueueType>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	uint8_t ucQueueGetQueueType( QueueHandle_t xQueue )
	{
 800eea0:	b480      	push	{r7}
 800eea2:	b083      	sub	sp, #12
 800eea4:	af00      	add	r7, sp, #0
 800eea6:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->ucQueueType;
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
	}
 800eeae:	4618      	mov	r0, r3
 800eeb0:	370c      	adds	r7, #12
 800eeb2:	46bd      	mov	sp, r7
 800eeb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeb8:	4770      	bx	lr

0800eeba <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800eeba:	b480      	push	{r7}
 800eebc:	b085      	sub	sp, #20
 800eebe:	af00      	add	r7, sp, #0
 800eec0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d006      	beq.n	800eed8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	f1c3 0305 	rsb	r3, r3, #5
 800eed4:	60fb      	str	r3, [r7, #12]
 800eed6:	e001      	b.n	800eedc <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800eed8:	2300      	movs	r3, #0
 800eeda:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800eedc:	68fb      	ldr	r3, [r7, #12]
	}
 800eede:	4618      	mov	r0, r3
 800eee0:	3714      	adds	r7, #20
 800eee2:	46bd      	mov	sp, r7
 800eee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eee8:	4770      	bx	lr

0800eeea <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800eeea:	b580      	push	{r7, lr}
 800eeec:	b086      	sub	sp, #24
 800eeee:	af00      	add	r7, sp, #0
 800eef0:	60f8      	str	r0, [r7, #12]
 800eef2:	60b9      	str	r1, [r7, #8]
 800eef4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800eef6:	2300      	movs	r3, #0
 800eef8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800eefa:	68fb      	ldr	r3, [r7, #12]
 800eefc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eefe:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ef00:	68fb      	ldr	r3, [r7, #12]
 800ef02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d10d      	bne.n	800ef24 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d14d      	bne.n	800efac <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	689b      	ldr	r3, [r3, #8]
 800ef14:	4618      	mov	r0, r3
 800ef16:	f002 ff89 	bl	8011e2c <xTaskPriorityDisinherit>
 800ef1a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ef1c:	68fb      	ldr	r3, [r7, #12]
 800ef1e:	2200      	movs	r2, #0
 800ef20:	609a      	str	r2, [r3, #8]
 800ef22:	e043      	b.n	800efac <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d119      	bne.n	800ef5e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	6858      	ldr	r0, [r3, #4]
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef32:	461a      	mov	r2, r3
 800ef34:	68b9      	ldr	r1, [r7, #8]
 800ef36:	f009 f989 	bl	801824c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	685a      	ldr	r2, [r3, #4]
 800ef3e:	68fb      	ldr	r3, [r7, #12]
 800ef40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef42:	441a      	add	r2, r3
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ef48:	68fb      	ldr	r3, [r7, #12]
 800ef4a:	685a      	ldr	r2, [r3, #4]
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	689b      	ldr	r3, [r3, #8]
 800ef50:	429a      	cmp	r2, r3
 800ef52:	d32b      	bcc.n	800efac <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ef54:	68fb      	ldr	r3, [r7, #12]
 800ef56:	681a      	ldr	r2, [r3, #0]
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	605a      	str	r2, [r3, #4]
 800ef5c:	e026      	b.n	800efac <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ef5e:	68fb      	ldr	r3, [r7, #12]
 800ef60:	68d8      	ldr	r0, [r3, #12]
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef66:	461a      	mov	r2, r3
 800ef68:	68b9      	ldr	r1, [r7, #8]
 800ef6a:	f009 f96f 	bl	801824c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	68da      	ldr	r2, [r3, #12]
 800ef72:	68fb      	ldr	r3, [r7, #12]
 800ef74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef76:	425b      	negs	r3, r3
 800ef78:	441a      	add	r2, r3
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ef7e:	68fb      	ldr	r3, [r7, #12]
 800ef80:	68da      	ldr	r2, [r3, #12]
 800ef82:	68fb      	ldr	r3, [r7, #12]
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	429a      	cmp	r2, r3
 800ef88:	d207      	bcs.n	800ef9a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ef8a:	68fb      	ldr	r3, [r7, #12]
 800ef8c:	689a      	ldr	r2, [r3, #8]
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef92:	425b      	negs	r3, r3
 800ef94:	441a      	add	r2, r3
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	2b02      	cmp	r3, #2
 800ef9e:	d105      	bne.n	800efac <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800efa0:	693b      	ldr	r3, [r7, #16]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d002      	beq.n	800efac <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800efa6:	693b      	ldr	r3, [r7, #16]
 800efa8:	3b01      	subs	r3, #1
 800efaa:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800efac:	693b      	ldr	r3, [r7, #16]
 800efae:	1c5a      	adds	r2, r3, #1
 800efb0:	68fb      	ldr	r3, [r7, #12]
 800efb2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800efb4:	697b      	ldr	r3, [r7, #20]
}
 800efb6:	4618      	mov	r0, r3
 800efb8:	3718      	adds	r7, #24
 800efba:	46bd      	mov	sp, r7
 800efbc:	bd80      	pop	{r7, pc}

0800efbe <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800efbe:	b580      	push	{r7, lr}
 800efc0:	b082      	sub	sp, #8
 800efc2:	af00      	add	r7, sp, #0
 800efc4:	6078      	str	r0, [r7, #4]
 800efc6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d018      	beq.n	800f002 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	68da      	ldr	r2, [r3, #12]
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800efd8:	441a      	add	r2, r3
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	68da      	ldr	r2, [r3, #12]
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	689b      	ldr	r3, [r3, #8]
 800efe6:	429a      	cmp	r2, r3
 800efe8:	d303      	bcc.n	800eff2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	681a      	ldr	r2, [r3, #0]
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	68d9      	ldr	r1, [r3, #12]
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800effa:	461a      	mov	r2, r3
 800effc:	6838      	ldr	r0, [r7, #0]
 800effe:	f009 f925 	bl	801824c <memcpy>
	}
}
 800f002:	bf00      	nop
 800f004:	3708      	adds	r7, #8
 800f006:	46bd      	mov	sp, r7
 800f008:	bd80      	pop	{r7, pc}

0800f00a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f00a:	b580      	push	{r7, lr}
 800f00c:	b084      	sub	sp, #16
 800f00e:	af00      	add	r7, sp, #0
 800f010:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f012:	f7fd fff3 	bl	800cffc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f01c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f01e:	e011      	b.n	800f044 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f024:	2b00      	cmp	r3, #0
 800f026:	d012      	beq.n	800f04e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	3324      	adds	r3, #36	; 0x24
 800f02c:	4618      	mov	r0, r3
 800f02e:	f002 fac9 	bl	80115c4 <xTaskRemoveFromEventList>
 800f032:	4603      	mov	r3, r0
 800f034:	2b00      	cmp	r3, #0
 800f036:	d001      	beq.n	800f03c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f038:	f002 fc4a 	bl	80118d0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f03c:	7bfb      	ldrb	r3, [r7, #15]
 800f03e:	3b01      	subs	r3, #1
 800f040:	b2db      	uxtb	r3, r3
 800f042:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f044:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f048:	2b00      	cmp	r3, #0
 800f04a:	dce9      	bgt.n	800f020 <prvUnlockQueue+0x16>
 800f04c:	e000      	b.n	800f050 <prvUnlockQueue+0x46>
					break;
 800f04e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	22ff      	movs	r2, #255	; 0xff
 800f054:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800f058:	f7fd fffe 	bl	800d058 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f05c:	f7fd ffce 	bl	800cffc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f066:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f068:	e011      	b.n	800f08e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	691b      	ldr	r3, [r3, #16]
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d012      	beq.n	800f098 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	3310      	adds	r3, #16
 800f076:	4618      	mov	r0, r3
 800f078:	f002 faa4 	bl	80115c4 <xTaskRemoveFromEventList>
 800f07c:	4603      	mov	r3, r0
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d001      	beq.n	800f086 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800f082:	f002 fc25 	bl	80118d0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f086:	7bbb      	ldrb	r3, [r7, #14]
 800f088:	3b01      	subs	r3, #1
 800f08a:	b2db      	uxtb	r3, r3
 800f08c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f08e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f092:	2b00      	cmp	r3, #0
 800f094:	dce9      	bgt.n	800f06a <prvUnlockQueue+0x60>
 800f096:	e000      	b.n	800f09a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800f098:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	22ff      	movs	r2, #255	; 0xff
 800f09e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800f0a2:	f7fd ffd9 	bl	800d058 <vPortExitCritical>
}
 800f0a6:	bf00      	nop
 800f0a8:	3710      	adds	r7, #16
 800f0aa:	46bd      	mov	sp, r7
 800f0ac:	bd80      	pop	{r7, pc}

0800f0ae <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f0ae:	b580      	push	{r7, lr}
 800f0b0:	b084      	sub	sp, #16
 800f0b2:	af00      	add	r7, sp, #0
 800f0b4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f0b6:	f7fd ffa1 	bl	800cffc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d102      	bne.n	800f0c8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f0c2:	2301      	movs	r3, #1
 800f0c4:	60fb      	str	r3, [r7, #12]
 800f0c6:	e001      	b.n	800f0cc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f0c8:	2300      	movs	r3, #0
 800f0ca:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f0cc:	f7fd ffc4 	bl	800d058 <vPortExitCritical>

	return xReturn;
 800f0d0:	68fb      	ldr	r3, [r7, #12]
}
 800f0d2:	4618      	mov	r0, r3
 800f0d4:	3710      	adds	r7, #16
 800f0d6:	46bd      	mov	sp, r7
 800f0d8:	bd80      	pop	{r7, pc}

0800f0da <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
 800f0da:	b480      	push	{r7}
 800f0dc:	b087      	sub	sp, #28
 800f0de:	af00      	add	r7, sp, #0
 800f0e0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
 800f0e6:	693b      	ldr	r3, [r7, #16]
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d109      	bne.n	800f100 <xQueueIsQueueEmptyFromISR+0x26>
 800f0ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0f0:	f383 8811 	msr	BASEPRI, r3
 800f0f4:	f3bf 8f6f 	isb	sy
 800f0f8:	f3bf 8f4f 	dsb	sy
 800f0fc:	60fb      	str	r3, [r7, #12]
 800f0fe:	e7fe      	b.n	800f0fe <xQueueIsQueueEmptyFromISR+0x24>
	if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800f100:	693b      	ldr	r3, [r7, #16]
 800f102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f104:	2b00      	cmp	r3, #0
 800f106:	d102      	bne.n	800f10e <xQueueIsQueueEmptyFromISR+0x34>
	{
		xReturn = pdTRUE;
 800f108:	2301      	movs	r3, #1
 800f10a:	617b      	str	r3, [r7, #20]
 800f10c:	e001      	b.n	800f112 <xQueueIsQueueEmptyFromISR+0x38>
	}
	else
	{
		xReturn = pdFALSE;
 800f10e:	2300      	movs	r3, #0
 800f110:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f112:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800f114:	4618      	mov	r0, r3
 800f116:	371c      	adds	r7, #28
 800f118:	46bd      	mov	sp, r7
 800f11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f11e:	4770      	bx	lr

0800f120 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f120:	b580      	push	{r7, lr}
 800f122:	b084      	sub	sp, #16
 800f124:	af00      	add	r7, sp, #0
 800f126:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f128:	f7fd ff68 	bl	800cffc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f134:	429a      	cmp	r2, r3
 800f136:	d102      	bne.n	800f13e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f138:	2301      	movs	r3, #1
 800f13a:	60fb      	str	r3, [r7, #12]
 800f13c:	e001      	b.n	800f142 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f13e:	2300      	movs	r3, #0
 800f140:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f142:	f7fd ff89 	bl	800d058 <vPortExitCritical>

	return xReturn;
 800f146:	68fb      	ldr	r3, [r7, #12]
}
 800f148:	4618      	mov	r0, r3
 800f14a:	3710      	adds	r7, #16
 800f14c:	46bd      	mov	sp, r7
 800f14e:	bd80      	pop	{r7, pc}

0800f150 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 800f150:	b480      	push	{r7}
 800f152:	b087      	sub	sp, #28
 800f154:	af00      	add	r7, sp, #0
 800f156:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
 800f15c:	693b      	ldr	r3, [r7, #16]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d109      	bne.n	800f176 <xQueueIsQueueFullFromISR+0x26>
 800f162:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f166:	f383 8811 	msr	BASEPRI, r3
 800f16a:	f3bf 8f6f 	isb	sy
 800f16e:	f3bf 8f4f 	dsb	sy
 800f172:	60fb      	str	r3, [r7, #12]
 800f174:	e7fe      	b.n	800f174 <xQueueIsQueueFullFromISR+0x24>
	if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f176:	693b      	ldr	r3, [r7, #16]
 800f178:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f17a:	693b      	ldr	r3, [r7, #16]
 800f17c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f17e:	429a      	cmp	r2, r3
 800f180:	d102      	bne.n	800f188 <xQueueIsQueueFullFromISR+0x38>
	{
		xReturn = pdTRUE;
 800f182:	2301      	movs	r3, #1
 800f184:	617b      	str	r3, [r7, #20]
 800f186:	e001      	b.n	800f18c <xQueueIsQueueFullFromISR+0x3c>
	}
	else
	{
		xReturn = pdFALSE;
 800f188:	2300      	movs	r3, #0
 800f18a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f18c:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800f18e:	4618      	mov	r0, r3
 800f190:	371c      	adds	r7, #28
 800f192:	46bd      	mov	sp, r7
 800f194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f198:	4770      	bx	lr

0800f19a <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f19a:	b580      	push	{r7, lr}
 800f19c:	b086      	sub	sp, #24
 800f19e:	af00      	add	r7, sp, #0
 800f1a0:	60f8      	str	r0, [r7, #12]
 800f1a2:	60b9      	str	r1, [r7, #8]
 800f1a4:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800f1aa:	f7fd ff27 	bl	800cffc <vPortEnterCritical>
 800f1ae:	697b      	ldr	r3, [r7, #20]
 800f1b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f1b4:	b25b      	sxtb	r3, r3
 800f1b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1ba:	d103      	bne.n	800f1c4 <vQueueWaitForMessageRestricted+0x2a>
 800f1bc:	697b      	ldr	r3, [r7, #20]
 800f1be:	2200      	movs	r2, #0
 800f1c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f1c4:	697b      	ldr	r3, [r7, #20]
 800f1c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f1ca:	b25b      	sxtb	r3, r3
 800f1cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1d0:	d103      	bne.n	800f1da <vQueueWaitForMessageRestricted+0x40>
 800f1d2:	697b      	ldr	r3, [r7, #20]
 800f1d4:	2200      	movs	r2, #0
 800f1d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f1da:	f7fd ff3d 	bl	800d058 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800f1de:	697b      	ldr	r3, [r7, #20]
 800f1e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d106      	bne.n	800f1f4 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800f1e6:	697b      	ldr	r3, [r7, #20]
 800f1e8:	3324      	adds	r3, #36	; 0x24
 800f1ea:	687a      	ldr	r2, [r7, #4]
 800f1ec:	68b9      	ldr	r1, [r7, #8]
 800f1ee:	4618      	mov	r0, r3
 800f1f0:	f002 f982 	bl	80114f8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800f1f4:	6978      	ldr	r0, [r7, #20]
 800f1f6:	f7ff ff08 	bl	800f00a <prvUnlockQueue>
	}
 800f1fa:	bf00      	nop
 800f1fc:	3718      	adds	r7, #24
 800f1fe:	46bd      	mov	sp, r7
 800f200:	bd80      	pop	{r7, pc}
 800f202:	bf00      	nop

0800f204 <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
 800f204:	b580      	push	{r7, lr}
 800f206:	b08c      	sub	sp, #48	; 0x30
 800f208:	af02      	add	r7, sp, #8
 800f20a:	60f8      	str	r0, [r7, #12]
 800f20c:	60b9      	str	r1, [r7, #8]
 800f20e:	607a      	str	r2, [r7, #4]

		/* In case the stream buffer is going to be used as a message buffer
		(that is, it will hold discrete messages with a little meta data that
		says how big the next message is) check the buffer will be large enough
		to hold at least one message. */
		if( xIsMessageBuffer == pdTRUE )
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	2b01      	cmp	r3, #1
 800f214:	d10f      	bne.n	800f236 <xStreamBufferGenericCreate+0x32>
		{
			/* Is a message buffer but not statically allocated. */
			ucFlags = sbFLAGS_IS_MESSAGE_BUFFER;
 800f216:	2301      	movs	r3, #1
 800f218:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	2b04      	cmp	r3, #4
 800f220:	d819      	bhi.n	800f256 <xStreamBufferGenericCreate+0x52>
 800f222:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f226:	f383 8811 	msr	BASEPRI, r3
 800f22a:	f3bf 8f6f 	isb	sy
 800f22e:	f3bf 8f4f 	dsb	sy
 800f232:	61fb      	str	r3, [r7, #28]
 800f234:	e7fe      	b.n	800f234 <xStreamBufferGenericCreate+0x30>
		}
		else
		{
			/* Not a message buffer and not statically allocated. */
			ucFlags = 0;
 800f236:	2300      	movs	r3, #0
 800f238:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			configASSERT( xBufferSizeBytes > 0 );
 800f23c:	68fb      	ldr	r3, [r7, #12]
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d109      	bne.n	800f256 <xStreamBufferGenericCreate+0x52>
 800f242:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f246:	f383 8811 	msr	BASEPRI, r3
 800f24a:	f3bf 8f6f 	isb	sy
 800f24e:	f3bf 8f4f 	dsb	sy
 800f252:	61bb      	str	r3, [r7, #24]
 800f254:	e7fe      	b.n	800f254 <xStreamBufferGenericCreate+0x50>
		}
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 800f256:	68ba      	ldr	r2, [r7, #8]
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	429a      	cmp	r2, r3
 800f25c:	d909      	bls.n	800f272 <xStreamBufferGenericCreate+0x6e>
 800f25e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f262:	f383 8811 	msr	BASEPRI, r3
 800f266:	f3bf 8f6f 	isb	sy
 800f26a:	f3bf 8f4f 	dsb	sy
 800f26e:	617b      	str	r3, [r7, #20]
 800f270:	e7fe      	b.n	800f270 <xStreamBufferGenericCreate+0x6c>

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
 800f272:	68bb      	ldr	r3, [r7, #8]
 800f274:	2b00      	cmp	r3, #0
 800f276:	d101      	bne.n	800f27c <xStreamBufferGenericCreate+0x78>
		{
			xTriggerLevelBytes = ( size_t ) 1;
 800f278:	2301      	movs	r3, #1
 800f27a:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	3301      	adds	r3, #1
 800f280:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	3324      	adds	r3, #36	; 0x24
 800f286:	4618      	mov	r0, r3
 800f288:	f7fd ffca 	bl	800d220 <pvPortMalloc>
 800f28c:	6238      	str	r0, [r7, #32]

		if( pucAllocatedMemory != NULL )
 800f28e:	6a3b      	ldr	r3, [r7, #32]
 800f290:	2b00      	cmp	r3, #0
 800f292:	d00a      	beq.n	800f2aa <xStreamBufferGenericCreate+0xa6>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
 800f294:	6a3b      	ldr	r3, [r7, #32]
 800f296:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800f29a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f29e:	9300      	str	r3, [sp, #0]
 800f2a0:	68bb      	ldr	r3, [r7, #8]
 800f2a2:	68fa      	ldr	r2, [r7, #12]
 800f2a4:	6a38      	ldr	r0, [r7, #32]
 800f2a6:	f000 fd92 	bl	800fdce <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
 800f2aa:	6a3b      	ldr	r3, [r7, #32]
	}
 800f2ac:	4618      	mov	r0, r3
 800f2ae:	3728      	adds	r7, #40	; 0x28
 800f2b0:	46bd      	mov	sp, r7
 800f2b2:	bd80      	pop	{r7, pc}

0800f2b4 <vStreamBufferDelete>:

#endif /* ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
/*-----------------------------------------------------------*/

void vStreamBufferDelete( StreamBufferHandle_t xStreamBuffer )
{
 800f2b4:	b580      	push	{r7, lr}
 800f2b6:	b084      	sub	sp, #16
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	6078      	str	r0, [r7, #4]
StreamBuffer_t * pxStreamBuffer = xStreamBuffer;
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	60fb      	str	r3, [r7, #12]

	configASSERT( pxStreamBuffer );
 800f2c0:	68fb      	ldr	r3, [r7, #12]
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d109      	bne.n	800f2da <vStreamBufferDelete+0x26>
 800f2c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2ca:	f383 8811 	msr	BASEPRI, r3
 800f2ce:	f3bf 8f6f 	isb	sy
 800f2d2:	f3bf 8f4f 	dsb	sy
 800f2d6:	60bb      	str	r3, [r7, #8]
 800f2d8:	e7fe      	b.n	800f2d8 <vStreamBufferDelete+0x24>

	traceSTREAM_BUFFER_DELETE( xStreamBuffer );

	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) pdFALSE )
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	7f1b      	ldrb	r3, [r3, #28]
 800f2de:	f003 0302 	and.w	r3, r3, #2
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d103      	bne.n	800f2ee <vStreamBufferDelete+0x3a>
	{
		#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
		{
			/* Both the structure and the buffer were allocated using a single call
			to pvPortMalloc(), hence only one call to vPortFree() is required. */
			vPortFree( ( void * ) pxStreamBuffer ); /*lint !e9087 Standard free() semantics require void *, plus pxStreamBuffer was allocated by pvPortMalloc(). */
 800f2e6:	68f8      	ldr	r0, [r7, #12]
 800f2e8:	f7fd ffe0 	bl	800d2ac <vPortFree>
	{
		/* The structure and buffer were not allocated dynamically and cannot be
		freed - just scrub the structure so future use will assert. */
		( void ) memset( pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) );
	}
}
 800f2ec:	e004      	b.n	800f2f8 <vStreamBufferDelete+0x44>
		( void ) memset( pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) );
 800f2ee:	2224      	movs	r2, #36	; 0x24
 800f2f0:	2100      	movs	r1, #0
 800f2f2:	68f8      	ldr	r0, [r7, #12]
 800f2f4:	f008 ffb5 	bl	8018262 <memset>
}
 800f2f8:	bf00      	nop
 800f2fa:	3710      	adds	r7, #16
 800f2fc:	46bd      	mov	sp, r7
 800f2fe:	bd80      	pop	{r7, pc}

0800f300 <xStreamBufferReset>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferReset( StreamBufferHandle_t xStreamBuffer )
{
 800f300:	b580      	push	{r7, lr}
 800f302:	b088      	sub	sp, #32
 800f304:	af02      	add	r7, sp, #8
 800f306:	6078      	str	r0, [r7, #4]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	613b      	str	r3, [r7, #16]
BaseType_t xReturn = pdFAIL;
 800f30c:	2300      	movs	r3, #0
 800f30e:	617b      	str	r3, [r7, #20]

#if( configUSE_TRACE_FACILITY == 1 )
	UBaseType_t uxStreamBufferNumber;
#endif

	configASSERT( pxStreamBuffer );
 800f310:	693b      	ldr	r3, [r7, #16]
 800f312:	2b00      	cmp	r3, #0
 800f314:	d109      	bne.n	800f32a <xStreamBufferReset+0x2a>
 800f316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f31a:	f383 8811 	msr	BASEPRI, r3
 800f31e:	f3bf 8f6f 	isb	sy
 800f322:	f3bf 8f4f 	dsb	sy
 800f326:	60bb      	str	r3, [r7, #8]
 800f328:	e7fe      	b.n	800f328 <xStreamBufferReset+0x28>

	#if( configUSE_TRACE_FACILITY == 1 )
	{
		/* Store the stream buffer number so it can be restored after the
		reset. */
		uxStreamBufferNumber = pxStreamBuffer->uxStreamBufferNumber;
 800f32a:	693b      	ldr	r3, [r7, #16]
 800f32c:	6a1b      	ldr	r3, [r3, #32]
 800f32e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Can only reset a message buffer if there are no tasks blocked on it. */
	taskENTER_CRITICAL();
 800f330:	f7fd fe64 	bl	800cffc <vPortEnterCritical>
	{
		if( pxStreamBuffer->xTaskWaitingToReceive == NULL )
 800f334:	693b      	ldr	r3, [r7, #16]
 800f336:	691b      	ldr	r3, [r3, #16]
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d115      	bne.n	800f368 <xStreamBufferReset+0x68>
		{
			if( pxStreamBuffer->xTaskWaitingToSend == NULL )
 800f33c:	693b      	ldr	r3, [r7, #16]
 800f33e:	695b      	ldr	r3, [r3, #20]
 800f340:	2b00      	cmp	r3, #0
 800f342:	d111      	bne.n	800f368 <xStreamBufferReset+0x68>
			{
				prvInitialiseNewStreamBuffer( pxStreamBuffer,
 800f344:	693b      	ldr	r3, [r7, #16]
 800f346:	6999      	ldr	r1, [r3, #24]
 800f348:	693b      	ldr	r3, [r7, #16]
 800f34a:	689a      	ldr	r2, [r3, #8]
 800f34c:	693b      	ldr	r3, [r7, #16]
 800f34e:	68d8      	ldr	r0, [r3, #12]
 800f350:	693b      	ldr	r3, [r7, #16]
 800f352:	7f1b      	ldrb	r3, [r3, #28]
 800f354:	9300      	str	r3, [sp, #0]
 800f356:	4603      	mov	r3, r0
 800f358:	6938      	ldr	r0, [r7, #16]
 800f35a:	f000 fd38 	bl	800fdce <prvInitialiseNewStreamBuffer>
											  pxStreamBuffer->pucBuffer,
											  pxStreamBuffer->xLength,
											  pxStreamBuffer->xTriggerLevelBytes,
											  pxStreamBuffer->ucFlags );
				xReturn = pdPASS;
 800f35e:	2301      	movs	r3, #1
 800f360:	617b      	str	r3, [r7, #20]

				#if( configUSE_TRACE_FACILITY == 1 )
				{
					pxStreamBuffer->uxStreamBufferNumber = uxStreamBufferNumber;
 800f362:	693b      	ldr	r3, [r7, #16]
 800f364:	68fa      	ldr	r2, [r7, #12]
 800f366:	621a      	str	r2, [r3, #32]

				traceSTREAM_BUFFER_RESET( xStreamBuffer );
			}
		}
	}
	taskEXIT_CRITICAL();
 800f368:	f7fd fe76 	bl	800d058 <vPortExitCritical>

	return xReturn;
 800f36c:	697b      	ldr	r3, [r7, #20]
}
 800f36e:	4618      	mov	r0, r3
 800f370:	3718      	adds	r7, #24
 800f372:	46bd      	mov	sp, r7
 800f374:	bd80      	pop	{r7, pc}

0800f376 <xStreamBufferSetTriggerLevel>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferSetTriggerLevel( StreamBufferHandle_t xStreamBuffer, size_t xTriggerLevel )
{
 800f376:	b480      	push	{r7}
 800f378:	b087      	sub	sp, #28
 800f37a:	af00      	add	r7, sp, #0
 800f37c:	6078      	str	r0, [r7, #4]
 800f37e:	6039      	str	r1, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	613b      	str	r3, [r7, #16]
BaseType_t xReturn;

	configASSERT( pxStreamBuffer );
 800f384:	693b      	ldr	r3, [r7, #16]
 800f386:	2b00      	cmp	r3, #0
 800f388:	d109      	bne.n	800f39e <xStreamBufferSetTriggerLevel+0x28>
 800f38a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f38e:	f383 8811 	msr	BASEPRI, r3
 800f392:	f3bf 8f6f 	isb	sy
 800f396:	f3bf 8f4f 	dsb	sy
 800f39a:	60fb      	str	r3, [r7, #12]
 800f39c:	e7fe      	b.n	800f39c <xStreamBufferSetTriggerLevel+0x26>

	/* It is not valid for the trigger level to be 0. */
	if( xTriggerLevel == ( size_t ) 0 )
 800f39e:	683b      	ldr	r3, [r7, #0]
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d101      	bne.n	800f3a8 <xStreamBufferSetTriggerLevel+0x32>
	{
		xTriggerLevel = ( size_t ) 1;
 800f3a4:	2301      	movs	r3, #1
 800f3a6:	603b      	str	r3, [r7, #0]
	}

	/* The trigger level is the number of bytes that must be in the stream
	buffer before a task that is waiting for data is unblocked. */
	if( xTriggerLevel <= pxStreamBuffer->xLength )
 800f3a8:	693b      	ldr	r3, [r7, #16]
 800f3aa:	689a      	ldr	r2, [r3, #8]
 800f3ac:	683b      	ldr	r3, [r7, #0]
 800f3ae:	429a      	cmp	r2, r3
 800f3b0:	d305      	bcc.n	800f3be <xStreamBufferSetTriggerLevel+0x48>
	{
		pxStreamBuffer->xTriggerLevelBytes = xTriggerLevel;
 800f3b2:	693b      	ldr	r3, [r7, #16]
 800f3b4:	683a      	ldr	r2, [r7, #0]
 800f3b6:	60da      	str	r2, [r3, #12]
		xReturn = pdPASS;
 800f3b8:	2301      	movs	r3, #1
 800f3ba:	617b      	str	r3, [r7, #20]
 800f3bc:	e001      	b.n	800f3c2 <xStreamBufferSetTriggerLevel+0x4c>
	}
	else
	{
		xReturn = pdFALSE;
 800f3be:	2300      	movs	r3, #0
 800f3c0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f3c2:	697b      	ldr	r3, [r7, #20]
}
 800f3c4:	4618      	mov	r0, r3
 800f3c6:	371c      	adds	r7, #28
 800f3c8:	46bd      	mov	sp, r7
 800f3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ce:	4770      	bx	lr

0800f3d0 <xStreamBufferSpacesAvailable>:
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 800f3d0:	b480      	push	{r7}
 800f3d2:	b087      	sub	sp, #28
 800f3d4:	af00      	add	r7, sp, #0
 800f3d6:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	613b      	str	r3, [r7, #16]
size_t xSpace;

	configASSERT( pxStreamBuffer );
 800f3dc:	693b      	ldr	r3, [r7, #16]
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d109      	bne.n	800f3f6 <xStreamBufferSpacesAvailable+0x26>
 800f3e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3e6:	f383 8811 	msr	BASEPRI, r3
 800f3ea:	f3bf 8f6f 	isb	sy
 800f3ee:	f3bf 8f4f 	dsb	sy
 800f3f2:	60fb      	str	r3, [r7, #12]
 800f3f4:	e7fe      	b.n	800f3f4 <xStreamBufferSpacesAvailable+0x24>

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 800f3f6:	693b      	ldr	r3, [r7, #16]
 800f3f8:	689a      	ldr	r2, [r3, #8]
 800f3fa:	693b      	ldr	r3, [r7, #16]
 800f3fc:	681b      	ldr	r3, [r3, #0]
 800f3fe:	4413      	add	r3, r2
 800f400:	617b      	str	r3, [r7, #20]
	xSpace -= pxStreamBuffer->xHead;
 800f402:	693b      	ldr	r3, [r7, #16]
 800f404:	685b      	ldr	r3, [r3, #4]
 800f406:	697a      	ldr	r2, [r7, #20]
 800f408:	1ad3      	subs	r3, r2, r3
 800f40a:	617b      	str	r3, [r7, #20]
	xSpace -= ( size_t ) 1;
 800f40c:	697b      	ldr	r3, [r7, #20]
 800f40e:	3b01      	subs	r3, #1
 800f410:	617b      	str	r3, [r7, #20]

	if( xSpace >= pxStreamBuffer->xLength )
 800f412:	693b      	ldr	r3, [r7, #16]
 800f414:	689a      	ldr	r2, [r3, #8]
 800f416:	697b      	ldr	r3, [r7, #20]
 800f418:	429a      	cmp	r2, r3
 800f41a:	d804      	bhi.n	800f426 <xStreamBufferSpacesAvailable+0x56>
	{
		xSpace -= pxStreamBuffer->xLength;
 800f41c:	693b      	ldr	r3, [r7, #16]
 800f41e:	689b      	ldr	r3, [r3, #8]
 800f420:	697a      	ldr	r2, [r7, #20]
 800f422:	1ad3      	subs	r3, r2, r3
 800f424:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
 800f426:	697b      	ldr	r3, [r7, #20]
}
 800f428:	4618      	mov	r0, r3
 800f42a:	371c      	adds	r7, #28
 800f42c:	46bd      	mov	sp, r7
 800f42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f432:	4770      	bx	lr

0800f434 <xStreamBufferBytesAvailable>:
/*-----------------------------------------------------------*/

size_t xStreamBufferBytesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 800f434:	b580      	push	{r7, lr}
 800f436:	b086      	sub	sp, #24
 800f438:	af00      	add	r7, sp, #0
 800f43a:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	617b      	str	r3, [r7, #20]
size_t xReturn;

	configASSERT( pxStreamBuffer );
 800f440:	697b      	ldr	r3, [r7, #20]
 800f442:	2b00      	cmp	r3, #0
 800f444:	d109      	bne.n	800f45a <xStreamBufferBytesAvailable+0x26>
 800f446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f44a:	f383 8811 	msr	BASEPRI, r3
 800f44e:	f3bf 8f6f 	isb	sy
 800f452:	f3bf 8f4f 	dsb	sy
 800f456:	60fb      	str	r3, [r7, #12]
 800f458:	e7fe      	b.n	800f458 <xStreamBufferBytesAvailable+0x24>

	xReturn = prvBytesInBuffer( pxStreamBuffer );
 800f45a:	6978      	ldr	r0, [r7, #20]
 800f45c:	f000 fc97 	bl	800fd8e <prvBytesInBuffer>
 800f460:	6138      	str	r0, [r7, #16]
	return xReturn;
 800f462:	693b      	ldr	r3, [r7, #16]
}
 800f464:	4618      	mov	r0, r3
 800f466:	3718      	adds	r7, #24
 800f468:	46bd      	mov	sp, r7
 800f46a:	bd80      	pop	{r7, pc}

0800f46c <xStreamBufferSend>:

size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
						  const void *pvTxData,
						  size_t xDataLengthBytes,
						  TickType_t xTicksToWait )
{
 800f46c:	b580      	push	{r7, lr}
 800f46e:	b090      	sub	sp, #64	; 0x40
 800f470:	af02      	add	r7, sp, #8
 800f472:	60f8      	str	r0, [r7, #12]
 800f474:	60b9      	str	r1, [r7, #8]
 800f476:	607a      	str	r2, [r7, #4]
 800f478:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800f47a:	68fb      	ldr	r3, [r7, #12]
 800f47c:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xReturn, xSpace = 0;
 800f47e:	2300      	movs	r3, #0
 800f480:	637b      	str	r3, [r7, #52]	; 0x34
size_t xRequiredSpace = xDataLengthBytes;
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	633b      	str	r3, [r7, #48]	; 0x30
TimeOut_t xTimeOut;

	configASSERT( pvTxData );
 800f486:	68bb      	ldr	r3, [r7, #8]
 800f488:	2b00      	cmp	r3, #0
 800f48a:	d109      	bne.n	800f4a0 <xStreamBufferSend+0x34>
 800f48c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f490:	f383 8811 	msr	BASEPRI, r3
 800f494:	f3bf 8f6f 	isb	sy
 800f498:	f3bf 8f4f 	dsb	sy
 800f49c:	627b      	str	r3, [r7, #36]	; 0x24
 800f49e:	e7fe      	b.n	800f49e <xStreamBufferSend+0x32>
	configASSERT( pxStreamBuffer );
 800f4a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d109      	bne.n	800f4ba <xStreamBufferSend+0x4e>
 800f4a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4aa:	f383 8811 	msr	BASEPRI, r3
 800f4ae:	f3bf 8f6f 	isb	sy
 800f4b2:	f3bf 8f4f 	dsb	sy
 800f4b6:	623b      	str	r3, [r7, #32]
 800f4b8:	e7fe      	b.n	800f4b8 <xStreamBufferSend+0x4c>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800f4ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4bc:	7f1b      	ldrb	r3, [r3, #28]
 800f4be:	f003 0301 	and.w	r3, r3, #1
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	d010      	beq.n	800f4e8 <xStreamBufferSend+0x7c>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800f4c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f4c8:	3304      	adds	r3, #4
 800f4ca:	633b      	str	r3, [r7, #48]	; 0x30

		/* Overflow? */
		configASSERT( xRequiredSpace > xDataLengthBytes );
 800f4cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	429a      	cmp	r2, r3
 800f4d2:	d809      	bhi.n	800f4e8 <xStreamBufferSend+0x7c>
 800f4d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4d8:	f383 8811 	msr	BASEPRI, r3
 800f4dc:	f3bf 8f6f 	isb	sy
 800f4e0:	f3bf 8f4f 	dsb	sy
 800f4e4:	61fb      	str	r3, [r7, #28]
 800f4e6:	e7fe      	b.n	800f4e6 <xStreamBufferSend+0x7a>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 800f4e8:	683b      	ldr	r3, [r7, #0]
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d03d      	beq.n	800f56a <xStreamBufferSend+0xfe>
	{
		vTaskSetTimeOutState( &xTimeOut );
 800f4ee:	f107 0310 	add.w	r3, r7, #16
 800f4f2:	4618      	mov	r0, r3
 800f4f4:	f002 f950 	bl	8011798 <vTaskSetTimeOutState>

		do
		{
			/* Wait until the required number of bytes are free in the message
			buffer. */
			taskENTER_CRITICAL();
 800f4f8:	f7fd fd80 	bl	800cffc <vPortEnterCritical>
			{
				xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 800f4fc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f4fe:	f7ff ff67 	bl	800f3d0 <xStreamBufferSpacesAvailable>
 800f502:	6378      	str	r0, [r7, #52]	; 0x34

				if( xSpace < xRequiredSpace )
 800f504:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f508:	429a      	cmp	r2, r3
 800f50a:	d216      	bcs.n	800f53a <xStreamBufferSend+0xce>
				{
					/* Clear notification state as going to wait for space. */
					( void ) xTaskNotifyStateClear( NULL );
 800f50c:	2000      	movs	r0, #0
 800f50e:	f003 faa1 	bl	8012a54 <xTaskNotifyStateClear>

					/* Should only be one writer. */
					configASSERT( pxStreamBuffer->xTaskWaitingToSend == NULL );
 800f512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f514:	695b      	ldr	r3, [r3, #20]
 800f516:	2b00      	cmp	r3, #0
 800f518:	d009      	beq.n	800f52e <xStreamBufferSend+0xc2>
 800f51a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f51e:	f383 8811 	msr	BASEPRI, r3
 800f522:	f3bf 8f6f 	isb	sy
 800f526:	f3bf 8f4f 	dsb	sy
 800f52a:	61bb      	str	r3, [r7, #24]
 800f52c:	e7fe      	b.n	800f52c <xStreamBufferSend+0xc0>
					pxStreamBuffer->xTaskWaitingToSend = xTaskGetCurrentTaskHandle();
 800f52e:	f002 fb8b 	bl	8011c48 <xTaskGetCurrentTaskHandle>
 800f532:	4602      	mov	r2, r0
 800f534:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f536:	615a      	str	r2, [r3, #20]
 800f538:	e002      	b.n	800f540 <xStreamBufferSend+0xd4>
				}
				else
				{
					taskEXIT_CRITICAL();
 800f53a:	f7fd fd8d 	bl	800d058 <vPortExitCritical>
					break;
 800f53e:	e014      	b.n	800f56a <xStreamBufferSend+0xfe>
				}
			}
			taskEXIT_CRITICAL();
 800f540:	f7fd fd8a 	bl	800d058 <vPortExitCritical>

			traceBLOCKING_ON_STREAM_BUFFER_SEND( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 800f544:	683b      	ldr	r3, [r7, #0]
 800f546:	2200      	movs	r2, #0
 800f548:	2100      	movs	r1, #0
 800f54a:	2000      	movs	r0, #0
 800f54c:	f002 ff20 	bl	8012390 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToSend = NULL;
 800f550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f552:	2200      	movs	r2, #0
 800f554:	615a      	str	r2, [r3, #20]

		} while( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE );
 800f556:	463a      	mov	r2, r7
 800f558:	f107 0310 	add.w	r3, r7, #16
 800f55c:	4611      	mov	r1, r2
 800f55e:	4618      	mov	r0, r3
 800f560:	f002 f956 	bl	8011810 <xTaskCheckForTimeOut>
 800f564:	4603      	mov	r3, r0
 800f566:	2b00      	cmp	r3, #0
 800f568:	d0c6      	beq.n	800f4f8 <xStreamBufferSend+0x8c>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xSpace == ( size_t ) 0 )
 800f56a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d103      	bne.n	800f578 <xStreamBufferSend+0x10c>
	{
		xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 800f570:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f572:	f7ff ff2d 	bl	800f3d0 <xStreamBufferSpacesAvailable>
 800f576:	6378      	str	r0, [r7, #52]	; 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 800f578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f57a:	9300      	str	r3, [sp, #0]
 800f57c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f57e:	687a      	ldr	r2, [r7, #4]
 800f580:	68b9      	ldr	r1, [r7, #8]
 800f582:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f584:	f000 f891 	bl	800f6aa <prvWriteMessageToBuffer>
 800f588:	62b8      	str	r0, [r7, #40]	; 0x28

	if( xReturn > ( size_t ) 0 )
 800f58a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d019      	beq.n	800f5c4 <xStreamBufferSend+0x158>
	{
		traceSTREAM_BUFFER_SEND( xStreamBuffer, xReturn );

		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 800f590:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f592:	f000 fbfc 	bl	800fd8e <prvBytesInBuffer>
 800f596:	4602      	mov	r2, r0
 800f598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f59a:	68db      	ldr	r3, [r3, #12]
 800f59c:	429a      	cmp	r2, r3
 800f59e:	d311      	bcc.n	800f5c4 <xStreamBufferSend+0x158>
		{
			sbSEND_COMPLETED( pxStreamBuffer );
 800f5a0:	f001 fc5a 	bl	8010e58 <vTaskSuspendAll>
 800f5a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f5a6:	691b      	ldr	r3, [r3, #16]
 800f5a8:	2b00      	cmp	r3, #0
 800f5aa:	d009      	beq.n	800f5c0 <xStreamBufferSend+0x154>
 800f5ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f5ae:	6918      	ldr	r0, [r3, #16]
 800f5b0:	2300      	movs	r3, #0
 800f5b2:	2200      	movs	r2, #0
 800f5b4:	2100      	movs	r1, #0
 800f5b6:	f002 ffa9 	bl	801250c <xTaskGenericNotify>
 800f5ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f5bc:	2200      	movs	r2, #0
 800f5be:	611a      	str	r2, [r3, #16]
 800f5c0:	f001 fc58 	bl	8010e74 <xTaskResumeAll>
	{
		mtCOVERAGE_TEST_MARKER();
		traceSTREAM_BUFFER_SEND_FAILED( xStreamBuffer );
	}

	return xReturn;
 800f5c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800f5c6:	4618      	mov	r0, r3
 800f5c8:	3738      	adds	r7, #56	; 0x38
 800f5ca:	46bd      	mov	sp, r7
 800f5cc:	bd80      	pop	{r7, pc}

0800f5ce <xStreamBufferSendFromISR>:

size_t xStreamBufferSendFromISR( StreamBufferHandle_t xStreamBuffer,
								 const void *pvTxData,
								 size_t xDataLengthBytes,
								 BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f5ce:	b580      	push	{r7, lr}
 800f5d0:	b090      	sub	sp, #64	; 0x40
 800f5d2:	af02      	add	r7, sp, #8
 800f5d4:	60f8      	str	r0, [r7, #12]
 800f5d6:	60b9      	str	r1, [r7, #8]
 800f5d8:	607a      	str	r2, [r7, #4]
 800f5da:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	633b      	str	r3, [r7, #48]	; 0x30
size_t xReturn, xSpace;
size_t xRequiredSpace = xDataLengthBytes;
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	637b      	str	r3, [r7, #52]	; 0x34

	configASSERT( pvTxData );
 800f5e4:	68bb      	ldr	r3, [r7, #8]
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d109      	bne.n	800f5fe <xStreamBufferSendFromISR+0x30>
 800f5ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5ee:	f383 8811 	msr	BASEPRI, r3
 800f5f2:	f3bf 8f6f 	isb	sy
 800f5f6:	f3bf 8f4f 	dsb	sy
 800f5fa:	623b      	str	r3, [r7, #32]
 800f5fc:	e7fe      	b.n	800f5fc <xStreamBufferSendFromISR+0x2e>
	configASSERT( pxStreamBuffer );
 800f5fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f600:	2b00      	cmp	r3, #0
 800f602:	d109      	bne.n	800f618 <xStreamBufferSendFromISR+0x4a>
 800f604:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f608:	f383 8811 	msr	BASEPRI, r3
 800f60c:	f3bf 8f6f 	isb	sy
 800f610:	f3bf 8f4f 	dsb	sy
 800f614:	61fb      	str	r3, [r7, #28]
 800f616:	e7fe      	b.n	800f616 <xStreamBufferSendFromISR+0x48>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800f618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f61a:	7f1b      	ldrb	r3, [r3, #28]
 800f61c:	f003 0301 	and.w	r3, r3, #1
 800f620:	2b00      	cmp	r3, #0
 800f622:	d002      	beq.n	800f62a <xStreamBufferSendFromISR+0x5c>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800f624:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f626:	3304      	adds	r3, #4
 800f628:	637b      	str	r3, [r7, #52]	; 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 800f62a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f62c:	f7ff fed0 	bl	800f3d0 <xStreamBufferSpacesAvailable>
 800f630:	62f8      	str	r0, [r7, #44]	; 0x2c
	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 800f632:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f634:	9300      	str	r3, [sp, #0]
 800f636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f638:	687a      	ldr	r2, [r7, #4]
 800f63a:	68b9      	ldr	r1, [r7, #8]
 800f63c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f63e:	f000 f834 	bl	800f6aa <prvWriteMessageToBuffer>
 800f642:	62b8      	str	r0, [r7, #40]	; 0x28

	if( xReturn > ( size_t ) 0 )
 800f644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f646:	2b00      	cmp	r3, #0
 800f648:	d02a      	beq.n	800f6a0 <xStreamBufferSendFromISR+0xd2>
	{
		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 800f64a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f64c:	f000 fb9f 	bl	800fd8e <prvBytesInBuffer>
 800f650:	4602      	mov	r2, r0
 800f652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f654:	68db      	ldr	r3, [r3, #12]
 800f656:	429a      	cmp	r2, r3
 800f658:	d322      	bcc.n	800f6a0 <xStreamBufferSendFromISR+0xd2>
	__asm volatile
 800f65a:	f3ef 8211 	mrs	r2, BASEPRI
 800f65e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f662:	f383 8811 	msr	BASEPRI, r3
 800f666:	f3bf 8f6f 	isb	sy
 800f66a:	f3bf 8f4f 	dsb	sy
 800f66e:	61ba      	str	r2, [r7, #24]
 800f670:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800f672:	69bb      	ldr	r3, [r7, #24]
		{
			sbSEND_COMPLETE_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
 800f674:	627b      	str	r3, [r7, #36]	; 0x24
 800f676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f678:	691b      	ldr	r3, [r3, #16]
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d00b      	beq.n	800f696 <xStreamBufferSendFromISR+0xc8>
 800f67e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f680:	6918      	ldr	r0, [r3, #16]
 800f682:	683b      	ldr	r3, [r7, #0]
 800f684:	9300      	str	r3, [sp, #0]
 800f686:	2300      	movs	r3, #0
 800f688:	2200      	movs	r2, #0
 800f68a:	2100      	movs	r1, #0
 800f68c:	f003 f828 	bl	80126e0 <xTaskGenericNotifyFromISR>
 800f690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f692:	2200      	movs	r2, #0
 800f694:	611a      	str	r2, [r3, #16]
 800f696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f698:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f69a:	693b      	ldr	r3, [r7, #16]
 800f69c:	f383 8811 	msr	BASEPRI, r3
		mtCOVERAGE_TEST_MARKER();
	}

	traceSTREAM_BUFFER_SEND_FROM_ISR( xStreamBuffer, xReturn );

	return xReturn;
 800f6a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800f6a2:	4618      	mov	r0, r3
 800f6a4:	3738      	adds	r7, #56	; 0x38
 800f6a6:	46bd      	mov	sp, r7
 800f6a8:	bd80      	pop	{r7, pc}

0800f6aa <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
 800f6aa:	b580      	push	{r7, lr}
 800f6ac:	b086      	sub	sp, #24
 800f6ae:	af00      	add	r7, sp, #0
 800f6b0:	60f8      	str	r0, [r7, #12]
 800f6b2:	60b9      	str	r1, [r7, #8]
 800f6b4:	607a      	str	r2, [r7, #4]
 800f6b6:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
 800f6b8:	683b      	ldr	r3, [r7, #0]
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	d102      	bne.n	800f6c4 <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
 800f6be:	2300      	movs	r3, #0
 800f6c0:	617b      	str	r3, [r7, #20]
 800f6c2:	e01d      	b.n	800f700 <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	7f1b      	ldrb	r3, [r3, #28]
 800f6c8:	f003 0301 	and.w	r3, r3, #1
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d108      	bne.n	800f6e2 <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
 800f6d0:	2301      	movs	r3, #1
 800f6d2:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace );
 800f6d4:	687a      	ldr	r2, [r7, #4]
 800f6d6:	683b      	ldr	r3, [r7, #0]
 800f6d8:	4293      	cmp	r3, r2
 800f6da:	bf28      	it	cs
 800f6dc:	4613      	movcs	r3, r2
 800f6de:	607b      	str	r3, [r7, #4]
 800f6e0:	e00e      	b.n	800f700 <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
 800f6e2:	683a      	ldr	r2, [r7, #0]
 800f6e4:	6a3b      	ldr	r3, [r7, #32]
 800f6e6:	429a      	cmp	r2, r3
 800f6e8:	d308      	bcc.n	800f6fc <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
 800f6ea:	2301      	movs	r3, #1
 800f6ec:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
 800f6ee:	1d3b      	adds	r3, r7, #4
 800f6f0:	2204      	movs	r2, #4
 800f6f2:	4619      	mov	r1, r3
 800f6f4:	68f8      	ldr	r0, [r7, #12]
 800f6f6:	f000 fa64 	bl	800fbc2 <prvWriteBytesToBuffer>
 800f6fa:	e001      	b.n	800f700 <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
 800f6fc:	2300      	movs	r3, #0
 800f6fe:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
 800f700:	697b      	ldr	r3, [r7, #20]
 800f702:	2b00      	cmp	r3, #0
 800f704:	d007      	beq.n	800f716 <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	461a      	mov	r2, r3
 800f70a:	68b9      	ldr	r1, [r7, #8]
 800f70c:	68f8      	ldr	r0, [r7, #12]
 800f70e:	f000 fa58 	bl	800fbc2 <prvWriteBytesToBuffer>
 800f712:	6138      	str	r0, [r7, #16]
 800f714:	e001      	b.n	800f71a <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
 800f716:	2300      	movs	r3, #0
 800f718:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 800f71a:	693b      	ldr	r3, [r7, #16]
}
 800f71c:	4618      	mov	r0, r3
 800f71e:	3718      	adds	r7, #24
 800f720:	46bd      	mov	sp, r7
 800f722:	bd80      	pop	{r7, pc}

0800f724 <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
 800f724:	b580      	push	{r7, lr}
 800f726:	b08e      	sub	sp, #56	; 0x38
 800f728:	af02      	add	r7, sp, #8
 800f72a:	60f8      	str	r0, [r7, #12]
 800f72c:	60b9      	str	r1, [r7, #8]
 800f72e:	607a      	str	r2, [r7, #4]
 800f730:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800f732:	68fb      	ldr	r3, [r7, #12]
 800f734:	623b      	str	r3, [r7, #32]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 800f736:	2300      	movs	r3, #0
 800f738:	62fb      	str	r3, [r7, #44]	; 0x2c

	configASSERT( pvRxData );
 800f73a:	68bb      	ldr	r3, [r7, #8]
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	d109      	bne.n	800f754 <xStreamBufferReceive+0x30>
	__asm volatile
 800f740:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f744:	f383 8811 	msr	BASEPRI, r3
 800f748:	f3bf 8f6f 	isb	sy
 800f74c:	f3bf 8f4f 	dsb	sy
 800f750:	61fb      	str	r3, [r7, #28]
 800f752:	e7fe      	b.n	800f752 <xStreamBufferReceive+0x2e>
	configASSERT( pxStreamBuffer );
 800f754:	6a3b      	ldr	r3, [r7, #32]
 800f756:	2b00      	cmp	r3, #0
 800f758:	d109      	bne.n	800f76e <xStreamBufferReceive+0x4a>
 800f75a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f75e:	f383 8811 	msr	BASEPRI, r3
 800f762:	f3bf 8f6f 	isb	sy
 800f766:	f3bf 8f4f 	dsb	sy
 800f76a:	61bb      	str	r3, [r7, #24]
 800f76c:	e7fe      	b.n	800f76c <xStreamBufferReceive+0x48>
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800f76e:	6a3b      	ldr	r3, [r7, #32]
 800f770:	7f1b      	ldrb	r3, [r3, #28]
 800f772:	f003 0301 	and.w	r3, r3, #1
 800f776:	2b00      	cmp	r3, #0
 800f778:	d002      	beq.n	800f780 <xStreamBufferReceive+0x5c>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800f77a:	2304      	movs	r3, #4
 800f77c:	627b      	str	r3, [r7, #36]	; 0x24
 800f77e:	e001      	b.n	800f784 <xStreamBufferReceive+0x60>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 800f780:	2300      	movs	r3, #0
 800f782:	627b      	str	r3, [r7, #36]	; 0x24
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 800f784:	683b      	ldr	r3, [r7, #0]
 800f786:	2b00      	cmp	r3, #0
 800f788:	d033      	beq.n	800f7f2 <xStreamBufferReceive+0xce>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
 800f78a:	f7fd fc37 	bl	800cffc <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800f78e:	6a38      	ldr	r0, [r7, #32]
 800f790:	f000 fafd 	bl	800fd8e <prvBytesInBuffer>
 800f794:	62b8      	str	r0, [r7, #40]	; 0x28
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
 800f796:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f79a:	429a      	cmp	r2, r3
 800f79c:	d815      	bhi.n	800f7ca <xStreamBufferReceive+0xa6>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
 800f79e:	2000      	movs	r0, #0
 800f7a0:	f003 f958 	bl	8012a54 <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 800f7a4:	6a3b      	ldr	r3, [r7, #32]
 800f7a6:	691b      	ldr	r3, [r3, #16]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d009      	beq.n	800f7c0 <xStreamBufferReceive+0x9c>
 800f7ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7b0:	f383 8811 	msr	BASEPRI, r3
 800f7b4:	f3bf 8f6f 	isb	sy
 800f7b8:	f3bf 8f4f 	dsb	sy
 800f7bc:	617b      	str	r3, [r7, #20]
 800f7be:	e7fe      	b.n	800f7be <xStreamBufferReceive+0x9a>
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 800f7c0:	f002 fa42 	bl	8011c48 <xTaskGetCurrentTaskHandle>
 800f7c4:	4602      	mov	r2, r0
 800f7c6:	6a3b      	ldr	r3, [r7, #32]
 800f7c8:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800f7ca:	f7fd fc45 	bl	800d058 <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
 800f7ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f7d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7d2:	429a      	cmp	r2, r3
 800f7d4:	d811      	bhi.n	800f7fa <xStreamBufferReceive+0xd6>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 800f7d6:	683b      	ldr	r3, [r7, #0]
 800f7d8:	2200      	movs	r2, #0
 800f7da:	2100      	movs	r1, #0
 800f7dc:	2000      	movs	r0, #0
 800f7de:	f002 fdd7 	bl	8012390 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
 800f7e2:	6a3b      	ldr	r3, [r7, #32]
 800f7e4:	2200      	movs	r2, #0
 800f7e6:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800f7e8:	6a38      	ldr	r0, [r7, #32]
 800f7ea:	f000 fad0 	bl	800fd8e <prvBytesInBuffer>
 800f7ee:	62b8      	str	r0, [r7, #40]	; 0x28
 800f7f0:	e003      	b.n	800f7fa <xStreamBufferReceive+0xd6>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800f7f2:	6a38      	ldr	r0, [r7, #32]
 800f7f4:	f000 facb 	bl	800fd8e <prvBytesInBuffer>
 800f7f8:	62b8      	str	r0, [r7, #40]	; 0x28
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
 800f7fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f7fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7fe:	429a      	cmp	r2, r3
 800f800:	d91d      	bls.n	800f83e <xStreamBufferReceive+0x11a>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
 800f802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f804:	9300      	str	r3, [sp, #0]
 800f806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f808:	687a      	ldr	r2, [r7, #4]
 800f80a:	68b9      	ldr	r1, [r7, #8]
 800f80c:	6a38      	ldr	r0, [r7, #32]
 800f80e:	f000 f8ce 	bl	800f9ae <prvReadMessageFromBuffer>
 800f812:	62f8      	str	r0, [r7, #44]	; 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
 800f814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f816:	2b00      	cmp	r3, #0
 800f818:	d011      	beq.n	800f83e <xStreamBufferReceive+0x11a>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
 800f81a:	f001 fb1d 	bl	8010e58 <vTaskSuspendAll>
 800f81e:	6a3b      	ldr	r3, [r7, #32]
 800f820:	695b      	ldr	r3, [r3, #20]
 800f822:	2b00      	cmp	r3, #0
 800f824:	d009      	beq.n	800f83a <xStreamBufferReceive+0x116>
 800f826:	6a3b      	ldr	r3, [r7, #32]
 800f828:	6958      	ldr	r0, [r3, #20]
 800f82a:	2300      	movs	r3, #0
 800f82c:	2200      	movs	r2, #0
 800f82e:	2100      	movs	r1, #0
 800f830:	f002 fe6c 	bl	801250c <xTaskGenericNotify>
 800f834:	6a3b      	ldr	r3, [r7, #32]
 800f836:	2200      	movs	r2, #0
 800f838:	615a      	str	r2, [r3, #20]
 800f83a:	f001 fb1b 	bl	8010e74 <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
 800f83e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800f840:	4618      	mov	r0, r3
 800f842:	3730      	adds	r7, #48	; 0x30
 800f844:	46bd      	mov	sp, r7
 800f846:	bd80      	pop	{r7, pc}

0800f848 <xStreamBufferNextMessageLengthBytes>:
/*-----------------------------------------------------------*/

size_t xStreamBufferNextMessageLengthBytes( StreamBufferHandle_t xStreamBuffer )
{
 800f848:	b580      	push	{r7, lr}
 800f84a:	b08a      	sub	sp, #40	; 0x28
 800f84c:	af00      	add	r7, sp, #0
 800f84e:	6078      	str	r0, [r7, #4]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	623b      	str	r3, [r7, #32]
size_t xReturn, xBytesAvailable, xOriginalTail;
configMESSAGE_BUFFER_LENGTH_TYPE xTempReturn;

	configASSERT( pxStreamBuffer );
 800f854:	6a3b      	ldr	r3, [r7, #32]
 800f856:	2b00      	cmp	r3, #0
 800f858:	d109      	bne.n	800f86e <xStreamBufferNextMessageLengthBytes+0x26>
 800f85a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f85e:	f383 8811 	msr	BASEPRI, r3
 800f862:	f3bf 8f6f 	isb	sy
 800f866:	f3bf 8f4f 	dsb	sy
 800f86a:	617b      	str	r3, [r7, #20]
 800f86c:	e7fe      	b.n	800f86c <xStreamBufferNextMessageLengthBytes+0x24>

	/* Ensure the stream buffer is being used as a message buffer. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800f86e:	6a3b      	ldr	r3, [r7, #32]
 800f870:	7f1b      	ldrb	r3, [r3, #28]
 800f872:	f003 0301 	and.w	r3, r3, #1
 800f876:	2b00      	cmp	r3, #0
 800f878:	d026      	beq.n	800f8c8 <xStreamBufferNextMessageLengthBytes+0x80>
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800f87a:	6a38      	ldr	r0, [r7, #32]
 800f87c:	f000 fa87 	bl	800fd8e <prvBytesInBuffer>
 800f880:	61f8      	str	r0, [r7, #28]
		if( xBytesAvailable > sbBYTES_TO_STORE_MESSAGE_LENGTH )
 800f882:	69fb      	ldr	r3, [r7, #28]
 800f884:	2b04      	cmp	r3, #4
 800f886:	d90f      	bls.n	800f8a8 <xStreamBufferNextMessageLengthBytes+0x60>
			required to hold the length of the next message, so another message
			is available.  Return its length without removing the length bytes
			from the buffer.  A copy of the tail is stored so the buffer can be
			returned to its prior state as the message is not actually being
			removed from the buffer. */
			xOriginalTail = pxStreamBuffer->xTail;
 800f888:	6a3b      	ldr	r3, [r7, #32]
 800f88a:	681b      	ldr	r3, [r3, #0]
 800f88c:	61bb      	str	r3, [r7, #24]
			( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempReturn, sbBYTES_TO_STORE_MESSAGE_LENGTH, xBytesAvailable );
 800f88e:	f107 010c 	add.w	r1, r7, #12
 800f892:	69fb      	ldr	r3, [r7, #28]
 800f894:	2204      	movs	r2, #4
 800f896:	6a38      	ldr	r0, [r7, #32]
 800f898:	f000 fa02 	bl	800fca0 <prvReadBytesFromBuffer>
			xReturn = ( size_t ) xTempReturn;
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	627b      	str	r3, [r7, #36]	; 0x24
			pxStreamBuffer->xTail = xOriginalTail;
 800f8a0:	6a3b      	ldr	r3, [r7, #32]
 800f8a2:	69ba      	ldr	r2, [r7, #24]
 800f8a4:	601a      	str	r2, [r3, #0]
 800f8a6:	e011      	b.n	800f8cc <xStreamBufferNextMessageLengthBytes+0x84>
		{
			/* The minimum amount of bytes in a message buffer is
			( sbBYTES_TO_STORE_MESSAGE_LENGTH + 1 ), so if xBytesAvailable is
			less than sbBYTES_TO_STORE_MESSAGE_LENGTH the only other valid
			value is 0. */
			configASSERT( xBytesAvailable == 0 );
 800f8a8:	69fb      	ldr	r3, [r7, #28]
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	d009      	beq.n	800f8c2 <xStreamBufferNextMessageLengthBytes+0x7a>
 800f8ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8b2:	f383 8811 	msr	BASEPRI, r3
 800f8b6:	f3bf 8f6f 	isb	sy
 800f8ba:	f3bf 8f4f 	dsb	sy
 800f8be:	613b      	str	r3, [r7, #16]
 800f8c0:	e7fe      	b.n	800f8c0 <xStreamBufferNextMessageLengthBytes+0x78>
			xReturn = 0;
 800f8c2:	2300      	movs	r3, #0
 800f8c4:	627b      	str	r3, [r7, #36]	; 0x24
 800f8c6:	e001      	b.n	800f8cc <xStreamBufferNextMessageLengthBytes+0x84>
		}
	}
	else
	{
		xReturn = 0;
 800f8c8:	2300      	movs	r3, #0
 800f8ca:	627b      	str	r3, [r7, #36]	; 0x24
	}

	return xReturn;
 800f8cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f8ce:	4618      	mov	r0, r3
 800f8d0:	3728      	adds	r7, #40	; 0x28
 800f8d2:	46bd      	mov	sp, r7
 800f8d4:	bd80      	pop	{r7, pc}

0800f8d6 <xStreamBufferReceiveFromISR>:

size_t xStreamBufferReceiveFromISR( StreamBufferHandle_t xStreamBuffer,
									void *pvRxData,
									size_t xBufferLengthBytes,
									BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f8d6:	b580      	push	{r7, lr}
 800f8d8:	b090      	sub	sp, #64	; 0x40
 800f8da:	af02      	add	r7, sp, #8
 800f8dc:	60f8      	str	r0, [r7, #12]
 800f8de:	60b9      	str	r1, [r7, #8]
 800f8e0:	607a      	str	r2, [r7, #4]
 800f8e2:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800f8e4:	68fb      	ldr	r3, [r7, #12]
 800f8e6:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 800f8e8:	2300      	movs	r3, #0
 800f8ea:	637b      	str	r3, [r7, #52]	; 0x34

	configASSERT( pvRxData );
 800f8ec:	68bb      	ldr	r3, [r7, #8]
 800f8ee:	2b00      	cmp	r3, #0
 800f8f0:	d109      	bne.n	800f906 <xStreamBufferReceiveFromISR+0x30>
 800f8f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8f6:	f383 8811 	msr	BASEPRI, r3
 800f8fa:	f3bf 8f6f 	isb	sy
 800f8fe:	f3bf 8f4f 	dsb	sy
 800f902:	623b      	str	r3, [r7, #32]
 800f904:	e7fe      	b.n	800f904 <xStreamBufferReceiveFromISR+0x2e>
	configASSERT( pxStreamBuffer );
 800f906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d109      	bne.n	800f920 <xStreamBufferReceiveFromISR+0x4a>
 800f90c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f910:	f383 8811 	msr	BASEPRI, r3
 800f914:	f3bf 8f6f 	isb	sy
 800f918:	f3bf 8f4f 	dsb	sy
 800f91c:	61fb      	str	r3, [r7, #28]
 800f91e:	e7fe      	b.n	800f91e <xStreamBufferReceiveFromISR+0x48>
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800f920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f922:	7f1b      	ldrb	r3, [r3, #28]
 800f924:	f003 0301 	and.w	r3, r3, #1
 800f928:	2b00      	cmp	r3, #0
 800f92a:	d002      	beq.n	800f932 <xStreamBufferReceiveFromISR+0x5c>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800f92c:	2304      	movs	r3, #4
 800f92e:	633b      	str	r3, [r7, #48]	; 0x30
 800f930:	e001      	b.n	800f936 <xStreamBufferReceiveFromISR+0x60>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 800f932:	2300      	movs	r3, #0
 800f934:	633b      	str	r3, [r7, #48]	; 0x30
	}

	xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800f936:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f938:	f000 fa29 	bl	800fd8e <prvBytesInBuffer>
 800f93c:	62b8      	str	r0, [r7, #40]	; 0x28
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
 800f93e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f942:	429a      	cmp	r2, r3
 800f944:	d92e      	bls.n	800f9a4 <xStreamBufferReceiveFromISR+0xce>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
 800f946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f948:	9300      	str	r3, [sp, #0]
 800f94a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f94c:	687a      	ldr	r2, [r7, #4]
 800f94e:	68b9      	ldr	r1, [r7, #8]
 800f950:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f952:	f000 f82c 	bl	800f9ae <prvReadMessageFromBuffer>
 800f956:	6378      	str	r0, [r7, #52]	; 0x34

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
 800f958:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d022      	beq.n	800f9a4 <xStreamBufferReceiveFromISR+0xce>
	__asm volatile
 800f95e:	f3ef 8211 	mrs	r2, BASEPRI
 800f962:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f966:	f383 8811 	msr	BASEPRI, r3
 800f96a:	f3bf 8f6f 	isb	sy
 800f96e:	f3bf 8f4f 	dsb	sy
 800f972:	61ba      	str	r2, [r7, #24]
 800f974:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800f976:	69bb      	ldr	r3, [r7, #24]
		{
			sbRECEIVE_COMPLETED_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
 800f978:	627b      	str	r3, [r7, #36]	; 0x24
 800f97a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f97c:	695b      	ldr	r3, [r3, #20]
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d00b      	beq.n	800f99a <xStreamBufferReceiveFromISR+0xc4>
 800f982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f984:	6958      	ldr	r0, [r3, #20]
 800f986:	683b      	ldr	r3, [r7, #0]
 800f988:	9300      	str	r3, [sp, #0]
 800f98a:	2300      	movs	r3, #0
 800f98c:	2200      	movs	r2, #0
 800f98e:	2100      	movs	r1, #0
 800f990:	f002 fea6 	bl	80126e0 <xTaskGenericNotifyFromISR>
 800f994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f996:	2200      	movs	r2, #0
 800f998:	615a      	str	r2, [r3, #20]
 800f99a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f99c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f99e:	693b      	ldr	r3, [r7, #16]
 800f9a0:	f383 8811 	msr	BASEPRI, r3
		mtCOVERAGE_TEST_MARKER();
	}

	traceSTREAM_BUFFER_RECEIVE_FROM_ISR( xStreamBuffer, xReceivedLength );

	return xReceivedLength;
 800f9a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800f9a6:	4618      	mov	r0, r3
 800f9a8:	3738      	adds	r7, #56	; 0x38
 800f9aa:	46bd      	mov	sp, r7
 800f9ac:	bd80      	pop	{r7, pc}

0800f9ae <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
 800f9ae:	b580      	push	{r7, lr}
 800f9b0:	b088      	sub	sp, #32
 800f9b2:	af00      	add	r7, sp, #0
 800f9b4:	60f8      	str	r0, [r7, #12]
 800f9b6:	60b9      	str	r1, [r7, #8]
 800f9b8:	607a      	str	r2, [r7, #4]
 800f9ba:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;
configMESSAGE_BUFFER_LENGTH_TYPE xTempNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
 800f9bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d019      	beq.n	800f9f6 <prvReadMessageFromBuffer+0x48>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	61bb      	str	r3, [r7, #24]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
 800f9c8:	f107 0110 	add.w	r1, r7, #16
 800f9cc:	683b      	ldr	r3, [r7, #0]
 800f9ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f9d0:	68f8      	ldr	r0, [r7, #12]
 800f9d2:	f000 f965 	bl	800fca0 <prvReadBytesFromBuffer>
		xNextMessageLength = ( size_t ) xTempNextMessageLength;
 800f9d6:	693b      	ldr	r3, [r7, #16]
 800f9d8:	61fb      	str	r3, [r7, #28]

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
 800f9da:	683a      	ldr	r2, [r7, #0]
 800f9dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9de:	1ad3      	subs	r3, r2, r3
 800f9e0:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
 800f9e2:	69fa      	ldr	r2, [r7, #28]
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	429a      	cmp	r2, r3
 800f9e8:	d907      	bls.n	800f9fa <prvReadMessageFromBuffer+0x4c>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	69ba      	ldr	r2, [r7, #24]
 800f9ee:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
 800f9f0:	2300      	movs	r3, #0
 800f9f2:	61fb      	str	r3, [r7, #28]
 800f9f4:	e001      	b.n	800f9fa <prvReadMessageFromBuffer+0x4c>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	61fb      	str	r3, [r7, #28]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 800f9fa:	683b      	ldr	r3, [r7, #0]
 800f9fc:	69fa      	ldr	r2, [r7, #28]
 800f9fe:	68b9      	ldr	r1, [r7, #8]
 800fa00:	68f8      	ldr	r0, [r7, #12]
 800fa02:	f000 f94d 	bl	800fca0 <prvReadBytesFromBuffer>
 800fa06:	6178      	str	r0, [r7, #20]

	return xReceivedLength;
 800fa08:	697b      	ldr	r3, [r7, #20]
}
 800fa0a:	4618      	mov	r0, r3
 800fa0c:	3720      	adds	r7, #32
 800fa0e:	46bd      	mov	sp, r7
 800fa10:	bd80      	pop	{r7, pc}

0800fa12 <xStreamBufferIsEmpty>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferIsEmpty( StreamBufferHandle_t xStreamBuffer )
{
 800fa12:	b480      	push	{r7}
 800fa14:	b087      	sub	sp, #28
 800fa16:	af00      	add	r7, sp, #0
 800fa18:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	613b      	str	r3, [r7, #16]
BaseType_t xReturn;
size_t xTail;

	configASSERT( pxStreamBuffer );
 800fa1e:	693b      	ldr	r3, [r7, #16]
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d109      	bne.n	800fa38 <xStreamBufferIsEmpty+0x26>
	__asm volatile
 800fa24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa28:	f383 8811 	msr	BASEPRI, r3
 800fa2c:	f3bf 8f6f 	isb	sy
 800fa30:	f3bf 8f4f 	dsb	sy
 800fa34:	60bb      	str	r3, [r7, #8]
 800fa36:	e7fe      	b.n	800fa36 <xStreamBufferIsEmpty+0x24>

	/* True if no bytes are available. */
	xTail = pxStreamBuffer->xTail;
 800fa38:	693b      	ldr	r3, [r7, #16]
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	60fb      	str	r3, [r7, #12]
	if( pxStreamBuffer->xHead == xTail )
 800fa3e:	693b      	ldr	r3, [r7, #16]
 800fa40:	685a      	ldr	r2, [r3, #4]
 800fa42:	68fb      	ldr	r3, [r7, #12]
 800fa44:	429a      	cmp	r2, r3
 800fa46:	d102      	bne.n	800fa4e <xStreamBufferIsEmpty+0x3c>
	{
		xReturn = pdTRUE;
 800fa48:	2301      	movs	r3, #1
 800fa4a:	617b      	str	r3, [r7, #20]
 800fa4c:	e001      	b.n	800fa52 <xStreamBufferIsEmpty+0x40>
	}
	else
	{
		xReturn = pdFALSE;
 800fa4e:	2300      	movs	r3, #0
 800fa50:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800fa52:	697b      	ldr	r3, [r7, #20]
}
 800fa54:	4618      	mov	r0, r3
 800fa56:	371c      	adds	r7, #28
 800fa58:	46bd      	mov	sp, r7
 800fa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa5e:	4770      	bx	lr

0800fa60 <xStreamBufferIsFull>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferIsFull( StreamBufferHandle_t xStreamBuffer )
{
 800fa60:	b580      	push	{r7, lr}
 800fa62:	b086      	sub	sp, #24
 800fa64:	af00      	add	r7, sp, #0
 800fa66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
size_t xBytesToStoreMessageLength;
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxStreamBuffer );
 800fa6c:	68fb      	ldr	r3, [r7, #12]
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d109      	bne.n	800fa86 <xStreamBufferIsFull+0x26>
 800fa72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa76:	f383 8811 	msr	BASEPRI, r3
 800fa7a:	f3bf 8f6f 	isb	sy
 800fa7e:	f3bf 8f4f 	dsb	sy
 800fa82:	60bb      	str	r3, [r7, #8]
 800fa84:	e7fe      	b.n	800fa84 <xStreamBufferIsFull+0x24>

	/* This generic version of the receive function is used by both message
	buffers, which store discrete messages, and stream buffers, which store a
	continuous stream of bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	7f1b      	ldrb	r3, [r3, #28]
 800fa8a:	f003 0301 	and.w	r3, r3, #1
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d002      	beq.n	800fa98 <xStreamBufferIsFull+0x38>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800fa92:	2304      	movs	r3, #4
 800fa94:	613b      	str	r3, [r7, #16]
 800fa96:	e001      	b.n	800fa9c <xStreamBufferIsFull+0x3c>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 800fa98:	2300      	movs	r3, #0
 800fa9a:	613b      	str	r3, [r7, #16]
	}

	/* True if the available space equals zero. */
	if( xStreamBufferSpacesAvailable( xStreamBuffer ) <= xBytesToStoreMessageLength )
 800fa9c:	6878      	ldr	r0, [r7, #4]
 800fa9e:	f7ff fc97 	bl	800f3d0 <xStreamBufferSpacesAvailable>
 800faa2:	4602      	mov	r2, r0
 800faa4:	693b      	ldr	r3, [r7, #16]
 800faa6:	429a      	cmp	r2, r3
 800faa8:	d802      	bhi.n	800fab0 <xStreamBufferIsFull+0x50>
	{
		xReturn = pdTRUE;
 800faaa:	2301      	movs	r3, #1
 800faac:	617b      	str	r3, [r7, #20]
 800faae:	e001      	b.n	800fab4 <xStreamBufferIsFull+0x54>
	}
	else
	{
		xReturn = pdFALSE;
 800fab0:	2300      	movs	r3, #0
 800fab2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800fab4:	697b      	ldr	r3, [r7, #20]
}
 800fab6:	4618      	mov	r0, r3
 800fab8:	3718      	adds	r7, #24
 800faba:	46bd      	mov	sp, r7
 800fabc:	bd80      	pop	{r7, pc}

0800fabe <xStreamBufferSendCompletedFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferSendCompletedFromISR( StreamBufferHandle_t xStreamBuffer, BaseType_t *pxHigherPriorityTaskWoken )
{
 800fabe:	b580      	push	{r7, lr}
 800fac0:	b08c      	sub	sp, #48	; 0x30
 800fac2:	af02      	add	r7, sp, #8
 800fac4:	6078      	str	r0, [r7, #4]
 800fac6:	6039      	str	r1, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	623b      	str	r3, [r7, #32]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;

	configASSERT( pxStreamBuffer );
 800facc:	6a3b      	ldr	r3, [r7, #32]
 800face:	2b00      	cmp	r3, #0
 800fad0:	d109      	bne.n	800fae6 <xStreamBufferSendCompletedFromISR+0x28>
 800fad2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fad6:	f383 8811 	msr	BASEPRI, r3
 800fada:	f3bf 8f6f 	isb	sy
 800fade:	f3bf 8f4f 	dsb	sy
 800fae2:	61bb      	str	r3, [r7, #24]
 800fae4:	e7fe      	b.n	800fae4 <xStreamBufferSendCompletedFromISR+0x26>
	__asm volatile
 800fae6:	f3ef 8211 	mrs	r2, BASEPRI
 800faea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800faee:	f383 8811 	msr	BASEPRI, r3
 800faf2:	f3bf 8f6f 	isb	sy
 800faf6:	f3bf 8f4f 	dsb	sy
 800fafa:	617a      	str	r2, [r7, #20]
 800fafc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800fafe:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = ( UBaseType_t ) portSET_INTERRUPT_MASK_FROM_ISR();
 800fb00:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxStreamBuffer )->xTaskWaitingToReceive != NULL )
 800fb02:	6a3b      	ldr	r3, [r7, #32]
 800fb04:	691b      	ldr	r3, [r3, #16]
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	d00e      	beq.n	800fb28 <xStreamBufferSendCompletedFromISR+0x6a>
		{
			( void ) xTaskNotifyFromISR( ( pxStreamBuffer )->xTaskWaitingToReceive,
 800fb0a:	6a3b      	ldr	r3, [r7, #32]
 800fb0c:	6918      	ldr	r0, [r3, #16]
 800fb0e:	683b      	ldr	r3, [r7, #0]
 800fb10:	9300      	str	r3, [sp, #0]
 800fb12:	2300      	movs	r3, #0
 800fb14:	2200      	movs	r2, #0
 800fb16:	2100      	movs	r1, #0
 800fb18:	f002 fde2 	bl	80126e0 <xTaskGenericNotifyFromISR>
										 ( uint32_t ) 0,
										 eNoAction,
										 pxHigherPriorityTaskWoken );
			( pxStreamBuffer )->xTaskWaitingToReceive = NULL;
 800fb1c:	6a3b      	ldr	r3, [r7, #32]
 800fb1e:	2200      	movs	r2, #0
 800fb20:	611a      	str	r2, [r3, #16]
			xReturn = pdTRUE;
 800fb22:	2301      	movs	r3, #1
 800fb24:	627b      	str	r3, [r7, #36]	; 0x24
 800fb26:	e001      	b.n	800fb2c <xStreamBufferSendCompletedFromISR+0x6e>
		}
		else
		{
			xReturn = pdFALSE;
 800fb28:	2300      	movs	r3, #0
 800fb2a:	627b      	str	r3, [r7, #36]	; 0x24
 800fb2c:	69fb      	ldr	r3, [r7, #28]
 800fb2e:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800fb30:	68fb      	ldr	r3, [r7, #12]
 800fb32:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fb36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800fb38:	4618      	mov	r0, r3
 800fb3a:	3728      	adds	r7, #40	; 0x28
 800fb3c:	46bd      	mov	sp, r7
 800fb3e:	bd80      	pop	{r7, pc}

0800fb40 <xStreamBufferReceiveCompletedFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferReceiveCompletedFromISR( StreamBufferHandle_t xStreamBuffer, BaseType_t *pxHigherPriorityTaskWoken )
{
 800fb40:	b580      	push	{r7, lr}
 800fb42:	b08c      	sub	sp, #48	; 0x30
 800fb44:	af02      	add	r7, sp, #8
 800fb46:	6078      	str	r0, [r7, #4]
 800fb48:	6039      	str	r1, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	623b      	str	r3, [r7, #32]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;

	configASSERT( pxStreamBuffer );
 800fb4e:	6a3b      	ldr	r3, [r7, #32]
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d109      	bne.n	800fb68 <xStreamBufferReceiveCompletedFromISR+0x28>
	__asm volatile
 800fb54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb58:	f383 8811 	msr	BASEPRI, r3
 800fb5c:	f3bf 8f6f 	isb	sy
 800fb60:	f3bf 8f4f 	dsb	sy
 800fb64:	61bb      	str	r3, [r7, #24]
 800fb66:	e7fe      	b.n	800fb66 <xStreamBufferReceiveCompletedFromISR+0x26>
	__asm volatile
 800fb68:	f3ef 8211 	mrs	r2, BASEPRI
 800fb6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb70:	f383 8811 	msr	BASEPRI, r3
 800fb74:	f3bf 8f6f 	isb	sy
 800fb78:	f3bf 8f4f 	dsb	sy
 800fb7c:	617a      	str	r2, [r7, #20]
 800fb7e:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800fb80:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = ( UBaseType_t ) portSET_INTERRUPT_MASK_FROM_ISR();
 800fb82:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxStreamBuffer )->xTaskWaitingToSend != NULL )
 800fb84:	6a3b      	ldr	r3, [r7, #32]
 800fb86:	695b      	ldr	r3, [r3, #20]
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	d00e      	beq.n	800fbaa <xStreamBufferReceiveCompletedFromISR+0x6a>
		{
			( void ) xTaskNotifyFromISR( ( pxStreamBuffer )->xTaskWaitingToSend,
 800fb8c:	6a3b      	ldr	r3, [r7, #32]
 800fb8e:	6958      	ldr	r0, [r3, #20]
 800fb90:	683b      	ldr	r3, [r7, #0]
 800fb92:	9300      	str	r3, [sp, #0]
 800fb94:	2300      	movs	r3, #0
 800fb96:	2200      	movs	r2, #0
 800fb98:	2100      	movs	r1, #0
 800fb9a:	f002 fda1 	bl	80126e0 <xTaskGenericNotifyFromISR>
										 ( uint32_t ) 0,
										 eNoAction,
										 pxHigherPriorityTaskWoken );
			( pxStreamBuffer )->xTaskWaitingToSend = NULL;
 800fb9e:	6a3b      	ldr	r3, [r7, #32]
 800fba0:	2200      	movs	r2, #0
 800fba2:	615a      	str	r2, [r3, #20]
			xReturn = pdTRUE;
 800fba4:	2301      	movs	r3, #1
 800fba6:	627b      	str	r3, [r7, #36]	; 0x24
 800fba8:	e001      	b.n	800fbae <xStreamBufferReceiveCompletedFromISR+0x6e>
		}
		else
		{
			xReturn = pdFALSE;
 800fbaa:	2300      	movs	r3, #0
 800fbac:	627b      	str	r3, [r7, #36]	; 0x24
 800fbae:	69fb      	ldr	r3, [r7, #28]
 800fbb0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800fbb2:	68fb      	ldr	r3, [r7, #12]
 800fbb4:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fbb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800fbba:	4618      	mov	r0, r3
 800fbbc:	3728      	adds	r7, #40	; 0x28
 800fbbe:	46bd      	mov	sp, r7
 800fbc0:	bd80      	pop	{r7, pc}

0800fbc2 <prvWriteBytesToBuffer>:
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
 800fbc2:	b580      	push	{r7, lr}
 800fbc4:	b08a      	sub	sp, #40	; 0x28
 800fbc6:	af00      	add	r7, sp, #0
 800fbc8:	60f8      	str	r0, [r7, #12]
 800fbca:	60b9      	str	r1, [r7, #8]
 800fbcc:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	2b00      	cmp	r3, #0
 800fbd2:	d109      	bne.n	800fbe8 <prvWriteBytesToBuffer+0x26>
	__asm volatile
 800fbd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbd8:	f383 8811 	msr	BASEPRI, r3
 800fbdc:	f3bf 8f6f 	isb	sy
 800fbe0:	f3bf 8f4f 	dsb	sy
 800fbe4:	61fb      	str	r3, [r7, #28]
 800fbe6:	e7fe      	b.n	800fbe6 <prvWriteBytesToBuffer+0x24>

	xNextHead = pxStreamBuffer->xHead;
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	685b      	ldr	r3, [r3, #4]
 800fbec:	627b      	str	r3, [r7, #36]	; 0x24

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
 800fbee:	68fb      	ldr	r3, [r7, #12]
 800fbf0:	689a      	ldr	r2, [r3, #8]
 800fbf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbf4:	1ad2      	subs	r2, r2, r3
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	4293      	cmp	r3, r2
 800fbfa:	bf28      	it	cs
 800fbfc:	4613      	movcs	r3, r2
 800fbfe:	623b      	str	r3, [r7, #32]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
 800fc00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fc02:	6a3b      	ldr	r3, [r7, #32]
 800fc04:	441a      	add	r2, r3
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	689b      	ldr	r3, [r3, #8]
 800fc0a:	429a      	cmp	r2, r3
 800fc0c:	d909      	bls.n	800fc22 <prvWriteBytesToBuffer+0x60>
 800fc0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc12:	f383 8811 	msr	BASEPRI, r3
 800fc16:	f3bf 8f6f 	isb	sy
 800fc1a:	f3bf 8f4f 	dsb	sy
 800fc1e:	61bb      	str	r3, [r7, #24]
 800fc20:	e7fe      	b.n	800fc20 <prvWriteBytesToBuffer+0x5e>
	( void ) memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	699a      	ldr	r2, [r3, #24]
 800fc26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc28:	4413      	add	r3, r2
 800fc2a:	6a3a      	ldr	r2, [r7, #32]
 800fc2c:	68b9      	ldr	r1, [r7, #8]
 800fc2e:	4618      	mov	r0, r3
 800fc30:	f008 fb0c 	bl	801824c <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
 800fc34:	687a      	ldr	r2, [r7, #4]
 800fc36:	6a3b      	ldr	r3, [r7, #32]
 800fc38:	429a      	cmp	r2, r3
 800fc3a:	d91b      	bls.n	800fc74 <prvWriteBytesToBuffer+0xb2>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 800fc3c:	687a      	ldr	r2, [r7, #4]
 800fc3e:	6a3b      	ldr	r3, [r7, #32]
 800fc40:	1ad2      	subs	r2, r2, r3
 800fc42:	68fb      	ldr	r3, [r7, #12]
 800fc44:	689b      	ldr	r3, [r3, #8]
 800fc46:	429a      	cmp	r2, r3
 800fc48:	d909      	bls.n	800fc5e <prvWriteBytesToBuffer+0x9c>
 800fc4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc4e:	f383 8811 	msr	BASEPRI, r3
 800fc52:	f3bf 8f6f 	isb	sy
 800fc56:	f3bf 8f4f 	dsb	sy
 800fc5a:	617b      	str	r3, [r7, #20]
 800fc5c:	e7fe      	b.n	800fc5c <prvWriteBytesToBuffer+0x9a>
		( void ) memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	6998      	ldr	r0, [r3, #24]
 800fc62:	68ba      	ldr	r2, [r7, #8]
 800fc64:	6a3b      	ldr	r3, [r7, #32]
 800fc66:	18d1      	adds	r1, r2, r3
 800fc68:	687a      	ldr	r2, [r7, #4]
 800fc6a:	6a3b      	ldr	r3, [r7, #32]
 800fc6c:	1ad3      	subs	r3, r2, r3
 800fc6e:	461a      	mov	r2, r3
 800fc70:	f008 faec 	bl	801824c <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
 800fc74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	4413      	add	r3, r2
 800fc7a:	627b      	str	r3, [r7, #36]	; 0x24
	if( xNextHead >= pxStreamBuffer->xLength )
 800fc7c:	68fb      	ldr	r3, [r7, #12]
 800fc7e:	689a      	ldr	r2, [r3, #8]
 800fc80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc82:	429a      	cmp	r2, r3
 800fc84:	d804      	bhi.n	800fc90 <prvWriteBytesToBuffer+0xce>
	{
		xNextHead -= pxStreamBuffer->xLength;
 800fc86:	68fb      	ldr	r3, [r7, #12]
 800fc88:	689b      	ldr	r3, [r3, #8]
 800fc8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fc8c:	1ad3      	subs	r3, r2, r3
 800fc8e:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fc94:	605a      	str	r2, [r3, #4]

	return xCount;
 800fc96:	687b      	ldr	r3, [r7, #4]
}
 800fc98:	4618      	mov	r0, r3
 800fc9a:	3728      	adds	r7, #40	; 0x28
 800fc9c:	46bd      	mov	sp, r7
 800fc9e:	bd80      	pop	{r7, pc}

0800fca0 <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
 800fca0:	b580      	push	{r7, lr}
 800fca2:	b08a      	sub	sp, #40	; 0x28
 800fca4:	af00      	add	r7, sp, #0
 800fca6:	60f8      	str	r0, [r7, #12]
 800fca8:	60b9      	str	r1, [r7, #8]
 800fcaa:	607a      	str	r2, [r7, #4]
 800fcac:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
 800fcae:	687a      	ldr	r2, [r7, #4]
 800fcb0:	683b      	ldr	r3, [r7, #0]
 800fcb2:	4293      	cmp	r3, r2
 800fcb4:	bf28      	it	cs
 800fcb6:	4613      	movcs	r3, r2
 800fcb8:	623b      	str	r3, [r7, #32]

	if( xCount > ( size_t ) 0 )
 800fcba:	6a3b      	ldr	r3, [r7, #32]
 800fcbc:	2b00      	cmp	r3, #0
 800fcbe:	d061      	beq.n	800fd84 <prvReadBytesFromBuffer+0xe4>
	{
		xNextTail = pxStreamBuffer->xTail;
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	681b      	ldr	r3, [r3, #0]
 800fcc4:	627b      	str	r3, [r7, #36]	; 0x24

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
 800fcc6:	68fb      	ldr	r3, [r7, #12]
 800fcc8:	689a      	ldr	r2, [r3, #8]
 800fcca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fccc:	1ad2      	subs	r2, r2, r3
 800fcce:	6a3b      	ldr	r3, [r7, #32]
 800fcd0:	4293      	cmp	r3, r2
 800fcd2:	bf28      	it	cs
 800fcd4:	4613      	movcs	r3, r2
 800fcd6:	61fb      	str	r3, [r7, #28]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
 800fcd8:	69fa      	ldr	r2, [r7, #28]
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	429a      	cmp	r2, r3
 800fcde:	d909      	bls.n	800fcf4 <prvReadBytesFromBuffer+0x54>
 800fce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fce4:	f383 8811 	msr	BASEPRI, r3
 800fce8:	f3bf 8f6f 	isb	sy
 800fcec:	f3bf 8f4f 	dsb	sy
 800fcf0:	61bb      	str	r3, [r7, #24]
 800fcf2:	e7fe      	b.n	800fcf2 <prvReadBytesFromBuffer+0x52>
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
 800fcf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fcf6:	69fb      	ldr	r3, [r7, #28]
 800fcf8:	441a      	add	r2, r3
 800fcfa:	68fb      	ldr	r3, [r7, #12]
 800fcfc:	689b      	ldr	r3, [r3, #8]
 800fcfe:	429a      	cmp	r2, r3
 800fd00:	d909      	bls.n	800fd16 <prvReadBytesFromBuffer+0x76>
 800fd02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd06:	f383 8811 	msr	BASEPRI, r3
 800fd0a:	f3bf 8f6f 	isb	sy
 800fd0e:	f3bf 8f4f 	dsb	sy
 800fd12:	617b      	str	r3, [r7, #20]
 800fd14:	e7fe      	b.n	800fd14 <prvReadBytesFromBuffer+0x74>
		( void ) memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800fd16:	68fb      	ldr	r3, [r7, #12]
 800fd18:	699a      	ldr	r2, [r3, #24]
 800fd1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd1c:	4413      	add	r3, r2
 800fd1e:	69fa      	ldr	r2, [r7, #28]
 800fd20:	4619      	mov	r1, r3
 800fd22:	68b8      	ldr	r0, [r7, #8]
 800fd24:	f008 fa92 	bl	801824c <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
 800fd28:	6a3a      	ldr	r2, [r7, #32]
 800fd2a:	69fb      	ldr	r3, [r7, #28]
 800fd2c:	429a      	cmp	r2, r3
 800fd2e:	d918      	bls.n	800fd62 <prvReadBytesFromBuffer+0xc2>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
 800fd30:	6a3a      	ldr	r2, [r7, #32]
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	429a      	cmp	r2, r3
 800fd36:	d909      	bls.n	800fd4c <prvReadBytesFromBuffer+0xac>
 800fd38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd3c:	f383 8811 	msr	BASEPRI, r3
 800fd40:	f3bf 8f6f 	isb	sy
 800fd44:	f3bf 8f4f 	dsb	sy
 800fd48:	613b      	str	r3, [r7, #16]
 800fd4a:	e7fe      	b.n	800fd4a <prvReadBytesFromBuffer+0xaa>
			( void ) memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800fd4c:	68ba      	ldr	r2, [r7, #8]
 800fd4e:	69fb      	ldr	r3, [r7, #28]
 800fd50:	18d0      	adds	r0, r2, r3
 800fd52:	68fb      	ldr	r3, [r7, #12]
 800fd54:	6999      	ldr	r1, [r3, #24]
 800fd56:	6a3a      	ldr	r2, [r7, #32]
 800fd58:	69fb      	ldr	r3, [r7, #28]
 800fd5a:	1ad3      	subs	r3, r2, r3
 800fd5c:	461a      	mov	r2, r3
 800fd5e:	f008 fa75 	bl	801824c <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
 800fd62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fd64:	6a3b      	ldr	r3, [r7, #32]
 800fd66:	4413      	add	r3, r2
 800fd68:	627b      	str	r3, [r7, #36]	; 0x24

		if( xNextTail >= pxStreamBuffer->xLength )
 800fd6a:	68fb      	ldr	r3, [r7, #12]
 800fd6c:	689a      	ldr	r2, [r3, #8]
 800fd6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd70:	429a      	cmp	r2, r3
 800fd72:	d804      	bhi.n	800fd7e <prvReadBytesFromBuffer+0xde>
		{
			xNextTail -= pxStreamBuffer->xLength;
 800fd74:	68fb      	ldr	r3, [r7, #12]
 800fd76:	689b      	ldr	r3, [r3, #8]
 800fd78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fd7a:	1ad3      	subs	r3, r2, r3
 800fd7c:	627b      	str	r3, [r7, #36]	; 0x24
		}

		pxStreamBuffer->xTail = xNextTail;
 800fd7e:	68fb      	ldr	r3, [r7, #12]
 800fd80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fd82:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800fd84:	6a3b      	ldr	r3, [r7, #32]
}
 800fd86:	4618      	mov	r0, r3
 800fd88:	3728      	adds	r7, #40	; 0x28
 800fd8a:	46bd      	mov	sp, r7
 800fd8c:	bd80      	pop	{r7, pc}

0800fd8e <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
 800fd8e:	b480      	push	{r7}
 800fd90:	b085      	sub	sp, #20
 800fd92:	af00      	add	r7, sp, #0
 800fd94:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	689a      	ldr	r2, [r3, #8]
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	685b      	ldr	r3, [r3, #4]
 800fd9e:	4413      	add	r3, r2
 800fda0:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	681b      	ldr	r3, [r3, #0]
 800fda6:	68fa      	ldr	r2, [r7, #12]
 800fda8:	1ad3      	subs	r3, r2, r3
 800fdaa:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	689a      	ldr	r2, [r3, #8]
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	429a      	cmp	r2, r3
 800fdb4:	d804      	bhi.n	800fdc0 <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	689b      	ldr	r3, [r3, #8]
 800fdba:	68fa      	ldr	r2, [r7, #12]
 800fdbc:	1ad3      	subs	r3, r2, r3
 800fdbe:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800fdc0:	68fb      	ldr	r3, [r7, #12]
}
 800fdc2:	4618      	mov	r0, r3
 800fdc4:	3714      	adds	r7, #20
 800fdc6:	46bd      	mov	sp, r7
 800fdc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdcc:	4770      	bx	lr

0800fdce <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  uint8_t ucFlags )
{
 800fdce:	b580      	push	{r7, lr}
 800fdd0:	b086      	sub	sp, #24
 800fdd2:	af00      	add	r7, sp, #0
 800fdd4:	60f8      	str	r0, [r7, #12]
 800fdd6:	60b9      	str	r1, [r7, #8]
 800fdd8:	607a      	str	r2, [r7, #4]
 800fdda:	603b      	str	r3, [r7, #0]
	#if( configASSERT_DEFINED == 1 )
	{
		/* The value written just has to be identifiable when looking at the
		memory.  Don't use 0xA5 as that is the stack fill value and could
		result in confusion as to what is actually being observed. */
		const BaseType_t xWriteValue = 0x55;
 800fddc:	2355      	movs	r3, #85	; 0x55
 800fdde:	617b      	str	r3, [r7, #20]
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 800fde0:	687a      	ldr	r2, [r7, #4]
 800fde2:	6979      	ldr	r1, [r7, #20]
 800fde4:	68b8      	ldr	r0, [r7, #8]
 800fde6:	f008 fa3c 	bl	8018262 <memset>
 800fdea:	4602      	mov	r2, r0
 800fdec:	68bb      	ldr	r3, [r7, #8]
 800fdee:	429a      	cmp	r2, r3
 800fdf0:	d009      	beq.n	800fe06 <prvInitialiseNewStreamBuffer+0x38>
 800fdf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fdf6:	f383 8811 	msr	BASEPRI, r3
 800fdfa:	f3bf 8f6f 	isb	sy
 800fdfe:	f3bf 8f4f 	dsb	sy
 800fe02:	613b      	str	r3, [r7, #16]
 800fe04:	e7fe      	b.n	800fe04 <prvInitialiseNewStreamBuffer+0x36>
	} /*lint !e529 !e438 xWriteValue is only used if configASSERT() is defined. */
	#endif

	( void ) memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 800fe06:	2224      	movs	r2, #36	; 0x24
 800fe08:	2100      	movs	r1, #0
 800fe0a:	68f8      	ldr	r0, [r7, #12]
 800fe0c:	f008 fa29 	bl	8018262 <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
 800fe10:	68fb      	ldr	r3, [r7, #12]
 800fe12:	68ba      	ldr	r2, [r7, #8]
 800fe14:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
 800fe16:	68fb      	ldr	r3, [r7, #12]
 800fe18:	687a      	ldr	r2, [r7, #4]
 800fe1a:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 800fe1c:	68fb      	ldr	r3, [r7, #12]
 800fe1e:	683a      	ldr	r2, [r7, #0]
 800fe20:	60da      	str	r2, [r3, #12]
	pxStreamBuffer->ucFlags = ucFlags;
 800fe22:	68fb      	ldr	r3, [r7, #12]
 800fe24:	f897 2020 	ldrb.w	r2, [r7, #32]
 800fe28:	771a      	strb	r2, [r3, #28]
}
 800fe2a:	bf00      	nop
 800fe2c:	3718      	adds	r7, #24
 800fe2e:	46bd      	mov	sp, r7
 800fe30:	bd80      	pop	{r7, pc}

0800fe32 <uxStreamBufferGetStreamBufferNumber>:

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxStreamBufferGetStreamBufferNumber( StreamBufferHandle_t xStreamBuffer )
	{
 800fe32:	b480      	push	{r7}
 800fe34:	b083      	sub	sp, #12
 800fe36:	af00      	add	r7, sp, #0
 800fe38:	6078      	str	r0, [r7, #4]
		return xStreamBuffer->uxStreamBufferNumber;
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	6a1b      	ldr	r3, [r3, #32]
	}
 800fe3e:	4618      	mov	r0, r3
 800fe40:	370c      	adds	r7, #12
 800fe42:	46bd      	mov	sp, r7
 800fe44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe48:	4770      	bx	lr

0800fe4a <vStreamBufferSetStreamBufferNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vStreamBufferSetStreamBufferNumber( StreamBufferHandle_t xStreamBuffer, UBaseType_t uxStreamBufferNumber )
	{
 800fe4a:	b480      	push	{r7}
 800fe4c:	b083      	sub	sp, #12
 800fe4e:	af00      	add	r7, sp, #0
 800fe50:	6078      	str	r0, [r7, #4]
 800fe52:	6039      	str	r1, [r7, #0]
		xStreamBuffer->uxStreamBufferNumber = uxStreamBufferNumber;
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	683a      	ldr	r2, [r7, #0]
 800fe58:	621a      	str	r2, [r3, #32]
	}
 800fe5a:	bf00      	nop
 800fe5c:	370c      	adds	r7, #12
 800fe5e:	46bd      	mov	sp, r7
 800fe60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe64:	4770      	bx	lr

0800fe66 <ucStreamBufferGetStreamBufferType>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	uint8_t ucStreamBufferGetStreamBufferType( StreamBufferHandle_t xStreamBuffer )
	{
 800fe66:	b480      	push	{r7}
 800fe68:	b083      	sub	sp, #12
 800fe6a:	af00      	add	r7, sp, #0
 800fe6c:	6078      	str	r0, [r7, #4]
		return ( xStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER );
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	7f1b      	ldrb	r3, [r3, #28]
 800fe72:	f003 0301 	and.w	r3, r3, #1
 800fe76:	b2db      	uxtb	r3, r3
	}
 800fe78:	4618      	mov	r0, r3
 800fe7a:	370c      	adds	r7, #12
 800fe7c:	46bd      	mov	sp, r7
 800fe7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe82:	4770      	bx	lr

0800fe84 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800fe84:	b580      	push	{r7, lr}
 800fe86:	b08c      	sub	sp, #48	; 0x30
 800fe88:	af04      	add	r7, sp, #16
 800fe8a:	60f8      	str	r0, [r7, #12]
 800fe8c:	60b9      	str	r1, [r7, #8]
 800fe8e:	603b      	str	r3, [r7, #0]
 800fe90:	4613      	mov	r3, r2
 800fe92:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800fe94:	88fb      	ldrh	r3, [r7, #6]
 800fe96:	009b      	lsls	r3, r3, #2
 800fe98:	4618      	mov	r0, r3
 800fe9a:	f7fd f9c1 	bl	800d220 <pvPortMalloc>
 800fe9e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800fea0:	697b      	ldr	r3, [r7, #20]
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d00e      	beq.n	800fec4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800fea6:	2058      	movs	r0, #88	; 0x58
 800fea8:	f7fd f9ba 	bl	800d220 <pvPortMalloc>
 800feac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800feae:	69fb      	ldr	r3, [r7, #28]
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	d003      	beq.n	800febc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800feb4:	69fb      	ldr	r3, [r7, #28]
 800feb6:	697a      	ldr	r2, [r7, #20]
 800feb8:	631a      	str	r2, [r3, #48]	; 0x30
 800feba:	e005      	b.n	800fec8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800febc:	6978      	ldr	r0, [r7, #20]
 800febe:	f7fd f9f5 	bl	800d2ac <vPortFree>
 800fec2:	e001      	b.n	800fec8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800fec4:	2300      	movs	r3, #0
 800fec6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800fec8:	69fb      	ldr	r3, [r7, #28]
 800feca:	2b00      	cmp	r3, #0
 800fecc:	d013      	beq.n	800fef6 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800fece:	88fa      	ldrh	r2, [r7, #6]
 800fed0:	2300      	movs	r3, #0
 800fed2:	9303      	str	r3, [sp, #12]
 800fed4:	69fb      	ldr	r3, [r7, #28]
 800fed6:	9302      	str	r3, [sp, #8]
 800fed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800feda:	9301      	str	r3, [sp, #4]
 800fedc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fede:	9300      	str	r3, [sp, #0]
 800fee0:	683b      	ldr	r3, [r7, #0]
 800fee2:	68b9      	ldr	r1, [r7, #8]
 800fee4:	68f8      	ldr	r0, [r7, #12]
 800fee6:	f000 f80e 	bl	800ff06 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800feea:	69f8      	ldr	r0, [r7, #28]
 800feec:	f000 f89e 	bl	801002c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800fef0:	2301      	movs	r3, #1
 800fef2:	61bb      	str	r3, [r7, #24]
 800fef4:	e002      	b.n	800fefc <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800fef6:	f04f 33ff 	mov.w	r3, #4294967295
 800fefa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fefc:	69bb      	ldr	r3, [r7, #24]
	}
 800fefe:	4618      	mov	r0, r3
 800ff00:	3720      	adds	r7, #32
 800ff02:	46bd      	mov	sp, r7
 800ff04:	bd80      	pop	{r7, pc}

0800ff06 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ff06:	b580      	push	{r7, lr}
 800ff08:	b088      	sub	sp, #32
 800ff0a:	af00      	add	r7, sp, #0
 800ff0c:	60f8      	str	r0, [r7, #12]
 800ff0e:	60b9      	str	r1, [r7, #8]
 800ff10:	607a      	str	r2, [r7, #4]
 800ff12:	603b      	str	r3, [r7, #0]
			xRunPrivileged = pdFALSE;
		}
		uxPriority &= ~portPRIVILEGE_BIT;
	#endif /* portUSING_MPU_WRAPPERS == 1 */

	configASSERT( pcName );
 800ff14:	68bb      	ldr	r3, [r7, #8]
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d109      	bne.n	800ff2e <prvInitialiseNewTask+0x28>
 800ff1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff1e:	f383 8811 	msr	BASEPRI, r3
 800ff22:	f3bf 8f6f 	isb	sy
 800ff26:	f3bf 8f4f 	dsb	sy
 800ff2a:	617b      	str	r3, [r7, #20]
 800ff2c:	e7fe      	b.n	800ff2c <prvInitialiseNewTask+0x26>

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ff2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff30:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	009b      	lsls	r3, r3, #2
 800ff36:	461a      	mov	r2, r3
 800ff38:	21a5      	movs	r1, #165	; 0xa5
 800ff3a:	f008 f992 	bl	8018262 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ff3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800ff48:	3b01      	subs	r3, #1
 800ff4a:	009b      	lsls	r3, r3, #2
 800ff4c:	4413      	add	r3, r2
 800ff4e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ff50:	69bb      	ldr	r3, [r7, #24]
 800ff52:	f023 0307 	bic.w	r3, r3, #7
 800ff56:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ff58:	69bb      	ldr	r3, [r7, #24]
 800ff5a:	f003 0307 	and.w	r3, r3, #7
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d009      	beq.n	800ff76 <prvInitialiseNewTask+0x70>
 800ff62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff66:	f383 8811 	msr	BASEPRI, r3
 800ff6a:	f3bf 8f6f 	isb	sy
 800ff6e:	f3bf 8f4f 	dsb	sy
 800ff72:	613b      	str	r3, [r7, #16]
 800ff74:	e7fe      	b.n	800ff74 <prvInitialiseNewTask+0x6e>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ff76:	2300      	movs	r3, #0
 800ff78:	61fb      	str	r3, [r7, #28]
 800ff7a:	e012      	b.n	800ffa2 <prvInitialiseNewTask+0x9c>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ff7c:	68ba      	ldr	r2, [r7, #8]
 800ff7e:	69fb      	ldr	r3, [r7, #28]
 800ff80:	4413      	add	r3, r2
 800ff82:	7819      	ldrb	r1, [r3, #0]
 800ff84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ff86:	69fb      	ldr	r3, [r7, #28]
 800ff88:	4413      	add	r3, r2
 800ff8a:	3334      	adds	r3, #52	; 0x34
 800ff8c:	460a      	mov	r2, r1
 800ff8e:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
 800ff90:	68ba      	ldr	r2, [r7, #8]
 800ff92:	69fb      	ldr	r3, [r7, #28]
 800ff94:	4413      	add	r3, r2
 800ff96:	781b      	ldrb	r3, [r3, #0]
 800ff98:	2b00      	cmp	r3, #0
 800ff9a:	d006      	beq.n	800ffaa <prvInitialiseNewTask+0xa4>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ff9c:	69fb      	ldr	r3, [r7, #28]
 800ff9e:	3301      	adds	r3, #1
 800ffa0:	61fb      	str	r3, [r7, #28]
 800ffa2:	69fb      	ldr	r3, [r7, #28]
 800ffa4:	2b09      	cmp	r3, #9
 800ffa6:	d9e9      	bls.n	800ff7c <prvInitialiseNewTask+0x76>
 800ffa8:	e000      	b.n	800ffac <prvInitialiseNewTask+0xa6>
		{
			break;
 800ffaa:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ffac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ffae:	2200      	movs	r2, #0
 800ffb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ffb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ffb6:	2b04      	cmp	r3, #4
 800ffb8:	d901      	bls.n	800ffbe <prvInitialiseNewTask+0xb8>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ffba:	2304      	movs	r3, #4
 800ffbc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ffbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ffc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ffc2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ffc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ffc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ffc8:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
 800ffca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ffcc:	2200      	movs	r2, #0
 800ffce:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ffd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ffd2:	3304      	adds	r3, #4
 800ffd4:	4618      	mov	r0, r3
 800ffd6:	f7fc fe2f 	bl	800cc38 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ffda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ffdc:	3318      	adds	r3, #24
 800ffde:	4618      	mov	r0, r3
 800ffe0:	f7fc fe2a 	bl	800cc38 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ffe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ffe6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ffe8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ffea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ffec:	f1c3 0205 	rsb	r2, r3, #5
 800fff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fff2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800fff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fff6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fff8:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800fffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fffc:	2200      	movs	r2, #0
 800fffe:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010002:	2200      	movs	r2, #0
 8010004:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010008:	683a      	ldr	r2, [r7, #0]
 801000a:	68f9      	ldr	r1, [r7, #12]
 801000c:	69b8      	ldr	r0, [r7, #24]
 801000e:	f7fc fea7 	bl	800cd60 <pxPortInitialiseStack>
 8010012:	4602      	mov	r2, r0
 8010014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010016:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801001a:	2b00      	cmp	r3, #0
 801001c:	d002      	beq.n	8010024 <prvInitialiseNewTask+0x11e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801001e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010020:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010022:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010024:	bf00      	nop
 8010026:	3720      	adds	r7, #32
 8010028:	46bd      	mov	sp, r7
 801002a:	bd80      	pop	{r7, pc}

0801002c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801002c:	b580      	push	{r7, lr}
 801002e:	b082      	sub	sp, #8
 8010030:	af00      	add	r7, sp, #0
 8010032:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010034:	f7fc ffe2 	bl	800cffc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010038:	4b5c      	ldr	r3, [pc, #368]	; (80101ac <prvAddNewTaskToReadyList+0x180>)
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	3301      	adds	r3, #1
 801003e:	4a5b      	ldr	r2, [pc, #364]	; (80101ac <prvAddNewTaskToReadyList+0x180>)
 8010040:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010042:	4b5b      	ldr	r3, [pc, #364]	; (80101b0 <prvAddNewTaskToReadyList+0x184>)
 8010044:	681b      	ldr	r3, [r3, #0]
 8010046:	2b00      	cmp	r3, #0
 8010048:	d109      	bne.n	801005e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801004a:	4a59      	ldr	r2, [pc, #356]	; (80101b0 <prvAddNewTaskToReadyList+0x184>)
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010050:	4b56      	ldr	r3, [pc, #344]	; (80101ac <prvAddNewTaskToReadyList+0x180>)
 8010052:	681b      	ldr	r3, [r3, #0]
 8010054:	2b01      	cmp	r3, #1
 8010056:	d110      	bne.n	801007a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010058:	f001 fc86 	bl	8011968 <prvInitialiseTaskLists>
 801005c:	e00d      	b.n	801007a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801005e:	4b55      	ldr	r3, [pc, #340]	; (80101b4 <prvAddNewTaskToReadyList+0x188>)
 8010060:	681b      	ldr	r3, [r3, #0]
 8010062:	2b00      	cmp	r3, #0
 8010064:	d109      	bne.n	801007a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010066:	4b52      	ldr	r3, [pc, #328]	; (80101b0 <prvAddNewTaskToReadyList+0x184>)
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010070:	429a      	cmp	r2, r3
 8010072:	d802      	bhi.n	801007a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010074:	4a4e      	ldr	r2, [pc, #312]	; (80101b0 <prvAddNewTaskToReadyList+0x184>)
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801007a:	4b4f      	ldr	r3, [pc, #316]	; (80101b8 <prvAddNewTaskToReadyList+0x18c>)
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	3301      	adds	r3, #1
 8010080:	4a4d      	ldr	r2, [pc, #308]	; (80101b8 <prvAddNewTaskToReadyList+0x18c>)
 8010082:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8010084:	4b4c      	ldr	r3, [pc, #304]	; (80101b8 <prvAddNewTaskToReadyList+0x18c>)
 8010086:	681a      	ldr	r2, [r3, #0]
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	2b00      	cmp	r3, #0
 8010090:	d048      	beq.n	8010124 <prvAddNewTaskToReadyList+0xf8>
 8010092:	2003      	movs	r0, #3
 8010094:	f005 f886 	bl	80151a4 <prvTraceGetObjectHandle>
 8010098:	4603      	mov	r3, r0
 801009a:	b29b      	uxth	r3, r3
 801009c:	4619      	mov	r1, r3
 801009e:	6878      	ldr	r0, [r7, #4]
 80100a0:	f003 f98f 	bl	80133c2 <prvTraceSetTaskNumberLow16>
 80100a4:	4b45      	ldr	r3, [pc, #276]	; (80101bc <prvAddNewTaskToReadyList+0x190>)
 80100a6:	881b      	ldrh	r3, [r3, #0]
 80100a8:	4619      	mov	r1, r3
 80100aa:	6878      	ldr	r0, [r7, #4]
 80100ac:	f003 f99f 	bl	80133ee <prvTraceSetTaskNumberHigh16>
 80100b0:	6878      	ldr	r0, [r7, #4]
 80100b2:	f003 f96b 	bl	801338c <prvTraceGetTaskNumberLow16>
 80100b6:	4603      	mov	r3, r0
 80100b8:	b2d9      	uxtb	r1, r3
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	3334      	adds	r3, #52	; 0x34
 80100be:	461a      	mov	r2, r3
 80100c0:	2003      	movs	r0, #3
 80100c2:	f005 f9b1 	bl	8015428 <prvTraceSetObjectName>
 80100c6:	6878      	ldr	r0, [r7, #4]
 80100c8:	f003 f960 	bl	801338c <prvTraceGetTaskNumberLow16>
 80100cc:	4603      	mov	r3, r0
 80100ce:	b2d9      	uxtb	r1, r3
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80100d4:	b2db      	uxtb	r3, r3
 80100d6:	461a      	mov	r2, r3
 80100d8:	2003      	movs	r0, #3
 80100da:	f004 fdb5 	bl	8014c48 <prvTraceSetPriorityProperty>
 80100de:	f003 fa1c 	bl	801351a <prvTraceGetCurrentTaskHandle>
 80100e2:	4603      	mov	r3, r0
 80100e4:	4618      	mov	r0, r3
 80100e6:	f003 f95e 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 80100ea:	4603      	mov	r3, r0
 80100ec:	461a      	mov	r2, r3
 80100ee:	4b34      	ldr	r3, [pc, #208]	; (80101c0 <prvAddNewTaskToReadyList+0x194>)
 80100f0:	881b      	ldrh	r3, [r3, #0]
 80100f2:	4013      	ands	r3, r2
 80100f4:	b29b      	uxth	r3, r3
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d014      	beq.n	8010124 <prvAddNewTaskToReadyList+0xf8>
 80100fa:	6878      	ldr	r0, [r7, #4]
 80100fc:	f003 f953 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8010100:	4603      	mov	r3, r0
 8010102:	461a      	mov	r2, r3
 8010104:	4b2e      	ldr	r3, [pc, #184]	; (80101c0 <prvAddNewTaskToReadyList+0x194>)
 8010106:	881b      	ldrh	r3, [r3, #0]
 8010108:	4013      	ands	r3, r2
 801010a:	b29b      	uxth	r3, r3
 801010c:	2b00      	cmp	r3, #0
 801010e:	d009      	beq.n	8010124 <prvAddNewTaskToReadyList+0xf8>
 8010110:	6878      	ldr	r0, [r7, #4]
 8010112:	f003 f93b 	bl	801338c <prvTraceGetTaskNumberLow16>
 8010116:	4603      	mov	r3, r0
 8010118:	b2db      	uxtb	r3, r3
 801011a:	461a      	mov	r2, r3
 801011c:	2103      	movs	r1, #3
 801011e:	201b      	movs	r0, #27
 8010120:	f004 fac4 	bl	80146ac <prvTraceStoreKernelCall>

		prvAddTaskToReadyList( pxNewTCB );
 8010124:	6878      	ldr	r0, [r7, #4]
 8010126:	f003 f93e 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 801012a:	4603      	mov	r3, r0
 801012c:	461a      	mov	r2, r3
 801012e:	4b24      	ldr	r3, [pc, #144]	; (80101c0 <prvAddNewTaskToReadyList+0x194>)
 8010130:	881b      	ldrh	r3, [r3, #0]
 8010132:	4013      	ands	r3, r2
 8010134:	b29b      	uxth	r3, r3
 8010136:	2b00      	cmp	r3, #0
 8010138:	d007      	beq.n	801014a <prvAddNewTaskToReadyList+0x11e>
 801013a:	6878      	ldr	r0, [r7, #4]
 801013c:	f003 f926 	bl	801338c <prvTraceGetTaskNumberLow16>
 8010140:	4603      	mov	r3, r0
 8010142:	b2db      	uxtb	r3, r3
 8010144:	4618      	mov	r0, r3
 8010146:	f004 f9f9 	bl	801453c <prvTraceStoreTaskReady>
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801014e:	2201      	movs	r2, #1
 8010150:	409a      	lsls	r2, r3
 8010152:	4b1c      	ldr	r3, [pc, #112]	; (80101c4 <prvAddNewTaskToReadyList+0x198>)
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	4313      	orrs	r3, r2
 8010158:	4a1a      	ldr	r2, [pc, #104]	; (80101c4 <prvAddNewTaskToReadyList+0x198>)
 801015a:	6013      	str	r3, [r2, #0]
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010160:	4613      	mov	r3, r2
 8010162:	009b      	lsls	r3, r3, #2
 8010164:	4413      	add	r3, r2
 8010166:	009b      	lsls	r3, r3, #2
 8010168:	4a17      	ldr	r2, [pc, #92]	; (80101c8 <prvAddNewTaskToReadyList+0x19c>)
 801016a:	441a      	add	r2, r3
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	3304      	adds	r3, #4
 8010170:	4619      	mov	r1, r3
 8010172:	4610      	mov	r0, r2
 8010174:	f7fc fd6d 	bl	800cc52 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010178:	f7fc ff6e 	bl	800d058 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 801017c:	4b0d      	ldr	r3, [pc, #52]	; (80101b4 <prvAddNewTaskToReadyList+0x188>)
 801017e:	681b      	ldr	r3, [r3, #0]
 8010180:	2b00      	cmp	r3, #0
 8010182:	d00e      	beq.n	80101a2 <prvAddNewTaskToReadyList+0x176>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010184:	4b0a      	ldr	r3, [pc, #40]	; (80101b0 <prvAddNewTaskToReadyList+0x184>)
 8010186:	681b      	ldr	r3, [r3, #0]
 8010188:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801018e:	429a      	cmp	r2, r3
 8010190:	d207      	bcs.n	80101a2 <prvAddNewTaskToReadyList+0x176>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010192:	4b0e      	ldr	r3, [pc, #56]	; (80101cc <prvAddNewTaskToReadyList+0x1a0>)
 8010194:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010198:	601a      	str	r2, [r3, #0]
 801019a:	f3bf 8f4f 	dsb	sy
 801019e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80101a2:	bf00      	nop
 80101a4:	3708      	adds	r7, #8
 80101a6:	46bd      	mov	sp, r7
 80101a8:	bd80      	pop	{r7, pc}
 80101aa:	bf00      	nop
 80101ac:	20001d28 	.word	0x20001d28
 80101b0:	20001c50 	.word	0x20001c50
 80101b4:	20001d34 	.word	0x20001d34
 80101b8:	20001d44 	.word	0x20001d44
 80101bc:	2000001e 	.word	0x2000001e
 80101c0:	2000001c 	.word	0x2000001c
 80101c4:	20001d30 	.word	0x20001d30
 80101c8:	20001c54 	.word	0x20001c54
 80101cc:	e000ed04 	.word	0xe000ed04

080101d0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80101d0:	b580      	push	{r7, lr}
 80101d2:	b088      	sub	sp, #32
 80101d4:	af00      	add	r7, sp, #0
 80101d6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80101d8:	f7fc ff10 	bl	800cffc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	2b00      	cmp	r3, #0
 80101e0:	d102      	bne.n	80101e8 <vTaskDelete+0x18>
 80101e2:	4b6b      	ldr	r3, [pc, #428]	; (8010390 <vTaskDelete+0x1c0>)
 80101e4:	681b      	ldr	r3, [r3, #0]
 80101e6:	e000      	b.n	80101ea <vTaskDelete+0x1a>
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	61fb      	str	r3, [r7, #28]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80101ec:	69fb      	ldr	r3, [r7, #28]
 80101ee:	3304      	adds	r3, #4
 80101f0:	4618      	mov	r0, r3
 80101f2:	f7fc fd8b 	bl	800cd0c <uxListRemove>
 80101f6:	4603      	mov	r3, r0
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d115      	bne.n	8010228 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80101fc:	69fb      	ldr	r3, [r7, #28]
 80101fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010200:	4964      	ldr	r1, [pc, #400]	; (8010394 <vTaskDelete+0x1c4>)
 8010202:	4613      	mov	r3, r2
 8010204:	009b      	lsls	r3, r3, #2
 8010206:	4413      	add	r3, r2
 8010208:	009b      	lsls	r3, r3, #2
 801020a:	440b      	add	r3, r1
 801020c:	681b      	ldr	r3, [r3, #0]
 801020e:	2b00      	cmp	r3, #0
 8010210:	d10a      	bne.n	8010228 <vTaskDelete+0x58>
 8010212:	69fb      	ldr	r3, [r7, #28]
 8010214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010216:	2201      	movs	r2, #1
 8010218:	fa02 f303 	lsl.w	r3, r2, r3
 801021c:	43da      	mvns	r2, r3
 801021e:	4b5e      	ldr	r3, [pc, #376]	; (8010398 <vTaskDelete+0x1c8>)
 8010220:	681b      	ldr	r3, [r3, #0]
 8010222:	4013      	ands	r3, r2
 8010224:	4a5c      	ldr	r2, [pc, #368]	; (8010398 <vTaskDelete+0x1c8>)
 8010226:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010228:	69fb      	ldr	r3, [r7, #28]
 801022a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801022c:	2b00      	cmp	r3, #0
 801022e:	d004      	beq.n	801023a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010230:	69fb      	ldr	r3, [r7, #28]
 8010232:	3318      	adds	r3, #24
 8010234:	4618      	mov	r0, r3
 8010236:	f7fc fd69 	bl	800cd0c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 801023a:	4b58      	ldr	r3, [pc, #352]	; (801039c <vTaskDelete+0x1cc>)
 801023c:	681b      	ldr	r3, [r3, #0]
 801023e:	3301      	adds	r3, #1
 8010240:	4a56      	ldr	r2, [pc, #344]	; (801039c <vTaskDelete+0x1cc>)
 8010242:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8010244:	4b52      	ldr	r3, [pc, #328]	; (8010390 <vTaskDelete+0x1c0>)
 8010246:	681b      	ldr	r3, [r3, #0]
 8010248:	69fa      	ldr	r2, [r7, #28]
 801024a:	429a      	cmp	r2, r3
 801024c:	d10b      	bne.n	8010266 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 801024e:	69fb      	ldr	r3, [r7, #28]
 8010250:	3304      	adds	r3, #4
 8010252:	4619      	mov	r1, r3
 8010254:	4852      	ldr	r0, [pc, #328]	; (80103a0 <vTaskDelete+0x1d0>)
 8010256:	f7fc fcfc 	bl	800cc52 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 801025a:	4b52      	ldr	r3, [pc, #328]	; (80103a4 <vTaskDelete+0x1d4>)
 801025c:	681b      	ldr	r3, [r3, #0]
 801025e:	3301      	adds	r3, #1
 8010260:	4a50      	ldr	r2, [pc, #320]	; (80103a4 <vTaskDelete+0x1d4>)
 8010262:	6013      	str	r3, [r2, #0]
 8010264:	e009      	b.n	801027a <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8010266:	4b50      	ldr	r3, [pc, #320]	; (80103a8 <vTaskDelete+0x1d8>)
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	3b01      	subs	r3, #1
 801026c:	4a4e      	ldr	r2, [pc, #312]	; (80103a8 <vTaskDelete+0x1d8>)
 801026e:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8010270:	69f8      	ldr	r0, [r7, #28]
 8010272:	f001 fcb9 	bl	8011be8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8010276:	f001 fcc7 	bl	8011c08 <prvResetNextTaskUnblockTime>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801027a:	f3ef 8310 	mrs	r3, PRIMASK
 801027e:	613b      	str	r3, [r7, #16]
  return(result);
 8010280:	693b      	ldr	r3, [r7, #16]
			}

			traceTASK_DELETE( pxTCB );
 8010282:	61bb      	str	r3, [r7, #24]
 8010284:	2301      	movs	r3, #1
 8010286:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010288:	697b      	ldr	r3, [r7, #20]
 801028a:	f383 8810 	msr	PRIMASK, r3
 801028e:	f003 f944 	bl	801351a <prvTraceGetCurrentTaskHandle>
 8010292:	4603      	mov	r3, r0
 8010294:	4618      	mov	r0, r3
 8010296:	f003 f886 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 801029a:	4603      	mov	r3, r0
 801029c:	461a      	mov	r2, r3
 801029e:	4b43      	ldr	r3, [pc, #268]	; (80103ac <vTaskDelete+0x1dc>)
 80102a0:	881b      	ldrh	r3, [r3, #0]
 80102a2:	4013      	ands	r3, r2
 80102a4:	b29b      	uxth	r3, r3
 80102a6:	2b00      	cmp	r3, #0
 80102a8:	d014      	beq.n	80102d4 <vTaskDelete+0x104>
 80102aa:	69f8      	ldr	r0, [r7, #28]
 80102ac:	f003 f87b 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 80102b0:	4603      	mov	r3, r0
 80102b2:	461a      	mov	r2, r3
 80102b4:	4b3d      	ldr	r3, [pc, #244]	; (80103ac <vTaskDelete+0x1dc>)
 80102b6:	881b      	ldrh	r3, [r3, #0]
 80102b8:	4013      	ands	r3, r2
 80102ba:	b29b      	uxth	r3, r3
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d009      	beq.n	80102d4 <vTaskDelete+0x104>
 80102c0:	69f8      	ldr	r0, [r7, #28]
 80102c2:	f003 f863 	bl	801338c <prvTraceGetTaskNumberLow16>
 80102c6:	4603      	mov	r3, r0
 80102c8:	b2db      	uxtb	r3, r3
 80102ca:	461a      	mov	r2, r3
 80102cc:	2103      	movs	r1, #3
 80102ce:	2083      	movs	r0, #131	; 0x83
 80102d0:	f004 f9ec 	bl	80146ac <prvTraceStoreKernelCall>
 80102d4:	69f8      	ldr	r0, [r7, #28]
 80102d6:	f003 f859 	bl	801338c <prvTraceGetTaskNumberLow16>
 80102da:	4603      	mov	r3, r0
 80102dc:	b2db      	uxtb	r3, r3
 80102de:	2203      	movs	r2, #3
 80102e0:	4619      	mov	r1, r3
 80102e2:	200b      	movs	r0, #11
 80102e4:	f004 fbf6 	bl	8014ad4 <prvTraceStoreObjectNameOnCloseEvent>
 80102e8:	69f8      	ldr	r0, [r7, #28]
 80102ea:	f003 f84f 	bl	801338c <prvTraceGetTaskNumberLow16>
 80102ee:	4603      	mov	r3, r0
 80102f0:	b2db      	uxtb	r3, r3
 80102f2:	2203      	movs	r2, #3
 80102f4:	4619      	mov	r1, r3
 80102f6:	2013      	movs	r0, #19
 80102f8:	f004 fc3e 	bl	8014b78 <prvTraceStoreObjectPropertiesOnCloseEvent>
 80102fc:	69f8      	ldr	r0, [r7, #28]
 80102fe:	f003 f845 	bl	801338c <prvTraceGetTaskNumberLow16>
 8010302:	4603      	mov	r3, r0
 8010304:	b2d9      	uxtb	r1, r3
 8010306:	69fb      	ldr	r3, [r7, #28]
 8010308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801030a:	b2db      	uxtb	r3, r3
 801030c:	461a      	mov	r2, r3
 801030e:	2003      	movs	r0, #3
 8010310:	f004 fc9a 	bl	8014c48 <prvTraceSetPriorityProperty>
 8010314:	69f8      	ldr	r0, [r7, #28]
 8010316:	f003 f839 	bl	801338c <prvTraceGetTaskNumberLow16>
 801031a:	4603      	mov	r3, r0
 801031c:	b2db      	uxtb	r3, r3
 801031e:	2200      	movs	r2, #0
 8010320:	4619      	mov	r1, r3
 8010322:	2003      	movs	r0, #3
 8010324:	f004 fd0a 	bl	8014d3c <prvTraceSetObjectState>
 8010328:	69f8      	ldr	r0, [r7, #28]
 801032a:	f003 f82f 	bl	801338c <prvTraceGetTaskNumberLow16>
 801032e:	4603      	mov	r3, r0
 8010330:	b2db      	uxtb	r3, r3
 8010332:	4619      	mov	r1, r3
 8010334:	2003      	movs	r0, #3
 8010336:	f004 ffe1 	bl	80152fc <prvTraceFreeObjectHandle>
 801033a:	69bb      	ldr	r3, [r7, #24]
 801033c:	60fb      	str	r3, [r7, #12]
 801033e:	68fb      	ldr	r3, [r7, #12]
 8010340:	f383 8810 	msr	PRIMASK, r3
		}
		taskEXIT_CRITICAL();
 8010344:	f7fc fe88 	bl	800d058 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8010348:	4b19      	ldr	r3, [pc, #100]	; (80103b0 <vTaskDelete+0x1e0>)
 801034a:	681b      	ldr	r3, [r3, #0]
 801034c:	2b00      	cmp	r3, #0
 801034e:	d01a      	beq.n	8010386 <vTaskDelete+0x1b6>
		{
			if( pxTCB == pxCurrentTCB )
 8010350:	4b0f      	ldr	r3, [pc, #60]	; (8010390 <vTaskDelete+0x1c0>)
 8010352:	681b      	ldr	r3, [r3, #0]
 8010354:	69fa      	ldr	r2, [r7, #28]
 8010356:	429a      	cmp	r2, r3
 8010358:	d115      	bne.n	8010386 <vTaskDelete+0x1b6>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 801035a:	4b16      	ldr	r3, [pc, #88]	; (80103b4 <vTaskDelete+0x1e4>)
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	2b00      	cmp	r3, #0
 8010360:	d009      	beq.n	8010376 <vTaskDelete+0x1a6>
 8010362:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010366:	f383 8811 	msr	BASEPRI, r3
 801036a:	f3bf 8f6f 	isb	sy
 801036e:	f3bf 8f4f 	dsb	sy
 8010372:	60bb      	str	r3, [r7, #8]
 8010374:	e7fe      	b.n	8010374 <vTaskDelete+0x1a4>
				portYIELD_WITHIN_API();
 8010376:	4b10      	ldr	r3, [pc, #64]	; (80103b8 <vTaskDelete+0x1e8>)
 8010378:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801037c:	601a      	str	r2, [r3, #0]
 801037e:	f3bf 8f4f 	dsb	sy
 8010382:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010386:	bf00      	nop
 8010388:	3720      	adds	r7, #32
 801038a:	46bd      	mov	sp, r7
 801038c:	bd80      	pop	{r7, pc}
 801038e:	bf00      	nop
 8010390:	20001c50 	.word	0x20001c50
 8010394:	20001c54 	.word	0x20001c54
 8010398:	20001d30 	.word	0x20001d30
 801039c:	20001d44 	.word	0x20001d44
 80103a0:	20001cfc 	.word	0x20001cfc
 80103a4:	20001d10 	.word	0x20001d10
 80103a8:	20001d28 	.word	0x20001d28
 80103ac:	2000001c 	.word	0x2000001c
 80103b0:	20001d34 	.word	0x20001d34
 80103b4:	20001d50 	.word	0x20001d50
 80103b8:	e000ed04 	.word	0xe000ed04

080103bc <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80103bc:	b580      	push	{r7, lr}
 80103be:	b08a      	sub	sp, #40	; 0x28
 80103c0:	af00      	add	r7, sp, #0
 80103c2:	6078      	str	r0, [r7, #4]
 80103c4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80103c6:	2300      	movs	r3, #0
 80103c8:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	d109      	bne.n	80103e4 <vTaskDelayUntil+0x28>
 80103d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103d4:	f383 8811 	msr	BASEPRI, r3
 80103d8:	f3bf 8f6f 	isb	sy
 80103dc:	f3bf 8f4f 	dsb	sy
 80103e0:	617b      	str	r3, [r7, #20]
 80103e2:	e7fe      	b.n	80103e2 <vTaskDelayUntil+0x26>
		configASSERT( ( xTimeIncrement > 0U ) );
 80103e4:	683b      	ldr	r3, [r7, #0]
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d109      	bne.n	80103fe <vTaskDelayUntil+0x42>
 80103ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103ee:	f383 8811 	msr	BASEPRI, r3
 80103f2:	f3bf 8f6f 	isb	sy
 80103f6:	f3bf 8f4f 	dsb	sy
 80103fa:	613b      	str	r3, [r7, #16]
 80103fc:	e7fe      	b.n	80103fc <vTaskDelayUntil+0x40>
		configASSERT( uxSchedulerSuspended == 0 );
 80103fe:	4b43      	ldr	r3, [pc, #268]	; (801050c <vTaskDelayUntil+0x150>)
 8010400:	681b      	ldr	r3, [r3, #0]
 8010402:	2b00      	cmp	r3, #0
 8010404:	d009      	beq.n	801041a <vTaskDelayUntil+0x5e>
 8010406:	f04f 0350 	mov.w	r3, #80	; 0x50
 801040a:	f383 8811 	msr	BASEPRI, r3
 801040e:	f3bf 8f6f 	isb	sy
 8010412:	f3bf 8f4f 	dsb	sy
 8010416:	60fb      	str	r3, [r7, #12]
 8010418:	e7fe      	b.n	8010418 <vTaskDelayUntil+0x5c>

		vTaskSuspendAll();
 801041a:	f000 fd1d 	bl	8010e58 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 801041e:	4b3c      	ldr	r3, [pc, #240]	; (8010510 <vTaskDelayUntil+0x154>)
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	681a      	ldr	r2, [r3, #0]
 8010428:	683b      	ldr	r3, [r7, #0]
 801042a:	4413      	add	r3, r2
 801042c:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	681a      	ldr	r2, [r3, #0]
 8010432:	6a3b      	ldr	r3, [r7, #32]
 8010434:	429a      	cmp	r2, r3
 8010436:	d90b      	bls.n	8010450 <vTaskDelayUntil+0x94>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	681a      	ldr	r2, [r3, #0]
 801043c:	69fb      	ldr	r3, [r7, #28]
 801043e:	429a      	cmp	r2, r3
 8010440:	d911      	bls.n	8010466 <vTaskDelayUntil+0xaa>
 8010442:	69fa      	ldr	r2, [r7, #28]
 8010444:	6a3b      	ldr	r3, [r7, #32]
 8010446:	429a      	cmp	r2, r3
 8010448:	d90d      	bls.n	8010466 <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 801044a:	2301      	movs	r3, #1
 801044c:	627b      	str	r3, [r7, #36]	; 0x24
 801044e:	e00a      	b.n	8010466 <vTaskDelayUntil+0xaa>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	681a      	ldr	r2, [r3, #0]
 8010454:	69fb      	ldr	r3, [r7, #28]
 8010456:	429a      	cmp	r2, r3
 8010458:	d803      	bhi.n	8010462 <vTaskDelayUntil+0xa6>
 801045a:	69fa      	ldr	r2, [r7, #28]
 801045c:	6a3b      	ldr	r3, [r7, #32]
 801045e:	429a      	cmp	r2, r3
 8010460:	d901      	bls.n	8010466 <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 8010462:	2301      	movs	r3, #1
 8010464:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	69fa      	ldr	r2, [r7, #28]
 801046a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 801046c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801046e:	2b00      	cmp	r3, #0
 8010470:	d03a      	beq.n	80104e8 <vTaskDelayUntil+0x12c>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );
 8010472:	4b28      	ldr	r3, [pc, #160]	; (8010514 <vTaskDelayUntil+0x158>)
 8010474:	681b      	ldr	r3, [r3, #0]
 8010476:	4618      	mov	r0, r3
 8010478:	f002 ff95 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 801047c:	4603      	mov	r3, r0
 801047e:	461a      	mov	r2, r3
 8010480:	4b25      	ldr	r3, [pc, #148]	; (8010518 <vTaskDelayUntil+0x15c>)
 8010482:	881b      	ldrh	r3, [r3, #0]
 8010484:	4013      	ands	r3, r2
 8010486:	b29b      	uxth	r3, r3
 8010488:	2b00      	cmp	r3, #0
 801048a:	d00d      	beq.n	80104a8 <vTaskDelayUntil+0xec>
 801048c:	69f9      	ldr	r1, [r7, #28]
 801048e:	2088      	movs	r0, #136	; 0x88
 8010490:	f004 fa4c 	bl	801492c <prvTraceStoreKernelCallWithNumericParamOnly>
 8010494:	4b1f      	ldr	r3, [pc, #124]	; (8010514 <vTaskDelayUntil+0x158>)
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	4618      	mov	r0, r3
 801049a:	f002 ff77 	bl	801338c <prvTraceGetTaskNumberLow16>
 801049e:	4603      	mov	r3, r0
 80104a0:	b2db      	uxtb	r3, r3
 80104a2:	4618      	mov	r0, r3
 80104a4:	f004 fcc2 	bl	8014e2c <prvTraceSetTaskInstanceFinished>
 80104a8:	f003 f837 	bl	801351a <prvTraceGetCurrentTaskHandle>
 80104ac:	4603      	mov	r3, r0
 80104ae:	4618      	mov	r0, r3
 80104b0:	f002 ff79 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 80104b4:	4603      	mov	r3, r0
 80104b6:	461a      	mov	r2, r3
 80104b8:	4b17      	ldr	r3, [pc, #92]	; (8010518 <vTaskDelayUntil+0x15c>)
 80104ba:	881b      	ldrh	r3, [r3, #0]
 80104bc:	4013      	ands	r3, r2
 80104be:	b29b      	uxth	r3, r3
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d00a      	beq.n	80104da <vTaskDelayUntil+0x11e>
 80104c4:	f003 f829 	bl	801351a <prvTraceGetCurrentTaskHandle>
 80104c8:	4603      	mov	r3, r0
 80104ca:	4618      	mov	r0, r3
 80104cc:	f002 ff5e 	bl	801338c <prvTraceGetTaskNumberLow16>
 80104d0:	4603      	mov	r3, r0
 80104d2:	b2db      	uxtb	r3, r3
 80104d4:	4618      	mov	r0, r3
 80104d6:	f004 fca9 	bl	8014e2c <prvTraceSetTaskInstanceFinished>

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80104da:	69fa      	ldr	r2, [r7, #28]
 80104dc:	6a3b      	ldr	r3, [r7, #32]
 80104de:	1ad3      	subs	r3, r2, r3
 80104e0:	2100      	movs	r1, #0
 80104e2:	4618      	mov	r0, r3
 80104e4:	f002 fadc 	bl	8012aa0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80104e8:	f000 fcc4 	bl	8010e74 <xTaskResumeAll>
 80104ec:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80104ee:	69bb      	ldr	r3, [r7, #24]
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d107      	bne.n	8010504 <vTaskDelayUntil+0x148>
		{
			portYIELD_WITHIN_API();
 80104f4:	4b09      	ldr	r3, [pc, #36]	; (801051c <vTaskDelayUntil+0x160>)
 80104f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80104fa:	601a      	str	r2, [r3, #0]
 80104fc:	f3bf 8f4f 	dsb	sy
 8010500:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010504:	bf00      	nop
 8010506:	3728      	adds	r7, #40	; 0x28
 8010508:	46bd      	mov	sp, r7
 801050a:	bd80      	pop	{r7, pc}
 801050c:	20001d50 	.word	0x20001d50
 8010510:	20001d2c 	.word	0x20001d2c
 8010514:	20001c50 	.word	0x20001c50
 8010518:	2000001c 	.word	0x2000001c
 801051c:	e000ed04 	.word	0xe000ed04

08010520 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010520:	b580      	push	{r7, lr}
 8010522:	b084      	sub	sp, #16
 8010524:	af00      	add	r7, sp, #0
 8010526:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010528:	2300      	movs	r3, #0
 801052a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	2b00      	cmp	r3, #0
 8010530:	d04a      	beq.n	80105c8 <vTaskDelay+0xa8>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010532:	4b2d      	ldr	r3, [pc, #180]	; (80105e8 <vTaskDelay+0xc8>)
 8010534:	681b      	ldr	r3, [r3, #0]
 8010536:	2b00      	cmp	r3, #0
 8010538:	d009      	beq.n	801054e <vTaskDelay+0x2e>
 801053a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801053e:	f383 8811 	msr	BASEPRI, r3
 8010542:	f3bf 8f6f 	isb	sy
 8010546:	f3bf 8f4f 	dsb	sy
 801054a:	60bb      	str	r3, [r7, #8]
 801054c:	e7fe      	b.n	801054c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 801054e:	f000 fc83 	bl	8010e58 <vTaskSuspendAll>
			{
				traceTASK_DELAY();
 8010552:	4b26      	ldr	r3, [pc, #152]	; (80105ec <vTaskDelay+0xcc>)
 8010554:	681b      	ldr	r3, [r3, #0]
 8010556:	4618      	mov	r0, r3
 8010558:	f002 ff25 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 801055c:	4603      	mov	r3, r0
 801055e:	461a      	mov	r2, r3
 8010560:	4b23      	ldr	r3, [pc, #140]	; (80105f0 <vTaskDelay+0xd0>)
 8010562:	881b      	ldrh	r3, [r3, #0]
 8010564:	4013      	ands	r3, r2
 8010566:	b29b      	uxth	r3, r3
 8010568:	2b00      	cmp	r3, #0
 801056a:	d00d      	beq.n	8010588 <vTaskDelay+0x68>
 801056c:	6879      	ldr	r1, [r7, #4]
 801056e:	2089      	movs	r0, #137	; 0x89
 8010570:	f004 f9dc 	bl	801492c <prvTraceStoreKernelCallWithNumericParamOnly>
 8010574:	4b1d      	ldr	r3, [pc, #116]	; (80105ec <vTaskDelay+0xcc>)
 8010576:	681b      	ldr	r3, [r3, #0]
 8010578:	4618      	mov	r0, r3
 801057a:	f002 ff07 	bl	801338c <prvTraceGetTaskNumberLow16>
 801057e:	4603      	mov	r3, r0
 8010580:	b2db      	uxtb	r3, r3
 8010582:	4618      	mov	r0, r3
 8010584:	f004 fc52 	bl	8014e2c <prvTraceSetTaskInstanceFinished>
 8010588:	f002 ffc7 	bl	801351a <prvTraceGetCurrentTaskHandle>
 801058c:	4603      	mov	r3, r0
 801058e:	4618      	mov	r0, r3
 8010590:	f002 ff09 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8010594:	4603      	mov	r3, r0
 8010596:	461a      	mov	r2, r3
 8010598:	4b15      	ldr	r3, [pc, #84]	; (80105f0 <vTaskDelay+0xd0>)
 801059a:	881b      	ldrh	r3, [r3, #0]
 801059c:	4013      	ands	r3, r2
 801059e:	b29b      	uxth	r3, r3
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d00a      	beq.n	80105ba <vTaskDelay+0x9a>
 80105a4:	f002 ffb9 	bl	801351a <prvTraceGetCurrentTaskHandle>
 80105a8:	4603      	mov	r3, r0
 80105aa:	4618      	mov	r0, r3
 80105ac:	f002 feee 	bl	801338c <prvTraceGetTaskNumberLow16>
 80105b0:	4603      	mov	r3, r0
 80105b2:	b2db      	uxtb	r3, r3
 80105b4:	4618      	mov	r0, r3
 80105b6:	f004 fc39 	bl	8014e2c <prvTraceSetTaskInstanceFinished>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80105ba:	2100      	movs	r1, #0
 80105bc:	6878      	ldr	r0, [r7, #4]
 80105be:	f002 fa6f 	bl	8012aa0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80105c2:	f000 fc57 	bl	8010e74 <xTaskResumeAll>
 80105c6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80105c8:	68fb      	ldr	r3, [r7, #12]
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d107      	bne.n	80105de <vTaskDelay+0xbe>
		{
			portYIELD_WITHIN_API();
 80105ce:	4b09      	ldr	r3, [pc, #36]	; (80105f4 <vTaskDelay+0xd4>)
 80105d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80105d4:	601a      	str	r2, [r3, #0]
 80105d6:	f3bf 8f4f 	dsb	sy
 80105da:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80105de:	bf00      	nop
 80105e0:	3710      	adds	r7, #16
 80105e2:	46bd      	mov	sp, r7
 80105e4:	bd80      	pop	{r7, pc}
 80105e6:	bf00      	nop
 80105e8:	20001d50 	.word	0x20001d50
 80105ec:	20001c50 	.word	0x20001c50
 80105f0:	2000001c 	.word	0x2000001c
 80105f4:	e000ed04 	.word	0xe000ed04

080105f8 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 80105f8:	b580      	push	{r7, lr}
 80105fa:	b088      	sub	sp, #32
 80105fc:	af00      	add	r7, sp, #0
 80105fe:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8010604:	69bb      	ldr	r3, [r7, #24]
 8010606:	2b00      	cmp	r3, #0
 8010608:	d109      	bne.n	801061e <eTaskGetState+0x26>
 801060a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801060e:	f383 8811 	msr	BASEPRI, r3
 8010612:	f3bf 8f6f 	isb	sy
 8010616:	f3bf 8f4f 	dsb	sy
 801061a:	60bb      	str	r3, [r7, #8]
 801061c:	e7fe      	b.n	801061c <eTaskGetState+0x24>

		if( pxTCB == pxCurrentTCB )
 801061e:	4b24      	ldr	r3, [pc, #144]	; (80106b0 <eTaskGetState+0xb8>)
 8010620:	681b      	ldr	r3, [r3, #0]
 8010622:	69ba      	ldr	r2, [r7, #24]
 8010624:	429a      	cmp	r2, r3
 8010626:	d102      	bne.n	801062e <eTaskGetState+0x36>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8010628:	2300      	movs	r3, #0
 801062a:	77fb      	strb	r3, [r7, #31]
 801062c:	e03a      	b.n	80106a4 <eTaskGetState+0xac>
		}
		else
		{
			taskENTER_CRITICAL();
 801062e:	f7fc fce5 	bl	800cffc <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8010632:	69bb      	ldr	r3, [r7, #24]
 8010634:	695b      	ldr	r3, [r3, #20]
 8010636:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8010638:	4b1e      	ldr	r3, [pc, #120]	; (80106b4 <eTaskGetState+0xbc>)
 801063a:	681b      	ldr	r3, [r3, #0]
 801063c:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 801063e:	4b1e      	ldr	r3, [pc, #120]	; (80106b8 <eTaskGetState+0xc0>)
 8010640:	681b      	ldr	r3, [r3, #0]
 8010642:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8010644:	f7fc fd08 	bl	800d058 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8010648:	697a      	ldr	r2, [r7, #20]
 801064a:	693b      	ldr	r3, [r7, #16]
 801064c:	429a      	cmp	r2, r3
 801064e:	d003      	beq.n	8010658 <eTaskGetState+0x60>
 8010650:	697a      	ldr	r2, [r7, #20]
 8010652:	68fb      	ldr	r3, [r7, #12]
 8010654:	429a      	cmp	r2, r3
 8010656:	d102      	bne.n	801065e <eTaskGetState+0x66>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8010658:	2302      	movs	r3, #2
 801065a:	77fb      	strb	r3, [r7, #31]
 801065c:	e022      	b.n	80106a4 <eTaskGetState+0xac>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 801065e:	697b      	ldr	r3, [r7, #20]
 8010660:	4a16      	ldr	r2, [pc, #88]	; (80106bc <eTaskGetState+0xc4>)
 8010662:	4293      	cmp	r3, r2
 8010664:	d112      	bne.n	801068c <eTaskGetState+0x94>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8010666:	69bb      	ldr	r3, [r7, #24]
 8010668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801066a:	2b00      	cmp	r3, #0
 801066c:	d10b      	bne.n	8010686 <eTaskGetState+0x8e>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 801066e:	69bb      	ldr	r3, [r7, #24]
 8010670:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8010674:	b2db      	uxtb	r3, r3
 8010676:	2b01      	cmp	r3, #1
 8010678:	d102      	bne.n	8010680 <eTaskGetState+0x88>
							{
								eReturn = eBlocked;
 801067a:	2302      	movs	r3, #2
 801067c:	77fb      	strb	r3, [r7, #31]
 801067e:	e011      	b.n	80106a4 <eTaskGetState+0xac>
							}
							else
							{
								eReturn = eSuspended;
 8010680:	2303      	movs	r3, #3
 8010682:	77fb      	strb	r3, [r7, #31]
 8010684:	e00e      	b.n	80106a4 <eTaskGetState+0xac>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8010686:	2302      	movs	r3, #2
 8010688:	77fb      	strb	r3, [r7, #31]
 801068a:	e00b      	b.n	80106a4 <eTaskGetState+0xac>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 801068c:	697b      	ldr	r3, [r7, #20]
 801068e:	4a0c      	ldr	r2, [pc, #48]	; (80106c0 <eTaskGetState+0xc8>)
 8010690:	4293      	cmp	r3, r2
 8010692:	d002      	beq.n	801069a <eTaskGetState+0xa2>
 8010694:	697b      	ldr	r3, [r7, #20]
 8010696:	2b00      	cmp	r3, #0
 8010698:	d102      	bne.n	80106a0 <eTaskGetState+0xa8>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 801069a:	2304      	movs	r3, #4
 801069c:	77fb      	strb	r3, [r7, #31]
 801069e:	e001      	b.n	80106a4 <eTaskGetState+0xac>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 80106a0:	2301      	movs	r3, #1
 80106a2:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 80106a4:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80106a6:	4618      	mov	r0, r3
 80106a8:	3720      	adds	r7, #32
 80106aa:	46bd      	mov	sp, r7
 80106ac:	bd80      	pop	{r7, pc}
 80106ae:	bf00      	nop
 80106b0:	20001c50 	.word	0x20001c50
 80106b4:	20001ce0 	.word	0x20001ce0
 80106b8:	20001ce4 	.word	0x20001ce4
 80106bc:	20001d14 	.word	0x20001d14
 80106c0:	20001cfc 	.word	0x20001cfc

080106c4 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( const TaskHandle_t xTask )
	{
 80106c4:	b580      	push	{r7, lr}
 80106c6:	b084      	sub	sp, #16
 80106c8:	af00      	add	r7, sp, #0
 80106ca:	6078      	str	r0, [r7, #4]
	TCB_t const *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
 80106cc:	f7fc fc96 	bl	800cffc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the task
			that called uxTaskPriorityGet() that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	d102      	bne.n	80106dc <uxTaskPriorityGet+0x18>
 80106d6:	4b07      	ldr	r3, [pc, #28]	; (80106f4 <uxTaskPriorityGet+0x30>)
 80106d8:	681b      	ldr	r3, [r3, #0]
 80106da:	e000      	b.n	80106de <uxTaskPriorityGet+0x1a>
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxPriority;
 80106e0:	68fb      	ldr	r3, [r7, #12]
 80106e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80106e4:	60bb      	str	r3, [r7, #8]
		}
		taskEXIT_CRITICAL();
 80106e6:	f7fc fcb7 	bl	800d058 <vPortExitCritical>

		return uxReturn;
 80106ea:	68bb      	ldr	r3, [r7, #8]
	}
 80106ec:	4618      	mov	r0, r3
 80106ee:	3710      	adds	r7, #16
 80106f0:	46bd      	mov	sp, r7
 80106f2:	bd80      	pop	{r7, pc}
 80106f4:	20001c50 	.word	0x20001c50

080106f8 <uxTaskPriorityGetFromISR>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGetFromISR( const TaskHandle_t xTask )
	{
 80106f8:	b580      	push	{r7, lr}
 80106fa:	b088      	sub	sp, #32
 80106fc:	af00      	add	r7, sp, #0
 80106fe:	6078      	str	r0, [r7, #4]
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010700:	f7fc fd4c 	bl	800d19c <vPortValidateInterruptPriority>
	__asm volatile
 8010704:	f3ef 8211 	mrs	r2, BASEPRI
 8010708:	f04f 0350 	mov.w	r3, #80	; 0x50
 801070c:	f383 8811 	msr	BASEPRI, r3
 8010710:	f3bf 8f6f 	isb	sy
 8010714:	f3bf 8f4f 	dsb	sy
 8010718:	613a      	str	r2, [r7, #16]
 801071a:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
 801071c:	693b      	ldr	r3, [r7, #16]

		uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();
 801071e:	61fb      	str	r3, [r7, #28]
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	2b00      	cmp	r3, #0
 8010724:	d102      	bne.n	801072c <uxTaskPriorityGetFromISR+0x34>
 8010726:	4b09      	ldr	r3, [pc, #36]	; (801074c <uxTaskPriorityGetFromISR+0x54>)
 8010728:	681b      	ldr	r3, [r3, #0]
 801072a:	e000      	b.n	801072e <uxTaskPriorityGetFromISR+0x36>
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	61bb      	str	r3, [r7, #24]
			uxReturn = pxTCB->uxPriority;
 8010730:	69bb      	ldr	r3, [r7, #24]
 8010732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010734:	617b      	str	r3, [r7, #20]
 8010736:	69fb      	ldr	r3, [r7, #28]
 8010738:	60bb      	str	r3, [r7, #8]
	__asm volatile
 801073a:	68bb      	ldr	r3, [r7, #8]
 801073c:	f383 8811 	msr	BASEPRI, r3
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptState );

		return uxReturn;
 8010740:	697b      	ldr	r3, [r7, #20]
	}
 8010742:	4618      	mov	r0, r3
 8010744:	3720      	adds	r7, #32
 8010746:	46bd      	mov	sp, r7
 8010748:	bd80      	pop	{r7, pc}
 801074a:	bf00      	nop
 801074c:	20001c50 	.word	0x20001c50

08010750 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 8010750:	b590      	push	{r4, r7, lr}
 8010752:	b089      	sub	sp, #36	; 0x24
 8010754:	af00      	add	r7, sp, #0
 8010756:	6078      	str	r0, [r7, #4]
 8010758:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 801075a:	2300      	movs	r3, #0
 801075c:	61fb      	str	r3, [r7, #28]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 801075e:	683b      	ldr	r3, [r7, #0]
 8010760:	2b04      	cmp	r3, #4
 8010762:	d909      	bls.n	8010778 <vTaskPrioritySet+0x28>
	__asm volatile
 8010764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010768:	f383 8811 	msr	BASEPRI, r3
 801076c:	f3bf 8f6f 	isb	sy
 8010770:	f3bf 8f4f 	dsb	sy
 8010774:	60fb      	str	r3, [r7, #12]
 8010776:	e7fe      	b.n	8010776 <vTaskPrioritySet+0x26>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010778:	683b      	ldr	r3, [r7, #0]
 801077a:	2b04      	cmp	r3, #4
 801077c:	d901      	bls.n	8010782 <vTaskPrioritySet+0x32>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801077e:	2304      	movs	r3, #4
 8010780:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 8010782:	f7fc fc3b 	bl	800cffc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	2b00      	cmp	r3, #0
 801078a:	d102      	bne.n	8010792 <vTaskPrioritySet+0x42>
 801078c:	4b60      	ldr	r3, [pc, #384]	; (8010910 <vTaskPrioritySet+0x1c0>)
 801078e:	681b      	ldr	r3, [r3, #0]
 8010790:	e000      	b.n	8010794 <vTaskPrioritySet+0x44>
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	61bb      	str	r3, [r7, #24]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );
 8010796:	69b8      	ldr	r0, [r7, #24]
 8010798:	f002 fe05 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 801079c:	4603      	mov	r3, r0
 801079e:	461a      	mov	r2, r3
 80107a0:	4b5c      	ldr	r3, [pc, #368]	; (8010914 <vTaskPrioritySet+0x1c4>)
 80107a2:	881b      	ldrh	r3, [r3, #0]
 80107a4:	4013      	ands	r3, r2
 80107a6:	b29b      	uxth	r3, r3
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d01f      	beq.n	80107ec <vTaskPrioritySet+0x9c>
 80107ac:	69b8      	ldr	r0, [r7, #24]
 80107ae:	f002 fded 	bl	801338c <prvTraceGetTaskNumberLow16>
 80107b2:	4603      	mov	r3, r0
 80107b4:	b2db      	uxtb	r3, r3
 80107b6:	461c      	mov	r4, r3
 80107b8:	69b8      	ldr	r0, [r7, #24]
 80107ba:	f002 fde7 	bl	801338c <prvTraceGetTaskNumberLow16>
 80107be:	4603      	mov	r3, r0
 80107c0:	b2db      	uxtb	r3, r3
 80107c2:	4619      	mov	r1, r3
 80107c4:	2003      	movs	r0, #3
 80107c6:	f004 fa7b 	bl	8014cc0 <prvTraceGetPriorityProperty>
 80107ca:	4603      	mov	r3, r0
 80107cc:	4622      	mov	r2, r4
 80107ce:	2103      	movs	r1, #3
 80107d0:	208d      	movs	r0, #141	; 0x8d
 80107d2:	f003 ffe7 	bl	80147a4 <prvTraceStoreKernelCallWithParam>
 80107d6:	69b8      	ldr	r0, [r7, #24]
 80107d8:	f002 fdd8 	bl	801338c <prvTraceGetTaskNumberLow16>
 80107dc:	4603      	mov	r3, r0
 80107de:	b2db      	uxtb	r3, r3
 80107e0:	683a      	ldr	r2, [r7, #0]
 80107e2:	b2d2      	uxtb	r2, r2
 80107e4:	4619      	mov	r1, r3
 80107e6:	2003      	movs	r0, #3
 80107e8:	f004 fa2e 	bl	8014c48 <prvTraceSetPriorityProperty>

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 80107ec:	69bb      	ldr	r3, [r7, #24]
 80107ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80107f0:	617b      	str	r3, [r7, #20]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 80107f2:	697a      	ldr	r2, [r7, #20]
 80107f4:	683b      	ldr	r3, [r7, #0]
 80107f6:	429a      	cmp	r2, r3
 80107f8:	f000 8083 	beq.w	8010902 <vTaskPrioritySet+0x1b2>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 80107fc:	683a      	ldr	r2, [r7, #0]
 80107fe:	697b      	ldr	r3, [r7, #20]
 8010800:	429a      	cmp	r2, r3
 8010802:	d90d      	bls.n	8010820 <vTaskPrioritySet+0xd0>
				{
					if( pxTCB != pxCurrentTCB )
 8010804:	4b42      	ldr	r3, [pc, #264]	; (8010910 <vTaskPrioritySet+0x1c0>)
 8010806:	681b      	ldr	r3, [r3, #0]
 8010808:	69ba      	ldr	r2, [r7, #24]
 801080a:	429a      	cmp	r2, r3
 801080c:	d00f      	beq.n	801082e <vTaskPrioritySet+0xde>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 801080e:	4b40      	ldr	r3, [pc, #256]	; (8010910 <vTaskPrioritySet+0x1c0>)
 8010810:	681b      	ldr	r3, [r3, #0]
 8010812:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010814:	683b      	ldr	r3, [r7, #0]
 8010816:	429a      	cmp	r2, r3
 8010818:	d809      	bhi.n	801082e <vTaskPrioritySet+0xde>
						{
							xYieldRequired = pdTRUE;
 801081a:	2301      	movs	r3, #1
 801081c:	61fb      	str	r3, [r7, #28]
 801081e:	e006      	b.n	801082e <vTaskPrioritySet+0xde>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 8010820:	4b3b      	ldr	r3, [pc, #236]	; (8010910 <vTaskPrioritySet+0x1c0>)
 8010822:	681b      	ldr	r3, [r3, #0]
 8010824:	69ba      	ldr	r2, [r7, #24]
 8010826:	429a      	cmp	r2, r3
 8010828:	d101      	bne.n	801082e <vTaskPrioritySet+0xde>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 801082a:	2301      	movs	r3, #1
 801082c:	61fb      	str	r3, [r7, #28]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 801082e:	69bb      	ldr	r3, [r7, #24]
 8010830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010832:	613b      	str	r3, [r7, #16]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 8010834:	69bb      	ldr	r3, [r7, #24]
 8010836:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8010838:	69bb      	ldr	r3, [r7, #24]
 801083a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801083c:	429a      	cmp	r2, r3
 801083e:	d102      	bne.n	8010846 <vTaskPrioritySet+0xf6>
					{
						pxTCB->uxPriority = uxNewPriority;
 8010840:	69bb      	ldr	r3, [r7, #24]
 8010842:	683a      	ldr	r2, [r7, #0]
 8010844:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 8010846:	69bb      	ldr	r3, [r7, #24]
 8010848:	683a      	ldr	r2, [r7, #0]
 801084a:	649a      	str	r2, [r3, #72]	; 0x48
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801084c:	69bb      	ldr	r3, [r7, #24]
 801084e:	699b      	ldr	r3, [r3, #24]
 8010850:	2b00      	cmp	r3, #0
 8010852:	db04      	blt.n	801085e <vTaskPrioritySet+0x10e>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010854:	683b      	ldr	r3, [r7, #0]
 8010856:	f1c3 0205 	rsb	r2, r3, #5
 801085a:	69bb      	ldr	r3, [r7, #24]
 801085c:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801085e:	69bb      	ldr	r3, [r7, #24]
 8010860:	6959      	ldr	r1, [r3, #20]
 8010862:	693a      	ldr	r2, [r7, #16]
 8010864:	4613      	mov	r3, r2
 8010866:	009b      	lsls	r3, r3, #2
 8010868:	4413      	add	r3, r2
 801086a:	009b      	lsls	r3, r3, #2
 801086c:	4a2a      	ldr	r2, [pc, #168]	; (8010918 <vTaskPrioritySet+0x1c8>)
 801086e:	4413      	add	r3, r2
 8010870:	4299      	cmp	r1, r3
 8010872:	d13b      	bne.n	80108ec <vTaskPrioritySet+0x19c>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010874:	69bb      	ldr	r3, [r7, #24]
 8010876:	3304      	adds	r3, #4
 8010878:	4618      	mov	r0, r3
 801087a:	f7fc fa47 	bl	800cd0c <uxListRemove>
 801087e:	4603      	mov	r3, r0
 8010880:	2b00      	cmp	r3, #0
 8010882:	d109      	bne.n	8010898 <vTaskPrioritySet+0x148>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
 8010884:	2201      	movs	r2, #1
 8010886:	693b      	ldr	r3, [r7, #16]
 8010888:	fa02 f303 	lsl.w	r3, r2, r3
 801088c:	43da      	mvns	r2, r3
 801088e:	4b23      	ldr	r3, [pc, #140]	; (801091c <vTaskPrioritySet+0x1cc>)
 8010890:	681b      	ldr	r3, [r3, #0]
 8010892:	4013      	ands	r3, r2
 8010894:	4a21      	ldr	r2, [pc, #132]	; (801091c <vTaskPrioritySet+0x1cc>)
 8010896:	6013      	str	r3, [r2, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 8010898:	69b8      	ldr	r0, [r7, #24]
 801089a:	f002 fd84 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 801089e:	4603      	mov	r3, r0
 80108a0:	461a      	mov	r2, r3
 80108a2:	4b1c      	ldr	r3, [pc, #112]	; (8010914 <vTaskPrioritySet+0x1c4>)
 80108a4:	881b      	ldrh	r3, [r3, #0]
 80108a6:	4013      	ands	r3, r2
 80108a8:	b29b      	uxth	r3, r3
 80108aa:	2b00      	cmp	r3, #0
 80108ac:	d007      	beq.n	80108be <vTaskPrioritySet+0x16e>
 80108ae:	69b8      	ldr	r0, [r7, #24]
 80108b0:	f002 fd6c 	bl	801338c <prvTraceGetTaskNumberLow16>
 80108b4:	4603      	mov	r3, r0
 80108b6:	b2db      	uxtb	r3, r3
 80108b8:	4618      	mov	r0, r3
 80108ba:	f003 fe3f 	bl	801453c <prvTraceStoreTaskReady>
 80108be:	69bb      	ldr	r3, [r7, #24]
 80108c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108c2:	2201      	movs	r2, #1
 80108c4:	409a      	lsls	r2, r3
 80108c6:	4b15      	ldr	r3, [pc, #84]	; (801091c <vTaskPrioritySet+0x1cc>)
 80108c8:	681b      	ldr	r3, [r3, #0]
 80108ca:	4313      	orrs	r3, r2
 80108cc:	4a13      	ldr	r2, [pc, #76]	; (801091c <vTaskPrioritySet+0x1cc>)
 80108ce:	6013      	str	r3, [r2, #0]
 80108d0:	69bb      	ldr	r3, [r7, #24]
 80108d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80108d4:	4613      	mov	r3, r2
 80108d6:	009b      	lsls	r3, r3, #2
 80108d8:	4413      	add	r3, r2
 80108da:	009b      	lsls	r3, r3, #2
 80108dc:	4a0e      	ldr	r2, [pc, #56]	; (8010918 <vTaskPrioritySet+0x1c8>)
 80108de:	441a      	add	r2, r3
 80108e0:	69bb      	ldr	r3, [r7, #24]
 80108e2:	3304      	adds	r3, #4
 80108e4:	4619      	mov	r1, r3
 80108e6:	4610      	mov	r0, r2
 80108e8:	f7fc f9b3 	bl	800cc52 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
 80108ec:	69fb      	ldr	r3, [r7, #28]
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d007      	beq.n	8010902 <vTaskPrioritySet+0x1b2>
				{
					taskYIELD_IF_USING_PREEMPTION();
 80108f2:	4b0b      	ldr	r3, [pc, #44]	; (8010920 <vTaskPrioritySet+0x1d0>)
 80108f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80108f8:	601a      	str	r2, [r3, #0]
 80108fa:	f3bf 8f4f 	dsb	sy
 80108fe:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 8010902:	f7fc fba9 	bl	800d058 <vPortExitCritical>
	}
 8010906:	bf00      	nop
 8010908:	3724      	adds	r7, #36	; 0x24
 801090a:	46bd      	mov	sp, r7
 801090c:	bd90      	pop	{r4, r7, pc}
 801090e:	bf00      	nop
 8010910:	20001c50 	.word	0x20001c50
 8010914:	2000001c 	.word	0x2000001c
 8010918:	20001c54 	.word	0x20001c54
 801091c:	20001d30 	.word	0x20001d30
 8010920:	e000ed04 	.word	0xe000ed04

08010924 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8010924:	b580      	push	{r7, lr}
 8010926:	b084      	sub	sp, #16
 8010928:	af00      	add	r7, sp, #0
 801092a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 801092c:	f7fc fb66 	bl	800cffc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	2b00      	cmp	r3, #0
 8010934:	d102      	bne.n	801093c <vTaskSuspend+0x18>
 8010936:	4b51      	ldr	r3, [pc, #324]	; (8010a7c <vTaskSuspend+0x158>)
 8010938:	681b      	ldr	r3, [r3, #0]
 801093a:	e000      	b.n	801093e <vTaskSuspend+0x1a>
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );
 8010940:	f002 fdeb 	bl	801351a <prvTraceGetCurrentTaskHandle>
 8010944:	4603      	mov	r3, r0
 8010946:	4618      	mov	r0, r3
 8010948:	f002 fd2d 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 801094c:	4603      	mov	r3, r0
 801094e:	461a      	mov	r2, r3
 8010950:	4b4b      	ldr	r3, [pc, #300]	; (8010a80 <vTaskSuspend+0x15c>)
 8010952:	881b      	ldrh	r3, [r3, #0]
 8010954:	4013      	ands	r3, r2
 8010956:	b29b      	uxth	r3, r3
 8010958:	2b00      	cmp	r3, #0
 801095a:	d014      	beq.n	8010986 <vTaskSuspend+0x62>
 801095c:	68f8      	ldr	r0, [r7, #12]
 801095e:	f002 fd22 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8010962:	4603      	mov	r3, r0
 8010964:	461a      	mov	r2, r3
 8010966:	4b46      	ldr	r3, [pc, #280]	; (8010a80 <vTaskSuspend+0x15c>)
 8010968:	881b      	ldrh	r3, [r3, #0]
 801096a:	4013      	ands	r3, r2
 801096c:	b29b      	uxth	r3, r3
 801096e:	2b00      	cmp	r3, #0
 8010970:	d009      	beq.n	8010986 <vTaskSuspend+0x62>
 8010972:	68f8      	ldr	r0, [r7, #12]
 8010974:	f002 fd0a 	bl	801338c <prvTraceGetTaskNumberLow16>
 8010978:	4603      	mov	r3, r0
 801097a:	b2db      	uxtb	r3, r3
 801097c:	461a      	mov	r2, r3
 801097e:	2103      	movs	r1, #3
 8010980:	208a      	movs	r0, #138	; 0x8a
 8010982:	f003 fe93 	bl	80146ac <prvTraceStoreKernelCall>
 8010986:	68f8      	ldr	r0, [r7, #12]
 8010988:	f002 fd00 	bl	801338c <prvTraceGetTaskNumberLow16>
 801098c:	4603      	mov	r3, r0
 801098e:	b2db      	uxtb	r3, r3
 8010990:	4618      	mov	r0, r3
 8010992:	f004 fa4b 	bl	8014e2c <prvTraceSetTaskInstanceFinished>

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010996:	68fb      	ldr	r3, [r7, #12]
 8010998:	3304      	adds	r3, #4
 801099a:	4618      	mov	r0, r3
 801099c:	f7fc f9b6 	bl	800cd0c <uxListRemove>
 80109a0:	4603      	mov	r3, r0
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	d115      	bne.n	80109d2 <vTaskSuspend+0xae>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80109a6:	68fb      	ldr	r3, [r7, #12]
 80109a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80109aa:	4936      	ldr	r1, [pc, #216]	; (8010a84 <vTaskSuspend+0x160>)
 80109ac:	4613      	mov	r3, r2
 80109ae:	009b      	lsls	r3, r3, #2
 80109b0:	4413      	add	r3, r2
 80109b2:	009b      	lsls	r3, r3, #2
 80109b4:	440b      	add	r3, r1
 80109b6:	681b      	ldr	r3, [r3, #0]
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	d10a      	bne.n	80109d2 <vTaskSuspend+0xae>
 80109bc:	68fb      	ldr	r3, [r7, #12]
 80109be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109c0:	2201      	movs	r2, #1
 80109c2:	fa02 f303 	lsl.w	r3, r2, r3
 80109c6:	43da      	mvns	r2, r3
 80109c8:	4b2f      	ldr	r3, [pc, #188]	; (8010a88 <vTaskSuspend+0x164>)
 80109ca:	681b      	ldr	r3, [r3, #0]
 80109cc:	4013      	ands	r3, r2
 80109ce:	4a2e      	ldr	r2, [pc, #184]	; (8010a88 <vTaskSuspend+0x164>)
 80109d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80109d2:	68fb      	ldr	r3, [r7, #12]
 80109d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d004      	beq.n	80109e4 <vTaskSuspend+0xc0>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80109da:	68fb      	ldr	r3, [r7, #12]
 80109dc:	3318      	adds	r3, #24
 80109de:	4618      	mov	r0, r3
 80109e0:	f7fc f994 	bl	800cd0c <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80109e4:	68fb      	ldr	r3, [r7, #12]
 80109e6:	3304      	adds	r3, #4
 80109e8:	4619      	mov	r1, r3
 80109ea:	4828      	ldr	r0, [pc, #160]	; (8010a8c <vTaskSuspend+0x168>)
 80109ec:	f7fc f931 	bl	800cc52 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80109f0:	68fb      	ldr	r3, [r7, #12]
 80109f2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80109f6:	b2db      	uxtb	r3, r3
 80109f8:	2b01      	cmp	r3, #1
 80109fa:	d103      	bne.n	8010a04 <vTaskSuspend+0xe0>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80109fc:	68fb      	ldr	r3, [r7, #12]
 80109fe:	2200      	movs	r2, #0
 8010a00:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8010a04:	f7fc fb28 	bl	800d058 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8010a08:	4b21      	ldr	r3, [pc, #132]	; (8010a90 <vTaskSuspend+0x16c>)
 8010a0a:	681b      	ldr	r3, [r3, #0]
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d005      	beq.n	8010a1c <vTaskSuspend+0xf8>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8010a10:	f7fc faf4 	bl	800cffc <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8010a14:	f001 f8f8 	bl	8011c08 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8010a18:	f7fc fb1e 	bl	800d058 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8010a1c:	4b17      	ldr	r3, [pc, #92]	; (8010a7c <vTaskSuspend+0x158>)
 8010a1e:	681b      	ldr	r3, [r3, #0]
 8010a20:	68fa      	ldr	r2, [r7, #12]
 8010a22:	429a      	cmp	r2, r3
 8010a24:	d126      	bne.n	8010a74 <vTaskSuspend+0x150>
		{
			if( xSchedulerRunning != pdFALSE )
 8010a26:	4b1a      	ldr	r3, [pc, #104]	; (8010a90 <vTaskSuspend+0x16c>)
 8010a28:	681b      	ldr	r3, [r3, #0]
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	d016      	beq.n	8010a5c <vTaskSuspend+0x138>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8010a2e:	4b19      	ldr	r3, [pc, #100]	; (8010a94 <vTaskSuspend+0x170>)
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	2b00      	cmp	r3, #0
 8010a34:	d009      	beq.n	8010a4a <vTaskSuspend+0x126>
 8010a36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a3a:	f383 8811 	msr	BASEPRI, r3
 8010a3e:	f3bf 8f6f 	isb	sy
 8010a42:	f3bf 8f4f 	dsb	sy
 8010a46:	60bb      	str	r3, [r7, #8]
 8010a48:	e7fe      	b.n	8010a48 <vTaskSuspend+0x124>
				portYIELD_WITHIN_API();
 8010a4a:	4b13      	ldr	r3, [pc, #76]	; (8010a98 <vTaskSuspend+0x174>)
 8010a4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010a50:	601a      	str	r2, [r3, #0]
 8010a52:	f3bf 8f4f 	dsb	sy
 8010a56:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010a5a:	e00b      	b.n	8010a74 <vTaskSuspend+0x150>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8010a5c:	4b0b      	ldr	r3, [pc, #44]	; (8010a8c <vTaskSuspend+0x168>)
 8010a5e:	681a      	ldr	r2, [r3, #0]
 8010a60:	4b0e      	ldr	r3, [pc, #56]	; (8010a9c <vTaskSuspend+0x178>)
 8010a62:	681b      	ldr	r3, [r3, #0]
 8010a64:	429a      	cmp	r2, r3
 8010a66:	d103      	bne.n	8010a70 <vTaskSuspend+0x14c>
					pxCurrentTCB = NULL;
 8010a68:	4b04      	ldr	r3, [pc, #16]	; (8010a7c <vTaskSuspend+0x158>)
 8010a6a:	2200      	movs	r2, #0
 8010a6c:	601a      	str	r2, [r3, #0]
	}
 8010a6e:	e001      	b.n	8010a74 <vTaskSuspend+0x150>
					vTaskSwitchContext();
 8010a70:	f000 fc70 	bl	8011354 <vTaskSwitchContext>
	}
 8010a74:	bf00      	nop
 8010a76:	3710      	adds	r7, #16
 8010a78:	46bd      	mov	sp, r7
 8010a7a:	bd80      	pop	{r7, pc}
 8010a7c:	20001c50 	.word	0x20001c50
 8010a80:	2000001c 	.word	0x2000001c
 8010a84:	20001c54 	.word	0x20001c54
 8010a88:	20001d30 	.word	0x20001d30
 8010a8c:	20001d14 	.word	0x20001d14
 8010a90:	20001d34 	.word	0x20001d34
 8010a94:	20001d50 	.word	0x20001d50
 8010a98:	e000ed04 	.word	0xe000ed04
 8010a9c:	20001d28 	.word	0x20001d28

08010aa0 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8010aa0:	b480      	push	{r7}
 8010aa2:	b087      	sub	sp, #28
 8010aa4:	af00      	add	r7, sp, #0
 8010aa6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8010aa8:	2300      	movs	r3, #0
 8010aaa:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d109      	bne.n	8010aca <prvTaskIsTaskSuspended+0x2a>
 8010ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010aba:	f383 8811 	msr	BASEPRI, r3
 8010abe:	f3bf 8f6f 	isb	sy
 8010ac2:	f3bf 8f4f 	dsb	sy
 8010ac6:	60fb      	str	r3, [r7, #12]
 8010ac8:	e7fe      	b.n	8010ac8 <prvTaskIsTaskSuspended+0x28>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8010aca:	693b      	ldr	r3, [r7, #16]
 8010acc:	695b      	ldr	r3, [r3, #20]
 8010ace:	4a0a      	ldr	r2, [pc, #40]	; (8010af8 <prvTaskIsTaskSuspended+0x58>)
 8010ad0:	4293      	cmp	r3, r2
 8010ad2:	d10a      	bne.n	8010aea <prvTaskIsTaskSuspended+0x4a>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8010ad4:	693b      	ldr	r3, [r7, #16]
 8010ad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010ad8:	4a08      	ldr	r2, [pc, #32]	; (8010afc <prvTaskIsTaskSuspended+0x5c>)
 8010ada:	4293      	cmp	r3, r2
 8010adc:	d005      	beq.n	8010aea <prvTaskIsTaskSuspended+0x4a>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8010ade:	693b      	ldr	r3, [r7, #16]
 8010ae0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d101      	bne.n	8010aea <prvTaskIsTaskSuspended+0x4a>
				{
					xReturn = pdTRUE;
 8010ae6:	2301      	movs	r3, #1
 8010ae8:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010aea:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8010aec:	4618      	mov	r0, r3
 8010aee:	371c      	adds	r7, #28
 8010af0:	46bd      	mov	sp, r7
 8010af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010af6:	4770      	bx	lr
 8010af8:	20001d14 	.word	0x20001d14
 8010afc:	20001ce8 	.word	0x20001ce8

08010b00 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8010b00:	b580      	push	{r7, lr}
 8010b02:	b084      	sub	sp, #16
 8010b04:	af00      	add	r7, sp, #0
 8010b06:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	d109      	bne.n	8010b26 <vTaskResume+0x26>
 8010b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b16:	f383 8811 	msr	BASEPRI, r3
 8010b1a:	f3bf 8f6f 	isb	sy
 8010b1e:	f3bf 8f4f 	dsb	sy
 8010b22:	60bb      	str	r3, [r7, #8]
 8010b24:	e7fe      	b.n	8010b24 <vTaskResume+0x24>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8010b26:	4b3b      	ldr	r3, [pc, #236]	; (8010c14 <vTaskResume+0x114>)
 8010b28:	681b      	ldr	r3, [r3, #0]
 8010b2a:	68fa      	ldr	r2, [r7, #12]
 8010b2c:	429a      	cmp	r2, r3
 8010b2e:	d06d      	beq.n	8010c0c <vTaskResume+0x10c>
 8010b30:	68fb      	ldr	r3, [r7, #12]
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d06a      	beq.n	8010c0c <vTaskResume+0x10c>
		{
			taskENTER_CRITICAL();
 8010b36:	f7fc fa61 	bl	800cffc <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8010b3a:	68f8      	ldr	r0, [r7, #12]
 8010b3c:	f7ff ffb0 	bl	8010aa0 <prvTaskIsTaskSuspended>
 8010b40:	4603      	mov	r3, r0
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d060      	beq.n	8010c08 <vTaskResume+0x108>
				{
					traceTASK_RESUME( pxTCB );
 8010b46:	f002 fce8 	bl	801351a <prvTraceGetCurrentTaskHandle>
 8010b4a:	4603      	mov	r3, r0
 8010b4c:	4618      	mov	r0, r3
 8010b4e:	f002 fc2a 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8010b52:	4603      	mov	r3, r0
 8010b54:	461a      	mov	r2, r3
 8010b56:	4b30      	ldr	r3, [pc, #192]	; (8010c18 <vTaskResume+0x118>)
 8010b58:	881b      	ldrh	r3, [r3, #0]
 8010b5a:	4013      	ands	r3, r2
 8010b5c:	b29b      	uxth	r3, r3
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	d014      	beq.n	8010b8c <vTaskResume+0x8c>
 8010b62:	68f8      	ldr	r0, [r7, #12]
 8010b64:	f002 fc1f 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8010b68:	4603      	mov	r3, r0
 8010b6a:	461a      	mov	r2, r3
 8010b6c:	4b2a      	ldr	r3, [pc, #168]	; (8010c18 <vTaskResume+0x118>)
 8010b6e:	881b      	ldrh	r3, [r3, #0]
 8010b70:	4013      	ands	r3, r2
 8010b72:	b29b      	uxth	r3, r3
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d009      	beq.n	8010b8c <vTaskResume+0x8c>
 8010b78:	68f8      	ldr	r0, [r7, #12]
 8010b7a:	f002 fc07 	bl	801338c <prvTraceGetTaskNumberLow16>
 8010b7e:	4603      	mov	r3, r0
 8010b80:	b2db      	uxtb	r3, r3
 8010b82:	461a      	mov	r2, r3
 8010b84:	2103      	movs	r1, #3
 8010b86:	208b      	movs	r0, #139	; 0x8b
 8010b88:	f003 fd90 	bl	80146ac <prvTraceStoreKernelCall>

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8010b8c:	68fb      	ldr	r3, [r7, #12]
 8010b8e:	3304      	adds	r3, #4
 8010b90:	4618      	mov	r0, r3
 8010b92:	f7fc f8bb 	bl	800cd0c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010b96:	68f8      	ldr	r0, [r7, #12]
 8010b98:	f002 fc05 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8010b9c:	4603      	mov	r3, r0
 8010b9e:	461a      	mov	r2, r3
 8010ba0:	4b1d      	ldr	r3, [pc, #116]	; (8010c18 <vTaskResume+0x118>)
 8010ba2:	881b      	ldrh	r3, [r3, #0]
 8010ba4:	4013      	ands	r3, r2
 8010ba6:	b29b      	uxth	r3, r3
 8010ba8:	2b00      	cmp	r3, #0
 8010baa:	d007      	beq.n	8010bbc <vTaskResume+0xbc>
 8010bac:	68f8      	ldr	r0, [r7, #12]
 8010bae:	f002 fbed 	bl	801338c <prvTraceGetTaskNumberLow16>
 8010bb2:	4603      	mov	r3, r0
 8010bb4:	b2db      	uxtb	r3, r3
 8010bb6:	4618      	mov	r0, r3
 8010bb8:	f003 fcc0 	bl	801453c <prvTraceStoreTaskReady>
 8010bbc:	68fb      	ldr	r3, [r7, #12]
 8010bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010bc0:	2201      	movs	r2, #1
 8010bc2:	409a      	lsls	r2, r3
 8010bc4:	4b15      	ldr	r3, [pc, #84]	; (8010c1c <vTaskResume+0x11c>)
 8010bc6:	681b      	ldr	r3, [r3, #0]
 8010bc8:	4313      	orrs	r3, r2
 8010bca:	4a14      	ldr	r2, [pc, #80]	; (8010c1c <vTaskResume+0x11c>)
 8010bcc:	6013      	str	r3, [r2, #0]
 8010bce:	68fb      	ldr	r3, [r7, #12]
 8010bd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010bd2:	4613      	mov	r3, r2
 8010bd4:	009b      	lsls	r3, r3, #2
 8010bd6:	4413      	add	r3, r2
 8010bd8:	009b      	lsls	r3, r3, #2
 8010bda:	4a11      	ldr	r2, [pc, #68]	; (8010c20 <vTaskResume+0x120>)
 8010bdc:	441a      	add	r2, r3
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	3304      	adds	r3, #4
 8010be2:	4619      	mov	r1, r3
 8010be4:	4610      	mov	r0, r2
 8010be6:	f7fc f834 	bl	800cc52 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010bea:	68fb      	ldr	r3, [r7, #12]
 8010bec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010bee:	4b09      	ldr	r3, [pc, #36]	; (8010c14 <vTaskResume+0x114>)
 8010bf0:	681b      	ldr	r3, [r3, #0]
 8010bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010bf4:	429a      	cmp	r2, r3
 8010bf6:	d307      	bcc.n	8010c08 <vTaskResume+0x108>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8010bf8:	4b0a      	ldr	r3, [pc, #40]	; (8010c24 <vTaskResume+0x124>)
 8010bfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010bfe:	601a      	str	r2, [r3, #0]
 8010c00:	f3bf 8f4f 	dsb	sy
 8010c04:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8010c08:	f7fc fa26 	bl	800d058 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010c0c:	bf00      	nop
 8010c0e:	3710      	adds	r7, #16
 8010c10:	46bd      	mov	sp, r7
 8010c12:	bd80      	pop	{r7, pc}
 8010c14:	20001c50 	.word	0x20001c50
 8010c18:	2000001c 	.word	0x2000001c
 8010c1c:	20001d30 	.word	0x20001d30
 8010c20:	20001c54 	.word	0x20001c54
 8010c24:	e000ed04 	.word	0xe000ed04

08010c28 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 8010c28:	b580      	push	{r7, lr}
 8010c2a:	b08a      	sub	sp, #40	; 0x28
 8010c2c:	af00      	add	r7, sp, #0
 8010c2e:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 8010c30:	2300      	movs	r3, #0
 8010c32:	627b      	str	r3, [r7, #36]	; 0x24
	TCB_t * const pxTCB = xTaskToResume;
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d109      	bne.n	8010c52 <xTaskResumeFromISR+0x2a>
 8010c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c42:	f383 8811 	msr	BASEPRI, r3
 8010c46:	f3bf 8f6f 	isb	sy
 8010c4a:	f3bf 8f4f 	dsb	sy
 8010c4e:	61bb      	str	r3, [r7, #24]
 8010c50:	e7fe      	b.n	8010c50 <xTaskResumeFromISR+0x28>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010c52:	f7fc faa3 	bl	800d19c <vPortValidateInterruptPriority>
	__asm volatile
 8010c56:	f3ef 8211 	mrs	r2, BASEPRI
 8010c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c5e:	f383 8811 	msr	BASEPRI, r3
 8010c62:	f3bf 8f6f 	isb	sy
 8010c66:	f3bf 8f4f 	dsb	sy
 8010c6a:	617a      	str	r2, [r7, #20]
 8010c6c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8010c6e:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010c70:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8010c72:	6a38      	ldr	r0, [r7, #32]
 8010c74:	f7ff ff14 	bl	8010aa0 <prvTaskIsTaskSuspended>
 8010c78:	4603      	mov	r3, r0
 8010c7a:	2b00      	cmp	r3, #0
 8010c7c:	d057      	beq.n	8010d2e <xTaskResumeFromISR+0x106>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );
 8010c7e:	6a38      	ldr	r0, [r7, #32]
 8010c80:	f002 fb91 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8010c84:	4603      	mov	r3, r0
 8010c86:	461a      	mov	r2, r3
 8010c88:	4b2e      	ldr	r3, [pc, #184]	; (8010d44 <xTaskResumeFromISR+0x11c>)
 8010c8a:	881b      	ldrh	r3, [r3, #0]
 8010c8c:	4013      	ands	r3, r2
 8010c8e:	b29b      	uxth	r3, r3
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d009      	beq.n	8010ca8 <xTaskResumeFromISR+0x80>
 8010c94:	6a38      	ldr	r0, [r7, #32]
 8010c96:	f002 fb79 	bl	801338c <prvTraceGetTaskNumberLow16>
 8010c9a:	4603      	mov	r3, r0
 8010c9c:	b2db      	uxtb	r3, r3
 8010c9e:	461a      	mov	r2, r3
 8010ca0:	2103      	movs	r1, #3
 8010ca2:	208c      	movs	r0, #140	; 0x8c
 8010ca4:	f003 fd02 	bl	80146ac <prvTraceStoreKernelCall>

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010ca8:	4b27      	ldr	r3, [pc, #156]	; (8010d48 <xTaskResumeFromISR+0x120>)
 8010caa:	681b      	ldr	r3, [r3, #0]
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	d138      	bne.n	8010d22 <xTaskResumeFromISR+0xfa>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010cb0:	6a3b      	ldr	r3, [r7, #32]
 8010cb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010cb4:	4b25      	ldr	r3, [pc, #148]	; (8010d4c <xTaskResumeFromISR+0x124>)
 8010cb6:	681b      	ldr	r3, [r3, #0]
 8010cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010cba:	429a      	cmp	r2, r3
 8010cbc:	d301      	bcc.n	8010cc2 <xTaskResumeFromISR+0x9a>
					{
						xYieldRequired = pdTRUE;
 8010cbe:	2301      	movs	r3, #1
 8010cc0:	627b      	str	r3, [r7, #36]	; 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010cc2:	6a3b      	ldr	r3, [r7, #32]
 8010cc4:	3304      	adds	r3, #4
 8010cc6:	4618      	mov	r0, r3
 8010cc8:	f7fc f820 	bl	800cd0c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010ccc:	6a38      	ldr	r0, [r7, #32]
 8010cce:	f002 fb6a 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8010cd2:	4603      	mov	r3, r0
 8010cd4:	461a      	mov	r2, r3
 8010cd6:	4b1b      	ldr	r3, [pc, #108]	; (8010d44 <xTaskResumeFromISR+0x11c>)
 8010cd8:	881b      	ldrh	r3, [r3, #0]
 8010cda:	4013      	ands	r3, r2
 8010cdc:	b29b      	uxth	r3, r3
 8010cde:	2b00      	cmp	r3, #0
 8010ce0:	d007      	beq.n	8010cf2 <xTaskResumeFromISR+0xca>
 8010ce2:	6a38      	ldr	r0, [r7, #32]
 8010ce4:	f002 fb52 	bl	801338c <prvTraceGetTaskNumberLow16>
 8010ce8:	4603      	mov	r3, r0
 8010cea:	b2db      	uxtb	r3, r3
 8010cec:	4618      	mov	r0, r3
 8010cee:	f003 fc25 	bl	801453c <prvTraceStoreTaskReady>
 8010cf2:	6a3b      	ldr	r3, [r7, #32]
 8010cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010cf6:	2201      	movs	r2, #1
 8010cf8:	409a      	lsls	r2, r3
 8010cfa:	4b15      	ldr	r3, [pc, #84]	; (8010d50 <xTaskResumeFromISR+0x128>)
 8010cfc:	681b      	ldr	r3, [r3, #0]
 8010cfe:	4313      	orrs	r3, r2
 8010d00:	4a13      	ldr	r2, [pc, #76]	; (8010d50 <xTaskResumeFromISR+0x128>)
 8010d02:	6013      	str	r3, [r2, #0]
 8010d04:	6a3b      	ldr	r3, [r7, #32]
 8010d06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d08:	4613      	mov	r3, r2
 8010d0a:	009b      	lsls	r3, r3, #2
 8010d0c:	4413      	add	r3, r2
 8010d0e:	009b      	lsls	r3, r3, #2
 8010d10:	4a10      	ldr	r2, [pc, #64]	; (8010d54 <xTaskResumeFromISR+0x12c>)
 8010d12:	441a      	add	r2, r3
 8010d14:	6a3b      	ldr	r3, [r7, #32]
 8010d16:	3304      	adds	r3, #4
 8010d18:	4619      	mov	r1, r3
 8010d1a:	4610      	mov	r0, r2
 8010d1c:	f7fb ff99 	bl	800cc52 <vListInsertEnd>
 8010d20:	e005      	b.n	8010d2e <xTaskResumeFromISR+0x106>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8010d22:	6a3b      	ldr	r3, [r7, #32]
 8010d24:	3318      	adds	r3, #24
 8010d26:	4619      	mov	r1, r3
 8010d28:	480b      	ldr	r0, [pc, #44]	; (8010d58 <xTaskResumeFromISR+0x130>)
 8010d2a:	f7fb ff92 	bl	800cc52 <vListInsertEnd>
 8010d2e:	69fb      	ldr	r3, [r7, #28]
 8010d30:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8010d32:	68fb      	ldr	r3, [r7, #12]
 8010d34:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 8010d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8010d3a:	4618      	mov	r0, r3
 8010d3c:	3728      	adds	r7, #40	; 0x28
 8010d3e:	46bd      	mov	sp, r7
 8010d40:	bd80      	pop	{r7, pc}
 8010d42:	bf00      	nop
 8010d44:	2000001c 	.word	0x2000001c
 8010d48:	20001d50 	.word	0x20001d50
 8010d4c:	20001c50 	.word	0x20001c50
 8010d50:	20001d30 	.word	0x20001d30
 8010d54:	20001c54 	.word	0x20001c54
 8010d58:	20001ce8 	.word	0x20001ce8

08010d5c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010d5c:	b580      	push	{r7, lr}
 8010d5e:	b086      	sub	sp, #24
 8010d60:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8010d62:	4b2a      	ldr	r3, [pc, #168]	; (8010e0c <vTaskStartScheduler+0xb0>)
 8010d64:	9301      	str	r3, [sp, #4]
 8010d66:	2300      	movs	r3, #0
 8010d68:	9300      	str	r3, [sp, #0]
 8010d6a:	2300      	movs	r3, #0
 8010d6c:	2246      	movs	r2, #70	; 0x46
 8010d6e:	4928      	ldr	r1, [pc, #160]	; (8010e10 <vTaskStartScheduler+0xb4>)
 8010d70:	4828      	ldr	r0, [pc, #160]	; (8010e14 <vTaskStartScheduler+0xb8>)
 8010d72:	f7ff f887 	bl	800fe84 <xTaskCreate>
 8010d76:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010d78:	68fb      	ldr	r3, [r7, #12]
 8010d7a:	2b01      	cmp	r3, #1
 8010d7c:	d102      	bne.n	8010d84 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8010d7e:	f001 fef5 	bl	8012b6c <xTimerCreateTimerTask>
 8010d82:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010d84:	68fb      	ldr	r3, [r7, #12]
 8010d86:	2b01      	cmp	r3, #1
 8010d88:	d12e      	bne.n	8010de8 <vTaskStartScheduler+0x8c>
	__asm volatile
 8010d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d8e:	f383 8811 	msr	BASEPRI, r3
 8010d92:	f3bf 8f6f 	isb	sy
 8010d96:	f3bf 8f4f 	dsb	sy
 8010d9a:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010d9c:	4b1e      	ldr	r3, [pc, #120]	; (8010e18 <vTaskStartScheduler+0xbc>)
 8010d9e:	f04f 32ff 	mov.w	r2, #4294967295
 8010da2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010da4:	4b1d      	ldr	r3, [pc, #116]	; (8010e1c <vTaskStartScheduler+0xc0>)
 8010da6:	2201      	movs	r2, #1
 8010da8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010daa:	4b1d      	ldr	r3, [pc, #116]	; (8010e20 <vTaskStartScheduler+0xc4>)
 8010dac:	2200      	movs	r2, #0
 8010dae:	601a      	str	r2, [r3, #0]
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		traceTASK_SWITCHED_IN();
 8010db0:	f002 fbb3 	bl	801351a <prvTraceGetCurrentTaskHandle>
 8010db4:	4603      	mov	r3, r0
 8010db6:	4618      	mov	r0, r3
 8010db8:	f002 faf5 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8010dbc:	4603      	mov	r3, r0
 8010dbe:	461a      	mov	r2, r3
 8010dc0:	4b18      	ldr	r3, [pc, #96]	; (8010e24 <vTaskStartScheduler+0xc8>)
 8010dc2:	881b      	ldrh	r3, [r3, #0]
 8010dc4:	4013      	ands	r3, r2
 8010dc6:	b29b      	uxth	r3, r3
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d00a      	beq.n	8010de2 <vTaskStartScheduler+0x86>
 8010dcc:	f002 fba5 	bl	801351a <prvTraceGetCurrentTaskHandle>
 8010dd0:	4603      	mov	r3, r0
 8010dd2:	4618      	mov	r0, r3
 8010dd4:	f002 fada 	bl	801338c <prvTraceGetTaskNumberLow16>
 8010dd8:	4603      	mov	r3, r0
 8010dda:	b2db      	uxtb	r3, r3
 8010ddc:	4618      	mov	r0, r3
 8010dde:	f003 fe09 	bl	80149f4 <prvTraceStoreTaskswitch>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010de2:	f7fc f842 	bl	800ce6a <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010de6:	e00d      	b.n	8010e04 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010de8:	68fb      	ldr	r3, [r7, #12]
 8010dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010dee:	d109      	bne.n	8010e04 <vTaskStartScheduler+0xa8>
 8010df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010df4:	f383 8811 	msr	BASEPRI, r3
 8010df8:	f3bf 8f6f 	isb	sy
 8010dfc:	f3bf 8f4f 	dsb	sy
 8010e00:	607b      	str	r3, [r7, #4]
 8010e02:	e7fe      	b.n	8010e02 <vTaskStartScheduler+0xa6>
}
 8010e04:	bf00      	nop
 8010e06:	3710      	adds	r7, #16
 8010e08:	46bd      	mov	sp, r7
 8010e0a:	bd80      	pop	{r7, pc}
 8010e0c:	20001d4c 	.word	0x20001d4c
 8010e10:	080182c0 	.word	0x080182c0
 8010e14:	0801193b 	.word	0x0801193b
 8010e18:	20001d48 	.word	0x20001d48
 8010e1c:	20001d34 	.word	0x20001d34
 8010e20:	20001d2c 	.word	0x20001d2c
 8010e24:	2000001c 	.word	0x2000001c

08010e28 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
 8010e28:	b580      	push	{r7, lr}
 8010e2a:	b082      	sub	sp, #8
 8010e2c:	af00      	add	r7, sp, #0
 8010e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e32:	f383 8811 	msr	BASEPRI, r3
 8010e36:	f3bf 8f6f 	isb	sy
 8010e3a:	f3bf 8f4f 	dsb	sy
 8010e3e:	607b      	str	r3, [r7, #4]
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
 8010e40:	4b04      	ldr	r3, [pc, #16]	; (8010e54 <vTaskEndScheduler+0x2c>)
 8010e42:	2200      	movs	r2, #0
 8010e44:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
 8010e46:	f7fc f8bf 	bl	800cfc8 <vPortEndScheduler>
}
 8010e4a:	bf00      	nop
 8010e4c:	3708      	adds	r7, #8
 8010e4e:	46bd      	mov	sp, r7
 8010e50:	bd80      	pop	{r7, pc}
 8010e52:	bf00      	nop
 8010e54:	20001d34 	.word	0x20001d34

08010e58 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010e58:	b480      	push	{r7}
 8010e5a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8010e5c:	4b04      	ldr	r3, [pc, #16]	; (8010e70 <vTaskSuspendAll+0x18>)
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	3301      	adds	r3, #1
 8010e62:	4a03      	ldr	r2, [pc, #12]	; (8010e70 <vTaskSuspendAll+0x18>)
 8010e64:	6013      	str	r3, [r2, #0]
}
 8010e66:	bf00      	nop
 8010e68:	46bd      	mov	sp, r7
 8010e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e6e:	4770      	bx	lr
 8010e70:	20001d50 	.word	0x20001d50

08010e74 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010e74:	b580      	push	{r7, lr}
 8010e76:	b084      	sub	sp, #16
 8010e78:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010e7a:	2300      	movs	r3, #0
 8010e7c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010e7e:	2300      	movs	r3, #0
 8010e80:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010e82:	4b4a      	ldr	r3, [pc, #296]	; (8010fac <xTaskResumeAll+0x138>)
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d109      	bne.n	8010e9e <xTaskResumeAll+0x2a>
 8010e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e8e:	f383 8811 	msr	BASEPRI, r3
 8010e92:	f3bf 8f6f 	isb	sy
 8010e96:	f3bf 8f4f 	dsb	sy
 8010e9a:	603b      	str	r3, [r7, #0]
 8010e9c:	e7fe      	b.n	8010e9c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010e9e:	f7fc f8ad 	bl	800cffc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010ea2:	4b42      	ldr	r3, [pc, #264]	; (8010fac <xTaskResumeAll+0x138>)
 8010ea4:	681b      	ldr	r3, [r3, #0]
 8010ea6:	3b01      	subs	r3, #1
 8010ea8:	4a40      	ldr	r2, [pc, #256]	; (8010fac <xTaskResumeAll+0x138>)
 8010eaa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010eac:	4b3f      	ldr	r3, [pc, #252]	; (8010fac <xTaskResumeAll+0x138>)
 8010eae:	681b      	ldr	r3, [r3, #0]
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	d174      	bne.n	8010f9e <xTaskResumeAll+0x12a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010eb4:	4b3e      	ldr	r3, [pc, #248]	; (8010fb0 <xTaskResumeAll+0x13c>)
 8010eb6:	681b      	ldr	r3, [r3, #0]
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	d070      	beq.n	8010f9e <xTaskResumeAll+0x12a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010ebc:	e041      	b.n	8010f42 <xTaskResumeAll+0xce>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010ebe:	4b3d      	ldr	r3, [pc, #244]	; (8010fb4 <xTaskResumeAll+0x140>)
 8010ec0:	68db      	ldr	r3, [r3, #12]
 8010ec2:	68db      	ldr	r3, [r3, #12]
 8010ec4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010ec6:	68fb      	ldr	r3, [r7, #12]
 8010ec8:	3318      	adds	r3, #24
 8010eca:	4618      	mov	r0, r3
 8010ecc:	f7fb ff1e 	bl	800cd0c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010ed0:	68fb      	ldr	r3, [r7, #12]
 8010ed2:	3304      	adds	r3, #4
 8010ed4:	4618      	mov	r0, r3
 8010ed6:	f7fb ff19 	bl	800cd0c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010eda:	68f8      	ldr	r0, [r7, #12]
 8010edc:	f002 fa63 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8010ee0:	4603      	mov	r3, r0
 8010ee2:	461a      	mov	r2, r3
 8010ee4:	4b34      	ldr	r3, [pc, #208]	; (8010fb8 <xTaskResumeAll+0x144>)
 8010ee6:	881b      	ldrh	r3, [r3, #0]
 8010ee8:	4013      	ands	r3, r2
 8010eea:	b29b      	uxth	r3, r3
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d007      	beq.n	8010f00 <xTaskResumeAll+0x8c>
 8010ef0:	68f8      	ldr	r0, [r7, #12]
 8010ef2:	f002 fa4b 	bl	801338c <prvTraceGetTaskNumberLow16>
 8010ef6:	4603      	mov	r3, r0
 8010ef8:	b2db      	uxtb	r3, r3
 8010efa:	4618      	mov	r0, r3
 8010efc:	f003 fb1e 	bl	801453c <prvTraceStoreTaskReady>
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f04:	2201      	movs	r2, #1
 8010f06:	409a      	lsls	r2, r3
 8010f08:	4b2c      	ldr	r3, [pc, #176]	; (8010fbc <xTaskResumeAll+0x148>)
 8010f0a:	681b      	ldr	r3, [r3, #0]
 8010f0c:	4313      	orrs	r3, r2
 8010f0e:	4a2b      	ldr	r2, [pc, #172]	; (8010fbc <xTaskResumeAll+0x148>)
 8010f10:	6013      	str	r3, [r2, #0]
 8010f12:	68fb      	ldr	r3, [r7, #12]
 8010f14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010f16:	4613      	mov	r3, r2
 8010f18:	009b      	lsls	r3, r3, #2
 8010f1a:	4413      	add	r3, r2
 8010f1c:	009b      	lsls	r3, r3, #2
 8010f1e:	4a28      	ldr	r2, [pc, #160]	; (8010fc0 <xTaskResumeAll+0x14c>)
 8010f20:	441a      	add	r2, r3
 8010f22:	68fb      	ldr	r3, [r7, #12]
 8010f24:	3304      	adds	r3, #4
 8010f26:	4619      	mov	r1, r3
 8010f28:	4610      	mov	r0, r2
 8010f2a:	f7fb fe92 	bl	800cc52 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010f2e:	68fb      	ldr	r3, [r7, #12]
 8010f30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010f32:	4b24      	ldr	r3, [pc, #144]	; (8010fc4 <xTaskResumeAll+0x150>)
 8010f34:	681b      	ldr	r3, [r3, #0]
 8010f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f38:	429a      	cmp	r2, r3
 8010f3a:	d302      	bcc.n	8010f42 <xTaskResumeAll+0xce>
					{
						xYieldPending = pdTRUE;
 8010f3c:	4b22      	ldr	r3, [pc, #136]	; (8010fc8 <xTaskResumeAll+0x154>)
 8010f3e:	2201      	movs	r2, #1
 8010f40:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010f42:	4b1c      	ldr	r3, [pc, #112]	; (8010fb4 <xTaskResumeAll+0x140>)
 8010f44:	681b      	ldr	r3, [r3, #0]
 8010f46:	2b00      	cmp	r3, #0
 8010f48:	d1b9      	bne.n	8010ebe <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010f4a:	68fb      	ldr	r3, [r7, #12]
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	d001      	beq.n	8010f54 <xTaskResumeAll+0xe0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010f50:	f000 fe5a 	bl	8011c08 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8010f54:	4b1d      	ldr	r3, [pc, #116]	; (8010fcc <xTaskResumeAll+0x158>)
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	2b00      	cmp	r3, #0
 8010f5e:	d010      	beq.n	8010f82 <xTaskResumeAll+0x10e>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010f60:	f000 f918 	bl	8011194 <xTaskIncrementTick>
 8010f64:	4603      	mov	r3, r0
 8010f66:	2b00      	cmp	r3, #0
 8010f68:	d002      	beq.n	8010f70 <xTaskResumeAll+0xfc>
							{
								xYieldPending = pdTRUE;
 8010f6a:	4b17      	ldr	r3, [pc, #92]	; (8010fc8 <xTaskResumeAll+0x154>)
 8010f6c:	2201      	movs	r2, #1
 8010f6e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	3b01      	subs	r3, #1
 8010f74:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8010f76:	687b      	ldr	r3, [r7, #4]
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d1f1      	bne.n	8010f60 <xTaskResumeAll+0xec>

						uxPendedTicks = 0;
 8010f7c:	4b13      	ldr	r3, [pc, #76]	; (8010fcc <xTaskResumeAll+0x158>)
 8010f7e:	2200      	movs	r2, #0
 8010f80:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010f82:	4b11      	ldr	r3, [pc, #68]	; (8010fc8 <xTaskResumeAll+0x154>)
 8010f84:	681b      	ldr	r3, [r3, #0]
 8010f86:	2b00      	cmp	r3, #0
 8010f88:	d009      	beq.n	8010f9e <xTaskResumeAll+0x12a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010f8a:	2301      	movs	r3, #1
 8010f8c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010f8e:	4b10      	ldr	r3, [pc, #64]	; (8010fd0 <xTaskResumeAll+0x15c>)
 8010f90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010f94:	601a      	str	r2, [r3, #0]
 8010f96:	f3bf 8f4f 	dsb	sy
 8010f9a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010f9e:	f7fc f85b 	bl	800d058 <vPortExitCritical>

	return xAlreadyYielded;
 8010fa2:	68bb      	ldr	r3, [r7, #8]
}
 8010fa4:	4618      	mov	r0, r3
 8010fa6:	3710      	adds	r7, #16
 8010fa8:	46bd      	mov	sp, r7
 8010faa:	bd80      	pop	{r7, pc}
 8010fac:	20001d50 	.word	0x20001d50
 8010fb0:	20001d28 	.word	0x20001d28
 8010fb4:	20001ce8 	.word	0x20001ce8
 8010fb8:	2000001c 	.word	0x2000001c
 8010fbc:	20001d30 	.word	0x20001d30
 8010fc0:	20001c54 	.word	0x20001c54
 8010fc4:	20001c50 	.word	0x20001c50
 8010fc8:	20001d3c 	.word	0x20001d3c
 8010fcc:	20001d38 	.word	0x20001d38
 8010fd0:	e000ed04 	.word	0xe000ed04

08010fd4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010fd4:	b480      	push	{r7}
 8010fd6:	b083      	sub	sp, #12
 8010fd8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8010fda:	4b05      	ldr	r3, [pc, #20]	; (8010ff0 <xTaskGetTickCount+0x1c>)
 8010fdc:	681b      	ldr	r3, [r3, #0]
 8010fde:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010fe0:	687b      	ldr	r3, [r7, #4]
}
 8010fe2:	4618      	mov	r0, r3
 8010fe4:	370c      	adds	r7, #12
 8010fe6:	46bd      	mov	sp, r7
 8010fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fec:	4770      	bx	lr
 8010fee:	bf00      	nop
 8010ff0:	20001d2c 	.word	0x20001d2c

08010ff4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8010ff4:	b580      	push	{r7, lr}
 8010ff6:	b082      	sub	sp, #8
 8010ff8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010ffa:	f7fc f8cf 	bl	800d19c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8010ffe:	2300      	movs	r3, #0
 8011000:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8011002:	4b04      	ldr	r3, [pc, #16]	; (8011014 <xTaskGetTickCountFromISR+0x20>)
 8011004:	681b      	ldr	r3, [r3, #0]
 8011006:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011008:	683b      	ldr	r3, [r7, #0]
}
 801100a:	4618      	mov	r0, r3
 801100c:	3708      	adds	r7, #8
 801100e:	46bd      	mov	sp, r7
 8011010:	bd80      	pop	{r7, pc}
 8011012:	bf00      	nop
 8011014:	20001d2c 	.word	0x20001d2c

08011018 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8011018:	b480      	push	{r7}
 801101a:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
 801101c:	4b03      	ldr	r3, [pc, #12]	; (801102c <uxTaskGetNumberOfTasks+0x14>)
 801101e:	681b      	ldr	r3, [r3, #0]
}
 8011020:	4618      	mov	r0, r3
 8011022:	46bd      	mov	sp, r7
 8011024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011028:	4770      	bx	lr
 801102a:	bf00      	nop
 801102c:	20001d28 	.word	0x20001d28

08011030 <pcTaskGetName>:
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8011030:	b480      	push	{r7}
 8011032:	b085      	sub	sp, #20
 8011034:	af00      	add	r7, sp, #0
 8011036:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	2b00      	cmp	r3, #0
 801103c:	d102      	bne.n	8011044 <pcTaskGetName+0x14>
 801103e:	4b0d      	ldr	r3, [pc, #52]	; (8011074 <pcTaskGetName+0x44>)
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	e000      	b.n	8011046 <pcTaskGetName+0x16>
 8011044:	687b      	ldr	r3, [r7, #4]
 8011046:	60fb      	str	r3, [r7, #12]
	configASSERT( pxTCB );
 8011048:	68fb      	ldr	r3, [r7, #12]
 801104a:	2b00      	cmp	r3, #0
 801104c:	d109      	bne.n	8011062 <pcTaskGetName+0x32>
 801104e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011052:	f383 8811 	msr	BASEPRI, r3
 8011056:	f3bf 8f6f 	isb	sy
 801105a:	f3bf 8f4f 	dsb	sy
 801105e:	60bb      	str	r3, [r7, #8]
 8011060:	e7fe      	b.n	8011060 <pcTaskGetName+0x30>
	return &( pxTCB->pcTaskName[ 0 ] );
 8011062:	68fb      	ldr	r3, [r7, #12]
 8011064:	3334      	adds	r3, #52	; 0x34
}
 8011066:	4618      	mov	r0, r3
 8011068:	3714      	adds	r7, #20
 801106a:	46bd      	mov	sp, r7
 801106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011070:	4770      	bx	lr
 8011072:	bf00      	nop
 8011074:	20001c50 	.word	0x20001c50

08011078 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 8011078:	b580      	push	{r7, lr}
 801107a:	b086      	sub	sp, #24
 801107c:	af00      	add	r7, sp, #0
 801107e:	60f8      	str	r0, [r7, #12]
 8011080:	60b9      	str	r1, [r7, #8]
 8011082:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 8011084:	2300      	movs	r3, #0
 8011086:	617b      	str	r3, [r7, #20]
 8011088:	2305      	movs	r3, #5
 801108a:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 801108c:	f7ff fee4 	bl	8010e58 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 8011090:	4b3a      	ldr	r3, [pc, #232]	; (801117c <uxTaskGetSystemState+0x104>)
 8011092:	681b      	ldr	r3, [r3, #0]
 8011094:	68ba      	ldr	r2, [r7, #8]
 8011096:	429a      	cmp	r2, r3
 8011098:	d368      	bcc.n	801116c <uxTaskGetSystemState+0xf4>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 801109a:	693b      	ldr	r3, [r7, #16]
 801109c:	3b01      	subs	r3, #1
 801109e:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 80110a0:	697a      	ldr	r2, [r7, #20]
 80110a2:	4613      	mov	r3, r2
 80110a4:	00db      	lsls	r3, r3, #3
 80110a6:	4413      	add	r3, r2
 80110a8:	009b      	lsls	r3, r3, #2
 80110aa:	461a      	mov	r2, r3
 80110ac:	68fb      	ldr	r3, [r7, #12]
 80110ae:	1898      	adds	r0, r3, r2
 80110b0:	693a      	ldr	r2, [r7, #16]
 80110b2:	4613      	mov	r3, r2
 80110b4:	009b      	lsls	r3, r3, #2
 80110b6:	4413      	add	r3, r2
 80110b8:	009b      	lsls	r3, r3, #2
 80110ba:	4a31      	ldr	r2, [pc, #196]	; (8011180 <uxTaskGetSystemState+0x108>)
 80110bc:	4413      	add	r3, r2
 80110be:	2201      	movs	r2, #1
 80110c0:	4619      	mov	r1, r3
 80110c2:	f000 fd23 	bl	8011b0c <prvListTasksWithinSingleList>
 80110c6:	4602      	mov	r2, r0
 80110c8:	697b      	ldr	r3, [r7, #20]
 80110ca:	4413      	add	r3, r2
 80110cc:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80110ce:	693b      	ldr	r3, [r7, #16]
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d1e2      	bne.n	801109a <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 80110d4:	697a      	ldr	r2, [r7, #20]
 80110d6:	4613      	mov	r3, r2
 80110d8:	00db      	lsls	r3, r3, #3
 80110da:	4413      	add	r3, r2
 80110dc:	009b      	lsls	r3, r3, #2
 80110de:	461a      	mov	r2, r3
 80110e0:	68fb      	ldr	r3, [r7, #12]
 80110e2:	1898      	adds	r0, r3, r2
 80110e4:	4b27      	ldr	r3, [pc, #156]	; (8011184 <uxTaskGetSystemState+0x10c>)
 80110e6:	681b      	ldr	r3, [r3, #0]
 80110e8:	2202      	movs	r2, #2
 80110ea:	4619      	mov	r1, r3
 80110ec:	f000 fd0e 	bl	8011b0c <prvListTasksWithinSingleList>
 80110f0:	4602      	mov	r2, r0
 80110f2:	697b      	ldr	r3, [r7, #20]
 80110f4:	4413      	add	r3, r2
 80110f6:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 80110f8:	697a      	ldr	r2, [r7, #20]
 80110fa:	4613      	mov	r3, r2
 80110fc:	00db      	lsls	r3, r3, #3
 80110fe:	4413      	add	r3, r2
 8011100:	009b      	lsls	r3, r3, #2
 8011102:	461a      	mov	r2, r3
 8011104:	68fb      	ldr	r3, [r7, #12]
 8011106:	1898      	adds	r0, r3, r2
 8011108:	4b1f      	ldr	r3, [pc, #124]	; (8011188 <uxTaskGetSystemState+0x110>)
 801110a:	681b      	ldr	r3, [r3, #0]
 801110c:	2202      	movs	r2, #2
 801110e:	4619      	mov	r1, r3
 8011110:	f000 fcfc 	bl	8011b0c <prvListTasksWithinSingleList>
 8011114:	4602      	mov	r2, r0
 8011116:	697b      	ldr	r3, [r7, #20]
 8011118:	4413      	add	r3, r2
 801111a:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 801111c:	697a      	ldr	r2, [r7, #20]
 801111e:	4613      	mov	r3, r2
 8011120:	00db      	lsls	r3, r3, #3
 8011122:	4413      	add	r3, r2
 8011124:	009b      	lsls	r3, r3, #2
 8011126:	461a      	mov	r2, r3
 8011128:	68fb      	ldr	r3, [r7, #12]
 801112a:	4413      	add	r3, r2
 801112c:	2204      	movs	r2, #4
 801112e:	4917      	ldr	r1, [pc, #92]	; (801118c <uxTaskGetSystemState+0x114>)
 8011130:	4618      	mov	r0, r3
 8011132:	f000 fceb 	bl	8011b0c <prvListTasksWithinSingleList>
 8011136:	4602      	mov	r2, r0
 8011138:	697b      	ldr	r3, [r7, #20]
 801113a:	4413      	add	r3, r2
 801113c:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 801113e:	697a      	ldr	r2, [r7, #20]
 8011140:	4613      	mov	r3, r2
 8011142:	00db      	lsls	r3, r3, #3
 8011144:	4413      	add	r3, r2
 8011146:	009b      	lsls	r3, r3, #2
 8011148:	461a      	mov	r2, r3
 801114a:	68fb      	ldr	r3, [r7, #12]
 801114c:	4413      	add	r3, r2
 801114e:	2203      	movs	r2, #3
 8011150:	490f      	ldr	r1, [pc, #60]	; (8011190 <uxTaskGetSystemState+0x118>)
 8011152:	4618      	mov	r0, r3
 8011154:	f000 fcda 	bl	8011b0c <prvListTasksWithinSingleList>
 8011158:	4602      	mov	r2, r0
 801115a:	697b      	ldr	r3, [r7, #20]
 801115c:	4413      	add	r3, r2
 801115e:	617b      	str	r3, [r7, #20]
						#endif
					}
				}
				#else
				{
					if( pulTotalRunTime != NULL )
 8011160:	687b      	ldr	r3, [r7, #4]
 8011162:	2b00      	cmp	r3, #0
 8011164:	d002      	beq.n	801116c <uxTaskGetSystemState+0xf4>
					{
						*pulTotalRunTime = 0;
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	2200      	movs	r2, #0
 801116a:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 801116c:	f7ff fe82 	bl	8010e74 <xTaskResumeAll>

		return uxTask;
 8011170:	697b      	ldr	r3, [r7, #20]
	}
 8011172:	4618      	mov	r0, r3
 8011174:	3718      	adds	r7, #24
 8011176:	46bd      	mov	sp, r7
 8011178:	bd80      	pop	{r7, pc}
 801117a:	bf00      	nop
 801117c:	20001d28 	.word	0x20001d28
 8011180:	20001c54 	.word	0x20001c54
 8011184:	20001ce0 	.word	0x20001ce0
 8011188:	20001ce4 	.word	0x20001ce4
 801118c:	20001cfc 	.word	0x20001cfc
 8011190:	20001d14 	.word	0x20001d14

08011194 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011194:	b580      	push	{r7, lr}
 8011196:	b086      	sub	sp, #24
 8011198:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801119a:	2300      	movs	r3, #0
 801119c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
 801119e:	4b60      	ldr	r3, [pc, #384]	; (8011320 <xTaskIncrementTick+0x18c>)
 80111a0:	681b      	ldr	r3, [r3, #0]
 80111a2:	2b01      	cmp	r3, #1
 80111a4:	d003      	beq.n	80111ae <xTaskIncrementTick+0x1a>
 80111a6:	4b5f      	ldr	r3, [pc, #380]	; (8011324 <xTaskIncrementTick+0x190>)
 80111a8:	681b      	ldr	r3, [r3, #0]
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d107      	bne.n	80111be <xTaskIncrementTick+0x2a>
 80111ae:	4b5e      	ldr	r3, [pc, #376]	; (8011328 <xTaskIncrementTick+0x194>)
 80111b0:	681b      	ldr	r3, [r3, #0]
 80111b2:	3301      	adds	r3, #1
 80111b4:	4a5c      	ldr	r2, [pc, #368]	; (8011328 <xTaskIncrementTick+0x194>)
 80111b6:	6013      	str	r3, [r2, #0]
 80111b8:	2000      	movs	r0, #0
 80111ba:	f004 fce9 	bl	8015b90 <prvTracePortGetTimeStamp>
 80111be:	4b58      	ldr	r3, [pc, #352]	; (8011320 <xTaskIncrementTick+0x18c>)
 80111c0:	681b      	ldr	r3, [r3, #0]
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80111c2:	4b57      	ldr	r3, [pc, #348]	; (8011320 <xTaskIncrementTick+0x18c>)
 80111c4:	681b      	ldr	r3, [r3, #0]
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	f040 809a 	bne.w	8011300 <xTaskIncrementTick+0x16c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80111cc:	4b57      	ldr	r3, [pc, #348]	; (801132c <xTaskIncrementTick+0x198>)
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	3301      	adds	r3, #1
 80111d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80111d4:	4a55      	ldr	r2, [pc, #340]	; (801132c <xTaskIncrementTick+0x198>)
 80111d6:	693b      	ldr	r3, [r7, #16]
 80111d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80111da:	693b      	ldr	r3, [r7, #16]
 80111dc:	2b00      	cmp	r3, #0
 80111de:	d11f      	bne.n	8011220 <xTaskIncrementTick+0x8c>
		{
			taskSWITCH_DELAYED_LISTS();
 80111e0:	4b53      	ldr	r3, [pc, #332]	; (8011330 <xTaskIncrementTick+0x19c>)
 80111e2:	681b      	ldr	r3, [r3, #0]
 80111e4:	681b      	ldr	r3, [r3, #0]
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	d009      	beq.n	80111fe <xTaskIncrementTick+0x6a>
 80111ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111ee:	f383 8811 	msr	BASEPRI, r3
 80111f2:	f3bf 8f6f 	isb	sy
 80111f6:	f3bf 8f4f 	dsb	sy
 80111fa:	603b      	str	r3, [r7, #0]
 80111fc:	e7fe      	b.n	80111fc <xTaskIncrementTick+0x68>
 80111fe:	4b4c      	ldr	r3, [pc, #304]	; (8011330 <xTaskIncrementTick+0x19c>)
 8011200:	681b      	ldr	r3, [r3, #0]
 8011202:	60fb      	str	r3, [r7, #12]
 8011204:	4b4b      	ldr	r3, [pc, #300]	; (8011334 <xTaskIncrementTick+0x1a0>)
 8011206:	681b      	ldr	r3, [r3, #0]
 8011208:	4a49      	ldr	r2, [pc, #292]	; (8011330 <xTaskIncrementTick+0x19c>)
 801120a:	6013      	str	r3, [r2, #0]
 801120c:	4a49      	ldr	r2, [pc, #292]	; (8011334 <xTaskIncrementTick+0x1a0>)
 801120e:	68fb      	ldr	r3, [r7, #12]
 8011210:	6013      	str	r3, [r2, #0]
 8011212:	4b49      	ldr	r3, [pc, #292]	; (8011338 <xTaskIncrementTick+0x1a4>)
 8011214:	681b      	ldr	r3, [r3, #0]
 8011216:	3301      	adds	r3, #1
 8011218:	4a47      	ldr	r2, [pc, #284]	; (8011338 <xTaskIncrementTick+0x1a4>)
 801121a:	6013      	str	r3, [r2, #0]
 801121c:	f000 fcf4 	bl	8011c08 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8011220:	4b46      	ldr	r3, [pc, #280]	; (801133c <xTaskIncrementTick+0x1a8>)
 8011222:	681b      	ldr	r3, [r3, #0]
 8011224:	693a      	ldr	r2, [r7, #16]
 8011226:	429a      	cmp	r2, r3
 8011228:	d35b      	bcc.n	80112e2 <xTaskIncrementTick+0x14e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801122a:	4b41      	ldr	r3, [pc, #260]	; (8011330 <xTaskIncrementTick+0x19c>)
 801122c:	681b      	ldr	r3, [r3, #0]
 801122e:	681b      	ldr	r3, [r3, #0]
 8011230:	2b00      	cmp	r3, #0
 8011232:	d104      	bne.n	801123e <xTaskIncrementTick+0xaa>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011234:	4b41      	ldr	r3, [pc, #260]	; (801133c <xTaskIncrementTick+0x1a8>)
 8011236:	f04f 32ff 	mov.w	r2, #4294967295
 801123a:	601a      	str	r2, [r3, #0]
					break;
 801123c:	e051      	b.n	80112e2 <xTaskIncrementTick+0x14e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801123e:	4b3c      	ldr	r3, [pc, #240]	; (8011330 <xTaskIncrementTick+0x19c>)
 8011240:	681b      	ldr	r3, [r3, #0]
 8011242:	68db      	ldr	r3, [r3, #12]
 8011244:	68db      	ldr	r3, [r3, #12]
 8011246:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8011248:	68bb      	ldr	r3, [r7, #8]
 801124a:	685b      	ldr	r3, [r3, #4]
 801124c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801124e:	693a      	ldr	r2, [r7, #16]
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	429a      	cmp	r2, r3
 8011254:	d203      	bcs.n	801125e <xTaskIncrementTick+0xca>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011256:	4a39      	ldr	r2, [pc, #228]	; (801133c <xTaskIncrementTick+0x1a8>)
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801125c:	e041      	b.n	80112e2 <xTaskIncrementTick+0x14e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801125e:	68bb      	ldr	r3, [r7, #8]
 8011260:	3304      	adds	r3, #4
 8011262:	4618      	mov	r0, r3
 8011264:	f7fb fd52 	bl	800cd0c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011268:	68bb      	ldr	r3, [r7, #8]
 801126a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801126c:	2b00      	cmp	r3, #0
 801126e:	d004      	beq.n	801127a <xTaskIncrementTick+0xe6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011270:	68bb      	ldr	r3, [r7, #8]
 8011272:	3318      	adds	r3, #24
 8011274:	4618      	mov	r0, r3
 8011276:	f7fb fd49 	bl	800cd0c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801127a:	68b8      	ldr	r0, [r7, #8]
 801127c:	f002 f893 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8011280:	4603      	mov	r3, r0
 8011282:	461a      	mov	r2, r3
 8011284:	4b2e      	ldr	r3, [pc, #184]	; (8011340 <xTaskIncrementTick+0x1ac>)
 8011286:	881b      	ldrh	r3, [r3, #0]
 8011288:	4013      	ands	r3, r2
 801128a:	b29b      	uxth	r3, r3
 801128c:	2b00      	cmp	r3, #0
 801128e:	d007      	beq.n	80112a0 <xTaskIncrementTick+0x10c>
 8011290:	68b8      	ldr	r0, [r7, #8]
 8011292:	f002 f87b 	bl	801338c <prvTraceGetTaskNumberLow16>
 8011296:	4603      	mov	r3, r0
 8011298:	b2db      	uxtb	r3, r3
 801129a:	4618      	mov	r0, r3
 801129c:	f003 f94e 	bl	801453c <prvTraceStoreTaskReady>
 80112a0:	68bb      	ldr	r3, [r7, #8]
 80112a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112a4:	2201      	movs	r2, #1
 80112a6:	409a      	lsls	r2, r3
 80112a8:	4b26      	ldr	r3, [pc, #152]	; (8011344 <xTaskIncrementTick+0x1b0>)
 80112aa:	681b      	ldr	r3, [r3, #0]
 80112ac:	4313      	orrs	r3, r2
 80112ae:	4a25      	ldr	r2, [pc, #148]	; (8011344 <xTaskIncrementTick+0x1b0>)
 80112b0:	6013      	str	r3, [r2, #0]
 80112b2:	68bb      	ldr	r3, [r7, #8]
 80112b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80112b6:	4613      	mov	r3, r2
 80112b8:	009b      	lsls	r3, r3, #2
 80112ba:	4413      	add	r3, r2
 80112bc:	009b      	lsls	r3, r3, #2
 80112be:	4a22      	ldr	r2, [pc, #136]	; (8011348 <xTaskIncrementTick+0x1b4>)
 80112c0:	441a      	add	r2, r3
 80112c2:	68bb      	ldr	r3, [r7, #8]
 80112c4:	3304      	adds	r3, #4
 80112c6:	4619      	mov	r1, r3
 80112c8:	4610      	mov	r0, r2
 80112ca:	f7fb fcc2 	bl	800cc52 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80112ce:	68bb      	ldr	r3, [r7, #8]
 80112d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80112d2:	4b1e      	ldr	r3, [pc, #120]	; (801134c <xTaskIncrementTick+0x1b8>)
 80112d4:	681b      	ldr	r3, [r3, #0]
 80112d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112d8:	429a      	cmp	r2, r3
 80112da:	d3a6      	bcc.n	801122a <xTaskIncrementTick+0x96>
						{
							xSwitchRequired = pdTRUE;
 80112dc:	2301      	movs	r3, #1
 80112de:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80112e0:	e7a3      	b.n	801122a <xTaskIncrementTick+0x96>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80112e2:	4b1a      	ldr	r3, [pc, #104]	; (801134c <xTaskIncrementTick+0x1b8>)
 80112e4:	681b      	ldr	r3, [r3, #0]
 80112e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80112e8:	4917      	ldr	r1, [pc, #92]	; (8011348 <xTaskIncrementTick+0x1b4>)
 80112ea:	4613      	mov	r3, r2
 80112ec:	009b      	lsls	r3, r3, #2
 80112ee:	4413      	add	r3, r2
 80112f0:	009b      	lsls	r3, r3, #2
 80112f2:	440b      	add	r3, r1
 80112f4:	681b      	ldr	r3, [r3, #0]
 80112f6:	2b01      	cmp	r3, #1
 80112f8:	d907      	bls.n	801130a <xTaskIncrementTick+0x176>
			{
				xSwitchRequired = pdTRUE;
 80112fa:	2301      	movs	r3, #1
 80112fc:	617b      	str	r3, [r7, #20]
 80112fe:	e004      	b.n	801130a <xTaskIncrementTick+0x176>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8011300:	4b08      	ldr	r3, [pc, #32]	; (8011324 <xTaskIncrementTick+0x190>)
 8011302:	681b      	ldr	r3, [r3, #0]
 8011304:	3301      	adds	r3, #1
 8011306:	4a07      	ldr	r2, [pc, #28]	; (8011324 <xTaskIncrementTick+0x190>)
 8011308:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 801130a:	4b11      	ldr	r3, [pc, #68]	; (8011350 <xTaskIncrementTick+0x1bc>)
 801130c:	681b      	ldr	r3, [r3, #0]
 801130e:	2b00      	cmp	r3, #0
 8011310:	d001      	beq.n	8011316 <xTaskIncrementTick+0x182>
		{
			xSwitchRequired = pdTRUE;
 8011312:	2301      	movs	r3, #1
 8011314:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8011316:	697b      	ldr	r3, [r7, #20]
}
 8011318:	4618      	mov	r0, r3
 801131a:	3718      	adds	r7, #24
 801131c:	46bd      	mov	sp, r7
 801131e:	bd80      	pop	{r7, pc}
 8011320:	20001d50 	.word	0x20001d50
 8011324:	20001d38 	.word	0x20001d38
 8011328:	20001da0 	.word	0x20001da0
 801132c:	20001d2c 	.word	0x20001d2c
 8011330:	20001ce0 	.word	0x20001ce0
 8011334:	20001ce4 	.word	0x20001ce4
 8011338:	20001d40 	.word	0x20001d40
 801133c:	20001d48 	.word	0x20001d48
 8011340:	2000001c 	.word	0x2000001c
 8011344:	20001d30 	.word	0x20001d30
 8011348:	20001c54 	.word	0x20001c54
 801134c:	20001c50 	.word	0x20001c50
 8011350:	20001d3c 	.word	0x20001d3c

08011354 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011354:	b580      	push	{r7, lr}
 8011356:	b086      	sub	sp, #24
 8011358:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801135a:	4b32      	ldr	r3, [pc, #200]	; (8011424 <vTaskSwitchContext+0xd0>)
 801135c:	681b      	ldr	r3, [r3, #0]
 801135e:	2b00      	cmp	r3, #0
 8011360:	d003      	beq.n	801136a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011362:	4b31      	ldr	r3, [pc, #196]	; (8011428 <vTaskSwitchContext+0xd4>)
 8011364:	2201      	movs	r2, #1
 8011366:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011368:	e057      	b.n	801141a <vTaskSwitchContext+0xc6>
		xYieldPending = pdFALSE;
 801136a:	4b2f      	ldr	r3, [pc, #188]	; (8011428 <vTaskSwitchContext+0xd4>)
 801136c:	2200      	movs	r2, #0
 801136e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011370:	4b2e      	ldr	r3, [pc, #184]	; (801142c <vTaskSwitchContext+0xd8>)
 8011372:	681b      	ldr	r3, [r3, #0]
 8011374:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8011376:	68fb      	ldr	r3, [r7, #12]
 8011378:	fab3 f383 	clz	r3, r3
 801137c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 801137e:	7afb      	ldrb	r3, [r7, #11]
 8011380:	f1c3 031f 	rsb	r3, r3, #31
 8011384:	617b      	str	r3, [r7, #20]
 8011386:	492a      	ldr	r1, [pc, #168]	; (8011430 <vTaskSwitchContext+0xdc>)
 8011388:	697a      	ldr	r2, [r7, #20]
 801138a:	4613      	mov	r3, r2
 801138c:	009b      	lsls	r3, r3, #2
 801138e:	4413      	add	r3, r2
 8011390:	009b      	lsls	r3, r3, #2
 8011392:	440b      	add	r3, r1
 8011394:	681b      	ldr	r3, [r3, #0]
 8011396:	2b00      	cmp	r3, #0
 8011398:	d109      	bne.n	80113ae <vTaskSwitchContext+0x5a>
	__asm volatile
 801139a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801139e:	f383 8811 	msr	BASEPRI, r3
 80113a2:	f3bf 8f6f 	isb	sy
 80113a6:	f3bf 8f4f 	dsb	sy
 80113aa:	607b      	str	r3, [r7, #4]
 80113ac:	e7fe      	b.n	80113ac <vTaskSwitchContext+0x58>
 80113ae:	697a      	ldr	r2, [r7, #20]
 80113b0:	4613      	mov	r3, r2
 80113b2:	009b      	lsls	r3, r3, #2
 80113b4:	4413      	add	r3, r2
 80113b6:	009b      	lsls	r3, r3, #2
 80113b8:	4a1d      	ldr	r2, [pc, #116]	; (8011430 <vTaskSwitchContext+0xdc>)
 80113ba:	4413      	add	r3, r2
 80113bc:	613b      	str	r3, [r7, #16]
 80113be:	693b      	ldr	r3, [r7, #16]
 80113c0:	685b      	ldr	r3, [r3, #4]
 80113c2:	685a      	ldr	r2, [r3, #4]
 80113c4:	693b      	ldr	r3, [r7, #16]
 80113c6:	605a      	str	r2, [r3, #4]
 80113c8:	693b      	ldr	r3, [r7, #16]
 80113ca:	685a      	ldr	r2, [r3, #4]
 80113cc:	693b      	ldr	r3, [r7, #16]
 80113ce:	3308      	adds	r3, #8
 80113d0:	429a      	cmp	r2, r3
 80113d2:	d104      	bne.n	80113de <vTaskSwitchContext+0x8a>
 80113d4:	693b      	ldr	r3, [r7, #16]
 80113d6:	685b      	ldr	r3, [r3, #4]
 80113d8:	685a      	ldr	r2, [r3, #4]
 80113da:	693b      	ldr	r3, [r7, #16]
 80113dc:	605a      	str	r2, [r3, #4]
 80113de:	693b      	ldr	r3, [r7, #16]
 80113e0:	685b      	ldr	r3, [r3, #4]
 80113e2:	68db      	ldr	r3, [r3, #12]
 80113e4:	4a13      	ldr	r2, [pc, #76]	; (8011434 <vTaskSwitchContext+0xe0>)
 80113e6:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 80113e8:	f002 f897 	bl	801351a <prvTraceGetCurrentTaskHandle>
 80113ec:	4603      	mov	r3, r0
 80113ee:	4618      	mov	r0, r3
 80113f0:	f001 ffd9 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 80113f4:	4603      	mov	r3, r0
 80113f6:	461a      	mov	r2, r3
 80113f8:	4b0f      	ldr	r3, [pc, #60]	; (8011438 <vTaskSwitchContext+0xe4>)
 80113fa:	881b      	ldrh	r3, [r3, #0]
 80113fc:	4013      	ands	r3, r2
 80113fe:	b29b      	uxth	r3, r3
 8011400:	2b00      	cmp	r3, #0
 8011402:	d00a      	beq.n	801141a <vTaskSwitchContext+0xc6>
 8011404:	f002 f889 	bl	801351a <prvTraceGetCurrentTaskHandle>
 8011408:	4603      	mov	r3, r0
 801140a:	4618      	mov	r0, r3
 801140c:	f001 ffbe 	bl	801338c <prvTraceGetTaskNumberLow16>
 8011410:	4603      	mov	r3, r0
 8011412:	b2db      	uxtb	r3, r3
 8011414:	4618      	mov	r0, r3
 8011416:	f003 faed 	bl	80149f4 <prvTraceStoreTaskswitch>
}
 801141a:	bf00      	nop
 801141c:	3718      	adds	r7, #24
 801141e:	46bd      	mov	sp, r7
 8011420:	bd80      	pop	{r7, pc}
 8011422:	bf00      	nop
 8011424:	20001d50 	.word	0x20001d50
 8011428:	20001d3c 	.word	0x20001d3c
 801142c:	20001d30 	.word	0x20001d30
 8011430:	20001c54 	.word	0x20001c54
 8011434:	20001c50 	.word	0x20001c50
 8011438:	2000001c 	.word	0x2000001c

0801143c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801143c:	b580      	push	{r7, lr}
 801143e:	b084      	sub	sp, #16
 8011440:	af00      	add	r7, sp, #0
 8011442:	6078      	str	r0, [r7, #4]
 8011444:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	2b00      	cmp	r3, #0
 801144a:	d109      	bne.n	8011460 <vTaskPlaceOnEventList+0x24>
 801144c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011450:	f383 8811 	msr	BASEPRI, r3
 8011454:	f3bf 8f6f 	isb	sy
 8011458:	f3bf 8f4f 	dsb	sy
 801145c:	60fb      	str	r3, [r7, #12]
 801145e:	e7fe      	b.n	801145e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011460:	4b07      	ldr	r3, [pc, #28]	; (8011480 <vTaskPlaceOnEventList+0x44>)
 8011462:	681b      	ldr	r3, [r3, #0]
 8011464:	3318      	adds	r3, #24
 8011466:	4619      	mov	r1, r3
 8011468:	6878      	ldr	r0, [r7, #4]
 801146a:	f7fb fc16 	bl	800cc9a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801146e:	2101      	movs	r1, #1
 8011470:	6838      	ldr	r0, [r7, #0]
 8011472:	f001 fb15 	bl	8012aa0 <prvAddCurrentTaskToDelayedList>
}
 8011476:	bf00      	nop
 8011478:	3710      	adds	r7, #16
 801147a:	46bd      	mov	sp, r7
 801147c:	bd80      	pop	{r7, pc}
 801147e:	bf00      	nop
 8011480:	20001c50 	.word	0x20001c50

08011484 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8011484:	b580      	push	{r7, lr}
 8011486:	b086      	sub	sp, #24
 8011488:	af00      	add	r7, sp, #0
 801148a:	60f8      	str	r0, [r7, #12]
 801148c:	60b9      	str	r1, [r7, #8]
 801148e:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8011490:	68fb      	ldr	r3, [r7, #12]
 8011492:	2b00      	cmp	r3, #0
 8011494:	d109      	bne.n	80114aa <vTaskPlaceOnUnorderedEventList+0x26>
 8011496:	f04f 0350 	mov.w	r3, #80	; 0x50
 801149a:	f383 8811 	msr	BASEPRI, r3
 801149e:	f3bf 8f6f 	isb	sy
 80114a2:	f3bf 8f4f 	dsb	sy
 80114a6:	617b      	str	r3, [r7, #20]
 80114a8:	e7fe      	b.n	80114a8 <vTaskPlaceOnUnorderedEventList+0x24>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 80114aa:	4b11      	ldr	r3, [pc, #68]	; (80114f0 <vTaskPlaceOnUnorderedEventList+0x6c>)
 80114ac:	681b      	ldr	r3, [r3, #0]
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d109      	bne.n	80114c6 <vTaskPlaceOnUnorderedEventList+0x42>
 80114b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114b6:	f383 8811 	msr	BASEPRI, r3
 80114ba:	f3bf 8f6f 	isb	sy
 80114be:	f3bf 8f4f 	dsb	sy
 80114c2:	613b      	str	r3, [r7, #16]
 80114c4:	e7fe      	b.n	80114c4 <vTaskPlaceOnUnorderedEventList+0x40>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80114c6:	4b0b      	ldr	r3, [pc, #44]	; (80114f4 <vTaskPlaceOnUnorderedEventList+0x70>)
 80114c8:	681b      	ldr	r3, [r3, #0]
 80114ca:	68ba      	ldr	r2, [r7, #8]
 80114cc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80114d0:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80114d2:	4b08      	ldr	r3, [pc, #32]	; (80114f4 <vTaskPlaceOnUnorderedEventList+0x70>)
 80114d4:	681b      	ldr	r3, [r3, #0]
 80114d6:	3318      	adds	r3, #24
 80114d8:	4619      	mov	r1, r3
 80114da:	68f8      	ldr	r0, [r7, #12]
 80114dc:	f7fb fbb9 	bl	800cc52 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80114e0:	2101      	movs	r1, #1
 80114e2:	6878      	ldr	r0, [r7, #4]
 80114e4:	f001 fadc 	bl	8012aa0 <prvAddCurrentTaskToDelayedList>
}
 80114e8:	bf00      	nop
 80114ea:	3718      	adds	r7, #24
 80114ec:	46bd      	mov	sp, r7
 80114ee:	bd80      	pop	{r7, pc}
 80114f0:	20001d50 	.word	0x20001d50
 80114f4:	20001c50 	.word	0x20001c50

080114f8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80114f8:	b580      	push	{r7, lr}
 80114fa:	b086      	sub	sp, #24
 80114fc:	af00      	add	r7, sp, #0
 80114fe:	60f8      	str	r0, [r7, #12]
 8011500:	60b9      	str	r1, [r7, #8]
 8011502:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011504:	68fb      	ldr	r3, [r7, #12]
 8011506:	2b00      	cmp	r3, #0
 8011508:	d109      	bne.n	801151e <vTaskPlaceOnEventListRestricted+0x26>
 801150a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801150e:	f383 8811 	msr	BASEPRI, r3
 8011512:	f3bf 8f6f 	isb	sy
 8011516:	f3bf 8f4f 	dsb	sy
 801151a:	617b      	str	r3, [r7, #20]
 801151c:	e7fe      	b.n	801151c <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801151e:	4b26      	ldr	r3, [pc, #152]	; (80115b8 <vTaskPlaceOnEventListRestricted+0xc0>)
 8011520:	681b      	ldr	r3, [r3, #0]
 8011522:	3318      	adds	r3, #24
 8011524:	4619      	mov	r1, r3
 8011526:	68f8      	ldr	r0, [r7, #12]
 8011528:	f7fb fb93 	bl	800cc52 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 801152c:	687b      	ldr	r3, [r7, #4]
 801152e:	2b00      	cmp	r3, #0
 8011530:	d002      	beq.n	8011538 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8011532:	f04f 33ff 	mov.w	r3, #4294967295
 8011536:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8011538:	4b1f      	ldr	r3, [pc, #124]	; (80115b8 <vTaskPlaceOnEventListRestricted+0xc0>)
 801153a:	681b      	ldr	r3, [r3, #0]
 801153c:	4618      	mov	r0, r3
 801153e:	f001 ff32 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8011542:	4603      	mov	r3, r0
 8011544:	461a      	mov	r2, r3
 8011546:	4b1d      	ldr	r3, [pc, #116]	; (80115bc <vTaskPlaceOnEventListRestricted+0xc4>)
 8011548:	881b      	ldrh	r3, [r3, #0]
 801154a:	4013      	ands	r3, r2
 801154c:	b29b      	uxth	r3, r3
 801154e:	2b00      	cmp	r3, #0
 8011550:	d011      	beq.n	8011576 <vTaskPlaceOnEventListRestricted+0x7e>
 8011552:	4b1b      	ldr	r3, [pc, #108]	; (80115c0 <vTaskPlaceOnEventListRestricted+0xc8>)
 8011554:	681a      	ldr	r2, [r3, #0]
 8011556:	68bb      	ldr	r3, [r7, #8]
 8011558:	4413      	add	r3, r2
 801155a:	4619      	mov	r1, r3
 801155c:	2088      	movs	r0, #136	; 0x88
 801155e:	f003 f9e5 	bl	801492c <prvTraceStoreKernelCallWithNumericParamOnly>
 8011562:	4b15      	ldr	r3, [pc, #84]	; (80115b8 <vTaskPlaceOnEventListRestricted+0xc0>)
 8011564:	681b      	ldr	r3, [r3, #0]
 8011566:	4618      	mov	r0, r3
 8011568:	f001 ff10 	bl	801338c <prvTraceGetTaskNumberLow16>
 801156c:	4603      	mov	r3, r0
 801156e:	b2db      	uxtb	r3, r3
 8011570:	4618      	mov	r0, r3
 8011572:	f003 fc5b 	bl	8014e2c <prvTraceSetTaskInstanceFinished>
 8011576:	f001 ffd0 	bl	801351a <prvTraceGetCurrentTaskHandle>
 801157a:	4603      	mov	r3, r0
 801157c:	4618      	mov	r0, r3
 801157e:	f001 ff12 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8011582:	4603      	mov	r3, r0
 8011584:	461a      	mov	r2, r3
 8011586:	4b0d      	ldr	r3, [pc, #52]	; (80115bc <vTaskPlaceOnEventListRestricted+0xc4>)
 8011588:	881b      	ldrh	r3, [r3, #0]
 801158a:	4013      	ands	r3, r2
 801158c:	b29b      	uxth	r3, r3
 801158e:	2b00      	cmp	r3, #0
 8011590:	d00a      	beq.n	80115a8 <vTaskPlaceOnEventListRestricted+0xb0>
 8011592:	f001 ffc2 	bl	801351a <prvTraceGetCurrentTaskHandle>
 8011596:	4603      	mov	r3, r0
 8011598:	4618      	mov	r0, r3
 801159a:	f001 fef7 	bl	801338c <prvTraceGetTaskNumberLow16>
 801159e:	4603      	mov	r3, r0
 80115a0:	b2db      	uxtb	r3, r3
 80115a2:	4618      	mov	r0, r3
 80115a4:	f003 fc42 	bl	8014e2c <prvTraceSetTaskInstanceFinished>
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80115a8:	6879      	ldr	r1, [r7, #4]
 80115aa:	68b8      	ldr	r0, [r7, #8]
 80115ac:	f001 fa78 	bl	8012aa0 <prvAddCurrentTaskToDelayedList>
	}
 80115b0:	bf00      	nop
 80115b2:	3718      	adds	r7, #24
 80115b4:	46bd      	mov	sp, r7
 80115b6:	bd80      	pop	{r7, pc}
 80115b8:	20001c50 	.word	0x20001c50
 80115bc:	2000001c 	.word	0x2000001c
 80115c0:	20001d2c 	.word	0x20001d2c

080115c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80115c4:	b580      	push	{r7, lr}
 80115c6:	b086      	sub	sp, #24
 80115c8:	af00      	add	r7, sp, #0
 80115ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	68db      	ldr	r3, [r3, #12]
 80115d0:	68db      	ldr	r3, [r3, #12]
 80115d2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80115d4:	693b      	ldr	r3, [r7, #16]
 80115d6:	2b00      	cmp	r3, #0
 80115d8:	d109      	bne.n	80115ee <xTaskRemoveFromEventList+0x2a>
 80115da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115de:	f383 8811 	msr	BASEPRI, r3
 80115e2:	f3bf 8f6f 	isb	sy
 80115e6:	f3bf 8f4f 	dsb	sy
 80115ea:	60fb      	str	r3, [r7, #12]
 80115ec:	e7fe      	b.n	80115ec <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80115ee:	693b      	ldr	r3, [r7, #16]
 80115f0:	3318      	adds	r3, #24
 80115f2:	4618      	mov	r0, r3
 80115f4:	f7fb fb8a 	bl	800cd0c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80115f8:	4b26      	ldr	r3, [pc, #152]	; (8011694 <xTaskRemoveFromEventList+0xd0>)
 80115fa:	681b      	ldr	r3, [r3, #0]
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	d12f      	bne.n	8011660 <xTaskRemoveFromEventList+0x9c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011600:	693b      	ldr	r3, [r7, #16]
 8011602:	3304      	adds	r3, #4
 8011604:	4618      	mov	r0, r3
 8011606:	f7fb fb81 	bl	800cd0c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801160a:	6938      	ldr	r0, [r7, #16]
 801160c:	f001 fecb 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8011610:	4603      	mov	r3, r0
 8011612:	461a      	mov	r2, r3
 8011614:	4b20      	ldr	r3, [pc, #128]	; (8011698 <xTaskRemoveFromEventList+0xd4>)
 8011616:	881b      	ldrh	r3, [r3, #0]
 8011618:	4013      	ands	r3, r2
 801161a:	b29b      	uxth	r3, r3
 801161c:	2b00      	cmp	r3, #0
 801161e:	d007      	beq.n	8011630 <xTaskRemoveFromEventList+0x6c>
 8011620:	6938      	ldr	r0, [r7, #16]
 8011622:	f001 feb3 	bl	801338c <prvTraceGetTaskNumberLow16>
 8011626:	4603      	mov	r3, r0
 8011628:	b2db      	uxtb	r3, r3
 801162a:	4618      	mov	r0, r3
 801162c:	f002 ff86 	bl	801453c <prvTraceStoreTaskReady>
 8011630:	693b      	ldr	r3, [r7, #16]
 8011632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011634:	2201      	movs	r2, #1
 8011636:	409a      	lsls	r2, r3
 8011638:	4b18      	ldr	r3, [pc, #96]	; (801169c <xTaskRemoveFromEventList+0xd8>)
 801163a:	681b      	ldr	r3, [r3, #0]
 801163c:	4313      	orrs	r3, r2
 801163e:	4a17      	ldr	r2, [pc, #92]	; (801169c <xTaskRemoveFromEventList+0xd8>)
 8011640:	6013      	str	r3, [r2, #0]
 8011642:	693b      	ldr	r3, [r7, #16]
 8011644:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011646:	4613      	mov	r3, r2
 8011648:	009b      	lsls	r3, r3, #2
 801164a:	4413      	add	r3, r2
 801164c:	009b      	lsls	r3, r3, #2
 801164e:	4a14      	ldr	r2, [pc, #80]	; (80116a0 <xTaskRemoveFromEventList+0xdc>)
 8011650:	441a      	add	r2, r3
 8011652:	693b      	ldr	r3, [r7, #16]
 8011654:	3304      	adds	r3, #4
 8011656:	4619      	mov	r1, r3
 8011658:	4610      	mov	r0, r2
 801165a:	f7fb fafa 	bl	800cc52 <vListInsertEnd>
 801165e:	e005      	b.n	801166c <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011660:	693b      	ldr	r3, [r7, #16]
 8011662:	3318      	adds	r3, #24
 8011664:	4619      	mov	r1, r3
 8011666:	480f      	ldr	r0, [pc, #60]	; (80116a4 <xTaskRemoveFromEventList+0xe0>)
 8011668:	f7fb faf3 	bl	800cc52 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801166c:	693b      	ldr	r3, [r7, #16]
 801166e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011670:	4b0d      	ldr	r3, [pc, #52]	; (80116a8 <xTaskRemoveFromEventList+0xe4>)
 8011672:	681b      	ldr	r3, [r3, #0]
 8011674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011676:	429a      	cmp	r2, r3
 8011678:	d905      	bls.n	8011686 <xTaskRemoveFromEventList+0xc2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801167a:	2301      	movs	r3, #1
 801167c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801167e:	4b0b      	ldr	r3, [pc, #44]	; (80116ac <xTaskRemoveFromEventList+0xe8>)
 8011680:	2201      	movs	r2, #1
 8011682:	601a      	str	r2, [r3, #0]
 8011684:	e001      	b.n	801168a <xTaskRemoveFromEventList+0xc6>
	}
	else
	{
		xReturn = pdFALSE;
 8011686:	2300      	movs	r3, #0
 8011688:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 801168a:	697b      	ldr	r3, [r7, #20]
}
 801168c:	4618      	mov	r0, r3
 801168e:	3718      	adds	r7, #24
 8011690:	46bd      	mov	sp, r7
 8011692:	bd80      	pop	{r7, pc}
 8011694:	20001d50 	.word	0x20001d50
 8011698:	2000001c 	.word	0x2000001c
 801169c:	20001d30 	.word	0x20001d30
 80116a0:	20001c54 	.word	0x20001c54
 80116a4:	20001ce8 	.word	0x20001ce8
 80116a8:	20001c50 	.word	0x20001c50
 80116ac:	20001d3c 	.word	0x20001d3c

080116b0 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80116b0:	b580      	push	{r7, lr}
 80116b2:	b086      	sub	sp, #24
 80116b4:	af00      	add	r7, sp, #0
 80116b6:	6078      	str	r0, [r7, #4]
 80116b8:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80116ba:	4b31      	ldr	r3, [pc, #196]	; (8011780 <vTaskRemoveFromUnorderedEventList+0xd0>)
 80116bc:	681b      	ldr	r3, [r3, #0]
 80116be:	2b00      	cmp	r3, #0
 80116c0:	d109      	bne.n	80116d6 <vTaskRemoveFromUnorderedEventList+0x26>
 80116c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116c6:	f383 8811 	msr	BASEPRI, r3
 80116ca:	f3bf 8f6f 	isb	sy
 80116ce:	f3bf 8f4f 	dsb	sy
 80116d2:	613b      	str	r3, [r7, #16]
 80116d4:	e7fe      	b.n	80116d4 <vTaskRemoveFromUnorderedEventList+0x24>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80116d6:	683b      	ldr	r3, [r7, #0]
 80116d8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	68db      	ldr	r3, [r3, #12]
 80116e4:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 80116e6:	697b      	ldr	r3, [r7, #20]
 80116e8:	2b00      	cmp	r3, #0
 80116ea:	d109      	bne.n	8011700 <vTaskRemoveFromUnorderedEventList+0x50>
 80116ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116f0:	f383 8811 	msr	BASEPRI, r3
 80116f4:	f3bf 8f6f 	isb	sy
 80116f8:	f3bf 8f4f 	dsb	sy
 80116fc:	60fb      	str	r3, [r7, #12]
 80116fe:	e7fe      	b.n	80116fe <vTaskRemoveFromUnorderedEventList+0x4e>
	( void ) uxListRemove( pxEventListItem );
 8011700:	6878      	ldr	r0, [r7, #4]
 8011702:	f7fb fb03 	bl	800cd0c <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011706:	697b      	ldr	r3, [r7, #20]
 8011708:	3304      	adds	r3, #4
 801170a:	4618      	mov	r0, r3
 801170c:	f7fb fafe 	bl	800cd0c <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8011710:	6978      	ldr	r0, [r7, #20]
 8011712:	f001 fe48 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8011716:	4603      	mov	r3, r0
 8011718:	461a      	mov	r2, r3
 801171a:	4b1a      	ldr	r3, [pc, #104]	; (8011784 <vTaskRemoveFromUnorderedEventList+0xd4>)
 801171c:	881b      	ldrh	r3, [r3, #0]
 801171e:	4013      	ands	r3, r2
 8011720:	b29b      	uxth	r3, r3
 8011722:	2b00      	cmp	r3, #0
 8011724:	d007      	beq.n	8011736 <vTaskRemoveFromUnorderedEventList+0x86>
 8011726:	6978      	ldr	r0, [r7, #20]
 8011728:	f001 fe30 	bl	801338c <prvTraceGetTaskNumberLow16>
 801172c:	4603      	mov	r3, r0
 801172e:	b2db      	uxtb	r3, r3
 8011730:	4618      	mov	r0, r3
 8011732:	f002 ff03 	bl	801453c <prvTraceStoreTaskReady>
 8011736:	697b      	ldr	r3, [r7, #20]
 8011738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801173a:	2201      	movs	r2, #1
 801173c:	409a      	lsls	r2, r3
 801173e:	4b12      	ldr	r3, [pc, #72]	; (8011788 <vTaskRemoveFromUnorderedEventList+0xd8>)
 8011740:	681b      	ldr	r3, [r3, #0]
 8011742:	4313      	orrs	r3, r2
 8011744:	4a10      	ldr	r2, [pc, #64]	; (8011788 <vTaskRemoveFromUnorderedEventList+0xd8>)
 8011746:	6013      	str	r3, [r2, #0]
 8011748:	697b      	ldr	r3, [r7, #20]
 801174a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801174c:	4613      	mov	r3, r2
 801174e:	009b      	lsls	r3, r3, #2
 8011750:	4413      	add	r3, r2
 8011752:	009b      	lsls	r3, r3, #2
 8011754:	4a0d      	ldr	r2, [pc, #52]	; (801178c <vTaskRemoveFromUnorderedEventList+0xdc>)
 8011756:	441a      	add	r2, r3
 8011758:	697b      	ldr	r3, [r7, #20]
 801175a:	3304      	adds	r3, #4
 801175c:	4619      	mov	r1, r3
 801175e:	4610      	mov	r0, r2
 8011760:	f7fb fa77 	bl	800cc52 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011764:	697b      	ldr	r3, [r7, #20]
 8011766:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011768:	4b09      	ldr	r3, [pc, #36]	; (8011790 <vTaskRemoveFromUnorderedEventList+0xe0>)
 801176a:	681b      	ldr	r3, [r3, #0]
 801176c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801176e:	429a      	cmp	r2, r3
 8011770:	d902      	bls.n	8011778 <vTaskRemoveFromUnorderedEventList+0xc8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8011772:	4b08      	ldr	r3, [pc, #32]	; (8011794 <vTaskRemoveFromUnorderedEventList+0xe4>)
 8011774:	2201      	movs	r2, #1
 8011776:	601a      	str	r2, [r3, #0]
	}
}
 8011778:	bf00      	nop
 801177a:	3718      	adds	r7, #24
 801177c:	46bd      	mov	sp, r7
 801177e:	bd80      	pop	{r7, pc}
 8011780:	20001d50 	.word	0x20001d50
 8011784:	2000001c 	.word	0x2000001c
 8011788:	20001d30 	.word	0x20001d30
 801178c:	20001c54 	.word	0x20001c54
 8011790:	20001c50 	.word	0x20001c50
 8011794:	20001d3c 	.word	0x20001d3c

08011798 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011798:	b580      	push	{r7, lr}
 801179a:	b084      	sub	sp, #16
 801179c:	af00      	add	r7, sp, #0
 801179e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 80117a0:	687b      	ldr	r3, [r7, #4]
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d109      	bne.n	80117ba <vTaskSetTimeOutState+0x22>
 80117a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117aa:	f383 8811 	msr	BASEPRI, r3
 80117ae:	f3bf 8f6f 	isb	sy
 80117b2:	f3bf 8f4f 	dsb	sy
 80117b6:	60fb      	str	r3, [r7, #12]
 80117b8:	e7fe      	b.n	80117b8 <vTaskSetTimeOutState+0x20>
	taskENTER_CRITICAL();
 80117ba:	f7fb fc1f 	bl	800cffc <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 80117be:	4b07      	ldr	r3, [pc, #28]	; (80117dc <vTaskSetTimeOutState+0x44>)
 80117c0:	681a      	ldr	r2, [r3, #0]
 80117c2:	687b      	ldr	r3, [r7, #4]
 80117c4:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 80117c6:	4b06      	ldr	r3, [pc, #24]	; (80117e0 <vTaskSetTimeOutState+0x48>)
 80117c8:	681a      	ldr	r2, [r3, #0]
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 80117ce:	f7fb fc43 	bl	800d058 <vPortExitCritical>
}
 80117d2:	bf00      	nop
 80117d4:	3710      	adds	r7, #16
 80117d6:	46bd      	mov	sp, r7
 80117d8:	bd80      	pop	{r7, pc}
 80117da:	bf00      	nop
 80117dc:	20001d40 	.word	0x20001d40
 80117e0:	20001d2c 	.word	0x20001d2c

080117e4 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80117e4:	b480      	push	{r7}
 80117e6:	b083      	sub	sp, #12
 80117e8:	af00      	add	r7, sp, #0
 80117ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80117ec:	4b06      	ldr	r3, [pc, #24]	; (8011808 <vTaskInternalSetTimeOutState+0x24>)
 80117ee:	681a      	ldr	r2, [r3, #0]
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80117f4:	4b05      	ldr	r3, [pc, #20]	; (801180c <vTaskInternalSetTimeOutState+0x28>)
 80117f6:	681a      	ldr	r2, [r3, #0]
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	605a      	str	r2, [r3, #4]
}
 80117fc:	bf00      	nop
 80117fe:	370c      	adds	r7, #12
 8011800:	46bd      	mov	sp, r7
 8011802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011806:	4770      	bx	lr
 8011808:	20001d40 	.word	0x20001d40
 801180c:	20001d2c 	.word	0x20001d2c

08011810 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011810:	b580      	push	{r7, lr}
 8011812:	b088      	sub	sp, #32
 8011814:	af00      	add	r7, sp, #0
 8011816:	6078      	str	r0, [r7, #4]
 8011818:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801181a:	687b      	ldr	r3, [r7, #4]
 801181c:	2b00      	cmp	r3, #0
 801181e:	d109      	bne.n	8011834 <xTaskCheckForTimeOut+0x24>
 8011820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011824:	f383 8811 	msr	BASEPRI, r3
 8011828:	f3bf 8f6f 	isb	sy
 801182c:	f3bf 8f4f 	dsb	sy
 8011830:	613b      	str	r3, [r7, #16]
 8011832:	e7fe      	b.n	8011832 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8011834:	683b      	ldr	r3, [r7, #0]
 8011836:	2b00      	cmp	r3, #0
 8011838:	d109      	bne.n	801184e <xTaskCheckForTimeOut+0x3e>
 801183a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801183e:	f383 8811 	msr	BASEPRI, r3
 8011842:	f3bf 8f6f 	isb	sy
 8011846:	f3bf 8f4f 	dsb	sy
 801184a:	60fb      	str	r3, [r7, #12]
 801184c:	e7fe      	b.n	801184c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 801184e:	f7fb fbd5 	bl	800cffc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8011852:	4b1d      	ldr	r3, [pc, #116]	; (80118c8 <xTaskCheckForTimeOut+0xb8>)
 8011854:	681b      	ldr	r3, [r3, #0]
 8011856:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	685b      	ldr	r3, [r3, #4]
 801185c:	69ba      	ldr	r2, [r7, #24]
 801185e:	1ad3      	subs	r3, r2, r3
 8011860:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011862:	683b      	ldr	r3, [r7, #0]
 8011864:	681b      	ldr	r3, [r3, #0]
 8011866:	f1b3 3fff 	cmp.w	r3, #4294967295
 801186a:	d102      	bne.n	8011872 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801186c:	2300      	movs	r3, #0
 801186e:	61fb      	str	r3, [r7, #28]
 8011870:	e023      	b.n	80118ba <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	681a      	ldr	r2, [r3, #0]
 8011876:	4b15      	ldr	r3, [pc, #84]	; (80118cc <xTaskCheckForTimeOut+0xbc>)
 8011878:	681b      	ldr	r3, [r3, #0]
 801187a:	429a      	cmp	r2, r3
 801187c:	d007      	beq.n	801188e <xTaskCheckForTimeOut+0x7e>
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	685a      	ldr	r2, [r3, #4]
 8011882:	69bb      	ldr	r3, [r7, #24]
 8011884:	429a      	cmp	r2, r3
 8011886:	d802      	bhi.n	801188e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011888:	2301      	movs	r3, #1
 801188a:	61fb      	str	r3, [r7, #28]
 801188c:	e015      	b.n	80118ba <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801188e:	683b      	ldr	r3, [r7, #0]
 8011890:	681a      	ldr	r2, [r3, #0]
 8011892:	697b      	ldr	r3, [r7, #20]
 8011894:	429a      	cmp	r2, r3
 8011896:	d90b      	bls.n	80118b0 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011898:	683b      	ldr	r3, [r7, #0]
 801189a:	681a      	ldr	r2, [r3, #0]
 801189c:	697b      	ldr	r3, [r7, #20]
 801189e:	1ad2      	subs	r2, r2, r3
 80118a0:	683b      	ldr	r3, [r7, #0]
 80118a2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80118a4:	6878      	ldr	r0, [r7, #4]
 80118a6:	f7ff ff9d 	bl	80117e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80118aa:	2300      	movs	r3, #0
 80118ac:	61fb      	str	r3, [r7, #28]
 80118ae:	e004      	b.n	80118ba <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80118b0:	683b      	ldr	r3, [r7, #0]
 80118b2:	2200      	movs	r2, #0
 80118b4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80118b6:	2301      	movs	r3, #1
 80118b8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80118ba:	f7fb fbcd 	bl	800d058 <vPortExitCritical>

	return xReturn;
 80118be:	69fb      	ldr	r3, [r7, #28]
}
 80118c0:	4618      	mov	r0, r3
 80118c2:	3720      	adds	r7, #32
 80118c4:	46bd      	mov	sp, r7
 80118c6:	bd80      	pop	{r7, pc}
 80118c8:	20001d2c 	.word	0x20001d2c
 80118cc:	20001d40 	.word	0x20001d40

080118d0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80118d0:	b480      	push	{r7}
 80118d2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80118d4:	4b03      	ldr	r3, [pc, #12]	; (80118e4 <vTaskMissedYield+0x14>)
 80118d6:	2201      	movs	r2, #1
 80118d8:	601a      	str	r2, [r3, #0]
}
 80118da:	bf00      	nop
 80118dc:	46bd      	mov	sp, r7
 80118de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118e2:	4770      	bx	lr
 80118e4:	20001d3c 	.word	0x20001d3c

080118e8 <uxTaskGetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetTaskNumber( TaskHandle_t xTask )
	{
 80118e8:	b480      	push	{r7}
 80118ea:	b085      	sub	sp, #20
 80118ec:	af00      	add	r7, sp, #0
 80118ee:	6078      	str	r0, [r7, #4]
	UBaseType_t uxReturn;
	TCB_t const *pxTCB;

		if( xTask != NULL )
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	2b00      	cmp	r3, #0
 80118f4:	d005      	beq.n	8011902 <uxTaskGetTaskNumber+0x1a>
		{
			pxTCB = xTask;
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxTaskNumber;
 80118fa:	68bb      	ldr	r3, [r7, #8]
 80118fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80118fe:	60fb      	str	r3, [r7, #12]
 8011900:	e001      	b.n	8011906 <uxTaskGetTaskNumber+0x1e>
		}
		else
		{
			uxReturn = 0U;
 8011902:	2300      	movs	r3, #0
 8011904:	60fb      	str	r3, [r7, #12]
		}

		return uxReturn;
 8011906:	68fb      	ldr	r3, [r7, #12]
	}
 8011908:	4618      	mov	r0, r3
 801190a:	3714      	adds	r7, #20
 801190c:	46bd      	mov	sp, r7
 801190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011912:	4770      	bx	lr

08011914 <vTaskSetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskSetTaskNumber( TaskHandle_t xTask, const UBaseType_t uxHandle )
	{
 8011914:	b480      	push	{r7}
 8011916:	b085      	sub	sp, #20
 8011918:	af00      	add	r7, sp, #0
 801191a:	6078      	str	r0, [r7, #4]
 801191c:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;

		if( xTask != NULL )
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	2b00      	cmp	r3, #0
 8011922:	d004      	beq.n	801192e <vTaskSetTaskNumber+0x1a>
		{
			pxTCB = xTask;
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	60fb      	str	r3, [r7, #12]
			pxTCB->uxTaskNumber = uxHandle;
 8011928:	68fb      	ldr	r3, [r7, #12]
 801192a:	683a      	ldr	r2, [r7, #0]
 801192c:	645a      	str	r2, [r3, #68]	; 0x44
		}
	}
 801192e:	bf00      	nop
 8011930:	3714      	adds	r7, #20
 8011932:	46bd      	mov	sp, r7
 8011934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011938:	4770      	bx	lr

0801193a <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801193a:	b580      	push	{r7, lr}
 801193c:	b082      	sub	sp, #8
 801193e:	af00      	add	r7, sp, #0
 8011940:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011942:	f000 f851 	bl	80119e8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011946:	4b06      	ldr	r3, [pc, #24]	; (8011960 <prvIdleTask+0x26>)
 8011948:	681b      	ldr	r3, [r3, #0]
 801194a:	2b01      	cmp	r3, #1
 801194c:	d9f9      	bls.n	8011942 <prvIdleTask+0x8>
			{
				taskYIELD();
 801194e:	4b05      	ldr	r3, [pc, #20]	; (8011964 <prvIdleTask+0x2a>)
 8011950:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011954:	601a      	str	r2, [r3, #0]
 8011956:	f3bf 8f4f 	dsb	sy
 801195a:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801195e:	e7f0      	b.n	8011942 <prvIdleTask+0x8>
 8011960:	20001c54 	.word	0x20001c54
 8011964:	e000ed04 	.word	0xe000ed04

08011968 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011968:	b580      	push	{r7, lr}
 801196a:	b082      	sub	sp, #8
 801196c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801196e:	2300      	movs	r3, #0
 8011970:	607b      	str	r3, [r7, #4]
 8011972:	e00c      	b.n	801198e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011974:	687a      	ldr	r2, [r7, #4]
 8011976:	4613      	mov	r3, r2
 8011978:	009b      	lsls	r3, r3, #2
 801197a:	4413      	add	r3, r2
 801197c:	009b      	lsls	r3, r3, #2
 801197e:	4a12      	ldr	r2, [pc, #72]	; (80119c8 <prvInitialiseTaskLists+0x60>)
 8011980:	4413      	add	r3, r2
 8011982:	4618      	mov	r0, r3
 8011984:	f7fb f938 	bl	800cbf8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	3301      	adds	r3, #1
 801198c:	607b      	str	r3, [r7, #4]
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	2b04      	cmp	r3, #4
 8011992:	d9ef      	bls.n	8011974 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011994:	480d      	ldr	r0, [pc, #52]	; (80119cc <prvInitialiseTaskLists+0x64>)
 8011996:	f7fb f92f 	bl	800cbf8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801199a:	480d      	ldr	r0, [pc, #52]	; (80119d0 <prvInitialiseTaskLists+0x68>)
 801199c:	f7fb f92c 	bl	800cbf8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80119a0:	480c      	ldr	r0, [pc, #48]	; (80119d4 <prvInitialiseTaskLists+0x6c>)
 80119a2:	f7fb f929 	bl	800cbf8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80119a6:	480c      	ldr	r0, [pc, #48]	; (80119d8 <prvInitialiseTaskLists+0x70>)
 80119a8:	f7fb f926 	bl	800cbf8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80119ac:	480b      	ldr	r0, [pc, #44]	; (80119dc <prvInitialiseTaskLists+0x74>)
 80119ae:	f7fb f923 	bl	800cbf8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80119b2:	4b0b      	ldr	r3, [pc, #44]	; (80119e0 <prvInitialiseTaskLists+0x78>)
 80119b4:	4a05      	ldr	r2, [pc, #20]	; (80119cc <prvInitialiseTaskLists+0x64>)
 80119b6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80119b8:	4b0a      	ldr	r3, [pc, #40]	; (80119e4 <prvInitialiseTaskLists+0x7c>)
 80119ba:	4a05      	ldr	r2, [pc, #20]	; (80119d0 <prvInitialiseTaskLists+0x68>)
 80119bc:	601a      	str	r2, [r3, #0]
}
 80119be:	bf00      	nop
 80119c0:	3708      	adds	r7, #8
 80119c2:	46bd      	mov	sp, r7
 80119c4:	bd80      	pop	{r7, pc}
 80119c6:	bf00      	nop
 80119c8:	20001c54 	.word	0x20001c54
 80119cc:	20001cb8 	.word	0x20001cb8
 80119d0:	20001ccc 	.word	0x20001ccc
 80119d4:	20001ce8 	.word	0x20001ce8
 80119d8:	20001cfc 	.word	0x20001cfc
 80119dc:	20001d14 	.word	0x20001d14
 80119e0:	20001ce0 	.word	0x20001ce0
 80119e4:	20001ce4 	.word	0x20001ce4

080119e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80119e8:	b580      	push	{r7, lr}
 80119ea:	b082      	sub	sp, #8
 80119ec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80119ee:	e019      	b.n	8011a24 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80119f0:	f7fb fb04 	bl	800cffc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80119f4:	4b0f      	ldr	r3, [pc, #60]	; (8011a34 <prvCheckTasksWaitingTermination+0x4c>)
 80119f6:	68db      	ldr	r3, [r3, #12]
 80119f8:	68db      	ldr	r3, [r3, #12]
 80119fa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	3304      	adds	r3, #4
 8011a00:	4618      	mov	r0, r3
 8011a02:	f7fb f983 	bl	800cd0c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011a06:	4b0c      	ldr	r3, [pc, #48]	; (8011a38 <prvCheckTasksWaitingTermination+0x50>)
 8011a08:	681b      	ldr	r3, [r3, #0]
 8011a0a:	3b01      	subs	r3, #1
 8011a0c:	4a0a      	ldr	r2, [pc, #40]	; (8011a38 <prvCheckTasksWaitingTermination+0x50>)
 8011a0e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011a10:	4b0a      	ldr	r3, [pc, #40]	; (8011a3c <prvCheckTasksWaitingTermination+0x54>)
 8011a12:	681b      	ldr	r3, [r3, #0]
 8011a14:	3b01      	subs	r3, #1
 8011a16:	4a09      	ldr	r2, [pc, #36]	; (8011a3c <prvCheckTasksWaitingTermination+0x54>)
 8011a18:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8011a1a:	f7fb fb1d 	bl	800d058 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8011a1e:	6878      	ldr	r0, [r7, #4]
 8011a20:	f000 f8e2 	bl	8011be8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011a24:	4b05      	ldr	r3, [pc, #20]	; (8011a3c <prvCheckTasksWaitingTermination+0x54>)
 8011a26:	681b      	ldr	r3, [r3, #0]
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d1e1      	bne.n	80119f0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8011a2c:	bf00      	nop
 8011a2e:	3708      	adds	r7, #8
 8011a30:	46bd      	mov	sp, r7
 8011a32:	bd80      	pop	{r7, pc}
 8011a34:	20001cfc 	.word	0x20001cfc
 8011a38:	20001d28 	.word	0x20001d28
 8011a3c:	20001d10 	.word	0x20001d10

08011a40 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 8011a40:	b580      	push	{r7, lr}
 8011a42:	b086      	sub	sp, #24
 8011a44:	af00      	add	r7, sp, #0
 8011a46:	60f8      	str	r0, [r7, #12]
 8011a48:	60b9      	str	r1, [r7, #8]
 8011a4a:	607a      	str	r2, [r7, #4]
 8011a4c:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8011a4e:	68fb      	ldr	r3, [r7, #12]
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d102      	bne.n	8011a5a <vTaskGetInfo+0x1a>
 8011a54:	4b2c      	ldr	r3, [pc, #176]	; (8011b08 <vTaskGetInfo+0xc8>)
 8011a56:	681b      	ldr	r3, [r3, #0]
 8011a58:	e000      	b.n	8011a5c <vTaskGetInfo+0x1c>
 8011a5a:	68fb      	ldr	r3, [r7, #12]
 8011a5c:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 8011a5e:	68bb      	ldr	r3, [r7, #8]
 8011a60:	697a      	ldr	r2, [r7, #20]
 8011a62:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 8011a64:	697b      	ldr	r3, [r7, #20]
 8011a66:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8011a6a:	68bb      	ldr	r3, [r7, #8]
 8011a6c:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 8011a6e:	697b      	ldr	r3, [r7, #20]
 8011a70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011a72:	68bb      	ldr	r3, [r7, #8]
 8011a74:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 8011a76:	697b      	ldr	r3, [r7, #20]
 8011a78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011a7a:	68bb      	ldr	r3, [r7, #8]
 8011a7c:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 8011a7e:	697b      	ldr	r3, [r7, #20]
 8011a80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8011a82:	68bb      	ldr	r3, [r7, #8]
 8011a84:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 8011a86:	697b      	ldr	r3, [r7, #20]
 8011a88:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8011a8a:	68bb      	ldr	r3, [r7, #8]
 8011a8c:	615a      	str	r2, [r3, #20]
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
		}
		#else
		{
			pxTaskStatus->ulRunTimeCounter = 0;
 8011a8e:	68bb      	ldr	r3, [r7, #8]
 8011a90:	2200      	movs	r2, #0
 8011a92:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 8011a94:	78fb      	ldrb	r3, [r7, #3]
 8011a96:	2b05      	cmp	r3, #5
 8011a98:	d01a      	beq.n	8011ad0 <vTaskGetInfo+0x90>
		{
			if( pxTCB == pxCurrentTCB )
 8011a9a:	4b1b      	ldr	r3, [pc, #108]	; (8011b08 <vTaskGetInfo+0xc8>)
 8011a9c:	681b      	ldr	r3, [r3, #0]
 8011a9e:	697a      	ldr	r2, [r7, #20]
 8011aa0:	429a      	cmp	r2, r3
 8011aa2:	d103      	bne.n	8011aac <vTaskGetInfo+0x6c>
			{
				pxTaskStatus->eCurrentState = eRunning;
 8011aa4:	68bb      	ldr	r3, [r7, #8]
 8011aa6:	2200      	movs	r2, #0
 8011aa8:	731a      	strb	r2, [r3, #12]
 8011aaa:	e018      	b.n	8011ade <vTaskGetInfo+0x9e>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 8011aac:	68bb      	ldr	r3, [r7, #8]
 8011aae:	78fa      	ldrb	r2, [r7, #3]
 8011ab0:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 8011ab2:	78fb      	ldrb	r3, [r7, #3]
 8011ab4:	2b03      	cmp	r3, #3
 8011ab6:	d112      	bne.n	8011ade <vTaskGetInfo+0x9e>
					{
						vTaskSuspendAll();
 8011ab8:	f7ff f9ce 	bl	8010e58 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011abc:	697b      	ldr	r3, [r7, #20]
 8011abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d002      	beq.n	8011aca <vTaskGetInfo+0x8a>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 8011ac4:	68bb      	ldr	r3, [r7, #8]
 8011ac6:	2202      	movs	r2, #2
 8011ac8:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 8011aca:	f7ff f9d3 	bl	8010e74 <xTaskResumeAll>
 8011ace:	e006      	b.n	8011ade <vTaskGetInfo+0x9e>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 8011ad0:	6978      	ldr	r0, [r7, #20]
 8011ad2:	f7fe fd91 	bl	80105f8 <eTaskGetState>
 8011ad6:	4603      	mov	r3, r0
 8011ad8:	461a      	mov	r2, r3
 8011ada:	68bb      	ldr	r3, [r7, #8]
 8011adc:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d009      	beq.n	8011af8 <vTaskGetInfo+0xb8>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 8011ae4:	697b      	ldr	r3, [r7, #20]
 8011ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011ae8:	4618      	mov	r0, r3
 8011aea:	f000 f861 	bl	8011bb0 <prvTaskCheckFreeStackSpace>
 8011aee:	4603      	mov	r3, r0
 8011af0:	461a      	mov	r2, r3
 8011af2:	68bb      	ldr	r3, [r7, #8]
 8011af4:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 8011af6:	e002      	b.n	8011afe <vTaskGetInfo+0xbe>
			pxTaskStatus->usStackHighWaterMark = 0;
 8011af8:	68bb      	ldr	r3, [r7, #8]
 8011afa:	2200      	movs	r2, #0
 8011afc:	841a      	strh	r2, [r3, #32]
	}
 8011afe:	bf00      	nop
 8011b00:	3718      	adds	r7, #24
 8011b02:	46bd      	mov	sp, r7
 8011b04:	bd80      	pop	{r7, pc}
 8011b06:	bf00      	nop
 8011b08:	20001c50 	.word	0x20001c50

08011b0c <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 8011b0c:	b580      	push	{r7, lr}
 8011b0e:	b08a      	sub	sp, #40	; 0x28
 8011b10:	af00      	add	r7, sp, #0
 8011b12:	60f8      	str	r0, [r7, #12]
 8011b14:	60b9      	str	r1, [r7, #8]
 8011b16:	4613      	mov	r3, r2
 8011b18:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 8011b1a:	2300      	movs	r3, #0
 8011b1c:	627b      	str	r3, [r7, #36]	; 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 8011b1e:	68bb      	ldr	r3, [r7, #8]
 8011b20:	681b      	ldr	r3, [r3, #0]
 8011b22:	2b00      	cmp	r3, #0
 8011b24:	d03f      	beq.n	8011ba6 <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011b26:	68bb      	ldr	r3, [r7, #8]
 8011b28:	623b      	str	r3, [r7, #32]
 8011b2a:	6a3b      	ldr	r3, [r7, #32]
 8011b2c:	685b      	ldr	r3, [r3, #4]
 8011b2e:	685a      	ldr	r2, [r3, #4]
 8011b30:	6a3b      	ldr	r3, [r7, #32]
 8011b32:	605a      	str	r2, [r3, #4]
 8011b34:	6a3b      	ldr	r3, [r7, #32]
 8011b36:	685a      	ldr	r2, [r3, #4]
 8011b38:	6a3b      	ldr	r3, [r7, #32]
 8011b3a:	3308      	adds	r3, #8
 8011b3c:	429a      	cmp	r2, r3
 8011b3e:	d104      	bne.n	8011b4a <prvListTasksWithinSingleList+0x3e>
 8011b40:	6a3b      	ldr	r3, [r7, #32]
 8011b42:	685b      	ldr	r3, [r3, #4]
 8011b44:	685a      	ldr	r2, [r3, #4]
 8011b46:	6a3b      	ldr	r3, [r7, #32]
 8011b48:	605a      	str	r2, [r3, #4]
 8011b4a:	6a3b      	ldr	r3, [r7, #32]
 8011b4c:	685b      	ldr	r3, [r3, #4]
 8011b4e:	68db      	ldr	r3, [r3, #12]
 8011b50:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011b52:	68bb      	ldr	r3, [r7, #8]
 8011b54:	61bb      	str	r3, [r7, #24]
 8011b56:	69bb      	ldr	r3, [r7, #24]
 8011b58:	685b      	ldr	r3, [r3, #4]
 8011b5a:	685a      	ldr	r2, [r3, #4]
 8011b5c:	69bb      	ldr	r3, [r7, #24]
 8011b5e:	605a      	str	r2, [r3, #4]
 8011b60:	69bb      	ldr	r3, [r7, #24]
 8011b62:	685a      	ldr	r2, [r3, #4]
 8011b64:	69bb      	ldr	r3, [r7, #24]
 8011b66:	3308      	adds	r3, #8
 8011b68:	429a      	cmp	r2, r3
 8011b6a:	d104      	bne.n	8011b76 <prvListTasksWithinSingleList+0x6a>
 8011b6c:	69bb      	ldr	r3, [r7, #24]
 8011b6e:	685b      	ldr	r3, [r3, #4]
 8011b70:	685a      	ldr	r2, [r3, #4]
 8011b72:	69bb      	ldr	r3, [r7, #24]
 8011b74:	605a      	str	r2, [r3, #4]
 8011b76:	69bb      	ldr	r3, [r7, #24]
 8011b78:	685b      	ldr	r3, [r3, #4]
 8011b7a:	68db      	ldr	r3, [r3, #12]
 8011b7c:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 8011b7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011b80:	4613      	mov	r3, r2
 8011b82:	00db      	lsls	r3, r3, #3
 8011b84:	4413      	add	r3, r2
 8011b86:	009b      	lsls	r3, r3, #2
 8011b88:	461a      	mov	r2, r3
 8011b8a:	68fb      	ldr	r3, [r7, #12]
 8011b8c:	1899      	adds	r1, r3, r2
 8011b8e:	79fb      	ldrb	r3, [r7, #7]
 8011b90:	2201      	movs	r2, #1
 8011b92:	6978      	ldr	r0, [r7, #20]
 8011b94:	f7ff ff54 	bl	8011a40 <vTaskGetInfo>
				uxTask++;
 8011b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b9a:	3301      	adds	r3, #1
 8011b9c:	627b      	str	r3, [r7, #36]	; 0x24
			} while( pxNextTCB != pxFirstTCB );
 8011b9e:	697a      	ldr	r2, [r7, #20]
 8011ba0:	69fb      	ldr	r3, [r7, #28]
 8011ba2:	429a      	cmp	r2, r3
 8011ba4:	d1d5      	bne.n	8011b52 <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 8011ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8011ba8:	4618      	mov	r0, r3
 8011baa:	3728      	adds	r7, #40	; 0x28
 8011bac:	46bd      	mov	sp, r7
 8011bae:	bd80      	pop	{r7, pc}

08011bb0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 8011bb0:	b480      	push	{r7}
 8011bb2:	b085      	sub	sp, #20
 8011bb4:	af00      	add	r7, sp, #0
 8011bb6:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 8011bb8:	2300      	movs	r3, #0
 8011bba:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8011bbc:	e005      	b.n	8011bca <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	3301      	adds	r3, #1
 8011bc2:	607b      	str	r3, [r7, #4]
			ulCount++;
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	3301      	adds	r3, #1
 8011bc8:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	781b      	ldrb	r3, [r3, #0]
 8011bce:	2ba5      	cmp	r3, #165	; 0xa5
 8011bd0:	d0f5      	beq.n	8011bbe <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 8011bd2:	68fb      	ldr	r3, [r7, #12]
 8011bd4:	089b      	lsrs	r3, r3, #2
 8011bd6:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 8011bd8:	68fb      	ldr	r3, [r7, #12]
 8011bda:	b29b      	uxth	r3, r3
	}
 8011bdc:	4618      	mov	r0, r3
 8011bde:	3714      	adds	r7, #20
 8011be0:	46bd      	mov	sp, r7
 8011be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011be6:	4770      	bx	lr

08011be8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011be8:	b580      	push	{r7, lr}
 8011bea:	b082      	sub	sp, #8
 8011bec:	af00      	add	r7, sp, #0
 8011bee:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011bf4:	4618      	mov	r0, r3
 8011bf6:	f7fb fb59 	bl	800d2ac <vPortFree>
			vPortFree( pxTCB );
 8011bfa:	6878      	ldr	r0, [r7, #4]
 8011bfc:	f7fb fb56 	bl	800d2ac <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011c00:	bf00      	nop
 8011c02:	3708      	adds	r7, #8
 8011c04:	46bd      	mov	sp, r7
 8011c06:	bd80      	pop	{r7, pc}

08011c08 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011c08:	b480      	push	{r7}
 8011c0a:	b083      	sub	sp, #12
 8011c0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011c0e:	4b0c      	ldr	r3, [pc, #48]	; (8011c40 <prvResetNextTaskUnblockTime+0x38>)
 8011c10:	681b      	ldr	r3, [r3, #0]
 8011c12:	681b      	ldr	r3, [r3, #0]
 8011c14:	2b00      	cmp	r3, #0
 8011c16:	d104      	bne.n	8011c22 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011c18:	4b0a      	ldr	r3, [pc, #40]	; (8011c44 <prvResetNextTaskUnblockTime+0x3c>)
 8011c1a:	f04f 32ff 	mov.w	r2, #4294967295
 8011c1e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011c20:	e008      	b.n	8011c34 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011c22:	4b07      	ldr	r3, [pc, #28]	; (8011c40 <prvResetNextTaskUnblockTime+0x38>)
 8011c24:	681b      	ldr	r3, [r3, #0]
 8011c26:	68db      	ldr	r3, [r3, #12]
 8011c28:	68db      	ldr	r3, [r3, #12]
 8011c2a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011c2c:	687b      	ldr	r3, [r7, #4]
 8011c2e:	685b      	ldr	r3, [r3, #4]
 8011c30:	4a04      	ldr	r2, [pc, #16]	; (8011c44 <prvResetNextTaskUnblockTime+0x3c>)
 8011c32:	6013      	str	r3, [r2, #0]
}
 8011c34:	bf00      	nop
 8011c36:	370c      	adds	r7, #12
 8011c38:	46bd      	mov	sp, r7
 8011c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c3e:	4770      	bx	lr
 8011c40:	20001ce0 	.word	0x20001ce0
 8011c44:	20001d48 	.word	0x20001d48

08011c48 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8011c48:	b480      	push	{r7}
 8011c4a:	b083      	sub	sp, #12
 8011c4c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8011c4e:	4b05      	ldr	r3, [pc, #20]	; (8011c64 <xTaskGetCurrentTaskHandle+0x1c>)
 8011c50:	681b      	ldr	r3, [r3, #0]
 8011c52:	607b      	str	r3, [r7, #4]

		return xReturn;
 8011c54:	687b      	ldr	r3, [r7, #4]
	}
 8011c56:	4618      	mov	r0, r3
 8011c58:	370c      	adds	r7, #12
 8011c5a:	46bd      	mov	sp, r7
 8011c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c60:	4770      	bx	lr
 8011c62:	bf00      	nop
 8011c64:	20001c50 	.word	0x20001c50

08011c68 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011c68:	b480      	push	{r7}
 8011c6a:	b083      	sub	sp, #12
 8011c6c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011c6e:	4b0b      	ldr	r3, [pc, #44]	; (8011c9c <xTaskGetSchedulerState+0x34>)
 8011c70:	681b      	ldr	r3, [r3, #0]
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d102      	bne.n	8011c7c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8011c76:	2301      	movs	r3, #1
 8011c78:	607b      	str	r3, [r7, #4]
 8011c7a:	e008      	b.n	8011c8e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011c7c:	4b08      	ldr	r3, [pc, #32]	; (8011ca0 <xTaskGetSchedulerState+0x38>)
 8011c7e:	681b      	ldr	r3, [r3, #0]
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d102      	bne.n	8011c8a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8011c84:	2302      	movs	r3, #2
 8011c86:	607b      	str	r3, [r7, #4]
 8011c88:	e001      	b.n	8011c8e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8011c8a:	2300      	movs	r3, #0
 8011c8c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8011c8e:	687b      	ldr	r3, [r7, #4]
	}
 8011c90:	4618      	mov	r0, r3
 8011c92:	370c      	adds	r7, #12
 8011c94:	46bd      	mov	sp, r7
 8011c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c9a:	4770      	bx	lr
 8011c9c:	20001d34 	.word	0x20001d34
 8011ca0:	20001d50 	.word	0x20001d50

08011ca4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8011ca4:	b590      	push	{r4, r7, lr}
 8011ca6:	b085      	sub	sp, #20
 8011ca8:	af00      	add	r7, sp, #0
 8011caa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8011cac:	687b      	ldr	r3, [r7, #4]
 8011cae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8011cb0:	2300      	movs	r3, #0
 8011cb2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	2b00      	cmp	r3, #0
 8011cb8:	f000 80ab 	beq.w	8011e12 <xTaskPriorityInherit+0x16e>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8011cbc:	68bb      	ldr	r3, [r7, #8]
 8011cbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011cc0:	4b56      	ldr	r3, [pc, #344]	; (8011e1c <xTaskPriorityInherit+0x178>)
 8011cc2:	681b      	ldr	r3, [r3, #0]
 8011cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011cc6:	429a      	cmp	r2, r3
 8011cc8:	f080 809a 	bcs.w	8011e00 <xTaskPriorityInherit+0x15c>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011ccc:	68bb      	ldr	r3, [r7, #8]
 8011cce:	699b      	ldr	r3, [r3, #24]
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	db06      	blt.n	8011ce2 <xTaskPriorityInherit+0x3e>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011cd4:	4b51      	ldr	r3, [pc, #324]	; (8011e1c <xTaskPriorityInherit+0x178>)
 8011cd6:	681b      	ldr	r3, [r3, #0]
 8011cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011cda:	f1c3 0205 	rsb	r2, r3, #5
 8011cde:	68bb      	ldr	r3, [r7, #8]
 8011ce0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8011ce2:	68bb      	ldr	r3, [r7, #8]
 8011ce4:	6959      	ldr	r1, [r3, #20]
 8011ce6:	68bb      	ldr	r3, [r7, #8]
 8011ce8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011cea:	4613      	mov	r3, r2
 8011cec:	009b      	lsls	r3, r3, #2
 8011cee:	4413      	add	r3, r2
 8011cf0:	009b      	lsls	r3, r3, #2
 8011cf2:	4a4b      	ldr	r2, [pc, #300]	; (8011e20 <xTaskPriorityInherit+0x17c>)
 8011cf4:	4413      	add	r3, r2
 8011cf6:	4299      	cmp	r1, r3
 8011cf8:	d14d      	bne.n	8011d96 <xTaskPriorityInherit+0xf2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011cfa:	68bb      	ldr	r3, [r7, #8]
 8011cfc:	3304      	adds	r3, #4
 8011cfe:	4618      	mov	r0, r3
 8011d00:	f7fb f804 	bl	800cd0c <uxListRemove>
 8011d04:	4603      	mov	r3, r0
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	d115      	bne.n	8011d36 <xTaskPriorityInherit+0x92>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8011d0a:	68bb      	ldr	r3, [r7, #8]
 8011d0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011d0e:	4944      	ldr	r1, [pc, #272]	; (8011e20 <xTaskPriorityInherit+0x17c>)
 8011d10:	4613      	mov	r3, r2
 8011d12:	009b      	lsls	r3, r3, #2
 8011d14:	4413      	add	r3, r2
 8011d16:	009b      	lsls	r3, r3, #2
 8011d18:	440b      	add	r3, r1
 8011d1a:	681b      	ldr	r3, [r3, #0]
 8011d1c:	2b00      	cmp	r3, #0
 8011d1e:	d10a      	bne.n	8011d36 <xTaskPriorityInherit+0x92>
 8011d20:	68bb      	ldr	r3, [r7, #8]
 8011d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011d24:	2201      	movs	r2, #1
 8011d26:	fa02 f303 	lsl.w	r3, r2, r3
 8011d2a:	43da      	mvns	r2, r3
 8011d2c:	4b3d      	ldr	r3, [pc, #244]	; (8011e24 <xTaskPriorityInherit+0x180>)
 8011d2e:	681b      	ldr	r3, [r3, #0]
 8011d30:	4013      	ands	r3, r2
 8011d32:	4a3c      	ldr	r2, [pc, #240]	; (8011e24 <xTaskPriorityInherit+0x180>)
 8011d34:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011d36:	4b39      	ldr	r3, [pc, #228]	; (8011e1c <xTaskPriorityInherit+0x178>)
 8011d38:	681b      	ldr	r3, [r3, #0]
 8011d3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011d3c:	68bb      	ldr	r3, [r7, #8]
 8011d3e:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8011d40:	68b8      	ldr	r0, [r7, #8]
 8011d42:	f001 fb30 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8011d46:	4603      	mov	r3, r0
 8011d48:	461a      	mov	r2, r3
 8011d4a:	4b37      	ldr	r3, [pc, #220]	; (8011e28 <xTaskPriorityInherit+0x184>)
 8011d4c:	881b      	ldrh	r3, [r3, #0]
 8011d4e:	4013      	ands	r3, r2
 8011d50:	b29b      	uxth	r3, r3
 8011d52:	2b00      	cmp	r3, #0
 8011d54:	d007      	beq.n	8011d66 <xTaskPriorityInherit+0xc2>
 8011d56:	68b8      	ldr	r0, [r7, #8]
 8011d58:	f001 fb18 	bl	801338c <prvTraceGetTaskNumberLow16>
 8011d5c:	4603      	mov	r3, r0
 8011d5e:	b2db      	uxtb	r3, r3
 8011d60:	4618      	mov	r0, r3
 8011d62:	f002 fbeb 	bl	801453c <prvTraceStoreTaskReady>
 8011d66:	68bb      	ldr	r3, [r7, #8]
 8011d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011d6a:	2201      	movs	r2, #1
 8011d6c:	409a      	lsls	r2, r3
 8011d6e:	4b2d      	ldr	r3, [pc, #180]	; (8011e24 <xTaskPriorityInherit+0x180>)
 8011d70:	681b      	ldr	r3, [r3, #0]
 8011d72:	4313      	orrs	r3, r2
 8011d74:	4a2b      	ldr	r2, [pc, #172]	; (8011e24 <xTaskPriorityInherit+0x180>)
 8011d76:	6013      	str	r3, [r2, #0]
 8011d78:	68bb      	ldr	r3, [r7, #8]
 8011d7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011d7c:	4613      	mov	r3, r2
 8011d7e:	009b      	lsls	r3, r3, #2
 8011d80:	4413      	add	r3, r2
 8011d82:	009b      	lsls	r3, r3, #2
 8011d84:	4a26      	ldr	r2, [pc, #152]	; (8011e20 <xTaskPriorityInherit+0x17c>)
 8011d86:	441a      	add	r2, r3
 8011d88:	68bb      	ldr	r3, [r7, #8]
 8011d8a:	3304      	adds	r3, #4
 8011d8c:	4619      	mov	r1, r3
 8011d8e:	4610      	mov	r0, r2
 8011d90:	f7fa ff5f 	bl	800cc52 <vListInsertEnd>
 8011d94:	e004      	b.n	8011da0 <xTaskPriorityInherit+0xfc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011d96:	4b21      	ldr	r3, [pc, #132]	; (8011e1c <xTaskPriorityInherit+0x178>)
 8011d98:	681b      	ldr	r3, [r3, #0]
 8011d9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011d9c:	68bb      	ldr	r3, [r7, #8]
 8011d9e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
 8011da0:	68b8      	ldr	r0, [r7, #8]
 8011da2:	f001 fb00 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8011da6:	4603      	mov	r3, r0
 8011da8:	461a      	mov	r2, r3
 8011daa:	4b1f      	ldr	r3, [pc, #124]	; (8011e28 <xTaskPriorityInherit+0x184>)
 8011dac:	881b      	ldrh	r3, [r3, #0]
 8011dae:	4013      	ands	r3, r2
 8011db0:	b29b      	uxth	r3, r3
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	d021      	beq.n	8011dfa <xTaskPriorityInherit+0x156>
 8011db6:	68b8      	ldr	r0, [r7, #8]
 8011db8:	f001 fae8 	bl	801338c <prvTraceGetTaskNumberLow16>
 8011dbc:	4603      	mov	r3, r0
 8011dbe:	b2db      	uxtb	r3, r3
 8011dc0:	461c      	mov	r4, r3
 8011dc2:	68b8      	ldr	r0, [r7, #8]
 8011dc4:	f001 fae2 	bl	801338c <prvTraceGetTaskNumberLow16>
 8011dc8:	4603      	mov	r3, r0
 8011dca:	b2db      	uxtb	r3, r3
 8011dcc:	4619      	mov	r1, r3
 8011dce:	2003      	movs	r0, #3
 8011dd0:	f002 ff76 	bl	8014cc0 <prvTraceGetPriorityProperty>
 8011dd4:	4603      	mov	r3, r0
 8011dd6:	4622      	mov	r2, r4
 8011dd8:	2103      	movs	r1, #3
 8011dda:	208e      	movs	r0, #142	; 0x8e
 8011ddc:	f002 fce2 	bl	80147a4 <prvTraceStoreKernelCallWithParam>
 8011de0:	68b8      	ldr	r0, [r7, #8]
 8011de2:	f001 fad3 	bl	801338c <prvTraceGetTaskNumberLow16>
 8011de6:	4603      	mov	r3, r0
 8011de8:	b2d9      	uxtb	r1, r3
 8011dea:	4b0c      	ldr	r3, [pc, #48]	; (8011e1c <xTaskPriorityInherit+0x178>)
 8011dec:	681b      	ldr	r3, [r3, #0]
 8011dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011df0:	b2db      	uxtb	r3, r3
 8011df2:	461a      	mov	r2, r3
 8011df4:	2003      	movs	r0, #3
 8011df6:	f002 ff27 	bl	8014c48 <prvTraceSetPriorityProperty>

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8011dfa:	2301      	movs	r3, #1
 8011dfc:	60fb      	str	r3, [r7, #12]
 8011dfe:	e008      	b.n	8011e12 <xTaskPriorityInherit+0x16e>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8011e00:	68bb      	ldr	r3, [r7, #8]
 8011e02:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8011e04:	4b05      	ldr	r3, [pc, #20]	; (8011e1c <xTaskPriorityInherit+0x178>)
 8011e06:	681b      	ldr	r3, [r3, #0]
 8011e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e0a:	429a      	cmp	r2, r3
 8011e0c:	d201      	bcs.n	8011e12 <xTaskPriorityInherit+0x16e>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8011e0e:	2301      	movs	r3, #1
 8011e10:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011e12:	68fb      	ldr	r3, [r7, #12]
	}
 8011e14:	4618      	mov	r0, r3
 8011e16:	3714      	adds	r7, #20
 8011e18:	46bd      	mov	sp, r7
 8011e1a:	bd90      	pop	{r4, r7, pc}
 8011e1c:	20001c50 	.word	0x20001c50
 8011e20:	20001c54 	.word	0x20001c54
 8011e24:	20001d30 	.word	0x20001d30
 8011e28:	2000001c 	.word	0x2000001c

08011e2c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011e2c:	b590      	push	{r4, r7, lr}
 8011e2e:	b087      	sub	sp, #28
 8011e30:	af00      	add	r7, sp, #0
 8011e32:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011e38:	2300      	movs	r3, #0
 8011e3a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	2b00      	cmp	r3, #0
 8011e40:	f000 80ad 	beq.w	8011f9e <xTaskPriorityDisinherit+0x172>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8011e44:	4b58      	ldr	r3, [pc, #352]	; (8011fa8 <xTaskPriorityDisinherit+0x17c>)
 8011e46:	681b      	ldr	r3, [r3, #0]
 8011e48:	693a      	ldr	r2, [r7, #16]
 8011e4a:	429a      	cmp	r2, r3
 8011e4c:	d009      	beq.n	8011e62 <xTaskPriorityDisinherit+0x36>
 8011e4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e52:	f383 8811 	msr	BASEPRI, r3
 8011e56:	f3bf 8f6f 	isb	sy
 8011e5a:	f3bf 8f4f 	dsb	sy
 8011e5e:	60fb      	str	r3, [r7, #12]
 8011e60:	e7fe      	b.n	8011e60 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8011e62:	693b      	ldr	r3, [r7, #16]
 8011e64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d109      	bne.n	8011e7e <xTaskPriorityDisinherit+0x52>
 8011e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e6e:	f383 8811 	msr	BASEPRI, r3
 8011e72:	f3bf 8f6f 	isb	sy
 8011e76:	f3bf 8f4f 	dsb	sy
 8011e7a:	60bb      	str	r3, [r7, #8]
 8011e7c:	e7fe      	b.n	8011e7c <xTaskPriorityDisinherit+0x50>
			( pxTCB->uxMutexesHeld )--;
 8011e7e:	693b      	ldr	r3, [r7, #16]
 8011e80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011e82:	1e5a      	subs	r2, r3, #1
 8011e84:	693b      	ldr	r3, [r7, #16]
 8011e86:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011e88:	693b      	ldr	r3, [r7, #16]
 8011e8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011e8c:	693b      	ldr	r3, [r7, #16]
 8011e8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011e90:	429a      	cmp	r2, r3
 8011e92:	f000 8084 	beq.w	8011f9e <xTaskPriorityDisinherit+0x172>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8011e96:	693b      	ldr	r3, [r7, #16]
 8011e98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d17f      	bne.n	8011f9e <xTaskPriorityDisinherit+0x172>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011e9e:	693b      	ldr	r3, [r7, #16]
 8011ea0:	3304      	adds	r3, #4
 8011ea2:	4618      	mov	r0, r3
 8011ea4:	f7fa ff32 	bl	800cd0c <uxListRemove>
 8011ea8:	4603      	mov	r3, r0
 8011eaa:	2b00      	cmp	r3, #0
 8011eac:	d115      	bne.n	8011eda <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8011eae:	693b      	ldr	r3, [r7, #16]
 8011eb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011eb2:	493e      	ldr	r1, [pc, #248]	; (8011fac <xTaskPriorityDisinherit+0x180>)
 8011eb4:	4613      	mov	r3, r2
 8011eb6:	009b      	lsls	r3, r3, #2
 8011eb8:	4413      	add	r3, r2
 8011eba:	009b      	lsls	r3, r3, #2
 8011ebc:	440b      	add	r3, r1
 8011ebe:	681b      	ldr	r3, [r3, #0]
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	d10a      	bne.n	8011eda <xTaskPriorityDisinherit+0xae>
 8011ec4:	693b      	ldr	r3, [r7, #16]
 8011ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ec8:	2201      	movs	r2, #1
 8011eca:	fa02 f303 	lsl.w	r3, r2, r3
 8011ece:	43da      	mvns	r2, r3
 8011ed0:	4b37      	ldr	r3, [pc, #220]	; (8011fb0 <xTaskPriorityDisinherit+0x184>)
 8011ed2:	681b      	ldr	r3, [r3, #0]
 8011ed4:	4013      	ands	r3, r2
 8011ed6:	4a36      	ldr	r2, [pc, #216]	; (8011fb0 <xTaskPriorityDisinherit+0x184>)
 8011ed8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8011eda:	6938      	ldr	r0, [r7, #16]
 8011edc:	f001 fa63 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8011ee0:	4603      	mov	r3, r0
 8011ee2:	461a      	mov	r2, r3
 8011ee4:	4b33      	ldr	r3, [pc, #204]	; (8011fb4 <xTaskPriorityDisinherit+0x188>)
 8011ee6:	881b      	ldrh	r3, [r3, #0]
 8011ee8:	4013      	ands	r3, r2
 8011eea:	b29b      	uxth	r3, r3
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	d020      	beq.n	8011f32 <xTaskPriorityDisinherit+0x106>
 8011ef0:	6938      	ldr	r0, [r7, #16]
 8011ef2:	f001 fa4b 	bl	801338c <prvTraceGetTaskNumberLow16>
 8011ef6:	4603      	mov	r3, r0
 8011ef8:	b2db      	uxtb	r3, r3
 8011efa:	461c      	mov	r4, r3
 8011efc:	6938      	ldr	r0, [r7, #16]
 8011efe:	f001 fa45 	bl	801338c <prvTraceGetTaskNumberLow16>
 8011f02:	4603      	mov	r3, r0
 8011f04:	b2db      	uxtb	r3, r3
 8011f06:	4619      	mov	r1, r3
 8011f08:	2003      	movs	r0, #3
 8011f0a:	f002 fed9 	bl	8014cc0 <prvTraceGetPriorityProperty>
 8011f0e:	4603      	mov	r3, r0
 8011f10:	4622      	mov	r2, r4
 8011f12:	2103      	movs	r1, #3
 8011f14:	208f      	movs	r0, #143	; 0x8f
 8011f16:	f002 fc45 	bl	80147a4 <prvTraceStoreKernelCallWithParam>
 8011f1a:	6938      	ldr	r0, [r7, #16]
 8011f1c:	f001 fa36 	bl	801338c <prvTraceGetTaskNumberLow16>
 8011f20:	4603      	mov	r3, r0
 8011f22:	b2d9      	uxtb	r1, r3
 8011f24:	693b      	ldr	r3, [r7, #16]
 8011f26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011f28:	b2db      	uxtb	r3, r3
 8011f2a:	461a      	mov	r2, r3
 8011f2c:	2003      	movs	r0, #3
 8011f2e:	f002 fe8b 	bl	8014c48 <prvTraceSetPriorityProperty>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011f32:	693b      	ldr	r3, [r7, #16]
 8011f34:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8011f36:	693b      	ldr	r3, [r7, #16]
 8011f38:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011f3a:	693b      	ldr	r3, [r7, #16]
 8011f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f3e:	f1c3 0205 	rsb	r2, r3, #5
 8011f42:	693b      	ldr	r3, [r7, #16]
 8011f44:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8011f46:	6938      	ldr	r0, [r7, #16]
 8011f48:	f001 fa2d 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8011f4c:	4603      	mov	r3, r0
 8011f4e:	461a      	mov	r2, r3
 8011f50:	4b18      	ldr	r3, [pc, #96]	; (8011fb4 <xTaskPriorityDisinherit+0x188>)
 8011f52:	881b      	ldrh	r3, [r3, #0]
 8011f54:	4013      	ands	r3, r2
 8011f56:	b29b      	uxth	r3, r3
 8011f58:	2b00      	cmp	r3, #0
 8011f5a:	d007      	beq.n	8011f6c <xTaskPriorityDisinherit+0x140>
 8011f5c:	6938      	ldr	r0, [r7, #16]
 8011f5e:	f001 fa15 	bl	801338c <prvTraceGetTaskNumberLow16>
 8011f62:	4603      	mov	r3, r0
 8011f64:	b2db      	uxtb	r3, r3
 8011f66:	4618      	mov	r0, r3
 8011f68:	f002 fae8 	bl	801453c <prvTraceStoreTaskReady>
 8011f6c:	693b      	ldr	r3, [r7, #16]
 8011f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f70:	2201      	movs	r2, #1
 8011f72:	409a      	lsls	r2, r3
 8011f74:	4b0e      	ldr	r3, [pc, #56]	; (8011fb0 <xTaskPriorityDisinherit+0x184>)
 8011f76:	681b      	ldr	r3, [r3, #0]
 8011f78:	4313      	orrs	r3, r2
 8011f7a:	4a0d      	ldr	r2, [pc, #52]	; (8011fb0 <xTaskPriorityDisinherit+0x184>)
 8011f7c:	6013      	str	r3, [r2, #0]
 8011f7e:	693b      	ldr	r3, [r7, #16]
 8011f80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011f82:	4613      	mov	r3, r2
 8011f84:	009b      	lsls	r3, r3, #2
 8011f86:	4413      	add	r3, r2
 8011f88:	009b      	lsls	r3, r3, #2
 8011f8a:	4a08      	ldr	r2, [pc, #32]	; (8011fac <xTaskPriorityDisinherit+0x180>)
 8011f8c:	441a      	add	r2, r3
 8011f8e:	693b      	ldr	r3, [r7, #16]
 8011f90:	3304      	adds	r3, #4
 8011f92:	4619      	mov	r1, r3
 8011f94:	4610      	mov	r0, r2
 8011f96:	f7fa fe5c 	bl	800cc52 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8011f9a:	2301      	movs	r3, #1
 8011f9c:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011f9e:	697b      	ldr	r3, [r7, #20]
	}
 8011fa0:	4618      	mov	r0, r3
 8011fa2:	371c      	adds	r7, #28
 8011fa4:	46bd      	mov	sp, r7
 8011fa6:	bd90      	pop	{r4, r7, pc}
 8011fa8:	20001c50 	.word	0x20001c50
 8011fac:	20001c54 	.word	0x20001c54
 8011fb0:	20001d30 	.word	0x20001d30
 8011fb4:	2000001c 	.word	0x2000001c

08011fb8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8011fb8:	b590      	push	{r4, r7, lr}
 8011fba:	b089      	sub	sp, #36	; 0x24
 8011fbc:	af00      	add	r7, sp, #0
 8011fbe:	6078      	str	r0, [r7, #4]
 8011fc0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8011fc2:	687b      	ldr	r3, [r7, #4]
 8011fc4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8011fc6:	2301      	movs	r3, #1
 8011fc8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	2b00      	cmp	r3, #0
 8011fce:	f000 80c2 	beq.w	8012156 <vTaskPriorityDisinheritAfterTimeout+0x19e>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8011fd2:	69bb      	ldr	r3, [r7, #24]
 8011fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	d109      	bne.n	8011fee <vTaskPriorityDisinheritAfterTimeout+0x36>
 8011fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fde:	f383 8811 	msr	BASEPRI, r3
 8011fe2:	f3bf 8f6f 	isb	sy
 8011fe6:	f3bf 8f4f 	dsb	sy
 8011fea:	60fb      	str	r3, [r7, #12]
 8011fec:	e7fe      	b.n	8011fec <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8011fee:	69bb      	ldr	r3, [r7, #24]
 8011ff0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8011ff2:	683b      	ldr	r3, [r7, #0]
 8011ff4:	429a      	cmp	r2, r3
 8011ff6:	d202      	bcs.n	8011ffe <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8011ff8:	683b      	ldr	r3, [r7, #0]
 8011ffa:	61fb      	str	r3, [r7, #28]
 8011ffc:	e002      	b.n	8012004 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8011ffe:	69bb      	ldr	r3, [r7, #24]
 8012000:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8012002:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8012004:	69bb      	ldr	r3, [r7, #24]
 8012006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012008:	69fb      	ldr	r3, [r7, #28]
 801200a:	429a      	cmp	r2, r3
 801200c:	f000 80a3 	beq.w	8012156 <vTaskPriorityDisinheritAfterTimeout+0x19e>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8012010:	69bb      	ldr	r3, [r7, #24]
 8012012:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8012014:	697b      	ldr	r3, [r7, #20]
 8012016:	429a      	cmp	r2, r3
 8012018:	f040 809d 	bne.w	8012156 <vTaskPriorityDisinheritAfterTimeout+0x19e>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801201c:	4b50      	ldr	r3, [pc, #320]	; (8012160 <vTaskPriorityDisinheritAfterTimeout+0x1a8>)
 801201e:	681b      	ldr	r3, [r3, #0]
 8012020:	69ba      	ldr	r2, [r7, #24]
 8012022:	429a      	cmp	r2, r3
 8012024:	d109      	bne.n	801203a <vTaskPriorityDisinheritAfterTimeout+0x82>
 8012026:	f04f 0350 	mov.w	r3, #80	; 0x50
 801202a:	f383 8811 	msr	BASEPRI, r3
 801202e:	f3bf 8f6f 	isb	sy
 8012032:	f3bf 8f4f 	dsb	sy
 8012036:	60bb      	str	r3, [r7, #8]
 8012038:	e7fe      	b.n	8012038 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 801203a:	69b8      	ldr	r0, [r7, #24]
 801203c:	f001 f9b3 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8012040:	4603      	mov	r3, r0
 8012042:	461a      	mov	r2, r3
 8012044:	4b47      	ldr	r3, [pc, #284]	; (8012164 <vTaskPriorityDisinheritAfterTimeout+0x1ac>)
 8012046:	881b      	ldrh	r3, [r3, #0]
 8012048:	4013      	ands	r3, r2
 801204a:	b29b      	uxth	r3, r3
 801204c:	2b00      	cmp	r3, #0
 801204e:	d020      	beq.n	8012092 <vTaskPriorityDisinheritAfterTimeout+0xda>
 8012050:	69b8      	ldr	r0, [r7, #24]
 8012052:	f001 f99b 	bl	801338c <prvTraceGetTaskNumberLow16>
 8012056:	4603      	mov	r3, r0
 8012058:	b2db      	uxtb	r3, r3
 801205a:	461c      	mov	r4, r3
 801205c:	69b8      	ldr	r0, [r7, #24]
 801205e:	f001 f995 	bl	801338c <prvTraceGetTaskNumberLow16>
 8012062:	4603      	mov	r3, r0
 8012064:	b2db      	uxtb	r3, r3
 8012066:	4619      	mov	r1, r3
 8012068:	2003      	movs	r0, #3
 801206a:	f002 fe29 	bl	8014cc0 <prvTraceGetPriorityProperty>
 801206e:	4603      	mov	r3, r0
 8012070:	4622      	mov	r2, r4
 8012072:	2103      	movs	r1, #3
 8012074:	208f      	movs	r0, #143	; 0x8f
 8012076:	f002 fb95 	bl	80147a4 <prvTraceStoreKernelCallWithParam>
 801207a:	69b8      	ldr	r0, [r7, #24]
 801207c:	f001 f986 	bl	801338c <prvTraceGetTaskNumberLow16>
 8012080:	4603      	mov	r3, r0
 8012082:	b2d9      	uxtb	r1, r3
 8012084:	69bb      	ldr	r3, [r7, #24]
 8012086:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8012088:	b2db      	uxtb	r3, r3
 801208a:	461a      	mov	r2, r3
 801208c:	2003      	movs	r0, #3
 801208e:	f002 fddb 	bl	8014c48 <prvTraceSetPriorityProperty>
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8012092:	69bb      	ldr	r3, [r7, #24]
 8012094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012096:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8012098:	69bb      	ldr	r3, [r7, #24]
 801209a:	69fa      	ldr	r2, [r7, #28]
 801209c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801209e:	69bb      	ldr	r3, [r7, #24]
 80120a0:	699b      	ldr	r3, [r3, #24]
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	db04      	blt.n	80120b0 <vTaskPriorityDisinheritAfterTimeout+0xf8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80120a6:	69fb      	ldr	r3, [r7, #28]
 80120a8:	f1c3 0205 	rsb	r2, r3, #5
 80120ac:	69bb      	ldr	r3, [r7, #24]
 80120ae:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80120b0:	69bb      	ldr	r3, [r7, #24]
 80120b2:	6959      	ldr	r1, [r3, #20]
 80120b4:	693a      	ldr	r2, [r7, #16]
 80120b6:	4613      	mov	r3, r2
 80120b8:	009b      	lsls	r3, r3, #2
 80120ba:	4413      	add	r3, r2
 80120bc:	009b      	lsls	r3, r3, #2
 80120be:	4a2a      	ldr	r2, [pc, #168]	; (8012168 <vTaskPriorityDisinheritAfterTimeout+0x1b0>)
 80120c0:	4413      	add	r3, r2
 80120c2:	4299      	cmp	r1, r3
 80120c4:	d147      	bne.n	8012156 <vTaskPriorityDisinheritAfterTimeout+0x19e>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80120c6:	69bb      	ldr	r3, [r7, #24]
 80120c8:	3304      	adds	r3, #4
 80120ca:	4618      	mov	r0, r3
 80120cc:	f7fa fe1e 	bl	800cd0c <uxListRemove>
 80120d0:	4603      	mov	r3, r0
 80120d2:	2b00      	cmp	r3, #0
 80120d4:	d115      	bne.n	8012102 <vTaskPriorityDisinheritAfterTimeout+0x14a>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80120d6:	69bb      	ldr	r3, [r7, #24]
 80120d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80120da:	4923      	ldr	r1, [pc, #140]	; (8012168 <vTaskPriorityDisinheritAfterTimeout+0x1b0>)
 80120dc:	4613      	mov	r3, r2
 80120de:	009b      	lsls	r3, r3, #2
 80120e0:	4413      	add	r3, r2
 80120e2:	009b      	lsls	r3, r3, #2
 80120e4:	440b      	add	r3, r1
 80120e6:	681b      	ldr	r3, [r3, #0]
 80120e8:	2b00      	cmp	r3, #0
 80120ea:	d10a      	bne.n	8012102 <vTaskPriorityDisinheritAfterTimeout+0x14a>
 80120ec:	69bb      	ldr	r3, [r7, #24]
 80120ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80120f0:	2201      	movs	r2, #1
 80120f2:	fa02 f303 	lsl.w	r3, r2, r3
 80120f6:	43da      	mvns	r2, r3
 80120f8:	4b1c      	ldr	r3, [pc, #112]	; (801216c <vTaskPriorityDisinheritAfterTimeout+0x1b4>)
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	4013      	ands	r3, r2
 80120fe:	4a1b      	ldr	r2, [pc, #108]	; (801216c <vTaskPriorityDisinheritAfterTimeout+0x1b4>)
 8012100:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8012102:	69b8      	ldr	r0, [r7, #24]
 8012104:	f001 f94f 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8012108:	4603      	mov	r3, r0
 801210a:	461a      	mov	r2, r3
 801210c:	4b15      	ldr	r3, [pc, #84]	; (8012164 <vTaskPriorityDisinheritAfterTimeout+0x1ac>)
 801210e:	881b      	ldrh	r3, [r3, #0]
 8012110:	4013      	ands	r3, r2
 8012112:	b29b      	uxth	r3, r3
 8012114:	2b00      	cmp	r3, #0
 8012116:	d007      	beq.n	8012128 <vTaskPriorityDisinheritAfterTimeout+0x170>
 8012118:	69b8      	ldr	r0, [r7, #24]
 801211a:	f001 f937 	bl	801338c <prvTraceGetTaskNumberLow16>
 801211e:	4603      	mov	r3, r0
 8012120:	b2db      	uxtb	r3, r3
 8012122:	4618      	mov	r0, r3
 8012124:	f002 fa0a 	bl	801453c <prvTraceStoreTaskReady>
 8012128:	69bb      	ldr	r3, [r7, #24]
 801212a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801212c:	2201      	movs	r2, #1
 801212e:	409a      	lsls	r2, r3
 8012130:	4b0e      	ldr	r3, [pc, #56]	; (801216c <vTaskPriorityDisinheritAfterTimeout+0x1b4>)
 8012132:	681b      	ldr	r3, [r3, #0]
 8012134:	4313      	orrs	r3, r2
 8012136:	4a0d      	ldr	r2, [pc, #52]	; (801216c <vTaskPriorityDisinheritAfterTimeout+0x1b4>)
 8012138:	6013      	str	r3, [r2, #0]
 801213a:	69bb      	ldr	r3, [r7, #24]
 801213c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801213e:	4613      	mov	r3, r2
 8012140:	009b      	lsls	r3, r3, #2
 8012142:	4413      	add	r3, r2
 8012144:	009b      	lsls	r3, r3, #2
 8012146:	4a08      	ldr	r2, [pc, #32]	; (8012168 <vTaskPriorityDisinheritAfterTimeout+0x1b0>)
 8012148:	441a      	add	r2, r3
 801214a:	69bb      	ldr	r3, [r7, #24]
 801214c:	3304      	adds	r3, #4
 801214e:	4619      	mov	r1, r3
 8012150:	4610      	mov	r0, r2
 8012152:	f7fa fd7e 	bl	800cc52 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012156:	bf00      	nop
 8012158:	3724      	adds	r7, #36	; 0x24
 801215a:	46bd      	mov	sp, r7
 801215c:	bd90      	pop	{r4, r7, pc}
 801215e:	bf00      	nop
 8012160:	20001c50 	.word	0x20001c50
 8012164:	2000001c 	.word	0x2000001c
 8012168:	20001c54 	.word	0x20001c54
 801216c:	20001d30 	.word	0x20001d30

08012170 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8012170:	b480      	push	{r7}
 8012172:	b083      	sub	sp, #12
 8012174:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8012176:	4b09      	ldr	r3, [pc, #36]	; (801219c <uxTaskResetEventItemValue+0x2c>)
 8012178:	681b      	ldr	r3, [r3, #0]
 801217a:	699b      	ldr	r3, [r3, #24]
 801217c:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801217e:	4b07      	ldr	r3, [pc, #28]	; (801219c <uxTaskResetEventItemValue+0x2c>)
 8012180:	681b      	ldr	r3, [r3, #0]
 8012182:	4a06      	ldr	r2, [pc, #24]	; (801219c <uxTaskResetEventItemValue+0x2c>)
 8012184:	6812      	ldr	r2, [r2, #0]
 8012186:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8012188:	f1c2 0205 	rsb	r2, r2, #5
 801218c:	619a      	str	r2, [r3, #24]

	return uxReturn;
 801218e:	687b      	ldr	r3, [r7, #4]
}
 8012190:	4618      	mov	r0, r3
 8012192:	370c      	adds	r7, #12
 8012194:	46bd      	mov	sp, r7
 8012196:	f85d 7b04 	ldr.w	r7, [sp], #4
 801219a:	4770      	bx	lr
 801219c:	20001c50 	.word	0x20001c50

080121a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80121a0:	b480      	push	{r7}
 80121a2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80121a4:	4b07      	ldr	r3, [pc, #28]	; (80121c4 <pvTaskIncrementMutexHeldCount+0x24>)
 80121a6:	681b      	ldr	r3, [r3, #0]
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d004      	beq.n	80121b6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80121ac:	4b05      	ldr	r3, [pc, #20]	; (80121c4 <pvTaskIncrementMutexHeldCount+0x24>)
 80121ae:	681b      	ldr	r3, [r3, #0]
 80121b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80121b2:	3201      	adds	r2, #1
 80121b4:	64da      	str	r2, [r3, #76]	; 0x4c
		}

		return pxCurrentTCB;
 80121b6:	4b03      	ldr	r3, [pc, #12]	; (80121c4 <pvTaskIncrementMutexHeldCount+0x24>)
 80121b8:	681b      	ldr	r3, [r3, #0]
	}
 80121ba:	4618      	mov	r0, r3
 80121bc:	46bd      	mov	sp, r7
 80121be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121c2:	4770      	bx	lr
 80121c4:	20001c50 	.word	0x20001c50

080121c8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 80121c8:	b580      	push	{r7, lr}
 80121ca:	b084      	sub	sp, #16
 80121cc:	af00      	add	r7, sp, #0
 80121ce:	6078      	str	r0, [r7, #4]
 80121d0:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 80121d2:	f7fa ff13 	bl	800cffc <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80121d6:	4b6b      	ldr	r3, [pc, #428]	; (8012384 <ulTaskNotifyTake+0x1bc>)
 80121d8:	681b      	ldr	r3, [r3, #0]
 80121da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80121dc:	2b00      	cmp	r3, #0
 80121de:	d154      	bne.n	801228a <ulTaskNotifyTake+0xc2>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80121e0:	4b68      	ldr	r3, [pc, #416]	; (8012384 <ulTaskNotifyTake+0x1bc>)
 80121e2:	681b      	ldr	r3, [r3, #0]
 80121e4:	2201      	movs	r2, #1
 80121e6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

				if( xTicksToWait > ( TickType_t ) 0 )
 80121ea:	683b      	ldr	r3, [r7, #0]
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	d04c      	beq.n	801228a <ulTaskNotifyTake+0xc2>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80121f0:	2101      	movs	r1, #1
 80121f2:	6838      	ldr	r0, [r7, #0]
 80121f4:	f000 fc54 	bl	8012aa0 <prvAddCurrentTaskToDelayedList>
					traceTASK_NOTIFY_TAKE_BLOCK();
 80121f8:	f001 f98f 	bl	801351a <prvTraceGetCurrentTaskHandle>
 80121fc:	4603      	mov	r3, r0
 80121fe:	4618      	mov	r0, r3
 8012200:	f001 f8d1 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8012204:	4603      	mov	r3, r0
 8012206:	461a      	mov	r2, r3
 8012208:	4b5f      	ldr	r3, [pc, #380]	; (8012388 <ulTaskNotifyTake+0x1c0>)
 801220a:	881b      	ldrh	r3, [r3, #0]
 801220c:	4013      	ands	r3, r2
 801220e:	b29b      	uxth	r3, r3
 8012210:	2b00      	cmp	r3, #0
 8012212:	d019      	beq.n	8012248 <ulTaskNotifyTake+0x80>
 8012214:	4b5b      	ldr	r3, [pc, #364]	; (8012384 <ulTaskNotifyTake+0x1bc>)
 8012216:	681b      	ldr	r3, [r3, #0]
 8012218:	4618      	mov	r0, r3
 801221a:	f001 f8c4 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 801221e:	4603      	mov	r3, r0
 8012220:	461a      	mov	r2, r3
 8012222:	4b59      	ldr	r3, [pc, #356]	; (8012388 <ulTaskNotifyTake+0x1c0>)
 8012224:	881b      	ldrh	r3, [r3, #0]
 8012226:	4013      	ands	r3, r2
 8012228:	b29b      	uxth	r3, r3
 801222a:	2b00      	cmp	r3, #0
 801222c:	d00c      	beq.n	8012248 <ulTaskNotifyTake+0x80>
 801222e:	4b55      	ldr	r3, [pc, #340]	; (8012384 <ulTaskNotifyTake+0x1bc>)
 8012230:	681b      	ldr	r3, [r3, #0]
 8012232:	4618      	mov	r0, r3
 8012234:	f001 f8aa 	bl	801338c <prvTraceGetTaskNumberLow16>
 8012238:	4603      	mov	r3, r0
 801223a:	b2db      	uxtb	r3, r3
 801223c:	461a      	mov	r2, r3
 801223e:	683b      	ldr	r3, [r7, #0]
 8012240:	2103      	movs	r1, #3
 8012242:	20d4      	movs	r0, #212	; 0xd4
 8012244:	f002 faae 	bl	80147a4 <prvTraceStoreKernelCallWithParam>
 8012248:	f001 f967 	bl	801351a <prvTraceGetCurrentTaskHandle>
 801224c:	4603      	mov	r3, r0
 801224e:	4618      	mov	r0, r3
 8012250:	f001 f8a9 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8012254:	4603      	mov	r3, r0
 8012256:	461a      	mov	r2, r3
 8012258:	4b4b      	ldr	r3, [pc, #300]	; (8012388 <ulTaskNotifyTake+0x1c0>)
 801225a:	881b      	ldrh	r3, [r3, #0]
 801225c:	4013      	ands	r3, r2
 801225e:	b29b      	uxth	r3, r3
 8012260:	2b00      	cmp	r3, #0
 8012262:	d00a      	beq.n	801227a <ulTaskNotifyTake+0xb2>
 8012264:	f001 f959 	bl	801351a <prvTraceGetCurrentTaskHandle>
 8012268:	4603      	mov	r3, r0
 801226a:	4618      	mov	r0, r3
 801226c:	f001 f88e 	bl	801338c <prvTraceGetTaskNumberLow16>
 8012270:	4603      	mov	r3, r0
 8012272:	b2db      	uxtb	r3, r3
 8012274:	4618      	mov	r0, r3
 8012276:	f002 fdd9 	bl	8014e2c <prvTraceSetTaskInstanceFinished>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801227a:	4b44      	ldr	r3, [pc, #272]	; (801238c <ulTaskNotifyTake+0x1c4>)
 801227c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012280:	601a      	str	r2, [r3, #0]
 8012282:	f3bf 8f4f 	dsb	sy
 8012286:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801228a:	f7fa fee5 	bl	800d058 <vPortExitCritical>

		taskENTER_CRITICAL();
 801228e:	f7fa feb5 	bl	800cffc <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
 8012292:	4b3c      	ldr	r3, [pc, #240]	; (8012384 <ulTaskNotifyTake+0x1bc>)
 8012294:	681b      	ldr	r3, [r3, #0]
 8012296:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 801229a:	b2db      	uxtb	r3, r3
 801229c:	2b02      	cmp	r3, #2
 801229e:	d128      	bne.n	80122f2 <ulTaskNotifyTake+0x12a>
 80122a0:	f001 f93b 	bl	801351a <prvTraceGetCurrentTaskHandle>
 80122a4:	4603      	mov	r3, r0
 80122a6:	4618      	mov	r0, r3
 80122a8:	f001 f87d 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 80122ac:	4603      	mov	r3, r0
 80122ae:	461a      	mov	r2, r3
 80122b0:	4b35      	ldr	r3, [pc, #212]	; (8012388 <ulTaskNotifyTake+0x1c0>)
 80122b2:	881b      	ldrh	r3, [r3, #0]
 80122b4:	4013      	ands	r3, r2
 80122b6:	b29b      	uxth	r3, r3
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	d042      	beq.n	8012342 <ulTaskNotifyTake+0x17a>
 80122bc:	4b31      	ldr	r3, [pc, #196]	; (8012384 <ulTaskNotifyTake+0x1bc>)
 80122be:	681b      	ldr	r3, [r3, #0]
 80122c0:	4618      	mov	r0, r3
 80122c2:	f001 f870 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 80122c6:	4603      	mov	r3, r0
 80122c8:	461a      	mov	r2, r3
 80122ca:	4b2f      	ldr	r3, [pc, #188]	; (8012388 <ulTaskNotifyTake+0x1c0>)
 80122cc:	881b      	ldrh	r3, [r3, #0]
 80122ce:	4013      	ands	r3, r2
 80122d0:	b29b      	uxth	r3, r3
 80122d2:	2b00      	cmp	r3, #0
 80122d4:	d035      	beq.n	8012342 <ulTaskNotifyTake+0x17a>
 80122d6:	4b2b      	ldr	r3, [pc, #172]	; (8012384 <ulTaskNotifyTake+0x1bc>)
 80122d8:	681b      	ldr	r3, [r3, #0]
 80122da:	4618      	mov	r0, r3
 80122dc:	f001 f856 	bl	801338c <prvTraceGetTaskNumberLow16>
 80122e0:	4603      	mov	r3, r0
 80122e2:	b2db      	uxtb	r3, r3
 80122e4:	461a      	mov	r2, r3
 80122e6:	683b      	ldr	r3, [r7, #0]
 80122e8:	2103      	movs	r1, #3
 80122ea:	20d3      	movs	r0, #211	; 0xd3
 80122ec:	f002 fa5a 	bl	80147a4 <prvTraceStoreKernelCallWithParam>
 80122f0:	e027      	b.n	8012342 <ulTaskNotifyTake+0x17a>
 80122f2:	f001 f912 	bl	801351a <prvTraceGetCurrentTaskHandle>
 80122f6:	4603      	mov	r3, r0
 80122f8:	4618      	mov	r0, r3
 80122fa:	f001 f854 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 80122fe:	4603      	mov	r3, r0
 8012300:	461a      	mov	r2, r3
 8012302:	4b21      	ldr	r3, [pc, #132]	; (8012388 <ulTaskNotifyTake+0x1c0>)
 8012304:	881b      	ldrh	r3, [r3, #0]
 8012306:	4013      	ands	r3, r2
 8012308:	b29b      	uxth	r3, r3
 801230a:	2b00      	cmp	r3, #0
 801230c:	d019      	beq.n	8012342 <ulTaskNotifyTake+0x17a>
 801230e:	4b1d      	ldr	r3, [pc, #116]	; (8012384 <ulTaskNotifyTake+0x1bc>)
 8012310:	681b      	ldr	r3, [r3, #0]
 8012312:	4618      	mov	r0, r3
 8012314:	f001 f847 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8012318:	4603      	mov	r3, r0
 801231a:	461a      	mov	r2, r3
 801231c:	4b1a      	ldr	r3, [pc, #104]	; (8012388 <ulTaskNotifyTake+0x1c0>)
 801231e:	881b      	ldrh	r3, [r3, #0]
 8012320:	4013      	ands	r3, r2
 8012322:	b29b      	uxth	r3, r3
 8012324:	2b00      	cmp	r3, #0
 8012326:	d00c      	beq.n	8012342 <ulTaskNotifyTake+0x17a>
 8012328:	4b16      	ldr	r3, [pc, #88]	; (8012384 <ulTaskNotifyTake+0x1bc>)
 801232a:	681b      	ldr	r3, [r3, #0]
 801232c:	4618      	mov	r0, r3
 801232e:	f001 f82d 	bl	801338c <prvTraceGetTaskNumberLow16>
 8012332:	4603      	mov	r3, r0
 8012334:	b2db      	uxtb	r3, r3
 8012336:	461a      	mov	r2, r3
 8012338:	683b      	ldr	r3, [r7, #0]
 801233a:	2103      	movs	r1, #3
 801233c:	20d5      	movs	r0, #213	; 0xd5
 801233e:	f002 fa31 	bl	80147a4 <prvTraceStoreKernelCallWithParam>
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8012342:	4b10      	ldr	r3, [pc, #64]	; (8012384 <ulTaskNotifyTake+0x1bc>)
 8012344:	681b      	ldr	r3, [r3, #0]
 8012346:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012348:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 801234a:	68fb      	ldr	r3, [r7, #12]
 801234c:	2b00      	cmp	r3, #0
 801234e:	d00c      	beq.n	801236a <ulTaskNotifyTake+0x1a2>
			{
				if( xClearCountOnExit != pdFALSE )
 8012350:	687b      	ldr	r3, [r7, #4]
 8012352:	2b00      	cmp	r3, #0
 8012354:	d004      	beq.n	8012360 <ulTaskNotifyTake+0x198>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8012356:	4b0b      	ldr	r3, [pc, #44]	; (8012384 <ulTaskNotifyTake+0x1bc>)
 8012358:	681b      	ldr	r3, [r3, #0]
 801235a:	2200      	movs	r2, #0
 801235c:	651a      	str	r2, [r3, #80]	; 0x50
 801235e:	e004      	b.n	801236a <ulTaskNotifyTake+0x1a2>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8012360:	4b08      	ldr	r3, [pc, #32]	; (8012384 <ulTaskNotifyTake+0x1bc>)
 8012362:	681b      	ldr	r3, [r3, #0]
 8012364:	68fa      	ldr	r2, [r7, #12]
 8012366:	3a01      	subs	r2, #1
 8012368:	651a      	str	r2, [r3, #80]	; 0x50
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801236a:	4b06      	ldr	r3, [pc, #24]	; (8012384 <ulTaskNotifyTake+0x1bc>)
 801236c:	681b      	ldr	r3, [r3, #0]
 801236e:	2200      	movs	r2, #0
 8012370:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		}
		taskEXIT_CRITICAL();
 8012374:	f7fa fe70 	bl	800d058 <vPortExitCritical>

		return ulReturn;
 8012378:	68fb      	ldr	r3, [r7, #12]
	}
 801237a:	4618      	mov	r0, r3
 801237c:	3710      	adds	r7, #16
 801237e:	46bd      	mov	sp, r7
 8012380:	bd80      	pop	{r7, pc}
 8012382:	bf00      	nop
 8012384:	20001c50 	.word	0x20001c50
 8012388:	2000001c 	.word	0x2000001c
 801238c:	e000ed04 	.word	0xe000ed04

08012390 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8012390:	b580      	push	{r7, lr}
 8012392:	b086      	sub	sp, #24
 8012394:	af00      	add	r7, sp, #0
 8012396:	60f8      	str	r0, [r7, #12]
 8012398:	60b9      	str	r1, [r7, #8]
 801239a:	607a      	str	r2, [r7, #4]
 801239c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 801239e:	f7fa fe2d 	bl	800cffc <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80123a2:	4b57      	ldr	r3, [pc, #348]	; (8012500 <xTaskNotifyWait+0x170>)
 80123a4:	681b      	ldr	r3, [r3, #0]
 80123a6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80123aa:	b2db      	uxtb	r3, r3
 80123ac:	2b02      	cmp	r3, #2
 80123ae:	d04d      	beq.n	801244c <xTaskNotifyWait+0xbc>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80123b0:	4b53      	ldr	r3, [pc, #332]	; (8012500 <xTaskNotifyWait+0x170>)
 80123b2:	681b      	ldr	r3, [r3, #0]
 80123b4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80123b6:	68fa      	ldr	r2, [r7, #12]
 80123b8:	43d2      	mvns	r2, r2
 80123ba:	400a      	ands	r2, r1
 80123bc:	651a      	str	r2, [r3, #80]	; 0x50

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80123be:	4b50      	ldr	r3, [pc, #320]	; (8012500 <xTaskNotifyWait+0x170>)
 80123c0:	681b      	ldr	r3, [r3, #0]
 80123c2:	2201      	movs	r2, #1
 80123c4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

				if( xTicksToWait > ( TickType_t ) 0 )
 80123c8:	683b      	ldr	r3, [r7, #0]
 80123ca:	2b00      	cmp	r3, #0
 80123cc:	d03e      	beq.n	801244c <xTaskNotifyWait+0xbc>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80123ce:	2101      	movs	r1, #1
 80123d0:	6838      	ldr	r0, [r7, #0]
 80123d2:	f000 fb65 	bl	8012aa0 <prvAddCurrentTaskToDelayedList>
					traceTASK_NOTIFY_WAIT_BLOCK();
 80123d6:	4b4a      	ldr	r3, [pc, #296]	; (8012500 <xTaskNotifyWait+0x170>)
 80123d8:	681b      	ldr	r3, [r3, #0]
 80123da:	4618      	mov	r0, r3
 80123dc:	f000 ffe3 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 80123e0:	4603      	mov	r3, r0
 80123e2:	461a      	mov	r2, r3
 80123e4:	4b47      	ldr	r3, [pc, #284]	; (8012504 <xTaskNotifyWait+0x174>)
 80123e6:	881b      	ldrh	r3, [r3, #0]
 80123e8:	4013      	ands	r3, r2
 80123ea:	b29b      	uxth	r3, r3
 80123ec:	2b00      	cmp	r3, #0
 80123ee:	d00c      	beq.n	801240a <xTaskNotifyWait+0x7a>
 80123f0:	4b43      	ldr	r3, [pc, #268]	; (8012500 <xTaskNotifyWait+0x170>)
 80123f2:	681b      	ldr	r3, [r3, #0]
 80123f4:	4618      	mov	r0, r3
 80123f6:	f000 ffc9 	bl	801338c <prvTraceGetTaskNumberLow16>
 80123fa:	4603      	mov	r3, r0
 80123fc:	b2db      	uxtb	r3, r3
 80123fe:	461a      	mov	r2, r3
 8012400:	683b      	ldr	r3, [r7, #0]
 8012402:	2103      	movs	r1, #3
 8012404:	20d7      	movs	r0, #215	; 0xd7
 8012406:	f002 f9cd 	bl	80147a4 <prvTraceStoreKernelCallWithParam>
 801240a:	f001 f886 	bl	801351a <prvTraceGetCurrentTaskHandle>
 801240e:	4603      	mov	r3, r0
 8012410:	4618      	mov	r0, r3
 8012412:	f000 ffc8 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8012416:	4603      	mov	r3, r0
 8012418:	461a      	mov	r2, r3
 801241a:	4b3a      	ldr	r3, [pc, #232]	; (8012504 <xTaskNotifyWait+0x174>)
 801241c:	881b      	ldrh	r3, [r3, #0]
 801241e:	4013      	ands	r3, r2
 8012420:	b29b      	uxth	r3, r3
 8012422:	2b00      	cmp	r3, #0
 8012424:	d00a      	beq.n	801243c <xTaskNotifyWait+0xac>
 8012426:	f001 f878 	bl	801351a <prvTraceGetCurrentTaskHandle>
 801242a:	4603      	mov	r3, r0
 801242c:	4618      	mov	r0, r3
 801242e:	f000 ffad 	bl	801338c <prvTraceGetTaskNumberLow16>
 8012432:	4603      	mov	r3, r0
 8012434:	b2db      	uxtb	r3, r3
 8012436:	4618      	mov	r0, r3
 8012438:	f002 fcf8 	bl	8014e2c <prvTraceSetTaskInstanceFinished>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801243c:	4b32      	ldr	r3, [pc, #200]	; (8012508 <xTaskNotifyWait+0x178>)
 801243e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012442:	601a      	str	r2, [r3, #0]
 8012444:	f3bf 8f4f 	dsb	sy
 8012448:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801244c:	f7fa fe04 	bl	800d058 <vPortExitCritical>

		taskENTER_CRITICAL();
 8012450:	f7fa fdd4 	bl	800cffc <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();
 8012454:	4b2a      	ldr	r3, [pc, #168]	; (8012500 <xTaskNotifyWait+0x170>)
 8012456:	681b      	ldr	r3, [r3, #0]
 8012458:	4618      	mov	r0, r3
 801245a:	f000 ffa4 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 801245e:	4603      	mov	r3, r0
 8012460:	461a      	mov	r2, r3
 8012462:	4b28      	ldr	r3, [pc, #160]	; (8012504 <xTaskNotifyWait+0x174>)
 8012464:	881b      	ldrh	r3, [r3, #0]
 8012466:	4013      	ands	r3, r2
 8012468:	b29b      	uxth	r3, r3
 801246a:	2b00      	cmp	r3, #0
 801246c:	d021      	beq.n	80124b2 <xTaskNotifyWait+0x122>
 801246e:	4b24      	ldr	r3, [pc, #144]	; (8012500 <xTaskNotifyWait+0x170>)
 8012470:	681b      	ldr	r3, [r3, #0]
 8012472:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8012476:	b2db      	uxtb	r3, r3
 8012478:	2b02      	cmp	r3, #2
 801247a:	d10d      	bne.n	8012498 <xTaskNotifyWait+0x108>
 801247c:	4b20      	ldr	r3, [pc, #128]	; (8012500 <xTaskNotifyWait+0x170>)
 801247e:	681b      	ldr	r3, [r3, #0]
 8012480:	4618      	mov	r0, r3
 8012482:	f000 ff83 	bl	801338c <prvTraceGetTaskNumberLow16>
 8012486:	4603      	mov	r3, r0
 8012488:	b2db      	uxtb	r3, r3
 801248a:	461a      	mov	r2, r3
 801248c:	683b      	ldr	r3, [r7, #0]
 801248e:	2103      	movs	r1, #3
 8012490:	20d6      	movs	r0, #214	; 0xd6
 8012492:	f002 f987 	bl	80147a4 <prvTraceStoreKernelCallWithParam>
 8012496:	e00c      	b.n	80124b2 <xTaskNotifyWait+0x122>
 8012498:	4b19      	ldr	r3, [pc, #100]	; (8012500 <xTaskNotifyWait+0x170>)
 801249a:	681b      	ldr	r3, [r3, #0]
 801249c:	4618      	mov	r0, r3
 801249e:	f000 ff75 	bl	801338c <prvTraceGetTaskNumberLow16>
 80124a2:	4603      	mov	r3, r0
 80124a4:	b2db      	uxtb	r3, r3
 80124a6:	461a      	mov	r2, r3
 80124a8:	683b      	ldr	r3, [r7, #0]
 80124aa:	2103      	movs	r1, #3
 80124ac:	20d8      	movs	r0, #216	; 0xd8
 80124ae:	f002 f979 	bl	80147a4 <prvTraceStoreKernelCallWithParam>

			if( pulNotificationValue != NULL )
 80124b2:	687b      	ldr	r3, [r7, #4]
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d004      	beq.n	80124c2 <xTaskNotifyWait+0x132>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80124b8:	4b11      	ldr	r3, [pc, #68]	; (8012500 <xTaskNotifyWait+0x170>)
 80124ba:	681b      	ldr	r3, [r3, #0]
 80124bc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80124be:	687b      	ldr	r3, [r7, #4]
 80124c0:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80124c2:	4b0f      	ldr	r3, [pc, #60]	; (8012500 <xTaskNotifyWait+0x170>)
 80124c4:	681b      	ldr	r3, [r3, #0]
 80124c6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80124ca:	b2db      	uxtb	r3, r3
 80124cc:	2b02      	cmp	r3, #2
 80124ce:	d002      	beq.n	80124d6 <xTaskNotifyWait+0x146>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80124d0:	2300      	movs	r3, #0
 80124d2:	617b      	str	r3, [r7, #20]
 80124d4:	e008      	b.n	80124e8 <xTaskNotifyWait+0x158>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80124d6:	4b0a      	ldr	r3, [pc, #40]	; (8012500 <xTaskNotifyWait+0x170>)
 80124d8:	681b      	ldr	r3, [r3, #0]
 80124da:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80124dc:	68ba      	ldr	r2, [r7, #8]
 80124de:	43d2      	mvns	r2, r2
 80124e0:	400a      	ands	r2, r1
 80124e2:	651a      	str	r2, [r3, #80]	; 0x50
				xReturn = pdTRUE;
 80124e4:	2301      	movs	r3, #1
 80124e6:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80124e8:	4b05      	ldr	r3, [pc, #20]	; (8012500 <xTaskNotifyWait+0x170>)
 80124ea:	681b      	ldr	r3, [r3, #0]
 80124ec:	2200      	movs	r2, #0
 80124ee:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		}
		taskEXIT_CRITICAL();
 80124f2:	f7fa fdb1 	bl	800d058 <vPortExitCritical>

		return xReturn;
 80124f6:	697b      	ldr	r3, [r7, #20]
	}
 80124f8:	4618      	mov	r0, r3
 80124fa:	3718      	adds	r7, #24
 80124fc:	46bd      	mov	sp, r7
 80124fe:	bd80      	pop	{r7, pc}
 8012500:	20001c50 	.word	0x20001c50
 8012504:	2000001c 	.word	0x2000001c
 8012508:	e000ed04 	.word	0xe000ed04

0801250c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 801250c:	b580      	push	{r7, lr}
 801250e:	b08a      	sub	sp, #40	; 0x28
 8012510:	af00      	add	r7, sp, #0
 8012512:	60f8      	str	r0, [r7, #12]
 8012514:	60b9      	str	r1, [r7, #8]
 8012516:	603b      	str	r3, [r7, #0]
 8012518:	4613      	mov	r3, r2
 801251a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 801251c:	2301      	movs	r3, #1
 801251e:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8012520:	68fb      	ldr	r3, [r7, #12]
 8012522:	2b00      	cmp	r3, #0
 8012524:	d109      	bne.n	801253a <xTaskGenericNotify+0x2e>
 8012526:	f04f 0350 	mov.w	r3, #80	; 0x50
 801252a:	f383 8811 	msr	BASEPRI, r3
 801252e:	f3bf 8f6f 	isb	sy
 8012532:	f3bf 8f4f 	dsb	sy
 8012536:	61bb      	str	r3, [r7, #24]
 8012538:	e7fe      	b.n	8012538 <xTaskGenericNotify+0x2c>
		pxTCB = xTaskToNotify;
 801253a:	68fb      	ldr	r3, [r7, #12]
 801253c:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 801253e:	f7fa fd5d 	bl	800cffc <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8012542:	683b      	ldr	r3, [r7, #0]
 8012544:	2b00      	cmp	r3, #0
 8012546:	d003      	beq.n	8012550 <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8012548:	6a3b      	ldr	r3, [r7, #32]
 801254a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801254c:	683b      	ldr	r3, [r7, #0]
 801254e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8012550:	6a3b      	ldr	r3, [r7, #32]
 8012552:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8012556:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8012558:	6a3b      	ldr	r3, [r7, #32]
 801255a:	2202      	movs	r2, #2
 801255c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

			switch( eAction )
 8012560:	79fb      	ldrb	r3, [r7, #7]
 8012562:	2b04      	cmp	r3, #4
 8012564:	d827      	bhi.n	80125b6 <xTaskGenericNotify+0xaa>
 8012566:	a201      	add	r2, pc, #4	; (adr r2, 801256c <xTaskGenericNotify+0x60>)
 8012568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801256c:	080125d5 	.word	0x080125d5
 8012570:	08012581 	.word	0x08012581
 8012574:	0801258f 	.word	0x0801258f
 8012578:	0801259b 	.word	0x0801259b
 801257c:	080125a3 	.word	0x080125a3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8012580:	6a3b      	ldr	r3, [r7, #32]
 8012582:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012584:	68bb      	ldr	r3, [r7, #8]
 8012586:	431a      	orrs	r2, r3
 8012588:	6a3b      	ldr	r3, [r7, #32]
 801258a:	651a      	str	r2, [r3, #80]	; 0x50
					break;
 801258c:	e025      	b.n	80125da <xTaskGenericNotify+0xce>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801258e:	6a3b      	ldr	r3, [r7, #32]
 8012590:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012592:	1c5a      	adds	r2, r3, #1
 8012594:	6a3b      	ldr	r3, [r7, #32]
 8012596:	651a      	str	r2, [r3, #80]	; 0x50
					break;
 8012598:	e01f      	b.n	80125da <xTaskGenericNotify+0xce>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 801259a:	6a3b      	ldr	r3, [r7, #32]
 801259c:	68ba      	ldr	r2, [r7, #8]
 801259e:	651a      	str	r2, [r3, #80]	; 0x50
					break;
 80125a0:	e01b      	b.n	80125da <xTaskGenericNotify+0xce>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80125a2:	7ffb      	ldrb	r3, [r7, #31]
 80125a4:	2b02      	cmp	r3, #2
 80125a6:	d003      	beq.n	80125b0 <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80125a8:	6a3b      	ldr	r3, [r7, #32]
 80125aa:	68ba      	ldr	r2, [r7, #8]
 80125ac:	651a      	str	r2, [r3, #80]	; 0x50
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80125ae:	e014      	b.n	80125da <xTaskGenericNotify+0xce>
						xReturn = pdFAIL;
 80125b0:	2300      	movs	r3, #0
 80125b2:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 80125b4:	e011      	b.n	80125da <xTaskGenericNotify+0xce>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80125b6:	6a3b      	ldr	r3, [r7, #32]
 80125b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80125ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80125be:	d00b      	beq.n	80125d8 <xTaskGenericNotify+0xcc>
 80125c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80125c4:	f383 8811 	msr	BASEPRI, r3
 80125c8:	f3bf 8f6f 	isb	sy
 80125cc:	f3bf 8f4f 	dsb	sy
 80125d0:	617b      	str	r3, [r7, #20]
 80125d2:	e7fe      	b.n	80125d2 <xTaskGenericNotify+0xc6>
					break;
 80125d4:	bf00      	nop
 80125d6:	e000      	b.n	80125da <xTaskGenericNotify+0xce>

					break;
 80125d8:	bf00      	nop
			}

			traceTASK_NOTIFY();
 80125da:	f000 ff9e 	bl	801351a <prvTraceGetCurrentTaskHandle>
 80125de:	4603      	mov	r3, r0
 80125e0:	4618      	mov	r0, r3
 80125e2:	f000 fee0 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 80125e6:	4603      	mov	r3, r0
 80125e8:	461a      	mov	r2, r3
 80125ea:	4b38      	ldr	r3, [pc, #224]	; (80126cc <xTaskGenericNotify+0x1c0>)
 80125ec:	881b      	ldrh	r3, [r3, #0]
 80125ee:	4013      	ands	r3, r2
 80125f0:	b29b      	uxth	r3, r3
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	d014      	beq.n	8012620 <xTaskGenericNotify+0x114>
 80125f6:	68f8      	ldr	r0, [r7, #12]
 80125f8:	f000 fed5 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 80125fc:	4603      	mov	r3, r0
 80125fe:	461a      	mov	r2, r3
 8012600:	4b32      	ldr	r3, [pc, #200]	; (80126cc <xTaskGenericNotify+0x1c0>)
 8012602:	881b      	ldrh	r3, [r3, #0]
 8012604:	4013      	ands	r3, r2
 8012606:	b29b      	uxth	r3, r3
 8012608:	2b00      	cmp	r3, #0
 801260a:	d009      	beq.n	8012620 <xTaskGenericNotify+0x114>
 801260c:	68f8      	ldr	r0, [r7, #12]
 801260e:	f000 febd 	bl	801338c <prvTraceGetTaskNumberLow16>
 8012612:	4603      	mov	r3, r0
 8012614:	b2db      	uxtb	r3, r3
 8012616:	461a      	mov	r2, r3
 8012618:	2103      	movs	r1, #3
 801261a:	20d2      	movs	r0, #210	; 0xd2
 801261c:	f002 f846 	bl	80146ac <prvTraceStoreKernelCall>

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8012620:	7ffb      	ldrb	r3, [r7, #31]
 8012622:	2b01      	cmp	r3, #1
 8012624:	d14b      	bne.n	80126be <xTaskGenericNotify+0x1b2>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012626:	6a3b      	ldr	r3, [r7, #32]
 8012628:	3304      	adds	r3, #4
 801262a:	4618      	mov	r0, r3
 801262c:	f7fa fb6e 	bl	800cd0c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8012630:	6a38      	ldr	r0, [r7, #32]
 8012632:	f000 feb8 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8012636:	4603      	mov	r3, r0
 8012638:	461a      	mov	r2, r3
 801263a:	4b24      	ldr	r3, [pc, #144]	; (80126cc <xTaskGenericNotify+0x1c0>)
 801263c:	881b      	ldrh	r3, [r3, #0]
 801263e:	4013      	ands	r3, r2
 8012640:	b29b      	uxth	r3, r3
 8012642:	2b00      	cmp	r3, #0
 8012644:	d007      	beq.n	8012656 <xTaskGenericNotify+0x14a>
 8012646:	6a38      	ldr	r0, [r7, #32]
 8012648:	f000 fea0 	bl	801338c <prvTraceGetTaskNumberLow16>
 801264c:	4603      	mov	r3, r0
 801264e:	b2db      	uxtb	r3, r3
 8012650:	4618      	mov	r0, r3
 8012652:	f001 ff73 	bl	801453c <prvTraceStoreTaskReady>
 8012656:	6a3b      	ldr	r3, [r7, #32]
 8012658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801265a:	2201      	movs	r2, #1
 801265c:	409a      	lsls	r2, r3
 801265e:	4b1c      	ldr	r3, [pc, #112]	; (80126d0 <xTaskGenericNotify+0x1c4>)
 8012660:	681b      	ldr	r3, [r3, #0]
 8012662:	4313      	orrs	r3, r2
 8012664:	4a1a      	ldr	r2, [pc, #104]	; (80126d0 <xTaskGenericNotify+0x1c4>)
 8012666:	6013      	str	r3, [r2, #0]
 8012668:	6a3b      	ldr	r3, [r7, #32]
 801266a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801266c:	4613      	mov	r3, r2
 801266e:	009b      	lsls	r3, r3, #2
 8012670:	4413      	add	r3, r2
 8012672:	009b      	lsls	r3, r3, #2
 8012674:	4a17      	ldr	r2, [pc, #92]	; (80126d4 <xTaskGenericNotify+0x1c8>)
 8012676:	441a      	add	r2, r3
 8012678:	6a3b      	ldr	r3, [r7, #32]
 801267a:	3304      	adds	r3, #4
 801267c:	4619      	mov	r1, r3
 801267e:	4610      	mov	r0, r2
 8012680:	f7fa fae7 	bl	800cc52 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8012684:	6a3b      	ldr	r3, [r7, #32]
 8012686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012688:	2b00      	cmp	r3, #0
 801268a:	d009      	beq.n	80126a0 <xTaskGenericNotify+0x194>
 801268c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012690:	f383 8811 	msr	BASEPRI, r3
 8012694:	f3bf 8f6f 	isb	sy
 8012698:	f3bf 8f4f 	dsb	sy
 801269c:	613b      	str	r3, [r7, #16]
 801269e:	e7fe      	b.n	801269e <xTaskGenericNotify+0x192>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80126a0:	6a3b      	ldr	r3, [r7, #32]
 80126a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80126a4:	4b0c      	ldr	r3, [pc, #48]	; (80126d8 <xTaskGenericNotify+0x1cc>)
 80126a6:	681b      	ldr	r3, [r3, #0]
 80126a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80126aa:	429a      	cmp	r2, r3
 80126ac:	d907      	bls.n	80126be <xTaskGenericNotify+0x1b2>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80126ae:	4b0b      	ldr	r3, [pc, #44]	; (80126dc <xTaskGenericNotify+0x1d0>)
 80126b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80126b4:	601a      	str	r2, [r3, #0]
 80126b6:	f3bf 8f4f 	dsb	sy
 80126ba:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80126be:	f7fa fccb 	bl	800d058 <vPortExitCritical>

		return xReturn;
 80126c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80126c4:	4618      	mov	r0, r3
 80126c6:	3728      	adds	r7, #40	; 0x28
 80126c8:	46bd      	mov	sp, r7
 80126ca:	bd80      	pop	{r7, pc}
 80126cc:	2000001c 	.word	0x2000001c
 80126d0:	20001d30 	.word	0x20001d30
 80126d4:	20001c54 	.word	0x20001c54
 80126d8:	20001c50 	.word	0x20001c50
 80126dc:	e000ed04 	.word	0xe000ed04

080126e0 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80126e0:	b580      	push	{r7, lr}
 80126e2:	b08e      	sub	sp, #56	; 0x38
 80126e4:	af00      	add	r7, sp, #0
 80126e6:	60f8      	str	r0, [r7, #12]
 80126e8:	60b9      	str	r1, [r7, #8]
 80126ea:	603b      	str	r3, [r7, #0]
 80126ec:	4613      	mov	r3, r2
 80126ee:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80126f0:	2301      	movs	r3, #1
 80126f2:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80126f4:	68fb      	ldr	r3, [r7, #12]
 80126f6:	2b00      	cmp	r3, #0
 80126f8:	d109      	bne.n	801270e <xTaskGenericNotifyFromISR+0x2e>
 80126fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126fe:	f383 8811 	msr	BASEPRI, r3
 8012702:	f3bf 8f6f 	isb	sy
 8012706:	f3bf 8f4f 	dsb	sy
 801270a:	627b      	str	r3, [r7, #36]	; 0x24
 801270c:	e7fe      	b.n	801270c <xTaskGenericNotifyFromISR+0x2c>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801270e:	f7fa fd45 	bl	800d19c <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8012712:	68fb      	ldr	r3, [r7, #12]
 8012714:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8012716:	f3ef 8211 	mrs	r2, BASEPRI
 801271a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801271e:	f383 8811 	msr	BASEPRI, r3
 8012722:	f3bf 8f6f 	isb	sy
 8012726:	f3bf 8f4f 	dsb	sy
 801272a:	623a      	str	r2, [r7, #32]
 801272c:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 801272e:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012730:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8012732:	683b      	ldr	r3, [r7, #0]
 8012734:	2b00      	cmp	r3, #0
 8012736:	d003      	beq.n	8012740 <xTaskGenericNotifyFromISR+0x60>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8012738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801273a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801273c:	683b      	ldr	r3, [r7, #0]
 801273e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8012740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012742:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8012746:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 801274a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801274c:	2202      	movs	r2, #2
 801274e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

			switch( eAction )
 8012752:	79fb      	ldrb	r3, [r7, #7]
 8012754:	2b04      	cmp	r3, #4
 8012756:	d829      	bhi.n	80127ac <xTaskGenericNotifyFromISR+0xcc>
 8012758:	a201      	add	r2, pc, #4	; (adr r2, 8012760 <xTaskGenericNotifyFromISR+0x80>)
 801275a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801275e:	bf00      	nop
 8012760:	080127cb 	.word	0x080127cb
 8012764:	08012775 	.word	0x08012775
 8012768:	08012783 	.word	0x08012783
 801276c:	0801278f 	.word	0x0801278f
 8012770:	08012797 	.word	0x08012797
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8012774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012776:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012778:	68bb      	ldr	r3, [r7, #8]
 801277a:	431a      	orrs	r2, r3
 801277c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801277e:	651a      	str	r2, [r3, #80]	; 0x50
					break;
 8012780:	e026      	b.n	80127d0 <xTaskGenericNotifyFromISR+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8012782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012784:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012786:	1c5a      	adds	r2, r3, #1
 8012788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801278a:	651a      	str	r2, [r3, #80]	; 0x50
					break;
 801278c:	e020      	b.n	80127d0 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 801278e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012790:	68ba      	ldr	r2, [r7, #8]
 8012792:	651a      	str	r2, [r3, #80]	; 0x50
					break;
 8012794:	e01c      	b.n	80127d0 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8012796:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801279a:	2b02      	cmp	r3, #2
 801279c:	d003      	beq.n	80127a6 <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 801279e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127a0:	68ba      	ldr	r2, [r7, #8]
 80127a2:	651a      	str	r2, [r3, #80]	; 0x50
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80127a4:	e014      	b.n	80127d0 <xTaskGenericNotifyFromISR+0xf0>
						xReturn = pdFAIL;
 80127a6:	2300      	movs	r3, #0
 80127a8:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 80127aa:	e011      	b.n	80127d0 <xTaskGenericNotifyFromISR+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80127ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80127b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80127b4:	d00b      	beq.n	80127ce <xTaskGenericNotifyFromISR+0xee>
	__asm volatile
 80127b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80127ba:	f383 8811 	msr	BASEPRI, r3
 80127be:	f3bf 8f6f 	isb	sy
 80127c2:	f3bf 8f4f 	dsb	sy
 80127c6:	61bb      	str	r3, [r7, #24]
 80127c8:	e7fe      	b.n	80127c8 <xTaskGenericNotifyFromISR+0xe8>
					break;
 80127ca:	bf00      	nop
 80127cc:	e000      	b.n	80127d0 <xTaskGenericNotifyFromISR+0xf0>
					break;
 80127ce:	bf00      	nop
			}

			traceTASK_NOTIFY_FROM_ISR();
 80127d0:	68f8      	ldr	r0, [r7, #12]
 80127d2:	f000 fde8 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 80127d6:	4603      	mov	r3, r0
 80127d8:	461a      	mov	r2, r3
 80127da:	4b3b      	ldr	r3, [pc, #236]	; (80128c8 <xTaskGenericNotifyFromISR+0x1e8>)
 80127dc:	881b      	ldrh	r3, [r3, #0]
 80127de:	4013      	ands	r3, r2
 80127e0:	b29b      	uxth	r3, r3
 80127e2:	2b00      	cmp	r3, #0
 80127e4:	d009      	beq.n	80127fa <xTaskGenericNotifyFromISR+0x11a>
 80127e6:	68f8      	ldr	r0, [r7, #12]
 80127e8:	f000 fdd0 	bl	801338c <prvTraceGetTaskNumberLow16>
 80127ec:	4603      	mov	r3, r0
 80127ee:	b2db      	uxtb	r3, r3
 80127f0:	461a      	mov	r2, r3
 80127f2:	2103      	movs	r1, #3
 80127f4:	20d9      	movs	r0, #217	; 0xd9
 80127f6:	f001 ff59 	bl	80146ac <prvTraceStoreKernelCall>

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80127fa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80127fe:	2b01      	cmp	r3, #1
 8012800:	d157      	bne.n	80128b2 <xTaskGenericNotifyFromISR+0x1d2>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8012802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012806:	2b00      	cmp	r3, #0
 8012808:	d009      	beq.n	801281e <xTaskGenericNotifyFromISR+0x13e>
 801280a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801280e:	f383 8811 	msr	BASEPRI, r3
 8012812:	f3bf 8f6f 	isb	sy
 8012816:	f3bf 8f4f 	dsb	sy
 801281a:	617b      	str	r3, [r7, #20]
 801281c:	e7fe      	b.n	801281c <xTaskGenericNotifyFromISR+0x13c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801281e:	4b2b      	ldr	r3, [pc, #172]	; (80128cc <xTaskGenericNotifyFromISR+0x1ec>)
 8012820:	681b      	ldr	r3, [r3, #0]
 8012822:	2b00      	cmp	r3, #0
 8012824:	d12f      	bne.n	8012886 <xTaskGenericNotifyFromISR+0x1a6>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012828:	3304      	adds	r3, #4
 801282a:	4618      	mov	r0, r3
 801282c:	f7fa fa6e 	bl	800cd0c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012830:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012832:	f000 fdb8 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 8012836:	4603      	mov	r3, r0
 8012838:	461a      	mov	r2, r3
 801283a:	4b23      	ldr	r3, [pc, #140]	; (80128c8 <xTaskGenericNotifyFromISR+0x1e8>)
 801283c:	881b      	ldrh	r3, [r3, #0]
 801283e:	4013      	ands	r3, r2
 8012840:	b29b      	uxth	r3, r3
 8012842:	2b00      	cmp	r3, #0
 8012844:	d007      	beq.n	8012856 <xTaskGenericNotifyFromISR+0x176>
 8012846:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012848:	f000 fda0 	bl	801338c <prvTraceGetTaskNumberLow16>
 801284c:	4603      	mov	r3, r0
 801284e:	b2db      	uxtb	r3, r3
 8012850:	4618      	mov	r0, r3
 8012852:	f001 fe73 	bl	801453c <prvTraceStoreTaskReady>
 8012856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801285a:	2201      	movs	r2, #1
 801285c:	409a      	lsls	r2, r3
 801285e:	4b1c      	ldr	r3, [pc, #112]	; (80128d0 <xTaskGenericNotifyFromISR+0x1f0>)
 8012860:	681b      	ldr	r3, [r3, #0]
 8012862:	4313      	orrs	r3, r2
 8012864:	4a1a      	ldr	r2, [pc, #104]	; (80128d0 <xTaskGenericNotifyFromISR+0x1f0>)
 8012866:	6013      	str	r3, [r2, #0]
 8012868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801286a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801286c:	4613      	mov	r3, r2
 801286e:	009b      	lsls	r3, r3, #2
 8012870:	4413      	add	r3, r2
 8012872:	009b      	lsls	r3, r3, #2
 8012874:	4a17      	ldr	r2, [pc, #92]	; (80128d4 <xTaskGenericNotifyFromISR+0x1f4>)
 8012876:	441a      	add	r2, r3
 8012878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801287a:	3304      	adds	r3, #4
 801287c:	4619      	mov	r1, r3
 801287e:	4610      	mov	r0, r2
 8012880:	f7fa f9e7 	bl	800cc52 <vListInsertEnd>
 8012884:	e005      	b.n	8012892 <xTaskGenericNotifyFromISR+0x1b2>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8012886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012888:	3318      	adds	r3, #24
 801288a:	4619      	mov	r1, r3
 801288c:	4812      	ldr	r0, [pc, #72]	; (80128d8 <xTaskGenericNotifyFromISR+0x1f8>)
 801288e:	f7fa f9e0 	bl	800cc52 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012894:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012896:	4b11      	ldr	r3, [pc, #68]	; (80128dc <xTaskGenericNotifyFromISR+0x1fc>)
 8012898:	681b      	ldr	r3, [r3, #0]
 801289a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801289c:	429a      	cmp	r2, r3
 801289e:	d908      	bls.n	80128b2 <xTaskGenericNotifyFromISR+0x1d2>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80128a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80128a2:	2b00      	cmp	r3, #0
 80128a4:	d002      	beq.n	80128ac <xTaskGenericNotifyFromISR+0x1cc>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80128a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80128a8:	2201      	movs	r2, #1
 80128aa:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80128ac:	4b0c      	ldr	r3, [pc, #48]	; (80128e0 <xTaskGenericNotifyFromISR+0x200>)
 80128ae:	2201      	movs	r2, #1
 80128b0:	601a      	str	r2, [r3, #0]
 80128b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128b4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80128b6:	693b      	ldr	r3, [r7, #16]
 80128b8:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80128bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 80128be:	4618      	mov	r0, r3
 80128c0:	3738      	adds	r7, #56	; 0x38
 80128c2:	46bd      	mov	sp, r7
 80128c4:	bd80      	pop	{r7, pc}
 80128c6:	bf00      	nop
 80128c8:	2000001c 	.word	0x2000001c
 80128cc:	20001d50 	.word	0x20001d50
 80128d0:	20001d30 	.word	0x20001d30
 80128d4:	20001c54 	.word	0x20001c54
 80128d8:	20001ce8 	.word	0x20001ce8
 80128dc:	20001c50 	.word	0x20001c50
 80128e0:	20001d3c 	.word	0x20001d3c

080128e4 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80128e4:	b580      	push	{r7, lr}
 80128e6:	b08a      	sub	sp, #40	; 0x28
 80128e8:	af00      	add	r7, sp, #0
 80128ea:	6078      	str	r0, [r7, #4]
 80128ec:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	2b00      	cmp	r3, #0
 80128f2:	d109      	bne.n	8012908 <vTaskNotifyGiveFromISR+0x24>
	__asm volatile
 80128f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128f8:	f383 8811 	msr	BASEPRI, r3
 80128fc:	f3bf 8f6f 	isb	sy
 8012900:	f3bf 8f4f 	dsb	sy
 8012904:	61bb      	str	r3, [r7, #24]
 8012906:	e7fe      	b.n	8012906 <vTaskNotifyGiveFromISR+0x22>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012908:	f7fa fc48 	bl	800d19c <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 801290c:	687b      	ldr	r3, [r7, #4]
 801290e:	627b      	str	r3, [r7, #36]	; 0x24
	__asm volatile
 8012910:	f3ef 8211 	mrs	r2, BASEPRI
 8012914:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012918:	f383 8811 	msr	BASEPRI, r3
 801291c:	f3bf 8f6f 	isb	sy
 8012920:	f3bf 8f4f 	dsb	sy
 8012924:	617a      	str	r2, [r7, #20]
 8012926:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8012928:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801292a:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801292c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801292e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8012932:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8012934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012936:	2202      	movs	r2, #2
 8012938:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 801293c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801293e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012940:	1c5a      	adds	r2, r3, #1
 8012942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012944:	651a      	str	r2, [r3, #80]	; 0x50

			traceTASK_NOTIFY_GIVE_FROM_ISR();
 8012946:	6878      	ldr	r0, [r7, #4]
 8012948:	f000 fd2d 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 801294c:	4603      	mov	r3, r0
 801294e:	461a      	mov	r2, r3
 8012950:	4b39      	ldr	r3, [pc, #228]	; (8012a38 <vTaskNotifyGiveFromISR+0x154>)
 8012952:	881b      	ldrh	r3, [r3, #0]
 8012954:	4013      	ands	r3, r2
 8012956:	b29b      	uxth	r3, r3
 8012958:	2b00      	cmp	r3, #0
 801295a:	d009      	beq.n	8012970 <vTaskNotifyGiveFromISR+0x8c>
 801295c:	6878      	ldr	r0, [r7, #4]
 801295e:	f000 fd15 	bl	801338c <prvTraceGetTaskNumberLow16>
 8012962:	4603      	mov	r3, r0
 8012964:	b2db      	uxtb	r3, r3
 8012966:	461a      	mov	r2, r3
 8012968:	2103      	movs	r1, #3
 801296a:	20da      	movs	r0, #218	; 0xda
 801296c:	f001 fe9e 	bl	80146ac <prvTraceStoreKernelCall>

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8012970:	7ffb      	ldrb	r3, [r7, #31]
 8012972:	2b01      	cmp	r3, #1
 8012974:	d157      	bne.n	8012a26 <vTaskNotifyGiveFromISR+0x142>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8012976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801297a:	2b00      	cmp	r3, #0
 801297c:	d009      	beq.n	8012992 <vTaskNotifyGiveFromISR+0xae>
	__asm volatile
 801297e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012982:	f383 8811 	msr	BASEPRI, r3
 8012986:	f3bf 8f6f 	isb	sy
 801298a:	f3bf 8f4f 	dsb	sy
 801298e:	60fb      	str	r3, [r7, #12]
 8012990:	e7fe      	b.n	8012990 <vTaskNotifyGiveFromISR+0xac>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012992:	4b2a      	ldr	r3, [pc, #168]	; (8012a3c <vTaskNotifyGiveFromISR+0x158>)
 8012994:	681b      	ldr	r3, [r3, #0]
 8012996:	2b00      	cmp	r3, #0
 8012998:	d12f      	bne.n	80129fa <vTaskNotifyGiveFromISR+0x116>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801299a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801299c:	3304      	adds	r3, #4
 801299e:	4618      	mov	r0, r3
 80129a0:	f7fa f9b4 	bl	800cd0c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80129a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80129a6:	f000 fcfe 	bl	80133a6 <prvTraceGetTaskNumberHigh16>
 80129aa:	4603      	mov	r3, r0
 80129ac:	461a      	mov	r2, r3
 80129ae:	4b22      	ldr	r3, [pc, #136]	; (8012a38 <vTaskNotifyGiveFromISR+0x154>)
 80129b0:	881b      	ldrh	r3, [r3, #0]
 80129b2:	4013      	ands	r3, r2
 80129b4:	b29b      	uxth	r3, r3
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	d007      	beq.n	80129ca <vTaskNotifyGiveFromISR+0xe6>
 80129ba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80129bc:	f000 fce6 	bl	801338c <prvTraceGetTaskNumberLow16>
 80129c0:	4603      	mov	r3, r0
 80129c2:	b2db      	uxtb	r3, r3
 80129c4:	4618      	mov	r0, r3
 80129c6:	f001 fdb9 	bl	801453c <prvTraceStoreTaskReady>
 80129ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80129ce:	2201      	movs	r2, #1
 80129d0:	409a      	lsls	r2, r3
 80129d2:	4b1b      	ldr	r3, [pc, #108]	; (8012a40 <vTaskNotifyGiveFromISR+0x15c>)
 80129d4:	681b      	ldr	r3, [r3, #0]
 80129d6:	4313      	orrs	r3, r2
 80129d8:	4a19      	ldr	r2, [pc, #100]	; (8012a40 <vTaskNotifyGiveFromISR+0x15c>)
 80129da:	6013      	str	r3, [r2, #0]
 80129dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80129e0:	4613      	mov	r3, r2
 80129e2:	009b      	lsls	r3, r3, #2
 80129e4:	4413      	add	r3, r2
 80129e6:	009b      	lsls	r3, r3, #2
 80129e8:	4a16      	ldr	r2, [pc, #88]	; (8012a44 <vTaskNotifyGiveFromISR+0x160>)
 80129ea:	441a      	add	r2, r3
 80129ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129ee:	3304      	adds	r3, #4
 80129f0:	4619      	mov	r1, r3
 80129f2:	4610      	mov	r0, r2
 80129f4:	f7fa f92d 	bl	800cc52 <vListInsertEnd>
 80129f8:	e005      	b.n	8012a06 <vTaskNotifyGiveFromISR+0x122>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80129fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129fc:	3318      	adds	r3, #24
 80129fe:	4619      	mov	r1, r3
 8012a00:	4811      	ldr	r0, [pc, #68]	; (8012a48 <vTaskNotifyGiveFromISR+0x164>)
 8012a02:	f7fa f926 	bl	800cc52 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012a0a:	4b10      	ldr	r3, [pc, #64]	; (8012a4c <vTaskNotifyGiveFromISR+0x168>)
 8012a0c:	681b      	ldr	r3, [r3, #0]
 8012a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012a10:	429a      	cmp	r2, r3
 8012a12:	d908      	bls.n	8012a26 <vTaskNotifyGiveFromISR+0x142>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8012a14:	683b      	ldr	r3, [r7, #0]
 8012a16:	2b00      	cmp	r3, #0
 8012a18:	d002      	beq.n	8012a20 <vTaskNotifyGiveFromISR+0x13c>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8012a1a:	683b      	ldr	r3, [r7, #0]
 8012a1c:	2201      	movs	r2, #1
 8012a1e:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8012a20:	4b0b      	ldr	r3, [pc, #44]	; (8012a50 <vTaskNotifyGiveFromISR+0x16c>)
 8012a22:	2201      	movs	r2, #1
 8012a24:	601a      	str	r2, [r3, #0]
 8012a26:	6a3b      	ldr	r3, [r7, #32]
 8012a28:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8012a2a:	68bb      	ldr	r3, [r7, #8]
 8012a2c:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8012a30:	bf00      	nop
 8012a32:	3728      	adds	r7, #40	; 0x28
 8012a34:	46bd      	mov	sp, r7
 8012a36:	bd80      	pop	{r7, pc}
 8012a38:	2000001c 	.word	0x2000001c
 8012a3c:	20001d50 	.word	0x20001d50
 8012a40:	20001d30 	.word	0x20001d30
 8012a44:	20001c54 	.word	0x20001c54
 8012a48:	20001ce8 	.word	0x20001ce8
 8012a4c:	20001c50 	.word	0x20001c50
 8012a50:	20001d3c 	.word	0x20001d3c

08012a54 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 8012a54:	b580      	push	{r7, lr}
 8012a56:	b084      	sub	sp, #16
 8012a58:	af00      	add	r7, sp, #0
 8012a5a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	2b00      	cmp	r3, #0
 8012a60:	d102      	bne.n	8012a68 <xTaskNotifyStateClear+0x14>
 8012a62:	4b0e      	ldr	r3, [pc, #56]	; (8012a9c <xTaskNotifyStateClear+0x48>)
 8012a64:	681b      	ldr	r3, [r3, #0]
 8012a66:	e000      	b.n	8012a6a <xTaskNotifyStateClear+0x16>
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 8012a6c:	f7fa fac6 	bl	800cffc <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 8012a70:	68bb      	ldr	r3, [r7, #8]
 8012a72:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8012a76:	b2db      	uxtb	r3, r3
 8012a78:	2b02      	cmp	r3, #2
 8012a7a:	d106      	bne.n	8012a8a <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012a7c:	68bb      	ldr	r3, [r7, #8]
 8012a7e:	2200      	movs	r2, #0
 8012a80:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
				xReturn = pdPASS;
 8012a84:	2301      	movs	r3, #1
 8012a86:	60fb      	str	r3, [r7, #12]
 8012a88:	e001      	b.n	8012a8e <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 8012a8a:	2300      	movs	r3, #0
 8012a8c:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 8012a8e:	f7fa fae3 	bl	800d058 <vPortExitCritical>

		return xReturn;
 8012a92:	68fb      	ldr	r3, [r7, #12]
	}
 8012a94:	4618      	mov	r0, r3
 8012a96:	3710      	adds	r7, #16
 8012a98:	46bd      	mov	sp, r7
 8012a9a:	bd80      	pop	{r7, pc}
 8012a9c:	20001c50 	.word	0x20001c50

08012aa0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8012aa0:	b580      	push	{r7, lr}
 8012aa2:	b084      	sub	sp, #16
 8012aa4:	af00      	add	r7, sp, #0
 8012aa6:	6078      	str	r0, [r7, #4]
 8012aa8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8012aaa:	4b29      	ldr	r3, [pc, #164]	; (8012b50 <prvAddCurrentTaskToDelayedList+0xb0>)
 8012aac:	681b      	ldr	r3, [r3, #0]
 8012aae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012ab0:	4b28      	ldr	r3, [pc, #160]	; (8012b54 <prvAddCurrentTaskToDelayedList+0xb4>)
 8012ab2:	681b      	ldr	r3, [r3, #0]
 8012ab4:	3304      	adds	r3, #4
 8012ab6:	4618      	mov	r0, r3
 8012ab8:	f7fa f928 	bl	800cd0c <uxListRemove>
 8012abc:	4603      	mov	r3, r0
 8012abe:	2b00      	cmp	r3, #0
 8012ac0:	d10b      	bne.n	8012ada <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8012ac2:	4b24      	ldr	r3, [pc, #144]	; (8012b54 <prvAddCurrentTaskToDelayedList+0xb4>)
 8012ac4:	681b      	ldr	r3, [r3, #0]
 8012ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012ac8:	2201      	movs	r2, #1
 8012aca:	fa02 f303 	lsl.w	r3, r2, r3
 8012ace:	43da      	mvns	r2, r3
 8012ad0:	4b21      	ldr	r3, [pc, #132]	; (8012b58 <prvAddCurrentTaskToDelayedList+0xb8>)
 8012ad2:	681b      	ldr	r3, [r3, #0]
 8012ad4:	4013      	ands	r3, r2
 8012ad6:	4a20      	ldr	r2, [pc, #128]	; (8012b58 <prvAddCurrentTaskToDelayedList+0xb8>)
 8012ad8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8012ada:	687b      	ldr	r3, [r7, #4]
 8012adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012ae0:	d10a      	bne.n	8012af8 <prvAddCurrentTaskToDelayedList+0x58>
 8012ae2:	683b      	ldr	r3, [r7, #0]
 8012ae4:	2b00      	cmp	r3, #0
 8012ae6:	d007      	beq.n	8012af8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012ae8:	4b1a      	ldr	r3, [pc, #104]	; (8012b54 <prvAddCurrentTaskToDelayedList+0xb4>)
 8012aea:	681b      	ldr	r3, [r3, #0]
 8012aec:	3304      	adds	r3, #4
 8012aee:	4619      	mov	r1, r3
 8012af0:	481a      	ldr	r0, [pc, #104]	; (8012b5c <prvAddCurrentTaskToDelayedList+0xbc>)
 8012af2:	f7fa f8ae 	bl	800cc52 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8012af6:	e026      	b.n	8012b46 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8012af8:	68fa      	ldr	r2, [r7, #12]
 8012afa:	687b      	ldr	r3, [r7, #4]
 8012afc:	4413      	add	r3, r2
 8012afe:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8012b00:	4b14      	ldr	r3, [pc, #80]	; (8012b54 <prvAddCurrentTaskToDelayedList+0xb4>)
 8012b02:	681b      	ldr	r3, [r3, #0]
 8012b04:	68ba      	ldr	r2, [r7, #8]
 8012b06:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8012b08:	68ba      	ldr	r2, [r7, #8]
 8012b0a:	68fb      	ldr	r3, [r7, #12]
 8012b0c:	429a      	cmp	r2, r3
 8012b0e:	d209      	bcs.n	8012b24 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012b10:	4b13      	ldr	r3, [pc, #76]	; (8012b60 <prvAddCurrentTaskToDelayedList+0xc0>)
 8012b12:	681a      	ldr	r2, [r3, #0]
 8012b14:	4b0f      	ldr	r3, [pc, #60]	; (8012b54 <prvAddCurrentTaskToDelayedList+0xb4>)
 8012b16:	681b      	ldr	r3, [r3, #0]
 8012b18:	3304      	adds	r3, #4
 8012b1a:	4619      	mov	r1, r3
 8012b1c:	4610      	mov	r0, r2
 8012b1e:	f7fa f8bc 	bl	800cc9a <vListInsert>
}
 8012b22:	e010      	b.n	8012b46 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012b24:	4b0f      	ldr	r3, [pc, #60]	; (8012b64 <prvAddCurrentTaskToDelayedList+0xc4>)
 8012b26:	681a      	ldr	r2, [r3, #0]
 8012b28:	4b0a      	ldr	r3, [pc, #40]	; (8012b54 <prvAddCurrentTaskToDelayedList+0xb4>)
 8012b2a:	681b      	ldr	r3, [r3, #0]
 8012b2c:	3304      	adds	r3, #4
 8012b2e:	4619      	mov	r1, r3
 8012b30:	4610      	mov	r0, r2
 8012b32:	f7fa f8b2 	bl	800cc9a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8012b36:	4b0c      	ldr	r3, [pc, #48]	; (8012b68 <prvAddCurrentTaskToDelayedList+0xc8>)
 8012b38:	681b      	ldr	r3, [r3, #0]
 8012b3a:	68ba      	ldr	r2, [r7, #8]
 8012b3c:	429a      	cmp	r2, r3
 8012b3e:	d202      	bcs.n	8012b46 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8012b40:	4a09      	ldr	r2, [pc, #36]	; (8012b68 <prvAddCurrentTaskToDelayedList+0xc8>)
 8012b42:	68bb      	ldr	r3, [r7, #8]
 8012b44:	6013      	str	r3, [r2, #0]
}
 8012b46:	bf00      	nop
 8012b48:	3710      	adds	r7, #16
 8012b4a:	46bd      	mov	sp, r7
 8012b4c:	bd80      	pop	{r7, pc}
 8012b4e:	bf00      	nop
 8012b50:	20001d2c 	.word	0x20001d2c
 8012b54:	20001c50 	.word	0x20001c50
 8012b58:	20001d30 	.word	0x20001d30
 8012b5c:	20001d14 	.word	0x20001d14
 8012b60:	20001ce4 	.word	0x20001ce4
 8012b64:	20001ce0 	.word	0x20001ce0
 8012b68:	20001d48 	.word	0x20001d48

08012b6c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8012b6c:	b580      	push	{r7, lr}
 8012b6e:	b084      	sub	sp, #16
 8012b70:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8012b72:	2300      	movs	r3, #0
 8012b74:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8012b76:	f000 fb49 	bl	801320c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8012b7a:	4b10      	ldr	r3, [pc, #64]	; (8012bbc <xTimerCreateTimerTask+0x50>)
 8012b7c:	681b      	ldr	r3, [r3, #0]
 8012b7e:	2b00      	cmp	r3, #0
 8012b80:	d00a      	beq.n	8012b98 <xTimerCreateTimerTask+0x2c>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8012b82:	4b0f      	ldr	r3, [pc, #60]	; (8012bc0 <xTimerCreateTimerTask+0x54>)
 8012b84:	9301      	str	r3, [sp, #4]
 8012b86:	2303      	movs	r3, #3
 8012b88:	9300      	str	r3, [sp, #0]
 8012b8a:	2300      	movs	r3, #0
 8012b8c:	2246      	movs	r2, #70	; 0x46
 8012b8e:	490d      	ldr	r1, [pc, #52]	; (8012bc4 <xTimerCreateTimerTask+0x58>)
 8012b90:	480d      	ldr	r0, [pc, #52]	; (8012bc8 <xTimerCreateTimerTask+0x5c>)
 8012b92:	f7fd f977 	bl	800fe84 <xTaskCreate>
 8012b96:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8012b98:	687b      	ldr	r3, [r7, #4]
 8012b9a:	2b00      	cmp	r3, #0
 8012b9c:	d109      	bne.n	8012bb2 <xTimerCreateTimerTask+0x46>
	__asm volatile
 8012b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ba2:	f383 8811 	msr	BASEPRI, r3
 8012ba6:	f3bf 8f6f 	isb	sy
 8012baa:	f3bf 8f4f 	dsb	sy
 8012bae:	603b      	str	r3, [r7, #0]
 8012bb0:	e7fe      	b.n	8012bb0 <xTimerCreateTimerTask+0x44>
	return xReturn;
 8012bb2:	687b      	ldr	r3, [r7, #4]
}
 8012bb4:	4618      	mov	r0, r3
 8012bb6:	3708      	adds	r7, #8
 8012bb8:	46bd      	mov	sp, r7
 8012bba:	bd80      	pop	{r7, pc}
 8012bbc:	20001d84 	.word	0x20001d84
 8012bc0:	20001d88 	.word	0x20001d88
 8012bc4:	080182c8 	.word	0x080182c8
 8012bc8:	08012e5d 	.word	0x08012e5d

08012bcc <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8012bcc:	b580      	push	{r7, lr}
 8012bce:	b088      	sub	sp, #32
 8012bd0:	af02      	add	r7, sp, #8
 8012bd2:	60f8      	str	r0, [r7, #12]
 8012bd4:	60b9      	str	r1, [r7, #8]
 8012bd6:	607a      	str	r2, [r7, #4]
 8012bd8:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8012bda:	202c      	movs	r0, #44	; 0x2c
 8012bdc:	f7fa fb20 	bl	800d220 <pvPortMalloc>
 8012be0:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8012be2:	697b      	ldr	r3, [r7, #20]
 8012be4:	2b00      	cmp	r3, #0
 8012be6:	d009      	beq.n	8012bfc <xTimerCreate+0x30>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8012be8:	697b      	ldr	r3, [r7, #20]
 8012bea:	9301      	str	r3, [sp, #4]
 8012bec:	6a3b      	ldr	r3, [r7, #32]
 8012bee:	9300      	str	r3, [sp, #0]
 8012bf0:	683b      	ldr	r3, [r7, #0]
 8012bf2:	687a      	ldr	r2, [r7, #4]
 8012bf4:	68b9      	ldr	r1, [r7, #8]
 8012bf6:	68f8      	ldr	r0, [r7, #12]
 8012bf8:	f000 f805 	bl	8012c06 <prvInitialiseNewTimer>
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 8012bfc:	697b      	ldr	r3, [r7, #20]
	}
 8012bfe:	4618      	mov	r0, r3
 8012c00:	3718      	adds	r7, #24
 8012c02:	46bd      	mov	sp, r7
 8012c04:	bd80      	pop	{r7, pc}

08012c06 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8012c06:	b580      	push	{r7, lr}
 8012c08:	b086      	sub	sp, #24
 8012c0a:	af00      	add	r7, sp, #0
 8012c0c:	60f8      	str	r0, [r7, #12]
 8012c0e:	60b9      	str	r1, [r7, #8]
 8012c10:	607a      	str	r2, [r7, #4]
 8012c12:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8012c14:	68bb      	ldr	r3, [r7, #8]
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	d109      	bne.n	8012c2e <prvInitialiseNewTimer+0x28>
 8012c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c1e:	f383 8811 	msr	BASEPRI, r3
 8012c22:	f3bf 8f6f 	isb	sy
 8012c26:	f3bf 8f4f 	dsb	sy
 8012c2a:	617b      	str	r3, [r7, #20]
 8012c2c:	e7fe      	b.n	8012c2c <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 8012c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c30:	2b00      	cmp	r3, #0
 8012c32:	d015      	beq.n	8012c60 <prvInitialiseNewTimer+0x5a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8012c34:	f000 faea 	bl	801320c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8012c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c3a:	68fa      	ldr	r2, [r7, #12]
 8012c3c:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8012c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c40:	68ba      	ldr	r2, [r7, #8]
 8012c42:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 8012c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c46:	687a      	ldr	r2, [r7, #4]
 8012c48:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 8012c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c4c:	683a      	ldr	r2, [r7, #0]
 8012c4e:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8012c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c52:	6a3a      	ldr	r2, [r7, #32]
 8012c54:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8012c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c58:	3304      	adds	r3, #4
 8012c5a:	4618      	mov	r0, r3
 8012c5c:	f7f9 ffec 	bl	800cc38 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8012c60:	bf00      	nop
 8012c62:	3718      	adds	r7, #24
 8012c64:	46bd      	mov	sp, r7
 8012c66:	bd80      	pop	{r7, pc}

08012c68 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8012c68:	b580      	push	{r7, lr}
 8012c6a:	b08a      	sub	sp, #40	; 0x28
 8012c6c:	af00      	add	r7, sp, #0
 8012c6e:	60f8      	str	r0, [r7, #12]
 8012c70:	60b9      	str	r1, [r7, #8]
 8012c72:	607a      	str	r2, [r7, #4]
 8012c74:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8012c76:	2300      	movs	r3, #0
 8012c78:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8012c7a:	68fb      	ldr	r3, [r7, #12]
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	d109      	bne.n	8012c94 <xTimerGenericCommand+0x2c>
 8012c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c84:	f383 8811 	msr	BASEPRI, r3
 8012c88:	f3bf 8f6f 	isb	sy
 8012c8c:	f3bf 8f4f 	dsb	sy
 8012c90:	623b      	str	r3, [r7, #32]
 8012c92:	e7fe      	b.n	8012c92 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8012c94:	4b19      	ldr	r3, [pc, #100]	; (8012cfc <xTimerGenericCommand+0x94>)
 8012c96:	681b      	ldr	r3, [r3, #0]
 8012c98:	2b00      	cmp	r3, #0
 8012c9a:	d02a      	beq.n	8012cf2 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8012c9c:	68bb      	ldr	r3, [r7, #8]
 8012c9e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8012ca0:	687b      	ldr	r3, [r7, #4]
 8012ca2:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8012ca4:	68fb      	ldr	r3, [r7, #12]
 8012ca6:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8012ca8:	68bb      	ldr	r3, [r7, #8]
 8012caa:	2b05      	cmp	r3, #5
 8012cac:	dc18      	bgt.n	8012ce0 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8012cae:	f7fe ffdb 	bl	8011c68 <xTaskGetSchedulerState>
 8012cb2:	4603      	mov	r3, r0
 8012cb4:	2b02      	cmp	r3, #2
 8012cb6:	d109      	bne.n	8012ccc <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8012cb8:	4b10      	ldr	r3, [pc, #64]	; (8012cfc <xTimerGenericCommand+0x94>)
 8012cba:	6818      	ldr	r0, [r3, #0]
 8012cbc:	f107 0114 	add.w	r1, r7, #20
 8012cc0:	2300      	movs	r3, #0
 8012cc2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012cc4:	f7fa fcaa 	bl	800d61c <xQueueGenericSend>
 8012cc8:	6278      	str	r0, [r7, #36]	; 0x24
 8012cca:	e012      	b.n	8012cf2 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8012ccc:	4b0b      	ldr	r3, [pc, #44]	; (8012cfc <xTimerGenericCommand+0x94>)
 8012cce:	6818      	ldr	r0, [r3, #0]
 8012cd0:	f107 0114 	add.w	r1, r7, #20
 8012cd4:	2300      	movs	r3, #0
 8012cd6:	2200      	movs	r2, #0
 8012cd8:	f7fa fca0 	bl	800d61c <xQueueGenericSend>
 8012cdc:	6278      	str	r0, [r7, #36]	; 0x24
 8012cde:	e008      	b.n	8012cf2 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012ce0:	4b06      	ldr	r3, [pc, #24]	; (8012cfc <xTimerGenericCommand+0x94>)
 8012ce2:	6818      	ldr	r0, [r3, #0]
 8012ce4:	f107 0114 	add.w	r1, r7, #20
 8012ce8:	2300      	movs	r3, #0
 8012cea:	683a      	ldr	r2, [r7, #0]
 8012cec:	f7fa fe8a 	bl	800da04 <xQueueGenericSendFromISR>
 8012cf0:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8012cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8012cf4:	4618      	mov	r0, r3
 8012cf6:	3728      	adds	r7, #40	; 0x28
 8012cf8:	46bd      	mov	sp, r7
 8012cfa:	bd80      	pop	{r7, pc}
 8012cfc:	20001d84 	.word	0x20001d84

08012d00 <xTimerGetTimerDaemonTaskHandle>:
/*-----------------------------------------------------------*/

TaskHandle_t xTimerGetTimerDaemonTaskHandle( void )
{
 8012d00:	b480      	push	{r7}
 8012d02:	b083      	sub	sp, #12
 8012d04:	af00      	add	r7, sp, #0
	/* If xTimerGetTimerDaemonTaskHandle() is called before the scheduler has been
	started, then xTimerTaskHandle will be NULL. */
	configASSERT( ( xTimerTaskHandle != NULL ) );
 8012d06:	4b0b      	ldr	r3, [pc, #44]	; (8012d34 <xTimerGetTimerDaemonTaskHandle+0x34>)
 8012d08:	681b      	ldr	r3, [r3, #0]
 8012d0a:	2b00      	cmp	r3, #0
 8012d0c:	d109      	bne.n	8012d22 <xTimerGetTimerDaemonTaskHandle+0x22>
 8012d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d12:	f383 8811 	msr	BASEPRI, r3
 8012d16:	f3bf 8f6f 	isb	sy
 8012d1a:	f3bf 8f4f 	dsb	sy
 8012d1e:	607b      	str	r3, [r7, #4]
 8012d20:	e7fe      	b.n	8012d20 <xTimerGetTimerDaemonTaskHandle+0x20>
	return xTimerTaskHandle;
 8012d22:	4b04      	ldr	r3, [pc, #16]	; (8012d34 <xTimerGetTimerDaemonTaskHandle+0x34>)
 8012d24:	681b      	ldr	r3, [r3, #0]
}
 8012d26:	4618      	mov	r0, r3
 8012d28:	370c      	adds	r7, #12
 8012d2a:	46bd      	mov	sp, r7
 8012d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d30:	4770      	bx	lr
 8012d32:	bf00      	nop
 8012d34:	20001d88 	.word	0x20001d88

08012d38 <xTimerGetPeriod>:
/*-----------------------------------------------------------*/

TickType_t xTimerGetPeriod( TimerHandle_t xTimer )
{
 8012d38:	b480      	push	{r7}
 8012d3a:	b085      	sub	sp, #20
 8012d3c:	af00      	add	r7, sp, #0
 8012d3e:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = xTimer;
 8012d40:	687b      	ldr	r3, [r7, #4]
 8012d42:	60fb      	str	r3, [r7, #12]

	configASSERT( xTimer );
 8012d44:	687b      	ldr	r3, [r7, #4]
 8012d46:	2b00      	cmp	r3, #0
 8012d48:	d109      	bne.n	8012d5e <xTimerGetPeriod+0x26>
 8012d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d4e:	f383 8811 	msr	BASEPRI, r3
 8012d52:	f3bf 8f6f 	isb	sy
 8012d56:	f3bf 8f4f 	dsb	sy
 8012d5a:	60bb      	str	r3, [r7, #8]
 8012d5c:	e7fe      	b.n	8012d5c <xTimerGetPeriod+0x24>
	return pxTimer->xTimerPeriodInTicks;
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	699b      	ldr	r3, [r3, #24]
}
 8012d62:	4618      	mov	r0, r3
 8012d64:	3714      	adds	r7, #20
 8012d66:	46bd      	mov	sp, r7
 8012d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d6c:	4770      	bx	lr

08012d6e <xTimerGetExpiryTime>:
/*-----------------------------------------------------------*/

TickType_t xTimerGetExpiryTime( TimerHandle_t xTimer )
{
 8012d6e:	b480      	push	{r7}
 8012d70:	b087      	sub	sp, #28
 8012d72:	af00      	add	r7, sp, #0
 8012d74:	6078      	str	r0, [r7, #4]
Timer_t * pxTimer =  xTimer;
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	617b      	str	r3, [r7, #20]
TickType_t xReturn;

	configASSERT( xTimer );
 8012d7a:	687b      	ldr	r3, [r7, #4]
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	d109      	bne.n	8012d94 <xTimerGetExpiryTime+0x26>
 8012d80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d84:	f383 8811 	msr	BASEPRI, r3
 8012d88:	f3bf 8f6f 	isb	sy
 8012d8c:	f3bf 8f4f 	dsb	sy
 8012d90:	60fb      	str	r3, [r7, #12]
 8012d92:	e7fe      	b.n	8012d92 <xTimerGetExpiryTime+0x24>
	xReturn = listGET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ) );
 8012d94:	697b      	ldr	r3, [r7, #20]
 8012d96:	685b      	ldr	r3, [r3, #4]
 8012d98:	613b      	str	r3, [r7, #16]
	return xReturn;
 8012d9a:	693b      	ldr	r3, [r7, #16]
}
 8012d9c:	4618      	mov	r0, r3
 8012d9e:	371c      	adds	r7, #28
 8012da0:	46bd      	mov	sp, r7
 8012da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012da6:	4770      	bx	lr

08012da8 <pcTimerGetName>:
/*-----------------------------------------------------------*/

const char * pcTimerGetName( TimerHandle_t xTimer ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8012da8:	b480      	push	{r7}
 8012daa:	b085      	sub	sp, #20
 8012dac:	af00      	add	r7, sp, #0
 8012dae:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = xTimer;
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	60fb      	str	r3, [r7, #12]

	configASSERT( xTimer );
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	2b00      	cmp	r3, #0
 8012db8:	d109      	bne.n	8012dce <pcTimerGetName+0x26>
 8012dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012dbe:	f383 8811 	msr	BASEPRI, r3
 8012dc2:	f3bf 8f6f 	isb	sy
 8012dc6:	f3bf 8f4f 	dsb	sy
 8012dca:	60bb      	str	r3, [r7, #8]
 8012dcc:	e7fe      	b.n	8012dcc <pcTimerGetName+0x24>
	return pxTimer->pcTimerName;
 8012dce:	68fb      	ldr	r3, [r7, #12]
 8012dd0:	681b      	ldr	r3, [r3, #0]
}
 8012dd2:	4618      	mov	r0, r3
 8012dd4:	3714      	adds	r7, #20
 8012dd6:	46bd      	mov	sp, r7
 8012dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ddc:	4770      	bx	lr

08012dde <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8012dde:	b580      	push	{r7, lr}
 8012de0:	b088      	sub	sp, #32
 8012de2:	af02      	add	r7, sp, #8
 8012de4:	6078      	str	r0, [r7, #4]
 8012de6:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012de8:	4b1b      	ldr	r3, [pc, #108]	; (8012e58 <prvProcessExpiredTimer+0x7a>)
 8012dea:	681b      	ldr	r3, [r3, #0]
 8012dec:	68db      	ldr	r3, [r3, #12]
 8012dee:	68db      	ldr	r3, [r3, #12]
 8012df0:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012df2:	697b      	ldr	r3, [r7, #20]
 8012df4:	3304      	adds	r3, #4
 8012df6:	4618      	mov	r0, r3
 8012df8:	f7f9 ff88 	bl	800cd0c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8012dfc:	697b      	ldr	r3, [r7, #20]
 8012dfe:	69db      	ldr	r3, [r3, #28]
 8012e00:	2b01      	cmp	r3, #1
 8012e02:	d121      	bne.n	8012e48 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8012e04:	697b      	ldr	r3, [r7, #20]
 8012e06:	699a      	ldr	r2, [r3, #24]
 8012e08:	687b      	ldr	r3, [r7, #4]
 8012e0a:	18d1      	adds	r1, r2, r3
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	683a      	ldr	r2, [r7, #0]
 8012e10:	6978      	ldr	r0, [r7, #20]
 8012e12:	f000 f8c7 	bl	8012fa4 <prvInsertTimerInActiveList>
 8012e16:	4603      	mov	r3, r0
 8012e18:	2b00      	cmp	r3, #0
 8012e1a:	d015      	beq.n	8012e48 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012e1c:	2300      	movs	r3, #0
 8012e1e:	9300      	str	r3, [sp, #0]
 8012e20:	2300      	movs	r3, #0
 8012e22:	687a      	ldr	r2, [r7, #4]
 8012e24:	2100      	movs	r1, #0
 8012e26:	6978      	ldr	r0, [r7, #20]
 8012e28:	f7ff ff1e 	bl	8012c68 <xTimerGenericCommand>
 8012e2c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8012e2e:	693b      	ldr	r3, [r7, #16]
 8012e30:	2b00      	cmp	r3, #0
 8012e32:	d109      	bne.n	8012e48 <prvProcessExpiredTimer+0x6a>
 8012e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e38:	f383 8811 	msr	BASEPRI, r3
 8012e3c:	f3bf 8f6f 	isb	sy
 8012e40:	f3bf 8f4f 	dsb	sy
 8012e44:	60fb      	str	r3, [r7, #12]
 8012e46:	e7fe      	b.n	8012e46 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012e48:	697b      	ldr	r3, [r7, #20]
 8012e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012e4c:	6978      	ldr	r0, [r7, #20]
 8012e4e:	4798      	blx	r3
}
 8012e50:	bf00      	nop
 8012e52:	3718      	adds	r7, #24
 8012e54:	46bd      	mov	sp, r7
 8012e56:	bd80      	pop	{r7, pc}
 8012e58:	20001d7c 	.word	0x20001d7c

08012e5c <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8012e5c:	b580      	push	{r7, lr}
 8012e5e:	b084      	sub	sp, #16
 8012e60:	af00      	add	r7, sp, #0
 8012e62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012e64:	f107 0308 	add.w	r3, r7, #8
 8012e68:	4618      	mov	r0, r3
 8012e6a:	f000 f857 	bl	8012f1c <prvGetNextExpireTime>
 8012e6e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8012e70:	68bb      	ldr	r3, [r7, #8]
 8012e72:	4619      	mov	r1, r3
 8012e74:	68f8      	ldr	r0, [r7, #12]
 8012e76:	f000 f803 	bl	8012e80 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8012e7a:	f000 f8d5 	bl	8013028 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012e7e:	e7f1      	b.n	8012e64 <prvTimerTask+0x8>

08012e80 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8012e80:	b580      	push	{r7, lr}
 8012e82:	b084      	sub	sp, #16
 8012e84:	af00      	add	r7, sp, #0
 8012e86:	6078      	str	r0, [r7, #4]
 8012e88:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8012e8a:	f7fd ffe5 	bl	8010e58 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012e8e:	f107 0308 	add.w	r3, r7, #8
 8012e92:	4618      	mov	r0, r3
 8012e94:	f000 f866 	bl	8012f64 <prvSampleTimeNow>
 8012e98:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8012e9a:	68bb      	ldr	r3, [r7, #8]
 8012e9c:	2b00      	cmp	r3, #0
 8012e9e:	d130      	bne.n	8012f02 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012ea0:	683b      	ldr	r3, [r7, #0]
 8012ea2:	2b00      	cmp	r3, #0
 8012ea4:	d10a      	bne.n	8012ebc <prvProcessTimerOrBlockTask+0x3c>
 8012ea6:	687a      	ldr	r2, [r7, #4]
 8012ea8:	68fb      	ldr	r3, [r7, #12]
 8012eaa:	429a      	cmp	r2, r3
 8012eac:	d806      	bhi.n	8012ebc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8012eae:	f7fd ffe1 	bl	8010e74 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8012eb2:	68f9      	ldr	r1, [r7, #12]
 8012eb4:	6878      	ldr	r0, [r7, #4]
 8012eb6:	f7ff ff92 	bl	8012dde <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8012eba:	e024      	b.n	8012f06 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8012ebc:	683b      	ldr	r3, [r7, #0]
 8012ebe:	2b00      	cmp	r3, #0
 8012ec0:	d008      	beq.n	8012ed4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8012ec2:	4b13      	ldr	r3, [pc, #76]	; (8012f10 <prvProcessTimerOrBlockTask+0x90>)
 8012ec4:	681b      	ldr	r3, [r3, #0]
 8012ec6:	681b      	ldr	r3, [r3, #0]
 8012ec8:	2b00      	cmp	r3, #0
 8012eca:	d101      	bne.n	8012ed0 <prvProcessTimerOrBlockTask+0x50>
 8012ecc:	2301      	movs	r3, #1
 8012ece:	e000      	b.n	8012ed2 <prvProcessTimerOrBlockTask+0x52>
 8012ed0:	2300      	movs	r3, #0
 8012ed2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8012ed4:	4b0f      	ldr	r3, [pc, #60]	; (8012f14 <prvProcessTimerOrBlockTask+0x94>)
 8012ed6:	6818      	ldr	r0, [r3, #0]
 8012ed8:	687a      	ldr	r2, [r7, #4]
 8012eda:	68fb      	ldr	r3, [r7, #12]
 8012edc:	1ad3      	subs	r3, r2, r3
 8012ede:	683a      	ldr	r2, [r7, #0]
 8012ee0:	4619      	mov	r1, r3
 8012ee2:	f7fc f95a 	bl	800f19a <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8012ee6:	f7fd ffc5 	bl	8010e74 <xTaskResumeAll>
 8012eea:	4603      	mov	r3, r0
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d10a      	bne.n	8012f06 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8012ef0:	4b09      	ldr	r3, [pc, #36]	; (8012f18 <prvProcessTimerOrBlockTask+0x98>)
 8012ef2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012ef6:	601a      	str	r2, [r3, #0]
 8012ef8:	f3bf 8f4f 	dsb	sy
 8012efc:	f3bf 8f6f 	isb	sy
}
 8012f00:	e001      	b.n	8012f06 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8012f02:	f7fd ffb7 	bl	8010e74 <xTaskResumeAll>
}
 8012f06:	bf00      	nop
 8012f08:	3710      	adds	r7, #16
 8012f0a:	46bd      	mov	sp, r7
 8012f0c:	bd80      	pop	{r7, pc}
 8012f0e:	bf00      	nop
 8012f10:	20001d80 	.word	0x20001d80
 8012f14:	20001d84 	.word	0x20001d84
 8012f18:	e000ed04 	.word	0xe000ed04

08012f1c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8012f1c:	b480      	push	{r7}
 8012f1e:	b085      	sub	sp, #20
 8012f20:	af00      	add	r7, sp, #0
 8012f22:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012f24:	4b0e      	ldr	r3, [pc, #56]	; (8012f60 <prvGetNextExpireTime+0x44>)
 8012f26:	681b      	ldr	r3, [r3, #0]
 8012f28:	681b      	ldr	r3, [r3, #0]
 8012f2a:	2b00      	cmp	r3, #0
 8012f2c:	d101      	bne.n	8012f32 <prvGetNextExpireTime+0x16>
 8012f2e:	2201      	movs	r2, #1
 8012f30:	e000      	b.n	8012f34 <prvGetNextExpireTime+0x18>
 8012f32:	2200      	movs	r2, #0
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	681b      	ldr	r3, [r3, #0]
 8012f3c:	2b00      	cmp	r3, #0
 8012f3e:	d105      	bne.n	8012f4c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012f40:	4b07      	ldr	r3, [pc, #28]	; (8012f60 <prvGetNextExpireTime+0x44>)
 8012f42:	681b      	ldr	r3, [r3, #0]
 8012f44:	68db      	ldr	r3, [r3, #12]
 8012f46:	681b      	ldr	r3, [r3, #0]
 8012f48:	60fb      	str	r3, [r7, #12]
 8012f4a:	e001      	b.n	8012f50 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8012f4c:	2300      	movs	r3, #0
 8012f4e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8012f50:	68fb      	ldr	r3, [r7, #12]
}
 8012f52:	4618      	mov	r0, r3
 8012f54:	3714      	adds	r7, #20
 8012f56:	46bd      	mov	sp, r7
 8012f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f5c:	4770      	bx	lr
 8012f5e:	bf00      	nop
 8012f60:	20001d7c 	.word	0x20001d7c

08012f64 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8012f64:	b580      	push	{r7, lr}
 8012f66:	b084      	sub	sp, #16
 8012f68:	af00      	add	r7, sp, #0
 8012f6a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8012f6c:	f7fe f832 	bl	8010fd4 <xTaskGetTickCount>
 8012f70:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8012f72:	4b0b      	ldr	r3, [pc, #44]	; (8012fa0 <prvSampleTimeNow+0x3c>)
 8012f74:	681b      	ldr	r3, [r3, #0]
 8012f76:	68fa      	ldr	r2, [r7, #12]
 8012f78:	429a      	cmp	r2, r3
 8012f7a:	d205      	bcs.n	8012f88 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8012f7c:	f000 f8e6 	bl	801314c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	2201      	movs	r2, #1
 8012f84:	601a      	str	r2, [r3, #0]
 8012f86:	e002      	b.n	8012f8e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8012f88:	687b      	ldr	r3, [r7, #4]
 8012f8a:	2200      	movs	r2, #0
 8012f8c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8012f8e:	4a04      	ldr	r2, [pc, #16]	; (8012fa0 <prvSampleTimeNow+0x3c>)
 8012f90:	68fb      	ldr	r3, [r7, #12]
 8012f92:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8012f94:	68fb      	ldr	r3, [r7, #12]
}
 8012f96:	4618      	mov	r0, r3
 8012f98:	3710      	adds	r7, #16
 8012f9a:	46bd      	mov	sp, r7
 8012f9c:	bd80      	pop	{r7, pc}
 8012f9e:	bf00      	nop
 8012fa0:	20001d8c 	.word	0x20001d8c

08012fa4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8012fa4:	b580      	push	{r7, lr}
 8012fa6:	b086      	sub	sp, #24
 8012fa8:	af00      	add	r7, sp, #0
 8012faa:	60f8      	str	r0, [r7, #12]
 8012fac:	60b9      	str	r1, [r7, #8]
 8012fae:	607a      	str	r2, [r7, #4]
 8012fb0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8012fb2:	2300      	movs	r3, #0
 8012fb4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8012fb6:	68fb      	ldr	r3, [r7, #12]
 8012fb8:	68ba      	ldr	r2, [r7, #8]
 8012fba:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012fbc:	68fb      	ldr	r3, [r7, #12]
 8012fbe:	68fa      	ldr	r2, [r7, #12]
 8012fc0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8012fc2:	68ba      	ldr	r2, [r7, #8]
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	429a      	cmp	r2, r3
 8012fc8:	d812      	bhi.n	8012ff0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012fca:	687a      	ldr	r2, [r7, #4]
 8012fcc:	683b      	ldr	r3, [r7, #0]
 8012fce:	1ad2      	subs	r2, r2, r3
 8012fd0:	68fb      	ldr	r3, [r7, #12]
 8012fd2:	699b      	ldr	r3, [r3, #24]
 8012fd4:	429a      	cmp	r2, r3
 8012fd6:	d302      	bcc.n	8012fde <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8012fd8:	2301      	movs	r3, #1
 8012fda:	617b      	str	r3, [r7, #20]
 8012fdc:	e01b      	b.n	8013016 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8012fde:	4b10      	ldr	r3, [pc, #64]	; (8013020 <prvInsertTimerInActiveList+0x7c>)
 8012fe0:	681a      	ldr	r2, [r3, #0]
 8012fe2:	68fb      	ldr	r3, [r7, #12]
 8012fe4:	3304      	adds	r3, #4
 8012fe6:	4619      	mov	r1, r3
 8012fe8:	4610      	mov	r0, r2
 8012fea:	f7f9 fe56 	bl	800cc9a <vListInsert>
 8012fee:	e012      	b.n	8013016 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8012ff0:	687a      	ldr	r2, [r7, #4]
 8012ff2:	683b      	ldr	r3, [r7, #0]
 8012ff4:	429a      	cmp	r2, r3
 8012ff6:	d206      	bcs.n	8013006 <prvInsertTimerInActiveList+0x62>
 8012ff8:	68ba      	ldr	r2, [r7, #8]
 8012ffa:	683b      	ldr	r3, [r7, #0]
 8012ffc:	429a      	cmp	r2, r3
 8012ffe:	d302      	bcc.n	8013006 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8013000:	2301      	movs	r3, #1
 8013002:	617b      	str	r3, [r7, #20]
 8013004:	e007      	b.n	8013016 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013006:	4b07      	ldr	r3, [pc, #28]	; (8013024 <prvInsertTimerInActiveList+0x80>)
 8013008:	681a      	ldr	r2, [r3, #0]
 801300a:	68fb      	ldr	r3, [r7, #12]
 801300c:	3304      	adds	r3, #4
 801300e:	4619      	mov	r1, r3
 8013010:	4610      	mov	r0, r2
 8013012:	f7f9 fe42 	bl	800cc9a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8013016:	697b      	ldr	r3, [r7, #20]
}
 8013018:	4618      	mov	r0, r3
 801301a:	3718      	adds	r7, #24
 801301c:	46bd      	mov	sp, r7
 801301e:	bd80      	pop	{r7, pc}
 8013020:	20001d80 	.word	0x20001d80
 8013024:	20001d7c 	.word	0x20001d7c

08013028 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8013028:	b580      	push	{r7, lr}
 801302a:	b08c      	sub	sp, #48	; 0x30
 801302c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801302e:	e07a      	b.n	8013126 <prvProcessReceivedCommands+0xfe>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8013030:	68bb      	ldr	r3, [r7, #8]
 8013032:	2b00      	cmp	r3, #0
 8013034:	db77      	blt.n	8013126 <prvProcessReceivedCommands+0xfe>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8013036:	693b      	ldr	r3, [r7, #16]
 8013038:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 801303a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801303c:	695b      	ldr	r3, [r3, #20]
 801303e:	2b00      	cmp	r3, #0
 8013040:	d004      	beq.n	801304c <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013044:	3304      	adds	r3, #4
 8013046:	4618      	mov	r0, r3
 8013048:	f7f9 fe60 	bl	800cd0c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801304c:	1d3b      	adds	r3, r7, #4
 801304e:	4618      	mov	r0, r3
 8013050:	f7ff ff88 	bl	8012f64 <prvSampleTimeNow>
 8013054:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8013056:	68bb      	ldr	r3, [r7, #8]
 8013058:	2b09      	cmp	r3, #9
 801305a:	d863      	bhi.n	8013124 <prvProcessReceivedCommands+0xfc>
 801305c:	a201      	add	r2, pc, #4	; (adr r2, 8013064 <prvProcessReceivedCommands+0x3c>)
 801305e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013062:	bf00      	nop
 8013064:	0801308d 	.word	0x0801308d
 8013068:	0801308d 	.word	0x0801308d
 801306c:	0801308d 	.word	0x0801308d
 8013070:	08013127 	.word	0x08013127
 8013074:	080130e7 	.word	0x080130e7
 8013078:	0801311d 	.word	0x0801311d
 801307c:	0801308d 	.word	0x0801308d
 8013080:	0801308d 	.word	0x0801308d
 8013084:	08013127 	.word	0x08013127
 8013088:	080130e7 	.word	0x080130e7
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801308c:	68fa      	ldr	r2, [r7, #12]
 801308e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013090:	699b      	ldr	r3, [r3, #24]
 8013092:	18d1      	adds	r1, r2, r3
 8013094:	68fb      	ldr	r3, [r7, #12]
 8013096:	6a3a      	ldr	r2, [r7, #32]
 8013098:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801309a:	f7ff ff83 	bl	8012fa4 <prvInsertTimerInActiveList>
 801309e:	4603      	mov	r3, r0
 80130a0:	2b00      	cmp	r3, #0
 80130a2:	d040      	beq.n	8013126 <prvProcessReceivedCommands+0xfe>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80130a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80130a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80130aa:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80130ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130ae:	69db      	ldr	r3, [r3, #28]
 80130b0:	2b01      	cmp	r3, #1
 80130b2:	d138      	bne.n	8013126 <prvProcessReceivedCommands+0xfe>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80130b4:	68fa      	ldr	r2, [r7, #12]
 80130b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130b8:	699b      	ldr	r3, [r3, #24]
 80130ba:	441a      	add	r2, r3
 80130bc:	2300      	movs	r3, #0
 80130be:	9300      	str	r3, [sp, #0]
 80130c0:	2300      	movs	r3, #0
 80130c2:	2100      	movs	r1, #0
 80130c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80130c6:	f7ff fdcf 	bl	8012c68 <xTimerGenericCommand>
 80130ca:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 80130cc:	69fb      	ldr	r3, [r7, #28]
 80130ce:	2b00      	cmp	r3, #0
 80130d0:	d129      	bne.n	8013126 <prvProcessReceivedCommands+0xfe>
 80130d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130d6:	f383 8811 	msr	BASEPRI, r3
 80130da:	f3bf 8f6f 	isb	sy
 80130de:	f3bf 8f4f 	dsb	sy
 80130e2:	61bb      	str	r3, [r7, #24]
 80130e4:	e7fe      	b.n	80130e4 <prvProcessReceivedCommands+0xbc>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80130e6:	68fa      	ldr	r2, [r7, #12]
 80130e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130ea:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80130ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130ee:	699b      	ldr	r3, [r3, #24]
 80130f0:	2b00      	cmp	r3, #0
 80130f2:	d109      	bne.n	8013108 <prvProcessReceivedCommands+0xe0>
 80130f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130f8:	f383 8811 	msr	BASEPRI, r3
 80130fc:	f3bf 8f6f 	isb	sy
 8013100:	f3bf 8f4f 	dsb	sy
 8013104:	617b      	str	r3, [r7, #20]
 8013106:	e7fe      	b.n	8013106 <prvProcessReceivedCommands+0xde>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8013108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801310a:	699a      	ldr	r2, [r3, #24]
 801310c:	6a3b      	ldr	r3, [r7, #32]
 801310e:	18d1      	adds	r1, r2, r3
 8013110:	6a3b      	ldr	r3, [r7, #32]
 8013112:	6a3a      	ldr	r2, [r7, #32]
 8013114:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013116:	f7ff ff45 	bl	8012fa4 <prvInsertTimerInActiveList>
					break;
 801311a:	e004      	b.n	8013126 <prvProcessReceivedCommands+0xfe>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
 801311c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801311e:	f7fa f8c5 	bl	800d2ac <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8013122:	e000      	b.n	8013126 <prvProcessReceivedCommands+0xfe>

				default	:
					/* Don't expect to get here. */
					break;
 8013124:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013126:	4b08      	ldr	r3, [pc, #32]	; (8013148 <prvProcessReceivedCommands+0x120>)
 8013128:	681b      	ldr	r3, [r3, #0]
 801312a:	f107 0108 	add.w	r1, r7, #8
 801312e:	2200      	movs	r2, #0
 8013130:	4618      	mov	r0, r3
 8013132:	f7fa fe4f 	bl	800ddd4 <xQueueReceive>
 8013136:	4603      	mov	r3, r0
 8013138:	2b00      	cmp	r3, #0
 801313a:	f47f af79 	bne.w	8013030 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 801313e:	bf00      	nop
 8013140:	3728      	adds	r7, #40	; 0x28
 8013142:	46bd      	mov	sp, r7
 8013144:	bd80      	pop	{r7, pc}
 8013146:	bf00      	nop
 8013148:	20001d84 	.word	0x20001d84

0801314c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 801314c:	b580      	push	{r7, lr}
 801314e:	b088      	sub	sp, #32
 8013150:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013152:	e044      	b.n	80131de <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013154:	4b2b      	ldr	r3, [pc, #172]	; (8013204 <prvSwitchTimerLists+0xb8>)
 8013156:	681b      	ldr	r3, [r3, #0]
 8013158:	68db      	ldr	r3, [r3, #12]
 801315a:	681b      	ldr	r3, [r3, #0]
 801315c:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801315e:	4b29      	ldr	r3, [pc, #164]	; (8013204 <prvSwitchTimerLists+0xb8>)
 8013160:	681b      	ldr	r3, [r3, #0]
 8013162:	68db      	ldr	r3, [r3, #12]
 8013164:	68db      	ldr	r3, [r3, #12]
 8013166:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013168:	693b      	ldr	r3, [r7, #16]
 801316a:	3304      	adds	r3, #4
 801316c:	4618      	mov	r0, r3
 801316e:	f7f9 fdcd 	bl	800cd0c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013172:	693b      	ldr	r3, [r7, #16]
 8013174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013176:	6938      	ldr	r0, [r7, #16]
 8013178:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 801317a:	693b      	ldr	r3, [r7, #16]
 801317c:	69db      	ldr	r3, [r3, #28]
 801317e:	2b01      	cmp	r3, #1
 8013180:	d12d      	bne.n	80131de <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8013182:	693b      	ldr	r3, [r7, #16]
 8013184:	699a      	ldr	r2, [r3, #24]
 8013186:	697b      	ldr	r3, [r7, #20]
 8013188:	4413      	add	r3, r2
 801318a:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 801318c:	68fa      	ldr	r2, [r7, #12]
 801318e:	697b      	ldr	r3, [r7, #20]
 8013190:	429a      	cmp	r2, r3
 8013192:	d90e      	bls.n	80131b2 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8013194:	693b      	ldr	r3, [r7, #16]
 8013196:	68fa      	ldr	r2, [r7, #12]
 8013198:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801319a:	693b      	ldr	r3, [r7, #16]
 801319c:	693a      	ldr	r2, [r7, #16]
 801319e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80131a0:	4b18      	ldr	r3, [pc, #96]	; (8013204 <prvSwitchTimerLists+0xb8>)
 80131a2:	681a      	ldr	r2, [r3, #0]
 80131a4:	693b      	ldr	r3, [r7, #16]
 80131a6:	3304      	adds	r3, #4
 80131a8:	4619      	mov	r1, r3
 80131aa:	4610      	mov	r0, r2
 80131ac:	f7f9 fd75 	bl	800cc9a <vListInsert>
 80131b0:	e015      	b.n	80131de <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80131b2:	2300      	movs	r3, #0
 80131b4:	9300      	str	r3, [sp, #0]
 80131b6:	2300      	movs	r3, #0
 80131b8:	697a      	ldr	r2, [r7, #20]
 80131ba:	2100      	movs	r1, #0
 80131bc:	6938      	ldr	r0, [r7, #16]
 80131be:	f7ff fd53 	bl	8012c68 <xTimerGenericCommand>
 80131c2:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 80131c4:	68bb      	ldr	r3, [r7, #8]
 80131c6:	2b00      	cmp	r3, #0
 80131c8:	d109      	bne.n	80131de <prvSwitchTimerLists+0x92>
 80131ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131ce:	f383 8811 	msr	BASEPRI, r3
 80131d2:	f3bf 8f6f 	isb	sy
 80131d6:	f3bf 8f4f 	dsb	sy
 80131da:	603b      	str	r3, [r7, #0]
 80131dc:	e7fe      	b.n	80131dc <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80131de:	4b09      	ldr	r3, [pc, #36]	; (8013204 <prvSwitchTimerLists+0xb8>)
 80131e0:	681b      	ldr	r3, [r3, #0]
 80131e2:	681b      	ldr	r3, [r3, #0]
 80131e4:	2b00      	cmp	r3, #0
 80131e6:	d1b5      	bne.n	8013154 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80131e8:	4b06      	ldr	r3, [pc, #24]	; (8013204 <prvSwitchTimerLists+0xb8>)
 80131ea:	681b      	ldr	r3, [r3, #0]
 80131ec:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 80131ee:	4b06      	ldr	r3, [pc, #24]	; (8013208 <prvSwitchTimerLists+0xbc>)
 80131f0:	681b      	ldr	r3, [r3, #0]
 80131f2:	4a04      	ldr	r2, [pc, #16]	; (8013204 <prvSwitchTimerLists+0xb8>)
 80131f4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80131f6:	4a04      	ldr	r2, [pc, #16]	; (8013208 <prvSwitchTimerLists+0xbc>)
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	6013      	str	r3, [r2, #0]
}
 80131fc:	bf00      	nop
 80131fe:	3718      	adds	r7, #24
 8013200:	46bd      	mov	sp, r7
 8013202:	bd80      	pop	{r7, pc}
 8013204:	20001d7c 	.word	0x20001d7c
 8013208:	20001d80 	.word	0x20001d80

0801320c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 801320c:	b580      	push	{r7, lr}
 801320e:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8013210:	f7f9 fef4 	bl	800cffc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8013214:	4b0d      	ldr	r3, [pc, #52]	; (801324c <prvCheckForValidListAndQueue+0x40>)
 8013216:	681b      	ldr	r3, [r3, #0]
 8013218:	2b00      	cmp	r3, #0
 801321a:	d113      	bne.n	8013244 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
 801321c:	480c      	ldr	r0, [pc, #48]	; (8013250 <prvCheckForValidListAndQueue+0x44>)
 801321e:	f7f9 fceb 	bl	800cbf8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8013222:	480c      	ldr	r0, [pc, #48]	; (8013254 <prvCheckForValidListAndQueue+0x48>)
 8013224:	f7f9 fce8 	bl	800cbf8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8013228:	4b0b      	ldr	r3, [pc, #44]	; (8013258 <prvCheckForValidListAndQueue+0x4c>)
 801322a:	4a09      	ldr	r2, [pc, #36]	; (8013250 <prvCheckForValidListAndQueue+0x44>)
 801322c:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 801322e:	4b0b      	ldr	r3, [pc, #44]	; (801325c <prvCheckForValidListAndQueue+0x50>)
 8013230:	4a08      	ldr	r2, [pc, #32]	; (8013254 <prvCheckForValidListAndQueue+0x48>)
 8013232:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8013234:	2200      	movs	r2, #0
 8013236:	210c      	movs	r1, #12
 8013238:	2005      	movs	r0, #5
 801323a:	f7fa f8d1 	bl	800d3e0 <xQueueGenericCreate>
 801323e:	4602      	mov	r2, r0
 8013240:	4b02      	ldr	r3, [pc, #8]	; (801324c <prvCheckForValidListAndQueue+0x40>)
 8013242:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013244:	f7f9 ff08 	bl	800d058 <vPortExitCritical>
}
 8013248:	bf00      	nop
 801324a:	bd80      	pop	{r7, pc}
 801324c:	20001d84 	.word	0x20001d84
 8013250:	20001d54 	.word	0x20001d54
 8013254:	20001d68 	.word	0x20001d68
 8013258:	20001d7c 	.word	0x20001d7c
 801325c:	20001d80 	.word	0x20001d80

08013260 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 8013260:	b580      	push	{r7, lr}
 8013262:	b086      	sub	sp, #24
 8013264:	af00      	add	r7, sp, #0
 8013266:	6078      	str	r0, [r7, #4]
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = xTimer;
 8013268:	687b      	ldr	r3, [r7, #4]
 801326a:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 801326c:	687b      	ldr	r3, [r7, #4]
 801326e:	2b00      	cmp	r3, #0
 8013270:	d109      	bne.n	8013286 <xTimerIsTimerActive+0x26>
 8013272:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013276:	f383 8811 	msr	BASEPRI, r3
 801327a:	f3bf 8f6f 	isb	sy
 801327e:	f3bf 8f4f 	dsb	sy
 8013282:	60fb      	str	r3, [r7, #12]
 8013284:	e7fe      	b.n	8013284 <xTimerIsTimerActive+0x24>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 8013286:	f7f9 feb9 	bl	800cffc <vPortEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdTRUE )
 801328a:	693b      	ldr	r3, [r7, #16]
 801328c:	695b      	ldr	r3, [r3, #20]
 801328e:	2b00      	cmp	r3, #0
 8013290:	d102      	bne.n	8013298 <xTimerIsTimerActive+0x38>
		{
			xTimerIsInActiveList = pdFALSE;
 8013292:	2300      	movs	r3, #0
 8013294:	617b      	str	r3, [r7, #20]
 8013296:	e001      	b.n	801329c <xTimerIsTimerActive+0x3c>
		}
		else
		{
			xTimerIsInActiveList = pdTRUE;
 8013298:	2301      	movs	r3, #1
 801329a:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 801329c:	f7f9 fedc 	bl	800d058 <vPortExitCritical>

	return xTimerIsInActiveList;
 80132a0:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 80132a2:	4618      	mov	r0, r3
 80132a4:	3718      	adds	r7, #24
 80132a6:	46bd      	mov	sp, r7
 80132a8:	bd80      	pop	{r7, pc}

080132aa <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 80132aa:	b580      	push	{r7, lr}
 80132ac:	b086      	sub	sp, #24
 80132ae:	af00      	add	r7, sp, #0
 80132b0:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	2b00      	cmp	r3, #0
 80132ba:	d109      	bne.n	80132d0 <pvTimerGetTimerID+0x26>
 80132bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132c0:	f383 8811 	msr	BASEPRI, r3
 80132c4:	f3bf 8f6f 	isb	sy
 80132c8:	f3bf 8f4f 	dsb	sy
 80132cc:	60fb      	str	r3, [r7, #12]
 80132ce:	e7fe      	b.n	80132ce <pvTimerGetTimerID+0x24>

	taskENTER_CRITICAL();
 80132d0:	f7f9 fe94 	bl	800cffc <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 80132d4:	697b      	ldr	r3, [r7, #20]
 80132d6:	6a1b      	ldr	r3, [r3, #32]
 80132d8:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 80132da:	f7f9 febd 	bl	800d058 <vPortExitCritical>

	return pvReturn;
 80132de:	693b      	ldr	r3, [r7, #16]
}
 80132e0:	4618      	mov	r0, r3
 80132e2:	3718      	adds	r7, #24
 80132e4:	46bd      	mov	sp, r7
 80132e6:	bd80      	pop	{r7, pc}

080132e8 <vTimerSetTimerID>:
/*-----------------------------------------------------------*/

void vTimerSetTimerID( TimerHandle_t xTimer, void *pvNewID )
{
 80132e8:	b580      	push	{r7, lr}
 80132ea:	b084      	sub	sp, #16
 80132ec:	af00      	add	r7, sp, #0
 80132ee:	6078      	str	r0, [r7, #4]
 80132f0:	6039      	str	r1, [r7, #0]
Timer_t * const pxTimer = xTimer;
 80132f2:	687b      	ldr	r3, [r7, #4]
 80132f4:	60fb      	str	r3, [r7, #12]

	configASSERT( xTimer );
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	2b00      	cmp	r3, #0
 80132fa:	d109      	bne.n	8013310 <vTimerSetTimerID+0x28>
 80132fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013300:	f383 8811 	msr	BASEPRI, r3
 8013304:	f3bf 8f6f 	isb	sy
 8013308:	f3bf 8f4f 	dsb	sy
 801330c:	60bb      	str	r3, [r7, #8]
 801330e:	e7fe      	b.n	801330e <vTimerSetTimerID+0x26>

	taskENTER_CRITICAL();
 8013310:	f7f9 fe74 	bl	800cffc <vPortEnterCritical>
	{
		pxTimer->pvTimerID = pvNewID;
 8013314:	68fb      	ldr	r3, [r7, #12]
 8013316:	683a      	ldr	r2, [r7, #0]
 8013318:	621a      	str	r2, [r3, #32]
	}
	taskEXIT_CRITICAL();
 801331a:	f7f9 fe9d 	bl	800d058 <vPortExitCritical>
}
 801331e:	bf00      	nop
 8013320:	3710      	adds	r7, #16
 8013322:	46bd      	mov	sp, r7
 8013324:	bd80      	pop	{r7, pc}

08013326 <uxTimerGetTimerNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTimerGetTimerNumber( TimerHandle_t xTimer )
	{
 8013326:	b480      	push	{r7}
 8013328:	b083      	sub	sp, #12
 801332a:	af00      	add	r7, sp, #0
 801332c:	6078      	str	r0, [r7, #4]
		return ( ( Timer_t * ) xTimer )->uxTimerNumber;
 801332e:	687b      	ldr	r3, [r7, #4]
 8013330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	}
 8013332:	4618      	mov	r0, r3
 8013334:	370c      	adds	r7, #12
 8013336:	46bd      	mov	sp, r7
 8013338:	f85d 7b04 	ldr.w	r7, [sp], #4
 801333c:	4770      	bx	lr

0801333e <vTimerSetTimerNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTimerSetTimerNumber( TimerHandle_t xTimer, UBaseType_t uxTimerNumber )
	{
 801333e:	b480      	push	{r7}
 8013340:	b083      	sub	sp, #12
 8013342:	af00      	add	r7, sp, #0
 8013344:	6078      	str	r0, [r7, #4]
 8013346:	6039      	str	r1, [r7, #0]
		( ( Timer_t * ) xTimer )->uxTimerNumber = uxTimerNumber;
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	683a      	ldr	r2, [r7, #0]
 801334c:	629a      	str	r2, [r3, #40]	; 0x28
	}
 801334e:	bf00      	nop
 8013350:	370c      	adds	r7, #12
 8013352:	46bd      	mov	sp, r7
 8013354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013358:	4770      	bx	lr
 801335a:	bf00      	nop

0801335c <prvTraceGetQueueNumber>:
{
	return (uint32_t)ucQueueGetQueueNumber(handle);
}
#else 
uint32_t prvTraceGetQueueNumber(void* handle)
{
 801335c:	b580      	push	{r7, lr}
 801335e:	b082      	sub	sp, #8
 8013360:	af00      	add	r7, sp, #0
 8013362:	6078      	str	r0, [r7, #4]
	return (uint32_t)uxQueueGetQueueNumber(handle);
 8013364:	6878      	ldr	r0, [r7, #4]
 8013366:	f7fb fd81 	bl	800ee6c <uxQueueGetQueueNumber>
 801336a:	4603      	mov	r3, r0
}
 801336c:	4618      	mov	r0, r3
 801336e:	3708      	adds	r7, #8
 8013370:	46bd      	mov	sp, r7
 8013372:	bd80      	pop	{r7, pc}

08013374 <prvTraceGetQueueType>:
#endif /* (TRC_CFG_FREERTOS_VERSION < TRC_FREERTOS_VERSION_8_X) */

uint8_t prvTraceGetQueueType(void* handle)
{
 8013374:	b580      	push	{r7, lr}
 8013376:	b082      	sub	sp, #8
 8013378:	af00      	add	r7, sp, #0
 801337a:	6078      	str	r0, [r7, #4]
	// This is either declared in header file in FreeRTOS 8 and later, or as extern above
	return ucQueueGetQueueType(handle);
 801337c:	6878      	ldr	r0, [r7, #4]
 801337e:	f7fb fd8f 	bl	800eea0 <ucQueueGetQueueType>
 8013382:	4603      	mov	r3, r0
}
 8013384:	4618      	mov	r0, r3
 8013386:	3708      	adds	r7, #8
 8013388:	46bd      	mov	sp, r7
 801338a:	bd80      	pop	{r7, pc}

0801338c <prvTraceGetTaskNumberLow16>:

/* Tasks */
uint16_t prvTraceGetTaskNumberLow16(void* handle)
{
 801338c:	b580      	push	{r7, lr}
 801338e:	b082      	sub	sp, #8
 8013390:	af00      	add	r7, sp, #0
 8013392:	6078      	str	r0, [r7, #4]
	return TRACE_GET_LOW16(uxTaskGetTaskNumber(handle));
 8013394:	6878      	ldr	r0, [r7, #4]
 8013396:	f7fe faa7 	bl	80118e8 <uxTaskGetTaskNumber>
 801339a:	4603      	mov	r3, r0
 801339c:	b29b      	uxth	r3, r3
}
 801339e:	4618      	mov	r0, r3
 80133a0:	3708      	adds	r7, #8
 80133a2:	46bd      	mov	sp, r7
 80133a4:	bd80      	pop	{r7, pc}

080133a6 <prvTraceGetTaskNumberHigh16>:

uint16_t prvTraceGetTaskNumberHigh16(void* handle)
{
 80133a6:	b580      	push	{r7, lr}
 80133a8:	b082      	sub	sp, #8
 80133aa:	af00      	add	r7, sp, #0
 80133ac:	6078      	str	r0, [r7, #4]
	return TRACE_GET_HIGH16(uxTaskGetTaskNumber(handle));
 80133ae:	6878      	ldr	r0, [r7, #4]
 80133b0:	f7fe fa9a 	bl	80118e8 <uxTaskGetTaskNumber>
 80133b4:	4603      	mov	r3, r0
 80133b6:	0c1b      	lsrs	r3, r3, #16
 80133b8:	b29b      	uxth	r3, r3
}
 80133ba:	4618      	mov	r0, r3
 80133bc:	3708      	adds	r7, #8
 80133be:	46bd      	mov	sp, r7
 80133c0:	bd80      	pop	{r7, pc}

080133c2 <prvTraceSetTaskNumberLow16>:

void prvTraceSetTaskNumberLow16(void* handle, uint16_t value)
{
 80133c2:	b580      	push	{r7, lr}
 80133c4:	b082      	sub	sp, #8
 80133c6:	af00      	add	r7, sp, #0
 80133c8:	6078      	str	r0, [r7, #4]
 80133ca:	460b      	mov	r3, r1
 80133cc:	807b      	strh	r3, [r7, #2]
	vTaskSetTaskNumber(handle, TRACE_SET_LOW16(uxTaskGetTaskNumber(handle), value));
 80133ce:	6878      	ldr	r0, [r7, #4]
 80133d0:	f7fe fa8a 	bl	80118e8 <uxTaskGetTaskNumber>
 80133d4:	4603      	mov	r3, r0
 80133d6:	0c1b      	lsrs	r3, r3, #16
 80133d8:	041b      	lsls	r3, r3, #16
 80133da:	887a      	ldrh	r2, [r7, #2]
 80133dc:	4313      	orrs	r3, r2
 80133de:	4619      	mov	r1, r3
 80133e0:	6878      	ldr	r0, [r7, #4]
 80133e2:	f7fe fa97 	bl	8011914 <vTaskSetTaskNumber>
}
 80133e6:	bf00      	nop
 80133e8:	3708      	adds	r7, #8
 80133ea:	46bd      	mov	sp, r7
 80133ec:	bd80      	pop	{r7, pc}

080133ee <prvTraceSetTaskNumberHigh16>:

void prvTraceSetTaskNumberHigh16(void* handle, uint16_t value)
{
 80133ee:	b580      	push	{r7, lr}
 80133f0:	b082      	sub	sp, #8
 80133f2:	af00      	add	r7, sp, #0
 80133f4:	6078      	str	r0, [r7, #4]
 80133f6:	460b      	mov	r3, r1
 80133f8:	807b      	strh	r3, [r7, #2]
	vTaskSetTaskNumber(handle, TRACE_SET_HIGH16(uxTaskGetTaskNumber(handle), value));
 80133fa:	6878      	ldr	r0, [r7, #4]
 80133fc:	f7fe fa74 	bl	80118e8 <uxTaskGetTaskNumber>
 8013400:	4603      	mov	r3, r0
 8013402:	b29a      	uxth	r2, r3
 8013404:	887b      	ldrh	r3, [r7, #2]
 8013406:	041b      	lsls	r3, r3, #16
 8013408:	4313      	orrs	r3, r2
 801340a:	4619      	mov	r1, r3
 801340c:	6878      	ldr	r0, [r7, #4]
 801340e:	f7fe fa81 	bl	8011914 <vTaskSetTaskNumber>
}
 8013412:	bf00      	nop
 8013414:	3708      	adds	r7, #8
 8013416:	46bd      	mov	sp, r7
 8013418:	bd80      	pop	{r7, pc}

0801341a <prvTraceGetQueueNumberLow16>:

uint16_t prvTraceGetQueueNumberLow16(void* handle)
{
 801341a:	b580      	push	{r7, lr}
 801341c:	b082      	sub	sp, #8
 801341e:	af00      	add	r7, sp, #0
 8013420:	6078      	str	r0, [r7, #4]
	return TRACE_GET_LOW16(prvTraceGetQueueNumber(handle));
 8013422:	6878      	ldr	r0, [r7, #4]
 8013424:	f7ff ff9a 	bl	801335c <prvTraceGetQueueNumber>
 8013428:	4603      	mov	r3, r0
 801342a:	b29b      	uxth	r3, r3
}
 801342c:	4618      	mov	r0, r3
 801342e:	3708      	adds	r7, #8
 8013430:	46bd      	mov	sp, r7
 8013432:	bd80      	pop	{r7, pc}

08013434 <prvTraceGetQueueNumberHigh16>:

uint16_t prvTraceGetQueueNumberHigh16(void* handle)
{
 8013434:	b580      	push	{r7, lr}
 8013436:	b082      	sub	sp, #8
 8013438:	af00      	add	r7, sp, #0
 801343a:	6078      	str	r0, [r7, #4]
	return TRACE_GET_HIGH16(prvTraceGetQueueNumber(handle));
 801343c:	6878      	ldr	r0, [r7, #4]
 801343e:	f7ff ff8d 	bl	801335c <prvTraceGetQueueNumber>
 8013442:	4603      	mov	r3, r0
 8013444:	0c1b      	lsrs	r3, r3, #16
 8013446:	b29b      	uxth	r3, r3
}
 8013448:	4618      	mov	r0, r3
 801344a:	3708      	adds	r7, #8
 801344c:	46bd      	mov	sp, r7
 801344e:	bd80      	pop	{r7, pc}

08013450 <prvTraceSetQueueNumberLow16>:

void prvTraceSetQueueNumberLow16(void* handle, uint16_t value)
{
 8013450:	b580      	push	{r7, lr}
 8013452:	b082      	sub	sp, #8
 8013454:	af00      	add	r7, sp, #0
 8013456:	6078      	str	r0, [r7, #4]
 8013458:	460b      	mov	r3, r1
 801345a:	807b      	strh	r3, [r7, #2]
	vQueueSetQueueNumber(handle, TRACE_SET_LOW16(prvTraceGetQueueNumber(handle), value));
 801345c:	6878      	ldr	r0, [r7, #4]
 801345e:	f7ff ff7d 	bl	801335c <prvTraceGetQueueNumber>
 8013462:	4603      	mov	r3, r0
 8013464:	0c1b      	lsrs	r3, r3, #16
 8013466:	041b      	lsls	r3, r3, #16
 8013468:	887a      	ldrh	r2, [r7, #2]
 801346a:	4313      	orrs	r3, r2
 801346c:	4619      	mov	r1, r3
 801346e:	6878      	ldr	r0, [r7, #4]
 8013470:	f7fb fd08 	bl	800ee84 <vQueueSetQueueNumber>
}
 8013474:	bf00      	nop
 8013476:	3708      	adds	r7, #8
 8013478:	46bd      	mov	sp, r7
 801347a:	bd80      	pop	{r7, pc}

0801347c <prvTraceSetQueueNumberHigh16>:

void prvTraceSetQueueNumberHigh16(void* handle, uint16_t value)
{
 801347c:	b580      	push	{r7, lr}
 801347e:	b082      	sub	sp, #8
 8013480:	af00      	add	r7, sp, #0
 8013482:	6078      	str	r0, [r7, #4]
 8013484:	460b      	mov	r3, r1
 8013486:	807b      	strh	r3, [r7, #2]
	vQueueSetQueueNumber(handle, TRACE_SET_HIGH16(prvTraceGetQueueNumber(handle), value));
 8013488:	6878      	ldr	r0, [r7, #4]
 801348a:	f7ff ff67 	bl	801335c <prvTraceGetQueueNumber>
 801348e:	4603      	mov	r3, r0
 8013490:	b29a      	uxth	r2, r3
 8013492:	887b      	ldrh	r3, [r7, #2]
 8013494:	041b      	lsls	r3, r3, #16
 8013496:	4313      	orrs	r3, r2
 8013498:	4619      	mov	r1, r3
 801349a:	6878      	ldr	r0, [r7, #4]
 801349c:	f7fb fcf2 	bl	800ee84 <vQueueSetQueueNumber>
}
 80134a0:	bf00      	nop
 80134a2:	3708      	adds	r7, #8
 80134a4:	46bd      	mov	sp, r7
 80134a6:	bd80      	pop	{r7, pc}

080134a8 <vTraceSetQueueName>:
 * Parameter name: the name to set (const string literal)
 *
 * Sets a name for Queue objects for display in Tracealyzer.
 ******************************************************************************/
void vTraceSetQueueName(void* object, const char* name)
{
 80134a8:	b580      	push	{r7, lr}
 80134aa:	b082      	sub	sp, #8
 80134ac:	af00      	add	r7, sp, #0
 80134ae:	6078      	str	r0, [r7, #4]
 80134b0:	6039      	str	r1, [r7, #0]
	prvTraceSetObjectName(TRACE_CLASS_QUEUE, TRACE_GET_OBJECT_NUMBER(QUEUE, object), name);
 80134b2:	6878      	ldr	r0, [r7, #4]
 80134b4:	f7ff ffb1 	bl	801341a <prvTraceGetQueueNumberLow16>
 80134b8:	4603      	mov	r3, r0
 80134ba:	b2db      	uxtb	r3, r3
 80134bc:	683a      	ldr	r2, [r7, #0]
 80134be:	4619      	mov	r1, r3
 80134c0:	2000      	movs	r0, #0
 80134c2:	f001 ffb1 	bl	8015428 <prvTraceSetObjectName>
}
 80134c6:	bf00      	nop
 80134c8:	3708      	adds	r7, #8
 80134ca:	46bd      	mov	sp, r7
 80134cc:	bd80      	pop	{r7, pc}

080134ce <vTraceSetSemaphoreName>:
 * Parameter name: the name to set (const string literal)
 *
 * Sets a name for Semaphore objects for display in Tracealyzer.
 ******************************************************************************/
void vTraceSetSemaphoreName(void* object, const char* name)
{
 80134ce:	b580      	push	{r7, lr}
 80134d0:	b082      	sub	sp, #8
 80134d2:	af00      	add	r7, sp, #0
 80134d4:	6078      	str	r0, [r7, #4]
 80134d6:	6039      	str	r1, [r7, #0]
	prvTraceSetObjectName(TRACE_CLASS_SEMAPHORE, TRACE_GET_OBJECT_NUMBER(QUEUE, object), name);
 80134d8:	6878      	ldr	r0, [r7, #4]
 80134da:	f7ff ff9e 	bl	801341a <prvTraceGetQueueNumberLow16>
 80134de:	4603      	mov	r3, r0
 80134e0:	b2db      	uxtb	r3, r3
 80134e2:	683a      	ldr	r2, [r7, #0]
 80134e4:	4619      	mov	r1, r3
 80134e6:	2001      	movs	r0, #1
 80134e8:	f001 ff9e 	bl	8015428 <prvTraceSetObjectName>
}
 80134ec:	bf00      	nop
 80134ee:	3708      	adds	r7, #8
 80134f0:	46bd      	mov	sp, r7
 80134f2:	bd80      	pop	{r7, pc}

080134f4 <vTraceSetMutexName>:
 * Parameter name: the name to set (const string literal)
 *
 * Sets a name for Semaphore objects for display in Tracealyzer.
 ******************************************************************************/
void vTraceSetMutexName(void* object, const char* name)
{
 80134f4:	b580      	push	{r7, lr}
 80134f6:	b082      	sub	sp, #8
 80134f8:	af00      	add	r7, sp, #0
 80134fa:	6078      	str	r0, [r7, #4]
 80134fc:	6039      	str	r1, [r7, #0]
	prvTraceSetObjectName(TRACE_CLASS_MUTEX, TRACE_GET_OBJECT_NUMBER(QUEUE, object), name);
 80134fe:	6878      	ldr	r0, [r7, #4]
 8013500:	f7ff ff8b 	bl	801341a <prvTraceGetQueueNumberLow16>
 8013504:	4603      	mov	r3, r0
 8013506:	b2db      	uxtb	r3, r3
 8013508:	683a      	ldr	r2, [r7, #0]
 801350a:	4619      	mov	r1, r3
 801350c:	2002      	movs	r0, #2
 801350e:	f001 ff8b 	bl	8015428 <prvTraceSetObjectName>
}
 8013512:	bf00      	nop
 8013514:	3708      	adds	r7, #8
 8013516:	46bd      	mov	sp, r7
 8013518:	bd80      	pop	{r7, pc}

0801351a <prvTraceGetCurrentTaskHandle>:
#endif /* (TRC_CFG_INCLUDE_STREAM_BUFFER_EVENTS == 1 && TRC_CFG_FREERTOS_VERSION >= TRC_FREERTOS_VERSION_10_0_0) */

#endif /* (TRC_CFG_SCHEDULING_ONLY == 0) */

void* prvTraceGetCurrentTaskHandle()
{
 801351a:	b580      	push	{r7, lr}
 801351c:	af00      	add	r7, sp, #0
	return xTaskGetCurrentTaskHandle();
 801351e:	f7fe fb93 	bl	8011c48 <xTaskGetCurrentTaskHandle>
 8013522:	4603      	mov	r3, r0
}
 8013524:	4618      	mov	r0, r3
 8013526:	bd80      	pop	{r7, pc}

08013528 <vTraceInitObjectPropertyTable>:

/* Initialization of the object property table */
void vTraceInitObjectPropertyTable()
{
 8013528:	b480      	push	{r7}
 801352a:	af00      	add	r7, sp, #0
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectClasses = TRACE_NCLASSES;
 801352c:	4b64      	ldr	r3, [pc, #400]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 801352e:	681b      	ldr	r3, [r3, #0]
 8013530:	2209      	movs	r2, #9
 8013532:	65da      	str	r2, [r3, #92]	; 0x5c
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[0] = TRC_CFG_NQUEUE;
 8013534:	4b62      	ldr	r3, [pc, #392]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 8013536:	681b      	ldr	r3, [r3, #0]
 8013538:	220a      	movs	r2, #10
 801353a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[1] = TRC_CFG_NSEMAPHORE;
 801353e:	4b60      	ldr	r3, [pc, #384]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 8013540:	681b      	ldr	r3, [r3, #0]
 8013542:	220a      	movs	r2, #10
 8013544:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[2] = TRC_CFG_NMUTEX;
 8013548:	4b5d      	ldr	r3, [pc, #372]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 801354a:	681b      	ldr	r3, [r3, #0]
 801354c:	220a      	movs	r2, #10
 801354e:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[3] = TRC_CFG_NTASK;
 8013552:	4b5b      	ldr	r3, [pc, #364]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 8013554:	681b      	ldr	r3, [r3, #0]
 8013556:	220f      	movs	r2, #15
 8013558:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[4] = TRC_CFG_NISR;
 801355c:	4b58      	ldr	r3, [pc, #352]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 801355e:	681b      	ldr	r3, [r3, #0]
 8013560:	2205      	movs	r2, #5
 8013562:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[5] = TRC_CFG_NTIMER;
 8013566:	4b56      	ldr	r3, [pc, #344]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 8013568:	681b      	ldr	r3, [r3, #0]
 801356a:	2205      	movs	r2, #5
 801356c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[6] = TRC_CFG_NEVENTGROUP;
 8013570:	4b53      	ldr	r3, [pc, #332]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 8013572:	681b      	ldr	r3, [r3, #0]
 8013574:	2205      	movs	r2, #5
 8013576:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[7] = TRC_CFG_NSTREAMBUFFER;
 801357a:	4b51      	ldr	r3, [pc, #324]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 801357c:	681b      	ldr	r3, [r3, #0]
 801357e:	2205      	movs	r2, #5
 8013580:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[8] = TRC_CFG_NMESSAGEBUFFER;
 8013584:	4b4e      	ldr	r3, [pc, #312]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 8013586:	681b      	ldr	r3, [r3, #0]
 8013588:	2205      	movs	r2, #5
 801358a:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[0] = TRC_CFG_NAME_LEN_QUEUE;
 801358e:	4b4c      	ldr	r3, [pc, #304]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 8013590:	681b      	ldr	r3, [r3, #0]
 8013592:	220f      	movs	r2, #15
 8013594:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[1] = TRC_CFG_NAME_LEN_SEMAPHORE;
 8013598:	4b49      	ldr	r3, [pc, #292]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 801359a:	681b      	ldr	r3, [r3, #0]
 801359c:	220f      	movs	r2, #15
 801359e:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[2] = TRC_CFG_NAME_LEN_MUTEX;
 80135a2:	4b47      	ldr	r3, [pc, #284]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 80135a4:	681b      	ldr	r3, [r3, #0]
 80135a6:	220f      	movs	r2, #15
 80135a8:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[3] = TRC_CFG_NAME_LEN_TASK;
 80135ac:	4b44      	ldr	r3, [pc, #272]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 80135ae:	681b      	ldr	r3, [r3, #0]
 80135b0:	220f      	movs	r2, #15
 80135b2:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[4] = TRC_CFG_NAME_LEN_ISR;
 80135b6:	4b42      	ldr	r3, [pc, #264]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 80135b8:	681b      	ldr	r3, [r3, #0]
 80135ba:	220f      	movs	r2, #15
 80135bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[5] = TRC_CFG_NAME_LEN_TIMER;
 80135c0:	4b3f      	ldr	r3, [pc, #252]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 80135c2:	681b      	ldr	r3, [r3, #0]
 80135c4:	220f      	movs	r2, #15
 80135c6:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[6] = TRC_CFG_NAME_LEN_EVENTGROUP;
 80135ca:	4b3d      	ldr	r3, [pc, #244]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 80135cc:	681b      	ldr	r3, [r3, #0]
 80135ce:	220f      	movs	r2, #15
 80135d0:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[7] = TRC_CFG_NAME_LEN_STREAMBUFFER;
 80135d4:	4b3a      	ldr	r3, [pc, #232]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 80135d6:	681b      	ldr	r3, [r3, #0]
 80135d8:	220f      	movs	r2, #15
 80135da:	f883 2077 	strb.w	r2, [r3, #119]	; 0x77
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[8] = TRC_CFG_NAME_LEN_MESSAGEBUFFER;
 80135de:	4b38      	ldr	r3, [pc, #224]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 80135e0:	681b      	ldr	r3, [r3, #0]
 80135e2:	220f      	movs	r2, #15
 80135e4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[0] = PropertyTableSizeQueue;
 80135e8:	4b35      	ldr	r3, [pc, #212]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 80135ea:	681b      	ldr	r3, [r3, #0]
 80135ec:	2210      	movs	r2, #16
 80135ee:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[1] = PropertyTableSizeSemaphore;
 80135f2:	4b33      	ldr	r3, [pc, #204]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 80135f4:	681b      	ldr	r3, [r3, #0]
 80135f6:	2210      	movs	r2, #16
 80135f8:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[2] = PropertyTableSizeMutex;
 80135fc:	4b30      	ldr	r3, [pc, #192]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 80135fe:	681b      	ldr	r3, [r3, #0]
 8013600:	2210      	movs	r2, #16
 8013602:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[3] = PropertyTableSizeTask;
 8013606:	4b2e      	ldr	r3, [pc, #184]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 8013608:	681b      	ldr	r3, [r3, #0]
 801360a:	2213      	movs	r2, #19
 801360c:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[4] = PropertyTableSizeISR;
 8013610:	4b2b      	ldr	r3, [pc, #172]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 8013612:	681b      	ldr	r3, [r3, #0]
 8013614:	2211      	movs	r2, #17
 8013616:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[5] = PropertyTableSizeTimer;
 801361a:	4b29      	ldr	r3, [pc, #164]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 801361c:	681b      	ldr	r3, [r3, #0]
 801361e:	2210      	movs	r2, #16
 8013620:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[6] = PropertyTableSizeEventGroup;
 8013624:	4b26      	ldr	r3, [pc, #152]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 8013626:	681b      	ldr	r3, [r3, #0]
 8013628:	2213      	movs	r2, #19
 801362a:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[7] = PropertyTableSizeStreamBuffer;
 801362e:	4b24      	ldr	r3, [pc, #144]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 8013630:	681b      	ldr	r3, [r3, #0]
 8013632:	2213      	movs	r2, #19
 8013634:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[8] = PropertyTableSizeMessageBuffer;
 8013638:	4b21      	ldr	r3, [pc, #132]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 801363a:	681b      	ldr	r3, [r3, #0]
 801363c:	2213      	movs	r2, #19
 801363e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[0] = StartIndexQueue;
 8013642:	4b1f      	ldr	r3, [pc, #124]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 8013644:	681b      	ldr	r3, [r3, #0]
 8013646:	2200      	movs	r2, #0
 8013648:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[1] = StartIndexSemaphore;
 801364c:	4b1c      	ldr	r3, [pc, #112]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 801364e:	681b      	ldr	r3, [r3, #0]
 8013650:	22a0      	movs	r2, #160	; 0xa0
 8013652:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[2] = StartIndexMutex;
 8013656:	4b1a      	ldr	r3, [pc, #104]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 8013658:	681b      	ldr	r3, [r3, #0]
 801365a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 801365e:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[3] = StartIndexTask;
 8013662:	4b17      	ldr	r3, [pc, #92]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 8013664:	681b      	ldr	r3, [r3, #0]
 8013666:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801366a:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[4] = StartIndexISR;
 801366e:	4b14      	ldr	r3, [pc, #80]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 8013670:	681b      	ldr	r3, [r3, #0]
 8013672:	f240 22fd 	movw	r2, #765	; 0x2fd
 8013676:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[5] = StartIndexTimer;
 801367a:	4b11      	ldr	r3, [pc, #68]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 801367c:	681b      	ldr	r3, [r3, #0]
 801367e:	f240 3252 	movw	r2, #850	; 0x352
 8013682:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[6] = StartIndexEventGroup;
 8013686:	4b0e      	ldr	r3, [pc, #56]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 8013688:	681b      	ldr	r3, [r3, #0]
 801368a:	f240 32a2 	movw	r2, #930	; 0x3a2
 801368e:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[7] = StartIndexStreamBuffer;
 8013692:	4b0b      	ldr	r3, [pc, #44]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 8013694:	681b      	ldr	r3, [r3, #0]
 8013696:	f240 4201 	movw	r2, #1025	; 0x401
 801369a:	f8a3 2096 	strh.w	r2, [r3, #150]	; 0x96
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[8] = StartIndexMessageBuffer;
 801369e:	4b08      	ldr	r3, [pc, #32]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 80136a0:	681b      	ldr	r3, [r3, #0]
 80136a2:	f44f 628c 	mov.w	r2, #1120	; 0x460
 80136a6:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
	RecorderDataPtr->ObjectPropertyTable.ObjectPropertyTableSizeInBytes = TRACE_OBJECT_TABLE_SIZE;
 80136aa:	4b05      	ldr	r3, [pc, #20]	; (80136c0 <vTraceInitObjectPropertyTable+0x198>)
 80136ac:	681b      	ldr	r3, [r3, #0]
 80136ae:	f240 42bf 	movw	r2, #1215	; 0x4bf
 80136b2:	661a      	str	r2, [r3, #96]	; 0x60
}
 80136b4:	bf00      	nop
 80136b6:	46bd      	mov	sp, r7
 80136b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136bc:	4770      	bx	lr
 80136be:	bf00      	nop
 80136c0:	20001e50 	.word	0x20001e50

080136c4 <vTraceInitObjectHandleStack>:

/* Initialization of the handle mechanism, see e.g, prvTraceGetObjectHandle */
void vTraceInitObjectHandleStack()
{
 80136c4:	b480      	push	{r7}
 80136c6:	af00      	add	r7, sp, #0
	objectHandleStacks.indexOfNextAvailableHandle[0] = objectHandleStacks.lowestIndexOfClass[0] = 0;
 80136c8:	4b2f      	ldr	r3, [pc, #188]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 80136ca:	2200      	movs	r2, #0
 80136cc:	825a      	strh	r2, [r3, #18]
 80136ce:	4b2e      	ldr	r3, [pc, #184]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 80136d0:	8a5a      	ldrh	r2, [r3, #18]
 80136d2:	4b2d      	ldr	r3, [pc, #180]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 80136d4:	801a      	strh	r2, [r3, #0]
	objectHandleStacks.indexOfNextAvailableHandle[1] = objectHandleStacks.lowestIndexOfClass[1] = (TRC_CFG_NQUEUE);
 80136d6:	4b2c      	ldr	r3, [pc, #176]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 80136d8:	220a      	movs	r2, #10
 80136da:	829a      	strh	r2, [r3, #20]
 80136dc:	4b2a      	ldr	r3, [pc, #168]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 80136de:	8a9a      	ldrh	r2, [r3, #20]
 80136e0:	4b29      	ldr	r3, [pc, #164]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 80136e2:	805a      	strh	r2, [r3, #2]
	objectHandleStacks.indexOfNextAvailableHandle[2] = objectHandleStacks.lowestIndexOfClass[2] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE);
 80136e4:	4b28      	ldr	r3, [pc, #160]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 80136e6:	2214      	movs	r2, #20
 80136e8:	82da      	strh	r2, [r3, #22]
 80136ea:	4b27      	ldr	r3, [pc, #156]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 80136ec:	8ada      	ldrh	r2, [r3, #22]
 80136ee:	4b26      	ldr	r3, [pc, #152]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 80136f0:	809a      	strh	r2, [r3, #4]
	objectHandleStacks.indexOfNextAvailableHandle[3] = objectHandleStacks.lowestIndexOfClass[3] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX);
 80136f2:	4b25      	ldr	r3, [pc, #148]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 80136f4:	221e      	movs	r2, #30
 80136f6:	831a      	strh	r2, [r3, #24]
 80136f8:	4b23      	ldr	r3, [pc, #140]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 80136fa:	8b1a      	ldrh	r2, [r3, #24]
 80136fc:	4b22      	ldr	r3, [pc, #136]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 80136fe:	80da      	strh	r2, [r3, #6]
	objectHandleStacks.indexOfNextAvailableHandle[4] = objectHandleStacks.lowestIndexOfClass[4] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK);
 8013700:	4b21      	ldr	r3, [pc, #132]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 8013702:	222d      	movs	r2, #45	; 0x2d
 8013704:	835a      	strh	r2, [r3, #26]
 8013706:	4b20      	ldr	r3, [pc, #128]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 8013708:	8b5a      	ldrh	r2, [r3, #26]
 801370a:	4b1f      	ldr	r3, [pc, #124]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 801370c:	811a      	strh	r2, [r3, #8]
	objectHandleStacks.indexOfNextAvailableHandle[5] = objectHandleStacks.lowestIndexOfClass[5] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR);
 801370e:	4b1e      	ldr	r3, [pc, #120]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 8013710:	2232      	movs	r2, #50	; 0x32
 8013712:	839a      	strh	r2, [r3, #28]
 8013714:	4b1c      	ldr	r3, [pc, #112]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 8013716:	8b9a      	ldrh	r2, [r3, #28]
 8013718:	4b1b      	ldr	r3, [pc, #108]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 801371a:	815a      	strh	r2, [r3, #10]
	objectHandleStacks.indexOfNextAvailableHandle[6] = objectHandleStacks.lowestIndexOfClass[6] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER);
 801371c:	4b1a      	ldr	r3, [pc, #104]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 801371e:	2237      	movs	r2, #55	; 0x37
 8013720:	83da      	strh	r2, [r3, #30]
 8013722:	4b19      	ldr	r3, [pc, #100]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 8013724:	8bda      	ldrh	r2, [r3, #30]
 8013726:	4b18      	ldr	r3, [pc, #96]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 8013728:	819a      	strh	r2, [r3, #12]
	objectHandleStacks.indexOfNextAvailableHandle[7] = objectHandleStacks.lowestIndexOfClass[7] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP);
 801372a:	4b17      	ldr	r3, [pc, #92]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 801372c:	223c      	movs	r2, #60	; 0x3c
 801372e:	841a      	strh	r2, [r3, #32]
 8013730:	4b15      	ldr	r3, [pc, #84]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 8013732:	8c1a      	ldrh	r2, [r3, #32]
 8013734:	4b14      	ldr	r3, [pc, #80]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 8013736:	81da      	strh	r2, [r3, #14]
	objectHandleStacks.indexOfNextAvailableHandle[8] = objectHandleStacks.lowestIndexOfClass[8] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP) + (TRC_CFG_NSTREAMBUFFER);
 8013738:	4b13      	ldr	r3, [pc, #76]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 801373a:	2241      	movs	r2, #65	; 0x41
 801373c:	845a      	strh	r2, [r3, #34]	; 0x22
 801373e:	4b12      	ldr	r3, [pc, #72]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 8013740:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 8013742:	4b11      	ldr	r3, [pc, #68]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 8013744:	821a      	strh	r2, [r3, #16]

	objectHandleStacks.highestIndexOfClass[0] = (TRC_CFG_NQUEUE) - 1;
 8013746:	4b10      	ldr	r3, [pc, #64]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 8013748:	2209      	movs	r2, #9
 801374a:	849a      	strh	r2, [r3, #36]	; 0x24
	objectHandleStacks.highestIndexOfClass[1] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) - 1;
 801374c:	4b0e      	ldr	r3, [pc, #56]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 801374e:	2213      	movs	r2, #19
 8013750:	84da      	strh	r2, [r3, #38]	; 0x26
	objectHandleStacks.highestIndexOfClass[2] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) - 1;
 8013752:	4b0d      	ldr	r3, [pc, #52]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 8013754:	221d      	movs	r2, #29
 8013756:	851a      	strh	r2, [r3, #40]	; 0x28
	objectHandleStacks.highestIndexOfClass[3] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) - 1;
 8013758:	4b0b      	ldr	r3, [pc, #44]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 801375a:	222c      	movs	r2, #44	; 0x2c
 801375c:	855a      	strh	r2, [r3, #42]	; 0x2a
	objectHandleStacks.highestIndexOfClass[4] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) - 1;
 801375e:	4b0a      	ldr	r3, [pc, #40]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 8013760:	2231      	movs	r2, #49	; 0x31
 8013762:	859a      	strh	r2, [r3, #44]	; 0x2c
	objectHandleStacks.highestIndexOfClass[5] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) - 1;
 8013764:	4b08      	ldr	r3, [pc, #32]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 8013766:	2236      	movs	r2, #54	; 0x36
 8013768:	85da      	strh	r2, [r3, #46]	; 0x2e
	objectHandleStacks.highestIndexOfClass[6] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP) - 1;
 801376a:	4b07      	ldr	r3, [pc, #28]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 801376c:	223b      	movs	r2, #59	; 0x3b
 801376e:	861a      	strh	r2, [r3, #48]	; 0x30
	objectHandleStacks.highestIndexOfClass[7] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP) + (TRC_CFG_NSTREAMBUFFER) - 1;
 8013770:	4b05      	ldr	r3, [pc, #20]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 8013772:	2240      	movs	r2, #64	; 0x40
 8013774:	865a      	strh	r2, [r3, #50]	; 0x32
	objectHandleStacks.highestIndexOfClass[8] = (TRC_CFG_NQUEUE) + (TRC_CFG_NSEMAPHORE) + (TRC_CFG_NMUTEX) + (TRC_CFG_NTASK) + (TRC_CFG_NISR) + (TRC_CFG_NTIMER) + (TRC_CFG_NEVENTGROUP) + (TRC_CFG_NSTREAMBUFFER) + (TRC_CFG_NMESSAGEBUFFER) - 1;
 8013776:	4b04      	ldr	r3, [pc, #16]	; (8013788 <vTraceInitObjectHandleStack+0xc4>)
 8013778:	2245      	movs	r2, #69	; 0x45
 801377a:	869a      	strh	r2, [r3, #52]	; 0x34
}
 801377c:	bf00      	nop
 801377e:	46bd      	mov	sp, r7
 8013780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013784:	4770      	bx	lr
 8013786:	bf00      	nop
 8013788:	20001dc0 	.word	0x20001dc0

0801378c <pszTraceGetErrorNotEnoughHandles>:

/* Returns the "Not enough handles" error message for this object class */
const char* pszTraceGetErrorNotEnoughHandles(traceObjectClass objectclass)
{
 801378c:	b480      	push	{r7}
 801378e:	b083      	sub	sp, #12
 8013790:	af00      	add	r7, sp, #0
 8013792:	4603      	mov	r3, r0
 8013794:	71fb      	strb	r3, [r7, #7]
	switch(objectclass)
 8013796:	79fb      	ldrb	r3, [r7, #7]
 8013798:	2b08      	cmp	r3, #8
 801379a:	d827      	bhi.n	80137ec <pszTraceGetErrorNotEnoughHandles+0x60>
 801379c:	a201      	add	r2, pc, #4	; (adr r2, 80137a4 <pszTraceGetErrorNotEnoughHandles+0x18>)
 801379e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80137a2:	bf00      	nop
 80137a4:	080137d9 	.word	0x080137d9
 80137a8:	080137d1 	.word	0x080137d1
 80137ac:	080137d5 	.word	0x080137d5
 80137b0:	080137c9 	.word	0x080137c9
 80137b4:	080137cd 	.word	0x080137cd
 80137b8:	080137dd 	.word	0x080137dd
 80137bc:	080137e1 	.word	0x080137e1
 80137c0:	080137e5 	.word	0x080137e5
 80137c4:	080137e9 	.word	0x080137e9
	{
	case TRACE_CLASS_TASK:
		return "Not enough TASK handles - increase TRC_CFG_NTASK in trcSnapshotConfig.h";
 80137c8:	4b0c      	ldr	r3, [pc, #48]	; (80137fc <pszTraceGetErrorNotEnoughHandles+0x70>)
 80137ca:	e010      	b.n	80137ee <pszTraceGetErrorNotEnoughHandles+0x62>
	case TRACE_CLASS_ISR:
		return "Not enough ISR handles - increase TRC_CFG_NISR in trcSnapshotConfig.h";
 80137cc:	4b0c      	ldr	r3, [pc, #48]	; (8013800 <pszTraceGetErrorNotEnoughHandles+0x74>)
 80137ce:	e00e      	b.n	80137ee <pszTraceGetErrorNotEnoughHandles+0x62>
	case TRACE_CLASS_SEMAPHORE:
		return "Not enough SEMAPHORE handles - increase TRC_CFG_NSEMAPHORE in trcSnapshotConfig.h";
 80137d0:	4b0c      	ldr	r3, [pc, #48]	; (8013804 <pszTraceGetErrorNotEnoughHandles+0x78>)
 80137d2:	e00c      	b.n	80137ee <pszTraceGetErrorNotEnoughHandles+0x62>
	case TRACE_CLASS_MUTEX:
		return "Not enough MUTEX handles - increase TRC_CFG_NMUTEX in trcSnapshotConfig.h";
 80137d4:	4b0c      	ldr	r3, [pc, #48]	; (8013808 <pszTraceGetErrorNotEnoughHandles+0x7c>)
 80137d6:	e00a      	b.n	80137ee <pszTraceGetErrorNotEnoughHandles+0x62>
	case TRACE_CLASS_QUEUE:
		return "Not enough QUEUE handles - increase TRC_CFG_NQUEUE in trcSnapshotConfig.h";
 80137d8:	4b0c      	ldr	r3, [pc, #48]	; (801380c <pszTraceGetErrorNotEnoughHandles+0x80>)
 80137da:	e008      	b.n	80137ee <pszTraceGetErrorNotEnoughHandles+0x62>
	case TRACE_CLASS_TIMER:
		return "Not enough TIMER handles - increase TRC_CFG_NTIMER in trcSnapshotConfig.h";
 80137dc:	4b0c      	ldr	r3, [pc, #48]	; (8013810 <pszTraceGetErrorNotEnoughHandles+0x84>)
 80137de:	e006      	b.n	80137ee <pszTraceGetErrorNotEnoughHandles+0x62>
	case TRACE_CLASS_EVENTGROUP:
		return "Not enough EVENTGROUP handles - increase TRC_CFG_NEVENTGROUP in trcSnapshotConfig.h";
 80137e0:	4b0c      	ldr	r3, [pc, #48]	; (8013814 <pszTraceGetErrorNotEnoughHandles+0x88>)
 80137e2:	e004      	b.n	80137ee <pszTraceGetErrorNotEnoughHandles+0x62>
	case TRACE_CLASS_STREAMBUFFER:
		return "Not enough STREAMBUFFER handles - increase TRC_CFG_NSTREAMBUFFER in trcSnapshotConfig.h";
 80137e4:	4b0c      	ldr	r3, [pc, #48]	; (8013818 <pszTraceGetErrorNotEnoughHandles+0x8c>)
 80137e6:	e002      	b.n	80137ee <pszTraceGetErrorNotEnoughHandles+0x62>
	case TRACE_CLASS_MESSAGEBUFFER:
		return "Not enough MESSAGEBUFFER handles - increase TRC_CFG_NMESSAGEBUFFER in trcSnapshotConfig.h";
 80137e8:	4b0c      	ldr	r3, [pc, #48]	; (801381c <pszTraceGetErrorNotEnoughHandles+0x90>)
 80137ea:	e000      	b.n	80137ee <pszTraceGetErrorNotEnoughHandles+0x62>
	default:
		return "pszTraceGetErrorHandles: Invalid objectclass!";
 80137ec:	4b0c      	ldr	r3, [pc, #48]	; (8013820 <pszTraceGetErrorNotEnoughHandles+0x94>)
	}
}
 80137ee:	4618      	mov	r0, r3
 80137f0:	370c      	adds	r7, #12
 80137f2:	46bd      	mov	sp, r7
 80137f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137f8:	4770      	bx	lr
 80137fa:	bf00      	nop
 80137fc:	080182d0 	.word	0x080182d0
 8013800:	08018318 	.word	0x08018318
 8013804:	08018360 	.word	0x08018360
 8013808:	080183b4 	.word	0x080183b4
 801380c:	08018400 	.word	0x08018400
 8013810:	0801844c 	.word	0x0801844c
 8013814:	08018498 	.word	0x08018498
 8013818:	080184ec 	.word	0x080184ec
 801381c:	08018544 	.word	0x08018544
 8013820:	080185a0 	.word	0x080185a0

08013824 <prvTraceIsSchedulerSuspended>:
 * Returns true if the RTOS scheduler currently is disabled, thus preventing any
 * task-switches from occurring. Only called from vTraceStoreISREnd.
 ******************************************************************************/
#if (TRC_CFG_INCLUDE_ISR_TRACING == 1)
unsigned char prvTraceIsSchedulerSuspended(void)
{
 8013824:	b580      	push	{r7, lr}
 8013826:	af00      	add	r7, sp, #0
    /* Assumed to be available in FreeRTOS. According to the FreeRTOS docs, 
	INCLUDE_xTaskGetSchedulerState or configUSE_TIMERS must be set to 1 in
	FreeRTOSConfig.h for this function to be available. */

	return xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED;
 8013828:	f7fe fa1e 	bl	8011c68 <xTaskGetSchedulerState>
 801382c:	4603      	mov	r3, r0
 801382e:	2b00      	cmp	r3, #0
 8013830:	bf0c      	ite	eq
 8013832:	2301      	moveq	r3, #1
 8013834:	2300      	movne	r3, #0
 8013836:	b2db      	uxtb	r3, r3
}
 8013838:	4618      	mov	r0, r3
 801383a:	bd80      	pop	{r7, pc}

0801383c <vTraceEnable>:
*
*
* Note: See other implementation of vTraceEnable in trcStreamingRecorder.c
******************************************************************************/
void vTraceEnable(int startOption)
{
 801383c:	b580      	push	{r7, lr}
 801383e:	b082      	sub	sp, #8
 8013840:	af00      	add	r7, sp, #0
 8013842:	6078      	str	r0, [r7, #4]
	prvTraceInitTraceData();
 8013844:	f001 fb1c 	bl	8014e80 <prvTraceInitTraceData>

	if (startOption == TRC_START)
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	2b01      	cmp	r3, #1
 801384c:	d102      	bne.n	8013854 <vTraceEnable+0x18>
	{
		vTraceStart();
 801384e:	f000 f8e9 	bl	8013a24 <vTraceStart>
	}
	else if (startOption != TRC_INIT)
	{
		prvTraceError("Unexpected argument to vTraceEnable (snapshot mode)");
	}
}
 8013852:	e00c      	b.n	801386e <vTraceEnable+0x32>
	else if (startOption == TRC_START_AWAIT_HOST)
 8013854:	687b      	ldr	r3, [r7, #4]
 8013856:	2b02      	cmp	r3, #2
 8013858:	d103      	bne.n	8013862 <vTraceEnable+0x26>
		prvTraceError("vTraceEnable(TRC_START_AWAIT_HOST) not allowed in Snapshot mode");
 801385a:	4807      	ldr	r0, [pc, #28]	; (8013878 <vTraceEnable+0x3c>)
 801385c:	f001 fea2 	bl	80155a4 <prvTraceError>
}
 8013860:	e005      	b.n	801386e <vTraceEnable+0x32>
	else if (startOption != TRC_INIT)
 8013862:	687b      	ldr	r3, [r7, #4]
 8013864:	2b00      	cmp	r3, #0
 8013866:	d002      	beq.n	801386e <vTraceEnable+0x32>
		prvTraceError("Unexpected argument to vTraceEnable (snapshot mode)");
 8013868:	4804      	ldr	r0, [pc, #16]	; (801387c <vTraceEnable+0x40>)
 801386a:	f001 fe9b 	bl	80155a4 <prvTraceError>
}
 801386e:	bf00      	nop
 8013870:	3708      	adds	r7, #8
 8013872:	46bd      	mov	sp, r7
 8013874:	bd80      	pop	{r7, pc}
 8013876:	bf00      	nop
 8013878:	080185d0 	.word	0x080185d0
 801387c:	08018610 	.word	0x08018610

08013880 <vTraceSetStopHook>:
 * Sets a function to be called when the recorder is stopped. This can be used
 * to save the trace to a file system, if available. This is only implemented
 * for snapshot mode.
 ******************************************************************************/
void vTraceSetStopHook(TRACE_STOP_HOOK stopHookFunction)
{
 8013880:	b480      	push	{r7}
 8013882:	b083      	sub	sp, #12
 8013884:	af00      	add	r7, sp, #0
 8013886:	6078      	str	r0, [r7, #4]
	vTraceStopHookPtr = stopHookFunction;
 8013888:	4a04      	ldr	r2, [pc, #16]	; (801389c <vTraceSetStopHook+0x1c>)
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	6013      	str	r3, [r2, #0]
}
 801388e:	bf00      	nop
 8013890:	370c      	adds	r7, #12
 8013892:	46bd      	mov	sp, r7
 8013894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013898:	4770      	bx	lr
 801389a:	bf00      	nop
 801389c:	20001dbc 	.word	0x20001dbc

080138a0 <vTraceClear>:
 *
 * Resets the recorder. Only necessary if a restart is desired - this is not
 * needed in the startup initialization.
 ******************************************************************************/
void vTraceClear(void)
{
 80138a0:	b580      	push	{r7, lr}
 80138a2:	b084      	sub	sp, #16
 80138a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80138a6:	f3ef 8310 	mrs	r3, PRIMASK
 80138aa:	603b      	str	r3, [r7, #0]
  return(result);
 80138ac:	683b      	ldr	r3, [r7, #0]
	TRACE_ALLOC_CRITICAL_SECTION();
	trcCRITICAL_SECTION_BEGIN();
 80138ae:	60fb      	str	r3, [r7, #12]
 80138b0:	2301      	movs	r3, #1
 80138b2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80138b4:	687b      	ldr	r3, [r7, #4]
 80138b6:	f383 8810 	msr	PRIMASK, r3
 80138ba:	4b1f      	ldr	r3, [pc, #124]	; (8013938 <vTraceClear+0x98>)
 80138bc:	681b      	ldr	r3, [r3, #0]
 80138be:	3301      	adds	r3, #1
 80138c0:	4a1d      	ldr	r2, [pc, #116]	; (8013938 <vTraceClear+0x98>)
 80138c2:	6013      	str	r3, [r2, #0]
	RecorderDataPtr->absTimeLastEventSecond = 0;
 80138c4:	4b1d      	ldr	r3, [pc, #116]	; (801393c <vTraceClear+0x9c>)
 80138c6:	681b      	ldr	r3, [r3, #0]
 80138c8:	2200      	movs	r2, #0
 80138ca:	62da      	str	r2, [r3, #44]	; 0x2c
	RecorderDataPtr->absTimeLastEvent = 0;
 80138cc:	4b1b      	ldr	r3, [pc, #108]	; (801393c <vTraceClear+0x9c>)
 80138ce:	681b      	ldr	r3, [r3, #0]
 80138d0:	2200      	movs	r2, #0
 80138d2:	629a      	str	r2, [r3, #40]	; 0x28
	RecorderDataPtr->nextFreeIndex = 0;
 80138d4:	4b19      	ldr	r3, [pc, #100]	; (801393c <vTraceClear+0x9c>)
 80138d6:	681b      	ldr	r3, [r3, #0]
 80138d8:	2200      	movs	r2, #0
 80138da:	61da      	str	r2, [r3, #28]
	RecorderDataPtr->numEvents = 0;
 80138dc:	4b17      	ldr	r3, [pc, #92]	; (801393c <vTraceClear+0x9c>)
 80138de:	681b      	ldr	r3, [r3, #0]
 80138e0:	2200      	movs	r2, #0
 80138e2:	615a      	str	r2, [r3, #20]
	RecorderDataPtr->bufferIsFull = 0;
 80138e4:	4b15      	ldr	r3, [pc, #84]	; (801393c <vTraceClear+0x9c>)
 80138e6:	681b      	ldr	r3, [r3, #0]
 80138e8:	2200      	movs	r2, #0
 80138ea:	621a      	str	r2, [r3, #32]
	traceErrorMessage = NULL;
 80138ec:	4b14      	ldr	r3, [pc, #80]	; (8013940 <vTraceClear+0xa0>)
 80138ee:	2200      	movs	r2, #0
 80138f0:	601a      	str	r2, [r3, #0]
	RecorderDataPtr->internalErrorOccured = 0;
 80138f2:	4b12      	ldr	r3, [pc, #72]	; (801393c <vTraceClear+0x9c>)
 80138f4:	681b      	ldr	r3, [r3, #0]
 80138f6:	2200      	movs	r2, #0
 80138f8:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
	(void)memset(RecorderDataPtr->eventData, 0, RecorderDataPtr->maxEvents * 4);
 80138fc:	4b0f      	ldr	r3, [pc, #60]	; (801393c <vTraceClear+0x9c>)
 80138fe:	681b      	ldr	r3, [r3, #0]
 8013900:	f603 1068 	addw	r0, r3, #2408	; 0x968
 8013904:	4b0d      	ldr	r3, [pc, #52]	; (801393c <vTraceClear+0x9c>)
 8013906:	681b      	ldr	r3, [r3, #0]
 8013908:	699b      	ldr	r3, [r3, #24]
 801390a:	009b      	lsls	r3, r3, #2
 801390c:	461a      	mov	r2, r3
 801390e:	2100      	movs	r1, #0
 8013910:	f004 fca7 	bl	8018262 <memset>
	handle_of_last_logged_task = 0;
 8013914:	4b0b      	ldr	r3, [pc, #44]	; (8013944 <vTraceClear+0xa4>)
 8013916:	2200      	movs	r2, #0
 8013918:	701a      	strb	r2, [r3, #0]
	trcCRITICAL_SECTION_END();
 801391a:	4b07      	ldr	r3, [pc, #28]	; (8013938 <vTraceClear+0x98>)
 801391c:	681b      	ldr	r3, [r3, #0]
 801391e:	3b01      	subs	r3, #1
 8013920:	4a05      	ldr	r2, [pc, #20]	; (8013938 <vTraceClear+0x98>)
 8013922:	6013      	str	r3, [r2, #0]
 8013924:	68fb      	ldr	r3, [r7, #12]
 8013926:	60bb      	str	r3, [r7, #8]
 8013928:	68bb      	ldr	r3, [r7, #8]
 801392a:	f383 8810 	msr	PRIMASK, r3
}
 801392e:	bf00      	nop
 8013930:	3710      	adds	r7, #16
 8013932:	46bd      	mov	sp, r7
 8013934:	bd80      	pop	{r7, pc}
 8013936:	bf00      	nop
 8013938:	20001dac 	.word	0x20001dac
 801393c:	20001e50 	.word	0x20001e50
 8013940:	20001db4 	.word	0x20001db4
 8013944:	20001db9 	.word	0x20001db9

08013948 <uiTraceStart>:
 *
 * This function is obsolete, but has been saved for backwards compatibility.
 * We recommend using vTraceEnable instead.
 ******************************************************************************/
uint32_t uiTraceStart(void)
{
 8013948:	b580      	push	{r7, lr}
 801394a:	b086      	sub	sp, #24
 801394c:	af00      	add	r7, sp, #0
	traceHandle handle;
	TRACE_ALLOC_CRITICAL_SECTION();

	handle = 0;
 801394e:	2300      	movs	r3, #0
 8013950:	75fb      	strb	r3, [r7, #23]

	if (RecorderDataPtr == NULL)
 8013952:	4b2f      	ldr	r3, [pc, #188]	; (8013a10 <uiTraceStart+0xc8>)
 8013954:	681b      	ldr	r3, [r3, #0]
 8013956:	2b00      	cmp	r3, #0
 8013958:	d10a      	bne.n	8013970 <uiTraceStart+0x28>
	{
		TRACE_ASSERT(RecorderDataPtr != NULL, "Recorder not initialized. Use vTraceEnable() instead!", 0);
 801395a:	4b2d      	ldr	r3, [pc, #180]	; (8013a10 <uiTraceStart+0xc8>)
 801395c:	681b      	ldr	r3, [r3, #0]
 801395e:	2b00      	cmp	r3, #0
 8013960:	d104      	bne.n	801396c <uiTraceStart+0x24>
 8013962:	482c      	ldr	r0, [pc, #176]	; (8013a14 <uiTraceStart+0xcc>)
 8013964:	f001 fe1e 	bl	80155a4 <prvTraceError>
 8013968:	2300      	movs	r3, #0
 801396a:	e04c      	b.n	8013a06 <uiTraceStart+0xbe>
		return 0;
 801396c:	2300      	movs	r3, #0
 801396e:	e04a      	b.n	8013a06 <uiTraceStart+0xbe>
	}

	if (RecorderDataPtr->recorderActive == 1)
 8013970:	4b27      	ldr	r3, [pc, #156]	; (8013a10 <uiTraceStart+0xc8>)
 8013972:	681b      	ldr	r3, [r3, #0]
 8013974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013976:	2b01      	cmp	r3, #1
 8013978:	d101      	bne.n	801397e <uiTraceStart+0x36>
		return 1; /* Already running */
 801397a:	2301      	movs	r3, #1
 801397c:	e043      	b.n	8013a06 <uiTraceStart+0xbe>

	if (traceErrorMessage == NULL)
 801397e:	4b26      	ldr	r3, [pc, #152]	; (8013a18 <uiTraceStart+0xd0>)
 8013980:	681b      	ldr	r3, [r3, #0]
 8013982:	2b00      	cmp	r3, #0
 8013984:	d13c      	bne.n	8013a00 <uiTraceStart+0xb8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8013986:	f3ef 8310 	mrs	r3, PRIMASK
 801398a:	60bb      	str	r3, [r7, #8]
  return(result);
 801398c:	68bb      	ldr	r3, [r7, #8]
	{
		trcCRITICAL_SECTION_BEGIN();
 801398e:	613b      	str	r3, [r7, #16]
 8013990:	2301      	movs	r3, #1
 8013992:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013994:	68fb      	ldr	r3, [r7, #12]
 8013996:	f383 8810 	msr	PRIMASK, r3
 801399a:	4b20      	ldr	r3, [pc, #128]	; (8013a1c <uiTraceStart+0xd4>)
 801399c:	681b      	ldr	r3, [r3, #0]
 801399e:	3301      	adds	r3, #1
 80139a0:	4a1e      	ldr	r2, [pc, #120]	; (8013a1c <uiTraceStart+0xd4>)
 80139a2:	6013      	str	r3, [r2, #0]
		RecorderDataPtr->recorderActive = 1;
 80139a4:	4b1a      	ldr	r3, [pc, #104]	; (8013a10 <uiTraceStart+0xc8>)
 80139a6:	681b      	ldr	r3, [r3, #0]
 80139a8:	2201      	movs	r2, #1
 80139aa:	631a      	str	r2, [r3, #48]	; 0x30

		handle = TRACE_GET_TASK_NUMBER(TRACE_GET_CURRENT_TASK());
 80139ac:	f7ff fdb5 	bl	801351a <prvTraceGetCurrentTaskHandle>
 80139b0:	4603      	mov	r3, r0
 80139b2:	4618      	mov	r0, r3
 80139b4:	f7ff fcea 	bl	801338c <prvTraceGetTaskNumberLow16>
 80139b8:	4603      	mov	r3, r0
 80139ba:	75fb      	strb	r3, [r7, #23]
		if (handle == 0)
 80139bc:	7dfb      	ldrb	r3, [r7, #23]
 80139be:	2b00      	cmp	r3, #0
 80139c0:	d110      	bne.n	80139e4 <uiTraceStart+0x9c>
		{
			/* This occurs if the scheduler is not yet started.
			This creates a dummy "(startup)" task entry internally in the
			recorder */
			handle = prvTraceGetObjectHandle(TRACE_CLASS_TASK);
 80139c2:	2003      	movs	r0, #3
 80139c4:	f001 fbee 	bl	80151a4 <prvTraceGetObjectHandle>
 80139c8:	4603      	mov	r3, r0
 80139ca:	75fb      	strb	r3, [r7, #23]
			prvTraceSetObjectName(TRACE_CLASS_TASK, handle, "(startup)");
 80139cc:	7dfb      	ldrb	r3, [r7, #23]
 80139ce:	4a14      	ldr	r2, [pc, #80]	; (8013a20 <uiTraceStart+0xd8>)
 80139d0:	4619      	mov	r1, r3
 80139d2:	2003      	movs	r0, #3
 80139d4:	f001 fd28 	bl	8015428 <prvTraceSetObjectName>

			prvTraceSetPriorityProperty(TRACE_CLASS_TASK, handle, 0);
 80139d8:	7dfb      	ldrb	r3, [r7, #23]
 80139da:	2200      	movs	r2, #0
 80139dc:	4619      	mov	r1, r3
 80139de:	2003      	movs	r0, #3
 80139e0:	f001 f932 	bl	8014c48 <prvTraceSetPriorityProperty>
		}

		prvTraceStoreTaskswitch(handle); /* Register the currently running task */
 80139e4:	7dfb      	ldrb	r3, [r7, #23]
 80139e6:	4618      	mov	r0, r3
 80139e8:	f001 f804 	bl	80149f4 <prvTraceStoreTaskswitch>
		trcCRITICAL_SECTION_END();
 80139ec:	4b0b      	ldr	r3, [pc, #44]	; (8013a1c <uiTraceStart+0xd4>)
 80139ee:	681b      	ldr	r3, [r3, #0]
 80139f0:	3b01      	subs	r3, #1
 80139f2:	4a0a      	ldr	r2, [pc, #40]	; (8013a1c <uiTraceStart+0xd4>)
 80139f4:	6013      	str	r3, [r2, #0]
 80139f6:	693b      	ldr	r3, [r7, #16]
 80139f8:	607b      	str	r3, [r7, #4]
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	f383 8810 	msr	PRIMASK, r3
	}

	return RecorderDataPtr->recorderActive;
 8013a00:	4b03      	ldr	r3, [pc, #12]	; (8013a10 <uiTraceStart+0xc8>)
 8013a02:	681b      	ldr	r3, [r3, #0]
 8013a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
 8013a06:	4618      	mov	r0, r3
 8013a08:	3718      	adds	r7, #24
 8013a0a:	46bd      	mov	sp, r7
 8013a0c:	bd80      	pop	{r7, pc}
 8013a0e:	bf00      	nop
 8013a10:	20001e50 	.word	0x20001e50
 8013a14:	08018644 	.word	0x08018644
 8013a18:	20001db4 	.word	0x20001db4
 8013a1c:	20001dac 	.word	0x20001dac
 8013a20:	08018688 	.word	0x08018688

08013a24 <vTraceStart>:
 *
 * This function is obsolete, but has been saved for backwards compatibility.
 * We recommend using vTraceEnable instead.
 ******************************************************************************/
void vTraceStart(void)
{
 8013a24:	b580      	push	{r7, lr}
 8013a26:	af00      	add	r7, sp, #0
	(void)uiTraceStart();
 8013a28:	f7ff ff8e 	bl	8013948 <uiTraceStart>
}
 8013a2c:	bf00      	nop
 8013a2e:	bd80      	pop	{r7, pc}

08013a30 <vTraceStop>:
 *
 * Stops the recorder. The recording can be resumed by calling vTraceStart.
 * This does not reset the recorder. Use vTraceClear if that is desired.
 ******************************************************************************/
void vTraceStop(void)
{
 8013a30:	b580      	push	{r7, lr}
 8013a32:	af00      	add	r7, sp, #0
	if (RecorderDataPtr != NULL)
 8013a34:	4b08      	ldr	r3, [pc, #32]	; (8013a58 <vTraceStop+0x28>)
 8013a36:	681b      	ldr	r3, [r3, #0]
 8013a38:	2b00      	cmp	r3, #0
 8013a3a:	d003      	beq.n	8013a44 <vTraceStop+0x14>
	{
		RecorderDataPtr->recorderActive = 0;
 8013a3c:	4b06      	ldr	r3, [pc, #24]	; (8013a58 <vTraceStop+0x28>)
 8013a3e:	681b      	ldr	r3, [r3, #0]
 8013a40:	2200      	movs	r2, #0
 8013a42:	631a      	str	r2, [r3, #48]	; 0x30
	}

	if (vTraceStopHookPtr != (TRACE_STOP_HOOK)0)
 8013a44:	4b05      	ldr	r3, [pc, #20]	; (8013a5c <vTraceStop+0x2c>)
 8013a46:	681b      	ldr	r3, [r3, #0]
 8013a48:	2b00      	cmp	r3, #0
 8013a4a:	d002      	beq.n	8013a52 <vTraceStop+0x22>
	{
		(*vTraceStopHookPtr)();			/* An application call-back function. */
 8013a4c:	4b03      	ldr	r3, [pc, #12]	; (8013a5c <vTraceStop+0x2c>)
 8013a4e:	681b      	ldr	r3, [r3, #0]
 8013a50:	4798      	blx	r3
	}
}
 8013a52:	bf00      	nop
 8013a54:	bd80      	pop	{r7, pc}
 8013a56:	bf00      	nop
 8013a58:	20001e50 	.word	0x20001e50
 8013a5c:	20001dbc 	.word	0x20001dbc

08013a60 <xTraceIsRecordingEnabled>:
/*******************************************************************************
* xTraceIsRecordingEnabled
* Returns true (1) if the recorder is enabled (i.e. is recording), otherwise 0.
******************************************************************************/
int xTraceIsRecordingEnabled(void)
{
 8013a60:	b480      	push	{r7}
 8013a62:	af00      	add	r7, sp, #0
	if (RecorderDataPtr != NULL)
 8013a64:	4b06      	ldr	r3, [pc, #24]	; (8013a80 <xTraceIsRecordingEnabled+0x20>)
 8013a66:	681b      	ldr	r3, [r3, #0]
 8013a68:	2b00      	cmp	r3, #0
 8013a6a:	d003      	beq.n	8013a74 <xTraceIsRecordingEnabled+0x14>
	{
		return (int)RecorderDataPtr->recorderActive;
 8013a6c:	4b04      	ldr	r3, [pc, #16]	; (8013a80 <xTraceIsRecordingEnabled+0x20>)
 8013a6e:	681b      	ldr	r3, [r3, #0]
 8013a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013a72:	e000      	b.n	8013a76 <xTraceIsRecordingEnabled+0x16>
	}
	else
	{
		return 0;
 8013a74:	2300      	movs	r3, #0
	}
}
 8013a76:	4618      	mov	r0, r3
 8013a78:	46bd      	mov	sp, r7
 8013a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a7e:	4770      	bx	lr
 8013a80:	20001e50 	.word	0x20001e50

08013a84 <xTraceGetLastError>:
 *
 * Gives the last error message, if any. NULL if no error message is stored.
 * Any error message is also presented when opening a trace file.
 ******************************************************************************/
const char* xTraceGetLastError(void)
{
 8013a84:	b480      	push	{r7}
 8013a86:	af00      	add	r7, sp, #0
	return traceErrorMessage;
 8013a88:	4b03      	ldr	r3, [pc, #12]	; (8013a98 <xTraceGetLastError+0x14>)
 8013a8a:	681b      	ldr	r3, [r3, #0]
}
 8013a8c:	4618      	mov	r0, r3
 8013a8e:	46bd      	mov	sp, r7
 8013a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a94:	4770      	bx	lr
 8013a96:	bf00      	nop
 8013a98:	20001db4 	.word	0x20001db4

08013a9c <vTraceClearError>:
* By calling this function, it may be possible to start/restart the trace
* despite errors in the recorder, but there is no guarantee that the trace
* recorder will work correctly in that case, depending on the type of error.
******************************************************************************/
void vTraceClearError(void)
{
 8013a9c:	b480      	push	{r7}
 8013a9e:	af00      	add	r7, sp, #0
	traceErrorMessage = NULL;
 8013aa0:	4b08      	ldr	r3, [pc, #32]	; (8013ac4 <vTraceClearError+0x28>)
 8013aa2:	2200      	movs	r2, #0
 8013aa4:	601a      	str	r2, [r3, #0]
	if (RecorderDataPtr != NULL)
 8013aa6:	4b08      	ldr	r3, [pc, #32]	; (8013ac8 <vTraceClearError+0x2c>)
 8013aa8:	681b      	ldr	r3, [r3, #0]
 8013aaa:	2b00      	cmp	r3, #0
 8013aac:	d004      	beq.n	8013ab8 <vTraceClearError+0x1c>
	{
		RecorderDataPtr->internalErrorOccured = 0;
 8013aae:	4b06      	ldr	r3, [pc, #24]	; (8013ac8 <vTraceClearError+0x2c>)
 8013ab0:	681b      	ldr	r3, [r3, #0]
 8013ab2:	2200      	movs	r2, #0
 8013ab4:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
	}
}
 8013ab8:	bf00      	nop
 8013aba:	46bd      	mov	sp, r7
 8013abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ac0:	4770      	bx	lr
 8013ac2:	bf00      	nop
 8013ac4:	20001db4 	.word	0x20001db4
 8013ac8:	20001e50 	.word	0x20001e50

08013acc <xTraceGetTraceBuffer>:
 * uiTraceGetTraceBufferSize if you wish to implement an own store/upload
 * solution, e.g., in case a debugger connection is not available for uploading
 * the data.
 ******************************************************************************/
void* xTraceGetTraceBuffer(void)
{
 8013acc:	b480      	push	{r7}
 8013ace:	af00      	add	r7, sp, #0
	return RecorderDataPtr;
 8013ad0:	4b03      	ldr	r3, [pc, #12]	; (8013ae0 <xTraceGetTraceBuffer+0x14>)
 8013ad2:	681b      	ldr	r3, [r3, #0]
}
 8013ad4:	4618      	mov	r0, r3
 8013ad6:	46bd      	mov	sp, r7
 8013ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013adc:	4770      	bx	lr
 8013ade:	bf00      	nop
 8013ae0:	20001e50 	.word	0x20001e50

08013ae4 <uiTraceGetTraceBufferSize>:
 * Gets the size of the recorder data structure. For use together with
 * vTraceGetTraceBuffer if you wish to implement an own store/upload solution,
 * e.g., in case a debugger connection is not available for uploading the data.
 ******************************************************************************/
uint32_t uiTraceGetTraceBufferSize(void)
{
 8013ae4:	b480      	push	{r7}
 8013ae6:	af00      	add	r7, sp, #0
	return sizeof(RecorderDataType);
 8013ae8:	f641 1318 	movw	r3, #6424	; 0x1918
}
 8013aec:	4618      	mov	r0, r3
 8013aee:	46bd      	mov	sp, r7
 8013af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013af4:	4770      	bx	lr

08013af6 <prvTraceTaskInstanceFinish>:
 * prvTraceTaskInstanceFinish
 *
 * Private common function for the vTraceTaskInstanceFinishXXX functions.
 *****************************************************************************/
static void prvTraceTaskInstanceFinish(int8_t direct)
{
 8013af6:	b580      	push	{r7, lr}
 8013af8:	b088      	sub	sp, #32
 8013afa:	af00      	add	r7, sp, #0
 8013afc:	4603      	mov	r3, r0
 8013afe:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8013b00:	f3ef 8310 	mrs	r3, PRIMASK
 8013b04:	60fb      	str	r3, [r7, #12]
  return(result);
 8013b06:	68fb      	ldr	r3, [r7, #12]
	TaskInstanceStatusEvent* tis;
	uint8_t dts45;

	TRACE_ALLOC_CRITICAL_SECTION();

	trcCRITICAL_SECTION_BEGIN();
 8013b08:	61fb      	str	r3, [r7, #28]
 8013b0a:	2301      	movs	r3, #1
 8013b0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013b0e:	693b      	ldr	r3, [r7, #16]
 8013b10:	f383 8810 	msr	PRIMASK, r3
 8013b14:	4b1b      	ldr	r3, [pc, #108]	; (8013b84 <prvTraceTaskInstanceFinish+0x8e>)
 8013b16:	681b      	ldr	r3, [r3, #0]
 8013b18:	3301      	adds	r3, #1
 8013b1a:	4a1a      	ldr	r2, [pc, #104]	; (8013b84 <prvTraceTaskInstanceFinish+0x8e>)
 8013b1c:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task)
 8013b1e:	4b1a      	ldr	r3, [pc, #104]	; (8013b88 <prvTraceTaskInstanceFinish+0x92>)
 8013b20:	681b      	ldr	r3, [r3, #0]
 8013b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013b24:	2b00      	cmp	r3, #0
 8013b26:	d01e      	beq.n	8013b66 <prvTraceTaskInstanceFinish+0x70>
 8013b28:	4b18      	ldr	r3, [pc, #96]	; (8013b8c <prvTraceTaskInstanceFinish+0x96>)
 8013b2a:	781b      	ldrb	r3, [r3, #0]
 8013b2c:	2b00      	cmp	r3, #0
 8013b2e:	d01a      	beq.n	8013b66 <prvTraceTaskInstanceFinish+0x70>
	{
		dts45 = (uint8_t)prvTraceGetDTS(0xFF);
 8013b30:	20ff      	movs	r0, #255	; 0xff
 8013b32:	f001 fda1 	bl	8015678 <prvTraceGetDTS>
 8013b36:	4603      	mov	r3, r0
 8013b38:	76fb      	strb	r3, [r7, #27]
		tis = (TaskInstanceStatusEvent*) prvTraceNextFreeEventBufferSlot();
 8013b3a:	f001 fab7 	bl	80150ac <prvTraceNextFreeEventBufferSlot>
 8013b3e:	6178      	str	r0, [r7, #20]
		if (tis != NULL)
 8013b40:	697b      	ldr	r3, [r7, #20]
 8013b42:	2b00      	cmp	r3, #0
 8013b44:	d00f      	beq.n	8013b66 <prvTraceTaskInstanceFinish+0x70>
		{
			if (direct == 0)
 8013b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013b4a:	2b00      	cmp	r3, #0
 8013b4c:	d103      	bne.n	8013b56 <prvTraceTaskInstanceFinish+0x60>
				tis->type = TASK_INSTANCE_FINISHED_NEXT_KSE;
 8013b4e:	697b      	ldr	r3, [r7, #20]
 8013b50:	22d0      	movs	r2, #208	; 0xd0
 8013b52:	701a      	strb	r2, [r3, #0]
 8013b54:	e002      	b.n	8013b5c <prvTraceTaskInstanceFinish+0x66>
			else
				tis->type = TASK_INSTANCE_FINISHED_DIRECT;
 8013b56:	697b      	ldr	r3, [r7, #20]
 8013b58:	22d1      	movs	r2, #209	; 0xd1
 8013b5a:	701a      	strb	r2, [r3, #0]

			tis->dts = dts45;
 8013b5c:	697b      	ldr	r3, [r7, #20]
 8013b5e:	7efa      	ldrb	r2, [r7, #27]
 8013b60:	70da      	strb	r2, [r3, #3]
			prvTraceUpdateCounters();
 8013b62:	f001 fd6b 	bl	801563c <prvTraceUpdateCounters>
		}
	}
	trcCRITICAL_SECTION_END();
 8013b66:	4b07      	ldr	r3, [pc, #28]	; (8013b84 <prvTraceTaskInstanceFinish+0x8e>)
 8013b68:	681b      	ldr	r3, [r3, #0]
 8013b6a:	3b01      	subs	r3, #1
 8013b6c:	4a05      	ldr	r2, [pc, #20]	; (8013b84 <prvTraceTaskInstanceFinish+0x8e>)
 8013b6e:	6013      	str	r3, [r2, #0]
 8013b70:	69fb      	ldr	r3, [r7, #28]
 8013b72:	60bb      	str	r3, [r7, #8]
 8013b74:	68bb      	ldr	r3, [r7, #8]
 8013b76:	f383 8810 	msr	PRIMASK, r3
}
 8013b7a:	bf00      	nop
 8013b7c:	3720      	adds	r7, #32
 8013b7e:	46bd      	mov	sp, r7
 8013b80:	bd80      	pop	{r7, pc}
 8013b82:	bf00      	nop
 8013b84:	20001dac 	.word	0x20001dac
 8013b88:	20001e50 	.word	0x20001e50
 8013b8c:	20001db9 	.word	0x20001db9

08013b90 <vTraceInstanceFinishedNext>:
 *			processCommand(command);
 *          vTraceInstanceFinishedNext();
 *		}
 *****************************************************************************/
void vTraceInstanceFinishedNext(void)
{
 8013b90:	b580      	push	{r7, lr}
 8013b92:	af00      	add	r7, sp, #0
    prvTraceTaskInstanceFinish(0);
 8013b94:	2000      	movs	r0, #0
 8013b96:	f7ff ffae 	bl	8013af6 <prvTraceTaskInstanceFinish>
}
 8013b9a:	bf00      	nop
 8013b9c:	bd80      	pop	{r7, pc}

08013b9e <vTraceInstanceFinishedNow>:
 *			DoSometingElse();
 *          vTraceInstanceFinishedNext();
 *      }
 *****************************************************************************/
void vTraceInstanceFinishedNow(void)
{
 8013b9e:	b580      	push	{r7, lr}
 8013ba0:	af00      	add	r7, sp, #0
	prvTraceTaskInstanceFinish(1);
 8013ba2:	2001      	movs	r0, #1
 8013ba4:	f7ff ffa7 	bl	8013af6 <prvTraceTaskInstanceFinish>
}
 8013ba8:	bf00      	nop
 8013baa:	bd80      	pop	{r7, pc}

08013bac <xTraceSetISRProperties>:
 *		 ...
 *		 vTraceStoreISREnd(0);
 *	 }
 ******************************************************************************/
 traceHandle xTraceSetISRProperties(const char* name, uint8_t priority)
{
 8013bac:	b580      	push	{r7, lr}
 8013bae:	b082      	sub	sp, #8
 8013bb0:	af00      	add	r7, sp, #0
 8013bb2:	6078      	str	r0, [r7, #4]
 8013bb4:	460b      	mov	r3, r1
 8013bb6:	70fb      	strb	r3, [r7, #3]
	static traceHandle handle = 0;
	TRACE_ASSERT(RecorderDataPtr != NULL, "Recorder not initialized, call vTraceEnable() first!", (traceHandle)0);
 8013bb8:	4b1b      	ldr	r3, [pc, #108]	; (8013c28 <xTraceSetISRProperties+0x7c>)
 8013bba:	681b      	ldr	r3, [r3, #0]
 8013bbc:	2b00      	cmp	r3, #0
 8013bbe:	d104      	bne.n	8013bca <xTraceSetISRProperties+0x1e>
 8013bc0:	481a      	ldr	r0, [pc, #104]	; (8013c2c <xTraceSetISRProperties+0x80>)
 8013bc2:	f001 fcef 	bl	80155a4 <prvTraceError>
 8013bc6:	2300      	movs	r3, #0
 8013bc8:	e02a      	b.n	8013c20 <xTraceSetISRProperties+0x74>
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[TRACE_CLASS_ISR], "xTraceSetISRProperties: Invalid value for handle", 0);
 8013bca:	4b17      	ldr	r3, [pc, #92]	; (8013c28 <xTraceSetISRProperties+0x7c>)
 8013bcc:	681b      	ldr	r3, [r3, #0]
 8013bce:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 8013bd2:	4b17      	ldr	r3, [pc, #92]	; (8013c30 <xTraceSetISRProperties+0x84>)
 8013bd4:	781b      	ldrb	r3, [r3, #0]
 8013bd6:	429a      	cmp	r2, r3
 8013bd8:	d204      	bcs.n	8013be4 <xTraceSetISRProperties+0x38>
 8013bda:	4816      	ldr	r0, [pc, #88]	; (8013c34 <xTraceSetISRProperties+0x88>)
 8013bdc:	f001 fce2 	bl	80155a4 <prvTraceError>
 8013be0:	2300      	movs	r3, #0
 8013be2:	e01d      	b.n	8013c20 <xTraceSetISRProperties+0x74>
	TRACE_ASSERT(name != NULL, "xTraceSetISRProperties: name == NULL", 0);
 8013be4:	687b      	ldr	r3, [r7, #4]
 8013be6:	2b00      	cmp	r3, #0
 8013be8:	d104      	bne.n	8013bf4 <xTraceSetISRProperties+0x48>
 8013bea:	4813      	ldr	r0, [pc, #76]	; (8013c38 <xTraceSetISRProperties+0x8c>)
 8013bec:	f001 fcda 	bl	80155a4 <prvTraceError>
 8013bf0:	2300      	movs	r3, #0
 8013bf2:	e015      	b.n	8013c20 <xTraceSetISRProperties+0x74>

	handle++;
 8013bf4:	4b0e      	ldr	r3, [pc, #56]	; (8013c30 <xTraceSetISRProperties+0x84>)
 8013bf6:	781b      	ldrb	r3, [r3, #0]
 8013bf8:	3301      	adds	r3, #1
 8013bfa:	b2da      	uxtb	r2, r3
 8013bfc:	4b0c      	ldr	r3, [pc, #48]	; (8013c30 <xTraceSetISRProperties+0x84>)
 8013bfe:	701a      	strb	r2, [r3, #0]

	prvTraceSetObjectName(TRACE_CLASS_ISR, handle, name);
 8013c00:	4b0b      	ldr	r3, [pc, #44]	; (8013c30 <xTraceSetISRProperties+0x84>)
 8013c02:	781b      	ldrb	r3, [r3, #0]
 8013c04:	687a      	ldr	r2, [r7, #4]
 8013c06:	4619      	mov	r1, r3
 8013c08:	2004      	movs	r0, #4
 8013c0a:	f001 fc0d 	bl	8015428 <prvTraceSetObjectName>
	prvTraceSetPriorityProperty(TRACE_CLASS_ISR, handle, priority);
 8013c0e:	4b08      	ldr	r3, [pc, #32]	; (8013c30 <xTraceSetISRProperties+0x84>)
 8013c10:	781b      	ldrb	r3, [r3, #0]
 8013c12:	78fa      	ldrb	r2, [r7, #3]
 8013c14:	4619      	mov	r1, r3
 8013c16:	2004      	movs	r0, #4
 8013c18:	f001 f816 	bl	8014c48 <prvTraceSetPriorityProperty>

	return handle;
 8013c1c:	4b04      	ldr	r3, [pc, #16]	; (8013c30 <xTraceSetISRProperties+0x84>)
 8013c1e:	781b      	ldrb	r3, [r3, #0]
}
 8013c20:	4618      	mov	r0, r3
 8013c22:	3708      	adds	r7, #8
 8013c24:	46bd      	mov	sp, r7
 8013c26:	bd80      	pop	{r7, pc}
 8013c28:	20001e50 	.word	0x20001e50
 8013c2c:	08018694 	.word	0x08018694
 8013c30:	20001e54 	.word	0x20001e54
 8013c34:	080186d8 	.word	0x080186d8
 8013c38:	08018718 	.word	0x08018718

08013c3c <vTraceStoreISRBegin>:
 *		 ...
 *		 vTraceStoreISREnd(0);
 *	 }
 ******************************************************************************/
void vTraceStoreISRBegin(traceHandle handle)
{
 8013c3c:	b580      	push	{r7, lr}
 8013c3e:	b088      	sub	sp, #32
 8013c40:	af00      	add	r7, sp, #0
 8013c42:	4603      	mov	r3, r0
 8013c44:	71fb      	strb	r3, [r7, #7]
	TRACE_ALLOC_CRITICAL_SECTION();

	if (recorder_busy)
 8013c46:	4b3b      	ldr	r3, [pc, #236]	; (8013d34 <vTraceStoreISRBegin+0xf8>)
 8013c48:	681b      	ldr	r3, [r3, #0]
 8013c4a:	2b00      	cmp	r3, #0
 8013c4c:	d003      	beq.n	8013c56 <vTraceStoreISRBegin+0x1a>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("vTraceStoreISRBegin - recorder busy! See code comment.");
 8013c4e:	483a      	ldr	r0, [pc, #232]	; (8013d38 <vTraceStoreISRBegin+0xfc>)
 8013c50:	f001 fca8 	bl	80155a4 <prvTraceError>
		return;
 8013c54:	e06a      	b.n	8013d2c <vTraceStoreISRBegin+0xf0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8013c56:	f3ef 8310 	mrs	r3, PRIMASK
 8013c5a:	60fb      	str	r3, [r7, #12]
  return(result);
 8013c5c:	68fb      	ldr	r3, [r7, #12]
	}
	trcCRITICAL_SECTION_BEGIN();
 8013c5e:	61fb      	str	r3, [r7, #28]
 8013c60:	2301      	movs	r3, #1
 8013c62:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013c64:	693b      	ldr	r3, [r7, #16]
 8013c66:	f383 8810 	msr	PRIMASK, r3
 8013c6a:	4b32      	ldr	r3, [pc, #200]	; (8013d34 <vTraceStoreISRBegin+0xf8>)
 8013c6c:	681b      	ldr	r3, [r3, #0]
 8013c6e:	3301      	adds	r3, #1
 8013c70:	4a30      	ldr	r2, [pc, #192]	; (8013d34 <vTraceStoreISRBegin+0xf8>)
 8013c72:	6013      	str	r3, [r2, #0]

	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task)
 8013c74:	4b31      	ldr	r3, [pc, #196]	; (8013d3c <vTraceStoreISRBegin+0x100>)
 8013c76:	681b      	ldr	r3, [r3, #0]
 8013c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013c7a:	2b00      	cmp	r3, #0
 8013c7c:	d04c      	beq.n	8013d18 <vTraceStoreISRBegin+0xdc>
 8013c7e:	4b30      	ldr	r3, [pc, #192]	; (8013d40 <vTraceStoreISRBegin+0x104>)
 8013c80:	781b      	ldrb	r3, [r3, #0]
 8013c82:	2b00      	cmp	r3, #0
 8013c84:	d048      	beq.n	8013d18 <vTraceStoreISRBegin+0xdc>
	{
		uint16_t dts4;

		TRACE_ASSERT(handle != 0, "vTraceStoreISRBegin: Invalid ISR handle (NULL)", TRC_UNUSED);
 8013c86:	79fb      	ldrb	r3, [r7, #7]
 8013c88:	2b00      	cmp	r3, #0
 8013c8a:	d103      	bne.n	8013c94 <vTraceStoreISRBegin+0x58>
 8013c8c:	482d      	ldr	r0, [pc, #180]	; (8013d44 <vTraceStoreISRBegin+0x108>)
 8013c8e:	f001 fc89 	bl	80155a4 <prvTraceError>
 8013c92:	e04b      	b.n	8013d2c <vTraceStoreISRBegin+0xf0>
		TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[TRACE_CLASS_ISR], "vTraceStoreISRBegin: Invalid ISR handle (> NISR)", TRC_UNUSED);
 8013c94:	4b29      	ldr	r3, [pc, #164]	; (8013d3c <vTraceStoreISRBegin+0x100>)
 8013c96:	681b      	ldr	r3, [r3, #0]
 8013c98:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8013c9c:	79fa      	ldrb	r2, [r7, #7]
 8013c9e:	429a      	cmp	r2, r3
 8013ca0:	d903      	bls.n	8013caa <vTraceStoreISRBegin+0x6e>
 8013ca2:	4829      	ldr	r0, [pc, #164]	; (8013d48 <vTraceStoreISRBegin+0x10c>)
 8013ca4:	f001 fc7e 	bl	80155a4 <prvTraceError>
 8013ca8:	e040      	b.n	8013d2c <vTraceStoreISRBegin+0xf0>

		dts4 = (uint16_t)prvTraceGetDTS(0xFFFF);
 8013caa:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8013cae:	f001 fce3 	bl	8015678 <prvTraceGetDTS>
 8013cb2:	4603      	mov	r3, r0
 8013cb4:	837b      	strh	r3, [r7, #26]

		if (RecorderDataPtr->recorderActive) /* Need to repeat this check! */
 8013cb6:	4b21      	ldr	r3, [pc, #132]	; (8013d3c <vTraceStoreISRBegin+0x100>)
 8013cb8:	681b      	ldr	r3, [r3, #0]
 8013cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013cbc:	2b00      	cmp	r3, #0
 8013cbe:	d02b      	beq.n	8013d18 <vTraceStoreISRBegin+0xdc>
		{
			if (nISRactive < TRC_CFG_MAX_ISR_NESTING)
 8013cc0:	4b22      	ldr	r3, [pc, #136]	; (8013d4c <vTraceStoreISRBegin+0x110>)
 8013cc2:	f993 3000 	ldrsb.w	r3, [r3]
 8013cc6:	2b07      	cmp	r3, #7
 8013cc8:	dc23      	bgt.n	8013d12 <vTraceStoreISRBegin+0xd6>
			{
				TSEvent* ts;
				uint8_t hnd8 = prvTraceGet8BitHandle(handle);
 8013cca:	79fb      	ldrb	r3, [r7, #7]
 8013ccc:	767b      	strb	r3, [r7, #25]
				isrstack[nISRactive] = handle;
 8013cce:	4b1f      	ldr	r3, [pc, #124]	; (8013d4c <vTraceStoreISRBegin+0x110>)
 8013cd0:	f993 3000 	ldrsb.w	r3, [r3]
 8013cd4:	4619      	mov	r1, r3
 8013cd6:	4a1e      	ldr	r2, [pc, #120]	; (8013d50 <vTraceStoreISRBegin+0x114>)
 8013cd8:	79fb      	ldrb	r3, [r7, #7]
 8013cda:	5453      	strb	r3, [r2, r1]
				nISRactive++;
 8013cdc:	4b1b      	ldr	r3, [pc, #108]	; (8013d4c <vTraceStoreISRBegin+0x110>)
 8013cde:	f993 3000 	ldrsb.w	r3, [r3]
 8013ce2:	b2db      	uxtb	r3, r3
 8013ce4:	3301      	adds	r3, #1
 8013ce6:	b2db      	uxtb	r3, r3
 8013ce8:	b25a      	sxtb	r2, r3
 8013cea:	4b18      	ldr	r3, [pc, #96]	; (8013d4c <vTraceStoreISRBegin+0x110>)
 8013cec:	701a      	strb	r2, [r3, #0]
				ts = (TSEvent*)prvTraceNextFreeEventBufferSlot();
 8013cee:	f001 f9dd 	bl	80150ac <prvTraceNextFreeEventBufferSlot>
 8013cf2:	6178      	str	r0, [r7, #20]
				if (ts != NULL)
 8013cf4:	697b      	ldr	r3, [r7, #20]
 8013cf6:	2b00      	cmp	r3, #0
 8013cf8:	d00e      	beq.n	8013d18 <vTraceStoreISRBegin+0xdc>
				{
					ts->type = TS_ISR_BEGIN;
 8013cfa:	697b      	ldr	r3, [r7, #20]
 8013cfc:	2204      	movs	r2, #4
 8013cfe:	701a      	strb	r2, [r3, #0]
					ts->dts = dts4;
 8013d00:	697b      	ldr	r3, [r7, #20]
 8013d02:	8b7a      	ldrh	r2, [r7, #26]
 8013d04:	805a      	strh	r2, [r3, #2]
					ts->objHandle = hnd8;
 8013d06:	697b      	ldr	r3, [r7, #20]
 8013d08:	7e7a      	ldrb	r2, [r7, #25]
 8013d0a:	705a      	strb	r2, [r3, #1]
					prvTraceUpdateCounters();
 8013d0c:	f001 fc96 	bl	801563c <prvTraceUpdateCounters>
 8013d10:	e002      	b.n	8013d18 <vTraceStoreISRBegin+0xdc>
				}
			}
			else
			{
				/* This should not occur unless something is very wrong */
				prvTraceError("Too many nested interrupts!");
 8013d12:	4810      	ldr	r0, [pc, #64]	; (8013d54 <vTraceStoreISRBegin+0x118>)
 8013d14:	f001 fc46 	bl	80155a4 <prvTraceError>
			}
		}
	}
	trcCRITICAL_SECTION_END();
 8013d18:	4b06      	ldr	r3, [pc, #24]	; (8013d34 <vTraceStoreISRBegin+0xf8>)
 8013d1a:	681b      	ldr	r3, [r3, #0]
 8013d1c:	3b01      	subs	r3, #1
 8013d1e:	4a05      	ldr	r2, [pc, #20]	; (8013d34 <vTraceStoreISRBegin+0xf8>)
 8013d20:	6013      	str	r3, [r2, #0]
 8013d22:	69fb      	ldr	r3, [r7, #28]
 8013d24:	60bb      	str	r3, [r7, #8]
 8013d26:	68bb      	ldr	r3, [r7, #8]
 8013d28:	f383 8810 	msr	PRIMASK, r3
}
 8013d2c:	3720      	adds	r7, #32
 8013d2e:	46bd      	mov	sp, r7
 8013d30:	bd80      	pop	{r7, pc}
 8013d32:	bf00      	nop
 8013d34:	20001dac 	.word	0x20001dac
 8013d38:	0801874c 	.word	0x0801874c
 8013d3c:	20001e50 	.word	0x20001e50
 8013d40:	20001db9 	.word	0x20001db9
 8013d44:	08018784 	.word	0x08018784
 8013d48:	080187c4 	.word	0x080187c4
 8013d4c:	20001db8 	.word	0x20001db8
 8013d50:	20001d94 	.word	0x20001d94
 8013d54:	08018804 	.word	0x08018804

08013d58 <vTraceStoreISREnd>:
 *		 ...
 *		 vTraceStoreISREnd(0);
 *	 }
 ******************************************************************************/
void vTraceStoreISREnd(int pendingISR)
{
 8013d58:	b580      	push	{r7, lr}
 8013d5a:	b08a      	sub	sp, #40	; 0x28
 8013d5c:	af00      	add	r7, sp, #0
 8013d5e:	6078      	str	r0, [r7, #4]
	TSEvent* ts;
	uint16_t dts5;
	uint8_t hnd8 = 0, type = 0;
 8013d60:	2300      	movs	r3, #0
 8013d62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013d66:	2300      	movs	r3, #0
 8013d68:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	TRACE_ALLOC_CRITICAL_SECTION();

	if (! RecorderDataPtr->recorderActive ||  ! handle_of_last_logged_task)
 8013d6c:	4b42      	ldr	r3, [pc, #264]	; (8013e78 <vTraceStoreISREnd+0x120>)
 8013d6e:	681b      	ldr	r3, [r3, #0]
 8013d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013d72:	2b00      	cmp	r3, #0
 8013d74:	d07b      	beq.n	8013e6e <vTraceStoreISREnd+0x116>
 8013d76:	4b41      	ldr	r3, [pc, #260]	; (8013e7c <vTraceStoreISREnd+0x124>)
 8013d78:	781b      	ldrb	r3, [r3, #0]
 8013d7a:	2b00      	cmp	r3, #0
 8013d7c:	d077      	beq.n	8013e6e <vTraceStoreISREnd+0x116>
	{
		return;
	}

	if (recorder_busy)
 8013d7e:	4b40      	ldr	r3, [pc, #256]	; (8013e80 <vTraceStoreISREnd+0x128>)
 8013d80:	681b      	ldr	r3, [r3, #0]
 8013d82:	2b00      	cmp	r3, #0
 8013d84:	d003      	beq.n	8013d8e <vTraceStoreISREnd+0x36>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("vTraceStoreISREnd - recorder busy! See code comment.");
 8013d86:	483f      	ldr	r0, [pc, #252]	; (8013e84 <vTraceStoreISREnd+0x12c>)
 8013d88:	f001 fc0c 	bl	80155a4 <prvTraceError>
		return;
 8013d8c:	e070      	b.n	8013e70 <vTraceStoreISREnd+0x118>
	}

	if (nISRactive == 0)
 8013d8e:	4b3e      	ldr	r3, [pc, #248]	; (8013e88 <vTraceStoreISREnd+0x130>)
 8013d90:	f993 3000 	ldrsb.w	r3, [r3]
 8013d94:	2b00      	cmp	r3, #0
 8013d96:	d103      	bne.n	8013da0 <vTraceStoreISREnd+0x48>
	{
		prvTraceError("Unmatched call to vTraceStoreISREnd (nISRactive == 0, expected > 0)");
 8013d98:	483c      	ldr	r0, [pc, #240]	; (8013e8c <vTraceStoreISREnd+0x134>)
 8013d9a:	f001 fc03 	bl	80155a4 <prvTraceError>
		return;
 8013d9e:	e067      	b.n	8013e70 <vTraceStoreISREnd+0x118>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8013da0:	f3ef 8310 	mrs	r3, PRIMASK
 8013da4:	613b      	str	r3, [r7, #16]
  return(result);
 8013da6:	693b      	ldr	r3, [r7, #16]
	}

	trcCRITICAL_SECTION_BEGIN();
 8013da8:	623b      	str	r3, [r7, #32]
 8013daa:	2301      	movs	r3, #1
 8013dac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013dae:	697b      	ldr	r3, [r7, #20]
 8013db0:	f383 8810 	msr	PRIMASK, r3
 8013db4:	4b32      	ldr	r3, [pc, #200]	; (8013e80 <vTraceStoreISREnd+0x128>)
 8013db6:	681b      	ldr	r3, [r3, #0]
 8013db8:	3301      	adds	r3, #1
 8013dba:	4a31      	ldr	r2, [pc, #196]	; (8013e80 <vTraceStoreISREnd+0x128>)
 8013dbc:	6013      	str	r3, [r2, #0]
	isPendingContextSwitch |= pendingISR;	/* Is there a pending context switch right now? */
 8013dbe:	4b34      	ldr	r3, [pc, #208]	; (8013e90 <vTraceStoreISREnd+0x138>)
 8013dc0:	681a      	ldr	r2, [r3, #0]
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	4313      	orrs	r3, r2
 8013dc6:	4a32      	ldr	r2, [pc, #200]	; (8013e90 <vTraceStoreISREnd+0x138>)
 8013dc8:	6013      	str	r3, [r2, #0]
	nISRactive--;
 8013dca:	4b2f      	ldr	r3, [pc, #188]	; (8013e88 <vTraceStoreISREnd+0x130>)
 8013dcc:	f993 3000 	ldrsb.w	r3, [r3]
 8013dd0:	b2db      	uxtb	r3, r3
 8013dd2:	3b01      	subs	r3, #1
 8013dd4:	b2db      	uxtb	r3, r3
 8013dd6:	b25a      	sxtb	r2, r3
 8013dd8:	4b2b      	ldr	r3, [pc, #172]	; (8013e88 <vTraceStoreISREnd+0x130>)
 8013dda:	701a      	strb	r2, [r3, #0]
	if (nISRactive > 0)
 8013ddc:	4b2a      	ldr	r3, [pc, #168]	; (8013e88 <vTraceStoreISREnd+0x130>)
 8013dde:	f993 3000 	ldrsb.w	r3, [r3]
 8013de2:	2b00      	cmp	r3, #0
 8013de4:	dd0b      	ble.n	8013dfe <vTraceStoreISREnd+0xa6>
	{
		/* Return to another ISR */
		type = TS_ISR_RESUME;
 8013de6:	2305      	movs	r3, #5
 8013de8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		hnd8 = prvTraceGet8BitHandle(isrstack[nISRactive - 1]); /* isrstack[nISRactive] is the handle of the ISR we're currently exiting. isrstack[nISRactive - 1] is the handle of the ISR that was executing previously. */
 8013dec:	4b26      	ldr	r3, [pc, #152]	; (8013e88 <vTraceStoreISREnd+0x130>)
 8013dee:	f993 3000 	ldrsb.w	r3, [r3]
 8013df2:	3b01      	subs	r3, #1
 8013df4:	4a27      	ldr	r2, [pc, #156]	; (8013e94 <vTraceStoreISREnd+0x13c>)
 8013df6:	5cd3      	ldrb	r3, [r2, r3]
 8013df8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013dfc:	e00f      	b.n	8013e1e <vTraceStoreISREnd+0xc6>
	}
	else if ((isPendingContextSwitch == 0) || (prvTraceIsSchedulerSuspended()))
 8013dfe:	4b24      	ldr	r3, [pc, #144]	; (8013e90 <vTraceStoreISREnd+0x138>)
 8013e00:	681b      	ldr	r3, [r3, #0]
 8013e02:	2b00      	cmp	r3, #0
 8013e04:	d004      	beq.n	8013e10 <vTraceStoreISREnd+0xb8>
 8013e06:	f7ff fd0d 	bl	8013824 <prvTraceIsSchedulerSuspended>
 8013e0a:	4603      	mov	r3, r0
 8013e0c:	2b00      	cmp	r3, #0
 8013e0e:	d006      	beq.n	8013e1e <vTraceStoreISREnd+0xc6>
	{
		/* Return to interrupted task, if no context switch will occur in between. */
		type = TS_TASK_RESUME;
 8013e10:	2307      	movs	r3, #7
 8013e12:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		hnd8 = prvTraceGet8BitHandle(handle_of_last_logged_task);
 8013e16:	4b19      	ldr	r3, [pc, #100]	; (8013e7c <vTraceStoreISREnd+0x124>)
 8013e18:	781b      	ldrb	r3, [r3, #0]
 8013e1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	if (type != 0)
 8013e1e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013e22:	2b00      	cmp	r3, #0
 8013e24:	d018      	beq.n	8013e58 <vTraceStoreISREnd+0x100>
	{
		dts5 = (uint16_t)prvTraceGetDTS(0xFFFF);
 8013e26:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8013e2a:	f001 fc25 	bl	8015678 <prvTraceGetDTS>
 8013e2e:	4603      	mov	r3, r0
 8013e30:	83fb      	strh	r3, [r7, #30]
		ts = (TSEvent*)prvTraceNextFreeEventBufferSlot();
 8013e32:	f001 f93b 	bl	80150ac <prvTraceNextFreeEventBufferSlot>
 8013e36:	61b8      	str	r0, [r7, #24]
		if (ts != NULL)
 8013e38:	69bb      	ldr	r3, [r7, #24]
 8013e3a:	2b00      	cmp	r3, #0
 8013e3c:	d00c      	beq.n	8013e58 <vTraceStoreISREnd+0x100>
		{
			ts->type = type;
 8013e3e:	69bb      	ldr	r3, [r7, #24]
 8013e40:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8013e44:	701a      	strb	r2, [r3, #0]
			ts->objHandle = hnd8;
 8013e46:	69bb      	ldr	r3, [r7, #24]
 8013e48:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8013e4c:	705a      	strb	r2, [r3, #1]
			ts->dts = dts5;
 8013e4e:	69bb      	ldr	r3, [r7, #24]
 8013e50:	8bfa      	ldrh	r2, [r7, #30]
 8013e52:	805a      	strh	r2, [r3, #2]
			prvTraceUpdateCounters();
 8013e54:	f001 fbf2 	bl	801563c <prvTraceUpdateCounters>
		}
	}

	trcCRITICAL_SECTION_END();
 8013e58:	4b09      	ldr	r3, [pc, #36]	; (8013e80 <vTraceStoreISREnd+0x128>)
 8013e5a:	681b      	ldr	r3, [r3, #0]
 8013e5c:	3b01      	subs	r3, #1
 8013e5e:	4a08      	ldr	r2, [pc, #32]	; (8013e80 <vTraceStoreISREnd+0x128>)
 8013e60:	6013      	str	r3, [r2, #0]
 8013e62:	6a3b      	ldr	r3, [r7, #32]
 8013e64:	60fb      	str	r3, [r7, #12]
 8013e66:	68fb      	ldr	r3, [r7, #12]
 8013e68:	f383 8810 	msr	PRIMASK, r3
 8013e6c:	e000      	b.n	8013e70 <vTraceStoreISREnd+0x118>
		return;
 8013e6e:	bf00      	nop
}
 8013e70:	3728      	adds	r7, #40	; 0x28
 8013e72:	46bd      	mov	sp, r7
 8013e74:	bd80      	pop	{r7, pc}
 8013e76:	bf00      	nop
 8013e78:	20001e50 	.word	0x20001e50
 8013e7c:	20001db9 	.word	0x20001db9
 8013e80:	20001dac 	.word	0x20001dac
 8013e84:	08018820 	.word	0x08018820
 8013e88:	20001db8 	.word	0x20001db8
 8013e8c:	08018858 	.word	0x08018858
 8013e90:	20001d9c 	.word	0x20001d9c
 8013e94:	20001d94 	.word	0x20001d94

08013e98 <writeInt8>:

#define MAX_ARG_SIZE (4+32)

#if ((TRC_CFG_SCHEDULING_ONLY == 0) && (TRC_CFG_INCLUDE_USER_EVENTS == 1))
static uint8_t writeInt8(void * buffer, uint8_t i, uint8_t value)
{
 8013e98:	b580      	push	{r7, lr}
 8013e9a:	b082      	sub	sp, #8
 8013e9c:	af00      	add	r7, sp, #0
 8013e9e:	6078      	str	r0, [r7, #4]
 8013ea0:	460b      	mov	r3, r1
 8013ea2:	70fb      	strb	r3, [r7, #3]
 8013ea4:	4613      	mov	r3, r2
 8013ea6:	70bb      	strb	r3, [r7, #2]
	TRACE_ASSERT(buffer != NULL, "writeInt8: buffer == NULL", 0);
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	2b00      	cmp	r3, #0
 8013eac:	d104      	bne.n	8013eb8 <writeInt8+0x20>
 8013eae:	480e      	ldr	r0, [pc, #56]	; (8013ee8 <writeInt8+0x50>)
 8013eb0:	f001 fb78 	bl	80155a4 <prvTraceError>
 8013eb4:	2300      	movs	r3, #0
 8013eb6:	e012      	b.n	8013ede <writeInt8+0x46>

	if (i >= MAX_ARG_SIZE)
 8013eb8:	78fb      	ldrb	r3, [r7, #3]
 8013eba:	2b23      	cmp	r3, #35	; 0x23
 8013ebc:	d901      	bls.n	8013ec2 <writeInt8+0x2a>
	{
		return 255;
 8013ebe:	23ff      	movs	r3, #255	; 0xff
 8013ec0:	e00d      	b.n	8013ede <writeInt8+0x46>
	}

	((uint8_t*)buffer)[i] = value;
 8013ec2:	78fb      	ldrb	r3, [r7, #3]
 8013ec4:	687a      	ldr	r2, [r7, #4]
 8013ec6:	4413      	add	r3, r2
 8013ec8:	78ba      	ldrb	r2, [r7, #2]
 8013eca:	701a      	strb	r2, [r3, #0]

	if (i + 1 > MAX_ARG_SIZE)
 8013ecc:	78fb      	ldrb	r3, [r7, #3]
 8013ece:	3301      	adds	r3, #1
 8013ed0:	2b24      	cmp	r3, #36	; 0x24
 8013ed2:	dd01      	ble.n	8013ed8 <writeInt8+0x40>
	{
		return 255;
 8013ed4:	23ff      	movs	r3, #255	; 0xff
 8013ed6:	e002      	b.n	8013ede <writeInt8+0x46>
	}

	return ((uint8_t) (i + 1));
 8013ed8:	78fb      	ldrb	r3, [r7, #3]
 8013eda:	3301      	adds	r3, #1
 8013edc:	b2db      	uxtb	r3, r3
}
 8013ede:	4618      	mov	r0, r3
 8013ee0:	3708      	adds	r7, #8
 8013ee2:	46bd      	mov	sp, r7
 8013ee4:	bd80      	pop	{r7, pc}
 8013ee6:	bf00      	nop
 8013ee8:	0801889c 	.word	0x0801889c

08013eec <writeInt16>:
#endif

#if ((TRC_CFG_SCHEDULING_ONLY == 0) && (TRC_CFG_INCLUDE_USER_EVENTS == 1))
static uint8_t writeInt16(void * buffer, uint8_t i, uint16_t value)
{
 8013eec:	b580      	push	{r7, lr}
 8013eee:	b082      	sub	sp, #8
 8013ef0:	af00      	add	r7, sp, #0
 8013ef2:	6078      	str	r0, [r7, #4]
 8013ef4:	460b      	mov	r3, r1
 8013ef6:	70fb      	strb	r3, [r7, #3]
 8013ef8:	4613      	mov	r3, r2
 8013efa:	803b      	strh	r3, [r7, #0]
	TRACE_ASSERT(buffer != NULL, "writeInt16: buffer == NULL", 0);
 8013efc:	687b      	ldr	r3, [r7, #4]
 8013efe:	2b00      	cmp	r3, #0
 8013f00:	d111      	bne.n	8013f26 <writeInt16+0x3a>
 8013f02:	4816      	ldr	r0, [pc, #88]	; (8013f5c <writeInt16+0x70>)
 8013f04:	f001 fb4e 	bl	80155a4 <prvTraceError>
 8013f08:	2300      	movs	r3, #0
 8013f0a:	e023      	b.n	8013f54 <writeInt16+0x68>

	/* Align to multiple of 2 */
	while ((i % 2) != 0)
	{
		if (i >= MAX_ARG_SIZE)
 8013f0c:	78fb      	ldrb	r3, [r7, #3]
 8013f0e:	2b23      	cmp	r3, #35	; 0x23
 8013f10:	d901      	bls.n	8013f16 <writeInt16+0x2a>
		{
			return 255;
 8013f12:	23ff      	movs	r3, #255	; 0xff
 8013f14:	e01e      	b.n	8013f54 <writeInt16+0x68>
		}

		((uint8_t*)buffer)[i] = 0;
 8013f16:	78fb      	ldrb	r3, [r7, #3]
 8013f18:	687a      	ldr	r2, [r7, #4]
 8013f1a:	4413      	add	r3, r2
 8013f1c:	2200      	movs	r2, #0
 8013f1e:	701a      	strb	r2, [r3, #0]
		i++;
 8013f20:	78fb      	ldrb	r3, [r7, #3]
 8013f22:	3301      	adds	r3, #1
 8013f24:	70fb      	strb	r3, [r7, #3]
	while ((i % 2) != 0)
 8013f26:	78fb      	ldrb	r3, [r7, #3]
 8013f28:	f003 0301 	and.w	r3, r3, #1
 8013f2c:	b2db      	uxtb	r3, r3
 8013f2e:	2b00      	cmp	r3, #0
 8013f30:	d1ec      	bne.n	8013f0c <writeInt16+0x20>
	}

	if (i + 2 > MAX_ARG_SIZE)
 8013f32:	78fb      	ldrb	r3, [r7, #3]
 8013f34:	3302      	adds	r3, #2
 8013f36:	2b24      	cmp	r3, #36	; 0x24
 8013f38:	dd01      	ble.n	8013f3e <writeInt16+0x52>
	{
		return 255;
 8013f3a:	23ff      	movs	r3, #255	; 0xff
 8013f3c:	e00a      	b.n	8013f54 <writeInt16+0x68>
	}

	((uint16_t*)buffer)[i/2] = value;
 8013f3e:	78fb      	ldrb	r3, [r7, #3]
 8013f40:	085b      	lsrs	r3, r3, #1
 8013f42:	b2db      	uxtb	r3, r3
 8013f44:	005b      	lsls	r3, r3, #1
 8013f46:	687a      	ldr	r2, [r7, #4]
 8013f48:	4413      	add	r3, r2
 8013f4a:	883a      	ldrh	r2, [r7, #0]
 8013f4c:	801a      	strh	r2, [r3, #0]

	return ((uint8_t) (i + 2));
 8013f4e:	78fb      	ldrb	r3, [r7, #3]
 8013f50:	3302      	adds	r3, #2
 8013f52:	b2db      	uxtb	r3, r3
}
 8013f54:	4618      	mov	r0, r3
 8013f56:	3708      	adds	r7, #8
 8013f58:	46bd      	mov	sp, r7
 8013f5a:	bd80      	pop	{r7, pc}
 8013f5c:	080188c4 	.word	0x080188c4

08013f60 <writeInt32>:
#endif

#if ((TRC_CFG_SCHEDULING_ONLY == 0) && (TRC_CFG_INCLUDE_USER_EVENTS == 1))
static uint8_t writeInt32(void * buffer, uint8_t i, uint32_t value)
{
 8013f60:	b580      	push	{r7, lr}
 8013f62:	b084      	sub	sp, #16
 8013f64:	af00      	add	r7, sp, #0
 8013f66:	60f8      	str	r0, [r7, #12]
 8013f68:	460b      	mov	r3, r1
 8013f6a:	607a      	str	r2, [r7, #4]
 8013f6c:	72fb      	strb	r3, [r7, #11]
	TRACE_ASSERT(buffer != NULL, "writeInt32: buffer == NULL", 0);
 8013f6e:	68fb      	ldr	r3, [r7, #12]
 8013f70:	2b00      	cmp	r3, #0
 8013f72:	d111      	bne.n	8013f98 <writeInt32+0x38>
 8013f74:	4816      	ldr	r0, [pc, #88]	; (8013fd0 <writeInt32+0x70>)
 8013f76:	f001 fb15 	bl	80155a4 <prvTraceError>
 8013f7a:	2300      	movs	r3, #0
 8013f7c:	e023      	b.n	8013fc6 <writeInt32+0x66>

	/* A 32 bit value should begin at an even 4-byte address */
	while ((i % 4) != 0)
	{
		if (i >= MAX_ARG_SIZE)
 8013f7e:	7afb      	ldrb	r3, [r7, #11]
 8013f80:	2b23      	cmp	r3, #35	; 0x23
 8013f82:	d901      	bls.n	8013f88 <writeInt32+0x28>
		{
			return 255;
 8013f84:	23ff      	movs	r3, #255	; 0xff
 8013f86:	e01e      	b.n	8013fc6 <writeInt32+0x66>
		}

		((uint8_t*)buffer)[i] = 0;
 8013f88:	7afb      	ldrb	r3, [r7, #11]
 8013f8a:	68fa      	ldr	r2, [r7, #12]
 8013f8c:	4413      	add	r3, r2
 8013f8e:	2200      	movs	r2, #0
 8013f90:	701a      	strb	r2, [r3, #0]
		i++;
 8013f92:	7afb      	ldrb	r3, [r7, #11]
 8013f94:	3301      	adds	r3, #1
 8013f96:	72fb      	strb	r3, [r7, #11]
	while ((i % 4) != 0)
 8013f98:	7afb      	ldrb	r3, [r7, #11]
 8013f9a:	f003 0303 	and.w	r3, r3, #3
 8013f9e:	b2db      	uxtb	r3, r3
 8013fa0:	2b00      	cmp	r3, #0
 8013fa2:	d1ec      	bne.n	8013f7e <writeInt32+0x1e>
	}

	if (i + 4 > MAX_ARG_SIZE)
 8013fa4:	7afb      	ldrb	r3, [r7, #11]
 8013fa6:	3304      	adds	r3, #4
 8013fa8:	2b24      	cmp	r3, #36	; 0x24
 8013faa:	dd01      	ble.n	8013fb0 <writeInt32+0x50>
	{
		return 255;
 8013fac:	23ff      	movs	r3, #255	; 0xff
 8013fae:	e00a      	b.n	8013fc6 <writeInt32+0x66>
	}

	((uint32_t*)buffer)[i/4] = value;
 8013fb0:	7afb      	ldrb	r3, [r7, #11]
 8013fb2:	089b      	lsrs	r3, r3, #2
 8013fb4:	b2db      	uxtb	r3, r3
 8013fb6:	009b      	lsls	r3, r3, #2
 8013fb8:	68fa      	ldr	r2, [r7, #12]
 8013fba:	4413      	add	r3, r2
 8013fbc:	687a      	ldr	r2, [r7, #4]
 8013fbe:	601a      	str	r2, [r3, #0]

	return ((uint8_t) (i + 4));
 8013fc0:	7afb      	ldrb	r3, [r7, #11]
 8013fc2:	3304      	adds	r3, #4
 8013fc4:	b2db      	uxtb	r3, r3
}
 8013fc6:	4618      	mov	r0, r3
 8013fc8:	3710      	adds	r7, #16
 8013fca:	46bd      	mov	sp, r7
 8013fcc:	bd80      	pop	{r7, pc}
 8013fce:	bf00      	nop
 8013fd0:	080188f0 	.word	0x080188f0

08013fd4 <prvTraceUserEventFormat>:
 *
 * Parses the format string and stores the arguments in the buffer.
 ******************************************************************************/
#if ((TRC_CFG_SCHEDULING_ONLY == 0) && (TRC_CFG_INCLUDE_USER_EVENTS == 1))
static uint8_t prvTraceUserEventFormat(const char* formatStr, va_list vl, uint8_t* buffer, uint8_t byteOffset)
{
 8013fd4:	b590      	push	{r4, r7, lr}
 8013fd6:	b087      	sub	sp, #28
 8013fd8:	af00      	add	r7, sp, #0
 8013fda:	60f8      	str	r0, [r7, #12]
 8013fdc:	60b9      	str	r1, [r7, #8]
 8013fde:	607a      	str	r2, [r7, #4]
 8013fe0:	70fb      	strb	r3, [r7, #3]
	uint16_t formatStrIndex = 0;
 8013fe2:	2300      	movs	r3, #0
 8013fe4:	82fb      	strh	r3, [r7, #22]
	uint8_t argCounter = 0;
 8013fe6:	2300      	movs	r3, #0
 8013fe8:	757b      	strb	r3, [r7, #21]
	uint8_t i = byteOffset;
 8013fea:	78fb      	ldrb	r3, [r7, #3]
 8013fec:	753b      	strb	r3, [r7, #20]

	while (formatStr[formatStrIndex] != '\0')
 8013fee:	e150      	b.n	8014292 <prvTraceUserEventFormat+0x2be>
	{
		if (formatStr[formatStrIndex] == '%')
 8013ff0:	8afb      	ldrh	r3, [r7, #22]
 8013ff2:	68fa      	ldr	r2, [r7, #12]
 8013ff4:	4413      	add	r3, r2
 8013ff6:	781b      	ldrb	r3, [r3, #0]
 8013ff8:	2b25      	cmp	r3, #37	; 0x25
 8013ffa:	f040 813f 	bne.w	801427c <prvTraceUserEventFormat+0x2a8>
		{
			argCounter++;
 8013ffe:	7d7b      	ldrb	r3, [r7, #21]
 8014000:	3301      	adds	r3, #1
 8014002:	757b      	strb	r3, [r7, #21]

			if (argCounter > 15)
 8014004:	7d7b      	ldrb	r3, [r7, #21]
 8014006:	2b0f      	cmp	r3, #15
 8014008:	d904      	bls.n	8014014 <prvTraceUserEventFormat+0x40>
			{
				prvTraceError("vTracePrintF - Too many arguments, max 15 allowed!");
 801400a:	48ab      	ldr	r0, [pc, #684]	; (80142b8 <prvTraceUserEventFormat+0x2e4>)
 801400c:	f001 faca 	bl	80155a4 <prvTraceError>
				return 0;
 8014010:	2300      	movs	r3, #0
 8014012:	e14c      	b.n	80142ae <prvTraceUserEventFormat+0x2da>
			}

			formatStrIndex++;
 8014014:	8afb      	ldrh	r3, [r7, #22]
 8014016:	3301      	adds	r3, #1
 8014018:	82fb      	strh	r3, [r7, #22]

			while ((formatStr[formatStrIndex] >= '0' && formatStr[formatStrIndex] <= '9') || formatStr[formatStrIndex] == '#' || formatStr[formatStrIndex] == '.')
 801401a:	e002      	b.n	8014022 <prvTraceUserEventFormat+0x4e>
				formatStrIndex++;
 801401c:	8afb      	ldrh	r3, [r7, #22]
 801401e:	3301      	adds	r3, #1
 8014020:	82fb      	strh	r3, [r7, #22]
			while ((formatStr[formatStrIndex] >= '0' && formatStr[formatStrIndex] <= '9') || formatStr[formatStrIndex] == '#' || formatStr[formatStrIndex] == '.')
 8014022:	8afb      	ldrh	r3, [r7, #22]
 8014024:	68fa      	ldr	r2, [r7, #12]
 8014026:	4413      	add	r3, r2
 8014028:	781b      	ldrb	r3, [r3, #0]
 801402a:	2b2f      	cmp	r3, #47	; 0x2f
 801402c:	d905      	bls.n	801403a <prvTraceUserEventFormat+0x66>
 801402e:	8afb      	ldrh	r3, [r7, #22]
 8014030:	68fa      	ldr	r2, [r7, #12]
 8014032:	4413      	add	r3, r2
 8014034:	781b      	ldrb	r3, [r3, #0]
 8014036:	2b39      	cmp	r3, #57	; 0x39
 8014038:	d9f0      	bls.n	801401c <prvTraceUserEventFormat+0x48>
 801403a:	8afb      	ldrh	r3, [r7, #22]
 801403c:	68fa      	ldr	r2, [r7, #12]
 801403e:	4413      	add	r3, r2
 8014040:	781b      	ldrb	r3, [r3, #0]
 8014042:	2b23      	cmp	r3, #35	; 0x23
 8014044:	d0ea      	beq.n	801401c <prvTraceUserEventFormat+0x48>
 8014046:	8afb      	ldrh	r3, [r7, #22]
 8014048:	68fa      	ldr	r2, [r7, #12]
 801404a:	4413      	add	r3, r2
 801404c:	781b      	ldrb	r3, [r3, #0]
 801404e:	2b2e      	cmp	r3, #46	; 0x2e
 8014050:	d0e4      	beq.n	801401c <prvTraceUserEventFormat+0x48>

			if (formatStr[formatStrIndex] != '\0')
 8014052:	8afb      	ldrh	r3, [r7, #22]
 8014054:	68fa      	ldr	r2, [r7, #12]
 8014056:	4413      	add	r3, r2
 8014058:	781b      	ldrb	r3, [r3, #0]
 801405a:	2b00      	cmp	r3, #0
 801405c:	f000 8121 	beq.w	80142a2 <prvTraceUserEventFormat+0x2ce>
			{
				switch (formatStr[formatStrIndex])
 8014060:	8afb      	ldrh	r3, [r7, #22]
 8014062:	68fa      	ldr	r2, [r7, #12]
 8014064:	4413      	add	r3, r2
 8014066:	781b      	ldrb	r3, [r3, #0]
 8014068:	3b58      	subs	r3, #88	; 0x58
 801406a:	2b20      	cmp	r3, #32
 801406c:	f200 8106 	bhi.w	801427c <prvTraceUserEventFormat+0x2a8>
 8014070:	a201      	add	r2, pc, #4	; (adr r2, 8014078 <prvTraceUserEventFormat+0xa4>)
 8014072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014076:	bf00      	nop
 8014078:	08014115 	.word	0x08014115
 801407c:	0801427d 	.word	0x0801427d
 8014080:	0801427d 	.word	0x0801427d
 8014084:	0801427d 	.word	0x0801427d
 8014088:	0801427d 	.word	0x0801427d
 801408c:	0801427d 	.word	0x0801427d
 8014090:	0801427d 	.word	0x0801427d
 8014094:	0801427d 	.word	0x0801427d
 8014098:	0801427d 	.word	0x0801427d
 801409c:	0801427d 	.word	0x0801427d
 80140a0:	0801422f 	.word	0x0801422f
 80140a4:	0801427d 	.word	0x0801427d
 80140a8:	080140fd 	.word	0x080140fd
 80140ac:	0801427d 	.word	0x0801427d
 80140b0:	0801414f 	.word	0x0801414f
 80140b4:	0801427d 	.word	0x0801427d
 80140b8:	080141e1 	.word	0x080141e1
 80140bc:	0801427d 	.word	0x0801427d
 80140c0:	0801427d 	.word	0x0801427d
 80140c4:	0801427d 	.word	0x0801427d
 80140c8:	08014179 	.word	0x08014179
 80140cc:	0801427d 	.word	0x0801427d
 80140d0:	0801427d 	.word	0x0801427d
 80140d4:	0801427d 	.word	0x0801427d
 80140d8:	0801427d 	.word	0x0801427d
 80140dc:	0801427d 	.word	0x0801427d
 80140e0:	0801427d 	.word	0x0801427d
 80140e4:	0801412d 	.word	0x0801412d
 80140e8:	0801427d 	.word	0x0801427d
 80140ec:	08014115 	.word	0x08014115
 80140f0:	0801427d 	.word	0x0801427d
 80140f4:	0801427d 	.word	0x0801427d
 80140f8:	08014115 	.word	0x08014115
				{
					case 'd':	i = writeInt32(	buffer,
												i,
												(uint32_t)va_arg(vl, uint32_t));
 80140fc:	68bb      	ldr	r3, [r7, #8]
 80140fe:	1d1a      	adds	r2, r3, #4
 8014100:	60ba      	str	r2, [r7, #8]
 8014102:	681a      	ldr	r2, [r3, #0]
					case 'd':	i = writeInt32(	buffer,
 8014104:	7d3b      	ldrb	r3, [r7, #20]
 8014106:	4619      	mov	r1, r3
 8014108:	6878      	ldr	r0, [r7, #4]
 801410a:	f7ff ff29 	bl	8013f60 <writeInt32>
 801410e:	4603      	mov	r3, r0
 8014110:	753b      	strb	r3, [r7, #20]
								break;
 8014112:	e0b3      	b.n	801427c <prvTraceUserEventFormat+0x2a8>
					case 'x':
					case 'X':
					case 'u':	i = writeInt32(	buffer,
												i,
												(uint32_t)va_arg(vl, uint32_t));
 8014114:	68bb      	ldr	r3, [r7, #8]
 8014116:	1d1a      	adds	r2, r3, #4
 8014118:	60ba      	str	r2, [r7, #8]
 801411a:	681a      	ldr	r2, [r3, #0]
					case 'u':	i = writeInt32(	buffer,
 801411c:	7d3b      	ldrb	r3, [r7, #20]
 801411e:	4619      	mov	r1, r3
 8014120:	6878      	ldr	r0, [r7, #4]
 8014122:	f7ff ff1d 	bl	8013f60 <writeInt32>
 8014126:	4603      	mov	r3, r0
 8014128:	753b      	strb	r3, [r7, #20]
								break;
 801412a:	e0a7      	b.n	801427c <prvTraceUserEventFormat+0x2a8>
					case 's':	i = writeInt16(	buffer,
												i,
												xTraceRegisterString((char*)va_arg(vl, char*)));
 801412c:	68bb      	ldr	r3, [r7, #8]
 801412e:	1d1a      	adds	r2, r3, #4
 8014130:	60ba      	str	r2, [r7, #8]
 8014132:	681b      	ldr	r3, [r3, #0]
					case 's':	i = writeInt16(	buffer,
 8014134:	4618      	mov	r0, r3
 8014136:	f000 f9cd 	bl	80144d4 <xTraceRegisterString>
 801413a:	4603      	mov	r3, r0
 801413c:	461a      	mov	r2, r3
 801413e:	7d3b      	ldrb	r3, [r7, #20]
 8014140:	4619      	mov	r1, r3
 8014142:	6878      	ldr	r0, [r7, #4]
 8014144:	f7ff fed2 	bl	8013eec <writeInt16>
 8014148:	4603      	mov	r3, r0
 801414a:	753b      	strb	r3, [r7, #20]
								break;
 801414c:	e096      	b.n	801427c <prvTraceUserEventFormat+0x2a8>
					data on uint_32 format (will not be displayed anyway). This is just
					to keep va_arg and i consistent. */

					case 'f':	i = writeInt32(	buffer,
												i,
												(uint32_t)va_arg(vl, double));
 801414e:	68bb      	ldr	r3, [r7, #8]
 8014150:	3307      	adds	r3, #7
 8014152:	f023 0307 	bic.w	r3, r3, #7
 8014156:	f103 0208 	add.w	r2, r3, #8
 801415a:	60ba      	str	r2, [r7, #8]
 801415c:	cb18      	ldmia	r3, {r3, r4}
					case 'f':	i = writeInt32(	buffer,
 801415e:	4618      	mov	r0, r3
 8014160:	4621      	mov	r1, r4
 8014162:	f003 fe7d 	bl	8017e60 <__aeabi_d2uiz>
 8014166:	4602      	mov	r2, r0
 8014168:	7d3b      	ldrb	r3, [r7, #20]
 801416a:	4619      	mov	r1, r3
 801416c:	6878      	ldr	r0, [r7, #4]
 801416e:	f7ff fef7 	bl	8013f60 <writeInt32>
 8014172:	4603      	mov	r3, r0
 8014174:	753b      	strb	r3, [r7, #20]
								break;
 8014176:	e081      	b.n	801427c <prvTraceUserEventFormat+0x2a8>
#endif
					case 'l':
								formatStrIndex++;
 8014178:	8afb      	ldrh	r3, [r7, #22]
 801417a:	3301      	adds	r3, #1
 801417c:	82fb      	strh	r3, [r7, #22]
								switch (formatStr[formatStrIndex])
 801417e:	8afb      	ldrh	r3, [r7, #22]
 8014180:	68fa      	ldr	r2, [r7, #12]
 8014182:	4413      	add	r3, r2
 8014184:	781b      	ldrb	r3, [r3, #0]
 8014186:	2b66      	cmp	r3, #102	; 0x66
 8014188:	d000      	beq.n	801418c <prvTraceUserEventFormat+0x1b8>
																(uint32_t)va_arg(vl, double));
										break;
#endif

								}
								break;
 801418a:	e077      	b.n	801427c <prvTraceUserEventFormat+0x2a8>
																(uint32_t)va_arg(vl, double));
 801418c:	68bb      	ldr	r3, [r7, #8]
 801418e:	3307      	adds	r3, #7
 8014190:	f023 0307 	bic.w	r3, r3, #7
 8014194:	f103 0208 	add.w	r2, r3, #8
 8014198:	60ba      	str	r2, [r7, #8]
 801419a:	cb18      	ldmia	r3, {r3, r4}
									case 'f':	i = writeInt32(	buffer, /* In this case, the value will not be shown anyway */
 801419c:	4618      	mov	r0, r3
 801419e:	4621      	mov	r1, r4
 80141a0:	f003 fe5e 	bl	8017e60 <__aeabi_d2uiz>
 80141a4:	4602      	mov	r2, r0
 80141a6:	7d3b      	ldrb	r3, [r7, #20]
 80141a8:	4619      	mov	r1, r3
 80141aa:	6878      	ldr	r0, [r7, #4]
 80141ac:	f7ff fed8 	bl	8013f60 <writeInt32>
 80141b0:	4603      	mov	r3, r0
 80141b2:	753b      	strb	r3, [r7, #20]
																(uint32_t)va_arg(vl, double));
 80141b4:	68bb      	ldr	r3, [r7, #8]
 80141b6:	3307      	adds	r3, #7
 80141b8:	f023 0307 	bic.w	r3, r3, #7
 80141bc:	f103 0208 	add.w	r2, r3, #8
 80141c0:	60ba      	str	r2, [r7, #8]
 80141c2:	cb18      	ldmia	r3, {r3, r4}
												i = writeInt32(	buffer, /* Do it twice, to write in total 8 bytes */
 80141c4:	4618      	mov	r0, r3
 80141c6:	4621      	mov	r1, r4
 80141c8:	f003 fe4a 	bl	8017e60 <__aeabi_d2uiz>
 80141cc:	4602      	mov	r2, r0
 80141ce:	7d3b      	ldrb	r3, [r7, #20]
 80141d0:	4619      	mov	r1, r3
 80141d2:	6878      	ldr	r0, [r7, #4]
 80141d4:	f7ff fec4 	bl	8013f60 <writeInt32>
 80141d8:	4603      	mov	r3, r0
 80141da:	753b      	strb	r3, [r7, #20]
										break;
 80141dc:	bf00      	nop
								break;
 80141de:	e04d      	b.n	801427c <prvTraceUserEventFormat+0x2a8>
					case 'h':
								formatStrIndex++;
 80141e0:	8afb      	ldrh	r3, [r7, #22]
 80141e2:	3301      	adds	r3, #1
 80141e4:	82fb      	strh	r3, [r7, #22]
								switch (formatStr[formatStrIndex])
 80141e6:	8afb      	ldrh	r3, [r7, #22]
 80141e8:	68fa      	ldr	r2, [r7, #12]
 80141ea:	4413      	add	r3, r2
 80141ec:	781b      	ldrb	r3, [r3, #0]
 80141ee:	2b64      	cmp	r3, #100	; 0x64
 80141f0:	d002      	beq.n	80141f8 <prvTraceUserEventFormat+0x224>
 80141f2:	2b75      	cmp	r3, #117	; 0x75
 80141f4:	d00d      	beq.n	8014212 <prvTraceUserEventFormat+0x23e>
									case 'u':	i = writeInt16(	buffer,
																i,
																(uint16_t)va_arg(vl, uint32_t));
												break;
								}
								break;
 80141f6:	e041      	b.n	801427c <prvTraceUserEventFormat+0x2a8>
																(uint16_t)va_arg(vl, uint32_t));
 80141f8:	68bb      	ldr	r3, [r7, #8]
 80141fa:	1d1a      	adds	r2, r3, #4
 80141fc:	60ba      	str	r2, [r7, #8]
 80141fe:	681b      	ldr	r3, [r3, #0]
									case 'd':	i = writeInt16(	buffer,
 8014200:	b29a      	uxth	r2, r3
 8014202:	7d3b      	ldrb	r3, [r7, #20]
 8014204:	4619      	mov	r1, r3
 8014206:	6878      	ldr	r0, [r7, #4]
 8014208:	f7ff fe70 	bl	8013eec <writeInt16>
 801420c:	4603      	mov	r3, r0
 801420e:	753b      	strb	r3, [r7, #20]
												break;
 8014210:	e00c      	b.n	801422c <prvTraceUserEventFormat+0x258>
																(uint16_t)va_arg(vl, uint32_t));
 8014212:	68bb      	ldr	r3, [r7, #8]
 8014214:	1d1a      	adds	r2, r3, #4
 8014216:	60ba      	str	r2, [r7, #8]
 8014218:	681b      	ldr	r3, [r3, #0]
									case 'u':	i = writeInt16(	buffer,
 801421a:	b29a      	uxth	r2, r3
 801421c:	7d3b      	ldrb	r3, [r7, #20]
 801421e:	4619      	mov	r1, r3
 8014220:	6878      	ldr	r0, [r7, #4]
 8014222:	f7ff fe63 	bl	8013eec <writeInt16>
 8014226:	4603      	mov	r3, r0
 8014228:	753b      	strb	r3, [r7, #20]
												break;
 801422a:	bf00      	nop
								break;
 801422c:	e026      	b.n	801427c <prvTraceUserEventFormat+0x2a8>
					case 'b':
								formatStrIndex++;
 801422e:	8afb      	ldrh	r3, [r7, #22]
 8014230:	3301      	adds	r3, #1
 8014232:	82fb      	strh	r3, [r7, #22]
								switch (formatStr[formatStrIndex])
 8014234:	8afb      	ldrh	r3, [r7, #22]
 8014236:	68fa      	ldr	r2, [r7, #12]
 8014238:	4413      	add	r3, r2
 801423a:	781b      	ldrb	r3, [r3, #0]
 801423c:	2b64      	cmp	r3, #100	; 0x64
 801423e:	d002      	beq.n	8014246 <prvTraceUserEventFormat+0x272>
 8014240:	2b75      	cmp	r3, #117	; 0x75
 8014242:	d00d      	beq.n	8014260 <prvTraceUserEventFormat+0x28c>
									case 'u':	i = writeInt8(	buffer,
																i,
																(uint8_t)va_arg(vl, uint32_t));
												break;
								}
								break;
 8014244:	e01a      	b.n	801427c <prvTraceUserEventFormat+0x2a8>
																(uint8_t)va_arg(vl, uint32_t));
 8014246:	68bb      	ldr	r3, [r7, #8]
 8014248:	1d1a      	adds	r2, r3, #4
 801424a:	60ba      	str	r2, [r7, #8]
 801424c:	681b      	ldr	r3, [r3, #0]
									case 'd':	i = writeInt8(	buffer,
 801424e:	b2da      	uxtb	r2, r3
 8014250:	7d3b      	ldrb	r3, [r7, #20]
 8014252:	4619      	mov	r1, r3
 8014254:	6878      	ldr	r0, [r7, #4]
 8014256:	f7ff fe1f 	bl	8013e98 <writeInt8>
 801425a:	4603      	mov	r3, r0
 801425c:	753b      	strb	r3, [r7, #20]
												break;
 801425e:	e00c      	b.n	801427a <prvTraceUserEventFormat+0x2a6>
																(uint8_t)va_arg(vl, uint32_t));
 8014260:	68bb      	ldr	r3, [r7, #8]
 8014262:	1d1a      	adds	r2, r3, #4
 8014264:	60ba      	str	r2, [r7, #8]
 8014266:	681b      	ldr	r3, [r3, #0]
									case 'u':	i = writeInt8(	buffer,
 8014268:	b2da      	uxtb	r2, r3
 801426a:	7d3b      	ldrb	r3, [r7, #20]
 801426c:	4619      	mov	r1, r3
 801426e:	6878      	ldr	r0, [r7, #4]
 8014270:	f7ff fe12 	bl	8013e98 <writeInt8>
 8014274:	4603      	mov	r3, r0
 8014276:	753b      	strb	r3, [r7, #20]
												break;
 8014278:	bf00      	nop
								break;
 801427a:	bf00      	nop
				}
			}
			else
				break;
		}
		formatStrIndex++;
 801427c:	8afb      	ldrh	r3, [r7, #22]
 801427e:	3301      	adds	r3, #1
 8014280:	82fb      	strh	r3, [r7, #22]
		if (i == 255)
 8014282:	7d3b      	ldrb	r3, [r7, #20]
 8014284:	2bff      	cmp	r3, #255	; 0xff
 8014286:	d104      	bne.n	8014292 <prvTraceUserEventFormat+0x2be>
		{
			prvTraceError("vTracePrintF - Too large arguments, max 32 byte allowed!");
 8014288:	480c      	ldr	r0, [pc, #48]	; (80142bc <prvTraceUserEventFormat+0x2e8>)
 801428a:	f001 f98b 	bl	80155a4 <prvTraceError>
			return 0;
 801428e:	2300      	movs	r3, #0
 8014290:	e00d      	b.n	80142ae <prvTraceUserEventFormat+0x2da>
	while (formatStr[formatStrIndex] != '\0')
 8014292:	8afb      	ldrh	r3, [r7, #22]
 8014294:	68fa      	ldr	r2, [r7, #12]
 8014296:	4413      	add	r3, r2
 8014298:	781b      	ldrb	r3, [r3, #0]
 801429a:	2b00      	cmp	r3, #0
 801429c:	f47f aea8 	bne.w	8013ff0 <prvTraceUserEventFormat+0x1c>
 80142a0:	e000      	b.n	80142a4 <prvTraceUserEventFormat+0x2d0>
				break;
 80142a2:	bf00      	nop
		}
	}
	return (uint8_t)(i+3)/4;
 80142a4:	7d3b      	ldrb	r3, [r7, #20]
 80142a6:	3303      	adds	r3, #3
 80142a8:	b2db      	uxtb	r3, r3
 80142aa:	089b      	lsrs	r3, r3, #2
 80142ac:	b2db      	uxtb	r3, r3
}
 80142ae:	4618      	mov	r0, r3
 80142b0:	371c      	adds	r7, #28
 80142b2:	46bd      	mov	sp, r7
 80142b4:	bd90      	pop	{r4, r7, pc}
 80142b6:	bf00      	nop
 80142b8:	0801891c 	.word	0x0801891c
 80142bc:	08018950 	.word	0x08018950

080142c0 <vTracePrintF>:
 * Before using a %lf argument on a 16-bit MCU, please verify that
 * "sizeof(double)" actually gives 8 as expected. If not, use %f instead.
 ******************************************************************************/
#if ((TRC_CFG_SCHEDULING_ONLY == 0) && (TRC_CFG_INCLUDE_USER_EVENTS == 1))
void vTracePrintF(traceString eventLabel, const char* formatStr, ...)
{
 80142c0:	b40e      	push	{r1, r2, r3}
 80142c2:	b580      	push	{r7, lr}
 80142c4:	b085      	sub	sp, #20
 80142c6:	af00      	add	r7, sp, #0
 80142c8:	4603      	mov	r3, r0
 80142ca:	80fb      	strh	r3, [r7, #6]
	va_list vl;

	va_start(vl, formatStr);
 80142cc:	f107 0320 	add.w	r3, r7, #32
 80142d0:	60fb      	str	r3, [r7, #12]
	vTracePrintF_Helper(eventLabel, formatStr, vl);
 80142d2:	88fb      	ldrh	r3, [r7, #6]
 80142d4:	68fa      	ldr	r2, [r7, #12]
 80142d6:	69f9      	ldr	r1, [r7, #28]
 80142d8:	4618      	mov	r0, r3
 80142da:	f000 f807 	bl	80142ec <vTracePrintF_Helper>
	va_end(vl);
}
 80142de:	bf00      	nop
 80142e0:	3714      	adds	r7, #20
 80142e2:	46bd      	mov	sp, r7
 80142e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80142e8:	b003      	add	sp, #12
 80142ea:	4770      	bx	lr

080142ec <vTracePrintF_Helper>:
#endif

#if ((TRC_CFG_SCHEDULING_ONLY == 0) && (TRC_CFG_INCLUDE_USER_EVENTS == 1))
void vTracePrintF_Helper(traceString eventLabel, const char* formatStr, va_list vl)
{
 80142ec:	b580      	push	{r7, lr}
 80142ee:	b094      	sub	sp, #80	; 0x50
 80142f0:	af00      	add	r7, sp, #0
 80142f2:	4603      	mov	r3, r0
 80142f4:	60b9      	str	r1, [r7, #8]
 80142f6:	607a      	str	r2, [r7, #4]
 80142f8:	81fb      	strh	r3, [r7, #14]
	uint32_t noOfSlots;
	UserEvent* ue1;
	uint32_t tempDataBuffer[(3 + MAX_ARG_SIZE) / 4];
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ASSERT(formatStr != NULL, "vTracePrintF_Helper: formatStr == NULL", TRC_UNUSED);
 80142fa:	68bb      	ldr	r3, [r7, #8]
 80142fc:	2b00      	cmp	r3, #0
 80142fe:	d103      	bne.n	8014308 <vTracePrintF_Helper+0x1c>
 8014300:	4849      	ldr	r0, [pc, #292]	; (8014428 <vTracePrintF_Helper+0x13c>)
 8014302:	f001 f94f 	bl	80155a4 <prvTraceError>
 8014306:	e08c      	b.n	8014422 <vTracePrintF_Helper+0x136>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8014308:	f3ef 8310 	mrs	r3, PRIMASK
 801430c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 801430e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c

	trcCRITICAL_SECTION_BEGIN();
 8014310:	64fb      	str	r3, [r7, #76]	; 0x4c
 8014312:	2301      	movs	r3, #1
 8014314:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014316:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014318:	f383 8810 	msr	PRIMASK, r3
 801431c:	4b43      	ldr	r3, [pc, #268]	; (801442c <vTracePrintF_Helper+0x140>)
 801431e:	681b      	ldr	r3, [r3, #0]
 8014320:	3301      	adds	r3, #1
 8014322:	4a42      	ldr	r2, [pc, #264]	; (801442c <vTracePrintF_Helper+0x140>)
 8014324:	6013      	str	r3, [r2, #0]

	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task)
 8014326:	4b42      	ldr	r3, [pc, #264]	; (8014430 <vTracePrintF_Helper+0x144>)
 8014328:	681b      	ldr	r3, [r3, #0]
 801432a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801432c:	2b00      	cmp	r3, #0
 801432e:	d06e      	beq.n	801440e <vTracePrintF_Helper+0x122>
 8014330:	4b40      	ldr	r3, [pc, #256]	; (8014434 <vTracePrintF_Helper+0x148>)
 8014332:	781b      	ldrb	r3, [r3, #0]
 8014334:	2b00      	cmp	r3, #0
 8014336:	d06a      	beq.n	801440e <vTracePrintF_Helper+0x122>
	{
		/* First, write the "primary" user event entry in the local buffer, but
		let the event type be "EVENT_BEING_WRITTEN" for now...*/

		ue1 = (UserEvent*)(&tempDataBuffer[0]);
 8014338:	f107 0314 	add.w	r3, r7, #20
 801433c:	64bb      	str	r3, [r7, #72]	; 0x48

		ue1->type = EVENT_BEING_WRITTEN;	 /* Update this as the last step */
 801433e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014340:	22aa      	movs	r2, #170	; 0xaa
 8014342:	701a      	strb	r2, [r3, #0]

		noOfSlots = prvTraceUserEventFormat(formatStr, vl, (uint8_t*)tempDataBuffer, 4);
 8014344:	f107 0214 	add.w	r2, r7, #20
 8014348:	2304      	movs	r3, #4
 801434a:	6879      	ldr	r1, [r7, #4]
 801434c:	68b8      	ldr	r0, [r7, #8]
 801434e:	f7ff fe41 	bl	8013fd4 <prvTraceUserEventFormat>
 8014352:	4603      	mov	r3, r0
 8014354:	647b      	str	r3, [r7, #68]	; 0x44

		/* Store the format string, with a reference to the channel symbol */
		ue1->payload = prvTraceOpenSymbol(formatStr, eventLabel);
 8014356:	89fb      	ldrh	r3, [r7, #14]
 8014358:	4619      	mov	r1, r3
 801435a:	68b8      	ldr	r0, [r7, #8]
 801435c:	f001 f8c2 	bl	80154e4 <prvTraceOpenSymbol>
 8014360:	4603      	mov	r3, r0
 8014362:	461a      	mov	r2, r3
 8014364:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014366:	805a      	strh	r2, [r3, #2]

		ue1->dts = (uint8_t)prvTraceGetDTS(0xFF);
 8014368:	20ff      	movs	r0, #255	; 0xff
 801436a:	f001 f985 	bl	8015678 <prvTraceGetDTS>
 801436e:	4603      	mov	r3, r0
 8014370:	b2da      	uxtb	r2, r3
 8014372:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014374:	705a      	strb	r2, [r3, #1]

		 /* prvTraceGetDTS might stop the recorder in some cases... */
		if (RecorderDataPtr->recorderActive)
 8014376:	4b2e      	ldr	r3, [pc, #184]	; (8014430 <vTracePrintF_Helper+0x144>)
 8014378:	681b      	ldr	r3, [r3, #0]
 801437a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801437c:	2b00      	cmp	r3, #0
 801437e:	d046      	beq.n	801440e <vTracePrintF_Helper+0x122>
		{

			/* If the data does not fit in the remaining main buffer, wrap around to
			0 if allowed, otherwise stop the recorder and quit). */
			if (RecorderDataPtr->nextFreeIndex + noOfSlots > RecorderDataPtr->maxEvents)
 8014380:	4b2b      	ldr	r3, [pc, #172]	; (8014430 <vTracePrintF_Helper+0x144>)
 8014382:	681b      	ldr	r3, [r3, #0]
 8014384:	69da      	ldr	r2, [r3, #28]
 8014386:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014388:	441a      	add	r2, r3
 801438a:	4b29      	ldr	r3, [pc, #164]	; (8014430 <vTracePrintF_Helper+0x144>)
 801438c:	681b      	ldr	r3, [r3, #0]
 801438e:	699b      	ldr	r3, [r3, #24]
 8014390:	429a      	cmp	r2, r3
 8014392:	d901      	bls.n	8014398 <vTracePrintF_Helper+0xac>
				RecorderDataPtr->bufferIsFull = 1;
				#else

				/* Stop recorder, since the event data will not fit in the
				buffer and not circular buffer in this case... */
				vTraceStop();
 8014394:	f7ff fb4c 	bl	8013a30 <vTraceStop>
				#endif
			}

			/* Check if recorder has been stopped (i.e., vTraceStop above) */
			if (RecorderDataPtr->recorderActive)
 8014398:	4b25      	ldr	r3, [pc, #148]	; (8014430 <vTracePrintF_Helper+0x144>)
 801439a:	681b      	ldr	r3, [r3, #0]
 801439c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801439e:	2b00      	cmp	r3, #0
 80143a0:	d035      	beq.n	801440e <vTracePrintF_Helper+0x122>
				using a memset to zero).*/
				#if (TRC_CFG_SNAPSHOT_MODE == TRC_SNAPSHOT_MODE_RING_BUFFER)
				prvCheckDataToBeOverwrittenForMultiEntryEvents((uint8_t)noOfSlots);
				#endif
				/* Copy the local buffer to the main buffer */
				(void)memcpy(& RecorderDataPtr->eventData[RecorderDataPtr->nextFreeIndex * 4],
 80143a2:	4b23      	ldr	r3, [pc, #140]	; (8014430 <vTracePrintF_Helper+0x144>)
 80143a4:	681a      	ldr	r2, [r3, #0]
 80143a6:	4b22      	ldr	r3, [pc, #136]	; (8014430 <vTracePrintF_Helper+0x144>)
 80143a8:	681b      	ldr	r3, [r3, #0]
 80143aa:	69db      	ldr	r3, [r3, #28]
 80143ac:	009b      	lsls	r3, r3, #2
 80143ae:	f603 1368 	addw	r3, r3, #2408	; 0x968
 80143b2:	18d0      	adds	r0, r2, r3
						tempDataBuffer,
						noOfSlots * 4);
 80143b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80143b6:	009a      	lsls	r2, r3, #2
				(void)memcpy(& RecorderDataPtr->eventData[RecorderDataPtr->nextFreeIndex * 4],
 80143b8:	f107 0314 	add.w	r3, r7, #20
 80143bc:	4619      	mov	r1, r3
 80143be:	f003 ff45 	bl	801824c <memcpy>

				/* Update the event type, i.e., number of data entries following the
				main USER_EVENT entry (Note: important that this is after the memcpy,
				but within the critical section!)*/
				RecorderDataPtr->eventData[RecorderDataPtr->nextFreeIndex * 4] =
 80143c2:	4b1b      	ldr	r3, [pc, #108]	; (8014430 <vTracePrintF_Helper+0x144>)
 80143c4:	681a      	ldr	r2, [r3, #0]
 80143c6:	4b1a      	ldr	r3, [pc, #104]	; (8014430 <vTracePrintF_Helper+0x144>)
 80143c8:	681b      	ldr	r3, [r3, #0]
 80143ca:	69db      	ldr	r3, [r3, #28]
 80143cc:	009b      	lsls	r3, r3, #2
				 (uint8_t) ( USER_EVENT + noOfSlots - 1 );
 80143ce:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80143d0:	b2c9      	uxtb	r1, r1
 80143d2:	3969      	subs	r1, #105	; 0x69
 80143d4:	b2c9      	uxtb	r1, r1
				RecorderDataPtr->eventData[RecorderDataPtr->nextFreeIndex * 4] =
 80143d6:	4413      	add	r3, r2
 80143d8:	460a      	mov	r2, r1
 80143da:	f883 2968 	strb.w	r2, [r3, #2408]	; 0x968

				/* Update the main buffer event index (already checked that it fits in
				the buffer, so no need to check for wrapping)*/

				RecorderDataPtr->nextFreeIndex += noOfSlots;
 80143de:	4b14      	ldr	r3, [pc, #80]	; (8014430 <vTracePrintF_Helper+0x144>)
 80143e0:	681b      	ldr	r3, [r3, #0]
 80143e2:	4a13      	ldr	r2, [pc, #76]	; (8014430 <vTracePrintF_Helper+0x144>)
 80143e4:	6812      	ldr	r2, [r2, #0]
 80143e6:	69d1      	ldr	r1, [r2, #28]
 80143e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80143ea:	440a      	add	r2, r1
 80143ec:	61da      	str	r2, [r3, #28]
				RecorderDataPtr->numEvents += noOfSlots;
 80143ee:	4b10      	ldr	r3, [pc, #64]	; (8014430 <vTracePrintF_Helper+0x144>)
 80143f0:	681b      	ldr	r3, [r3, #0]
 80143f2:	4a0f      	ldr	r2, [pc, #60]	; (8014430 <vTracePrintF_Helper+0x144>)
 80143f4:	6812      	ldr	r2, [r2, #0]
 80143f6:	6951      	ldr	r1, [r2, #20]
 80143f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80143fa:	440a      	add	r2, r1
 80143fc:	615a      	str	r2, [r3, #20]

				if (RecorderDataPtr->nextFreeIndex >= (TRC_CFG_EVENT_BUFFER_SIZE))
 80143fe:	4b0c      	ldr	r3, [pc, #48]	; (8014430 <vTracePrintF_Helper+0x144>)
 8014400:	681b      	ldr	r3, [r3, #0]
 8014402:	69db      	ldr	r3, [r3, #28]
 8014404:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8014408:	d301      	bcc.n	801440e <vTracePrintF_Helper+0x122>
					/* We have reached the end, but this is a ring buffer. Start from the beginning again. */
					RecorderDataPtr->bufferIsFull = 1;
					RecorderDataPtr->nextFreeIndex = 0;
					#else
					/* We have reached the end so we stop. */
					vTraceStop();
 801440a:	f7ff fb11 	bl	8013a30 <vTraceStop>
			prvCheckDataToBeOverwrittenForMultiEntryEvents(1);
			#endif

		}
	}
	trcCRITICAL_SECTION_END();
 801440e:	4b07      	ldr	r3, [pc, #28]	; (801442c <vTracePrintF_Helper+0x140>)
 8014410:	681b      	ldr	r3, [r3, #0]
 8014412:	3b01      	subs	r3, #1
 8014414:	4a05      	ldr	r2, [pc, #20]	; (801442c <vTracePrintF_Helper+0x140>)
 8014416:	6013      	str	r3, [r2, #0]
 8014418:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801441a:	63bb      	str	r3, [r7, #56]	; 0x38
 801441c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801441e:	f383 8810 	msr	PRIMASK, r3
		channel = xTraceRegisterUBChannel(eventLabel, formatLabel);

		prvTraceUBHelper1(channel, eventLabel, formatLabel, vl);
	}
#endif
}
 8014422:	3750      	adds	r7, #80	; 0x50
 8014424:	46bd      	mov	sp, r7
 8014426:	bd80      	pop	{r7, pc}
 8014428:	0801898c 	.word	0x0801898c
 801442c:	20001dac 	.word	0x20001dac
 8014430:	20001e50 	.word	0x20001e50
 8014434:	20001db9 	.word	0x20001db9

08014438 <vTracePrint>:
 * Generates a User Event with a text label. The label is created/looked up
 * in the symbol table using xTraceRegisterString.
 ******************************************************************************/
#if ((TRC_CFG_SCHEDULING_ONLY == 0) && (TRC_CFG_INCLUDE_USER_EVENTS == 1))
void vTracePrint(traceString chn, const char* str)
{
 8014438:	b580      	push	{r7, lr}
 801443a:	b088      	sub	sp, #32
 801443c:	af00      	add	r7, sp, #0
 801443e:	4603      	mov	r3, r0
 8014440:	6039      	str	r1, [r7, #0]
 8014442:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8014444:	f3ef 8310 	mrs	r3, PRIMASK
 8014448:	60fb      	str	r3, [r7, #12]
  return(result);
 801444a:	68fb      	ldr	r3, [r7, #12]
#if (TRC_CFG_USE_SEPARATE_USER_EVENT_BUFFER == 0)
	UserEvent* ue;
	uint8_t dts1;
	TRACE_ALLOC_CRITICAL_SECTION();

	trcCRITICAL_SECTION_BEGIN();
 801444c:	61fb      	str	r3, [r7, #28]
 801444e:	2301      	movs	r3, #1
 8014450:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014452:	693b      	ldr	r3, [r7, #16]
 8014454:	f383 8810 	msr	PRIMASK, r3
 8014458:	4b1b      	ldr	r3, [pc, #108]	; (80144c8 <vTracePrint+0x90>)
 801445a:	681b      	ldr	r3, [r3, #0]
 801445c:	3301      	adds	r3, #1
 801445e:	4a1a      	ldr	r2, [pc, #104]	; (80144c8 <vTracePrint+0x90>)
 8014460:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task)
 8014462:	4b1a      	ldr	r3, [pc, #104]	; (80144cc <vTracePrint+0x94>)
 8014464:	681b      	ldr	r3, [r3, #0]
 8014466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014468:	2b00      	cmp	r3, #0
 801446a:	d01f      	beq.n	80144ac <vTracePrint+0x74>
 801446c:	4b18      	ldr	r3, [pc, #96]	; (80144d0 <vTracePrint+0x98>)
 801446e:	781b      	ldrb	r3, [r3, #0]
 8014470:	2b00      	cmp	r3, #0
 8014472:	d01b      	beq.n	80144ac <vTracePrint+0x74>
	{
		dts1 = (uint8_t)prvTraceGetDTS(0xFF);
 8014474:	20ff      	movs	r0, #255	; 0xff
 8014476:	f001 f8ff 	bl	8015678 <prvTraceGetDTS>
 801447a:	4603      	mov	r3, r0
 801447c:	76fb      	strb	r3, [r7, #27]
		ue = (UserEvent*) prvTraceNextFreeEventBufferSlot();
 801447e:	f000 fe15 	bl	80150ac <prvTraceNextFreeEventBufferSlot>
 8014482:	6178      	str	r0, [r7, #20]
		if (ue != NULL)
 8014484:	697b      	ldr	r3, [r7, #20]
 8014486:	2b00      	cmp	r3, #0
 8014488:	d010      	beq.n	80144ac <vTracePrint+0x74>
		{
			ue->dts = dts1;
 801448a:	697b      	ldr	r3, [r7, #20]
 801448c:	7efa      	ldrb	r2, [r7, #27]
 801448e:	705a      	strb	r2, [r3, #1]
			ue->type = USER_EVENT;
 8014490:	697b      	ldr	r3, [r7, #20]
 8014492:	2298      	movs	r2, #152	; 0x98
 8014494:	701a      	strb	r2, [r3, #0]
			ue->payload = prvTraceOpenSymbol(str, chn);
 8014496:	88fb      	ldrh	r3, [r7, #6]
 8014498:	4619      	mov	r1, r3
 801449a:	6838      	ldr	r0, [r7, #0]
 801449c:	f001 f822 	bl	80154e4 <prvTraceOpenSymbol>
 80144a0:	4603      	mov	r3, r0
 80144a2:	461a      	mov	r2, r3
 80144a4:	697b      	ldr	r3, [r7, #20]
 80144a6:	805a      	strh	r2, [r3, #2]
			prvTraceUpdateCounters();
 80144a8:	f001 f8c8 	bl	801563c <prvTraceUpdateCounters>
		}
	}
	trcCRITICAL_SECTION_END();
 80144ac:	4b06      	ldr	r3, [pc, #24]	; (80144c8 <vTracePrint+0x90>)
 80144ae:	681b      	ldr	r3, [r3, #0]
 80144b0:	3b01      	subs	r3, #1
 80144b2:	4a05      	ldr	r2, [pc, #20]	; (80144c8 <vTracePrint+0x90>)
 80144b4:	6013      	str	r3, [r2, #0]
 80144b6:	69fb      	ldr	r3, [r7, #28]
 80144b8:	60bb      	str	r3, [r7, #8]
 80144ba:	68bb      	ldr	r3, [r7, #8]
 80144bc:	f383 8810 	msr	PRIMASK, r3
		}

		prvTraceUBHelper2(channel, tempDataBuffer, noOfSlots);
	}
#endif
}
 80144c0:	bf00      	nop
 80144c2:	3720      	adds	r7, #32
 80144c4:	46bd      	mov	sp, r7
 80144c6:	bd80      	pop	{r7, pc}
 80144c8:	20001dac 	.word	0x20001dac
 80144cc:	20001e50 	.word	0x20001e50
 80144d0:	20001db9 	.word	0x20001db9

080144d4 <xTraceRegisterString>:
 *	 ...
 *	 vTracePrintF(myEventHandle, "My value is: %d", myValue);
 ******************************************************************************/
#if ((TRC_CFG_SCHEDULING_ONLY == 0) && (TRC_CFG_INCLUDE_USER_EVENTS == 1))
traceString xTraceRegisterString(const char* label)
{
 80144d4:	b580      	push	{r7, lr}
 80144d6:	b082      	sub	sp, #8
 80144d8:	af00      	add	r7, sp, #0
 80144da:	6078      	str	r0, [r7, #4]
	TRACE_ASSERT(label != NULL, "xTraceRegisterString: label == NULL", (traceString)0);
 80144dc:	687b      	ldr	r3, [r7, #4]
 80144de:	2b00      	cmp	r3, #0
 80144e0:	d104      	bne.n	80144ec <xTraceRegisterString+0x18>
 80144e2:	480b      	ldr	r0, [pc, #44]	; (8014510 <xTraceRegisterString+0x3c>)
 80144e4:	f001 f85e 	bl	80155a4 <prvTraceError>
 80144e8:	2300      	movs	r3, #0
 80144ea:	e00d      	b.n	8014508 <xTraceRegisterString+0x34>
	TRACE_ASSERT(RecorderDataPtr != NULL, "Recorder not initialized, call vTraceEnable() first!", (traceHandle)0);
 80144ec:	4b09      	ldr	r3, [pc, #36]	; (8014514 <xTraceRegisterString+0x40>)
 80144ee:	681b      	ldr	r3, [r3, #0]
 80144f0:	2b00      	cmp	r3, #0
 80144f2:	d104      	bne.n	80144fe <xTraceRegisterString+0x2a>
 80144f4:	4808      	ldr	r0, [pc, #32]	; (8014518 <xTraceRegisterString+0x44>)
 80144f6:	f001 f855 	bl	80155a4 <prvTraceError>
 80144fa:	2300      	movs	r3, #0
 80144fc:	e004      	b.n	8014508 <xTraceRegisterString+0x34>
	return prvTraceOpenSymbol(label, 0);
 80144fe:	2100      	movs	r1, #0
 8014500:	6878      	ldr	r0, [r7, #4]
 8014502:	f000 ffef 	bl	80154e4 <prvTraceOpenSymbol>
 8014506:	4603      	mov	r3, r0
}
 8014508:	4618      	mov	r0, r3
 801450a:	3708      	adds	r7, #8
 801450c:	46bd      	mov	sp, r7
 801450e:	bd80      	pop	{r7, pc}
 8014510:	080189c4 	.word	0x080189c4
 8014514:	20001e50 	.word	0x20001e50
 8014518:	08018694 	.word	0x08018694

0801451c <prvTraceSetReadyEventsEnabled>:


#if ((!defined TRC_CFG_INCLUDE_READY_EVENTS) || (TRC_CFG_INCLUDE_READY_EVENTS == 1))

void prvTraceSetReadyEventsEnabled(int status)
{
 801451c:	b480      	push	{r7}
 801451e:	b083      	sub	sp, #12
 8014520:	af00      	add	r7, sp, #0
 8014522:	6078      	str	r0, [r7, #4]
	readyEventsEnabled = status;
 8014524:	4a04      	ldr	r2, [pc, #16]	; (8014538 <prvTraceSetReadyEventsEnabled+0x1c>)
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	6013      	str	r3, [r2, #0]
}
 801452a:	bf00      	nop
 801452c:	370c      	adds	r7, #12
 801452e:	46bd      	mov	sp, r7
 8014530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014534:	4770      	bx	lr
 8014536:	bf00      	nop
 8014538:	20000018 	.word	0x20000018

0801453c <prvTraceStoreTaskReady>:
 * prvTraceStoreTaskReady
 *
 * This function stores a ready state for the task handle sent in as parameter.
 ******************************************************************************/
void prvTraceStoreTaskReady(traceHandle handle)
{
 801453c:	b580      	push	{r7, lr}
 801453e:	b088      	sub	sp, #32
 8014540:	af00      	add	r7, sp, #0
 8014542:	4603      	mov	r3, r0
 8014544:	71fb      	strb	r3, [r7, #7]
	TREvent* tr;
	uint8_t hnd8;

	TRACE_ALLOC_CRITICAL_SECTION();

	if (handle == 0)
 8014546:	79fb      	ldrb	r3, [r7, #7]
 8014548:	2b00      	cmp	r3, #0
 801454a:	d04a      	beq.n	80145e2 <prvTraceStoreTaskReady+0xa6>
		/*  On FreeRTOS v7.3.0, this occurs when creating tasks due to a bad
		placement of the trace macro. In that case, the events are ignored. */
		return;
	}

	if (! readyEventsEnabled)
 801454c:	4b28      	ldr	r3, [pc, #160]	; (80145f0 <prvTraceStoreTaskReady+0xb4>)
 801454e:	681b      	ldr	r3, [r3, #0]
 8014550:	2b00      	cmp	r3, #0
 8014552:	d048      	beq.n	80145e6 <prvTraceStoreTaskReady+0xaa>
		a "hidden" (not traced) task, we must therefore disable recording
		of ready events to avoid an undesired ready event... */
		return;
	}

	TRACE_ASSERT(handle <= (TRC_CFG_NTASK), "prvTraceStoreTaskReady: Invalid value for handle", TRC_UNUSED);
 8014554:	79fb      	ldrb	r3, [r7, #7]
 8014556:	2b0f      	cmp	r3, #15
 8014558:	d903      	bls.n	8014562 <prvTraceStoreTaskReady+0x26>
 801455a:	4826      	ldr	r0, [pc, #152]	; (80145f4 <prvTraceStoreTaskReady+0xb8>)
 801455c:	f001 f822 	bl	80155a4 <prvTraceError>
 8014560:	e042      	b.n	80145e8 <prvTraceStoreTaskReady+0xac>

	if (recorder_busy)
 8014562:	4b25      	ldr	r3, [pc, #148]	; (80145f8 <prvTraceStoreTaskReady+0xbc>)
 8014564:	681b      	ldr	r3, [r3, #0]
 8014566:	2b00      	cmp	r3, #0
 8014568:	d003      	beq.n	8014572 <prvTraceStoreTaskReady+0x36>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (1)");
 801456a:	4824      	ldr	r0, [pc, #144]	; (80145fc <prvTraceStoreTaskReady+0xc0>)
 801456c:	f001 f81a 	bl	80155a4 <prvTraceError>
		return;
 8014570:	e03a      	b.n	80145e8 <prvTraceStoreTaskReady+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8014572:	f3ef 8310 	mrs	r3, PRIMASK
 8014576:	60fb      	str	r3, [r7, #12]
  return(result);
 8014578:	68fb      	ldr	r3, [r7, #12]
	}

	trcCRITICAL_SECTION_BEGIN();
 801457a:	61fb      	str	r3, [r7, #28]
 801457c:	2301      	movs	r3, #1
 801457e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014580:	693b      	ldr	r3, [r7, #16]
 8014582:	f383 8810 	msr	PRIMASK, r3
 8014586:	4b1c      	ldr	r3, [pc, #112]	; (80145f8 <prvTraceStoreTaskReady+0xbc>)
 8014588:	681b      	ldr	r3, [r3, #0]
 801458a:	3301      	adds	r3, #1
 801458c:	4a1a      	ldr	r2, [pc, #104]	; (80145f8 <prvTraceStoreTaskReady+0xbc>)
 801458e:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive) /* Need to repeat this check! */
 8014590:	4b1b      	ldr	r3, [pc, #108]	; (8014600 <prvTraceStoreTaskReady+0xc4>)
 8014592:	681b      	ldr	r3, [r3, #0]
 8014594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014596:	2b00      	cmp	r3, #0
 8014598:	d018      	beq.n	80145cc <prvTraceStoreTaskReady+0x90>
	{
		dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
 801459a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801459e:	f001 f86b 	bl	8015678 <prvTraceGetDTS>
 80145a2:	4603      	mov	r3, r0
 80145a4:	837b      	strh	r3, [r7, #26]
		hnd8 = prvTraceGet8BitHandle(handle);
 80145a6:	79fb      	ldrb	r3, [r7, #7]
 80145a8:	767b      	strb	r3, [r7, #25]
		tr = (TREvent*)prvTraceNextFreeEventBufferSlot();
 80145aa:	f000 fd7f 	bl	80150ac <prvTraceNextFreeEventBufferSlot>
 80145ae:	6178      	str	r0, [r7, #20]
		if (tr != NULL)
 80145b0:	697b      	ldr	r3, [r7, #20]
 80145b2:	2b00      	cmp	r3, #0
 80145b4:	d00a      	beq.n	80145cc <prvTraceStoreTaskReady+0x90>
		{
			tr->type = DIV_TASK_READY;
 80145b6:	697b      	ldr	r3, [r7, #20]
 80145b8:	2202      	movs	r2, #2
 80145ba:	701a      	strb	r2, [r3, #0]
			tr->dts = dts3;
 80145bc:	697b      	ldr	r3, [r7, #20]
 80145be:	8b7a      	ldrh	r2, [r7, #26]
 80145c0:	805a      	strh	r2, [r3, #2]
			tr->objHandle = hnd8;
 80145c2:	697b      	ldr	r3, [r7, #20]
 80145c4:	7e7a      	ldrb	r2, [r7, #25]
 80145c6:	705a      	strb	r2, [r3, #1]
			prvTraceUpdateCounters();
 80145c8:	f001 f838 	bl	801563c <prvTraceUpdateCounters>
		}
	}
	trcCRITICAL_SECTION_END();
 80145cc:	4b0a      	ldr	r3, [pc, #40]	; (80145f8 <prvTraceStoreTaskReady+0xbc>)
 80145ce:	681b      	ldr	r3, [r3, #0]
 80145d0:	3b01      	subs	r3, #1
 80145d2:	4a09      	ldr	r2, [pc, #36]	; (80145f8 <prvTraceStoreTaskReady+0xbc>)
 80145d4:	6013      	str	r3, [r2, #0]
 80145d6:	69fb      	ldr	r3, [r7, #28]
 80145d8:	60bb      	str	r3, [r7, #8]
 80145da:	68bb      	ldr	r3, [r7, #8]
 80145dc:	f383 8810 	msr	PRIMASK, r3
 80145e0:	e002      	b.n	80145e8 <prvTraceStoreTaskReady+0xac>
		return;
 80145e2:	bf00      	nop
 80145e4:	e000      	b.n	80145e8 <prvTraceStoreTaskReady+0xac>
		return;
 80145e6:	bf00      	nop
}
 80145e8:	3720      	adds	r7, #32
 80145ea:	46bd      	mov	sp, r7
 80145ec:	bd80      	pop	{r7, pc}
 80145ee:	bf00      	nop
 80145f0:	20000018 	.word	0x20000018
 80145f4:	080189f8 	.word	0x080189f8
 80145f8:	20001dac 	.word	0x20001dac
 80145fc:	08018a38 	.word	0x08018a38
 8014600:	20001e50 	.word	0x20001e50

08014604 <prvTraceStoreLowPower>:
 * prvTraceStoreLowPower
 *
 * This function stores a low power state.
 ******************************************************************************/
void prvTraceStoreLowPower(uint32_t flag)
{
 8014604:	b580      	push	{r7, lr}
 8014606:	b088      	sub	sp, #32
 8014608:	af00      	add	r7, sp, #0
 801460a:	6078      	str	r0, [r7, #4]
	uint16_t dts;
	LPEvent* lp;
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ASSERT(flag <= 1, "prvTraceStoreLowPower: Invalid flag value", TRC_UNUSED);
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	2b01      	cmp	r3, #1
 8014610:	d903      	bls.n	801461a <prvTraceStoreLowPower+0x16>
 8014612:	4822      	ldr	r0, [pc, #136]	; (801469c <prvTraceStoreLowPower+0x98>)
 8014614:	f000 ffc6 	bl	80155a4 <prvTraceError>
 8014618:	e03c      	b.n	8014694 <prvTraceStoreLowPower+0x90>

	if (recorder_busy)
 801461a:	4b21      	ldr	r3, [pc, #132]	; (80146a0 <prvTraceStoreLowPower+0x9c>)
 801461c:	681b      	ldr	r3, [r3, #0]
 801461e:	2b00      	cmp	r3, #0
 8014620:	d003      	beq.n	801462a <prvTraceStoreLowPower+0x26>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (1)");
 8014622:	4820      	ldr	r0, [pc, #128]	; (80146a4 <prvTraceStoreLowPower+0xa0>)
 8014624:	f000 ffbe 	bl	80155a4 <prvTraceError>
		return;
 8014628:	e034      	b.n	8014694 <prvTraceStoreLowPower+0x90>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801462a:	f3ef 8310 	mrs	r3, PRIMASK
 801462e:	60fb      	str	r3, [r7, #12]
  return(result);
 8014630:	68fb      	ldr	r3, [r7, #12]
	}

	trcCRITICAL_SECTION_BEGIN();
 8014632:	61fb      	str	r3, [r7, #28]
 8014634:	2301      	movs	r3, #1
 8014636:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014638:	693b      	ldr	r3, [r7, #16]
 801463a:	f383 8810 	msr	PRIMASK, r3
 801463e:	4b18      	ldr	r3, [pc, #96]	; (80146a0 <prvTraceStoreLowPower+0x9c>)
 8014640:	681b      	ldr	r3, [r3, #0]
 8014642:	3301      	adds	r3, #1
 8014644:	4a16      	ldr	r2, [pc, #88]	; (80146a0 <prvTraceStoreLowPower+0x9c>)
 8014646:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive)
 8014648:	4b17      	ldr	r3, [pc, #92]	; (80146a8 <prvTraceStoreLowPower+0xa4>)
 801464a:	681b      	ldr	r3, [r3, #0]
 801464c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801464e:	2b00      	cmp	r3, #0
 8014650:	d016      	beq.n	8014680 <prvTraceStoreLowPower+0x7c>
	{
		dts = (uint16_t)prvTraceGetDTS(0xFFFF);
 8014652:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8014656:	f001 f80f 	bl	8015678 <prvTraceGetDTS>
 801465a:	4603      	mov	r3, r0
 801465c:	837b      	strh	r3, [r7, #26]
		lp = (LPEvent*)prvTraceNextFreeEventBufferSlot();
 801465e:	f000 fd25 	bl	80150ac <prvTraceNextFreeEventBufferSlot>
 8014662:	6178      	str	r0, [r7, #20]
		if (lp != NULL)
 8014664:	697b      	ldr	r3, [r7, #20]
 8014666:	2b00      	cmp	r3, #0
 8014668:	d00a      	beq.n	8014680 <prvTraceStoreLowPower+0x7c>
		{
			lp->type = (uint8_t) (LOW_POWER_BEGIN + ( uint8_t ) flag); /* BEGIN or END depending on flag */
 801466a:	687b      	ldr	r3, [r7, #4]
 801466c:	b2db      	uxtb	r3, r3
 801466e:	3b54      	subs	r3, #84	; 0x54
 8014670:	b2da      	uxtb	r2, r3
 8014672:	697b      	ldr	r3, [r7, #20]
 8014674:	701a      	strb	r2, [r3, #0]
			lp->dts = dts;
 8014676:	697b      	ldr	r3, [r7, #20]
 8014678:	8b7a      	ldrh	r2, [r7, #26]
 801467a:	805a      	strh	r2, [r3, #2]
			prvTraceUpdateCounters();
 801467c:	f000 ffde 	bl	801563c <prvTraceUpdateCounters>
		}
	}
	trcCRITICAL_SECTION_END();
 8014680:	4b07      	ldr	r3, [pc, #28]	; (80146a0 <prvTraceStoreLowPower+0x9c>)
 8014682:	681b      	ldr	r3, [r3, #0]
 8014684:	3b01      	subs	r3, #1
 8014686:	4a06      	ldr	r2, [pc, #24]	; (80146a0 <prvTraceStoreLowPower+0x9c>)
 8014688:	6013      	str	r3, [r2, #0]
 801468a:	69fb      	ldr	r3, [r7, #28]
 801468c:	60bb      	str	r3, [r7, #8]
 801468e:	68bb      	ldr	r3, [r7, #8]
 8014690:	f383 8810 	msr	PRIMASK, r3
}
 8014694:	3720      	adds	r7, #32
 8014696:	46bd      	mov	sp, r7
 8014698:	bd80      	pop	{r7, pc}
 801469a:	bf00      	nop
 801469c:	08018a70 	.word	0x08018a70
 80146a0:	20001dac 	.word	0x20001dac
 80146a4:	08018a38 	.word	0x08018a38
 80146a8:	20001e50 	.word	0x20001e50

080146ac <prvTraceStoreKernelCall>:
 * This is the main integration point for storing kernel calls, and
 * is called by the hooks in trcKernelHooks.h (see trcKernelPort.h for event codes).
 ******************************************************************************/
#if (TRC_CFG_SCHEDULING_ONLY == 0)
void prvTraceStoreKernelCall(uint32_t ecode, traceObjectClass objectClass, uint32_t objectNumber)
{
 80146ac:	b580      	push	{r7, lr}
 80146ae:	b08a      	sub	sp, #40	; 0x28
 80146b0:	af00      	add	r7, sp, #0
 80146b2:	60f8      	str	r0, [r7, #12]
 80146b4:	460b      	mov	r3, r1
 80146b6:	607a      	str	r2, [r7, #4]
 80146b8:	72fb      	strb	r3, [r7, #11]
	KernelCall * kse;
	uint16_t dts1;
	uint8_t hnd8;
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ASSERT(ecode < 0xFF, "prvTraceStoreKernelCall: ecode >= 0xFF", TRC_UNUSED);
 80146ba:	68fb      	ldr	r3, [r7, #12]
 80146bc:	2bfe      	cmp	r3, #254	; 0xfe
 80146be:	d903      	bls.n	80146c8 <prvTraceStoreKernelCall+0x1c>
 80146c0:	4831      	ldr	r0, [pc, #196]	; (8014788 <prvTraceStoreKernelCall+0xdc>)
 80146c2:	f000 ff6f 	bl	80155a4 <prvTraceError>
 80146c6:	e05c      	b.n	8014782 <prvTraceStoreKernelCall+0xd6>
	TRACE_ASSERT(objectClass < TRACE_NCLASSES, "prvTraceStoreKernelCall: objectClass >= TRACE_NCLASSES", TRC_UNUSED);
 80146c8:	7afb      	ldrb	r3, [r7, #11]
 80146ca:	2b08      	cmp	r3, #8
 80146cc:	d903      	bls.n	80146d6 <prvTraceStoreKernelCall+0x2a>
 80146ce:	482f      	ldr	r0, [pc, #188]	; (801478c <prvTraceStoreKernelCall+0xe0>)
 80146d0:	f000 ff68 	bl	80155a4 <prvTraceError>
 80146d4:	e055      	b.n	8014782 <prvTraceStoreKernelCall+0xd6>
	TRACE_ASSERT(objectNumber <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectClass], "prvTraceStoreKernelCall: Invalid value for objectNumber", TRC_UNUSED);
 80146d6:	4b2e      	ldr	r3, [pc, #184]	; (8014790 <prvTraceStoreKernelCall+0xe4>)
 80146d8:	681a      	ldr	r2, [r3, #0]
 80146da:	7afb      	ldrb	r3, [r7, #11]
 80146dc:	4413      	add	r3, r2
 80146de:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80146e2:	461a      	mov	r2, r3
 80146e4:	687b      	ldr	r3, [r7, #4]
 80146e6:	429a      	cmp	r2, r3
 80146e8:	d203      	bcs.n	80146f2 <prvTraceStoreKernelCall+0x46>
 80146ea:	482a      	ldr	r0, [pc, #168]	; (8014794 <prvTraceStoreKernelCall+0xe8>)
 80146ec:	f000 ff5a 	bl	80155a4 <prvTraceError>
 80146f0:	e047      	b.n	8014782 <prvTraceStoreKernelCall+0xd6>

	if (recorder_busy)
 80146f2:	4b29      	ldr	r3, [pc, #164]	; (8014798 <prvTraceStoreKernelCall+0xec>)
 80146f4:	681b      	ldr	r3, [r3, #0]
 80146f6:	2b00      	cmp	r3, #0
 80146f8:	d003      	beq.n	8014702 <prvTraceStoreKernelCall+0x56>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (2)");
 80146fa:	4828      	ldr	r0, [pc, #160]	; (801479c <prvTraceStoreKernelCall+0xf0>)
 80146fc:	f000 ff52 	bl	80155a4 <prvTraceError>
		return;
 8014700:	e03f      	b.n	8014782 <prvTraceStoreKernelCall+0xd6>
	}

	if (handle_of_last_logged_task == 0)
 8014702:	4b27      	ldr	r3, [pc, #156]	; (80147a0 <prvTraceStoreKernelCall+0xf4>)
 8014704:	781b      	ldrb	r3, [r3, #0]
 8014706:	2b00      	cmp	r3, #0
 8014708:	d03a      	beq.n	8014780 <prvTraceStoreKernelCall+0xd4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801470a:	f3ef 8310 	mrs	r3, PRIMASK
 801470e:	617b      	str	r3, [r7, #20]
  return(result);
 8014710:	697b      	ldr	r3, [r7, #20]
	{
		return;
	}

	trcCRITICAL_SECTION_BEGIN();
 8014712:	627b      	str	r3, [r7, #36]	; 0x24
 8014714:	2301      	movs	r3, #1
 8014716:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014718:	69bb      	ldr	r3, [r7, #24]
 801471a:	f383 8810 	msr	PRIMASK, r3
 801471e:	4b1e      	ldr	r3, [pc, #120]	; (8014798 <prvTraceStoreKernelCall+0xec>)
 8014720:	681b      	ldr	r3, [r3, #0]
 8014722:	3301      	adds	r3, #1
 8014724:	4a1c      	ldr	r2, [pc, #112]	; (8014798 <prvTraceStoreKernelCall+0xec>)
 8014726:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive)
 8014728:	4b19      	ldr	r3, [pc, #100]	; (8014790 <prvTraceStoreKernelCall+0xe4>)
 801472a:	681b      	ldr	r3, [r3, #0]
 801472c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801472e:	2b00      	cmp	r3, #0
 8014730:	d01b      	beq.n	801476a <prvTraceStoreKernelCall+0xbe>
	{
		dts1 = (uint16_t)prvTraceGetDTS(0xFFFF);
 8014732:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8014736:	f000 ff9f 	bl	8015678 <prvTraceGetDTS>
 801473a:	4603      	mov	r3, r0
 801473c:	847b      	strh	r3, [r7, #34]	; 0x22
		hnd8 = prvTraceGet8BitHandle((traceHandle)objectNumber);
 801473e:	687b      	ldr	r3, [r7, #4]
 8014740:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		kse = (KernelCall*) prvTraceNextFreeEventBufferSlot();
 8014744:	f000 fcb2 	bl	80150ac <prvTraceNextFreeEventBufferSlot>
 8014748:	61f8      	str	r0, [r7, #28]
		if (kse != NULL)
 801474a:	69fb      	ldr	r3, [r7, #28]
 801474c:	2b00      	cmp	r3, #0
 801474e:	d00c      	beq.n	801476a <prvTraceStoreKernelCall+0xbe>
		{
			kse->dts = dts1;
 8014750:	69fb      	ldr	r3, [r7, #28]
 8014752:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8014754:	805a      	strh	r2, [r3, #2]
			kse->type = (uint8_t)ecode;
 8014756:	68fb      	ldr	r3, [r7, #12]
 8014758:	b2da      	uxtb	r2, r3
 801475a:	69fb      	ldr	r3, [r7, #28]
 801475c:	701a      	strb	r2, [r3, #0]
			kse->objHandle = hnd8;
 801475e:	69fb      	ldr	r3, [r7, #28]
 8014760:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8014764:	705a      	strb	r2, [r3, #1]
			prvTraceUpdateCounters();
 8014766:	f000 ff69 	bl	801563c <prvTraceUpdateCounters>
		}
	}
	trcCRITICAL_SECTION_END();
 801476a:	4b0b      	ldr	r3, [pc, #44]	; (8014798 <prvTraceStoreKernelCall+0xec>)
 801476c:	681b      	ldr	r3, [r3, #0]
 801476e:	3b01      	subs	r3, #1
 8014770:	4a09      	ldr	r2, [pc, #36]	; (8014798 <prvTraceStoreKernelCall+0xec>)
 8014772:	6013      	str	r3, [r2, #0]
 8014774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014776:	613b      	str	r3, [r7, #16]
 8014778:	693b      	ldr	r3, [r7, #16]
 801477a:	f383 8810 	msr	PRIMASK, r3
 801477e:	e000      	b.n	8014782 <prvTraceStoreKernelCall+0xd6>
		return;
 8014780:	bf00      	nop
}
 8014782:	3728      	adds	r7, #40	; 0x28
 8014784:	46bd      	mov	sp, r7
 8014786:	bd80      	pop	{r7, pc}
 8014788:	08018aa8 	.word	0x08018aa8
 801478c:	08018ae0 	.word	0x08018ae0
 8014790:	20001e50 	.word	0x20001e50
 8014794:	08018b28 	.word	0x08018b28
 8014798:	20001dac 	.word	0x20001dac
 801479c:	08018b70 	.word	0x08018b70
 80147a0:	20001db9 	.word	0x20001db9

080147a4 <prvTraceStoreKernelCallWithParam>:
#if (TRC_CFG_SCHEDULING_ONLY == 0)
void prvTraceStoreKernelCallWithParam(uint32_t evtcode,
									traceObjectClass objectClass,
									uint32_t objectNumber,
									uint32_t param)
{
 80147a4:	b580      	push	{r7, lr}
 80147a6:	b08a      	sub	sp, #40	; 0x28
 80147a8:	af00      	add	r7, sp, #0
 80147aa:	60f8      	str	r0, [r7, #12]
 80147ac:	607a      	str	r2, [r7, #4]
 80147ae:	603b      	str	r3, [r7, #0]
 80147b0:	460b      	mov	r3, r1
 80147b2:	72fb      	strb	r3, [r7, #11]
	uint8_t dts2;
	uint8_t hnd8;
	uint8_t p8;
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ASSERT(evtcode < 0xFF, "prvTraceStoreKernelCallWithParam: evtcode >= 0xFF", TRC_UNUSED);
 80147b4:	68fb      	ldr	r3, [r7, #12]
 80147b6:	2bfe      	cmp	r3, #254	; 0xfe
 80147b8:	d903      	bls.n	80147c2 <prvTraceStoreKernelCallWithParam+0x1e>
 80147ba:	4837      	ldr	r0, [pc, #220]	; (8014898 <prvTraceStoreKernelCallWithParam+0xf4>)
 80147bc:	f000 fef2 	bl	80155a4 <prvTraceError>
 80147c0:	e066      	b.n	8014890 <prvTraceStoreKernelCallWithParam+0xec>
	TRACE_ASSERT(objectClass < TRACE_NCLASSES, "prvTraceStoreKernelCallWithParam: objectClass >= TRACE_NCLASSES", TRC_UNUSED);
 80147c2:	7afb      	ldrb	r3, [r7, #11]
 80147c4:	2b08      	cmp	r3, #8
 80147c6:	d903      	bls.n	80147d0 <prvTraceStoreKernelCallWithParam+0x2c>
 80147c8:	4834      	ldr	r0, [pc, #208]	; (801489c <prvTraceStoreKernelCallWithParam+0xf8>)
 80147ca:	f000 feeb 	bl	80155a4 <prvTraceError>
 80147ce:	e05f      	b.n	8014890 <prvTraceStoreKernelCallWithParam+0xec>
	TRACE_ASSERT(objectNumber <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectClass], "prvTraceStoreKernelCallWithParam: Invalid value for objectNumber", TRC_UNUSED);
 80147d0:	4b33      	ldr	r3, [pc, #204]	; (80148a0 <prvTraceStoreKernelCallWithParam+0xfc>)
 80147d2:	681a      	ldr	r2, [r3, #0]
 80147d4:	7afb      	ldrb	r3, [r7, #11]
 80147d6:	4413      	add	r3, r2
 80147d8:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80147dc:	461a      	mov	r2, r3
 80147de:	687b      	ldr	r3, [r7, #4]
 80147e0:	429a      	cmp	r2, r3
 80147e2:	d203      	bcs.n	80147ec <prvTraceStoreKernelCallWithParam+0x48>
 80147e4:	482f      	ldr	r0, [pc, #188]	; (80148a4 <prvTraceStoreKernelCallWithParam+0x100>)
 80147e6:	f000 fedd 	bl	80155a4 <prvTraceError>
 80147ea:	e051      	b.n	8014890 <prvTraceStoreKernelCallWithParam+0xec>

	if (recorder_busy)
 80147ec:	4b2e      	ldr	r3, [pc, #184]	; (80148a8 <prvTraceStoreKernelCallWithParam+0x104>)
 80147ee:	681b      	ldr	r3, [r3, #0]
 80147f0:	2b00      	cmp	r3, #0
 80147f2:	d003      	beq.n	80147fc <prvTraceStoreKernelCallWithParam+0x58>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (3)");
 80147f4:	482d      	ldr	r0, [pc, #180]	; (80148ac <prvTraceStoreKernelCallWithParam+0x108>)
 80147f6:	f000 fed5 	bl	80155a4 <prvTraceError>
		return;
 80147fa:	e049      	b.n	8014890 <prvTraceStoreKernelCallWithParam+0xec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80147fc:	f3ef 8310 	mrs	r3, PRIMASK
 8014800:	617b      	str	r3, [r7, #20]
  return(result);
 8014802:	697b      	ldr	r3, [r7, #20]
	}

	trcCRITICAL_SECTION_BEGIN();
 8014804:	627b      	str	r3, [r7, #36]	; 0x24
 8014806:	2301      	movs	r3, #1
 8014808:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801480a:	69bb      	ldr	r3, [r7, #24]
 801480c:	f383 8810 	msr	PRIMASK, r3
 8014810:	4b25      	ldr	r3, [pc, #148]	; (80148a8 <prvTraceStoreKernelCallWithParam+0x104>)
 8014812:	681b      	ldr	r3, [r3, #0]
 8014814:	3301      	adds	r3, #1
 8014816:	4a24      	ldr	r2, [pc, #144]	; (80148a8 <prvTraceStoreKernelCallWithParam+0x104>)
 8014818:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task)
 801481a:	4b21      	ldr	r3, [pc, #132]	; (80148a0 <prvTraceStoreKernelCallWithParam+0xfc>)
 801481c:	681b      	ldr	r3, [r3, #0]
 801481e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014820:	2b00      	cmp	r3, #0
 8014822:	d02b      	beq.n	801487c <prvTraceStoreKernelCallWithParam+0xd8>
 8014824:	4b22      	ldr	r3, [pc, #136]	; (80148b0 <prvTraceStoreKernelCallWithParam+0x10c>)
 8014826:	781b      	ldrb	r3, [r3, #0]
 8014828:	2b00      	cmp	r3, #0
 801482a:	d027      	beq.n	801487c <prvTraceStoreKernelCallWithParam+0xd8>
	{
		dts2 = (uint8_t)prvTraceGetDTS(0xFF);
 801482c:	20ff      	movs	r0, #255	; 0xff
 801482e:	f000 ff23 	bl	8015678 <prvTraceGetDTS>
 8014832:	4603      	mov	r3, r0
 8014834:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		p8 = (uint8_t) prvTraceGetParam(0xFF, param);
 8014838:	6839      	ldr	r1, [r7, #0]
 801483a:	20ff      	movs	r0, #255	; 0xff
 801483c:	f000 f83a 	bl	80148b4 <prvTraceGetParam>
 8014840:	4603      	mov	r3, r0
 8014842:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		hnd8 = prvTraceGet8BitHandle((traceHandle)objectNumber);
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		kse = (KernelCallWithParamAndHandle*) prvTraceNextFreeEventBufferSlot();
 801484c:	f000 fc2e 	bl	80150ac <prvTraceNextFreeEventBufferSlot>
 8014850:	61f8      	str	r0, [r7, #28]
		if (kse != NULL)
 8014852:	69fb      	ldr	r3, [r7, #28]
 8014854:	2b00      	cmp	r3, #0
 8014856:	d011      	beq.n	801487c <prvTraceStoreKernelCallWithParam+0xd8>
		{
			kse->dts = dts2;
 8014858:	69fb      	ldr	r3, [r7, #28]
 801485a:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 801485e:	70da      	strb	r2, [r3, #3]
			kse->type = (uint8_t)evtcode;
 8014860:	68fb      	ldr	r3, [r7, #12]
 8014862:	b2da      	uxtb	r2, r3
 8014864:	69fb      	ldr	r3, [r7, #28]
 8014866:	701a      	strb	r2, [r3, #0]
			kse->objHandle = hnd8;
 8014868:	69fb      	ldr	r3, [r7, #28]
 801486a:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 801486e:	705a      	strb	r2, [r3, #1]
			kse->param = p8;
 8014870:	69fb      	ldr	r3, [r7, #28]
 8014872:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8014876:	709a      	strb	r2, [r3, #2]
			prvTraceUpdateCounters();
 8014878:	f000 fee0 	bl	801563c <prvTraceUpdateCounters>
		}
	}
	trcCRITICAL_SECTION_END();
 801487c:	4b0a      	ldr	r3, [pc, #40]	; (80148a8 <prvTraceStoreKernelCallWithParam+0x104>)
 801487e:	681b      	ldr	r3, [r3, #0]
 8014880:	3b01      	subs	r3, #1
 8014882:	4a09      	ldr	r2, [pc, #36]	; (80148a8 <prvTraceStoreKernelCallWithParam+0x104>)
 8014884:	6013      	str	r3, [r2, #0]
 8014886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014888:	613b      	str	r3, [r7, #16]
 801488a:	693b      	ldr	r3, [r7, #16]
 801488c:	f383 8810 	msr	PRIMASK, r3
}
 8014890:	3728      	adds	r7, #40	; 0x28
 8014892:	46bd      	mov	sp, r7
 8014894:	bd80      	pop	{r7, pc}
 8014896:	bf00      	nop
 8014898:	08018ba8 	.word	0x08018ba8
 801489c:	08018be8 	.word	0x08018be8
 80148a0:	20001e50 	.word	0x20001e50
 80148a4:	08018c38 	.word	0x08018c38
 80148a8:	20001dac 	.word	0x20001dac
 80148ac:	08018c88 	.word	0x08018c88
 80148b0:	20001db9 	.word	0x20001db9

080148b4 <prvTraceGetParam>:
 *
 * May only be called within a critical section!
 ******************************************************************************/
#if (TRC_CFG_SCHEDULING_ONLY == 0)
static uint32_t prvTraceGetParam(uint32_t param_max, uint32_t param)
{
 80148b4:	b580      	push	{r7, lr}
 80148b6:	b084      	sub	sp, #16
 80148b8:	af00      	add	r7, sp, #0
 80148ba:	6078      	str	r0, [r7, #4]
 80148bc:	6039      	str	r1, [r7, #0]
	XPSEvent* xps;

	TRACE_ASSERT(param_max == 0xFF || param_max == 0xFFFF,
 80148be:	687b      	ldr	r3, [r7, #4]
 80148c0:	2bff      	cmp	r3, #255	; 0xff
 80148c2:	d009      	beq.n	80148d8 <prvTraceGetParam+0x24>
 80148c4:	687b      	ldr	r3, [r7, #4]
 80148c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80148ca:	4293      	cmp	r3, r2
 80148cc:	d004      	beq.n	80148d8 <prvTraceGetParam+0x24>
 80148ce:	4816      	ldr	r0, [pc, #88]	; (8014928 <prvTraceGetParam+0x74>)
 80148d0:	f000 fe68 	bl	80155a4 <prvTraceError>
 80148d4:	683b      	ldr	r3, [r7, #0]
 80148d6:	e023      	b.n	8014920 <prvTraceGetParam+0x6c>
		"prvTraceGetParam: Invalid value for param_max", param);

	if (param <= param_max)
 80148d8:	683a      	ldr	r2, [r7, #0]
 80148da:	687b      	ldr	r3, [r7, #4]
 80148dc:	429a      	cmp	r2, r3
 80148de:	d801      	bhi.n	80148e4 <prvTraceGetParam+0x30>
	{
		return param;
 80148e0:	683b      	ldr	r3, [r7, #0]
 80148e2:	e01d      	b.n	8014920 <prvTraceGetParam+0x6c>
	}
	else
	{
		xps = (XPSEvent*) prvTraceNextFreeEventBufferSlot();
 80148e4:	f000 fbe2 	bl	80150ac <prvTraceNextFreeEventBufferSlot>
 80148e8:	60f8      	str	r0, [r7, #12]
		if (xps != NULL)
 80148ea:	68fb      	ldr	r3, [r7, #12]
 80148ec:	2b00      	cmp	r3, #0
 80148ee:	d014      	beq.n	801491a <prvTraceGetParam+0x66>
		{
			xps->type = DIV_XPS;
 80148f0:	68fb      	ldr	r3, [r7, #12]
 80148f2:	2201      	movs	r2, #1
 80148f4:	701a      	strb	r2, [r3, #0]
			xps->xps_8 = (uint8_t)((param & (0xFF00 & ~param_max)) >> 8);
 80148f6:	687b      	ldr	r3, [r7, #4]
 80148f8:	43da      	mvns	r2, r3
 80148fa:	683b      	ldr	r3, [r7, #0]
 80148fc:	4013      	ands	r3, r2
 80148fe:	0a1b      	lsrs	r3, r3, #8
 8014900:	b2da      	uxtb	r2, r3
 8014902:	68fb      	ldr	r3, [r7, #12]
 8014904:	705a      	strb	r2, [r3, #1]
			xps->xps_16 = (uint16_t)((param & (0xFFFF0000 & ~param_max)) >> 16);
 8014906:	687b      	ldr	r3, [r7, #4]
 8014908:	43da      	mvns	r2, r3
 801490a:	683b      	ldr	r3, [r7, #0]
 801490c:	4013      	ands	r3, r2
 801490e:	0c1b      	lsrs	r3, r3, #16
 8014910:	b29a      	uxth	r2, r3
 8014912:	68fb      	ldr	r3, [r7, #12]
 8014914:	805a      	strh	r2, [r3, #2]
			prvTraceUpdateCounters();
 8014916:	f000 fe91 	bl	801563c <prvTraceUpdateCounters>
		}

		return param & param_max;
 801491a:	683a      	ldr	r2, [r7, #0]
 801491c:	687b      	ldr	r3, [r7, #4]
 801491e:	4013      	ands	r3, r2
	}
}
 8014920:	4618      	mov	r0, r3
 8014922:	3710      	adds	r7, #16
 8014924:	46bd      	mov	sp, r7
 8014926:	bd80      	pop	{r7, pc}
 8014928:	08018cc0 	.word	0x08018cc0

0801492c <prvTraceStoreKernelCallWithNumericParamOnly>:
 * Used for storing kernel calls with numeric parameters only. This is
 * only used for traceTASK_DELAY and traceDELAY_UNTIL at the moment.
 ******************************************************************************/
#if (TRC_CFG_SCHEDULING_ONLY == 0)
void prvTraceStoreKernelCallWithNumericParamOnly(uint32_t evtcode, uint32_t param)
{
 801492c:	b580      	push	{r7, lr}
 801492e:	b08a      	sub	sp, #40	; 0x28
 8014930:	af00      	add	r7, sp, #0
 8014932:	6078      	str	r0, [r7, #4]
 8014934:	6039      	str	r1, [r7, #0]
	KernelCallWithParam16 * kse;
	uint8_t dts6;
	uint16_t restParam;
	TRACE_ALLOC_CRITICAL_SECTION();

	restParam = 0;
 8014936:	2300      	movs	r3, #0
 8014938:	84fb      	strh	r3, [r7, #38]	; 0x26

	TRACE_ASSERT(evtcode < 0xFF, "prvTraceStoreKernelCallWithNumericParamOnly: Invalid value for evtcode", TRC_UNUSED);
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	2bfe      	cmp	r3, #254	; 0xfe
 801493e:	d903      	bls.n	8014948 <prvTraceStoreKernelCallWithNumericParamOnly+0x1c>
 8014940:	4827      	ldr	r0, [pc, #156]	; (80149e0 <prvTraceStoreKernelCallWithNumericParamOnly+0xb4>)
 8014942:	f000 fe2f 	bl	80155a4 <prvTraceError>
 8014946:	e047      	b.n	80149d8 <prvTraceStoreKernelCallWithNumericParamOnly+0xac>

	if (recorder_busy)
 8014948:	4b26      	ldr	r3, [pc, #152]	; (80149e4 <prvTraceStoreKernelCallWithNumericParamOnly+0xb8>)
 801494a:	681b      	ldr	r3, [r3, #0]
 801494c:	2b00      	cmp	r3, #0
 801494e:	d003      	beq.n	8014958 <prvTraceStoreKernelCallWithNumericParamOnly+0x2c>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (4)");
 8014950:	4825      	ldr	r0, [pc, #148]	; (80149e8 <prvTraceStoreKernelCallWithNumericParamOnly+0xbc>)
 8014952:	f000 fe27 	bl	80155a4 <prvTraceError>
		return;
 8014956:	e03f      	b.n	80149d8 <prvTraceStoreKernelCallWithNumericParamOnly+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8014958:	f3ef 8310 	mrs	r3, PRIMASK
 801495c:	613b      	str	r3, [r7, #16]
  return(result);
 801495e:	693b      	ldr	r3, [r7, #16]
	}

	trcCRITICAL_SECTION_BEGIN();
 8014960:	623b      	str	r3, [r7, #32]
 8014962:	2301      	movs	r3, #1
 8014964:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014966:	697b      	ldr	r3, [r7, #20]
 8014968:	f383 8810 	msr	PRIMASK, r3
 801496c:	4b1d      	ldr	r3, [pc, #116]	; (80149e4 <prvTraceStoreKernelCallWithNumericParamOnly+0xb8>)
 801496e:	681b      	ldr	r3, [r3, #0]
 8014970:	3301      	adds	r3, #1
 8014972:	4a1c      	ldr	r2, [pc, #112]	; (80149e4 <prvTraceStoreKernelCallWithNumericParamOnly+0xb8>)
 8014974:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task)
 8014976:	4b1d      	ldr	r3, [pc, #116]	; (80149ec <prvTraceStoreKernelCallWithNumericParamOnly+0xc0>)
 8014978:	681b      	ldr	r3, [r3, #0]
 801497a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801497c:	2b00      	cmp	r3, #0
 801497e:	d021      	beq.n	80149c4 <prvTraceStoreKernelCallWithNumericParamOnly+0x98>
 8014980:	4b1b      	ldr	r3, [pc, #108]	; (80149f0 <prvTraceStoreKernelCallWithNumericParamOnly+0xc4>)
 8014982:	781b      	ldrb	r3, [r3, #0]
 8014984:	2b00      	cmp	r3, #0
 8014986:	d01d      	beq.n	80149c4 <prvTraceStoreKernelCallWithNumericParamOnly+0x98>
	{
		dts6 = (uint8_t)prvTraceGetDTS(0xFF);
 8014988:	20ff      	movs	r0, #255	; 0xff
 801498a:	f000 fe75 	bl	8015678 <prvTraceGetDTS>
 801498e:	4603      	mov	r3, r0
 8014990:	77fb      	strb	r3, [r7, #31]
		restParam = (uint16_t)prvTraceGetParam(0xFFFF, param);
 8014992:	6839      	ldr	r1, [r7, #0]
 8014994:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8014998:	f7ff ff8c 	bl	80148b4 <prvTraceGetParam>
 801499c:	4603      	mov	r3, r0
 801499e:	84fb      	strh	r3, [r7, #38]	; 0x26
		kse = (KernelCallWithParam16*) prvTraceNextFreeEventBufferSlot();
 80149a0:	f000 fb84 	bl	80150ac <prvTraceNextFreeEventBufferSlot>
 80149a4:	61b8      	str	r0, [r7, #24]
		if (kse != NULL)
 80149a6:	69bb      	ldr	r3, [r7, #24]
 80149a8:	2b00      	cmp	r3, #0
 80149aa:	d00b      	beq.n	80149c4 <prvTraceStoreKernelCallWithNumericParamOnly+0x98>
		{
			kse->dts = dts6;
 80149ac:	69bb      	ldr	r3, [r7, #24]
 80149ae:	7ffa      	ldrb	r2, [r7, #31]
 80149b0:	705a      	strb	r2, [r3, #1]
			kse->type = (uint8_t)evtcode;
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	b2da      	uxtb	r2, r3
 80149b6:	69bb      	ldr	r3, [r7, #24]
 80149b8:	701a      	strb	r2, [r3, #0]
			kse->param = restParam;
 80149ba:	69bb      	ldr	r3, [r7, #24]
 80149bc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80149be:	805a      	strh	r2, [r3, #2]
			prvTraceUpdateCounters();
 80149c0:	f000 fe3c 	bl	801563c <prvTraceUpdateCounters>
		}
	}
	trcCRITICAL_SECTION_END();
 80149c4:	4b07      	ldr	r3, [pc, #28]	; (80149e4 <prvTraceStoreKernelCallWithNumericParamOnly+0xb8>)
 80149c6:	681b      	ldr	r3, [r3, #0]
 80149c8:	3b01      	subs	r3, #1
 80149ca:	4a06      	ldr	r2, [pc, #24]	; (80149e4 <prvTraceStoreKernelCallWithNumericParamOnly+0xb8>)
 80149cc:	6013      	str	r3, [r2, #0]
 80149ce:	6a3b      	ldr	r3, [r7, #32]
 80149d0:	60fb      	str	r3, [r7, #12]
 80149d2:	68fb      	ldr	r3, [r7, #12]
 80149d4:	f383 8810 	msr	PRIMASK, r3
}
 80149d8:	3728      	adds	r7, #40	; 0x28
 80149da:	46bd      	mov	sp, r7
 80149dc:	bd80      	pop	{r7, pc}
 80149de:	bf00      	nop
 80149e0:	08018cfc 	.word	0x08018cfc
 80149e4:	20001dac 	.word	0x20001dac
 80149e8:	08018d54 	.word	0x08018d54
 80149ec:	20001e50 	.word	0x20001e50
 80149f0:	20001db9 	.word	0x20001db9

080149f4 <prvTraceStoreTaskswitch>:
 * prvTraceStoreTaskswitch
 * Called by the scheduler from the SWITCHED_OUT hook, and by uiTraceStart.
 * At this point interrupts are assumed to be disabled!
 ******************************************************************************/
void prvTraceStoreTaskswitch(traceHandle task_handle)
{
 80149f4:	b580      	push	{r7, lr}
 80149f6:	b088      	sub	sp, #32
 80149f8:	af00      	add	r7, sp, #0
 80149fa:	4603      	mov	r3, r0
 80149fc:	71fb      	strb	r3, [r7, #7]
#if (TRC_CFG_INCLUDE_ISR_TRACING == 1)
	extern int32_t isPendingContextSwitch;
#endif
	trcSR_ALLOC_CRITICAL_SECTION_ON_CORTEX_M_ONLY();

	TRACE_ASSERT(task_handle <= (TRC_CFG_NTASK),
 80149fe:	79fb      	ldrb	r3, [r7, #7]
 8014a00:	2b0f      	cmp	r3, #15
 8014a02:	d903      	bls.n	8014a0c <prvTraceStoreTaskswitch+0x18>
 8014a04:	482e      	ldr	r0, [pc, #184]	; (8014ac0 <prvTraceStoreTaskswitch+0xcc>)
 8014a06:	f000 fdcd 	bl	80155a4 <prvTraceError>
 8014a0a:	e056      	b.n	8014aba <prvTraceStoreTaskswitch+0xc6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8014a0c:	f3ef 8310 	mrs	r3, PRIMASK
 8014a10:	60fb      	str	r3, [r7, #12]
  return(result);
 8014a12:	68fb      	ldr	r3, [r7, #12]
		"prvTraceStoreTaskswitch: Invalid value for task_handle", TRC_UNUSED);

	trcCRITICAL_SECTION_BEGIN_ON_CORTEX_M_ONLY();
 8014a14:	61fb      	str	r3, [r7, #28]
 8014a16:	2301      	movs	r3, #1
 8014a18:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014a1a:	693b      	ldr	r3, [r7, #16]
 8014a1c:	f383 8810 	msr	PRIMASK, r3
 8014a20:	4b28      	ldr	r3, [pc, #160]	; (8014ac4 <prvTraceStoreTaskswitch+0xd0>)
 8014a22:	681b      	ldr	r3, [r3, #0]
 8014a24:	3301      	adds	r3, #1
 8014a26:	4a27      	ldr	r2, [pc, #156]	; (8014ac4 <prvTraceStoreTaskswitch+0xd0>)
 8014a28:	6013      	str	r3, [r2, #0]

	if ((task_handle != handle_of_last_logged_task) && (RecorderDataPtr->recorderActive))
 8014a2a:	4b27      	ldr	r3, [pc, #156]	; (8014ac8 <prvTraceStoreTaskswitch+0xd4>)
 8014a2c:	781b      	ldrb	r3, [r3, #0]
 8014a2e:	79fa      	ldrb	r2, [r7, #7]
 8014a30:	429a      	cmp	r2, r3
 8014a32:	d038      	beq.n	8014aa6 <prvTraceStoreTaskswitch+0xb2>
 8014a34:	4b25      	ldr	r3, [pc, #148]	; (8014acc <prvTraceStoreTaskswitch+0xd8>)
 8014a36:	681b      	ldr	r3, [r3, #0]
 8014a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014a3a:	2b00      	cmp	r3, #0
 8014a3c:	d033      	beq.n	8014aa6 <prvTraceStoreTaskswitch+0xb2>
	{
#if (TRC_CFG_INCLUDE_ISR_TRACING == 1)
		isPendingContextSwitch = 0;
 8014a3e:	4b24      	ldr	r3, [pc, #144]	; (8014ad0 <prvTraceStoreTaskswitch+0xdc>)
 8014a40:	2200      	movs	r2, #0
 8014a42:	601a      	str	r2, [r3, #0]
#endif

		dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
 8014a44:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8014a48:	f000 fe16 	bl	8015678 <prvTraceGetDTS>
 8014a4c:	4603      	mov	r3, r0
 8014a4e:	837b      	strh	r3, [r7, #26]
		handle_of_last_logged_task = task_handle;
 8014a50:	4a1d      	ldr	r2, [pc, #116]	; (8014ac8 <prvTraceStoreTaskswitch+0xd4>)
 8014a52:	79fb      	ldrb	r3, [r7, #7]
 8014a54:	7013      	strb	r3, [r2, #0]
		hnd8 = prvTraceGet8BitHandle(handle_of_last_logged_task);
 8014a56:	4b1c      	ldr	r3, [pc, #112]	; (8014ac8 <prvTraceStoreTaskswitch+0xd4>)
 8014a58:	781b      	ldrb	r3, [r3, #0]
 8014a5a:	767b      	strb	r3, [r7, #25]
		ts = (TSEvent*)prvTraceNextFreeEventBufferSlot();
 8014a5c:	f000 fb26 	bl	80150ac <prvTraceNextFreeEventBufferSlot>
 8014a60:	6178      	str	r0, [r7, #20]

		if (ts != NULL)
 8014a62:	697b      	ldr	r3, [r7, #20]
 8014a64:	2b00      	cmp	r3, #0
 8014a66:	d01e      	beq.n	8014aa6 <prvTraceStoreTaskswitch+0xb2>
		{
			if (prvTraceGetObjectState(TRACE_CLASS_TASK,
 8014a68:	4b17      	ldr	r3, [pc, #92]	; (8014ac8 <prvTraceStoreTaskswitch+0xd4>)
 8014a6a:	781b      	ldrb	r3, [r3, #0]
 8014a6c:	4619      	mov	r1, r3
 8014a6e:	2003      	movs	r0, #3
 8014a70:	f000 f9a0 	bl	8014db4 <prvTraceGetObjectState>
 8014a74:	4603      	mov	r3, r0
 8014a76:	2b01      	cmp	r3, #1
 8014a78:	d103      	bne.n	8014a82 <prvTraceStoreTaskswitch+0x8e>
				handle_of_last_logged_task) == TASK_STATE_INSTANCE_ACTIVE)
			{
				ts->type = TS_TASK_RESUME;
 8014a7a:	697b      	ldr	r3, [r7, #20]
 8014a7c:	2207      	movs	r2, #7
 8014a7e:	701a      	strb	r2, [r3, #0]
 8014a80:	e002      	b.n	8014a88 <prvTraceStoreTaskswitch+0x94>
			}
			else
			{
				ts->type = TS_TASK_BEGIN;
 8014a82:	697b      	ldr	r3, [r7, #20]
 8014a84:	2206      	movs	r2, #6
 8014a86:	701a      	strb	r2, [r3, #0]
			}

			ts->dts = dts3;
 8014a88:	697b      	ldr	r3, [r7, #20]
 8014a8a:	8b7a      	ldrh	r2, [r7, #26]
 8014a8c:	805a      	strh	r2, [r3, #2]
			ts->objHandle = hnd8;
 8014a8e:	697b      	ldr	r3, [r7, #20]
 8014a90:	7e7a      	ldrb	r2, [r7, #25]
 8014a92:	705a      	strb	r2, [r3, #1]

			prvTraceSetObjectState(TRACE_CLASS_TASK,
 8014a94:	4b0c      	ldr	r3, [pc, #48]	; (8014ac8 <prvTraceStoreTaskswitch+0xd4>)
 8014a96:	781b      	ldrb	r3, [r3, #0]
 8014a98:	2201      	movs	r2, #1
 8014a9a:	4619      	mov	r1, r3
 8014a9c:	2003      	movs	r0, #3
 8014a9e:	f000 f94d 	bl	8014d3c <prvTraceSetObjectState>
									handle_of_last_logged_task,
									TASK_STATE_INSTANCE_ACTIVE);

			prvTraceUpdateCounters();
 8014aa2:	f000 fdcb 	bl	801563c <prvTraceUpdateCounters>
		}
	}

	trcCRITICAL_SECTION_END_ON_CORTEX_M_ONLY();
 8014aa6:	4b07      	ldr	r3, [pc, #28]	; (8014ac4 <prvTraceStoreTaskswitch+0xd0>)
 8014aa8:	681b      	ldr	r3, [r3, #0]
 8014aaa:	3b01      	subs	r3, #1
 8014aac:	4a05      	ldr	r2, [pc, #20]	; (8014ac4 <prvTraceStoreTaskswitch+0xd0>)
 8014aae:	6013      	str	r3, [r2, #0]
 8014ab0:	69fb      	ldr	r3, [r7, #28]
 8014ab2:	60bb      	str	r3, [r7, #8]
 8014ab4:	68bb      	ldr	r3, [r7, #8]
 8014ab6:	f383 8810 	msr	PRIMASK, r3
}
 8014aba:	3720      	adds	r7, #32
 8014abc:	46bd      	mov	sp, r7
 8014abe:	bd80      	pop	{r7, pc}
 8014ac0:	08018d8c 	.word	0x08018d8c
 8014ac4:	20001dac 	.word	0x20001dac
 8014ac8:	20001db9 	.word	0x20001db9
 8014acc:	20001e50 	.word	0x20001e50
 8014ad0:	20001d9c 	.word	0x20001d9c

08014ad4 <prvTraceStoreObjectNameOnCloseEvent>:
 * and name (a symbol table handle). The stored name-handle mapping is thus the
 * "old" one, valid up until this point.
 ******************************************************************************/
void prvTraceStoreObjectNameOnCloseEvent(uint8_t evtcode, traceHandle handle,
										traceObjectClass objectclass)
{
 8014ad4:	b590      	push	{r4, r7, lr}
 8014ad6:	b087      	sub	sp, #28
 8014ad8:	af00      	add	r7, sp, #0
 8014ada:	4603      	mov	r3, r0
 8014adc:	71fb      	strb	r3, [r7, #7]
 8014ade:	460b      	mov	r3, r1
 8014ae0:	71bb      	strb	r3, [r7, #6]
 8014ae2:	4613      	mov	r3, r2
 8014ae4:	717b      	strb	r3, [r7, #5]
	ObjCloseNameEvent * ce;
	const char * name;
	traceString idx;

	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8014ae6:	797b      	ldrb	r3, [r7, #5]
 8014ae8:	2b08      	cmp	r3, #8
 8014aea:	d903      	bls.n	8014af4 <prvTraceStoreObjectNameOnCloseEvent+0x20>
 8014aec:	481f      	ldr	r0, [pc, #124]	; (8014b6c <prvTraceStoreObjectNameOnCloseEvent+0x98>)
 8014aee:	f000 fd59 	bl	80155a4 <prvTraceError>
 8014af2:	e037      	b.n	8014b64 <prvTraceStoreObjectNameOnCloseEvent+0x90>
		"prvTraceStoreObjectNameOnCloseEvent: objectclass >= TRACE_NCLASSES", TRC_UNUSED);
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8014af4:	4b1e      	ldr	r3, [pc, #120]	; (8014b70 <prvTraceStoreObjectNameOnCloseEvent+0x9c>)
 8014af6:	681a      	ldr	r2, [r3, #0]
 8014af8:	797b      	ldrb	r3, [r7, #5]
 8014afa:	4413      	add	r3, r2
 8014afc:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8014b00:	79ba      	ldrb	r2, [r7, #6]
 8014b02:	429a      	cmp	r2, r3
 8014b04:	d903      	bls.n	8014b0e <prvTraceStoreObjectNameOnCloseEvent+0x3a>
 8014b06:	481b      	ldr	r0, [pc, #108]	; (8014b74 <prvTraceStoreObjectNameOnCloseEvent+0xa0>)
 8014b08:	f000 fd4c 	bl	80155a4 <prvTraceError>
 8014b0c:	e02a      	b.n	8014b64 <prvTraceStoreObjectNameOnCloseEvent+0x90>
		"prvTraceStoreObjectNameOnCloseEvent: Invalid value for handle", TRC_UNUSED);

	if (RecorderDataPtr->recorderActive)
 8014b0e:	4b18      	ldr	r3, [pc, #96]	; (8014b70 <prvTraceStoreObjectNameOnCloseEvent+0x9c>)
 8014b10:	681b      	ldr	r3, [r3, #0]
 8014b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014b14:	2b00      	cmp	r3, #0
 8014b16:	d025      	beq.n	8014b64 <prvTraceStoreObjectNameOnCloseEvent+0x90>
	{
		uint8_t hnd8 = prvTraceGet8BitHandle(handle);
 8014b18:	79bb      	ldrb	r3, [r7, #6]
 8014b1a:	75fb      	strb	r3, [r7, #23]
		name = TRACE_PROPERTY_NAME_GET(objectclass, handle);
 8014b1c:	4b14      	ldr	r3, [pc, #80]	; (8014b70 <prvTraceStoreObjectNameOnCloseEvent+0x9c>)
 8014b1e:	681c      	ldr	r4, [r3, #0]
 8014b20:	797a      	ldrb	r2, [r7, #5]
 8014b22:	79bb      	ldrb	r3, [r7, #6]
 8014b24:	4611      	mov	r1, r2
 8014b26:	4618      	mov	r0, r3
 8014b28:	f000 fae4 	bl	80150f4 <uiIndexOfObject>
 8014b2c:	4603      	mov	r3, r0
 8014b2e:	3398      	adds	r3, #152	; 0x98
 8014b30:	4423      	add	r3, r4
 8014b32:	3304      	adds	r3, #4
 8014b34:	613b      	str	r3, [r7, #16]
		idx = prvTraceOpenSymbol(name, 0);
 8014b36:	2100      	movs	r1, #0
 8014b38:	6938      	ldr	r0, [r7, #16]
 8014b3a:	f000 fcd3 	bl	80154e4 <prvTraceOpenSymbol>
 8014b3e:	4603      	mov	r3, r0
 8014b40:	81fb      	strh	r3, [r7, #14]

		// Interrupt disable not necessary, already done in trcHooks.h macro
		ce = (ObjCloseNameEvent*) prvTraceNextFreeEventBufferSlot();
 8014b42:	f000 fab3 	bl	80150ac <prvTraceNextFreeEventBufferSlot>
 8014b46:	60b8      	str	r0, [r7, #8]
		if (ce != NULL)
 8014b48:	68bb      	ldr	r3, [r7, #8]
 8014b4a:	2b00      	cmp	r3, #0
 8014b4c:	d00a      	beq.n	8014b64 <prvTraceStoreObjectNameOnCloseEvent+0x90>
		{
			ce->type = (uint8_t) evtcode;
 8014b4e:	68bb      	ldr	r3, [r7, #8]
 8014b50:	79fa      	ldrb	r2, [r7, #7]
 8014b52:	701a      	strb	r2, [r3, #0]
			ce->objHandle = hnd8;
 8014b54:	68bb      	ldr	r3, [r7, #8]
 8014b56:	7dfa      	ldrb	r2, [r7, #23]
 8014b58:	705a      	strb	r2, [r3, #1]
			ce->symbolIndex = idx;
 8014b5a:	68bb      	ldr	r3, [r7, #8]
 8014b5c:	89fa      	ldrh	r2, [r7, #14]
 8014b5e:	805a      	strh	r2, [r3, #2]
			prvTraceUpdateCounters();
 8014b60:	f000 fd6c 	bl	801563c <prvTraceUpdateCounters>
		}
	}
}
 8014b64:	371c      	adds	r7, #28
 8014b66:	46bd      	mov	sp, r7
 8014b68:	bd90      	pop	{r4, r7, pc}
 8014b6a:	bf00      	nop
 8014b6c:	08018dd4 	.word	0x08018dd4
 8014b70:	20001e50 	.word	0x20001e50
 8014b74:	08018e28 	.word	0x08018e28

08014b78 <prvTraceStoreObjectPropertiesOnCloseEvent>:

void prvTraceStoreObjectPropertiesOnCloseEvent(uint8_t evtcode, traceHandle handle,
											 traceObjectClass objectclass)
{
 8014b78:	b590      	push	{r4, r7, lr}
 8014b7a:	b085      	sub	sp, #20
 8014b7c:	af00      	add	r7, sp, #0
 8014b7e:	4603      	mov	r3, r0
 8014b80:	71fb      	strb	r3, [r7, #7]
 8014b82:	460b      	mov	r3, r1
 8014b84:	71bb      	strb	r3, [r7, #6]
 8014b86:	4613      	mov	r3, r2
 8014b88:	717b      	strb	r3, [r7, #5]
	ObjClosePropEvent * pe;

	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8014b8a:	797b      	ldrb	r3, [r7, #5]
 8014b8c:	2b08      	cmp	r3, #8
 8014b8e:	d903      	bls.n	8014b98 <prvTraceStoreObjectPropertiesOnCloseEvent+0x20>
 8014b90:	482a      	ldr	r0, [pc, #168]	; (8014c3c <prvTraceStoreObjectPropertiesOnCloseEvent+0xc4>)
 8014b92:	f000 fd07 	bl	80155a4 <prvTraceError>
 8014b96:	e04d      	b.n	8014c34 <prvTraceStoreObjectPropertiesOnCloseEvent+0xbc>
		"prvTraceStoreObjectPropertiesOnCloseEvent: objectclass >= TRACE_NCLASSES", TRC_UNUSED);
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8014b98:	4b29      	ldr	r3, [pc, #164]	; (8014c40 <prvTraceStoreObjectPropertiesOnCloseEvent+0xc8>)
 8014b9a:	681a      	ldr	r2, [r3, #0]
 8014b9c:	797b      	ldrb	r3, [r7, #5]
 8014b9e:	4413      	add	r3, r2
 8014ba0:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8014ba4:	79ba      	ldrb	r2, [r7, #6]
 8014ba6:	429a      	cmp	r2, r3
 8014ba8:	d903      	bls.n	8014bb2 <prvTraceStoreObjectPropertiesOnCloseEvent+0x3a>
 8014baa:	4826      	ldr	r0, [pc, #152]	; (8014c44 <prvTraceStoreObjectPropertiesOnCloseEvent+0xcc>)
 8014bac:	f000 fcfa 	bl	80155a4 <prvTraceError>
 8014bb0:	e040      	b.n	8014c34 <prvTraceStoreObjectPropertiesOnCloseEvent+0xbc>
		"prvTraceStoreObjectPropertiesOnCloseEvent: Invalid value for handle", TRC_UNUSED);

	if (RecorderDataPtr->recorderActive)
 8014bb2:	4b23      	ldr	r3, [pc, #140]	; (8014c40 <prvTraceStoreObjectPropertiesOnCloseEvent+0xc8>)
 8014bb4:	681b      	ldr	r3, [r3, #0]
 8014bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014bb8:	2b00      	cmp	r3, #0
 8014bba:	d03b      	beq.n	8014c34 <prvTraceStoreObjectPropertiesOnCloseEvent+0xbc>
	{
		// Interrupt disable not necessary, already done in trcHooks.h macro
		pe = (ObjClosePropEvent*) prvTraceNextFreeEventBufferSlot();
 8014bbc:	f000 fa76 	bl	80150ac <prvTraceNextFreeEventBufferSlot>
 8014bc0:	60f8      	str	r0, [r7, #12]
		if (pe != NULL)
 8014bc2:	68fb      	ldr	r3, [r7, #12]
 8014bc4:	2b00      	cmp	r3, #0
 8014bc6:	d035      	beq.n	8014c34 <prvTraceStoreObjectPropertiesOnCloseEvent+0xbc>
		{
			if (objectclass == TRACE_CLASS_TASK)
 8014bc8:	797b      	ldrb	r3, [r7, #5]
 8014bca:	2b03      	cmp	r3, #3
 8014bcc:	d117      	bne.n	8014bfe <prvTraceStoreObjectPropertiesOnCloseEvent+0x86>
			{
				pe->arg1 = TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, handle);
 8014bce:	4b1c      	ldr	r3, [pc, #112]	; (8014c40 <prvTraceStoreObjectPropertiesOnCloseEvent+0xc8>)
 8014bd0:	681c      	ldr	r4, [r3, #0]
 8014bd2:	797a      	ldrb	r2, [r7, #5]
 8014bd4:	79bb      	ldrb	r3, [r7, #6]
 8014bd6:	4611      	mov	r1, r2
 8014bd8:	4618      	mov	r0, r3
 8014bda:	f000 fa8b 	bl	80150f4 <uiIndexOfObject>
 8014bde:	4603      	mov	r3, r0
 8014be0:	4619      	mov	r1, r3
 8014be2:	4b17      	ldr	r3, [pc, #92]	; (8014c40 <prvTraceStoreObjectPropertiesOnCloseEvent+0xc8>)
 8014be4:	681a      	ldr	r2, [r3, #0]
 8014be6:	797b      	ldrb	r3, [r7, #5]
 8014be8:	4413      	add	r3, r2
 8014bea:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8014bee:	440b      	add	r3, r1
 8014bf0:	3301      	adds	r3, #1
 8014bf2:	4423      	add	r3, r4
 8014bf4:	f893 209c 	ldrb.w	r2, [r3, #156]	; 0x9c
 8014bf8:	68fb      	ldr	r3, [r7, #12]
 8014bfa:	705a      	strb	r2, [r3, #1]
 8014bfc:	e015      	b.n	8014c2a <prvTraceStoreObjectPropertiesOnCloseEvent+0xb2>
			}
			else
			{
				pe->arg1 = TRACE_PROPERTY_OBJECT_STATE(objectclass, handle);
 8014bfe:	4b10      	ldr	r3, [pc, #64]	; (8014c40 <prvTraceStoreObjectPropertiesOnCloseEvent+0xc8>)
 8014c00:	681c      	ldr	r4, [r3, #0]
 8014c02:	797a      	ldrb	r2, [r7, #5]
 8014c04:	79bb      	ldrb	r3, [r7, #6]
 8014c06:	4611      	mov	r1, r2
 8014c08:	4618      	mov	r0, r3
 8014c0a:	f000 fa73 	bl	80150f4 <uiIndexOfObject>
 8014c0e:	4603      	mov	r3, r0
 8014c10:	4619      	mov	r1, r3
 8014c12:	4b0b      	ldr	r3, [pc, #44]	; (8014c40 <prvTraceStoreObjectPropertiesOnCloseEvent+0xc8>)
 8014c14:	681a      	ldr	r2, [r3, #0]
 8014c16:	797b      	ldrb	r3, [r7, #5]
 8014c18:	4413      	add	r3, r2
 8014c1a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8014c1e:	440b      	add	r3, r1
 8014c20:	4423      	add	r3, r4
 8014c22:	f893 209c 	ldrb.w	r2, [r3, #156]	; 0x9c
 8014c26:	68fb      	ldr	r3, [r7, #12]
 8014c28:	705a      	strb	r2, [r3, #1]
			}
			pe->type = evtcode;
 8014c2a:	68fb      	ldr	r3, [r7, #12]
 8014c2c:	79fa      	ldrb	r2, [r7, #7]
 8014c2e:	701a      	strb	r2, [r3, #0]
			prvTraceUpdateCounters();
 8014c30:	f000 fd04 	bl	801563c <prvTraceUpdateCounters>
		}
	}
}
 8014c34:	3714      	adds	r7, #20
 8014c36:	46bd      	mov	sp, r7
 8014c38:	bd90      	pop	{r4, r7, pc}
 8014c3a:	bf00      	nop
 8014c3c:	08018e74 	.word	0x08018e74
 8014c40:	20001e50 	.word	0x20001e50
 8014c44:	08018ecc 	.word	0x08018ecc

08014c48 <prvTraceSetPriorityProperty>:

void prvTraceSetPriorityProperty(uint8_t objectclass, traceHandle id, uint8_t value)
{
 8014c48:	b590      	push	{r4, r7, lr}
 8014c4a:	b083      	sub	sp, #12
 8014c4c:	af00      	add	r7, sp, #0
 8014c4e:	4603      	mov	r3, r0
 8014c50:	71fb      	strb	r3, [r7, #7]
 8014c52:	460b      	mov	r3, r1
 8014c54:	71bb      	strb	r3, [r7, #6]
 8014c56:	4613      	mov	r3, r2
 8014c58:	717b      	strb	r3, [r7, #5]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8014c5a:	79fb      	ldrb	r3, [r7, #7]
 8014c5c:	2b08      	cmp	r3, #8
 8014c5e:	d903      	bls.n	8014c68 <prvTraceSetPriorityProperty+0x20>
 8014c60:	4814      	ldr	r0, [pc, #80]	; (8014cb4 <prvTraceSetPriorityProperty+0x6c>)
 8014c62:	f000 fc9f 	bl	80155a4 <prvTraceError>
 8014c66:	e022      	b.n	8014cae <prvTraceSetPriorityProperty+0x66>
		"prvTraceSetPriorityProperty: objectclass >= TRACE_NCLASSES", TRC_UNUSED);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8014c68:	4b13      	ldr	r3, [pc, #76]	; (8014cb8 <prvTraceSetPriorityProperty+0x70>)
 8014c6a:	681a      	ldr	r2, [r3, #0]
 8014c6c:	79fb      	ldrb	r3, [r7, #7]
 8014c6e:	4413      	add	r3, r2
 8014c70:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8014c74:	79ba      	ldrb	r2, [r7, #6]
 8014c76:	429a      	cmp	r2, r3
 8014c78:	d903      	bls.n	8014c82 <prvTraceSetPriorityProperty+0x3a>
 8014c7a:	4810      	ldr	r0, [pc, #64]	; (8014cbc <prvTraceSetPriorityProperty+0x74>)
 8014c7c:	f000 fc92 	bl	80155a4 <prvTraceError>
 8014c80:	e015      	b.n	8014cae <prvTraceSetPriorityProperty+0x66>
		"prvTraceSetPriorityProperty: Invalid value for id", TRC_UNUSED);

	TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, id) = value;
 8014c82:	4b0d      	ldr	r3, [pc, #52]	; (8014cb8 <prvTraceSetPriorityProperty+0x70>)
 8014c84:	681c      	ldr	r4, [r3, #0]
 8014c86:	79fa      	ldrb	r2, [r7, #7]
 8014c88:	79bb      	ldrb	r3, [r7, #6]
 8014c8a:	4611      	mov	r1, r2
 8014c8c:	4618      	mov	r0, r3
 8014c8e:	f000 fa31 	bl	80150f4 <uiIndexOfObject>
 8014c92:	4603      	mov	r3, r0
 8014c94:	4619      	mov	r1, r3
 8014c96:	4b08      	ldr	r3, [pc, #32]	; (8014cb8 <prvTraceSetPriorityProperty+0x70>)
 8014c98:	681a      	ldr	r2, [r3, #0]
 8014c9a:	79fb      	ldrb	r3, [r7, #7]
 8014c9c:	4413      	add	r3, r2
 8014c9e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8014ca2:	440b      	add	r3, r1
 8014ca4:	3301      	adds	r3, #1
 8014ca6:	4423      	add	r3, r4
 8014ca8:	797a      	ldrb	r2, [r7, #5]
 8014caa:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
}
 8014cae:	370c      	adds	r7, #12
 8014cb0:	46bd      	mov	sp, r7
 8014cb2:	bd90      	pop	{r4, r7, pc}
 8014cb4:	08018f20 	.word	0x08018f20
 8014cb8:	20001e50 	.word	0x20001e50
 8014cbc:	08018f6c 	.word	0x08018f6c

08014cc0 <prvTraceGetPriorityProperty>:

uint8_t prvTraceGetPriorityProperty(uint8_t objectclass, traceHandle id)
{
 8014cc0:	b590      	push	{r4, r7, lr}
 8014cc2:	b083      	sub	sp, #12
 8014cc4:	af00      	add	r7, sp, #0
 8014cc6:	4603      	mov	r3, r0
 8014cc8:	460a      	mov	r2, r1
 8014cca:	71fb      	strb	r3, [r7, #7]
 8014ccc:	4613      	mov	r3, r2
 8014cce:	71bb      	strb	r3, [r7, #6]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8014cd0:	79fb      	ldrb	r3, [r7, #7]
 8014cd2:	2b08      	cmp	r3, #8
 8014cd4:	d904      	bls.n	8014ce0 <prvTraceGetPriorityProperty+0x20>
 8014cd6:	4816      	ldr	r0, [pc, #88]	; (8014d30 <prvTraceGetPriorityProperty+0x70>)
 8014cd8:	f000 fc64 	bl	80155a4 <prvTraceError>
 8014cdc:	2300      	movs	r3, #0
 8014cde:	e022      	b.n	8014d26 <prvTraceGetPriorityProperty+0x66>
		"prvTraceGetPriorityProperty: objectclass >= TRACE_NCLASSES", 0);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8014ce0:	4b14      	ldr	r3, [pc, #80]	; (8014d34 <prvTraceGetPriorityProperty+0x74>)
 8014ce2:	681a      	ldr	r2, [r3, #0]
 8014ce4:	79fb      	ldrb	r3, [r7, #7]
 8014ce6:	4413      	add	r3, r2
 8014ce8:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8014cec:	79ba      	ldrb	r2, [r7, #6]
 8014cee:	429a      	cmp	r2, r3
 8014cf0:	d904      	bls.n	8014cfc <prvTraceGetPriorityProperty+0x3c>
 8014cf2:	4811      	ldr	r0, [pc, #68]	; (8014d38 <prvTraceGetPriorityProperty+0x78>)
 8014cf4:	f000 fc56 	bl	80155a4 <prvTraceError>
 8014cf8:	2300      	movs	r3, #0
 8014cfa:	e014      	b.n	8014d26 <prvTraceGetPriorityProperty+0x66>
		"prvTraceGetPriorityProperty: Invalid value for id", 0);

	return TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, id);
 8014cfc:	4b0d      	ldr	r3, [pc, #52]	; (8014d34 <prvTraceGetPriorityProperty+0x74>)
 8014cfe:	681c      	ldr	r4, [r3, #0]
 8014d00:	79fa      	ldrb	r2, [r7, #7]
 8014d02:	79bb      	ldrb	r3, [r7, #6]
 8014d04:	4611      	mov	r1, r2
 8014d06:	4618      	mov	r0, r3
 8014d08:	f000 f9f4 	bl	80150f4 <uiIndexOfObject>
 8014d0c:	4603      	mov	r3, r0
 8014d0e:	4619      	mov	r1, r3
 8014d10:	4b08      	ldr	r3, [pc, #32]	; (8014d34 <prvTraceGetPriorityProperty+0x74>)
 8014d12:	681a      	ldr	r2, [r3, #0]
 8014d14:	79fb      	ldrb	r3, [r7, #7]
 8014d16:	4413      	add	r3, r2
 8014d18:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8014d1c:	440b      	add	r3, r1
 8014d1e:	3301      	adds	r3, #1
 8014d20:	4423      	add	r3, r4
 8014d22:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
}
 8014d26:	4618      	mov	r0, r3
 8014d28:	370c      	adds	r7, #12
 8014d2a:	46bd      	mov	sp, r7
 8014d2c:	bd90      	pop	{r4, r7, pc}
 8014d2e:	bf00      	nop
 8014d30:	08018fac 	.word	0x08018fac
 8014d34:	20001e50 	.word	0x20001e50
 8014d38:	08018ff8 	.word	0x08018ff8

08014d3c <prvTraceSetObjectState>:

void prvTraceSetObjectState(uint8_t objectclass, traceHandle id, uint8_t value)
{
 8014d3c:	b590      	push	{r4, r7, lr}
 8014d3e:	b083      	sub	sp, #12
 8014d40:	af00      	add	r7, sp, #0
 8014d42:	4603      	mov	r3, r0
 8014d44:	71fb      	strb	r3, [r7, #7]
 8014d46:	460b      	mov	r3, r1
 8014d48:	71bb      	strb	r3, [r7, #6]
 8014d4a:	4613      	mov	r3, r2
 8014d4c:	717b      	strb	r3, [r7, #5]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8014d4e:	79fb      	ldrb	r3, [r7, #7]
 8014d50:	2b08      	cmp	r3, #8
 8014d52:	d903      	bls.n	8014d5c <prvTraceSetObjectState+0x20>
 8014d54:	4814      	ldr	r0, [pc, #80]	; (8014da8 <prvTraceSetObjectState+0x6c>)
 8014d56:	f000 fc25 	bl	80155a4 <prvTraceError>
 8014d5a:	e021      	b.n	8014da0 <prvTraceSetObjectState+0x64>
		"prvTraceSetObjectState: objectclass >= TRACE_NCLASSES", TRC_UNUSED);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8014d5c:	4b13      	ldr	r3, [pc, #76]	; (8014dac <prvTraceSetObjectState+0x70>)
 8014d5e:	681a      	ldr	r2, [r3, #0]
 8014d60:	79fb      	ldrb	r3, [r7, #7]
 8014d62:	4413      	add	r3, r2
 8014d64:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8014d68:	79ba      	ldrb	r2, [r7, #6]
 8014d6a:	429a      	cmp	r2, r3
 8014d6c:	d903      	bls.n	8014d76 <prvTraceSetObjectState+0x3a>
 8014d6e:	4810      	ldr	r0, [pc, #64]	; (8014db0 <prvTraceSetObjectState+0x74>)
 8014d70:	f000 fc18 	bl	80155a4 <prvTraceError>
 8014d74:	e014      	b.n	8014da0 <prvTraceSetObjectState+0x64>
		"prvTraceSetObjectState: Invalid value for id", TRC_UNUSED);

	TRACE_PROPERTY_OBJECT_STATE(objectclass, id) = value;
 8014d76:	4b0d      	ldr	r3, [pc, #52]	; (8014dac <prvTraceSetObjectState+0x70>)
 8014d78:	681c      	ldr	r4, [r3, #0]
 8014d7a:	79fa      	ldrb	r2, [r7, #7]
 8014d7c:	79bb      	ldrb	r3, [r7, #6]
 8014d7e:	4611      	mov	r1, r2
 8014d80:	4618      	mov	r0, r3
 8014d82:	f000 f9b7 	bl	80150f4 <uiIndexOfObject>
 8014d86:	4603      	mov	r3, r0
 8014d88:	4619      	mov	r1, r3
 8014d8a:	4b08      	ldr	r3, [pc, #32]	; (8014dac <prvTraceSetObjectState+0x70>)
 8014d8c:	681a      	ldr	r2, [r3, #0]
 8014d8e:	79fb      	ldrb	r3, [r7, #7]
 8014d90:	4413      	add	r3, r2
 8014d92:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8014d96:	440b      	add	r3, r1
 8014d98:	4423      	add	r3, r4
 8014d9a:	797a      	ldrb	r2, [r7, #5]
 8014d9c:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
}
 8014da0:	370c      	adds	r7, #12
 8014da2:	46bd      	mov	sp, r7
 8014da4:	bd90      	pop	{r4, r7, pc}
 8014da6:	bf00      	nop
 8014da8:	08019038 	.word	0x08019038
 8014dac:	20001e50 	.word	0x20001e50
 8014db0:	0801907c 	.word	0x0801907c

08014db4 <prvTraceGetObjectState>:

uint8_t prvTraceGetObjectState(uint8_t objectclass, traceHandle id)
{
 8014db4:	b590      	push	{r4, r7, lr}
 8014db6:	b083      	sub	sp, #12
 8014db8:	af00      	add	r7, sp, #0
 8014dba:	4603      	mov	r3, r0
 8014dbc:	460a      	mov	r2, r1
 8014dbe:	71fb      	strb	r3, [r7, #7]
 8014dc0:	4613      	mov	r3, r2
 8014dc2:	71bb      	strb	r3, [r7, #6]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8014dc4:	79fb      	ldrb	r3, [r7, #7]
 8014dc6:	2b08      	cmp	r3, #8
 8014dc8:	d904      	bls.n	8014dd4 <prvTraceGetObjectState+0x20>
 8014dca:	4815      	ldr	r0, [pc, #84]	; (8014e20 <prvTraceGetObjectState+0x6c>)
 8014dcc:	f000 fbea 	bl	80155a4 <prvTraceError>
 8014dd0:	2300      	movs	r3, #0
 8014dd2:	e021      	b.n	8014e18 <prvTraceGetObjectState+0x64>
		"prvTraceGetObjectState: objectclass >= TRACE_NCLASSES", 0);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8014dd4:	4b13      	ldr	r3, [pc, #76]	; (8014e24 <prvTraceGetObjectState+0x70>)
 8014dd6:	681a      	ldr	r2, [r3, #0]
 8014dd8:	79fb      	ldrb	r3, [r7, #7]
 8014dda:	4413      	add	r3, r2
 8014ddc:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8014de0:	79ba      	ldrb	r2, [r7, #6]
 8014de2:	429a      	cmp	r2, r3
 8014de4:	d904      	bls.n	8014df0 <prvTraceGetObjectState+0x3c>
 8014de6:	4810      	ldr	r0, [pc, #64]	; (8014e28 <prvTraceGetObjectState+0x74>)
 8014de8:	f000 fbdc 	bl	80155a4 <prvTraceError>
 8014dec:	2300      	movs	r3, #0
 8014dee:	e013      	b.n	8014e18 <prvTraceGetObjectState+0x64>
		"prvTraceGetObjectState: Invalid value for id", 0);

	return TRACE_PROPERTY_OBJECT_STATE(objectclass, id);
 8014df0:	4b0c      	ldr	r3, [pc, #48]	; (8014e24 <prvTraceGetObjectState+0x70>)
 8014df2:	681c      	ldr	r4, [r3, #0]
 8014df4:	79fa      	ldrb	r2, [r7, #7]
 8014df6:	79bb      	ldrb	r3, [r7, #6]
 8014df8:	4611      	mov	r1, r2
 8014dfa:	4618      	mov	r0, r3
 8014dfc:	f000 f97a 	bl	80150f4 <uiIndexOfObject>
 8014e00:	4603      	mov	r3, r0
 8014e02:	4619      	mov	r1, r3
 8014e04:	4b07      	ldr	r3, [pc, #28]	; (8014e24 <prvTraceGetObjectState+0x70>)
 8014e06:	681a      	ldr	r2, [r3, #0]
 8014e08:	79fb      	ldrb	r3, [r7, #7]
 8014e0a:	4413      	add	r3, r2
 8014e0c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8014e10:	440b      	add	r3, r1
 8014e12:	4423      	add	r3, r4
 8014e14:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
}
 8014e18:	4618      	mov	r0, r3
 8014e1a:	370c      	adds	r7, #12
 8014e1c:	46bd      	mov	sp, r7
 8014e1e:	bd90      	pop	{r4, r7, pc}
 8014e20:	080190b8 	.word	0x080190b8
 8014e24:	20001e50 	.word	0x20001e50
 8014e28:	080190fc 	.word	0x080190fc

08014e2c <prvTraceSetTaskInstanceFinished>:

void prvTraceSetTaskInstanceFinished(traceHandle handle)
{
 8014e2c:	b590      	push	{r4, r7, lr}
 8014e2e:	b083      	sub	sp, #12
 8014e30:	af00      	add	r7, sp, #0
 8014e32:	4603      	mov	r3, r0
 8014e34:	71fb      	strb	r3, [r7, #7]
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[TRACE_CLASS_TASK],
 8014e36:	4b10      	ldr	r3, [pc, #64]	; (8014e78 <prvTraceSetTaskInstanceFinished+0x4c>)
 8014e38:	681b      	ldr	r3, [r3, #0]
 8014e3a:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 8014e3e:	79fa      	ldrb	r2, [r7, #7]
 8014e40:	429a      	cmp	r2, r3
 8014e42:	d903      	bls.n	8014e4c <prvTraceSetTaskInstanceFinished+0x20>
 8014e44:	480d      	ldr	r0, [pc, #52]	; (8014e7c <prvTraceSetTaskInstanceFinished+0x50>)
 8014e46:	f000 fbad 	bl	80155a4 <prvTraceError>
 8014e4a:	e011      	b.n	8014e70 <prvTraceSetTaskInstanceFinished+0x44>
		"prvTraceSetTaskInstanceFinished: Invalid value for handle", TRC_UNUSED);

#if (TRC_CFG_USE_IMPLICIT_IFE_RULES == 1)
	TRACE_PROPERTY_OBJECT_STATE(TRACE_CLASS_TASK, handle) = 0;
 8014e4c:	4b0a      	ldr	r3, [pc, #40]	; (8014e78 <prvTraceSetTaskInstanceFinished+0x4c>)
 8014e4e:	681c      	ldr	r4, [r3, #0]
 8014e50:	79fb      	ldrb	r3, [r7, #7]
 8014e52:	2103      	movs	r1, #3
 8014e54:	4618      	mov	r0, r3
 8014e56:	f000 f94d 	bl	80150f4 <uiIndexOfObject>
 8014e5a:	4603      	mov	r3, r0
 8014e5c:	461a      	mov	r2, r3
 8014e5e:	4b06      	ldr	r3, [pc, #24]	; (8014e78 <prvTraceSetTaskInstanceFinished+0x4c>)
 8014e60:	681b      	ldr	r3, [r3, #0]
 8014e62:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 8014e66:	4413      	add	r3, r2
 8014e68:	4423      	add	r3, r4
 8014e6a:	2200      	movs	r2, #0
 8014e6c:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
#endif
}
 8014e70:	370c      	adds	r7, #12
 8014e72:	46bd      	mov	sp, r7
 8014e74:	bd90      	pop	{r4, r7, pc}
 8014e76:	bf00      	nop
 8014e78:	20001e50 	.word	0x20001e50
 8014e7c:	08019138 	.word	0x08019138

08014e80 <prvTraceInitTraceData>:
 ******************************************************************************/
RecorderDataType* RecorderDataPtr = NULL;

/* This version of the function dynamically allocates the trace data */
void prvTraceInitTraceData()
{
 8014e80:	b580      	push	{r7, lr}
 8014e82:	af00      	add	r7, sp, #0

	if (RecorderDataPtr == NULL)
 8014e84:	4b83      	ldr	r3, [pc, #524]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014e86:	681b      	ldr	r3, [r3, #0]
 8014e88:	2b00      	cmp	r3, #0
 8014e8a:	d103      	bne.n	8014e94 <prvTraceInitTraceData+0x14>
	{
#if (TRC_CFG_RECORDER_BUFFER_ALLOCATION == TRC_RECORDER_BUFFER_ALLOCATION_STATIC)
	RecorderDataPtr = &RecorderData;
 8014e8c:	4b81      	ldr	r3, [pc, #516]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014e8e:	4a82      	ldr	r2, [pc, #520]	; (8015098 <prvTraceInitTraceData+0x218>)
 8014e90:	601a      	str	r2, [r3, #0]
 8014e92:	e006      	b.n	8014ea2 <prvTraceInitTraceData+0x22>
		}
#endif
	}
	else
	{
		if (RecorderDataPtr->startmarker0 == 1)
 8014e94:	4b7f      	ldr	r3, [pc, #508]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014e96:	681b      	ldr	r3, [r3, #0]
 8014e98:	781b      	ldrb	r3, [r3, #0]
 8014e9a:	b2db      	uxtb	r3, r3
 8014e9c:	2b01      	cmp	r3, #1
 8014e9e:	f000 80f6 	beq.w	801508e <prvTraceInitTraceData+0x20e>
			/* Already initialized */
			return;
		}
	}

	init_hwtc_count = TRC_HWTC_COUNT;
 8014ea2:	4b7e      	ldr	r3, [pc, #504]	; (801509c <prvTraceInitTraceData+0x21c>)
 8014ea4:	681b      	ldr	r3, [r3, #0]
 8014ea6:	4a7e      	ldr	r2, [pc, #504]	; (80150a0 <prvTraceInitTraceData+0x220>)
 8014ea8:	6013      	str	r3, [r2, #0]

	(void)memset(RecorderDataPtr, 0, sizeof(RecorderDataType));
 8014eaa:	4b7a      	ldr	r3, [pc, #488]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014eac:	681b      	ldr	r3, [r3, #0]
 8014eae:	f641 1218 	movw	r2, #6424	; 0x1918
 8014eb2:	2100      	movs	r1, #0
 8014eb4:	4618      	mov	r0, r3
 8014eb6:	f003 f9d4 	bl	8018262 <memset>

	RecorderDataPtr->version = TRACE_KERNEL_VERSION;
 8014eba:	4b76      	ldr	r3, [pc, #472]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014ebc:	681b      	ldr	r3, [r3, #0]
 8014ebe:	f641 22a1 	movw	r2, #6817	; 0x1aa1
 8014ec2:	819a      	strh	r2, [r3, #12]
	RecorderDataPtr->minor_version = TRACE_MINOR_VERSION;
 8014ec4:	4b73      	ldr	r3, [pc, #460]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014ec6:	681b      	ldr	r3, [r3, #0]
 8014ec8:	2205      	movs	r2, #5
 8014eca:	739a      	strb	r2, [r3, #14]
	RecorderDataPtr->irq_priority_order = TRC_IRQ_PRIORITY_ORDER;
 8014ecc:	4b71      	ldr	r3, [pc, #452]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014ece:	681b      	ldr	r3, [r3, #0]
 8014ed0:	2200      	movs	r2, #0
 8014ed2:	73da      	strb	r2, [r3, #15]
	RecorderDataPtr->filesize = sizeof(RecorderDataType);
 8014ed4:	4b6f      	ldr	r3, [pc, #444]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014ed6:	681b      	ldr	r3, [r3, #0]
 8014ed8:	f641 1218 	movw	r2, #6424	; 0x1918
 8014edc:	611a      	str	r2, [r3, #16]
	RecorderDataPtr->maxEvents = (TRC_CFG_EVENT_BUFFER_SIZE);
 8014ede:	4b6d      	ldr	r3, [pc, #436]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014ee0:	681b      	ldr	r3, [r3, #0]
 8014ee2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8014ee6:	619a      	str	r2, [r3, #24]
	RecorderDataPtr->debugMarker0 = (int32_t) 0xF0F0F0F0;
 8014ee8:	4b6a      	ldr	r3, [pc, #424]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014eea:	681b      	ldr	r3, [r3, #0]
 8014eec:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 8014ef0:	655a      	str	r2, [r3, #84]	; 0x54
	RecorderDataPtr->isUsing16bitHandles = TRC_CFG_USE_16BIT_OBJECT_HANDLES;
 8014ef2:	4b68      	ldr	r3, [pc, #416]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014ef4:	681b      	ldr	r3, [r3, #0]
 8014ef6:	2200      	movs	r2, #0
 8014ef8:	659a      	str	r2, [r3, #88]	; 0x58
	RecorderDataPtr->isrTailchainingThreshold = TRC_CFG_ISR_TAILCHAINING_THRESHOLD;
 8014efa:	4b66      	ldr	r3, [pc, #408]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014efc:	681b      	ldr	r3, [r3, #0]
 8014efe:	2200      	movs	r2, #0
 8014f00:	635a      	str	r2, [r3, #52]	; 0x34

	/* This function is kernel specific */
	vTraceInitObjectPropertyTable();
 8014f02:	f7fe fb11 	bl	8013528 <vTraceInitObjectPropertyTable>

	RecorderDataPtr->debugMarker1 = (int32_t)0xF1F1F1F1;
 8014f06:	4b63      	ldr	r3, [pc, #396]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014f08:	681b      	ldr	r3, [r3, #0]
 8014f0a:	f04f 32f1 	mov.w	r2, #4059165169	; 0xf1f1f1f1
 8014f0e:	f8c3 255c 	str.w	r2, [r3, #1372]	; 0x55c
	RecorderDataPtr->SymbolTable.symTableSize = (TRC_CFG_SYMBOL_TABLE_SIZE);
 8014f12:	4b60      	ldr	r3, [pc, #384]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014f14:	681b      	ldr	r3, [r3, #0]
 8014f16:	f44f 7248 	mov.w	r2, #800	; 0x320
 8014f1a:	f8c3 2560 	str.w	r2, [r3, #1376]	; 0x560
	RecorderDataPtr->SymbolTable.nextFreeSymbolIndex = 1;
 8014f1e:	4b5d      	ldr	r3, [pc, #372]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014f20:	681b      	ldr	r3, [r3, #0]
 8014f22:	2201      	movs	r2, #1
 8014f24:	f8c3 2564 	str.w	r2, [r3, #1380]	; 0x564
#if (TRC_CFG_INCLUDE_FLOAT_SUPPORT == 1)
	RecorderDataPtr->exampleFloatEncoding = 1.0f; /* otherwise already zero */
#endif
	RecorderDataPtr->debugMarker2 = (int32_t)0xF2F2F2F2;
 8014f28:	4b5a      	ldr	r3, [pc, #360]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014f2a:	681b      	ldr	r3, [r3, #0]
 8014f2c:	f04f 32f2 	mov.w	r2, #4076008178	; 0xf2f2f2f2
 8014f30:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
	prvStrncpy(RecorderDataPtr->systemInfo, "Trace Recorder Demo", 80);
 8014f34:	4b57      	ldr	r3, [pc, #348]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014f36:	681b      	ldr	r3, [r3, #0]
 8014f38:	f603 1314 	addw	r3, r3, #2324	; 0x914
 8014f3c:	2250      	movs	r2, #80	; 0x50
 8014f3e:	4959      	ldr	r1, [pc, #356]	; (80150a4 <prvTraceInitTraceData+0x224>)
 8014f40:	4618      	mov	r0, r3
 8014f42:	f000 fa4b 	bl	80153dc <prvStrncpy>
	RecorderDataPtr->debugMarker3 = (int32_t)0xF3F3F3F3;
 8014f46:	4b53      	ldr	r3, [pc, #332]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014f48:	681b      	ldr	r3, [r3, #0]
 8014f4a:	f04f 32f3 	mov.w	r2, #4092851187	; 0xf3f3f3f3
 8014f4e:	f8c3 2964 	str.w	r2, [r3, #2404]	; 0x964
	RecorderDataPtr->endmarker0 = 0x0A;
 8014f52:	4b50      	ldr	r3, [pc, #320]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014f54:	681b      	ldr	r3, [r3, #0]
 8014f56:	f503 53c8 	add.w	r3, r3, #6400	; 0x1900
 8014f5a:	330c      	adds	r3, #12
 8014f5c:	220a      	movs	r2, #10
 8014f5e:	701a      	strb	r2, [r3, #0]
	RecorderDataPtr->endmarker1 = 0x0B;
 8014f60:	4b4c      	ldr	r3, [pc, #304]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014f62:	681b      	ldr	r3, [r3, #0]
 8014f64:	f503 53c8 	add.w	r3, r3, #6400	; 0x1900
 8014f68:	330d      	adds	r3, #13
 8014f6a:	220b      	movs	r2, #11
 8014f6c:	701a      	strb	r2, [r3, #0]
	RecorderDataPtr->endmarker2 = 0x0C;
 8014f6e:	4b49      	ldr	r3, [pc, #292]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014f70:	681b      	ldr	r3, [r3, #0]
 8014f72:	f503 53c8 	add.w	r3, r3, #6400	; 0x1900
 8014f76:	330e      	adds	r3, #14
 8014f78:	220c      	movs	r2, #12
 8014f7a:	701a      	strb	r2, [r3, #0]
	RecorderDataPtr->endmarker3 = 0x0D;
 8014f7c:	4b45      	ldr	r3, [pc, #276]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014f7e:	681b      	ldr	r3, [r3, #0]
 8014f80:	f503 53c8 	add.w	r3, r3, #6400	; 0x1900
 8014f84:	330f      	adds	r3, #15
 8014f86:	220d      	movs	r2, #13
 8014f88:	701a      	strb	r2, [r3, #0]
	RecorderDataPtr->endmarker4 = 0x71;
 8014f8a:	4b42      	ldr	r3, [pc, #264]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014f8c:	681b      	ldr	r3, [r3, #0]
 8014f8e:	f503 53c8 	add.w	r3, r3, #6400	; 0x1900
 8014f92:	3310      	adds	r3, #16
 8014f94:	2271      	movs	r2, #113	; 0x71
 8014f96:	701a      	strb	r2, [r3, #0]
	RecorderDataPtr->endmarker5 = 0x72;
 8014f98:	4b3e      	ldr	r3, [pc, #248]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014f9a:	681b      	ldr	r3, [r3, #0]
 8014f9c:	f503 53c8 	add.w	r3, r3, #6400	; 0x1900
 8014fa0:	3311      	adds	r3, #17
 8014fa2:	2272      	movs	r2, #114	; 0x72
 8014fa4:	701a      	strb	r2, [r3, #0]
	RecorderDataPtr->endmarker6 = 0x73;
 8014fa6:	4b3b      	ldr	r3, [pc, #236]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014fa8:	681b      	ldr	r3, [r3, #0]
 8014faa:	f503 53c8 	add.w	r3, r3, #6400	; 0x1900
 8014fae:	3312      	adds	r3, #18
 8014fb0:	2273      	movs	r2, #115	; 0x73
 8014fb2:	701a      	strb	r2, [r3, #0]
	RecorderDataPtr->endmarker7 = 0x74;
 8014fb4:	4b37      	ldr	r3, [pc, #220]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014fb6:	681b      	ldr	r3, [r3, #0]
 8014fb8:	f503 53c8 	add.w	r3, r3, #6400	; 0x1900
 8014fbc:	3313      	adds	r3, #19
 8014fbe:	2274      	movs	r2, #116	; 0x74
 8014fc0:	701a      	strb	r2, [r3, #0]
	RecorderDataPtr->endmarker8 = 0xF1;
 8014fc2:	4b34      	ldr	r3, [pc, #208]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014fc4:	681b      	ldr	r3, [r3, #0]
 8014fc6:	f503 53c8 	add.w	r3, r3, #6400	; 0x1900
 8014fca:	3314      	adds	r3, #20
 8014fcc:	22f1      	movs	r2, #241	; 0xf1
 8014fce:	701a      	strb	r2, [r3, #0]
	RecorderDataPtr->endmarker9 = 0xF2;
 8014fd0:	4b30      	ldr	r3, [pc, #192]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014fd2:	681b      	ldr	r3, [r3, #0]
 8014fd4:	f503 53c8 	add.w	r3, r3, #6400	; 0x1900
 8014fd8:	3315      	adds	r3, #21
 8014fda:	22f2      	movs	r2, #242	; 0xf2
 8014fdc:	701a      	strb	r2, [r3, #0]
	RecorderDataPtr->endmarker10 = 0xF3;
 8014fde:	4b2d      	ldr	r3, [pc, #180]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014fe0:	681b      	ldr	r3, [r3, #0]
 8014fe2:	f503 53c8 	add.w	r3, r3, #6400	; 0x1900
 8014fe6:	3316      	adds	r3, #22
 8014fe8:	22f3      	movs	r2, #243	; 0xf3
 8014fea:	701a      	strb	r2, [r3, #0]
	RecorderDataPtr->endmarker11 = 0xF4;
 8014fec:	4b29      	ldr	r3, [pc, #164]	; (8015094 <prvTraceInitTraceData+0x214>)
 8014fee:	681b      	ldr	r3, [r3, #0]
 8014ff0:	f503 53c8 	add.w	r3, r3, #6400	; 0x1900
 8014ff4:	3317      	adds	r3, #23
 8014ff6:	22f4      	movs	r2, #244	; 0xf4
 8014ff8:	701a      	strb	r2, [r3, #0]
	RecorderDataPtr->userEventBuffer.numberOfSlots = (TRC_CFG_SEPARATE_USER_EVENT_BUFFER_SIZE);
	RecorderDataPtr->userEventBuffer.numberOfChannels = (TRC_CFG_UB_CHANNELS) + 1;
#endif

	/* Kernel specific initialization of the objectHandleStacks variable */
	vTraceInitObjectHandleStack();
 8014ffa:	f7fe fb63 	bl	80136c4 <vTraceInitObjectHandleStack>
	and the fields are volatile to ensure this assignment order. This to avoid any
	chance of accidental duplicates of this elsewhere in memory.

	Moreover, the fields are set byte-by-byte to avoid endian issues.*/

	RecorderDataPtr->startmarker11 = 0xF4;
 8014ffe:	4b25      	ldr	r3, [pc, #148]	; (8015094 <prvTraceInitTraceData+0x214>)
 8015000:	681b      	ldr	r3, [r3, #0]
 8015002:	22f4      	movs	r2, #244	; 0xf4
 8015004:	72da      	strb	r2, [r3, #11]
	RecorderDataPtr->startmarker10 = 0xF3;
 8015006:	4b23      	ldr	r3, [pc, #140]	; (8015094 <prvTraceInitTraceData+0x214>)
 8015008:	681b      	ldr	r3, [r3, #0]
 801500a:	22f3      	movs	r2, #243	; 0xf3
 801500c:	729a      	strb	r2, [r3, #10]
	RecorderDataPtr->startmarker9 = 0xF2;
 801500e:	4b21      	ldr	r3, [pc, #132]	; (8015094 <prvTraceInitTraceData+0x214>)
 8015010:	681b      	ldr	r3, [r3, #0]
 8015012:	22f2      	movs	r2, #242	; 0xf2
 8015014:	725a      	strb	r2, [r3, #9]
	RecorderDataPtr->startmarker8 = 0xF1;
 8015016:	4b1f      	ldr	r3, [pc, #124]	; (8015094 <prvTraceInitTraceData+0x214>)
 8015018:	681b      	ldr	r3, [r3, #0]
 801501a:	22f1      	movs	r2, #241	; 0xf1
 801501c:	721a      	strb	r2, [r3, #8]
	RecorderDataPtr->startmarker7 = 0x74;
 801501e:	4b1d      	ldr	r3, [pc, #116]	; (8015094 <prvTraceInitTraceData+0x214>)
 8015020:	681b      	ldr	r3, [r3, #0]
 8015022:	2274      	movs	r2, #116	; 0x74
 8015024:	71da      	strb	r2, [r3, #7]
	RecorderDataPtr->startmarker6 = 0x73;
 8015026:	4b1b      	ldr	r3, [pc, #108]	; (8015094 <prvTraceInitTraceData+0x214>)
 8015028:	681b      	ldr	r3, [r3, #0]
 801502a:	2273      	movs	r2, #115	; 0x73
 801502c:	719a      	strb	r2, [r3, #6]
	RecorderDataPtr->startmarker5 = 0x72;
 801502e:	4b19      	ldr	r3, [pc, #100]	; (8015094 <prvTraceInitTraceData+0x214>)
 8015030:	681b      	ldr	r3, [r3, #0]
 8015032:	2272      	movs	r2, #114	; 0x72
 8015034:	715a      	strb	r2, [r3, #5]
	RecorderDataPtr->startmarker4 = 0x71;
 8015036:	4b17      	ldr	r3, [pc, #92]	; (8015094 <prvTraceInitTraceData+0x214>)
 8015038:	681b      	ldr	r3, [r3, #0]
 801503a:	2271      	movs	r2, #113	; 0x71
 801503c:	711a      	strb	r2, [r3, #4]
	RecorderDataPtr->startmarker3 = 0x04;
 801503e:	4b15      	ldr	r3, [pc, #84]	; (8015094 <prvTraceInitTraceData+0x214>)
 8015040:	681b      	ldr	r3, [r3, #0]
 8015042:	2204      	movs	r2, #4
 8015044:	70da      	strb	r2, [r3, #3]
	RecorderDataPtr->startmarker2 = 0x03;
 8015046:	4b13      	ldr	r3, [pc, #76]	; (8015094 <prvTraceInitTraceData+0x214>)
 8015048:	681b      	ldr	r3, [r3, #0]
 801504a:	2203      	movs	r2, #3
 801504c:	709a      	strb	r2, [r3, #2]
	RecorderDataPtr->startmarker1 = 0x02;
 801504e:	4b11      	ldr	r3, [pc, #68]	; (8015094 <prvTraceInitTraceData+0x214>)
 8015050:	681b      	ldr	r3, [r3, #0]
 8015052:	2202      	movs	r2, #2
 8015054:	705a      	strb	r2, [r3, #1]
	RecorderDataPtr->startmarker0 = 0x01;
 8015056:	4b0f      	ldr	r3, [pc, #60]	; (8015094 <prvTraceInitTraceData+0x214>)
 8015058:	681b      	ldr	r3, [r3, #0]
 801505a:	2201      	movs	r2, #1
 801505c:	701a      	strb	r2, [r3, #0]

	if (traceErrorMessage != NULL)
 801505e:	4b12      	ldr	r3, [pc, #72]	; (80150a8 <prvTraceInitTraceData+0x228>)
 8015060:	681b      	ldr	r3, [r3, #0]
 8015062:	2b00      	cmp	r3, #0
 8015064:	d010      	beq.n	8015088 <prvTraceInitTraceData+0x208>
	{
		// An error was detected before vTraceEnable was called, make sure this is stored in the trace data.
		prvStrncpy(RecorderDataPtr->systemInfo, traceErrorMessage, 80);
 8015066:	4b0b      	ldr	r3, [pc, #44]	; (8015094 <prvTraceInitTraceData+0x214>)
 8015068:	681b      	ldr	r3, [r3, #0]
 801506a:	f603 1014 	addw	r0, r3, #2324	; 0x914
 801506e:	4b0e      	ldr	r3, [pc, #56]	; (80150a8 <prvTraceInitTraceData+0x228>)
 8015070:	681b      	ldr	r3, [r3, #0]
 8015072:	2250      	movs	r2, #80	; 0x50
 8015074:	4619      	mov	r1, r3
 8015076:	f000 f9b1 	bl	80153dc <prvStrncpy>
		RecorderDataPtr->internalErrorOccured = 1;
 801507a:	4b06      	ldr	r3, [pc, #24]	; (8015094 <prvTraceInitTraceData+0x214>)
 801507c:	681b      	ldr	r3, [r3, #0]
 801507e:	2201      	movs	r2, #1
 8015080:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
		vTraceStop();
 8015084:	f7fe fcd4 	bl	8013a30 <vTraceStop>
	}



#ifdef TRC_PORT_SPECIFIC_INIT
	TRC_PORT_SPECIFIC_INIT();
 8015088:	f000 fd4c 	bl	8015b24 <prvTraceInitCortexM>
 801508c:	e000      	b.n	8015090 <prvTraceInitTraceData+0x210>
			return;
 801508e:	bf00      	nop
#endif
}
 8015090:	bd80      	pop	{r7, pc}
 8015092:	bf00      	nop
 8015094:	20001e50 	.word	0x20001e50
 8015098:	20001e90 	.word	0x20001e90
 801509c:	e0001004 	.word	0xe0001004
 80150a0:	200037a8 	.word	0x200037a8
 80150a4:	08019180 	.word	0x08019180
 80150a8:	20001db4 	.word	0x20001db4

080150ac <prvTraceNextFreeEventBufferSlot>:


void* prvTraceNextFreeEventBufferSlot(void)
{
 80150ac:	b580      	push	{r7, lr}
 80150ae:	af00      	add	r7, sp, #0
	if (! RecorderDataPtr->recorderActive)
 80150b0:	4b0e      	ldr	r3, [pc, #56]	; (80150ec <prvTraceNextFreeEventBufferSlot+0x40>)
 80150b2:	681b      	ldr	r3, [r3, #0]
 80150b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80150b6:	2b00      	cmp	r3, #0
 80150b8:	d101      	bne.n	80150be <prvTraceNextFreeEventBufferSlot+0x12>
	{
		/* If an XTS or XPS event prior to the main event has filled the buffer
		before saving the main event, and store mode is "stop when full". */
		return NULL;
 80150ba:	2300      	movs	r3, #0
 80150bc:	e013      	b.n	80150e6 <prvTraceNextFreeEventBufferSlot+0x3a>
	}

	if (RecorderDataPtr->nextFreeIndex >= (TRC_CFG_EVENT_BUFFER_SIZE))
 80150be:	4b0b      	ldr	r3, [pc, #44]	; (80150ec <prvTraceNextFreeEventBufferSlot+0x40>)
 80150c0:	681b      	ldr	r3, [r3, #0]
 80150c2:	69db      	ldr	r3, [r3, #28]
 80150c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80150c8:	d304      	bcc.n	80150d4 <prvTraceNextFreeEventBufferSlot+0x28>
	{
		prvTraceError("Attempt to index outside event buffer!");
 80150ca:	4809      	ldr	r0, [pc, #36]	; (80150f0 <prvTraceNextFreeEventBufferSlot+0x44>)
 80150cc:	f000 fa6a 	bl	80155a4 <prvTraceError>
		return NULL;
 80150d0:	2300      	movs	r3, #0
 80150d2:	e008      	b.n	80150e6 <prvTraceNextFreeEventBufferSlot+0x3a>
	}
	return (void*)(&RecorderDataPtr->eventData[RecorderDataPtr->nextFreeIndex*4]);
 80150d4:	4b05      	ldr	r3, [pc, #20]	; (80150ec <prvTraceNextFreeEventBufferSlot+0x40>)
 80150d6:	681a      	ldr	r2, [r3, #0]
 80150d8:	4b04      	ldr	r3, [pc, #16]	; (80150ec <prvTraceNextFreeEventBufferSlot+0x40>)
 80150da:	681b      	ldr	r3, [r3, #0]
 80150dc:	69db      	ldr	r3, [r3, #28]
 80150de:	009b      	lsls	r3, r3, #2
 80150e0:	f603 1368 	addw	r3, r3, #2408	; 0x968
 80150e4:	4413      	add	r3, r2
}
 80150e6:	4618      	mov	r0, r3
 80150e8:	bd80      	pop	{r7, pc}
 80150ea:	bf00      	nop
 80150ec:	20001e50 	.word	0x20001e50
 80150f0:	08019194 	.word	0x08019194

080150f4 <uiIndexOfObject>:

uint16_t uiIndexOfObject(traceHandle objecthandle, uint8_t objectclass)
{
 80150f4:	b580      	push	{r7, lr}
 80150f6:	b082      	sub	sp, #8
 80150f8:	af00      	add	r7, sp, #0
 80150fa:	4603      	mov	r3, r0
 80150fc:	460a      	mov	r2, r1
 80150fe:	71fb      	strb	r3, [r7, #7]
 8015100:	4613      	mov	r3, r2
 8015102:	71bb      	strb	r3, [r7, #6]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8015104:	79bb      	ldrb	r3, [r7, #6]
 8015106:	2b08      	cmp	r3, #8
 8015108:	d904      	bls.n	8015114 <uiIndexOfObject+0x20>
 801510a:	4822      	ldr	r0, [pc, #136]	; (8015194 <uiIndexOfObject+0xa0>)
 801510c:	f000 fa4a 	bl	80155a4 <prvTraceError>
 8015110:	2300      	movs	r3, #0
 8015112:	e03a      	b.n	801518a <uiIndexOfObject+0x96>
		"uiIndexOfObject: Invalid value for objectclass", 0);
	TRACE_ASSERT(objecthandle > 0 && objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8015114:	79fb      	ldrb	r3, [r7, #7]
 8015116:	2b00      	cmp	r3, #0
 8015118:	d008      	beq.n	801512c <uiIndexOfObject+0x38>
 801511a:	4b1f      	ldr	r3, [pc, #124]	; (8015198 <uiIndexOfObject+0xa4>)
 801511c:	681a      	ldr	r2, [r3, #0]
 801511e:	79bb      	ldrb	r3, [r7, #6]
 8015120:	4413      	add	r3, r2
 8015122:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8015126:	79fa      	ldrb	r2, [r7, #7]
 8015128:	429a      	cmp	r2, r3
 801512a:	d904      	bls.n	8015136 <uiIndexOfObject+0x42>
 801512c:	481b      	ldr	r0, [pc, #108]	; (801519c <uiIndexOfObject+0xa8>)
 801512e:	f000 fa39 	bl	80155a4 <prvTraceError>
 8015132:	2300      	movs	r3, #0
 8015134:	e029      	b.n	801518a <uiIndexOfObject+0x96>
		"uiIndexOfObject: Invalid value for objecthandle", 0);

	if ((objectclass < TRACE_NCLASSES) && (objecthandle > 0) &&
 8015136:	79bb      	ldrb	r3, [r7, #6]
 8015138:	2b08      	cmp	r3, #8
 801513a:	d822      	bhi.n	8015182 <uiIndexOfObject+0x8e>
 801513c:	79fb      	ldrb	r3, [r7, #7]
 801513e:	2b00      	cmp	r3, #0
 8015140:	d01f      	beq.n	8015182 <uiIndexOfObject+0x8e>
		(objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass]))
 8015142:	4b15      	ldr	r3, [pc, #84]	; (8015198 <uiIndexOfObject+0xa4>)
 8015144:	681a      	ldr	r2, [r3, #0]
 8015146:	79bb      	ldrb	r3, [r7, #6]
 8015148:	4413      	add	r3, r2
 801514a:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
	if ((objectclass < TRACE_NCLASSES) && (objecthandle > 0) &&
 801514e:	79fa      	ldrb	r2, [r7, #7]
 8015150:	429a      	cmp	r2, r3
 8015152:	d816      	bhi.n	8015182 <uiIndexOfObject+0x8e>
	{
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] +
 8015154:	4b10      	ldr	r3, [pc, #64]	; (8015198 <uiIndexOfObject+0xa4>)
 8015156:	681a      	ldr	r2, [r3, #0]
 8015158:	79bb      	ldrb	r3, [r7, #6]
 801515a:	3340      	adds	r3, #64	; 0x40
 801515c:	005b      	lsls	r3, r3, #1
 801515e:	4413      	add	r3, r2
 8015160:	891a      	ldrh	r2, [r3, #8]
			(RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[objectclass] * (objecthandle-1)));
 8015162:	4b0d      	ldr	r3, [pc, #52]	; (8015198 <uiIndexOfObject+0xa4>)
 8015164:	6819      	ldr	r1, [r3, #0]
 8015166:	79bb      	ldrb	r3, [r7, #6]
 8015168:	440b      	add	r3, r1
 801516a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] +
 801516e:	b299      	uxth	r1, r3
			(RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[objectclass] * (objecthandle-1)));
 8015170:	79fb      	ldrb	r3, [r7, #7]
 8015172:	3b01      	subs	r3, #1
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] +
 8015174:	b29b      	uxth	r3, r3
 8015176:	fb11 f303 	smulbb	r3, r1, r3
 801517a:	b29b      	uxth	r3, r3
 801517c:	4413      	add	r3, r2
 801517e:	b29b      	uxth	r3, r3
 8015180:	e003      	b.n	801518a <uiIndexOfObject+0x96>
	}

	prvTraceError("Object table lookup with invalid object handle or object class!");
 8015182:	4807      	ldr	r0, [pc, #28]	; (80151a0 <uiIndexOfObject+0xac>)
 8015184:	f000 fa0e 	bl	80155a4 <prvTraceError>
	return 0;
 8015188:	2300      	movs	r3, #0
}
 801518a:	4618      	mov	r0, r3
 801518c:	3708      	adds	r7, #8
 801518e:	46bd      	mov	sp, r7
 8015190:	bd80      	pop	{r7, pc}
 8015192:	bf00      	nop
 8015194:	080191bc 	.word	0x080191bc
 8015198:	20001e50 	.word	0x20001e50
 801519c:	080191fc 	.word	0x080191fc
 80151a0:	0801923c 	.word	0x0801923c

080151a4 <prvTraceGetObjectHandle>:

traceHandle prvTraceGetObjectHandle(traceObjectClass objectclass)
{
 80151a4:	b580      	push	{r7, lr}
 80151a6:	b088      	sub	sp, #32
 80151a8:	af00      	add	r7, sp, #0
 80151aa:	4603      	mov	r3, r0
 80151ac:	71fb      	strb	r3, [r7, #7]
	traceHandle handle;
	static int indexOfHandle;

	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ASSERT(RecorderDataPtr != NULL, "Recorder not initialized, call vTraceEnable() first!", (traceHandle)0);
 80151ae:	4b4d      	ldr	r3, [pc, #308]	; (80152e4 <prvTraceGetObjectHandle+0x140>)
 80151b0:	681b      	ldr	r3, [r3, #0]
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	d104      	bne.n	80151c0 <prvTraceGetObjectHandle+0x1c>
 80151b6:	484c      	ldr	r0, [pc, #304]	; (80152e8 <prvTraceGetObjectHandle+0x144>)
 80151b8:	f000 f9f4 	bl	80155a4 <prvTraceError>
 80151bc:	2300      	movs	r3, #0
 80151be:	e08d      	b.n	80152dc <prvTraceGetObjectHandle+0x138>

	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 80151c0:	79fb      	ldrb	r3, [r7, #7]
 80151c2:	2b08      	cmp	r3, #8
 80151c4:	d904      	bls.n	80151d0 <prvTraceGetObjectHandle+0x2c>
 80151c6:	4849      	ldr	r0, [pc, #292]	; (80152ec <prvTraceGetObjectHandle+0x148>)
 80151c8:	f000 f9ec 	bl	80155a4 <prvTraceError>
 80151cc:	2300      	movs	r3, #0
 80151ce:	e085      	b.n	80152dc <prvTraceGetObjectHandle+0x138>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80151d0:	f3ef 8310 	mrs	r3, PRIMASK
 80151d4:	60fb      	str	r3, [r7, #12]
  return(result);
 80151d6:	68fb      	ldr	r3, [r7, #12]
		"prvTraceGetObjectHandle: Invalid value for objectclass", (traceHandle)0);

	trcCRITICAL_SECTION_BEGIN();
 80151d8:	61bb      	str	r3, [r7, #24]
 80151da:	2301      	movs	r3, #1
 80151dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80151de:	693b      	ldr	r3, [r7, #16]
 80151e0:	f383 8810 	msr	PRIMASK, r3
 80151e4:	4b42      	ldr	r3, [pc, #264]	; (80152f0 <prvTraceGetObjectHandle+0x14c>)
 80151e6:	681b      	ldr	r3, [r3, #0]
 80151e8:	3301      	adds	r3, #1
 80151ea:	4a41      	ldr	r2, [pc, #260]	; (80152f0 <prvTraceGetObjectHandle+0x14c>)
 80151ec:	6013      	str	r3, [r2, #0]
	indexOfHandle = objectHandleStacks.indexOfNextAvailableHandle[objectclass];
 80151ee:	79fb      	ldrb	r3, [r7, #7]
 80151f0:	4a40      	ldr	r2, [pc, #256]	; (80152f4 <prvTraceGetObjectHandle+0x150>)
 80151f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80151f6:	461a      	mov	r2, r3
 80151f8:	4b3f      	ldr	r3, [pc, #252]	; (80152f8 <prvTraceGetObjectHandle+0x154>)
 80151fa:	601a      	str	r2, [r3, #0]
	if (objectHandleStacks.objectHandles[indexOfHandle] == 0)
 80151fc:	4b3e      	ldr	r3, [pc, #248]	; (80152f8 <prvTraceGetObjectHandle+0x154>)
 80151fe:	681b      	ldr	r3, [r3, #0]
 8015200:	4a3c      	ldr	r2, [pc, #240]	; (80152f4 <prvTraceGetObjectHandle+0x150>)
 8015202:	4413      	add	r3, r2
 8015204:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015208:	2b00      	cmp	r3, #0
 801520a:	d114      	bne.n	8015236 <prvTraceGetObjectHandle+0x92>
	{
		/* Zero is used to indicate a never before used handle, i.e.,
			new slots in the handle stack. The handle slot needs to
			be initialized here (starts at 1). */
		objectHandleStacks.objectHandles[indexOfHandle] =
 801520c:	4b3a      	ldr	r3, [pc, #232]	; (80152f8 <prvTraceGetObjectHandle+0x154>)
 801520e:	681a      	ldr	r2, [r3, #0]
			(traceHandle)(1 + indexOfHandle -
 8015210:	4b39      	ldr	r3, [pc, #228]	; (80152f8 <prvTraceGetObjectHandle+0x154>)
 8015212:	681b      	ldr	r3, [r3, #0]
 8015214:	b2d9      	uxtb	r1, r3
			objectHandleStacks.lowestIndexOfClass[objectclass]);
 8015216:	79fb      	ldrb	r3, [r7, #7]
 8015218:	4836      	ldr	r0, [pc, #216]	; (80152f4 <prvTraceGetObjectHandle+0x150>)
 801521a:	3308      	adds	r3, #8
 801521c:	005b      	lsls	r3, r3, #1
 801521e:	4403      	add	r3, r0
 8015220:	885b      	ldrh	r3, [r3, #2]
			(traceHandle)(1 + indexOfHandle -
 8015222:	b2db      	uxtb	r3, r3
 8015224:	1acb      	subs	r3, r1, r3
 8015226:	b2db      	uxtb	r3, r3
 8015228:	3301      	adds	r3, #1
 801522a:	b2d9      	uxtb	r1, r3
		objectHandleStacks.objectHandles[indexOfHandle] =
 801522c:	4b31      	ldr	r3, [pc, #196]	; (80152f4 <prvTraceGetObjectHandle+0x150>)
 801522e:	4413      	add	r3, r2
 8015230:	460a      	mov	r2, r1
 8015232:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
 8015236:	4b30      	ldr	r3, [pc, #192]	; (80152f8 <prvTraceGetObjectHandle+0x154>)
 8015238:	681b      	ldr	r3, [r3, #0]
 801523a:	4a2e      	ldr	r2, [pc, #184]	; (80152f4 <prvTraceGetObjectHandle+0x150>)
 801523c:	4413      	add	r3, r2
 801523e:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015242:	77fb      	strb	r3, [r7, #31]

	if (objectHandleStacks.indexOfNextAvailableHandle[objectclass]
 8015244:	79fb      	ldrb	r3, [r7, #7]
 8015246:	4a2b      	ldr	r2, [pc, #172]	; (80152f4 <prvTraceGetObjectHandle+0x150>)
 8015248:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
		> objectHandleStacks.highestIndexOfClass[objectclass])
 801524c:	79fb      	ldrb	r3, [r7, #7]
 801524e:	4929      	ldr	r1, [pc, #164]	; (80152f4 <prvTraceGetObjectHandle+0x150>)
 8015250:	3310      	adds	r3, #16
 8015252:	005b      	lsls	r3, r3, #1
 8015254:	440b      	add	r3, r1
 8015256:	889b      	ldrh	r3, [r3, #4]
	if (objectHandleStacks.indexOfNextAvailableHandle[objectclass]
 8015258:	429a      	cmp	r2, r3
 801525a:	d90a      	bls.n	8015272 <prvTraceGetObjectHandle+0xce>
	{
		prvTraceError(pszTraceGetErrorNotEnoughHandles(objectclass));
 801525c:	79fb      	ldrb	r3, [r7, #7]
 801525e:	4618      	mov	r0, r3
 8015260:	f7fe fa94 	bl	801378c <pszTraceGetErrorNotEnoughHandles>
 8015264:	4603      	mov	r3, r0
 8015266:	4618      	mov	r0, r3
 8015268:	f000 f99c 	bl	80155a4 <prvTraceError>
		handle = 0;
 801526c:	2300      	movs	r3, #0
 801526e:	77fb      	strb	r3, [r7, #31]
 8015270:	e029      	b.n	80152c6 <prvTraceGetObjectHandle+0x122>
	}
	else
	{
		int hndCount;
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]++;
 8015272:	79fb      	ldrb	r3, [r7, #7]
 8015274:	4a1f      	ldr	r2, [pc, #124]	; (80152f4 <prvTraceGetObjectHandle+0x150>)
 8015276:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 801527a:	3201      	adds	r2, #1
 801527c:	b291      	uxth	r1, r2
 801527e:	4a1d      	ldr	r2, [pc, #116]	; (80152f4 <prvTraceGetObjectHandle+0x150>)
 8015280:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		hndCount = objectHandleStacks.indexOfNextAvailableHandle[objectclass] -
 8015284:	79fb      	ldrb	r3, [r7, #7]
 8015286:	4a1b      	ldr	r2, [pc, #108]	; (80152f4 <prvTraceGetObjectHandle+0x150>)
 8015288:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801528c:	4619      	mov	r1, r3
			objectHandleStacks.lowestIndexOfClass[objectclass];
 801528e:	79fb      	ldrb	r3, [r7, #7]
 8015290:	4a18      	ldr	r2, [pc, #96]	; (80152f4 <prvTraceGetObjectHandle+0x150>)
 8015292:	3308      	adds	r3, #8
 8015294:	005b      	lsls	r3, r3, #1
 8015296:	4413      	add	r3, r2
 8015298:	885b      	ldrh	r3, [r3, #2]
		hndCount = objectHandleStacks.indexOfNextAvailableHandle[objectclass] -
 801529a:	1acb      	subs	r3, r1, r3
 801529c:	617b      	str	r3, [r7, #20]

		if (hndCount >
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass])
 801529e:	79fb      	ldrb	r3, [r7, #7]
 80152a0:	4a14      	ldr	r2, [pc, #80]	; (80152f4 <prvTraceGetObjectHandle+0x150>)
 80152a2:	3318      	adds	r3, #24
 80152a4:	005b      	lsls	r3, r3, #1
 80152a6:	4413      	add	r3, r2
 80152a8:	88db      	ldrh	r3, [r3, #6]
 80152aa:	461a      	mov	r2, r3
		if (hndCount >
 80152ac:	697b      	ldr	r3, [r7, #20]
 80152ae:	429a      	cmp	r2, r3
 80152b0:	da09      	bge.n	80152c6 <prvTraceGetObjectHandle+0x122>
		{
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
 80152b2:	79fb      	ldrb	r3, [r7, #7]
				(traceHandle)hndCount;
 80152b4:	697a      	ldr	r2, [r7, #20]
 80152b6:	b2d2      	uxtb	r2, r2
 80152b8:	b291      	uxth	r1, r2
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
 80152ba:	4a0e      	ldr	r2, [pc, #56]	; (80152f4 <prvTraceGetObjectHandle+0x150>)
 80152bc:	3318      	adds	r3, #24
 80152be:	005b      	lsls	r3, r3, #1
 80152c0:	4413      	add	r3, r2
 80152c2:	460a      	mov	r2, r1
 80152c4:	80da      	strh	r2, [r3, #6]
		}
	}
	trcCRITICAL_SECTION_END();
 80152c6:	4b0a      	ldr	r3, [pc, #40]	; (80152f0 <prvTraceGetObjectHandle+0x14c>)
 80152c8:	681b      	ldr	r3, [r3, #0]
 80152ca:	3b01      	subs	r3, #1
 80152cc:	4a08      	ldr	r2, [pc, #32]	; (80152f0 <prvTraceGetObjectHandle+0x14c>)
 80152ce:	6013      	str	r3, [r2, #0]
 80152d0:	69bb      	ldr	r3, [r7, #24]
 80152d2:	60bb      	str	r3, [r7, #8]
 80152d4:	68bb      	ldr	r3, [r7, #8]
 80152d6:	f383 8810 	msr	PRIMASK, r3

	return handle;
 80152da:	7ffb      	ldrb	r3, [r7, #31]
}
 80152dc:	4618      	mov	r0, r3
 80152de:	3720      	adds	r7, #32
 80152e0:	46bd      	mov	sp, r7
 80152e2:	bd80      	pop	{r7, pc}
 80152e4:	20001e50 	.word	0x20001e50
 80152e8:	08018694 	.word	0x08018694
 80152ec:	0801927c 	.word	0x0801927c
 80152f0:	20001dac 	.word	0x20001dac
 80152f4:	20001dc0 	.word	0x20001dc0
 80152f8:	20001e58 	.word	0x20001e58

080152fc <prvTraceFreeObjectHandle>:

void prvTraceFreeObjectHandle(traceObjectClass objectclass, traceHandle handle)
{
 80152fc:	b580      	push	{r7, lr}
 80152fe:	b084      	sub	sp, #16
 8015300:	af00      	add	r7, sp, #0
 8015302:	4603      	mov	r3, r0
 8015304:	460a      	mov	r2, r1
 8015306:	71fb      	strb	r3, [r7, #7]
 8015308:	4613      	mov	r3, r2
 801530a:	71bb      	strb	r3, [r7, #6]
	int indexOfHandle;

	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 801530c:	79fb      	ldrb	r3, [r7, #7]
 801530e:	2b08      	cmp	r3, #8
 8015310:	d903      	bls.n	801531a <prvTraceFreeObjectHandle+0x1e>
 8015312:	481e      	ldr	r0, [pc, #120]	; (801538c <prvTraceFreeObjectHandle+0x90>)
 8015314:	f000 f946 	bl	80155a4 <prvTraceError>
 8015318:	e034      	b.n	8015384 <prvTraceFreeObjectHandle+0x88>
		"prvTraceFreeObjectHandle: Invalid value for objectclass", TRC_UNUSED);
	TRACE_ASSERT(handle > 0 && handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 801531a:	79bb      	ldrb	r3, [r7, #6]
 801531c:	2b00      	cmp	r3, #0
 801531e:	d008      	beq.n	8015332 <prvTraceFreeObjectHandle+0x36>
 8015320:	4b1b      	ldr	r3, [pc, #108]	; (8015390 <prvTraceFreeObjectHandle+0x94>)
 8015322:	681a      	ldr	r2, [r3, #0]
 8015324:	79fb      	ldrb	r3, [r7, #7]
 8015326:	4413      	add	r3, r2
 8015328:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 801532c:	79ba      	ldrb	r2, [r7, #6]
 801532e:	429a      	cmp	r2, r3
 8015330:	d903      	bls.n	801533a <prvTraceFreeObjectHandle+0x3e>
 8015332:	4818      	ldr	r0, [pc, #96]	; (8015394 <prvTraceFreeObjectHandle+0x98>)
 8015334:	f000 f936 	bl	80155a4 <prvTraceError>
 8015338:	e024      	b.n	8015384 <prvTraceFreeObjectHandle+0x88>
		"prvTraceFreeObjectHandle: Invalid value for handle", TRC_UNUSED);

	/* Check that there is room to push the handle on the stack */
	if ((objectHandleStacks.indexOfNextAvailableHandle[objectclass] - 1) <
 801533a:	79fb      	ldrb	r3, [r7, #7]
 801533c:	4a16      	ldr	r2, [pc, #88]	; (8015398 <prvTraceFreeObjectHandle+0x9c>)
 801533e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015342:	1e5a      	subs	r2, r3, #1
		objectHandleStacks.lowestIndexOfClass[objectclass])
 8015344:	79fb      	ldrb	r3, [r7, #7]
 8015346:	4914      	ldr	r1, [pc, #80]	; (8015398 <prvTraceFreeObjectHandle+0x9c>)
 8015348:	3308      	adds	r3, #8
 801534a:	005b      	lsls	r3, r3, #1
 801534c:	440b      	add	r3, r1
 801534e:	885b      	ldrh	r3, [r3, #2]
	if ((objectHandleStacks.indexOfNextAvailableHandle[objectclass] - 1) <
 8015350:	429a      	cmp	r2, r3
 8015352:	da03      	bge.n	801535c <prvTraceFreeObjectHandle+0x60>
	{
		/* Error */
		prvTraceError("Attempt to free more handles than allocated!");
 8015354:	4811      	ldr	r0, [pc, #68]	; (801539c <prvTraceFreeObjectHandle+0xa0>)
 8015356:	f000 f925 	bl	80155a4 <prvTraceError>
 801535a:	e013      	b.n	8015384 <prvTraceFreeObjectHandle+0x88>
	}
	else
	{
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]--;
 801535c:	79fb      	ldrb	r3, [r7, #7]
 801535e:	4a0e      	ldr	r2, [pc, #56]	; (8015398 <prvTraceFreeObjectHandle+0x9c>)
 8015360:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8015364:	3a01      	subs	r2, #1
 8015366:	b291      	uxth	r1, r2
 8015368:	4a0b      	ldr	r2, [pc, #44]	; (8015398 <prvTraceFreeObjectHandle+0x9c>)
 801536a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		indexOfHandle = objectHandleStacks.indexOfNextAvailableHandle[objectclass];
 801536e:	79fb      	ldrb	r3, [r7, #7]
 8015370:	4a09      	ldr	r2, [pc, #36]	; (8015398 <prvTraceFreeObjectHandle+0x9c>)
 8015372:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015376:	60fb      	str	r3, [r7, #12]
		objectHandleStacks.objectHandles[indexOfHandle] = handle;
 8015378:	4a07      	ldr	r2, [pc, #28]	; (8015398 <prvTraceFreeObjectHandle+0x9c>)
 801537a:	68fb      	ldr	r3, [r7, #12]
 801537c:	4413      	add	r3, r2
 801537e:	3348      	adds	r3, #72	; 0x48
 8015380:	79ba      	ldrb	r2, [r7, #6]
 8015382:	701a      	strb	r2, [r3, #0]
	}
}
 8015384:	3710      	adds	r7, #16
 8015386:	46bd      	mov	sp, r7
 8015388:	bd80      	pop	{r7, pc}
 801538a:	bf00      	nop
 801538c:	080192c4 	.word	0x080192c4
 8015390:	20001e50 	.word	0x20001e50
 8015394:	0801930c 	.word	0x0801930c
 8015398:	20001dc0 	.word	0x20001dc0
 801539c:	08019350 	.word	0x08019350

080153a0 <prvMarkObjectAsUsed>:
 * Sets an "is used flag" on object creation, using the first byte of the name
 * field. This allows for counting the number of used Object Table slots, even
 * if no names have been set.
 ******************************************************************************/
void prvMarkObjectAsUsed(traceObjectClass objectclass, traceHandle handle)
{
 80153a0:	b580      	push	{r7, lr}
 80153a2:	b084      	sub	sp, #16
 80153a4:	af00      	add	r7, sp, #0
 80153a6:	4603      	mov	r3, r0
 80153a8:	460a      	mov	r2, r1
 80153aa:	71fb      	strb	r3, [r7, #7]
 80153ac:	4613      	mov	r3, r2
 80153ae:	71bb      	strb	r3, [r7, #6]
	uint16_t idx = uiIndexOfObject(handle, objectclass);
 80153b0:	79fa      	ldrb	r2, [r7, #7]
 80153b2:	79bb      	ldrb	r3, [r7, #6]
 80153b4:	4611      	mov	r1, r2
 80153b6:	4618      	mov	r0, r3
 80153b8:	f7ff fe9c 	bl	80150f4 <uiIndexOfObject>
 80153bc:	4603      	mov	r3, r0
 80153be:	81fb      	strh	r3, [r7, #14]
	RecorderDataPtr->ObjectPropertyTable.objbytes[idx] = 1;
 80153c0:	4b05      	ldr	r3, [pc, #20]	; (80153d8 <prvMarkObjectAsUsed+0x38>)
 80153c2:	681a      	ldr	r2, [r3, #0]
 80153c4:	89fb      	ldrh	r3, [r7, #14]
 80153c6:	4413      	add	r3, r2
 80153c8:	2201      	movs	r2, #1
 80153ca:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
}
 80153ce:	bf00      	nop
 80153d0:	3710      	adds	r7, #16
 80153d2:	46bd      	mov	sp, r7
 80153d4:	bd80      	pop	{r7, pc}
 80153d6:	bf00      	nop
 80153d8:	20001e50 	.word	0x20001e50

080153dc <prvStrncpy>:
 * prvStrncpy
 *
 * Private string copy function, to improve portability between compilers.
 ******************************************************************************/
static void prvStrncpy(char* dst, const char* src, uint32_t maxLength)
{
 80153dc:	b480      	push	{r7}
 80153de:	b087      	sub	sp, #28
 80153e0:	af00      	add	r7, sp, #0
 80153e2:	60f8      	str	r0, [r7, #12]
 80153e4:	60b9      	str	r1, [r7, #8]
 80153e6:	607a      	str	r2, [r7, #4]
	uint32_t i;
	for (i = 0; i < maxLength; i++)
 80153e8:	2300      	movs	r3, #0
 80153ea:	617b      	str	r3, [r7, #20]
 80153ec:	e010      	b.n	8015410 <prvStrncpy+0x34>
	{
		dst[i] = src[i];
 80153ee:	68fa      	ldr	r2, [r7, #12]
 80153f0:	697b      	ldr	r3, [r7, #20]
 80153f2:	4413      	add	r3, r2
 80153f4:	68b9      	ldr	r1, [r7, #8]
 80153f6:	697a      	ldr	r2, [r7, #20]
 80153f8:	440a      	add	r2, r1
 80153fa:	7812      	ldrb	r2, [r2, #0]
 80153fc:	701a      	strb	r2, [r3, #0]
		if (src[i] == 0)
 80153fe:	68ba      	ldr	r2, [r7, #8]
 8015400:	697b      	ldr	r3, [r7, #20]
 8015402:	4413      	add	r3, r2
 8015404:	781b      	ldrb	r3, [r3, #0]
 8015406:	2b00      	cmp	r3, #0
 8015408:	d007      	beq.n	801541a <prvStrncpy+0x3e>
	for (i = 0; i < maxLength; i++)
 801540a:	697b      	ldr	r3, [r7, #20]
 801540c:	3301      	adds	r3, #1
 801540e:	617b      	str	r3, [r7, #20]
 8015410:	697a      	ldr	r2, [r7, #20]
 8015412:	687b      	ldr	r3, [r7, #4]
 8015414:	429a      	cmp	r2, r3
 8015416:	d3ea      	bcc.n	80153ee <prvStrncpy+0x12>
			break;
	}
}
 8015418:	e000      	b.n	801541c <prvStrncpy+0x40>
			break;
 801541a:	bf00      	nop
}
 801541c:	bf00      	nop
 801541e:	371c      	adds	r7, #28
 8015420:	46bd      	mov	sp, r7
 8015422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015426:	4770      	bx	lr

08015428 <prvTraceSetObjectName>:
 * recorder's Object Property Table, at the given handle and object class.
 ******************************************************************************/
void prvTraceSetObjectName(traceObjectClass objectclass,
						 traceHandle handle,
						 const char* name)
{
 8015428:	b580      	push	{r7, lr}
 801542a:	b082      	sub	sp, #8
 801542c:	af00      	add	r7, sp, #0
 801542e:	4603      	mov	r3, r0
 8015430:	603a      	str	r2, [r7, #0]
 8015432:	71fb      	strb	r3, [r7, #7]
 8015434:	460b      	mov	r3, r1
 8015436:	71bb      	strb	r3, [r7, #6]
	static uint16_t idx;

	TRACE_ASSERT(name != NULL, "prvTraceSetObjectName: name == NULL", TRC_UNUSED);
 8015438:	683b      	ldr	r3, [r7, #0]
 801543a:	2b00      	cmp	r3, #0
 801543c:	d103      	bne.n	8015446 <prvTraceSetObjectName+0x1e>
 801543e:	4823      	ldr	r0, [pc, #140]	; (80154cc <prvTraceSetObjectName+0xa4>)
 8015440:	f000 f8b0 	bl	80155a4 <prvTraceError>
 8015444:	e03e      	b.n	80154c4 <prvTraceSetObjectName+0x9c>

	if (objectclass >= TRACE_NCLASSES)
 8015446:	79fb      	ldrb	r3, [r7, #7]
 8015448:	2b08      	cmp	r3, #8
 801544a:	d903      	bls.n	8015454 <prvTraceSetObjectName+0x2c>
	{
		prvTraceError("Illegal object class in prvTraceSetObjectName");
 801544c:	4820      	ldr	r0, [pc, #128]	; (80154d0 <prvTraceSetObjectName+0xa8>)
 801544e:	f000 f8a9 	bl	80155a4 <prvTraceError>
		return;
 8015452:	e037      	b.n	80154c4 <prvTraceSetObjectName+0x9c>
	}

	if (handle == 0)
 8015454:	79bb      	ldrb	r3, [r7, #6]
 8015456:	2b00      	cmp	r3, #0
 8015458:	d103      	bne.n	8015462 <prvTraceSetObjectName+0x3a>
	{
		prvTraceError("Illegal handle (0) in prvTraceSetObjectName.");
 801545a:	481e      	ldr	r0, [pc, #120]	; (80154d4 <prvTraceSetObjectName+0xac>)
 801545c:	f000 f8a2 	bl	80155a4 <prvTraceError>
		return;
 8015460:	e030      	b.n	80154c4 <prvTraceSetObjectName+0x9c>
	}

	if (handle > RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass])
 8015462:	4b1d      	ldr	r3, [pc, #116]	; (80154d8 <prvTraceSetObjectName+0xb0>)
 8015464:	681a      	ldr	r2, [r3, #0]
 8015466:	79fb      	ldrb	r3, [r7, #7]
 8015468:	4413      	add	r3, r2
 801546a:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 801546e:	79ba      	ldrb	r2, [r7, #6]
 8015470:	429a      	cmp	r2, r3
 8015472:	d908      	bls.n	8015486 <prvTraceSetObjectName+0x5e>
	{
		/* ERROR */
		prvTraceError(pszTraceGetErrorNotEnoughHandles(objectclass));
 8015474:	79fb      	ldrb	r3, [r7, #7]
 8015476:	4618      	mov	r0, r3
 8015478:	f7fe f988 	bl	801378c <pszTraceGetErrorNotEnoughHandles>
 801547c:	4603      	mov	r3, r0
 801547e:	4618      	mov	r0, r3
 8015480:	f000 f890 	bl	80155a4 <prvTraceError>
 8015484:	e01e      	b.n	80154c4 <prvTraceSetObjectName+0x9c>
	}
	else
	{
		idx = uiIndexOfObject(handle, objectclass);
 8015486:	79fa      	ldrb	r2, [r7, #7]
 8015488:	79bb      	ldrb	r3, [r7, #6]
 801548a:	4611      	mov	r1, r2
 801548c:	4618      	mov	r0, r3
 801548e:	f7ff fe31 	bl	80150f4 <uiIndexOfObject>
 8015492:	4603      	mov	r3, r0
 8015494:	461a      	mov	r2, r3
 8015496:	4b11      	ldr	r3, [pc, #68]	; (80154dc <prvTraceSetObjectName+0xb4>)
 8015498:	801a      	strh	r2, [r3, #0]

		if (traceErrorMessage == NULL)
 801549a:	4b11      	ldr	r3, [pc, #68]	; (80154e0 <prvTraceSetObjectName+0xb8>)
 801549c:	681b      	ldr	r3, [r3, #0]
 801549e:	2b00      	cmp	r3, #0
 80154a0:	d110      	bne.n	80154c4 <prvTraceSetObjectName+0x9c>
		{
			prvStrncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
 80154a2:	4b0d      	ldr	r3, [pc, #52]	; (80154d8 <prvTraceSetObjectName+0xb0>)
 80154a4:	681a      	ldr	r2, [r3, #0]
 80154a6:	4b0d      	ldr	r3, [pc, #52]	; (80154dc <prvTraceSetObjectName+0xb4>)
 80154a8:	881b      	ldrh	r3, [r3, #0]
 80154aa:	3398      	adds	r3, #152	; 0x98
 80154ac:	4413      	add	r3, r2
 80154ae:	1d18      	adds	r0, r3, #4
				name,
				RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[ objectclass ]);
 80154b0:	4b09      	ldr	r3, [pc, #36]	; (80154d8 <prvTraceSetObjectName+0xb0>)
 80154b2:	681a      	ldr	r2, [r3, #0]
 80154b4:	79fb      	ldrb	r3, [r7, #7]
 80154b6:	4413      	add	r3, r2
 80154b8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
			prvStrncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
 80154bc:	461a      	mov	r2, r3
 80154be:	6839      	ldr	r1, [r7, #0]
 80154c0:	f7ff ff8c 	bl	80153dc <prvStrncpy>
		}
	}
}
 80154c4:	3708      	adds	r7, #8
 80154c6:	46bd      	mov	sp, r7
 80154c8:	bd80      	pop	{r7, pc}
 80154ca:	bf00      	nop
 80154cc:	08019380 	.word	0x08019380
 80154d0:	080193b4 	.word	0x080193b4
 80154d4:	080193e4 	.word	0x080193e4
 80154d8:	20001e50 	.word	0x20001e50
 80154dc:	20001e5c 	.word	0x20001e5c
 80154e0:	20001db4 	.word	0x20001db4

080154e4 <prvTraceOpenSymbol>:

traceString prvTraceOpenSymbol(const char* name, traceString userEventChannel)
{
 80154e4:	b580      	push	{r7, lr}
 80154e6:	b088      	sub	sp, #32
 80154e8:	af00      	add	r7, sp, #0
 80154ea:	6078      	str	r0, [r7, #4]
 80154ec:	460b      	mov	r3, r1
 80154ee:	807b      	strh	r3, [r7, #2]
	uint16_t result;
	uint8_t len;
	uint8_t crc;
	TRACE_ALLOC_CRITICAL_SECTION();

	len = 0;
 80154f0:	2300      	movs	r3, #0
 80154f2:	72fb      	strb	r3, [r7, #11]
	crc = 0;
 80154f4:	2300      	movs	r3, #0
 80154f6:	72bb      	strb	r3, [r7, #10]

	TRACE_ASSERT(name != NULL, "prvTraceOpenSymbol: name == NULL", (traceString)0);
 80154f8:	687b      	ldr	r3, [r7, #4]
 80154fa:	2b00      	cmp	r3, #0
 80154fc:	d104      	bne.n	8015508 <prvTraceOpenSymbol+0x24>
 80154fe:	481f      	ldr	r0, [pc, #124]	; (801557c <prvTraceOpenSymbol+0x98>)
 8015500:	f000 f850 	bl	80155a4 <prvTraceError>
 8015504:	2300      	movs	r3, #0
 8015506:	e034      	b.n	8015572 <prvTraceOpenSymbol+0x8e>

	prvTraceGetChecksum(name, &crc, &len);
 8015508:	f107 020b 	add.w	r2, r7, #11
 801550c:	f107 030a 	add.w	r3, r7, #10
 8015510:	4619      	mov	r1, r3
 8015512:	6878      	ldr	r0, [r7, #4]
 8015514:	f000 fac0 	bl	8015a98 <prvTraceGetChecksum>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8015518:	f3ef 8310 	mrs	r3, PRIMASK
 801551c:	613b      	str	r3, [r7, #16]
  return(result);
 801551e:	693b      	ldr	r3, [r7, #16]

	trcCRITICAL_SECTION_BEGIN();
 8015520:	61bb      	str	r3, [r7, #24]
 8015522:	2301      	movs	r3, #1
 8015524:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8015526:	697b      	ldr	r3, [r7, #20]
 8015528:	f383 8810 	msr	PRIMASK, r3
 801552c:	4b14      	ldr	r3, [pc, #80]	; (8015580 <prvTraceOpenSymbol+0x9c>)
 801552e:	681b      	ldr	r3, [r3, #0]
 8015530:	3301      	adds	r3, #1
 8015532:	4a13      	ldr	r2, [pc, #76]	; (8015580 <prvTraceOpenSymbol+0x9c>)
 8015534:	6013      	str	r3, [r2, #0]
	result = prvTraceLookupSymbolTableEntry(name, crc, len, userEventChannel);
 8015536:	7ab9      	ldrb	r1, [r7, #10]
 8015538:	7afa      	ldrb	r2, [r7, #11]
 801553a:	887b      	ldrh	r3, [r7, #2]
 801553c:	6878      	ldr	r0, [r7, #4]
 801553e:	f000 f971 	bl	8015824 <prvTraceLookupSymbolTableEntry>
 8015542:	4603      	mov	r3, r0
 8015544:	83fb      	strh	r3, [r7, #30]
	if (!result)
 8015546:	8bfb      	ldrh	r3, [r7, #30]
 8015548:	2b00      	cmp	r3, #0
 801554a:	d107      	bne.n	801555c <prvTraceOpenSymbol+0x78>
	{
		result = prvTraceCreateSymbolTableEntry(name, crc, len, userEventChannel);
 801554c:	7ab9      	ldrb	r1, [r7, #10]
 801554e:	7afa      	ldrb	r2, [r7, #11]
 8015550:	887b      	ldrh	r3, [r7, #2]
 8015552:	6878      	ldr	r0, [r7, #4]
 8015554:	f000 f9e2 	bl	801591c <prvTraceCreateSymbolTableEntry>
 8015558:	4603      	mov	r3, r0
 801555a:	83fb      	strh	r3, [r7, #30]
	}
	trcCRITICAL_SECTION_END();
 801555c:	4b08      	ldr	r3, [pc, #32]	; (8015580 <prvTraceOpenSymbol+0x9c>)
 801555e:	681b      	ldr	r3, [r3, #0]
 8015560:	3b01      	subs	r3, #1
 8015562:	4a07      	ldr	r2, [pc, #28]	; (8015580 <prvTraceOpenSymbol+0x9c>)
 8015564:	6013      	str	r3, [r2, #0]
 8015566:	69bb      	ldr	r3, [r7, #24]
 8015568:	60fb      	str	r3, [r7, #12]
 801556a:	68fb      	ldr	r3, [r7, #12]
 801556c:	f383 8810 	msr	PRIMASK, r3

	return result;
 8015570:	8bfb      	ldrh	r3, [r7, #30]
}
 8015572:	4618      	mov	r0, r3
 8015574:	3720      	adds	r7, #32
 8015576:	46bd      	mov	sp, r7
 8015578:	bd80      	pop	{r7, pc}
 801557a:	bf00      	nop
 801557c:	08019414 	.word	0x08019414
 8015580:	20001dac 	.word	0x20001dac

08015584 <vTraceSetFrequency>:
*
* Note that, in snapshot mode, the value is divided by the TRC_HWTC_DIVISOR.
* This is a software "prescaler" that is also applied on the timestamps.
*****************************************************************************/
void vTraceSetFrequency(uint32_t frequency)
{
 8015584:	b480      	push	{r7}
 8015586:	b083      	sub	sp, #12
 8015588:	af00      	add	r7, sp, #0
 801558a:	6078      	str	r0, [r7, #4]
	timestampFrequency = frequency;
 801558c:	4a04      	ldr	r2, [pc, #16]	; (80155a0 <vTraceSetFrequency+0x1c>)
 801558e:	687b      	ldr	r3, [r7, #4]
 8015590:	6013      	str	r3, [r2, #0]
}
 8015592:	bf00      	nop
 8015594:	370c      	adds	r7, #12
 8015596:	46bd      	mov	sp, r7
 8015598:	f85d 7b04 	ldr.w	r7, [sp], #4
 801559c:	4770      	bx	lr
 801559e:	bf00      	nop
 80155a0:	20001db0 	.word	0x20001db0

080155a4 <prvTraceError>:
 * Note: If a recorder error is registered before vTraceStart is called, the
 * trace start will be aborted. This can occur if any of the Nxxxx constants
 * (e.g., TRC_CFG_NTASK) in trcConfig.h is too small.
 ******************************************************************************/
void prvTraceError(const char* msg)
{
 80155a4:	b580      	push	{r7, lr}
 80155a6:	b082      	sub	sp, #8
 80155a8:	af00      	add	r7, sp, #0
 80155aa:	6078      	str	r0, [r7, #4]
	/* Stop the recorder */
	if (RecorderDataPtr != NULL)
 80155ac:	4b11      	ldr	r3, [pc, #68]	; (80155f4 <prvTraceError+0x50>)
 80155ae:	681b      	ldr	r3, [r3, #0]
 80155b0:	2b00      	cmp	r3, #0
 80155b2:	d001      	beq.n	80155b8 <prvTraceError+0x14>
	{
		vTraceStop();
 80155b4:	f7fe fa3c 	bl	8013a30 <vTraceStop>
	}

	/* If first error only... */
	if (traceErrorMessage == NULL)
 80155b8:	4b0f      	ldr	r3, [pc, #60]	; (80155f8 <prvTraceError+0x54>)
 80155ba:	681b      	ldr	r3, [r3, #0]
 80155bc:	2b00      	cmp	r3, #0
 80155be:	d115      	bne.n	80155ec <prvTraceError+0x48>
	{
		traceErrorMessage = (char*)(intptr_t) msg;
 80155c0:	4a0d      	ldr	r2, [pc, #52]	; (80155f8 <prvTraceError+0x54>)
 80155c2:	687b      	ldr	r3, [r7, #4]
 80155c4:	6013      	str	r3, [r2, #0]
		if (RecorderDataPtr != NULL)
 80155c6:	4b0b      	ldr	r3, [pc, #44]	; (80155f4 <prvTraceError+0x50>)
 80155c8:	681b      	ldr	r3, [r3, #0]
 80155ca:	2b00      	cmp	r3, #0
 80155cc:	d00e      	beq.n	80155ec <prvTraceError+0x48>
		{
			prvStrncpy(RecorderDataPtr->systemInfo, traceErrorMessage, 80);
 80155ce:	4b09      	ldr	r3, [pc, #36]	; (80155f4 <prvTraceError+0x50>)
 80155d0:	681b      	ldr	r3, [r3, #0]
 80155d2:	f603 1014 	addw	r0, r3, #2324	; 0x914
 80155d6:	4b08      	ldr	r3, [pc, #32]	; (80155f8 <prvTraceError+0x54>)
 80155d8:	681b      	ldr	r3, [r3, #0]
 80155da:	2250      	movs	r2, #80	; 0x50
 80155dc:	4619      	mov	r1, r3
 80155de:	f7ff fefd 	bl	80153dc <prvStrncpy>
			RecorderDataPtr->internalErrorOccured = 1;
 80155e2:	4b04      	ldr	r3, [pc, #16]	; (80155f4 <prvTraceError+0x50>)
 80155e4:	681b      	ldr	r3, [r3, #0]
 80155e6:	2201      	movs	r2, #1
 80155e8:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
		}
	}
}
 80155ec:	bf00      	nop
 80155ee:	3708      	adds	r7, #8
 80155f0:	46bd      	mov	sp, r7
 80155f2:	bd80      	pop	{r7, pc}
 80155f4:	20001e50 	.word	0x20001e50
 80155f8:	20001db4 	.word	0x20001db4

080155fc <vTraceSetFilterMask>:

void vTraceSetFilterMask(uint16_t filterMask)
{
 80155fc:	b480      	push	{r7}
 80155fe:	b083      	sub	sp, #12
 8015600:	af00      	add	r7, sp, #0
 8015602:	4603      	mov	r3, r0
 8015604:	80fb      	strh	r3, [r7, #6]
	CurrentFilterMask = filterMask;
 8015606:	4a04      	ldr	r2, [pc, #16]	; (8015618 <vTraceSetFilterMask+0x1c>)
 8015608:	88fb      	ldrh	r3, [r7, #6]
 801560a:	8013      	strh	r3, [r2, #0]
}
 801560c:	bf00      	nop
 801560e:	370c      	adds	r7, #12
 8015610:	46bd      	mov	sp, r7
 8015612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015616:	4770      	bx	lr
 8015618:	2000001c 	.word	0x2000001c

0801561c <vTraceSetFilterGroup>:

void vTraceSetFilterGroup(uint16_t filterGroup)
{
 801561c:	b480      	push	{r7}
 801561e:	b083      	sub	sp, #12
 8015620:	af00      	add	r7, sp, #0
 8015622:	4603      	mov	r3, r0
 8015624:	80fb      	strh	r3, [r7, #6]
	CurrentFilterGroup = filterGroup;
 8015626:	4a04      	ldr	r2, [pc, #16]	; (8015638 <vTraceSetFilterGroup+0x1c>)
 8015628:	88fb      	ldrh	r3, [r7, #6]
 801562a:	8013      	strh	r3, [r2, #0]
}
 801562c:	bf00      	nop
 801562e:	370c      	adds	r7, #12
 8015630:	46bd      	mov	sp, r7
 8015632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015636:	4770      	bx	lr
 8015638:	2000001e 	.word	0x2000001e

0801563c <prvTraceUpdateCounters>:
 * prvTraceUpdateCounters
 *
 * Updates the index of the event buffer.
 ******************************************************************************/
void prvTraceUpdateCounters(void)
{
 801563c:	b580      	push	{r7, lr}
 801563e:	af00      	add	r7, sp, #0
	if (RecorderDataPtr->recorderActive == 0)
 8015640:	4b0c      	ldr	r3, [pc, #48]	; (8015674 <prvTraceUpdateCounters+0x38>)
 8015642:	681b      	ldr	r3, [r3, #0]
 8015644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015646:	2b00      	cmp	r3, #0
 8015648:	d012      	beq.n	8015670 <prvTraceUpdateCounters+0x34>
	{
		return;
	}

	RecorderDataPtr->numEvents++;
 801564a:	4b0a      	ldr	r3, [pc, #40]	; (8015674 <prvTraceUpdateCounters+0x38>)
 801564c:	681b      	ldr	r3, [r3, #0]
 801564e:	695a      	ldr	r2, [r3, #20]
 8015650:	3201      	adds	r2, #1
 8015652:	615a      	str	r2, [r3, #20]

	RecorderDataPtr->nextFreeIndex++;
 8015654:	4b07      	ldr	r3, [pc, #28]	; (8015674 <prvTraceUpdateCounters+0x38>)
 8015656:	681b      	ldr	r3, [r3, #0]
 8015658:	69da      	ldr	r2, [r3, #28]
 801565a:	3201      	adds	r2, #1
 801565c:	61da      	str	r2, [r3, #28]

	if (RecorderDataPtr->nextFreeIndex >= (TRC_CFG_EVENT_BUFFER_SIZE))
 801565e:	4b05      	ldr	r3, [pc, #20]	; (8015674 <prvTraceUpdateCounters+0x38>)
 8015660:	681b      	ldr	r3, [r3, #0]
 8015662:	69db      	ldr	r3, [r3, #28]
 8015664:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8015668:	d303      	bcc.n	8015672 <prvTraceUpdateCounters+0x36>
	{
#if (TRC_CFG_SNAPSHOT_MODE == TRC_SNAPSHOT_MODE_RING_BUFFER)
		RecorderDataPtr->bufferIsFull = 1;
		RecorderDataPtr->nextFreeIndex = 0;
#else
		vTraceStop();
 801566a:	f7fe f9e1 	bl	8013a30 <vTraceStop>
 801566e:	e000      	b.n	8015672 <prvTraceUpdateCounters+0x36>
		return;
 8015670:	bf00      	nop
	}

#if (TRC_CFG_SNAPSHOT_MODE == TRC_SNAPSHOT_MODE_RING_BUFFER)
	prvCheckDataToBeOverwrittenForMultiEntryEvents(1);
#endif
}
 8015672:	bd80      	pop	{r7, pc}
 8015674:	20001e50 	.word	0x20001e50

08015678 <prvTraceGetDTS>:
 *
 * The parameter param_maxDTS should be 0xFF for 8-bit dts or 0xFFFF for
 * events with 16-bit dts fields.
 *****************************************************************************/
uint16_t prvTraceGetDTS(uint16_t param_maxDTS)
{
 8015678:	b590      	push	{r4, r7, lr}
 801567a:	b087      	sub	sp, #28
 801567c:	af00      	add	r7, sp, #0
 801567e:	4603      	mov	r3, r0
 8015680:	80fb      	strh	r3, [r7, #6]
	static uint32_t old_timestamp = 0;
	XTSEvent* xts = 0;
 8015682:	2300      	movs	r3, #0
 8015684:	617b      	str	r3, [r7, #20]
	uint32_t dts = 0;
 8015686:	2300      	movs	r3, #0
 8015688:	613b      	str	r3, [r7, #16]
	uint32_t timestamp = 0;
 801568a:	2300      	movs	r3, #0
 801568c:	60fb      	str	r3, [r7, #12]

	TRACE_ASSERT(param_maxDTS == 0xFF || param_maxDTS == 0xFFFF, "prvTraceGetDTS: Invalid value for param_maxDTS", 0);
 801568e:	88fb      	ldrh	r3, [r7, #6]
 8015690:	2bff      	cmp	r3, #255	; 0xff
 8015692:	d009      	beq.n	80156a8 <prvTraceGetDTS+0x30>
 8015694:	88fb      	ldrh	r3, [r7, #6]
 8015696:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801569a:	4293      	cmp	r3, r2
 801569c:	d004      	beq.n	80156a8 <prvTraceGetDTS+0x30>
 801569e:	4859      	ldr	r0, [pc, #356]	; (8015804 <prvTraceGetDTS+0x18c>)
 80156a0:	f7ff ff80 	bl	80155a4 <prvTraceError>
 80156a4:	2300      	movs	r3, #0
 80156a6:	e0a9      	b.n	80157fc <prvTraceGetDTS+0x184>


	if (RecorderDataPtr->frequency == 0)
 80156a8:	4b57      	ldr	r3, [pc, #348]	; (8015808 <prvTraceGetDTS+0x190>)
 80156aa:	681b      	ldr	r3, [r3, #0]
 80156ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80156ae:	2b00      	cmp	r3, #0
 80156b0:	d114      	bne.n	80156dc <prvTraceGetDTS+0x64>
	{
		if (timestampFrequency != 0)
 80156b2:	4b56      	ldr	r3, [pc, #344]	; (801580c <prvTraceGetDTS+0x194>)
 80156b4:	681b      	ldr	r3, [r3, #0]
 80156b6:	2b00      	cmp	r3, #0
 80156b8:	d006      	beq.n	80156c8 <prvTraceGetDTS+0x50>
		{
			/* If to override default TRC_HWTC_FREQ_HZ value with value set by vTraceSetFrequency */
			RecorderDataPtr->frequency = timestampFrequency / (TRC_HWTC_DIVISOR);
 80156ba:	4b53      	ldr	r3, [pc, #332]	; (8015808 <prvTraceGetDTS+0x190>)
 80156bc:	681b      	ldr	r3, [r3, #0]
 80156be:	4a53      	ldr	r2, [pc, #332]	; (801580c <prvTraceGetDTS+0x194>)
 80156c0:	6812      	ldr	r2, [r2, #0]
 80156c2:	0892      	lsrs	r2, r2, #2
 80156c4:	625a      	str	r2, [r3, #36]	; 0x24
 80156c6:	e009      	b.n	80156dc <prvTraceGetDTS+0x64>
		}
		else if (init_hwtc_count != (TRC_HWTC_COUNT))
 80156c8:	4b51      	ldr	r3, [pc, #324]	; (8015810 <prvTraceGetDTS+0x198>)
 80156ca:	681a      	ldr	r2, [r3, #0]
 80156cc:	4b51      	ldr	r3, [pc, #324]	; (8015814 <prvTraceGetDTS+0x19c>)
 80156ce:	681b      	ldr	r3, [r3, #0]
 80156d0:	429a      	cmp	r2, r3
 80156d2:	d003      	beq.n	80156dc <prvTraceGetDTS+0x64>
			/* If using default value and timer has been started.
			Note: If the default frequency value set here would be incorrect, e.g.,
			if the timer has actually not been configured yet, override this
			with vTraceSetFrequency.
			*/
			RecorderDataPtr->frequency = (TRC_HWTC_FREQ_HZ) / (TRC_HWTC_DIVISOR);
 80156d4:	4b4c      	ldr	r3, [pc, #304]	; (8015808 <prvTraceGetDTS+0x190>)
 80156d6:	681b      	ldr	r3, [r3, #0]
 80156d8:	4a4f      	ldr	r2, [pc, #316]	; (8015818 <prvTraceGetDTS+0x1a0>)
 80156da:	625a      	str	r2, [r3, #36]	; 0x24
	* The below statements read the timestamp from the timer port module.
	* If necessary, whole seconds are extracted using division while the rest
	* comes from the modulo operation.
	**************************************************************************/

	prvTracePortGetTimeStamp(&timestamp);
 80156dc:	f107 030c 	add.w	r3, r7, #12
 80156e0:	4618      	mov	r0, r3
 80156e2:	f000 fa55 	bl	8015b90 <prvTracePortGetTimeStamp>

	/***************************************************************************
	* Since dts is unsigned the result will be correct even if timestamp has
	* wrapped around.
	***************************************************************************/
	dts = timestamp - old_timestamp;
 80156e6:	68fa      	ldr	r2, [r7, #12]
 80156e8:	4b4c      	ldr	r3, [pc, #304]	; (801581c <prvTraceGetDTS+0x1a4>)
 80156ea:	681b      	ldr	r3, [r3, #0]
 80156ec:	1ad3      	subs	r3, r2, r3
 80156ee:	613b      	str	r3, [r7, #16]
	old_timestamp = timestamp;
 80156f0:	68fb      	ldr	r3, [r7, #12]
 80156f2:	4a4a      	ldr	r2, [pc, #296]	; (801581c <prvTraceGetDTS+0x1a4>)
 80156f4:	6013      	str	r3, [r2, #0]

	if (RecorderDataPtr->frequency > 0)
 80156f6:	4b44      	ldr	r3, [pc, #272]	; (8015808 <prvTraceGetDTS+0x190>)
 80156f8:	681b      	ldr	r3, [r3, #0]
 80156fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80156fc:	2b00      	cmp	r3, #0
 80156fe:	d043      	beq.n	8015788 <prvTraceGetDTS+0x110>
	{
		/* Check if dts > 1 second */
		if (dts > RecorderDataPtr->frequency)
 8015700:	4b41      	ldr	r3, [pc, #260]	; (8015808 <prvTraceGetDTS+0x190>)
 8015702:	681b      	ldr	r3, [r3, #0]
 8015704:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015706:	693b      	ldr	r3, [r7, #16]
 8015708:	429a      	cmp	r2, r3
 801570a:	d21d      	bcs.n	8015748 <prvTraceGetDTS+0xd0>
		{
			/* More than 1 second has passed */
			RecorderDataPtr->absTimeLastEventSecond += dts / RecorderDataPtr->frequency;
 801570c:	4b3e      	ldr	r3, [pc, #248]	; (8015808 <prvTraceGetDTS+0x190>)
 801570e:	681b      	ldr	r3, [r3, #0]
 8015710:	4a3d      	ldr	r2, [pc, #244]	; (8015808 <prvTraceGetDTS+0x190>)
 8015712:	6812      	ldr	r2, [r2, #0]
 8015714:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8015716:	4a3c      	ldr	r2, [pc, #240]	; (8015808 <prvTraceGetDTS+0x190>)
 8015718:	6812      	ldr	r2, [r2, #0]
 801571a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 801571c:	6938      	ldr	r0, [r7, #16]
 801571e:	fbb0 f2f2 	udiv	r2, r0, r2
 8015722:	440a      	add	r2, r1
 8015724:	62da      	str	r2, [r3, #44]	; 0x2c
			/* The part that is not an entire second is added to absTimeLastEvent */
			RecorderDataPtr->absTimeLastEvent += dts % RecorderDataPtr->frequency;
 8015726:	4b38      	ldr	r3, [pc, #224]	; (8015808 <prvTraceGetDTS+0x190>)
 8015728:	6819      	ldr	r1, [r3, #0]
 801572a:	4b37      	ldr	r3, [pc, #220]	; (8015808 <prvTraceGetDTS+0x190>)
 801572c:	681b      	ldr	r3, [r3, #0]
 801572e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8015730:	4b35      	ldr	r3, [pc, #212]	; (8015808 <prvTraceGetDTS+0x190>)
 8015732:	681b      	ldr	r3, [r3, #0]
 8015734:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015736:	693b      	ldr	r3, [r7, #16]
 8015738:	fbb3 f4f2 	udiv	r4, r3, r2
 801573c:	fb02 f204 	mul.w	r2, r2, r4
 8015740:	1a9b      	subs	r3, r3, r2
 8015742:	4403      	add	r3, r0
 8015744:	628b      	str	r3, [r1, #40]	; 0x28
 8015746:	e007      	b.n	8015758 <prvTraceGetDTS+0xe0>
		}
		else
		{
			RecorderDataPtr->absTimeLastEvent += dts;
 8015748:	4b2f      	ldr	r3, [pc, #188]	; (8015808 <prvTraceGetDTS+0x190>)
 801574a:	681b      	ldr	r3, [r3, #0]
 801574c:	4a2e      	ldr	r2, [pc, #184]	; (8015808 <prvTraceGetDTS+0x190>)
 801574e:	6812      	ldr	r2, [r2, #0]
 8015750:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8015752:	693a      	ldr	r2, [r7, #16]
 8015754:	440a      	add	r2, r1
 8015756:	629a      	str	r2, [r3, #40]	; 0x28
		}

		/* Check if absTimeLastEvent >= 1 second */
		if (RecorderDataPtr->absTimeLastEvent >= RecorderDataPtr->frequency)
 8015758:	4b2b      	ldr	r3, [pc, #172]	; (8015808 <prvTraceGetDTS+0x190>)
 801575a:	681b      	ldr	r3, [r3, #0]
 801575c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801575e:	4b2a      	ldr	r3, [pc, #168]	; (8015808 <prvTraceGetDTS+0x190>)
 8015760:	681b      	ldr	r3, [r3, #0]
 8015762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015764:	429a      	cmp	r2, r3
 8015766:	d313      	bcc.n	8015790 <prvTraceGetDTS+0x118>
		{
			/* RecorderDataPtr->absTimeLastEvent is more than or equal to 1 second, but always less than 2 seconds */
			RecorderDataPtr->absTimeLastEventSecond++;
 8015768:	4b27      	ldr	r3, [pc, #156]	; (8015808 <prvTraceGetDTS+0x190>)
 801576a:	681b      	ldr	r3, [r3, #0]
 801576c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801576e:	3201      	adds	r2, #1
 8015770:	62da      	str	r2, [r3, #44]	; 0x2c
			RecorderDataPtr->absTimeLastEvent -= RecorderDataPtr->frequency;
 8015772:	4b25      	ldr	r3, [pc, #148]	; (8015808 <prvTraceGetDTS+0x190>)
 8015774:	681b      	ldr	r3, [r3, #0]
 8015776:	4a24      	ldr	r2, [pc, #144]	; (8015808 <prvTraceGetDTS+0x190>)
 8015778:	6812      	ldr	r2, [r2, #0]
 801577a:	6a91      	ldr	r1, [r2, #40]	; 0x28
 801577c:	4a22      	ldr	r2, [pc, #136]	; (8015808 <prvTraceGetDTS+0x190>)
 801577e:	6812      	ldr	r2, [r2, #0]
 8015780:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8015782:	1a8a      	subs	r2, r1, r2
 8015784:	629a      	str	r2, [r3, #40]	; 0x28
 8015786:	e003      	b.n	8015790 <prvTraceGetDTS+0x118>
		}
	}
	else
	{
		/* Special case if the recorder has not yet started (frequency may be uninitialized, i.e., zero) */
		RecorderDataPtr->absTimeLastEvent = timestamp;
 8015788:	4b1f      	ldr	r3, [pc, #124]	; (8015808 <prvTraceGetDTS+0x190>)
 801578a:	681b      	ldr	r3, [r3, #0]
 801578c:	68fa      	ldr	r2, [r7, #12]
 801578e:	629a      	str	r2, [r3, #40]	; 0x28
	}

	/* If the dts (time since last event) does not fit in event->dts (only 8 or 16 bits) */
	if (dts > param_maxDTS)
 8015790:	88fa      	ldrh	r2, [r7, #6]
 8015792:	693b      	ldr	r3, [r7, #16]
 8015794:	429a      	cmp	r2, r3
 8015796:	d22c      	bcs.n	80157f2 <prvTraceGetDTS+0x17a>
	{
		/* Create an XTS event (eXtended TimeStamp) containing the higher dts bits*/
		xts = (XTSEvent*) prvTraceNextFreeEventBufferSlot();
 8015798:	f7ff fc88 	bl	80150ac <prvTraceNextFreeEventBufferSlot>
 801579c:	6178      	str	r0, [r7, #20]

		if (xts != NULL)
 801579e:	697b      	ldr	r3, [r7, #20]
 80157a0:	2b00      	cmp	r3, #0
 80157a2:	d026      	beq.n	80157f2 <prvTraceGetDTS+0x17a>
		{
			if (param_maxDTS == 0xFFFF)
 80157a4:	88fb      	ldrh	r3, [r7, #6]
 80157a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80157aa:	4293      	cmp	r3, r2
 80157ac:	d10b      	bne.n	80157c6 <prvTraceGetDTS+0x14e>
			{
				xts->type = XTS16;
 80157ae:	697b      	ldr	r3, [r7, #20]
 80157b0:	22a9      	movs	r2, #169	; 0xa9
 80157b2:	701a      	strb	r2, [r3, #0]
				xts->xts_16 = (uint16_t)((dts / 0x10000) & 0xFFFF);
 80157b4:	693b      	ldr	r3, [r7, #16]
 80157b6:	0c1b      	lsrs	r3, r3, #16
 80157b8:	b29a      	uxth	r2, r3
 80157ba:	697b      	ldr	r3, [r7, #20]
 80157bc:	805a      	strh	r2, [r3, #2]
				xts->xts_8 = 0;
 80157be:	697b      	ldr	r3, [r7, #20]
 80157c0:	2200      	movs	r2, #0
 80157c2:	705a      	strb	r2, [r3, #1]
 80157c4:	e013      	b.n	80157ee <prvTraceGetDTS+0x176>
			}
			else if (param_maxDTS == 0xFF)
 80157c6:	88fb      	ldrh	r3, [r7, #6]
 80157c8:	2bff      	cmp	r3, #255	; 0xff
 80157ca:	d10d      	bne.n	80157e8 <prvTraceGetDTS+0x170>
			{
				xts->type = XTS8;
 80157cc:	697b      	ldr	r3, [r7, #20]
 80157ce:	22a8      	movs	r2, #168	; 0xa8
 80157d0:	701a      	strb	r2, [r3, #0]
				xts->xts_16 = (uint16_t)((dts / 0x100) & 0xFFFF);
 80157d2:	693b      	ldr	r3, [r7, #16]
 80157d4:	0a1b      	lsrs	r3, r3, #8
 80157d6:	b29a      	uxth	r2, r3
 80157d8:	697b      	ldr	r3, [r7, #20]
 80157da:	805a      	strh	r2, [r3, #2]
				xts->xts_8 = (uint8_t)((dts / 0x1000000) & 0xFF);
 80157dc:	693b      	ldr	r3, [r7, #16]
 80157de:	0e1b      	lsrs	r3, r3, #24
 80157e0:	b2da      	uxtb	r2, r3
 80157e2:	697b      	ldr	r3, [r7, #20]
 80157e4:	705a      	strb	r2, [r3, #1]
 80157e6:	e002      	b.n	80157ee <prvTraceGetDTS+0x176>
			}
			else
			{
				prvTraceError("Bad param_maxDTS in prvTraceGetDTS");
 80157e8:	480d      	ldr	r0, [pc, #52]	; (8015820 <prvTraceGetDTS+0x1a8>)
 80157ea:	f7ff fedb 	bl	80155a4 <prvTraceError>
			}
			prvTraceUpdateCounters();
 80157ee:	f7ff ff25 	bl	801563c <prvTraceUpdateCounters>
		}
	}

	return (uint16_t)dts & param_maxDTS;
 80157f2:	693b      	ldr	r3, [r7, #16]
 80157f4:	b29a      	uxth	r2, r3
 80157f6:	88fb      	ldrh	r3, [r7, #6]
 80157f8:	4013      	ands	r3, r2
 80157fa:	b29b      	uxth	r3, r3
}
 80157fc:	4618      	mov	r0, r3
 80157fe:	371c      	adds	r7, #28
 8015800:	46bd      	mov	sp, r7
 8015802:	bd90      	pop	{r4, r7, pc}
 8015804:	08019444 	.word	0x08019444
 8015808:	20001e50 	.word	0x20001e50
 801580c:	20001db0 	.word	0x20001db0
 8015810:	e0001004 	.word	0xe0001004
 8015814:	200037a8 	.word	0x200037a8
 8015818:	00b71b00 	.word	0x00b71b00
 801581c:	20001e60 	.word	0x20001e60
 8015820:	08019484 	.word	0x08019484

08015824 <prvTraceLookupSymbolTableEntry>:
 ******************************************************************************/
traceString prvTraceLookupSymbolTableEntry(const char* name,
										 uint8_t crc6,
										 uint8_t len,
										 traceString chn)
{
 8015824:	b580      	push	{r7, lr}
 8015826:	b084      	sub	sp, #16
 8015828:	af00      	add	r7, sp, #0
 801582a:	6078      	str	r0, [r7, #4]
 801582c:	4608      	mov	r0, r1
 801582e:	4611      	mov	r1, r2
 8015830:	461a      	mov	r2, r3
 8015832:	4603      	mov	r3, r0
 8015834:	70fb      	strb	r3, [r7, #3]
 8015836:	460b      	mov	r3, r1
 8015838:	70bb      	strb	r3, [r7, #2]
 801583a:	4613      	mov	r3, r2
 801583c:	803b      	strh	r3, [r7, #0]
	uint16_t i = RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ];
 801583e:	4b34      	ldr	r3, [pc, #208]	; (8015910 <prvTraceLookupSymbolTableEntry+0xec>)
 8015840:	681b      	ldr	r3, [r3, #0]
 8015842:	78fa      	ldrb	r2, [r7, #3]
 8015844:	f202 4244 	addw	r2, r2, #1092	; 0x444
 8015848:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 801584c:	81fb      	strh	r3, [r7, #14]

	TRACE_ASSERT(name != NULL, "prvTraceLookupSymbolTableEntry: name == NULL", (traceString)0);
 801584e:	687b      	ldr	r3, [r7, #4]
 8015850:	2b00      	cmp	r3, #0
 8015852:	d104      	bne.n	801585e <prvTraceLookupSymbolTableEntry+0x3a>
 8015854:	482f      	ldr	r0, [pc, #188]	; (8015914 <prvTraceLookupSymbolTableEntry+0xf0>)
 8015856:	f7ff fea5 	bl	80155a4 <prvTraceError>
 801585a:	2300      	movs	r3, #0
 801585c:	e053      	b.n	8015906 <prvTraceLookupSymbolTableEntry+0xe2>
	TRACE_ASSERT(len != 0, "prvTraceLookupSymbolTableEntry: len == 0", (traceString)0);
 801585e:	78bb      	ldrb	r3, [r7, #2]
 8015860:	2b00      	cmp	r3, #0
 8015862:	d14a      	bne.n	80158fa <prvTraceLookupSymbolTableEntry+0xd6>
 8015864:	482c      	ldr	r0, [pc, #176]	; (8015918 <prvTraceLookupSymbolTableEntry+0xf4>)
 8015866:	f7ff fe9d 	bl	80155a4 <prvTraceError>
 801586a:	2300      	movs	r3, #0
 801586c:	e04b      	b.n	8015906 <prvTraceLookupSymbolTableEntry+0xe2>

	while (i != 0)
	{
		if (RecorderDataPtr->SymbolTable.symbytes[i + 2] == (chn & 0x00FF))
 801586e:	4b28      	ldr	r3, [pc, #160]	; (8015910 <prvTraceLookupSymbolTableEntry+0xec>)
 8015870:	681a      	ldr	r2, [r3, #0]
 8015872:	89fb      	ldrh	r3, [r7, #14]
 8015874:	3302      	adds	r3, #2
 8015876:	4413      	add	r3, r2
 8015878:	f893 3568 	ldrb.w	r3, [r3, #1384]	; 0x568
 801587c:	461a      	mov	r2, r3
 801587e:	883b      	ldrh	r3, [r7, #0]
 8015880:	b2db      	uxtb	r3, r3
 8015882:	429a      	cmp	r2, r3
 8015884:	d126      	bne.n	80158d4 <prvTraceLookupSymbolTableEntry+0xb0>
		{
			if (RecorderDataPtr->SymbolTable.symbytes[i + 3] == (chn / 0x100))
 8015886:	4b22      	ldr	r3, [pc, #136]	; (8015910 <prvTraceLookupSymbolTableEntry+0xec>)
 8015888:	681a      	ldr	r2, [r3, #0]
 801588a:	89fb      	ldrh	r3, [r7, #14]
 801588c:	3303      	adds	r3, #3
 801588e:	4413      	add	r3, r2
 8015890:	f893 3568 	ldrb.w	r3, [r3, #1384]	; 0x568
 8015894:	b29a      	uxth	r2, r3
 8015896:	883b      	ldrh	r3, [r7, #0]
 8015898:	0a1b      	lsrs	r3, r3, #8
 801589a:	b29b      	uxth	r3, r3
 801589c:	429a      	cmp	r2, r3
 801589e:	d119      	bne.n	80158d4 <prvTraceLookupSymbolTableEntry+0xb0>
			{
				if (RecorderDataPtr->SymbolTable.symbytes[i + 4 + len] == '\0')
 80158a0:	4b1b      	ldr	r3, [pc, #108]	; (8015910 <prvTraceLookupSymbolTableEntry+0xec>)
 80158a2:	681a      	ldr	r2, [r3, #0]
 80158a4:	89fb      	ldrh	r3, [r7, #14]
 80158a6:	1d19      	adds	r1, r3, #4
 80158a8:	78bb      	ldrb	r3, [r7, #2]
 80158aa:	440b      	add	r3, r1
 80158ac:	4413      	add	r3, r2
 80158ae:	f893 3568 	ldrb.w	r3, [r3, #1384]	; 0x568
 80158b2:	2b00      	cmp	r3, #0
 80158b4:	d10e      	bne.n	80158d4 <prvTraceLookupSymbolTableEntry+0xb0>
				{
					if (strncmp((char*)(& RecorderDataPtr->SymbolTable.symbytes[i + 4]), name, len) == 0)
 80158b6:	4b16      	ldr	r3, [pc, #88]	; (8015910 <prvTraceLookupSymbolTableEntry+0xec>)
 80158b8:	681a      	ldr	r2, [r3, #0]
 80158ba:	89fb      	ldrh	r3, [r7, #14]
 80158bc:	3304      	adds	r3, #4
 80158be:	f503 63ad 	add.w	r3, r3, #1384	; 0x568
 80158c2:	4413      	add	r3, r2
 80158c4:	78ba      	ldrb	r2, [r7, #2]
 80158c6:	6879      	ldr	r1, [r7, #4]
 80158c8:	4618      	mov	r0, r3
 80158ca:	f002 fcd2 	bl	8018272 <strncmp>
 80158ce:	4603      	mov	r3, r0
 80158d0:	2b00      	cmp	r3, #0
 80158d2:	d016      	beq.n	8015902 <prvTraceLookupSymbolTableEntry+0xde>
						break; /* found */
					}
				}
			}
		}
		i = (uint16_t)(RecorderDataPtr->SymbolTable.symbytes[i] + (RecorderDataPtr->SymbolTable.symbytes[i + 1] * 0x100));
 80158d4:	4b0e      	ldr	r3, [pc, #56]	; (8015910 <prvTraceLookupSymbolTableEntry+0xec>)
 80158d6:	681a      	ldr	r2, [r3, #0]
 80158d8:	89fb      	ldrh	r3, [r7, #14]
 80158da:	4413      	add	r3, r2
 80158dc:	f893 3568 	ldrb.w	r3, [r3, #1384]	; 0x568
 80158e0:	b29a      	uxth	r2, r3
 80158e2:	4b0b      	ldr	r3, [pc, #44]	; (8015910 <prvTraceLookupSymbolTableEntry+0xec>)
 80158e4:	6819      	ldr	r1, [r3, #0]
 80158e6:	89fb      	ldrh	r3, [r7, #14]
 80158e8:	3301      	adds	r3, #1
 80158ea:	440b      	add	r3, r1
 80158ec:	f893 3568 	ldrb.w	r3, [r3, #1384]	; 0x568
 80158f0:	b29b      	uxth	r3, r3
 80158f2:	021b      	lsls	r3, r3, #8
 80158f4:	b29b      	uxth	r3, r3
 80158f6:	4413      	add	r3, r2
 80158f8:	81fb      	strh	r3, [r7, #14]
	while (i != 0)
 80158fa:	89fb      	ldrh	r3, [r7, #14]
 80158fc:	2b00      	cmp	r3, #0
 80158fe:	d1b6      	bne.n	801586e <prvTraceLookupSymbolTableEntry+0x4a>
 8015900:	e000      	b.n	8015904 <prvTraceLookupSymbolTableEntry+0xe0>
						break; /* found */
 8015902:	bf00      	nop
	}
	return i;
 8015904:	89fb      	ldrh	r3, [r7, #14]
}
 8015906:	4618      	mov	r0, r3
 8015908:	3710      	adds	r7, #16
 801590a:	46bd      	mov	sp, r7
 801590c:	bd80      	pop	{r7, pc}
 801590e:	bf00      	nop
 8015910:	20001e50 	.word	0x20001e50
 8015914:	080194a8 	.word	0x080194a8
 8015918:	080194e4 	.word	0x080194e4

0801591c <prvTraceCreateSymbolTableEntry>:
 ******************************************************************************/
uint16_t prvTraceCreateSymbolTableEntry(const char* name,
										uint8_t crc6,
										uint8_t len,
										traceString channel)
{
 801591c:	b580      	push	{r7, lr}
 801591e:	b084      	sub	sp, #16
 8015920:	af00      	add	r7, sp, #0
 8015922:	6078      	str	r0, [r7, #4]
 8015924:	4608      	mov	r0, r1
 8015926:	4611      	mov	r1, r2
 8015928:	461a      	mov	r2, r3
 801592a:	4603      	mov	r3, r0
 801592c:	70fb      	strb	r3, [r7, #3]
 801592e:	460b      	mov	r3, r1
 8015930:	70bb      	strb	r3, [r7, #2]
 8015932:	4613      	mov	r3, r2
 8015934:	803b      	strh	r3, [r7, #0]
	uint16_t ret = 0;
 8015936:	2300      	movs	r3, #0
 8015938:	81fb      	strh	r3, [r7, #14]

	TRACE_ASSERT(name != NULL, "prvTraceCreateSymbolTableEntry: name == NULL", 0);
 801593a:	687b      	ldr	r3, [r7, #4]
 801593c:	2b00      	cmp	r3, #0
 801593e:	d104      	bne.n	801594a <prvTraceCreateSymbolTableEntry+0x2e>
 8015940:	4851      	ldr	r0, [pc, #324]	; (8015a88 <prvTraceCreateSymbolTableEntry+0x16c>)
 8015942:	f7ff fe2f 	bl	80155a4 <prvTraceError>
 8015946:	2300      	movs	r3, #0
 8015948:	e099      	b.n	8015a7e <prvTraceCreateSymbolTableEntry+0x162>
	TRACE_ASSERT(len != 0, "prvTraceCreateSymbolTableEntry: len == 0", 0);
 801594a:	78bb      	ldrb	r3, [r7, #2]
 801594c:	2b00      	cmp	r3, #0
 801594e:	d104      	bne.n	801595a <prvTraceCreateSymbolTableEntry+0x3e>
 8015950:	484e      	ldr	r0, [pc, #312]	; (8015a8c <prvTraceCreateSymbolTableEntry+0x170>)
 8015952:	f7ff fe27 	bl	80155a4 <prvTraceError>
 8015956:	2300      	movs	r3, #0
 8015958:	e091      	b.n	8015a7e <prvTraceCreateSymbolTableEntry+0x162>

	if (RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + len + 4 >= (TRC_CFG_SYMBOL_TABLE_SIZE))
 801595a:	4b4d      	ldr	r3, [pc, #308]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 801595c:	681b      	ldr	r3, [r3, #0]
 801595e:	f8d3 2564 	ldr.w	r2, [r3, #1380]	; 0x564
 8015962:	78bb      	ldrb	r3, [r7, #2]
 8015964:	4413      	add	r3, r2
 8015966:	3304      	adds	r3, #4
 8015968:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 801596c:	d305      	bcc.n	801597a <prvTraceCreateSymbolTableEntry+0x5e>
	{
		prvTraceError("Symbol table full. Increase TRC_CFG_SYMBOL_TABLE_SIZE in trcConfig.h");
 801596e:	4849      	ldr	r0, [pc, #292]	; (8015a94 <prvTraceCreateSymbolTableEntry+0x178>)
 8015970:	f7ff fe18 	bl	80155a4 <prvTraceError>
		ret = 0;
 8015974:	2300      	movs	r3, #0
 8015976:	81fb      	strh	r3, [r7, #14]
 8015978:	e080      	b.n	8015a7c <prvTraceCreateSymbolTableEntry+0x160>
	}
	else
	{

		RecorderDataPtr->SymbolTable.symbytes
 801597a:	4b45      	ldr	r3, [pc, #276]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 801597c:	681a      	ldr	r2, [r3, #0]
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex] =
 801597e:	4b44      	ldr	r3, [pc, #272]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 8015980:	681b      	ldr	r3, [r3, #0]
 8015982:	f8d3 3564 	ldr.w	r3, [r3, #1380]	; 0x564
			(uint8_t)(RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ] & 0x00FF);
 8015986:	4942      	ldr	r1, [pc, #264]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 8015988:	6809      	ldr	r1, [r1, #0]
 801598a:	78f8      	ldrb	r0, [r7, #3]
 801598c:	f200 4044 	addw	r0, r0, #1092	; 0x444
 8015990:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
 8015994:	b2c9      	uxtb	r1, r1
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex] =
 8015996:	4413      	add	r3, r2
 8015998:	460a      	mov	r2, r1
 801599a:	f883 2568 	strb.w	r2, [r3, #1384]	; 0x568

		RecorderDataPtr->SymbolTable.symbytes
 801599e:	4b3c      	ldr	r3, [pc, #240]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 80159a0:	681a      	ldr	r2, [r3, #0]
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 1] =
 80159a2:	4b3b      	ldr	r3, [pc, #236]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 80159a4:	681b      	ldr	r3, [r3, #0]
 80159a6:	f8d3 3564 	ldr.w	r3, [r3, #1380]	; 0x564
 80159aa:	3301      	adds	r3, #1
			(uint8_t)(RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ] / 0x100);
 80159ac:	4938      	ldr	r1, [pc, #224]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 80159ae:	6809      	ldr	r1, [r1, #0]
 80159b0:	78f8      	ldrb	r0, [r7, #3]
 80159b2:	f200 4044 	addw	r0, r0, #1092	; 0x444
 80159b6:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
 80159ba:	0a09      	lsrs	r1, r1, #8
 80159bc:	b289      	uxth	r1, r1
 80159be:	b2c9      	uxtb	r1, r1
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 1] =
 80159c0:	4413      	add	r3, r2
 80159c2:	460a      	mov	r2, r1
 80159c4:	f883 2568 	strb.w	r2, [r3, #1384]	; 0x568

		RecorderDataPtr->SymbolTable.symbytes
 80159c8:	4b31      	ldr	r3, [pc, #196]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 80159ca:	681a      	ldr	r2, [r3, #0]
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 2] =
 80159cc:	4b30      	ldr	r3, [pc, #192]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 80159ce:	681b      	ldr	r3, [r3, #0]
 80159d0:	f8d3 3564 	ldr.w	r3, [r3, #1380]	; 0x564
 80159d4:	3302      	adds	r3, #2
			(uint8_t)(channel & 0x00FF);
 80159d6:	8839      	ldrh	r1, [r7, #0]
 80159d8:	b2c9      	uxtb	r1, r1
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 2] =
 80159da:	4413      	add	r3, r2
 80159dc:	460a      	mov	r2, r1
 80159de:	f883 2568 	strb.w	r2, [r3, #1384]	; 0x568

		RecorderDataPtr->SymbolTable.symbytes
 80159e2:	4b2b      	ldr	r3, [pc, #172]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 80159e4:	681a      	ldr	r2, [r3, #0]
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 3] =
 80159e6:	4b2a      	ldr	r3, [pc, #168]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 80159e8:	681b      	ldr	r3, [r3, #0]
 80159ea:	f8d3 3564 	ldr.w	r3, [r3, #1380]	; 0x564
 80159ee:	3303      	adds	r3, #3
			(uint8_t)(channel / 0x100);
 80159f0:	8839      	ldrh	r1, [r7, #0]
 80159f2:	0a09      	lsrs	r1, r1, #8
 80159f4:	b289      	uxth	r1, r1
 80159f6:	b2c9      	uxtb	r1, r1
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 3] =
 80159f8:	4413      	add	r3, r2
 80159fa:	460a      	mov	r2, r1
 80159fc:	f883 2568 	strb.w	r2, [r3, #1384]	; 0x568

		/* set name (bytes 4...4+len-1) */
		prvStrncpy((char*)&(RecorderDataPtr->SymbolTable.symbytes
 8015a00:	4b23      	ldr	r3, [pc, #140]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 8015a02:	681a      	ldr	r2, [r3, #0]
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 4]), name, len);
 8015a04:	4b22      	ldr	r3, [pc, #136]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 8015a06:	681b      	ldr	r3, [r3, #0]
 8015a08:	f8d3 3564 	ldr.w	r3, [r3, #1380]	; 0x564
 8015a0c:	3304      	adds	r3, #4
		prvStrncpy((char*)&(RecorderDataPtr->SymbolTable.symbytes
 8015a0e:	f503 63ad 	add.w	r3, r3, #1384	; 0x568
 8015a12:	4413      	add	r3, r2
 8015a14:	78ba      	ldrb	r2, [r7, #2]
 8015a16:	6879      	ldr	r1, [r7, #4]
 8015a18:	4618      	mov	r0, r3
 8015a1a:	f7ff fcdf 	bl	80153dc <prvStrncpy>

		/* Set zero termination (at offset 4+len) */
		RecorderDataPtr->SymbolTable.symbytes
 8015a1e:	4b1c      	ldr	r3, [pc, #112]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 8015a20:	681a      	ldr	r2, [r3, #0]
			[RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 4 + len] = '\0';
 8015a22:	4b1b      	ldr	r3, [pc, #108]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 8015a24:	681b      	ldr	r3, [r3, #0]
 8015a26:	f8d3 1564 	ldr.w	r1, [r3, #1380]	; 0x564
 8015a2a:	78bb      	ldrb	r3, [r7, #2]
 8015a2c:	440b      	add	r3, r1
 8015a2e:	3304      	adds	r3, #4
 8015a30:	4413      	add	r3, r2
 8015a32:	2200      	movs	r2, #0
 8015a34:	f883 2568 	strb.w	r2, [r3, #1384]	; 0x568

		/* store index of entry (for return value, and as head of LL[crc6]) */
		RecorderDataPtr->SymbolTable.latestEntryOfChecksum
 8015a38:	4b15      	ldr	r3, [pc, #84]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 8015a3a:	681b      	ldr	r3, [r3, #0]
			[ crc6 ] = (uint16_t)RecorderDataPtr->SymbolTable.nextFreeSymbolIndex;
 8015a3c:	78fa      	ldrb	r2, [r7, #3]
 8015a3e:	4914      	ldr	r1, [pc, #80]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 8015a40:	6809      	ldr	r1, [r1, #0]
 8015a42:	f8d1 1564 	ldr.w	r1, [r1, #1380]	; 0x564
 8015a46:	b289      	uxth	r1, r1
 8015a48:	f202 4244 	addw	r2, r2, #1092	; 0x444
 8015a4c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

		RecorderDataPtr->SymbolTable.nextFreeSymbolIndex += (uint32_t) (len + 5);
 8015a50:	4b0f      	ldr	r3, [pc, #60]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 8015a52:	681b      	ldr	r3, [r3, #0]
 8015a54:	4a0e      	ldr	r2, [pc, #56]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 8015a56:	6812      	ldr	r2, [r2, #0]
 8015a58:	f8d2 1564 	ldr.w	r1, [r2, #1380]	; 0x564
 8015a5c:	78ba      	ldrb	r2, [r7, #2]
 8015a5e:	440a      	add	r2, r1
 8015a60:	3205      	adds	r2, #5
 8015a62:	f8c3 2564 	str.w	r2, [r3, #1380]	; 0x564

		ret = (uint16_t)(RecorderDataPtr->SymbolTable.nextFreeSymbolIndex - (uint8_t)(len + 5));
 8015a66:	4b0a      	ldr	r3, [pc, #40]	; (8015a90 <prvTraceCreateSymbolTableEntry+0x174>)
 8015a68:	681b      	ldr	r3, [r3, #0]
 8015a6a:	f8d3 3564 	ldr.w	r3, [r3, #1380]	; 0x564
 8015a6e:	b29a      	uxth	r2, r3
 8015a70:	78bb      	ldrb	r3, [r7, #2]
 8015a72:	3305      	adds	r3, #5
 8015a74:	b2db      	uxtb	r3, r3
 8015a76:	b29b      	uxth	r3, r3
 8015a78:	1ad3      	subs	r3, r2, r3
 8015a7a:	81fb      	strh	r3, [r7, #14]
	}

	return ret;
 8015a7c:	89fb      	ldrh	r3, [r7, #14]
}
 8015a7e:	4618      	mov	r0, r3
 8015a80:	3710      	adds	r7, #16
 8015a82:	46bd      	mov	sp, r7
 8015a84:	bd80      	pop	{r7, pc}
 8015a86:	bf00      	nop
 8015a88:	0801951c 	.word	0x0801951c
 8015a8c:	08019558 	.word	0x08019558
 8015a90:	20001e50 	.word	0x20001e50
 8015a94:	08019590 	.word	0x08019590

08015a98 <prvTraceGetChecksum>:
 *
 * Calculates a simple 6-bit checksum from a string, used to index the string
 * for fast symbol table lookup.
 ******************************************************************************/
void prvTraceGetChecksum(const char *pname, uint8_t* pcrc, uint8_t* plength)
{
 8015a98:	b580      	push	{r7, lr}
 8015a9a:	b088      	sub	sp, #32
 8015a9c:	af00      	add	r7, sp, #0
 8015a9e:	60f8      	str	r0, [r7, #12]
 8015aa0:	60b9      	str	r1, [r7, #8]
 8015aa2:	607a      	str	r2, [r7, #4]
	unsigned char c;
	int length = 1;		/* Should be 1 to account for '\0' */
 8015aa4:	2301      	movs	r3, #1
 8015aa6:	61fb      	str	r3, [r7, #28]
	int crc = 0;
 8015aa8:	2300      	movs	r3, #0
 8015aaa:	61bb      	str	r3, [r7, #24]

	TRACE_ASSERT(pname != NULL, "prvTraceGetChecksum: pname == NULL", TRC_UNUSED);
 8015aac:	68fb      	ldr	r3, [r7, #12]
 8015aae:	2b00      	cmp	r3, #0
 8015ab0:	d103      	bne.n	8015aba <prvTraceGetChecksum+0x22>
 8015ab2:	4819      	ldr	r0, [pc, #100]	; (8015b18 <prvTraceGetChecksum+0x80>)
 8015ab4:	f7ff fd76 	bl	80155a4 <prvTraceError>
 8015ab8:	e02b      	b.n	8015b12 <prvTraceGetChecksum+0x7a>
	TRACE_ASSERT(pcrc != NULL, "prvTraceGetChecksum: pcrc == NULL", TRC_UNUSED);
 8015aba:	68bb      	ldr	r3, [r7, #8]
 8015abc:	2b00      	cmp	r3, #0
 8015abe:	d103      	bne.n	8015ac8 <prvTraceGetChecksum+0x30>
 8015ac0:	4816      	ldr	r0, [pc, #88]	; (8015b1c <prvTraceGetChecksum+0x84>)
 8015ac2:	f7ff fd6f 	bl	80155a4 <prvTraceError>
 8015ac6:	e024      	b.n	8015b12 <prvTraceGetChecksum+0x7a>
	TRACE_ASSERT(plength != NULL, "prvTraceGetChecksum: plength == NULL", TRC_UNUSED);
 8015ac8:	687b      	ldr	r3, [r7, #4]
 8015aca:	2b00      	cmp	r3, #0
 8015acc:	d103      	bne.n	8015ad6 <prvTraceGetChecksum+0x3e>
 8015ace:	4814      	ldr	r0, [pc, #80]	; (8015b20 <prvTraceGetChecksum+0x88>)
 8015ad0:	f7ff fd68 	bl	80155a4 <prvTraceError>
 8015ad4:	e01d      	b.n	8015b12 <prvTraceGetChecksum+0x7a>

	if (pname != (const char *) 0)
 8015ad6:	68fb      	ldr	r3, [r7, #12]
 8015ad8:	2b00      	cmp	r3, #0
 8015ada:	d00f      	beq.n	8015afc <prvTraceGetChecksum+0x64>
	{
		for (; (c = (unsigned char) *pname++) != '\0';)
 8015adc:	e006      	b.n	8015aec <prvTraceGetChecksum+0x54>
		{
			crc += c;
 8015ade:	7dfb      	ldrb	r3, [r7, #23]
 8015ae0:	69ba      	ldr	r2, [r7, #24]
 8015ae2:	4413      	add	r3, r2
 8015ae4:	61bb      	str	r3, [r7, #24]
			length++;
 8015ae6:	69fb      	ldr	r3, [r7, #28]
 8015ae8:	3301      	adds	r3, #1
 8015aea:	61fb      	str	r3, [r7, #28]
		for (; (c = (unsigned char) *pname++) != '\0';)
 8015aec:	68fb      	ldr	r3, [r7, #12]
 8015aee:	1c5a      	adds	r2, r3, #1
 8015af0:	60fa      	str	r2, [r7, #12]
 8015af2:	781b      	ldrb	r3, [r3, #0]
 8015af4:	75fb      	strb	r3, [r7, #23]
 8015af6:	7dfb      	ldrb	r3, [r7, #23]
 8015af8:	2b00      	cmp	r3, #0
 8015afa:	d1f0      	bne.n	8015ade <prvTraceGetChecksum+0x46>
		}
	}
	*pcrc = (uint8_t)(crc & 0x3F);
 8015afc:	69bb      	ldr	r3, [r7, #24]
 8015afe:	b2db      	uxtb	r3, r3
 8015b00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8015b04:	b2da      	uxtb	r2, r3
 8015b06:	68bb      	ldr	r3, [r7, #8]
 8015b08:	701a      	strb	r2, [r3, #0]
	*plength = (uint8_t)length;
 8015b0a:	69fb      	ldr	r3, [r7, #28]
 8015b0c:	b2da      	uxtb	r2, r3
 8015b0e:	687b      	ldr	r3, [r7, #4]
 8015b10:	701a      	strb	r2, [r3, #0]
}
 8015b12:	3720      	adds	r7, #32
 8015b14:	46bd      	mov	sp, r7
 8015b16:	bd80      	pop	{r7, pc}
 8015b18:	080195d8 	.word	0x080195d8
 8015b1c:	0801960c 	.word	0x0801960c
 8015b20:	0801963c 	.word	0x0801963c

08015b24 <prvTraceInitCortexM>:

/* If using DWT timestamping (default on ARM Cortex-M3, M4 and M7), make sure the DWT unit is initialized. */
#ifndef TRC_CFG_ARM_CM_USE_SYSTICK
#if ((TRC_CFG_HARDWARE_PORT == TRC_HARDWARE_PORT_ARM_Cortex_M) && (defined (__CORTEX_M) && (__CORTEX_M >= 0x03)))
void prvTraceInitCortexM()
{
 8015b24:	b580      	push	{r7, lr}
 8015b26:	af00      	add	r7, sp, #0
	/* Ensure that the DWT registers are unlocked and can be modified. */
	TRC_REG_ITM_LOCKACCESS = TRC_ITM_LOCKACCESS_UNLOCK;
 8015b28:	4b12      	ldr	r3, [pc, #72]	; (8015b74 <prvTraceInitCortexM+0x50>)
 8015b2a:	4a13      	ldr	r2, [pc, #76]	; (8015b78 <prvTraceInitCortexM+0x54>)
 8015b2c:	601a      	str	r2, [r3, #0]

	/* Make sure DWT is enabled, if supported */
	TRC_REG_DEMCR |= TRC_DEMCR_TRCENA;
 8015b2e:	4a13      	ldr	r2, [pc, #76]	; (8015b7c <prvTraceInitCortexM+0x58>)
 8015b30:	4b12      	ldr	r3, [pc, #72]	; (8015b7c <prvTraceInitCortexM+0x58>)
 8015b32:	681b      	ldr	r3, [r3, #0]
 8015b34:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8015b38:	6013      	str	r3, [r2, #0]

	do{
		/* Verify that DWT is supported */
		if (TRC_REG_DEMCR == 0)
 8015b3a:	4b10      	ldr	r3, [pc, #64]	; (8015b7c <prvTraceInitCortexM+0x58>)
 8015b3c:	681b      	ldr	r3, [r3, #0]
 8015b3e:	2b00      	cmp	r3, #0
 8015b40:	d103      	bne.n	8015b4a <prvTraceInitCortexM+0x26>
			In that case, define the macro TRC_CFG_ARM_CM_USE_SYSTICK in your build
			to use SysTick timestamping instead, or define your own timestamping by
			setting TRC_CFG_HARDWARE_PORT to TRC_HARDWARE_PORT_APPLICATION_DEFINED
			and make the necessary definitions, as explained in trcHardwarePort.h.*/

			prvTraceError("DWT unit not available, see code comment.");
 8015b42:	480f      	ldr	r0, [pc, #60]	; (8015b80 <prvTraceInitCortexM+0x5c>)
 8015b44:	f7ff fd2e 	bl	80155a4 <prvTraceError>
			break;
 8015b48:	e012      	b.n	8015b70 <prvTraceInitCortexM+0x4c>
		}

		/* Verify that DWT_CYCCNT is supported */
		if (TRC_REG_DWT_CTRL & TRC_DWT_CTRL_NOCYCCNT)
 8015b4a:	4b0e      	ldr	r3, [pc, #56]	; (8015b84 <prvTraceInitCortexM+0x60>)
 8015b4c:	681b      	ldr	r3, [r3, #0]
 8015b4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8015b52:	2b00      	cmp	r3, #0
 8015b54:	d003      	beq.n	8015b5e <prvTraceInitCortexM+0x3a>
			In that case, define the macro TRC_CFG_ARM_CM_USE_SYSTICK in your build
			to use SysTick timestamping instead, or define your own timestamping by
			setting TRC_CFG_HARDWARE_PORT to TRC_HARDWARE_PORT_APPLICATION_DEFINED
			and make the necessary definitions, as explained in trcHardwarePort.h.*/

			prvTraceError("DWT_CYCCNT not available, see code comment.");
 8015b56:	480c      	ldr	r0, [pc, #48]	; (8015b88 <prvTraceInitCortexM+0x64>)
 8015b58:	f7ff fd24 	bl	80155a4 <prvTraceError>
			break;
 8015b5c:	e008      	b.n	8015b70 <prvTraceInitCortexM+0x4c>
		}

		/* Reset the cycle counter */
		TRC_REG_DWT_CYCCNT = 0;
 8015b5e:	4b0b      	ldr	r3, [pc, #44]	; (8015b8c <prvTraceInitCortexM+0x68>)
 8015b60:	2200      	movs	r2, #0
 8015b62:	601a      	str	r2, [r3, #0]

		/* Enable the cycle counter */
		TRC_REG_DWT_CTRL |= TRC_DWT_CTRL_CYCCNTENA;
 8015b64:	4a07      	ldr	r2, [pc, #28]	; (8015b84 <prvTraceInitCortexM+0x60>)
 8015b66:	4b07      	ldr	r3, [pc, #28]	; (8015b84 <prvTraceInitCortexM+0x60>)
 8015b68:	681b      	ldr	r3, [r3, #0]
 8015b6a:	f043 0301 	orr.w	r3, r3, #1
 8015b6e:	6013      	str	r3, [r2, #0]

	}while(0);	/* breaks above jump here */
}
 8015b70:	bf00      	nop
 8015b72:	bd80      	pop	{r7, pc}
 8015b74:	e0001fb0 	.word	0xe0001fb0
 8015b78:	c5acce55 	.word	0xc5acce55
 8015b7c:	e000edfc 	.word	0xe000edfc
 8015b80:	08019670 	.word	0x08019670
 8015b84:	e0001000 	.word	0xe0001000
 8015b88:	0801969c 	.word	0x0801969c
 8015b8c:	e0001004 	.word	0xe0001004

08015b90 <prvTracePortGetTimeStamp>:
 * or the trace recorder library. Typically you should not need to change
 * the code of prvTracePortGetTimeStamp if using the HWTC macros.
 *
 ******************************************************************************/
void prvTracePortGetTimeStamp(uint32_t *pTimestamp)
{
 8015b90:	b480      	push	{r7}
 8015b92:	b087      	sub	sp, #28
 8015b94:	af00      	add	r7, sp, #0
 8015b96:	6078      	str	r0, [r7, #4]
	static uint32_t last_hwtc_count = 0;
	uint32_t hwtc_count = 0;
 8015b98:	2300      	movs	r3, #0
 8015b9a:	617b      	str	r3, [r7, #20]
	static uint32_t last_traceTickCount = 0;
	uint32_t traceTickCount = 0;
#else /*TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR*/
	/* Free running timer */
	static uint32_t last_hwtc_rest = 0;
	uint32_t diff = 0;
 8015b9c:	2300      	movs	r3, #0
 8015b9e:	613b      	str	r3, [r7, #16]
	uint32_t diff_scaled = 0;
 8015ba0:	2300      	movs	r3, #0
 8015ba2:	60fb      	str	r3, [r7, #12]
#endif /*TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR*/

	if (trace_disable_timestamp == 1)
 8015ba4:	4b1a      	ldr	r3, [pc, #104]	; (8015c10 <prvTracePortGetTimeStamp+0x80>)
 8015ba6:	681b      	ldr	r3, [r3, #0]
 8015ba8:	2b01      	cmp	r3, #1
 8015baa:	d107      	bne.n	8015bbc <prvTracePortGetTimeStamp+0x2c>
	{
		if (pTimestamp)
 8015bac:	687b      	ldr	r3, [r7, #4]
 8015bae:	2b00      	cmp	r3, #0
 8015bb0:	d028      	beq.n	8015c04 <prvTracePortGetTimeStamp+0x74>
			*pTimestamp = last_timestamp;
 8015bb2:	4b18      	ldr	r3, [pc, #96]	; (8015c14 <prvTracePortGetTimeStamp+0x84>)
 8015bb4:	681a      	ldr	r2, [r3, #0]
 8015bb6:	687b      	ldr	r3, [r7, #4]
 8015bb8:	601a      	str	r2, [r3, #0]
		return;
 8015bba:	e023      	b.n	8015c04 <prvTracePortGetTimeStamp+0x74>
	}

	/* Retrieve TRC_HWTC_COUNT only once since the same value should be used all throughout this function. */
#if (TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_FREE_RUNNING_32BIT_INCR)
	/* Get the increasing tick count */
	hwtc_count = (TRC_HWTC_COUNT);
 8015bbc:	4b16      	ldr	r3, [pc, #88]	; (8015c18 <prvTracePortGetTimeStamp+0x88>)
 8015bbe:	681b      	ldr	r3, [r3, #0]
 8015bc0:	617b      	str	r3, [r7, #20]
	/* This part handles free running clocks that can be scaled down to avoid too large DTS values.
	Without this, the scaled timestamp will incorrectly wrap at (2^32 / TRC_HWTC_DIVISOR) ticks.
	The scaled timestamp returned from this function is supposed to go from 0 -> 2^32, which in real time would represent (0 -> 2^32 * TRC_HWTC_DIVISOR) ticks. */

	/* First we see how long time has passed since the last timestamp call, and we also add the ticks that was lost when we scaled down the last time. */
	diff = (hwtc_count - last_hwtc_count) + last_hwtc_rest;
 8015bc2:	4b16      	ldr	r3, [pc, #88]	; (8015c1c <prvTracePortGetTimeStamp+0x8c>)
 8015bc4:	681b      	ldr	r3, [r3, #0]
 8015bc6:	697a      	ldr	r2, [r7, #20]
 8015bc8:	1ad2      	subs	r2, r2, r3
 8015bca:	4b15      	ldr	r3, [pc, #84]	; (8015c20 <prvTracePortGetTimeStamp+0x90>)
 8015bcc:	681b      	ldr	r3, [r3, #0]
 8015bce:	4413      	add	r3, r2
 8015bd0:	613b      	str	r3, [r7, #16]

	/* Scale down the diff */
	diff_scaled = diff / (TRC_HWTC_DIVISOR);
 8015bd2:	693b      	ldr	r3, [r7, #16]
 8015bd4:	089b      	lsrs	r3, r3, #2
 8015bd6:	60fb      	str	r3, [r7, #12]

	/* Find out how many ticks were lost when scaling down, so we can add them the next time */
	last_hwtc_rest = diff % (TRC_HWTC_DIVISOR);
 8015bd8:	693b      	ldr	r3, [r7, #16]
 8015bda:	f003 0303 	and.w	r3, r3, #3
 8015bde:	4a10      	ldr	r2, [pc, #64]	; (8015c20 <prvTracePortGetTimeStamp+0x90>)
 8015be0:	6013      	str	r3, [r2, #0]

	/* We increase the scaled timestamp by the scaled amount */
	last_timestamp += diff_scaled;
 8015be2:	4b0c      	ldr	r3, [pc, #48]	; (8015c14 <prvTracePortGetTimeStamp+0x84>)
 8015be4:	681a      	ldr	r2, [r3, #0]
 8015be6:	68fb      	ldr	r3, [r7, #12]
 8015be8:	4413      	add	r3, r2
 8015bea:	4a0a      	ldr	r2, [pc, #40]	; (8015c14 <prvTracePortGetTimeStamp+0x84>)
 8015bec:	6013      	str	r3, [r2, #0]
#endif /*(TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR)*/

	/* Is anyone interested in the results? */
	if (pTimestamp)
 8015bee:	687b      	ldr	r3, [r7, #4]
 8015bf0:	2b00      	cmp	r3, #0
 8015bf2:	d003      	beq.n	8015bfc <prvTracePortGetTimeStamp+0x6c>
		*pTimestamp = last_timestamp;
 8015bf4:	4b07      	ldr	r3, [pc, #28]	; (8015c14 <prvTracePortGetTimeStamp+0x84>)
 8015bf6:	681a      	ldr	r2, [r3, #0]
 8015bf8:	687b      	ldr	r3, [r7, #4]
 8015bfa:	601a      	str	r2, [r3, #0]

	/* Store the previous value */
	last_hwtc_count = hwtc_count;
 8015bfc:	4a07      	ldr	r2, [pc, #28]	; (8015c1c <prvTracePortGetTimeStamp+0x8c>)
 8015bfe:	697b      	ldr	r3, [r7, #20]
 8015c00:	6013      	str	r3, [r2, #0]
 8015c02:	e000      	b.n	8015c06 <prvTracePortGetTimeStamp+0x76>
		return;
 8015c04:	bf00      	nop
}
 8015c06:	371c      	adds	r7, #28
 8015c08:	46bd      	mov	sp, r7
 8015c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c0e:	4770      	bx	lr
 8015c10:	20001da4 	.word	0x20001da4
 8015c14:	20001da8 	.word	0x20001da8
 8015c18:	e0001004 	.word	0xe0001004
 8015c1c:	20001e64 	.word	0x20001e64
 8015c20:	20001e68 	.word	0x20001e68

08015c24 <Registre_init>:

/*
 * Initialise l'integralites des parametres de positionnement des pates
 */
void Registre_init()
{
 8015c24:	b480      	push	{r7}
 8015c26:	af00      	add	r7, sp, #0
	REGS.v1=0;
 8015c28:	4b2c      	ldr	r3, [pc, #176]	; (8015cdc <Registre_init+0xb8>)
 8015c2a:	2200      	movs	r2, #0
 8015c2c:	701a      	strb	r2, [r3, #0]
	REGS.v2=1;
 8015c2e:	4b2b      	ldr	r3, [pc, #172]	; (8015cdc <Registre_init+0xb8>)
 8015c30:	2201      	movs	r2, #1
 8015c32:	705a      	strb	r2, [r3, #1]
	/*
	 * Permet d'identifier la patte
	 */
	REGS.patte=ID_PATTE;
 8015c34:	4b29      	ldr	r3, [pc, #164]	; (8015cdc <Registre_init+0xb8>)
 8015c36:	2201      	movs	r2, #1
 8015c38:	709a      	strb	r2, [r3, #2]
	/*
	 * OPMODE :
	 *  0 : inactif, pas d'asservissement
	 *  1 : asservissement de position
	 */
	REGS.opmode=0;
 8015c3a:	4b28      	ldr	r3, [pc, #160]	; (8015cdc <Registre_init+0xb8>)
 8015c3c:	2200      	movs	r2, #0
 8015c3e:	70da      	strb	r2, [r3, #3]
	 * VLIMIT :
	 * Permet de regler la vitesse limite de la PWM
	 * valeur entre 0 et 1
	 * 1 : PWM a la vitesse maximale
	 */
	REGS.vlimit1=VMAX;
 8015c40:	4b26      	ldr	r3, [pc, #152]	; (8015cdc <Registre_init+0xb8>)
 8015c42:	4a27      	ldr	r2, [pc, #156]	; (8015ce0 <Registre_init+0xbc>)
 8015c44:	609a      	str	r2, [r3, #8]
	REGS.vlimit2=VMAX;
 8015c46:	4b25      	ldr	r3, [pc, #148]	; (8015cdc <Registre_init+0xb8>)
 8015c48:	4a25      	ldr	r2, [pc, #148]	; (8015ce0 <Registre_init+0xbc>)
 8015c4a:	60da      	str	r2, [r3, #12]
	REGS.vlimit3=VMAX;
 8015c4c:	4b23      	ldr	r3, [pc, #140]	; (8015cdc <Registre_init+0xb8>)
 8015c4e:	4a24      	ldr	r2, [pc, #144]	; (8015ce0 <Registre_init+0xbc>)
 8015c50:	611a      	str	r2, [r3, #16]
	REGS.vlimit4=VMAX;
 8015c52:	4b22      	ldr	r3, [pc, #136]	; (8015cdc <Registre_init+0xb8>)
 8015c54:	4a22      	ldr	r2, [pc, #136]	; (8015ce0 <Registre_init+0xbc>)
 8015c56:	615a      	str	r2, [r3, #20]

	/*
	 * Position minimale et maximale atteignable par chaque moteur
	 * en supposant pos 0 patte perpendiculaire au corps et horizontale
	 */
	REGS.max_pos1=32767;
 8015c58:	4b20      	ldr	r3, [pc, #128]	; (8015cdc <Registre_init+0xb8>)
 8015c5a:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8015c5e:	831a      	strh	r2, [r3, #24]
	REGS.min_pos1=-32767;
 8015c60:	4b1e      	ldr	r3, [pc, #120]	; (8015cdc <Registre_init+0xb8>)
 8015c62:	f248 0201 	movw	r2, #32769	; 0x8001
 8015c66:	835a      	strh	r2, [r3, #26]

	REGS.max_pos2=32767;
 8015c68:	4b1c      	ldr	r3, [pc, #112]	; (8015cdc <Registre_init+0xb8>)
 8015c6a:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8015c6e:	839a      	strh	r2, [r3, #28]
	REGS.min_pos2=-32767;
 8015c70:	4b1a      	ldr	r3, [pc, #104]	; (8015cdc <Registre_init+0xb8>)
 8015c72:	f248 0201 	movw	r2, #32769	; 0x8001
 8015c76:	83da      	strh	r2, [r3, #30]

	REGS.max_pos3=32767;
 8015c78:	4b18      	ldr	r3, [pc, #96]	; (8015cdc <Registre_init+0xb8>)
 8015c7a:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8015c7e:	841a      	strh	r2, [r3, #32]
	REGS.min_pos3=-32767;
 8015c80:	4b16      	ldr	r3, [pc, #88]	; (8015cdc <Registre_init+0xb8>)
 8015c82:	f248 0201 	movw	r2, #32769	; 0x8001
 8015c86:	845a      	strh	r2, [r3, #34]	; 0x22

	REGS.max_pos4=32767;
 8015c88:	4b14      	ldr	r3, [pc, #80]	; (8015cdc <Registre_init+0xb8>)
 8015c8a:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8015c8e:	849a      	strh	r2, [r3, #36]	; 0x24
	REGS.min_pos4=-32767;
 8015c90:	4b12      	ldr	r3, [pc, #72]	; (8015cdc <Registre_init+0xb8>)
 8015c92:	f248 0201 	movw	r2, #32769	; 0x8001
 8015c96:	84da      	strh	r2, [r3, #38]	; 0x26

	/*
	 * Initialisation des valeurs de KP
	 */
	REGS.kp1=0.0005;
 8015c98:	4b10      	ldr	r3, [pc, #64]	; (8015cdc <Registre_init+0xb8>)
 8015c9a:	4a12      	ldr	r2, [pc, #72]	; (8015ce4 <Registre_init+0xc0>)
 8015c9c:	651a      	str	r2, [r3, #80]	; 0x50
	REGS.kp2=0.0005;
 8015c9e:	4b0f      	ldr	r3, [pc, #60]	; (8015cdc <Registre_init+0xb8>)
 8015ca0:	4a10      	ldr	r2, [pc, #64]	; (8015ce4 <Registre_init+0xc0>)
 8015ca2:	655a      	str	r2, [r3, #84]	; 0x54
	REGS.kp3=0.0005;
 8015ca4:	4b0d      	ldr	r3, [pc, #52]	; (8015cdc <Registre_init+0xb8>)
 8015ca6:	4a0f      	ldr	r2, [pc, #60]	; (8015ce4 <Registre_init+0xc0>)
 8015ca8:	659a      	str	r2, [r3, #88]	; 0x58
	REGS.kp4=0.0005;
 8015caa:	4b0c      	ldr	r3, [pc, #48]	; (8015cdc <Registre_init+0xb8>)
 8015cac:	4a0d      	ldr	r2, [pc, #52]	; (8015ce4 <Registre_init+0xc0>)
 8015cae:	65da      	str	r2, [r3, #92]	; 0x5c

	/*
	 * Initialisation des valeurs de KI
	 */
	REGS.ki1=0;
 8015cb0:	4b0a      	ldr	r3, [pc, #40]	; (8015cdc <Registre_init+0xb8>)
 8015cb2:	f04f 0200 	mov.w	r2, #0
 8015cb6:	661a      	str	r2, [r3, #96]	; 0x60
	REGS.ki2=0;
 8015cb8:	4b08      	ldr	r3, [pc, #32]	; (8015cdc <Registre_init+0xb8>)
 8015cba:	f04f 0200 	mov.w	r2, #0
 8015cbe:	665a      	str	r2, [r3, #100]	; 0x64
	REGS.ki3=0;
 8015cc0:	4b06      	ldr	r3, [pc, #24]	; (8015cdc <Registre_init+0xb8>)
 8015cc2:	f04f 0200 	mov.w	r2, #0
 8015cc6:	669a      	str	r2, [r3, #104]	; 0x68
	REGS.ki4=0;
 8015cc8:	4b04      	ldr	r3, [pc, #16]	; (8015cdc <Registre_init+0xb8>)
 8015cca:	f04f 0200 	mov.w	r2, #0
 8015cce:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8015cd0:	bf00      	nop
 8015cd2:	46bd      	mov	sp, r7
 8015cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cd8:	4770      	bx	lr
 8015cda:	bf00      	nop
 8015cdc:	200037ac 	.word	0x200037ac
 8015ce0:	3dcccccd 	.word	0x3dcccccd
 8015ce4:	3a03126f 	.word	0x3a03126f

08015ce8 <vTask_ASSERV>:
 */

#include "Task_ASSERV.h"

void vTask_ASSERV (void *pvParameters)
{
 8015ce8:	b580      	push	{r7, lr}
 8015cea:	b08a      	sub	sp, #40	; 0x28
 8015cec:	af00      	add	r7, sp, #0
 8015cee:	6078      	str	r0, [r7, #4]
	 * Channel 1 -> PE9		10 KHz OK
	 * Channel 2 -> PE11    10 KHz OK
	 * Channel 3 -> PE13    10 KHz OK
	 * Channel 4 -> PE14    10 KHz OK
	 */
	BSP_PWM_Init();
 8015cf0:	f001 f904 	bl	8016efc <BSP_PWM_Init>

	// Take the semaphore once to make sure it is empty
	//xSemaphoreTake(xASSERVSem, 0);

	// Set initial values
	DeltaPos1 = 0;
 8015cf4:	f04f 0300 	mov.w	r3, #0
 8015cf8:	627b      	str	r3, [r7, #36]	; 0x24
	DeltaPos2 = 0;
 8015cfa:	f04f 0300 	mov.w	r3, #0
 8015cfe:	623b      	str	r3, [r7, #32]
	DeltaPos3 = 0;
 8015d00:	f04f 0300 	mov.w	r3, #0
 8015d04:	61fb      	str	r3, [r7, #28]
	DeltaPos4 = 0;
 8015d06:	f04f 0300 	mov.w	r3, #0
 8015d0a:	61bb      	str	r3, [r7, #24]

	my_printf("ASSERV Task init OK\r\n");
 8015d0c:	48b8      	ldr	r0, [pc, #736]	; (8015ff0 <vTask_ASSERV+0x308>)
 8015d0e:	f000 fda5 	bl	801685c <my_printf>
	while(1)
	{
		// Wait for the CAN1 interrupt semaphore
		//xSemaphoreTake(xASSERVSem,portMAX_DELAY);

		my_printf("ASSERV Task\r\n");
 8015d12:	48b8      	ldr	r0, [pc, #736]	; (8015ff4 <vTask_ASSERV+0x30c>)
 8015d14:	f000 fda2 	bl	801685c <my_printf>

		DeltaPos1 += REGS.goal_pos1-REGS.current_pos1;
 8015d18:	4bb7      	ldr	r3, [pc, #732]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015d1a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8015d1e:	461a      	mov	r2, r3
 8015d20:	4bb5      	ldr	r3, [pc, #724]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015d22:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8015d26:	1ad3      	subs	r3, r2, r3
 8015d28:	ee07 3a90 	vmov	s15, r3
 8015d2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015d30:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8015d34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015d38:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		DeltaPos2 += REGS.goal_pos2-REGS.current_pos2;
 8015d3c:	4bae      	ldr	r3, [pc, #696]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015d3e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8015d42:	461a      	mov	r2, r3
 8015d44:	4bac      	ldr	r3, [pc, #688]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015d46:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8015d4a:	1ad3      	subs	r3, r2, r3
 8015d4c:	ee07 3a90 	vmov	s15, r3
 8015d50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015d54:	ed97 7a08 	vldr	s14, [r7, #32]
 8015d58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015d5c:	edc7 7a08 	vstr	s15, [r7, #32]
		DeltaPos3 += REGS.goal_pos3-REGS.current_pos3;
 8015d60:	4ba5      	ldr	r3, [pc, #660]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015d62:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8015d66:	461a      	mov	r2, r3
 8015d68:	4ba3      	ldr	r3, [pc, #652]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015d6a:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8015d6e:	1ad3      	subs	r3, r2, r3
 8015d70:	ee07 3a90 	vmov	s15, r3
 8015d74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015d78:	ed97 7a07 	vldr	s14, [r7, #28]
 8015d7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015d80:	edc7 7a07 	vstr	s15, [r7, #28]
		DeltaPos4 += REGS.goal_pos4-REGS.current_pos4;
 8015d84:	4b9c      	ldr	r3, [pc, #624]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015d86:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 8015d8a:	461a      	mov	r2, r3
 8015d8c:	4b9a      	ldr	r3, [pc, #616]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015d8e:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8015d92:	1ad3      	subs	r3, r2, r3
 8015d94:	ee07 3a90 	vmov	s15, r3
 8015d98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015d9c:	ed97 7a06 	vldr	s14, [r7, #24]
 8015da0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015da4:	edc7 7a06 	vstr	s15, [r7, #24]

		vitesse1=(REGS.goal_pos1-REGS.current_pos1)*REGS.kp1+DeltaPos1*REGS.ki1;
 8015da8:	4b93      	ldr	r3, [pc, #588]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015daa:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8015dae:	461a      	mov	r2, r3
 8015db0:	4b91      	ldr	r3, [pc, #580]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015db2:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8015db6:	1ad3      	subs	r3, r2, r3
 8015db8:	ee07 3a90 	vmov	s15, r3
 8015dbc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8015dc0:	4b8d      	ldr	r3, [pc, #564]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015dc2:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8015dc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015dca:	4b8b      	ldr	r3, [pc, #556]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015dcc:	edd3 6a18 	vldr	s13, [r3, #96]	; 0x60
 8015dd0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8015dd4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8015dd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015ddc:	edc7 7a05 	vstr	s15, [r7, #20]
		vitesse2=(REGS.goal_pos2-REGS.current_pos2)*REGS.kp2+DeltaPos2*REGS.ki2;
 8015de0:	4b85      	ldr	r3, [pc, #532]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015de2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8015de6:	461a      	mov	r2, r3
 8015de8:	4b83      	ldr	r3, [pc, #524]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015dea:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8015dee:	1ad3      	subs	r3, r2, r3
 8015df0:	ee07 3a90 	vmov	s15, r3
 8015df4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8015df8:	4b7f      	ldr	r3, [pc, #508]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015dfa:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8015dfe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015e02:	4b7d      	ldr	r3, [pc, #500]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015e04:	edd3 6a19 	vldr	s13, [r3, #100]	; 0x64
 8015e08:	edd7 7a08 	vldr	s15, [r7, #32]
 8015e0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8015e10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015e14:	edc7 7a04 	vstr	s15, [r7, #16]
		vitesse3=(REGS.goal_pos3-REGS.current_pos3)*REGS.kp3+DeltaPos3*REGS.ki3;
 8015e18:	4b77      	ldr	r3, [pc, #476]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015e1a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8015e1e:	461a      	mov	r2, r3
 8015e20:	4b75      	ldr	r3, [pc, #468]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015e22:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8015e26:	1ad3      	subs	r3, r2, r3
 8015e28:	ee07 3a90 	vmov	s15, r3
 8015e2c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8015e30:	4b71      	ldr	r3, [pc, #452]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015e32:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8015e36:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015e3a:	4b6f      	ldr	r3, [pc, #444]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015e3c:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8015e40:	edd7 7a07 	vldr	s15, [r7, #28]
 8015e44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8015e48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015e4c:	edc7 7a03 	vstr	s15, [r7, #12]
		vitesse4=(REGS.goal_pos4-REGS.current_pos4)*REGS.kp4+DeltaPos4*REGS.ki4;
 8015e50:	4b69      	ldr	r3, [pc, #420]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015e52:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 8015e56:	461a      	mov	r2, r3
 8015e58:	4b67      	ldr	r3, [pc, #412]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015e5a:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8015e5e:	1ad3      	subs	r3, r2, r3
 8015e60:	ee07 3a90 	vmov	s15, r3
 8015e64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8015e68:	4b63      	ldr	r3, [pc, #396]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015e6a:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8015e6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015e72:	4b61      	ldr	r3, [pc, #388]	; (8015ff8 <vTask_ASSERV+0x310>)
 8015e74:	edd3 6a1b 	vldr	s13, [r3, #108]	; 0x6c
 8015e78:	edd7 7a06 	vldr	s15, [r7, #24]
 8015e7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8015e80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015e84:	edc7 7a02 	vstr	s15, [r7, #8]

		if (vitesse1 > VMAX) vitesse1=VMAX;
 8015e88:	6978      	ldr	r0, [r7, #20]
 8015e8a:	f001 ff0d 	bl	8017ca8 <__aeabi_f2d>
 8015e8e:	a354      	add	r3, pc, #336	; (adr r3, 8015fe0 <vTask_ASSERV+0x2f8>)
 8015e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e94:	f001 ffda 	bl	8017e4c <__aeabi_dcmpgt>
 8015e98:	4603      	mov	r3, r0
 8015e9a:	2b00      	cmp	r3, #0
 8015e9c:	d001      	beq.n	8015ea2 <vTask_ASSERV+0x1ba>
 8015e9e:	4b57      	ldr	r3, [pc, #348]	; (8015ffc <vTask_ASSERV+0x314>)
 8015ea0:	617b      	str	r3, [r7, #20]
		if (vitesse1 < -VMAX) vitesse1=-VMAX;
 8015ea2:	6978      	ldr	r0, [r7, #20]
 8015ea4:	f001 ff00 	bl	8017ca8 <__aeabi_f2d>
 8015ea8:	a34f      	add	r3, pc, #316	; (adr r3, 8015fe8 <vTask_ASSERV+0x300>)
 8015eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015eae:	f001 ffaf 	bl	8017e10 <__aeabi_dcmplt>
 8015eb2:	4603      	mov	r3, r0
 8015eb4:	2b00      	cmp	r3, #0
 8015eb6:	d001      	beq.n	8015ebc <vTask_ASSERV+0x1d4>
 8015eb8:	4b51      	ldr	r3, [pc, #324]	; (8016000 <vTask_ASSERV+0x318>)
 8015eba:	617b      	str	r3, [r7, #20]

		if (vitesse2 > VMAX) vitesse2=VMAX;
 8015ebc:	6938      	ldr	r0, [r7, #16]
 8015ebe:	f001 fef3 	bl	8017ca8 <__aeabi_f2d>
 8015ec2:	a347      	add	r3, pc, #284	; (adr r3, 8015fe0 <vTask_ASSERV+0x2f8>)
 8015ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ec8:	f001 ffc0 	bl	8017e4c <__aeabi_dcmpgt>
 8015ecc:	4603      	mov	r3, r0
 8015ece:	2b00      	cmp	r3, #0
 8015ed0:	d001      	beq.n	8015ed6 <vTask_ASSERV+0x1ee>
 8015ed2:	4b4a      	ldr	r3, [pc, #296]	; (8015ffc <vTask_ASSERV+0x314>)
 8015ed4:	613b      	str	r3, [r7, #16]
		if (vitesse2 < -VMAX) vitesse2=-VMAX;
 8015ed6:	6938      	ldr	r0, [r7, #16]
 8015ed8:	f001 fee6 	bl	8017ca8 <__aeabi_f2d>
 8015edc:	a342      	add	r3, pc, #264	; (adr r3, 8015fe8 <vTask_ASSERV+0x300>)
 8015ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ee2:	f001 ff95 	bl	8017e10 <__aeabi_dcmplt>
 8015ee6:	4603      	mov	r3, r0
 8015ee8:	2b00      	cmp	r3, #0
 8015eea:	d001      	beq.n	8015ef0 <vTask_ASSERV+0x208>
 8015eec:	4b44      	ldr	r3, [pc, #272]	; (8016000 <vTask_ASSERV+0x318>)
 8015eee:	613b      	str	r3, [r7, #16]

		if (vitesse3 > VMAX) vitesse3=VMAX;
 8015ef0:	68f8      	ldr	r0, [r7, #12]
 8015ef2:	f001 fed9 	bl	8017ca8 <__aeabi_f2d>
 8015ef6:	a33a      	add	r3, pc, #232	; (adr r3, 8015fe0 <vTask_ASSERV+0x2f8>)
 8015ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015efc:	f001 ffa6 	bl	8017e4c <__aeabi_dcmpgt>
 8015f00:	4603      	mov	r3, r0
 8015f02:	2b00      	cmp	r3, #0
 8015f04:	d001      	beq.n	8015f0a <vTask_ASSERV+0x222>
 8015f06:	4b3d      	ldr	r3, [pc, #244]	; (8015ffc <vTask_ASSERV+0x314>)
 8015f08:	60fb      	str	r3, [r7, #12]
		if (vitesse3 < -VMAX) vitesse3=-VMAX;
 8015f0a:	68f8      	ldr	r0, [r7, #12]
 8015f0c:	f001 fecc 	bl	8017ca8 <__aeabi_f2d>
 8015f10:	a335      	add	r3, pc, #212	; (adr r3, 8015fe8 <vTask_ASSERV+0x300>)
 8015f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f16:	f001 ff7b 	bl	8017e10 <__aeabi_dcmplt>
 8015f1a:	4603      	mov	r3, r0
 8015f1c:	2b00      	cmp	r3, #0
 8015f1e:	d001      	beq.n	8015f24 <vTask_ASSERV+0x23c>
 8015f20:	4b37      	ldr	r3, [pc, #220]	; (8016000 <vTask_ASSERV+0x318>)
 8015f22:	60fb      	str	r3, [r7, #12]

		if (vitesse4 > VMAX) vitesse4=VMAX;
 8015f24:	68b8      	ldr	r0, [r7, #8]
 8015f26:	f001 febf 	bl	8017ca8 <__aeabi_f2d>
 8015f2a:	a32d      	add	r3, pc, #180	; (adr r3, 8015fe0 <vTask_ASSERV+0x2f8>)
 8015f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f30:	f001 ff8c 	bl	8017e4c <__aeabi_dcmpgt>
 8015f34:	4603      	mov	r3, r0
 8015f36:	2b00      	cmp	r3, #0
 8015f38:	d001      	beq.n	8015f3e <vTask_ASSERV+0x256>
 8015f3a:	4b30      	ldr	r3, [pc, #192]	; (8015ffc <vTask_ASSERV+0x314>)
 8015f3c:	60bb      	str	r3, [r7, #8]
		if (vitesse4 < -VMAX) vitesse4=-VMAX;
 8015f3e:	68b8      	ldr	r0, [r7, #8]
 8015f40:	f001 feb2 	bl	8017ca8 <__aeabi_f2d>
 8015f44:	a328      	add	r3, pc, #160	; (adr r3, 8015fe8 <vTask_ASSERV+0x300>)
 8015f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f4a:	f001 ff61 	bl	8017e10 <__aeabi_dcmplt>
 8015f4e:	4603      	mov	r3, r0
 8015f50:	2b00      	cmp	r3, #0
 8015f52:	d001      	beq.n	8015f58 <vTask_ASSERV+0x270>
 8015f54:	4b2a      	ldr	r3, [pc, #168]	; (8016000 <vTask_ASSERV+0x318>)
 8015f56:	60bb      	str	r3, [r7, #8]
		//T1=4200+(v1*VA);//  (-)4230-4235    |4235-4236  |   (+)
		//T2=4200+(v2*VA);//  (-)4240    | 4243 |   4245 (+)
		//T3=4200-(v3*VA);//  (-)4240    | 4243 |   4245(+)
		//T4=4200-(v4*VA);//	(-)4240    |      |4242   4245(+)

		TIM1->CCR1 = 4200+(vitesse1*VA);    // PE9    : q0 -> CAN2_3F
 8015f58:	4b2a      	ldr	r3, [pc, #168]	; (8016004 <vTask_ASSERV+0x31c>)
 8015f5a:	edd7 7a05 	vldr	s15, [r7, #20]
 8015f5e:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8016008 <vTask_ASSERV+0x320>
 8015f62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015f66:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8016008 <vTask_ASSERV+0x320>
 8015f6a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015f6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8015f72:	ee17 2a90 	vmov	r2, s15
 8015f76:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 4200+(vitesse2*VA);    // PE11   : q1 -> CAN2_3E
 8015f78:	4b22      	ldr	r3, [pc, #136]	; (8016004 <vTask_ASSERV+0x31c>)
 8015f7a:	edd7 7a04 	vldr	s15, [r7, #16]
 8015f7e:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8016008 <vTask_ASSERV+0x320>
 8015f82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015f86:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8016008 <vTask_ASSERV+0x320>
 8015f8a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015f8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8015f92:	ee17 2a90 	vmov	r2, s15
 8015f96:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 4200-(vitesse3*VA);    // PE13   : q2 -> CAN1_3E
 8015f98:	4b1a      	ldr	r3, [pc, #104]	; (8016004 <vTask_ASSERV+0x31c>)
 8015f9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8015f9e:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8016008 <vTask_ASSERV+0x320>
 8015fa2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015fa6:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8016008 <vTask_ASSERV+0x320>
 8015faa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015fae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8015fb2:	ee17 2a90 	vmov	r2, s15
 8015fb6:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM1->CCR4 = 4200-(vitesse4*VA);    // PE14   : q3 -> CAN1_3F
 8015fb8:	4b12      	ldr	r3, [pc, #72]	; (8016004 <vTask_ASSERV+0x31c>)
 8015fba:	edd7 7a02 	vldr	s15, [r7, #8]
 8015fbe:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8016008 <vTask_ASSERV+0x320>
 8015fc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015fc6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8016008 <vTask_ASSERV+0x320>
 8015fca:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015fce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8015fd2:	ee17 2a90 	vmov	r2, s15
 8015fd6:	641a      	str	r2, [r3, #64]	; 0x40
		vTaskDelay(20);
 8015fd8:	2014      	movs	r0, #20
 8015fda:	f7fa faa1 	bl	8010520 <vTaskDelay>
		my_printf("ASSERV Task\r\n");
 8015fde:	e698      	b.n	8015d12 <vTask_ASSERV+0x2a>
 8015fe0:	9999999a 	.word	0x9999999a
 8015fe4:	3fb99999 	.word	0x3fb99999
 8015fe8:	9999999a 	.word	0x9999999a
 8015fec:	bfb99999 	.word	0xbfb99999
 8015ff0:	080196c8 	.word	0x080196c8
 8015ff4:	080196e0 	.word	0x080196e0
 8015ff8:	200037ac 	.word	0x200037ac
 8015ffc:	3dcccccd 	.word	0x3dcccccd
 8016000:	bdcccccd 	.word	0xbdcccccd
 8016004:	40010000 	.word	0x40010000
 8016008:	45834000 	.word	0x45834000

0801600c <NVIC_EnableIRQ>:
{
 801600c:	b480      	push	{r7}
 801600e:	b083      	sub	sp, #12
 8016010:	af00      	add	r7, sp, #0
 8016012:	4603      	mov	r3, r0
 8016014:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8016016:	4909      	ldr	r1, [pc, #36]	; (801603c <NVIC_EnableIRQ+0x30>)
 8016018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801601c:	095b      	lsrs	r3, r3, #5
 801601e:	79fa      	ldrb	r2, [r7, #7]
 8016020:	f002 021f 	and.w	r2, r2, #31
 8016024:	2001      	movs	r0, #1
 8016026:	fa00 f202 	lsl.w	r2, r0, r2
 801602a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 801602e:	bf00      	nop
 8016030:	370c      	adds	r7, #12
 8016032:	46bd      	mov	sp, r7
 8016034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016038:	4770      	bx	lr
 801603a:	bf00      	nop
 801603c:	e000e100 	.word	0xe000e100

08016040 <NVIC_SetPriority>:
{
 8016040:	b480      	push	{r7}
 8016042:	b083      	sub	sp, #12
 8016044:	af00      	add	r7, sp, #0
 8016046:	4603      	mov	r3, r0
 8016048:	6039      	str	r1, [r7, #0]
 801604a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 801604c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016050:	2b00      	cmp	r3, #0
 8016052:	da0b      	bge.n	801606c <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8016054:	490d      	ldr	r1, [pc, #52]	; (801608c <NVIC_SetPriority+0x4c>)
 8016056:	79fb      	ldrb	r3, [r7, #7]
 8016058:	f003 030f 	and.w	r3, r3, #15
 801605c:	3b04      	subs	r3, #4
 801605e:	683a      	ldr	r2, [r7, #0]
 8016060:	b2d2      	uxtb	r2, r2
 8016062:	0112      	lsls	r2, r2, #4
 8016064:	b2d2      	uxtb	r2, r2
 8016066:	440b      	add	r3, r1
 8016068:	761a      	strb	r2, [r3, #24]
}
 801606a:	e009      	b.n	8016080 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801606c:	4908      	ldr	r1, [pc, #32]	; (8016090 <NVIC_SetPriority+0x50>)
 801606e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016072:	683a      	ldr	r2, [r7, #0]
 8016074:	b2d2      	uxtb	r2, r2
 8016076:	0112      	lsls	r2, r2, #4
 8016078:	b2d2      	uxtb	r2, r2
 801607a:	440b      	add	r3, r1
 801607c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8016080:	bf00      	nop
 8016082:	370c      	adds	r7, #12
 8016084:	46bd      	mov	sp, r7
 8016086:	f85d 7b04 	ldr.w	r7, [sp], #4
 801608a:	4770      	bx	lr
 801608c:	e000ed00 	.word	0xe000ed00
 8016090:	e000e100 	.word	0xe000e100

08016094 <vTask_CAN1>:
 */

#include "Task_CAN.h"

void vTask_CAN1 (void *pvParameters)
{
 8016094:	b580      	push	{r7, lr}
 8016096:	b082      	sub	sp, #8
 8016098:	af00      	add	r7, sp, #0
 801609a:	6078      	str	r0, [r7, #4]
	// CAN 1 GPIO Configuration
	// PB8 --> CAN1_RX
	// PB9 --> CAN1_TX
	BSP_CAN1_Init();
 801609c:	f000 ffb6 	bl	801700c <BSP_CAN1_Init>

	ConfigEncodeur(CAN1);
 80160a0:	4809      	ldr	r0, [pc, #36]	; (80160c8 <vTask_CAN1+0x34>)
 80160a2:	f001 fbb6 	bl	8017812 <ConfigEncodeur>

	// Enable PB4 and PB1 EXTI interrupts
	NVIC_SetPriority(CAN1_RX0_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY+2);
 80160a6:	2107      	movs	r1, #7
 80160a8:	2014      	movs	r0, #20
 80160aa:	f7ff ffc9 	bl	8016040 <NVIC_SetPriority>
	NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80160ae:	2014      	movs	r0, #20
 80160b0:	f7ff ffac 	bl	801600c <NVIC_EnableIRQ>

	// Take the semaphore once to make sure it is empty
	//xSemaphoreTake(xCAN1Sem, 0);

	my_printf("CAN1 Task init OK\r\n");
 80160b4:	4805      	ldr	r0, [pc, #20]	; (80160cc <vTask_CAN1+0x38>)
 80160b6:	f000 fbd1 	bl	801685c <my_printf>

			}*/

		//xSemaphoreTake(xConsoleMutex, portMAX_DELAY);

		my_printf("CAN1_tram1 Task\r\n");
 80160ba:	4805      	ldr	r0, [pc, #20]	; (80160d0 <vTask_CAN1+0x3c>)
 80160bc:	f000 fbce 	bl	801685c <my_printf>

		// Release Mutex
		/*
		xSemaphoreGive(xConsoleMutex);
*/
		vTaskDelay(20);
 80160c0:	2014      	movs	r0, #20
 80160c2:	f7fa fa2d 	bl	8010520 <vTaskDelay>
			if (CAN_RF0R_FMP0_Pos==1)   // deuxieme message dans la fifo 0
 80160c6:	e7f8      	b.n	80160ba <vTask_CAN1+0x26>
 80160c8:	40006400 	.word	0x40006400
 80160cc:	080196f0 	.word	0x080196f0
 80160d0:	08019704 	.word	0x08019704

080160d4 <vTask_CAN2>:
	}
}


void vTask_CAN2 (void *pvParameters)
{
 80160d4:	b580      	push	{r7, lr}
 80160d6:	b082      	sub	sp, #8
 80160d8:	af00      	add	r7, sp, #0
 80160da:	6078      	str	r0, [r7, #4]
	// CAN 1 GPIO Configuration
	// PB8 --> CAN1_RX
	// PB9 --> CAN1_TX
	BSP_CAN2_Init();
 80160dc:	f000 ffdc 	bl	8017098 <BSP_CAN2_Init>

	ConfigEncodeur(CAN2);
 80160e0:	4809      	ldr	r0, [pc, #36]	; (8016108 <vTask_CAN2+0x34>)
 80160e2:	f001 fb96 	bl	8017812 <ConfigEncodeur>

	// Enable PB4 and PB1 EXTI interrupts
	NVIC_SetPriority(CAN2_RX1_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY+2);
 80160e6:	2107      	movs	r1, #7
 80160e8:	2041      	movs	r0, #65	; 0x41
 80160ea:	f7ff ffa9 	bl	8016040 <NVIC_SetPriority>
	NVIC_EnableIRQ(CAN2_RX1_IRQn);
 80160ee:	2041      	movs	r0, #65	; 0x41
 80160f0:	f7ff ff8c 	bl	801600c <NVIC_EnableIRQ>

		}*/
	/*
	xSemaphoreTake(xCAN2Sem, 0);
*/
	my_printf("CAN2 Task init OK\r\n");
 80160f4:	4805      	ldr	r0, [pc, #20]	; (801610c <vTask_CAN2+0x38>)
 80160f6:	f000 fbb1 	bl	801685c <my_printf>
					}


		// Take Mutex
		//xSemaphoreTake(xConsoleMutex2, portMAX_DELAY);
		my_printf("CAN2_tram1 Task\r\n");
 80160fa:	4805      	ldr	r0, [pc, #20]	; (8016110 <vTask_CAN2+0x3c>)
 80160fc:	f000 fbae 	bl	801685c <my_printf>
		}
		*/
		// Release Mutex
		//xSemaphoreGive(xConsoleMutex2);

		vTaskDelay(20);
 8016100:	2014      	movs	r0, #20
 8016102:	f7fa fa0d 	bl	8010520 <vTaskDelay>
		if (CAN_RF1R_FMP1_Pos==1)   // premier message dans la fifo 1
 8016106:	e7f8      	b.n	80160fa <vTask_CAN2+0x26>
 8016108:	40006800 	.word	0x40006800
 801610c:	08019718 	.word	0x08019718
 8016110:	0801972c 	.word	0x0801972c

08016114 <main>:

/*
 * Project Entry Point
 */
int main(void)
{
 8016114:	b590      	push	{r4, r7, lr}
 8016116:	b083      	sub	sp, #12
 8016118:	af02      	add	r7, sp, #8

	// Configure System Clock for 168MHz from 8MHz HSE
	SystemClock_Config();
 801611a:	f000 f8ff 	bl	801631c <SystemClock_Config>

	// initialisation des registres
	Registre_init();
 801611e:	f7ff fd81 	bl	8015c24 <Registre_init>

	// Initialize Debug Console
	BSP_Console_Init();
 8016122:	f000 fd6f 	bl	8016c04 <BSP_Console_Init>
	my_printf("Console Ready!\r\n");
 8016126:	4857      	ldr	r0, [pc, #348]	; (8016284 <main+0x170>)
 8016128:	f000 fb98 	bl	801685c <my_printf>
	my_printf("SYSCLK = %d Hz\r\n", SystemCoreClock);
 801612c:	4b56      	ldr	r3, [pc, #344]	; (8016288 <main+0x174>)
 801612e:	681b      	ldr	r3, [r3, #0]
 8016130:	4619      	mov	r1, r3
 8016132:	4856      	ldr	r0, [pc, #344]	; (801628c <main+0x178>)
 8016134:	f000 fb92 	bl	801685c <my_printf>

	// Initialize GPIO
	BSP_GPIO_Init();
 8016138:	f000 fdb4 	bl	8016ca4 <BSP_GPIO_Init>
	my_printf("GPIO Ready!\r\n");
 801613c:	4854      	ldr	r0, [pc, #336]	; (8016290 <main+0x17c>)
 801613e:	f000 fb8d 	bl	801685c <my_printf>

	// Initialize CAN 1
	CAN1_Init();
 8016142:	f001 f805 	bl	8017150 <CAN1_Init>
	my_printf("CAN1 Ready!\r\n");
 8016146:	4853      	ldr	r0, [pc, #332]	; (8016294 <main+0x180>)
 8016148:	f000 fb88 	bl	801685c <my_printf>

	// Initialize CAN 2
	CAN2_Init();
 801614c:	f001 f820 	bl	8017190 <CAN2_Init>
	my_printf("CAN2 Ready!\r\n");
 8016150:	4851      	ldr	r0, [pc, #324]	; (8016298 <main+0x184>)
 8016152:	f000 fb83 	bl	801685c <my_printf>

	// Initialize CAN filter
	CAN_ConfigFilter();
 8016156:	f001 f83b 	bl	80171d0 <CAN_ConfigFilter>
	my_printf("CAN filter Ready!\r\n");
 801615a:	4850      	ldr	r0, [pc, #320]	; (801629c <main+0x188>)
 801615c:	f000 fb7e 	bl	801685c <my_printf>

	// Initialize LED pin
	BSP_LED_Init();
 8016160:	f000 fc32 	bl	80169c8 <BSP_LED_Init>

	// Initialize the user Push-Button
	BSP_PB_Init();
 8016164:	f000 fced 	bl	8016b42 <BSP_PB_Init>

	// Start CAN controler
	CAN_Start();
 8016168:	f001 f8a6 	bl	80172b8 <CAN_Start>
	my_printf("CAN Controler start!\r\n");
 801616c:	484c      	ldr	r0, [pc, #304]	; (80162a0 <main+0x18c>)
 801616e:	f000 fb75 	bl	801685c <my_printf>

	BSP_CAN2_Init();
 8016172:	f000 ff91 	bl	8017098 <BSP_CAN2_Init>
	ConfigEncodeur(CAN2);
 8016176:	484b      	ldr	r0, [pc, #300]	; (80162a4 <main+0x190>)
 8016178:	f001 fb4b 	bl	8017812 <ConfigEncodeur>

	// Start Trace Recording
	vTraceEnable(TRC_START);
 801617c:	2001      	movs	r0, #1
 801617e:	f7fd fb5d 	bl	801383c <vTraceEnable>

	// Create Semaphore object (this is not a 'give')
	xCAN1Sem 		 = xSemaphoreCreateBinary();
 8016182:	2203      	movs	r2, #3
 8016184:	2100      	movs	r1, #0
 8016186:	2001      	movs	r0, #1
 8016188:	f7f7 f92a 	bl	800d3e0 <xQueueGenericCreate>
 801618c:	4602      	mov	r2, r0
 801618e:	4b46      	ldr	r3, [pc, #280]	; (80162a8 <main+0x194>)
 8016190:	601a      	str	r2, [r3, #0]
	xCAN2Sem 		 = xSemaphoreCreateBinary();
 8016192:	2203      	movs	r2, #3
 8016194:	2100      	movs	r1, #0
 8016196:	2001      	movs	r0, #1
 8016198:	f7f7 f922 	bl	800d3e0 <xQueueGenericCreate>
 801619c:	4602      	mov	r2, r0
 801619e:	4b43      	ldr	r3, [pc, #268]	; (80162ac <main+0x198>)
 80161a0:	601a      	str	r2, [r3, #0]
	xConsoleMutex    = xSemaphoreCreateMutex();
 80161a2:	2001      	movs	r0, #1
 80161a4:	f7f7 fa22 	bl	800d5ec <xQueueCreateMutex>
 80161a8:	4602      	mov	r2, r0
 80161aa:	4b41      	ldr	r3, [pc, #260]	; (80162b0 <main+0x19c>)
 80161ac:	601a      	str	r2, [r3, #0]
	xConsoleMutex2   = xSemaphoreCreateMutex();
 80161ae:	2001      	movs	r0, #1
 80161b0:	f7f7 fa1c 	bl	800d5ec <xQueueCreateMutex>
 80161b4:	4602      	mov	r2, r0
 80161b6:	4b3f      	ldr	r3, [pc, #252]	; (80162b4 <main+0x1a0>)
 80161b8:	601a      	str	r2, [r3, #0]

	// Create Timer object
	my_timer = xTimerCreate("my_timer", 200, pdTRUE, NULL, vTaskTimer); //pdTrue=auto reload each 200 OS ticks
 80161ba:	4b3f      	ldr	r3, [pc, #252]	; (80162b8 <main+0x1a4>)
 80161bc:	9300      	str	r3, [sp, #0]
 80161be:	2300      	movs	r3, #0
 80161c0:	2201      	movs	r2, #1
 80161c2:	21c8      	movs	r1, #200	; 0xc8
 80161c4:	483d      	ldr	r0, [pc, #244]	; (80162bc <main+0x1a8>)
 80161c6:	f7fc fd01 	bl	8012bcc <xTimerCreate>
 80161ca:	4602      	mov	r2, r0
 80161cc:	4b3c      	ldr	r3, [pc, #240]	; (80162c0 <main+0x1ac>)
 80161ce:	601a      	str	r2, [r3, #0]

	// Start Trace Recording
	vTraceEnable(TRC_START);
 80161d0:	2001      	movs	r0, #1
 80161d2:	f7fd fb33 	bl	801383c <vTraceEnable>

	// Start Timer
	xTimerStart(my_timer, 0);
 80161d6:	4b3a      	ldr	r3, [pc, #232]	; (80162c0 <main+0x1ac>)
 80161d8:	681c      	ldr	r4, [r3, #0]
 80161da:	f7fa fefb 	bl	8010fd4 <xTaskGetTickCount>
 80161de:	4602      	mov	r2, r0
 80161e0:	2300      	movs	r3, #0
 80161e2:	9300      	str	r3, [sp, #0]
 80161e4:	2300      	movs	r3, #0
 80161e6:	2101      	movs	r1, #1
 80161e8:	4620      	mov	r0, r4
 80161ea:	f7fc fd3d 	bl	8012c68 <xTimerGenericCommand>
	ticks = xTimerGetExpiryTime(my_timer);
 80161ee:	4b34      	ldr	r3, [pc, #208]	; (80162c0 <main+0x1ac>)
 80161f0:	681b      	ldr	r3, [r3, #0]
 80161f2:	4618      	mov	r0, r3
 80161f4:	f7fc fdbb 	bl	8012d6e <xTimerGetExpiryTime>
 80161f8:	4602      	mov	r2, r0
 80161fa:	4b32      	ldr	r3, [pc, #200]	; (80162c4 <main+0x1b0>)
 80161fc:	601a      	str	r2, [r3, #0]

	// Register the Trace User Event Channels
	ue1 = xTraceRegisterString("ticks");
 80161fe:	4832      	ldr	r0, [pc, #200]	; (80162c8 <main+0x1b4>)
 8016200:	f7fe f968 	bl	80144d4 <xTraceRegisterString>
 8016204:	4603      	mov	r3, r0
 8016206:	461a      	mov	r2, r3
 8016208:	4b30      	ldr	r3, [pc, #192]	; (80162cc <main+0x1b8>)
 801620a:	801a      	strh	r2, [r3, #0]

	// Create Tasks
	xTaskCreate(vTask_CAN1, "vTask_CAN1", 256, NULL, 5, NULL);
 801620c:	2300      	movs	r3, #0
 801620e:	9301      	str	r3, [sp, #4]
 8016210:	2305      	movs	r3, #5
 8016212:	9300      	str	r3, [sp, #0]
 8016214:	2300      	movs	r3, #0
 8016216:	f44f 7280 	mov.w	r2, #256	; 0x100
 801621a:	492d      	ldr	r1, [pc, #180]	; (80162d0 <main+0x1bc>)
 801621c:	482d      	ldr	r0, [pc, #180]	; (80162d4 <main+0x1c0>)
 801621e:	f7f9 fe31 	bl	800fe84 <xTaskCreate>
	xTaskCreate(vTask_CAN2, "vTask_CAN2", 256, NULL, 2, NULL);
 8016222:	2300      	movs	r3, #0
 8016224:	9301      	str	r3, [sp, #4]
 8016226:	2302      	movs	r3, #2
 8016228:	9300      	str	r3, [sp, #0]
 801622a:	2300      	movs	r3, #0
 801622c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8016230:	4929      	ldr	r1, [pc, #164]	; (80162d8 <main+0x1c4>)
 8016232:	482a      	ldr	r0, [pc, #168]	; (80162dc <main+0x1c8>)
 8016234:	f7f9 fe26 	bl	800fe84 <xTaskCreate>
	xTaskCreate(vTask_ASSERV, "vTask_ASSERV", 256, NULL, 1, NULL);
 8016238:	2300      	movs	r3, #0
 801623a:	9301      	str	r3, [sp, #4]
 801623c:	2301      	movs	r3, #1
 801623e:	9300      	str	r3, [sp, #0]
 8016240:	2300      	movs	r3, #0
 8016242:	f44f 7280 	mov.w	r2, #256	; 0x100
 8016246:	4926      	ldr	r1, [pc, #152]	; (80162e0 <main+0x1cc>)
 8016248:	4826      	ldr	r0, [pc, #152]	; (80162e4 <main+0x1d0>)
 801624a:	f7f9 fe1b 	bl	800fe84 <xTaskCreate>


	// Start the Scheduler
	vTaskStartScheduler();
 801624e:	f7fa fd85 	bl	8010d5c <vTaskStartScheduler>
	my_printf("FREE RTOS Start!\r\n");
 8016252:	4825      	ldr	r0, [pc, #148]	; (80162e8 <main+0x1d4>)
 8016254:	f000 fb02 	bl	801685c <my_printf>
	// Loop forever
	while(1)
	{
		// The program should never be here...
		// If you get there, there's something wrong...
		my_printf("\r\nERROR: FreeRTOS!\r\n");
 8016258:	4824      	ldr	r0, [pc, #144]	; (80162ec <main+0x1d8>)
 801625a:	f000 faff 	bl	801685c <my_printf>
		// LED signal
		BSP_LED_Toggle(GREEN);
 801625e:	2000      	movs	r0, #0
 8016260:	f000 fc3a 	bl	8016ad8 <BSP_LED_Toggle>
		delay_ms(50);
 8016264:	2032      	movs	r0, #50	; 0x32
 8016266:	f001 fa5f 	bl	8017728 <delay_ms>
		BSP_LED_Toggle(BLUE);
 801626a:	2001      	movs	r0, #1
 801626c:	f000 fc34 	bl	8016ad8 <BSP_LED_Toggle>
		delay_ms(50);
 8016270:	2032      	movs	r0, #50	; 0x32
 8016272:	f001 fa59 	bl	8017728 <delay_ms>
		BSP_LED_Toggle(RED);
 8016276:	2002      	movs	r0, #2
 8016278:	f000 fc2e 	bl	8016ad8 <BSP_LED_Toggle>
		delay_ms(50);
 801627c:	2032      	movs	r0, #50	; 0x32
 801627e:	f001 fa53 	bl	8017728 <delay_ms>
		my_printf("\r\nERROR: FreeRTOS!\r\n");
 8016282:	e7e9      	b.n	8016258 <main+0x144>
 8016284:	08019740 	.word	0x08019740
 8016288:	20000020 	.word	0x20000020
 801628c:	08019754 	.word	0x08019754
 8016290:	08019768 	.word	0x08019768
 8016294:	08019778 	.word	0x08019778
 8016298:	08019788 	.word	0x08019788
 801629c:	08019798 	.word	0x08019798
 80162a0:	080197ac 	.word	0x080197ac
 80162a4:	40006800 	.word	0x40006800
 80162a8:	2000383c 	.word	0x2000383c
 80162ac:	2000381c 	.word	0x2000381c
 80162b0:	20003834 	.word	0x20003834
 80162b4:	20003828 	.word	0x20003828
 80162b8:	080162f1 	.word	0x080162f1
 80162bc:	080197c4 	.word	0x080197c4
 80162c0:	2000382c 	.word	0x2000382c
 80162c4:	20003838 	.word	0x20003838
 80162c8:	080197d0 	.word	0x080197d0
 80162cc:	20003820 	.word	0x20003820
 80162d0:	080197d8 	.word	0x080197d8
 80162d4:	08016095 	.word	0x08016095
 80162d8:	080197e4 	.word	0x080197e4
 80162dc:	080160d5 	.word	0x080160d5
 80162e0:	080197f0 	.word	0x080197f0
 80162e4:	08015ce9 	.word	0x08015ce9
 80162e8:	08019800 	.word	0x08019800
 80162ec:	08019814 	.word	0x08019814

080162f0 <vTaskTimer>:

/*
 * Timer Callback
 */
void vTaskTimer (TimerHandle_t xTimer)
{
 80162f0:	b580      	push	{r7, lr}
 80162f2:	b082      	sub	sp, #8
 80162f4:	af00      	add	r7, sp, #0
 80162f6:	6078      	str	r0, [r7, #4]

	my_printf("0)Timer callback\r\n");
 80162f8:	4806      	ldr	r0, [pc, #24]	; (8016314 <vTaskTimer+0x24>)
 80162fa:	f000 faaf 	bl	801685c <my_printf>
	ConfigEncodeur(CAN2);
 80162fe:	4806      	ldr	r0, [pc, #24]	; (8016318 <vTaskTimer+0x28>)
 8016300:	f001 fa87 	bl	8017812 <ConfigEncodeur>
	BSP_LED_Toggle(GREEN);
 8016304:	2000      	movs	r0, #0
 8016306:	f000 fbe7 	bl	8016ad8 <BSP_LED_Toggle>
}
 801630a:	bf00      	nop
 801630c:	3708      	adds	r7, #8
 801630e:	46bd      	mov	sp, r7
 8016310:	bd80      	pop	{r7, pc}
 8016312:	bf00      	nop
 8016314:	0801982c 	.word	0x0801982c
 8016318:	40006800 	.word	0x40006800

0801631c <SystemClock_Config>:
 * 	SDIO, USB							-> 48MHz from PLLQ
 *
 * 	Note : CPU can operate at 180MHz but such setting is not suitable for a 48MHz on USB/SDIO
 */
uint8_t SystemClock_Config()
{
 801631c:	b580      	push	{r7, lr}
 801631e:	b082      	sub	sp, #8
 8016320:	af00      	add	r7, sp, #0
	uint32_t	status;
	uint32_t	timeout;

	// Start HSE in Bypass Mode
	RCC->CR |= RCC_CR_HSEBYP;
 8016322:	4a64      	ldr	r2, [pc, #400]	; (80164b4 <SystemClock_Config+0x198>)
 8016324:	4b63      	ldr	r3, [pc, #396]	; (80164b4 <SystemClock_Config+0x198>)
 8016326:	681b      	ldr	r3, [r3, #0]
 8016328:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 801632c:	6013      	str	r3, [r2, #0]
	RCC->CR |= RCC_CR_HSEON;
 801632e:	4a61      	ldr	r2, [pc, #388]	; (80164b4 <SystemClock_Config+0x198>)
 8016330:	4b60      	ldr	r3, [pc, #384]	; (80164b4 <SystemClock_Config+0x198>)
 8016332:	681b      	ldr	r3, [r3, #0]
 8016334:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8016338:	6013      	str	r3, [r2, #0]

	// Wait until HSE is ready
	timeout = 1000;
 801633a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801633e:	607b      	str	r3, [r7, #4]

	do
	{
		status = RCC->CR & RCC_CR_HSERDY_Msk;
 8016340:	4b5c      	ldr	r3, [pc, #368]	; (80164b4 <SystemClock_Config+0x198>)
 8016342:	681b      	ldr	r3, [r3, #0]
 8016344:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8016348:	603b      	str	r3, [r7, #0]
		timeout--;
 801634a:	687b      	ldr	r3, [r7, #4]
 801634c:	3b01      	subs	r3, #1
 801634e:	607b      	str	r3, [r7, #4]
	} while ((status == 0) && (timeout > 0));
 8016350:	683b      	ldr	r3, [r7, #0]
 8016352:	2b00      	cmp	r3, #0
 8016354:	d102      	bne.n	801635c <SystemClock_Config+0x40>
 8016356:	687b      	ldr	r3, [r7, #4]
 8016358:	2b00      	cmp	r3, #0
 801635a:	d1f1      	bne.n	8016340 <SystemClock_Config+0x24>

	if (timeout == 0) return (1);	// HSE error
 801635c:	687b      	ldr	r3, [r7, #4]
 801635e:	2b00      	cmp	r3, #0
 8016360:	d101      	bne.n	8016366 <SystemClock_Config+0x4a>
 8016362:	2301      	movs	r3, #1
 8016364:	e0a1      	b.n	80164aa <SystemClock_Config+0x18e>


	// Enable the power regulator scale mode 1
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8016366:	4a53      	ldr	r2, [pc, #332]	; (80164b4 <SystemClock_Config+0x198>)
 8016368:	4b52      	ldr	r3, [pc, #328]	; (80164b4 <SystemClock_Config+0x198>)
 801636a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801636c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8016370:	6413      	str	r3, [r2, #64]	; 0x40
	PWR->CR |= 0x03 <<14;
 8016372:	4a51      	ldr	r2, [pc, #324]	; (80164b8 <SystemClock_Config+0x19c>)
 8016374:	4b50      	ldr	r3, [pc, #320]	; (80164b8 <SystemClock_Config+0x19c>)
 8016376:	681b      	ldr	r3, [r3, #0]
 8016378:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801637c:	6013      	str	r3, [r2, #0]
	#define PLL_M	8		// 8MHz HSE down-to 1MHz PLL input
	#define PLL_N	336		// 336 MHz VCO output
	#define PLL_P	2		// 168 MHz PLL output
	#define PLL_Q	7		// 48  MHz (USB)

	RCC->PLLCFGR = PLL_M | (PLL_N <<6) | (((PLL_P >> 1) -1) << 16) | (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 801637e:	4b4d      	ldr	r3, [pc, #308]	; (80164b4 <SystemClock_Config+0x198>)
 8016380:	4a4e      	ldr	r2, [pc, #312]	; (80164bc <SystemClock_Config+0x1a0>)
 8016382:	605a      	str	r2, [r3, #4]

	// Enable the main PLL
	RCC-> CR |= RCC_CR_PLLON;
 8016384:	4a4b      	ldr	r2, [pc, #300]	; (80164b4 <SystemClock_Config+0x198>)
 8016386:	4b4b      	ldr	r3, [pc, #300]	; (80164b4 <SystemClock_Config+0x198>)
 8016388:	681b      	ldr	r3, [r3, #0]
 801638a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801638e:	6013      	str	r3, [r2, #0]

	// Start Over-Drive power mode
	PWR->CR |= PWR_CR_ODEN;
 8016390:	4a49      	ldr	r2, [pc, #292]	; (80164b8 <SystemClock_Config+0x19c>)
 8016392:	4b49      	ldr	r3, [pc, #292]	; (80164b8 <SystemClock_Config+0x19c>)
 8016394:	681b      	ldr	r3, [r3, #0]
 8016396:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801639a:	6013      	str	r3, [r2, #0]

	// Wait until Over-Drive is started
	timeout = 1000;
 801639c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80163a0:	607b      	str	r3, [r7, #4]

	do
	{
		status = PWR->CSR & PWR_CSR_ODRDY_Msk;
 80163a2:	4b45      	ldr	r3, [pc, #276]	; (80164b8 <SystemClock_Config+0x19c>)
 80163a4:	685b      	ldr	r3, [r3, #4]
 80163a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80163aa:	603b      	str	r3, [r7, #0]
		timeout--;
 80163ac:	687b      	ldr	r3, [r7, #4]
 80163ae:	3b01      	subs	r3, #1
 80163b0:	607b      	str	r3, [r7, #4]
	} while ((status == 0) && (timeout > 0));
 80163b2:	683b      	ldr	r3, [r7, #0]
 80163b4:	2b00      	cmp	r3, #0
 80163b6:	d102      	bne.n	80163be <SystemClock_Config+0xa2>
 80163b8:	687b      	ldr	r3, [r7, #4]
 80163ba:	2b00      	cmp	r3, #0
 80163bc:	d1f1      	bne.n	80163a2 <SystemClock_Config+0x86>

	if (timeout == 0) return (2);	// PWR error
 80163be:	687b      	ldr	r3, [r7, #4]
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	d101      	bne.n	80163c8 <SystemClock_Config+0xac>
 80163c4:	2302      	movs	r3, #2
 80163c6:	e070      	b.n	80164aa <SystemClock_Config+0x18e>


	// Switch power to Over-Drive source
	PWR->CR |= PWR_CR_ODSWEN;
 80163c8:	4a3b      	ldr	r2, [pc, #236]	; (80164b8 <SystemClock_Config+0x19c>)
 80163ca:	4b3b      	ldr	r3, [pc, #236]	; (80164b8 <SystemClock_Config+0x19c>)
 80163cc:	681b      	ldr	r3, [r3, #0]
 80163ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80163d2:	6013      	str	r3, [r2, #0]

	// Wait until power source has been switched
	timeout = 1000;
 80163d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80163d8:	607b      	str	r3, [r7, #4]

	do
	{
		status = PWR->CSR & PWR_CSR_ODSWRDY_Msk;
 80163da:	4b37      	ldr	r3, [pc, #220]	; (80164b8 <SystemClock_Config+0x19c>)
 80163dc:	685b      	ldr	r3, [r3, #4]
 80163de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80163e2:	603b      	str	r3, [r7, #0]
		timeout--;
 80163e4:	687b      	ldr	r3, [r7, #4]
 80163e6:	3b01      	subs	r3, #1
 80163e8:	607b      	str	r3, [r7, #4]
	} while ((status == 0) && (timeout > 0));
 80163ea:	683b      	ldr	r3, [r7, #0]
 80163ec:	2b00      	cmp	r3, #0
 80163ee:	d102      	bne.n	80163f6 <SystemClock_Config+0xda>
 80163f0:	687b      	ldr	r3, [r7, #4]
 80163f2:	2b00      	cmp	r3, #0
 80163f4:	d1f1      	bne.n	80163da <SystemClock_Config+0xbe>

	if (timeout == 0) return (2);	// PWR error
 80163f6:	687b      	ldr	r3, [r7, #4]
 80163f8:	2b00      	cmp	r3, #0
 80163fa:	d101      	bne.n	8016400 <SystemClock_Config+0xe4>
 80163fc:	2302      	movs	r3, #2
 80163fe:	e054      	b.n	80164aa <SystemClock_Config+0x18e>


	// Enable FLASH Instruction Cache and Data Cache
	FLASH->ACR |= FLASH_ACR_DCEN | FLASH_ACR_ICEN;
 8016400:	4a2f      	ldr	r2, [pc, #188]	; (80164c0 <SystemClock_Config+0x1a4>)
 8016402:	4b2f      	ldr	r3, [pc, #188]	; (80164c0 <SystemClock_Config+0x1a4>)
 8016404:	681b      	ldr	r3, [r3, #0]
 8016406:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 801640a:	6013      	str	r3, [r2, #0]

	// Configure Prefetch and wait state
	FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_LATENCY_4WS;
 801640c:	4b2c      	ldr	r3, [pc, #176]	; (80164c0 <SystemClock_Config+0x1a4>)
 801640e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8016412:	601a      	str	r2, [r3, #0]
	// Configure AHB/APB prescalers
	// AHB  Prescaler = /1	-> 168 MHz
	// APB1 Prescaler = /4  -> 42  MHz
	// APB2 Prescaler = /2  -> 84 MHz

	RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8016414:	4a27      	ldr	r2, [pc, #156]	; (80164b4 <SystemClock_Config+0x198>)
 8016416:	4b27      	ldr	r3, [pc, #156]	; (80164b4 <SystemClock_Config+0x198>)
 8016418:	689b      	ldr	r3, [r3, #8]
 801641a:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 801641c:	4a25      	ldr	r2, [pc, #148]	; (80164b4 <SystemClock_Config+0x198>)
 801641e:	4b25      	ldr	r3, [pc, #148]	; (80164b4 <SystemClock_Config+0x198>)
 8016420:	689b      	ldr	r3, [r3, #8]
 8016422:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8016426:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8016428:	4a22      	ldr	r2, [pc, #136]	; (80164b4 <SystemClock_Config+0x198>)
 801642a:	4b22      	ldr	r3, [pc, #136]	; (80164b4 <SystemClock_Config+0x198>)
 801642c:	689b      	ldr	r3, [r3, #8]
 801642e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8016432:	6093      	str	r3, [r2, #8]

	// Wait until PLL is ready
	timeout = 1000;
 8016434:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8016438:	607b      	str	r3, [r7, #4]

	do
	{
		status = RCC->CR & RCC_CR_PLLRDY_Msk;
 801643a:	4b1e      	ldr	r3, [pc, #120]	; (80164b4 <SystemClock_Config+0x198>)
 801643c:	681b      	ldr	r3, [r3, #0]
 801643e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8016442:	603b      	str	r3, [r7, #0]
		timeout--;
 8016444:	687b      	ldr	r3, [r7, #4]
 8016446:	3b01      	subs	r3, #1
 8016448:	607b      	str	r3, [r7, #4]
	} while ((status == 0) && (timeout > 0));
 801644a:	683b      	ldr	r3, [r7, #0]
 801644c:	2b00      	cmp	r3, #0
 801644e:	d102      	bne.n	8016456 <SystemClock_Config+0x13a>
 8016450:	687b      	ldr	r3, [r7, #4]
 8016452:	2b00      	cmp	r3, #0
 8016454:	d1f1      	bne.n	801643a <SystemClock_Config+0x11e>

	if (timeout == 0) return (3);	// PLL error
 8016456:	687b      	ldr	r3, [r7, #4]
 8016458:	2b00      	cmp	r3, #0
 801645a:	d101      	bne.n	8016460 <SystemClock_Config+0x144>
 801645c:	2303      	movs	r3, #3
 801645e:	e024      	b.n	80164aa <SystemClock_Config+0x18e>


	// Select the main PLL as system clock source
	RCC->CFGR &= ~RCC_CFGR_SW;
 8016460:	4a14      	ldr	r2, [pc, #80]	; (80164b4 <SystemClock_Config+0x198>)
 8016462:	4b14      	ldr	r3, [pc, #80]	; (80164b4 <SystemClock_Config+0x198>)
 8016464:	689b      	ldr	r3, [r3, #8]
 8016466:	f023 0303 	bic.w	r3, r3, #3
 801646a:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 801646c:	4a11      	ldr	r2, [pc, #68]	; (80164b4 <SystemClock_Config+0x198>)
 801646e:	4b11      	ldr	r3, [pc, #68]	; (80164b4 <SystemClock_Config+0x198>)
 8016470:	689b      	ldr	r3, [r3, #8]
 8016472:	f043 0302 	orr.w	r3, r3, #2
 8016476:	6093      	str	r3, [r2, #8]

	// Wait until PLL becomes main switch input
	timeout = 1000;
 8016478:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801647c:	607b      	str	r3, [r7, #4]

	do
	{
		status = (RCC->CFGR & RCC_CFGR_SWS_Msk);
 801647e:	4b0d      	ldr	r3, [pc, #52]	; (80164b4 <SystemClock_Config+0x198>)
 8016480:	689b      	ldr	r3, [r3, #8]
 8016482:	f003 030c 	and.w	r3, r3, #12
 8016486:	603b      	str	r3, [r7, #0]
		timeout--;
 8016488:	687b      	ldr	r3, [r7, #4]
 801648a:	3b01      	subs	r3, #1
 801648c:	607b      	str	r3, [r7, #4]
	} while ((status != RCC_CFGR_SWS_PLL) && (timeout > 0));
 801648e:	683b      	ldr	r3, [r7, #0]
 8016490:	2b08      	cmp	r3, #8
 8016492:	d002      	beq.n	801649a <SystemClock_Config+0x17e>
 8016494:	687b      	ldr	r3, [r7, #4]
 8016496:	2b00      	cmp	r3, #0
 8016498:	d1f1      	bne.n	801647e <SystemClock_Config+0x162>

	if (timeout == 0) return (4);	// SW error
 801649a:	687b      	ldr	r3, [r7, #4]
 801649c:	2b00      	cmp	r3, #0
 801649e:	d101      	bne.n	80164a4 <SystemClock_Config+0x188>
 80164a0:	2304      	movs	r3, #4
 80164a2:	e002      	b.n	80164aa <SystemClock_Config+0x18e>


	// Update System core clock
	SystemCoreClockUpdate();
 80164a4:	f001 fa22 	bl	80178ec <SystemCoreClockUpdate>
	return (0);
 80164a8:	2300      	movs	r3, #0
}
 80164aa:	4618      	mov	r0, r3
 80164ac:	3708      	adds	r7, #8
 80164ae:	46bd      	mov	sp, r7
 80164b0:	bd80      	pop	{r7, pc}
 80164b2:	bf00      	nop
 80164b4:	40023800 	.word	0x40023800
 80164b8:	40007000 	.word	0x40007000
 80164bc:	07405408 	.word	0x07405408
 80164c0:	40023c00 	.word	0x40023c00

080164c4 <printchar>:

#include <stdarg.h>
#include "stm32f4xx.h"

static void printchar(char **str, int c)
{
 80164c4:	b480      	push	{r7}
 80164c6:	b083      	sub	sp, #12
 80164c8:	af00      	add	r7, sp, #0
 80164ca:	6078      	str	r0, [r7, #4]
 80164cc:	6039      	str	r1, [r7, #0]
	if (str) {
 80164ce:	687b      	ldr	r3, [r7, #4]
 80164d0:	2b00      	cmp	r3, #0
 80164d2:	d00a      	beq.n	80164ea <printchar+0x26>
		**str = c;
 80164d4:	687b      	ldr	r3, [r7, #4]
 80164d6:	681b      	ldr	r3, [r3, #0]
 80164d8:	683a      	ldr	r2, [r7, #0]
 80164da:	b2d2      	uxtb	r2, r2
 80164dc:	701a      	strb	r2, [r3, #0]
		++(*str);
 80164de:	687b      	ldr	r3, [r7, #4]
 80164e0:	681b      	ldr	r3, [r3, #0]
 80164e2:	1c5a      	adds	r2, r3, #1
 80164e4:	687b      	ldr	r3, [r7, #4]
 80164e6:	601a      	str	r2, [r3, #0]
	else
	{
		while ( (USART3->SR & USART_SR_TC) != USART_SR_TC);
		USART3->DR = c;
	}
}
 80164e8:	e009      	b.n	80164fe <printchar+0x3a>
		while ( (USART3->SR & USART_SR_TC) != USART_SR_TC);
 80164ea:	bf00      	nop
 80164ec:	4b07      	ldr	r3, [pc, #28]	; (801650c <printchar+0x48>)
 80164ee:	681b      	ldr	r3, [r3, #0]
 80164f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80164f4:	2b40      	cmp	r3, #64	; 0x40
 80164f6:	d1f9      	bne.n	80164ec <printchar+0x28>
		USART3->DR = c;
 80164f8:	4a04      	ldr	r2, [pc, #16]	; (801650c <printchar+0x48>)
 80164fa:	683b      	ldr	r3, [r7, #0]
 80164fc:	6053      	str	r3, [r2, #4]
}
 80164fe:	bf00      	nop
 8016500:	370c      	adds	r7, #12
 8016502:	46bd      	mov	sp, r7
 8016504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016508:	4770      	bx	lr
 801650a:	bf00      	nop
 801650c:	40004800 	.word	0x40004800

08016510 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
 8016510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016514:	b084      	sub	sp, #16
 8016516:	af00      	add	r7, sp, #0
 8016518:	60f8      	str	r0, [r7, #12]
 801651a:	60b9      	str	r1, [r7, #8]
 801651c:	607a      	str	r2, [r7, #4]
 801651e:	603b      	str	r3, [r7, #0]
	register int pc = 0, padchar = ' ';
 8016520:	2400      	movs	r4, #0
 8016522:	f04f 0820 	mov.w	r8, #32

	if (width > 0) {
 8016526:	687b      	ldr	r3, [r7, #4]
 8016528:	2b00      	cmp	r3, #0
 801652a:	dd17      	ble.n	801655c <prints+0x4c>
		register int len = 0;
 801652c:	2500      	movs	r5, #0
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
 801652e:	68be      	ldr	r6, [r7, #8]
 8016530:	e001      	b.n	8016536 <prints+0x26>
 8016532:	3501      	adds	r5, #1
 8016534:	3601      	adds	r6, #1
 8016536:	7833      	ldrb	r3, [r6, #0]
 8016538:	2b00      	cmp	r3, #0
 801653a:	d1fa      	bne.n	8016532 <prints+0x22>
		if (len >= width) width = 0;
 801653c:	687b      	ldr	r3, [r7, #4]
 801653e:	429d      	cmp	r5, r3
 8016540:	db02      	blt.n	8016548 <prints+0x38>
 8016542:	2300      	movs	r3, #0
 8016544:	607b      	str	r3, [r7, #4]
 8016546:	e002      	b.n	801654e <prints+0x3e>
		else width -= len;
 8016548:	687b      	ldr	r3, [r7, #4]
 801654a:	1b5b      	subs	r3, r3, r5
 801654c:	607b      	str	r3, [r7, #4]
		if (pad & PAD_ZERO) padchar = '0';
 801654e:	683b      	ldr	r3, [r7, #0]
 8016550:	f003 0302 	and.w	r3, r3, #2
 8016554:	2b00      	cmp	r3, #0
 8016556:	d001      	beq.n	801655c <prints+0x4c>
 8016558:	f04f 0830 	mov.w	r8, #48	; 0x30
	}
	if (!(pad & PAD_RIGHT)) {
 801655c:	683b      	ldr	r3, [r7, #0]
 801655e:	f003 0301 	and.w	r3, r3, #1
 8016562:	2b00      	cmp	r3, #0
 8016564:	d116      	bne.n	8016594 <prints+0x84>
		for ( ; width > 0; --width) {
 8016566:	e007      	b.n	8016578 <prints+0x68>
			printchar (out, padchar);
 8016568:	4641      	mov	r1, r8
 801656a:	68f8      	ldr	r0, [r7, #12]
 801656c:	f7ff ffaa 	bl	80164c4 <printchar>
			++pc;
 8016570:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
 8016572:	687b      	ldr	r3, [r7, #4]
 8016574:	3b01      	subs	r3, #1
 8016576:	607b      	str	r3, [r7, #4]
 8016578:	687b      	ldr	r3, [r7, #4]
 801657a:	2b00      	cmp	r3, #0
 801657c:	dcf4      	bgt.n	8016568 <prints+0x58>
		}
	}
	for ( ; *string ; ++string) {
 801657e:	e009      	b.n	8016594 <prints+0x84>
		printchar (out, *string);
 8016580:	68bb      	ldr	r3, [r7, #8]
 8016582:	781b      	ldrb	r3, [r3, #0]
 8016584:	4619      	mov	r1, r3
 8016586:	68f8      	ldr	r0, [r7, #12]
 8016588:	f7ff ff9c 	bl	80164c4 <printchar>
		++pc;
 801658c:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
 801658e:	68bb      	ldr	r3, [r7, #8]
 8016590:	3301      	adds	r3, #1
 8016592:	60bb      	str	r3, [r7, #8]
 8016594:	68bb      	ldr	r3, [r7, #8]
 8016596:	781b      	ldrb	r3, [r3, #0]
 8016598:	2b00      	cmp	r3, #0
 801659a:	d1f1      	bne.n	8016580 <prints+0x70>
	}
	for ( ; width > 0; --width) {
 801659c:	e007      	b.n	80165ae <prints+0x9e>
		printchar (out, padchar);
 801659e:	4641      	mov	r1, r8
 80165a0:	68f8      	ldr	r0, [r7, #12]
 80165a2:	f7ff ff8f 	bl	80164c4 <printchar>
		++pc;
 80165a6:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
 80165a8:	687b      	ldr	r3, [r7, #4]
 80165aa:	3b01      	subs	r3, #1
 80165ac:	607b      	str	r3, [r7, #4]
 80165ae:	687b      	ldr	r3, [r7, #4]
 80165b0:	2b00      	cmp	r3, #0
 80165b2:	dcf4      	bgt.n	801659e <prints+0x8e>
	}

	return pc;
 80165b4:	4623      	mov	r3, r4
}
 80165b6:	4618      	mov	r0, r3
 80165b8:	3710      	adds	r7, #16
 80165ba:	46bd      	mov	sp, r7
 80165bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080165c0 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
 80165c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80165c4:	b089      	sub	sp, #36	; 0x24
 80165c6:	af00      	add	r7, sp, #0
 80165c8:	60f8      	str	r0, [r7, #12]
 80165ca:	60b9      	str	r1, [r7, #8]
 80165cc:	607a      	str	r2, [r7, #4]
 80165ce:	603b      	str	r3, [r7, #0]
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 80165d0:	f04f 0900 	mov.w	r9, #0
 80165d4:	2600      	movs	r6, #0
	register unsigned int u = i;
 80165d6:	68bd      	ldr	r5, [r7, #8]

	if (i == 0) {
 80165d8:	68bb      	ldr	r3, [r7, #8]
 80165da:	2b00      	cmp	r3, #0
 80165dc:	d10c      	bne.n	80165f8 <printi+0x38>
		print_buf[0] = '0';
 80165de:	2330      	movs	r3, #48	; 0x30
 80165e0:	753b      	strb	r3, [r7, #20]
		print_buf[1] = '\0';
 80165e2:	2300      	movs	r3, #0
 80165e4:	757b      	strb	r3, [r7, #21]
		return prints (out, print_buf, width, pad);
 80165e6:	f107 0114 	add.w	r1, r7, #20
 80165ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80165ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80165ee:	68f8      	ldr	r0, [r7, #12]
 80165f0:	f7ff ff8e 	bl	8016510 <prints>
 80165f4:	4603      	mov	r3, r0
 80165f6:	e04a      	b.n	801668e <printi+0xce>
	}

	if (sg && b == 10 && i < 0) {
 80165f8:	683b      	ldr	r3, [r7, #0]
 80165fa:	2b00      	cmp	r3, #0
 80165fc:	d00a      	beq.n	8016614 <printi+0x54>
 80165fe:	687b      	ldr	r3, [r7, #4]
 8016600:	2b0a      	cmp	r3, #10
 8016602:	d107      	bne.n	8016614 <printi+0x54>
 8016604:	68bb      	ldr	r3, [r7, #8]
 8016606:	2b00      	cmp	r3, #0
 8016608:	da04      	bge.n	8016614 <printi+0x54>
		neg = 1;
 801660a:	f04f 0901 	mov.w	r9, #1
		u = -i;
 801660e:	68bb      	ldr	r3, [r7, #8]
 8016610:	425b      	negs	r3, r3
 8016612:	461d      	mov	r5, r3
	}

	s = print_buf + PRINT_BUF_LEN-1;
 8016614:	f107 0414 	add.w	r4, r7, #20
 8016618:	340b      	adds	r4, #11
	*s = '\0';
 801661a:	2300      	movs	r3, #0
 801661c:	7023      	strb	r3, [r4, #0]

	while (u) {
 801661e:	e015      	b.n	801664c <printi+0x8c>
		t = u % b;
 8016620:	687b      	ldr	r3, [r7, #4]
 8016622:	fbb5 f2f3 	udiv	r2, r5, r3
 8016626:	fb03 f302 	mul.w	r3, r3, r2
 801662a:	1aeb      	subs	r3, r5, r3
 801662c:	4698      	mov	r8, r3
		if( t >= 10 )
 801662e:	f1b8 0f09 	cmp.w	r8, #9
 8016632:	dd02      	ble.n	801663a <printi+0x7a>
			t += letbase - '0' - 10;
 8016634:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016636:	3b3a      	subs	r3, #58	; 0x3a
 8016638:	4498      	add	r8, r3
		*--s = t + '0';
 801663a:	3c01      	subs	r4, #1
 801663c:	fa5f f388 	uxtb.w	r3, r8
 8016640:	3330      	adds	r3, #48	; 0x30
 8016642:	b2db      	uxtb	r3, r3
 8016644:	7023      	strb	r3, [r4, #0]
		u /= b;
 8016646:	687b      	ldr	r3, [r7, #4]
 8016648:	fbb5 f5f3 	udiv	r5, r5, r3
	while (u) {
 801664c:	2d00      	cmp	r5, #0
 801664e:	d1e7      	bne.n	8016620 <printi+0x60>
	}

	if (neg) {
 8016650:	f1b9 0f00 	cmp.w	r9, #0
 8016654:	d013      	beq.n	801667e <printi+0xbe>
		if( width && (pad & PAD_ZERO) ) {
 8016656:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016658:	2b00      	cmp	r3, #0
 801665a:	d00d      	beq.n	8016678 <printi+0xb8>
 801665c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801665e:	f003 0302 	and.w	r3, r3, #2
 8016662:	2b00      	cmp	r3, #0
 8016664:	d008      	beq.n	8016678 <printi+0xb8>
			printchar (out, '-');
 8016666:	212d      	movs	r1, #45	; 0x2d
 8016668:	68f8      	ldr	r0, [r7, #12]
 801666a:	f7ff ff2b 	bl	80164c4 <printchar>
			++pc;
 801666e:	3601      	adds	r6, #1
			--width;
 8016670:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016672:	3b01      	subs	r3, #1
 8016674:	643b      	str	r3, [r7, #64]	; 0x40
 8016676:	e002      	b.n	801667e <printi+0xbe>
		}
		else {
			*--s = '-';
 8016678:	3c01      	subs	r4, #1
 801667a:	232d      	movs	r3, #45	; 0x2d
 801667c:	7023      	strb	r3, [r4, #0]
		}
	}

	return pc + prints (out, s, width, pad);
 801667e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016680:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8016682:	4621      	mov	r1, r4
 8016684:	68f8      	ldr	r0, [r7, #12]
 8016686:	f7ff ff43 	bl	8016510 <prints>
 801668a:	4603      	mov	r3, r0
 801668c:	4433      	add	r3, r6
}
 801668e:	4618      	mov	r0, r3
 8016690:	3724      	adds	r7, #36	; 0x24
 8016692:	46bd      	mov	sp, r7
 8016694:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08016698 <print>:

static int print(char **out, const char *format, va_list args )
{
 8016698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801669c:	b08a      	sub	sp, #40	; 0x28
 801669e:	af04      	add	r7, sp, #16
 80166a0:	60f8      	str	r0, [r7, #12]
 80166a2:	60b9      	str	r1, [r7, #8]
 80166a4:	607a      	str	r2, [r7, #4]
	register int width, pad;
	register int pc = 0;
 80166a6:	2400      	movs	r4, #0
	char scr[2];

	for (; *format != 0; ++format) {
 80166a8:	e0c2      	b.n	8016830 <print+0x198>
		if (*format == '%') {
 80166aa:	68bb      	ldr	r3, [r7, #8]
 80166ac:	781b      	ldrb	r3, [r3, #0]
 80166ae:	2b25      	cmp	r3, #37	; 0x25
 80166b0:	f040 80b4 	bne.w	801681c <print+0x184>
			++format;
 80166b4:	68bb      	ldr	r3, [r7, #8]
 80166b6:	3301      	adds	r3, #1
 80166b8:	60bb      	str	r3, [r7, #8]
			width = pad = 0;
 80166ba:	2600      	movs	r6, #0
 80166bc:	4635      	mov	r5, r6
			if (*format == '\0') break;
 80166be:	68bb      	ldr	r3, [r7, #8]
 80166c0:	781b      	ldrb	r3, [r3, #0]
 80166c2:	2b00      	cmp	r3, #0
 80166c4:	f000 80ba 	beq.w	801683c <print+0x1a4>
			if (*format == '%') goto out;
 80166c8:	68bb      	ldr	r3, [r7, #8]
 80166ca:	781b      	ldrb	r3, [r3, #0]
 80166cc:	2b25      	cmp	r3, #37	; 0x25
 80166ce:	f000 80a4 	beq.w	801681a <print+0x182>
			if (*format == '-') {
 80166d2:	68bb      	ldr	r3, [r7, #8]
 80166d4:	781b      	ldrb	r3, [r3, #0]
 80166d6:	2b2d      	cmp	r3, #45	; 0x2d
 80166d8:	d109      	bne.n	80166ee <print+0x56>
				++format;
 80166da:	68bb      	ldr	r3, [r7, #8]
 80166dc:	3301      	adds	r3, #1
 80166de:	60bb      	str	r3, [r7, #8]
				pad = PAD_RIGHT;
 80166e0:	2601      	movs	r6, #1
			}
			while (*format == '0') {
 80166e2:	e004      	b.n	80166ee <print+0x56>
				++format;
 80166e4:	68bb      	ldr	r3, [r7, #8]
 80166e6:	3301      	adds	r3, #1
 80166e8:	60bb      	str	r3, [r7, #8]
				pad |= PAD_ZERO;
 80166ea:	f046 0602 	orr.w	r6, r6, #2
			while (*format == '0') {
 80166ee:	68bb      	ldr	r3, [r7, #8]
 80166f0:	781b      	ldrb	r3, [r3, #0]
 80166f2:	2b30      	cmp	r3, #48	; 0x30
 80166f4:	d0f6      	beq.n	80166e4 <print+0x4c>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 80166f6:	e00b      	b.n	8016710 <print+0x78>
				width *= 10;
 80166f8:	462b      	mov	r3, r5
 80166fa:	009b      	lsls	r3, r3, #2
 80166fc:	442b      	add	r3, r5
 80166fe:	005b      	lsls	r3, r3, #1
 8016700:	461d      	mov	r5, r3
				width += *format - '0';
 8016702:	68bb      	ldr	r3, [r7, #8]
 8016704:	781b      	ldrb	r3, [r3, #0]
 8016706:	3b30      	subs	r3, #48	; 0x30
 8016708:	441d      	add	r5, r3
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 801670a:	68bb      	ldr	r3, [r7, #8]
 801670c:	3301      	adds	r3, #1
 801670e:	60bb      	str	r3, [r7, #8]
 8016710:	68bb      	ldr	r3, [r7, #8]
 8016712:	781b      	ldrb	r3, [r3, #0]
 8016714:	2b2f      	cmp	r3, #47	; 0x2f
 8016716:	d903      	bls.n	8016720 <print+0x88>
 8016718:	68bb      	ldr	r3, [r7, #8]
 801671a:	781b      	ldrb	r3, [r3, #0]
 801671c:	2b39      	cmp	r3, #57	; 0x39
 801671e:	d9eb      	bls.n	80166f8 <print+0x60>
			}
			if( *format == 's' ) {
 8016720:	68bb      	ldr	r3, [r7, #8]
 8016722:	781b      	ldrb	r3, [r3, #0]
 8016724:	2b73      	cmp	r3, #115	; 0x73
 8016726:	d112      	bne.n	801674e <print+0xb6>
				register char *s = (char *)va_arg( args, int );
 8016728:	687b      	ldr	r3, [r7, #4]
 801672a:	1d1a      	adds	r2, r3, #4
 801672c:	607a      	str	r2, [r7, #4]
 801672e:	681b      	ldr	r3, [r3, #0]
 8016730:	4698      	mov	r8, r3
				pc += prints (out, s?s:"(null)", width, pad);
 8016732:	f1b8 0f00 	cmp.w	r8, #0
 8016736:	d001      	beq.n	801673c <print+0xa4>
 8016738:	4641      	mov	r1, r8
 801673a:	e000      	b.n	801673e <print+0xa6>
 801673c:	4946      	ldr	r1, [pc, #280]	; (8016858 <print+0x1c0>)
 801673e:	4633      	mov	r3, r6
 8016740:	462a      	mov	r2, r5
 8016742:	68f8      	ldr	r0, [r7, #12]
 8016744:	f7ff fee4 	bl	8016510 <prints>
 8016748:	4603      	mov	r3, r0
 801674a:	441c      	add	r4, r3
				continue;
 801674c:	e06d      	b.n	801682a <print+0x192>
			}
			if( *format == 'd' ) {
 801674e:	68bb      	ldr	r3, [r7, #8]
 8016750:	781b      	ldrb	r3, [r3, #0]
 8016752:	2b64      	cmp	r3, #100	; 0x64
 8016754:	d10f      	bne.n	8016776 <print+0xde>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
 8016756:	687b      	ldr	r3, [r7, #4]
 8016758:	1d1a      	adds	r2, r3, #4
 801675a:	607a      	str	r2, [r7, #4]
 801675c:	6819      	ldr	r1, [r3, #0]
 801675e:	2361      	movs	r3, #97	; 0x61
 8016760:	9302      	str	r3, [sp, #8]
 8016762:	9601      	str	r6, [sp, #4]
 8016764:	9500      	str	r5, [sp, #0]
 8016766:	2301      	movs	r3, #1
 8016768:	220a      	movs	r2, #10
 801676a:	68f8      	ldr	r0, [r7, #12]
 801676c:	f7ff ff28 	bl	80165c0 <printi>
 8016770:	4603      	mov	r3, r0
 8016772:	441c      	add	r4, r3
				continue;
 8016774:	e059      	b.n	801682a <print+0x192>
			}
			if( *format == 'x' ) {
 8016776:	68bb      	ldr	r3, [r7, #8]
 8016778:	781b      	ldrb	r3, [r3, #0]
 801677a:	2b78      	cmp	r3, #120	; 0x78
 801677c:	d10f      	bne.n	801679e <print+0x106>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
 801677e:	687b      	ldr	r3, [r7, #4]
 8016780:	1d1a      	adds	r2, r3, #4
 8016782:	607a      	str	r2, [r7, #4]
 8016784:	6819      	ldr	r1, [r3, #0]
 8016786:	2361      	movs	r3, #97	; 0x61
 8016788:	9302      	str	r3, [sp, #8]
 801678a:	9601      	str	r6, [sp, #4]
 801678c:	9500      	str	r5, [sp, #0]
 801678e:	2300      	movs	r3, #0
 8016790:	2210      	movs	r2, #16
 8016792:	68f8      	ldr	r0, [r7, #12]
 8016794:	f7ff ff14 	bl	80165c0 <printi>
 8016798:	4603      	mov	r3, r0
 801679a:	441c      	add	r4, r3
				continue;
 801679c:	e045      	b.n	801682a <print+0x192>
			}
			if( *format == 'X' ) {
 801679e:	68bb      	ldr	r3, [r7, #8]
 80167a0:	781b      	ldrb	r3, [r3, #0]
 80167a2:	2b58      	cmp	r3, #88	; 0x58
 80167a4:	d10f      	bne.n	80167c6 <print+0x12e>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
 80167a6:	687b      	ldr	r3, [r7, #4]
 80167a8:	1d1a      	adds	r2, r3, #4
 80167aa:	607a      	str	r2, [r7, #4]
 80167ac:	6819      	ldr	r1, [r3, #0]
 80167ae:	2341      	movs	r3, #65	; 0x41
 80167b0:	9302      	str	r3, [sp, #8]
 80167b2:	9601      	str	r6, [sp, #4]
 80167b4:	9500      	str	r5, [sp, #0]
 80167b6:	2300      	movs	r3, #0
 80167b8:	2210      	movs	r2, #16
 80167ba:	68f8      	ldr	r0, [r7, #12]
 80167bc:	f7ff ff00 	bl	80165c0 <printi>
 80167c0:	4603      	mov	r3, r0
 80167c2:	441c      	add	r4, r3
				continue;
 80167c4:	e031      	b.n	801682a <print+0x192>
			}
			if( *format == 'u' ) {
 80167c6:	68bb      	ldr	r3, [r7, #8]
 80167c8:	781b      	ldrb	r3, [r3, #0]
 80167ca:	2b75      	cmp	r3, #117	; 0x75
 80167cc:	d10f      	bne.n	80167ee <print+0x156>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
 80167ce:	687b      	ldr	r3, [r7, #4]
 80167d0:	1d1a      	adds	r2, r3, #4
 80167d2:	607a      	str	r2, [r7, #4]
 80167d4:	6819      	ldr	r1, [r3, #0]
 80167d6:	2361      	movs	r3, #97	; 0x61
 80167d8:	9302      	str	r3, [sp, #8]
 80167da:	9601      	str	r6, [sp, #4]
 80167dc:	9500      	str	r5, [sp, #0]
 80167de:	2300      	movs	r3, #0
 80167e0:	220a      	movs	r2, #10
 80167e2:	68f8      	ldr	r0, [r7, #12]
 80167e4:	f7ff feec 	bl	80165c0 <printi>
 80167e8:	4603      	mov	r3, r0
 80167ea:	441c      	add	r4, r3
				continue;
 80167ec:	e01d      	b.n	801682a <print+0x192>
			}
			if( *format == 'c' ) {
 80167ee:	68bb      	ldr	r3, [r7, #8]
 80167f0:	781b      	ldrb	r3, [r3, #0]
 80167f2:	2b63      	cmp	r3, #99	; 0x63
 80167f4:	d119      	bne.n	801682a <print+0x192>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
 80167f6:	687b      	ldr	r3, [r7, #4]
 80167f8:	1d1a      	adds	r2, r3, #4
 80167fa:	607a      	str	r2, [r7, #4]
 80167fc:	681b      	ldr	r3, [r3, #0]
 80167fe:	b2db      	uxtb	r3, r3
 8016800:	753b      	strb	r3, [r7, #20]
				scr[1] = '\0';
 8016802:	2300      	movs	r3, #0
 8016804:	757b      	strb	r3, [r7, #21]
				pc += prints (out, scr, width, pad);
 8016806:	f107 0114 	add.w	r1, r7, #20
 801680a:	4633      	mov	r3, r6
 801680c:	462a      	mov	r2, r5
 801680e:	68f8      	ldr	r0, [r7, #12]
 8016810:	f7ff fe7e 	bl	8016510 <prints>
 8016814:	4603      	mov	r3, r0
 8016816:	441c      	add	r4, r3
				continue;
 8016818:	e007      	b.n	801682a <print+0x192>
			if (*format == '%') goto out;
 801681a:	bf00      	nop
			}
		}
		else {
		out:
			printchar (out, *format);
 801681c:	68bb      	ldr	r3, [r7, #8]
 801681e:	781b      	ldrb	r3, [r3, #0]
 8016820:	4619      	mov	r1, r3
 8016822:	68f8      	ldr	r0, [r7, #12]
 8016824:	f7ff fe4e 	bl	80164c4 <printchar>
			++pc;
 8016828:	3401      	adds	r4, #1
	for (; *format != 0; ++format) {
 801682a:	68bb      	ldr	r3, [r7, #8]
 801682c:	3301      	adds	r3, #1
 801682e:	60bb      	str	r3, [r7, #8]
 8016830:	68bb      	ldr	r3, [r7, #8]
 8016832:	781b      	ldrb	r3, [r3, #0]
 8016834:	2b00      	cmp	r3, #0
 8016836:	f47f af38 	bne.w	80166aa <print+0x12>
 801683a:	e000      	b.n	801683e <print+0x1a6>
			if (*format == '\0') break;
 801683c:	bf00      	nop
		}
	}
	if (out) **out = '\0';
 801683e:	68fb      	ldr	r3, [r7, #12]
 8016840:	2b00      	cmp	r3, #0
 8016842:	d003      	beq.n	801684c <print+0x1b4>
 8016844:	68fb      	ldr	r3, [r7, #12]
 8016846:	681b      	ldr	r3, [r3, #0]
 8016848:	2200      	movs	r2, #0
 801684a:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
 801684c:	4623      	mov	r3, r4
}
 801684e:	4618      	mov	r0, r3
 8016850:	3718      	adds	r7, #24
 8016852:	46bd      	mov	sp, r7
 8016854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016858:	08019840 	.word	0x08019840

0801685c <my_printf>:

int my_printf(const char *format, ...)
{
 801685c:	b40f      	push	{r0, r1, r2, r3}
 801685e:	b580      	push	{r7, lr}
 8016860:	b082      	sub	sp, #8
 8016862:	af00      	add	r7, sp, #0
        va_list args;

        va_start( args, format );
 8016864:	f107 0314 	add.w	r3, r7, #20
 8016868:	607b      	str	r3, [r7, #4]
        return print( 0, format, args );
 801686a:	687a      	ldr	r2, [r7, #4]
 801686c:	6939      	ldr	r1, [r7, #16]
 801686e:	2000      	movs	r0, #0
 8016870:	f7ff ff12 	bl	8016698 <print>
 8016874:	4603      	mov	r3, r0
}
 8016876:	4618      	mov	r0, r3
 8016878:	3708      	adds	r7, #8
 801687a:	46bd      	mov	sp, r7
 801687c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8016880:	b004      	add	sp, #16
 8016882:	4770      	bx	lr

08016884 <my_sprintf>:

int my_sprintf(char *out, const char *format, ...)
{
 8016884:	b40e      	push	{r1, r2, r3}
 8016886:	b580      	push	{r7, lr}
 8016888:	b085      	sub	sp, #20
 801688a:	af00      	add	r7, sp, #0
 801688c:	6078      	str	r0, [r7, #4]
        va_list args;

        va_start( args, format );
 801688e:	f107 0320 	add.w	r3, r7, #32
 8016892:	60fb      	str	r3, [r7, #12]
        return print( &out, format, args );
 8016894:	1d3b      	adds	r3, r7, #4
 8016896:	68fa      	ldr	r2, [r7, #12]
 8016898:	69f9      	ldr	r1, [r7, #28]
 801689a:	4618      	mov	r0, r3
 801689c:	f7ff fefc 	bl	8016698 <print>
 80168a0:	4603      	mov	r3, r0
}
 80168a2:	4618      	mov	r0, r3
 80168a4:	3714      	adds	r7, #20
 80168a6:	46bd      	mov	sp, r7
 80168a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80168ac:	b003      	add	sp, #12
 80168ae:	4770      	bx	lr

080168b0 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80168b0:	b480      	push	{r7}
 80168b2:	af00      	add	r7, sp, #0
}
 80168b4:	bf00      	nop
 80168b6:	46bd      	mov	sp, r7
 80168b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168bc:	4770      	bx	lr

080168be <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80168be:	b480      	push	{r7}
 80168c0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80168c2:	e7fe      	b.n	80168c2 <HardFault_Handler+0x4>

080168c4 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80168c4:	b480      	push	{r7}
 80168c6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80168c8:	e7fe      	b.n	80168c8 <MemManage_Handler+0x4>

080168ca <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80168ca:	b480      	push	{r7}
 80168cc:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80168ce:	e7fe      	b.n	80168ce <BusFault_Handler+0x4>

080168d0 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80168d0:	b480      	push	{r7}
 80168d2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80168d4:	e7fe      	b.n	80168d4 <UsageFault_Handler+0x4>

080168d6 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80168d6:	b480      	push	{r7}
 80168d8:	af00      	add	r7, sp, #0
}
 80168da:	bf00      	nop
 80168dc:	46bd      	mov	sp, r7
 80168de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168e2:	4770      	bx	lr

080168e4 <EXTI4_IRQHandler>:
/**
  * This function handles EXTI line 4 interrupt request.
  */

void EXTI4_IRQHandler()
{
 80168e4:	b580      	push	{r7, lr}
 80168e6:	af00      	add	r7, sp, #0
	// Test for line 4 pending interrupt
	if ((EXTI->PR & EXTI_PR_PR13_Msk) != 0)
 80168e8:	4b08      	ldr	r3, [pc, #32]	; (801690c <EXTI4_IRQHandler+0x28>)
 80168ea:	695b      	ldr	r3, [r3, #20]
 80168ec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80168f0:	2b00      	cmp	r3, #0
 80168f2:	d009      	beq.n	8016908 <EXTI4_IRQHandler+0x24>
	{
		// Clear pending bit 13 by writing a '1'
		EXTI->PR |= EXTI_PR_PR4;
 80168f4:	4a05      	ldr	r2, [pc, #20]	; (801690c <EXTI4_IRQHandler+0x28>)
 80168f6:	4b05      	ldr	r3, [pc, #20]	; (801690c <EXTI4_IRQHandler+0x28>)
 80168f8:	695b      	ldr	r3, [r3, #20]
 80168fa:	f043 0310 	orr.w	r3, r3, #16
 80168fe:	6153      	str	r3, [r2, #20]

		// Do what you need
		my_printf("#");
 8016900:	4803      	ldr	r0, [pc, #12]	; (8016910 <EXTI4_IRQHandler+0x2c>)
 8016902:	f7ff ffab 	bl	801685c <my_printf>
		while(1){};
 8016906:	e7fe      	b.n	8016906 <EXTI4_IRQHandler+0x22>
	}

}
 8016908:	bf00      	nop
 801690a:	bd80      	pop	{r7, pc}
 801690c:	40013c00 	.word	0x40013c00
 8016910:	08019848 	.word	0x08019848

08016914 <Handler>:
  * @retval None
  */
extern xSemaphoreHandle xSem_CAN1;

void Handler(void)
{
 8016914:	b480      	push	{r7}
 8016916:	b083      	sub	sp, #12
 8016918:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 801691a:	2300      	movs	r3, #0
 801691c:	607b      	str	r3, [r7, #4]

}
 801691e:	bf00      	nop
 8016920:	370c      	adds	r7, #12
 8016922:	46bd      	mov	sp, r7
 8016924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016928:	4770      	bx	lr

0801692a <CAN2_RX1_IRQHandler>:

extern xSemaphoreHandle xSem_CAN2;

void CAN2_RX1_IRQHandler(void)
{
 801692a:	b480      	push	{r7}
 801692c:	b083      	sub	sp, #12
 801692e:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8016930:	2300      	movs	r3, #0
 8016932:	607b      	str	r3, [r7, #4]
}
 8016934:	bf00      	nop
 8016936:	370c      	adds	r7, #12
 8016938:	46bd      	mov	sp, r7
 801693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801693e:	4770      	bx	lr

08016940 <NVIC_EnableIRQ>:
{
 8016940:	b480      	push	{r7}
 8016942:	b083      	sub	sp, #12
 8016944:	af00      	add	r7, sp, #0
 8016946:	4603      	mov	r3, r0
 8016948:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 801694a:	4909      	ldr	r1, [pc, #36]	; (8016970 <NVIC_EnableIRQ+0x30>)
 801694c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016950:	095b      	lsrs	r3, r3, #5
 8016952:	79fa      	ldrb	r2, [r7, #7]
 8016954:	f002 021f 	and.w	r2, r2, #31
 8016958:	2001      	movs	r0, #1
 801695a:	fa00 f202 	lsl.w	r2, r0, r2
 801695e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8016962:	bf00      	nop
 8016964:	370c      	adds	r7, #12
 8016966:	46bd      	mov	sp, r7
 8016968:	f85d 7b04 	ldr.w	r7, [sp], #4
 801696c:	4770      	bx	lr
 801696e:	bf00      	nop
 8016970:	e000e100 	.word	0xe000e100

08016974 <NVIC_SetPriority>:
{
 8016974:	b480      	push	{r7}
 8016976:	b083      	sub	sp, #12
 8016978:	af00      	add	r7, sp, #0
 801697a:	4603      	mov	r3, r0
 801697c:	6039      	str	r1, [r7, #0]
 801697e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8016980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016984:	2b00      	cmp	r3, #0
 8016986:	da0b      	bge.n	80169a0 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8016988:	490d      	ldr	r1, [pc, #52]	; (80169c0 <NVIC_SetPriority+0x4c>)
 801698a:	79fb      	ldrb	r3, [r7, #7]
 801698c:	f003 030f 	and.w	r3, r3, #15
 8016990:	3b04      	subs	r3, #4
 8016992:	683a      	ldr	r2, [r7, #0]
 8016994:	b2d2      	uxtb	r2, r2
 8016996:	0112      	lsls	r2, r2, #4
 8016998:	b2d2      	uxtb	r2, r2
 801699a:	440b      	add	r3, r1
 801699c:	761a      	strb	r2, [r3, #24]
}
 801699e:	e009      	b.n	80169b4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80169a0:	4908      	ldr	r1, [pc, #32]	; (80169c4 <NVIC_SetPriority+0x50>)
 80169a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80169a6:	683a      	ldr	r2, [r7, #0]
 80169a8:	b2d2      	uxtb	r2, r2
 80169aa:	0112      	lsls	r2, r2, #4
 80169ac:	b2d2      	uxtb	r2, r2
 80169ae:	440b      	add	r3, r1
 80169b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80169b4:	bf00      	nop
 80169b6:	370c      	adds	r7, #12
 80169b8:	46bd      	mov	sp, r7
 80169ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169be:	4770      	bx	lr
 80169c0:	e000ed00 	.word	0xe000ed00
 80169c4:	e000e100 	.word	0xe000e100

080169c8 <BSP_LED_Init>:
 * Initialize LED pin (PB0, PB7, PB14) as  High-Speed Push-Pull Outputs
 * Set LED initial state to OFF
 */

void BSP_LED_Init()
{
 80169c8:	b480      	push	{r7}
 80169ca:	af00      	add	r7, sp, #0
	// Enable GPIOB clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 80169cc:	4a19      	ldr	r2, [pc, #100]	; (8016a34 <BSP_LED_Init+0x6c>)
 80169ce:	4b19      	ldr	r3, [pc, #100]	; (8016a34 <BSP_LED_Init+0x6c>)
 80169d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80169d2:	f043 0302 	orr.w	r3, r3, #2
 80169d6:	6313      	str	r3, [r2, #48]	; 0x30

	// Configure PB0, PB7, PB14 as output
	GPIOB->MODER &= ~(GPIO_MODER_MODER0_Msk | GPIO_MODER_MODER7_Msk | GPIO_MODER_MODER14_Msk);
 80169d8:	4917      	ldr	r1, [pc, #92]	; (8016a38 <BSP_LED_Init+0x70>)
 80169da:	4b17      	ldr	r3, [pc, #92]	; (8016a38 <BSP_LED_Init+0x70>)
 80169dc:	681a      	ldr	r2, [r3, #0]
 80169de:	4b17      	ldr	r3, [pc, #92]	; (8016a3c <BSP_LED_Init+0x74>)
 80169e0:	4013      	ands	r3, r2
 80169e2:	600b      	str	r3, [r1, #0]
	GPIOB->MODER |=  (0x01 <<GPIO_MODER_MODER0_Pos) | (0x01 <<GPIO_MODER_MODER7_Pos) | (0x01 <<GPIO_MODER_MODER14_Pos);
 80169e4:	4914      	ldr	r1, [pc, #80]	; (8016a38 <BSP_LED_Init+0x70>)
 80169e6:	4b14      	ldr	r3, [pc, #80]	; (8016a38 <BSP_LED_Init+0x70>)
 80169e8:	681a      	ldr	r2, [r3, #0]
 80169ea:	4b15      	ldr	r3, [pc, #84]	; (8016a40 <BSP_LED_Init+0x78>)
 80169ec:	4313      	orrs	r3, r2
 80169ee:	600b      	str	r3, [r1, #0]

	// Configure PB0, PB7, PB14 as Push-Pull output
	GPIOB->OTYPER &= ~(GPIO_OTYPER_OT_0 |GPIO_OTYPER_OT_7 | GPIO_OTYPER_OT_14);
 80169f0:	4a11      	ldr	r2, [pc, #68]	; (8016a38 <BSP_LED_Init+0x70>)
 80169f2:	4b11      	ldr	r3, [pc, #68]	; (8016a38 <BSP_LED_Init+0x70>)
 80169f4:	685b      	ldr	r3, [r3, #4]
 80169f6:	f423 4381 	bic.w	r3, r3, #16512	; 0x4080
 80169fa:	f023 0301 	bic.w	r3, r3, #1
 80169fe:	6053      	str	r3, [r2, #4]

	// Configure PB0, PB7, PB14 as High-Speed Output
	GPIOB->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0_Msk | GPIO_OSPEEDR_OSPEED7_Msk | GPIO_OSPEEDR_OSPEED14_Msk);
 8016a00:	490d      	ldr	r1, [pc, #52]	; (8016a38 <BSP_LED_Init+0x70>)
 8016a02:	4b0d      	ldr	r3, [pc, #52]	; (8016a38 <BSP_LED_Init+0x70>)
 8016a04:	689a      	ldr	r2, [r3, #8]
 8016a06:	4b0d      	ldr	r3, [pc, #52]	; (8016a3c <BSP_LED_Init+0x74>)
 8016a08:	4013      	ands	r3, r2
 8016a0a:	608b      	str	r3, [r1, #8]
	GPIOB->OSPEEDR |=  (0x03 <<GPIO_OSPEEDR_OSPEED0_Pos) | (0x03 <<GPIO_OSPEEDR_OSPEED7_Pos) | (0x03 <<GPIO_OSPEEDR_OSPEED14_Pos);
 8016a0c:	490a      	ldr	r1, [pc, #40]	; (8016a38 <BSP_LED_Init+0x70>)
 8016a0e:	4b0a      	ldr	r3, [pc, #40]	; (8016a38 <BSP_LED_Init+0x70>)
 8016a10:	689a      	ldr	r2, [r3, #8]
 8016a12:	4b0c      	ldr	r3, [pc, #48]	; (8016a44 <BSP_LED_Init+0x7c>)
 8016a14:	4313      	orrs	r3, r2
 8016a16:	608b      	str	r3, [r1, #8]

	// Disable PB0, PB7, PB14 Pull-up/Pull-down
	GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPD0_Msk | GPIO_PUPDR_PUPD7_Msk | GPIO_PUPDR_PUPD14_Msk);
 8016a18:	4907      	ldr	r1, [pc, #28]	; (8016a38 <BSP_LED_Init+0x70>)
 8016a1a:	4b07      	ldr	r3, [pc, #28]	; (8016a38 <BSP_LED_Init+0x70>)
 8016a1c:	68da      	ldr	r2, [r3, #12]
 8016a1e:	4b07      	ldr	r3, [pc, #28]	; (8016a3c <BSP_LED_Init+0x74>)
 8016a20:	4013      	ands	r3, r2
 8016a22:	60cb      	str	r3, [r1, #12]

	// Set Initial State OFF
	GPIOB->BSRR = GPIO_BSRR_BR_0 | GPIO_BSRR_BR_7 | GPIO_BSRR_BR_14;
 8016a24:	4b04      	ldr	r3, [pc, #16]	; (8016a38 <BSP_LED_Init+0x70>)
 8016a26:	4a08      	ldr	r2, [pc, #32]	; (8016a48 <BSP_LED_Init+0x80>)
 8016a28:	619a      	str	r2, [r3, #24]
}
 8016a2a:	bf00      	nop
 8016a2c:	46bd      	mov	sp, r7
 8016a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a32:	4770      	bx	lr
 8016a34:	40023800 	.word	0x40023800
 8016a38:	40020400 	.word	0x40020400
 8016a3c:	cfff3ffc 	.word	0xcfff3ffc
 8016a40:	10004001 	.word	0x10004001
 8016a44:	3000c003 	.word	0x3000c003
 8016a48:	40810000 	.word	0x40810000

08016a4c <BSP_LED_On>:
 * BSP_LED_On()
 * Turn LED On
 */

void BSP_LED_On(uint8_t id)
{
 8016a4c:	b480      	push	{r7}
 8016a4e:	b083      	sub	sp, #12
 8016a50:	af00      	add	r7, sp, #0
 8016a52:	4603      	mov	r3, r0
 8016a54:	71fb      	strb	r3, [r7, #7]
	switch (id)
 8016a56:	79fb      	ldrb	r3, [r7, #7]
 8016a58:	2b01      	cmp	r3, #1
 8016a5a:	d008      	beq.n	8016a6e <BSP_LED_On+0x22>
 8016a5c:	2b02      	cmp	r3, #2
 8016a5e:	d00a      	beq.n	8016a76 <BSP_LED_On+0x2a>
 8016a60:	2b00      	cmp	r3, #0
 8016a62:	d000      	beq.n	8016a66 <BSP_LED_On+0x1a>
		{
			GPIOB->BSRR = GPIO_BSRR_BS14;
			break;
		}
	}
}
 8016a64:	e00c      	b.n	8016a80 <BSP_LED_On+0x34>
			GPIOB->BSRR = GPIO_BSRR_BS0;
 8016a66:	4b09      	ldr	r3, [pc, #36]	; (8016a8c <BSP_LED_On+0x40>)
 8016a68:	2201      	movs	r2, #1
 8016a6a:	619a      	str	r2, [r3, #24]
			break;
 8016a6c:	e008      	b.n	8016a80 <BSP_LED_On+0x34>
			GPIOB->BSRR = GPIO_BSRR_BS7;
 8016a6e:	4b07      	ldr	r3, [pc, #28]	; (8016a8c <BSP_LED_On+0x40>)
 8016a70:	2280      	movs	r2, #128	; 0x80
 8016a72:	619a      	str	r2, [r3, #24]
			break;
 8016a74:	e004      	b.n	8016a80 <BSP_LED_On+0x34>
			GPIOB->BSRR = GPIO_BSRR_BS14;
 8016a76:	4b05      	ldr	r3, [pc, #20]	; (8016a8c <BSP_LED_On+0x40>)
 8016a78:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8016a7c:	619a      	str	r2, [r3, #24]
			break;
 8016a7e:	bf00      	nop
}
 8016a80:	bf00      	nop
 8016a82:	370c      	adds	r7, #12
 8016a84:	46bd      	mov	sp, r7
 8016a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a8a:	4770      	bx	lr
 8016a8c:	40020400 	.word	0x40020400

08016a90 <BSP_LED_Off>:
 * BSP_LED_Off()
 * Turn LED Off
 */

void BSP_LED_Off(uint8_t id)
{
 8016a90:	b480      	push	{r7}
 8016a92:	b083      	sub	sp, #12
 8016a94:	af00      	add	r7, sp, #0
 8016a96:	4603      	mov	r3, r0
 8016a98:	71fb      	strb	r3, [r7, #7]
	switch (id)
 8016a9a:	79fb      	ldrb	r3, [r7, #7]
 8016a9c:	2b01      	cmp	r3, #1
 8016a9e:	d009      	beq.n	8016ab4 <BSP_LED_Off+0x24>
 8016aa0:	2b02      	cmp	r3, #2
 8016aa2:	d00c      	beq.n	8016abe <BSP_LED_Off+0x2e>
 8016aa4:	2b00      	cmp	r3, #0
 8016aa6:	d000      	beq.n	8016aaa <BSP_LED_Off+0x1a>
		{
			GPIOB->BSRR = GPIO_BSRR_BR14;
			break;
		}
	}
}
 8016aa8:	e00e      	b.n	8016ac8 <BSP_LED_Off+0x38>
			GPIOB->BSRR = GPIO_BSRR_BR0;
 8016aaa:	4b0a      	ldr	r3, [pc, #40]	; (8016ad4 <BSP_LED_Off+0x44>)
 8016aac:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8016ab0:	619a      	str	r2, [r3, #24]
			break;
 8016ab2:	e009      	b.n	8016ac8 <BSP_LED_Off+0x38>
			GPIOB->BSRR = GPIO_BSRR_BR7;
 8016ab4:	4b07      	ldr	r3, [pc, #28]	; (8016ad4 <BSP_LED_Off+0x44>)
 8016ab6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8016aba:	619a      	str	r2, [r3, #24]
			break;
 8016abc:	e004      	b.n	8016ac8 <BSP_LED_Off+0x38>
			GPIOB->BSRR = GPIO_BSRR_BR14;
 8016abe:	4b05      	ldr	r3, [pc, #20]	; (8016ad4 <BSP_LED_Off+0x44>)
 8016ac0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8016ac4:	619a      	str	r2, [r3, #24]
			break;
 8016ac6:	bf00      	nop
}
 8016ac8:	bf00      	nop
 8016aca:	370c      	adds	r7, #12
 8016acc:	46bd      	mov	sp, r7
 8016ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ad2:	4770      	bx	lr
 8016ad4:	40020400 	.word	0x40020400

08016ad8 <BSP_LED_Toggle>:
 * BSP_LED_Toggle()
 * Toggle LED
 */

void BSP_LED_Toggle(uint8_t id)
{
 8016ad8:	b480      	push	{r7}
 8016ada:	b083      	sub	sp, #12
 8016adc:	af00      	add	r7, sp, #0
 8016ade:	4603      	mov	r3, r0
 8016ae0:	71fb      	strb	r3, [r7, #7]
	switch (id)
 8016ae2:	79fb      	ldrb	r3, [r7, #7]
 8016ae4:	2b01      	cmp	r3, #1
 8016ae6:	d00b      	beq.n	8016b00 <BSP_LED_Toggle+0x28>
 8016ae8:	2b02      	cmp	r3, #2
 8016aea:	d010      	beq.n	8016b0e <BSP_LED_Toggle+0x36>
 8016aec:	2b00      	cmp	r3, #0
 8016aee:	d000      	beq.n	8016af2 <BSP_LED_Toggle+0x1a>
		{
			GPIOB->ODR ^= GPIO_ODR_ODR_14;
			break;
		}
	}
}
 8016af0:	e014      	b.n	8016b1c <BSP_LED_Toggle+0x44>
			GPIOB->ODR ^= GPIO_ODR_ODR_0;
 8016af2:	4a0d      	ldr	r2, [pc, #52]	; (8016b28 <BSP_LED_Toggle+0x50>)
 8016af4:	4b0c      	ldr	r3, [pc, #48]	; (8016b28 <BSP_LED_Toggle+0x50>)
 8016af6:	695b      	ldr	r3, [r3, #20]
 8016af8:	f083 0301 	eor.w	r3, r3, #1
 8016afc:	6153      	str	r3, [r2, #20]
			break;
 8016afe:	e00d      	b.n	8016b1c <BSP_LED_Toggle+0x44>
			GPIOB->ODR ^= GPIO_ODR_ODR_7;
 8016b00:	4a09      	ldr	r2, [pc, #36]	; (8016b28 <BSP_LED_Toggle+0x50>)
 8016b02:	4b09      	ldr	r3, [pc, #36]	; (8016b28 <BSP_LED_Toggle+0x50>)
 8016b04:	695b      	ldr	r3, [r3, #20]
 8016b06:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8016b0a:	6153      	str	r3, [r2, #20]
			break;
 8016b0c:	e006      	b.n	8016b1c <BSP_LED_Toggle+0x44>
			GPIOB->ODR ^= GPIO_ODR_ODR_14;
 8016b0e:	4a06      	ldr	r2, [pc, #24]	; (8016b28 <BSP_LED_Toggle+0x50>)
 8016b10:	4b05      	ldr	r3, [pc, #20]	; (8016b28 <BSP_LED_Toggle+0x50>)
 8016b12:	695b      	ldr	r3, [r3, #20]
 8016b14:	f483 4380 	eor.w	r3, r3, #16384	; 0x4000
 8016b18:	6153      	str	r3, [r2, #20]
			break;
 8016b1a:	bf00      	nop
}
 8016b1c:	bf00      	nop
 8016b1e:	370c      	adds	r7, #12
 8016b20:	46bd      	mov	sp, r7
 8016b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b26:	4770      	bx	lr
 8016b28:	40020400 	.word	0x40020400

08016b2c <BSP_NVIC_Init>:
 * BSP_NVIC_Init()
 * Setup NVIC controller for desired interrupts
 */

void BSP_NVIC_Init()
{
 8016b2c:	b580      	push	{r7, lr}
 8016b2e:	af00      	add	r7, sp, #0
	// Set maximum priority for EXTI line 4 interrupts
	NVIC_SetPriority(EXTI4_IRQn, 0);
 8016b30:	2100      	movs	r1, #0
 8016b32:	200a      	movs	r0, #10
 8016b34:	f7ff ff1e 	bl	8016974 <NVIC_SetPriority>

	// Enable EXTI line 4 (user button on line 4) interrupts
	NVIC_EnableIRQ(EXTI4_IRQn);
 8016b38:	200a      	movs	r0, #10
 8016b3a:	f7ff ff01 	bl	8016940 <NVIC_EnableIRQ>
}
 8016b3e:	bf00      	nop
 8016b40:	bd80      	pop	{r7, pc}

08016b42 <BSP_PB_Init>:
 * Initialize Push-Button pin (PC13) as input without Pull-up/Pull-down
 * Enable EXTI13 on rising edge
 */

void BSP_PB_Init()
{
 8016b42:	b480      	push	{r7}
 8016b44:	af00      	add	r7, sp, #0
	// Enable GPIOC clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8016b46:	4a1f      	ldr	r2, [pc, #124]	; (8016bc4 <BSP_PB_Init+0x82>)
 8016b48:	4b1e      	ldr	r3, [pc, #120]	; (8016bc4 <BSP_PB_Init+0x82>)
 8016b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016b4c:	f043 0304 	orr.w	r3, r3, #4
 8016b50:	6313      	str	r3, [r2, #48]	; 0x30

	// Configure PC13 as input
	GPIOC->MODER &= ~GPIO_MODER_MODER13_Msk;
 8016b52:	4a1d      	ldr	r2, [pc, #116]	; (8016bc8 <BSP_PB_Init+0x86>)
 8016b54:	4b1c      	ldr	r3, [pc, #112]	; (8016bc8 <BSP_PB_Init+0x86>)
 8016b56:	681b      	ldr	r3, [r3, #0]
 8016b58:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8016b5c:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= (0x00 <<GPIO_MODER_MODER13_Pos);
 8016b5e:	4a1a      	ldr	r2, [pc, #104]	; (8016bc8 <BSP_PB_Init+0x86>)
 8016b60:	4b19      	ldr	r3, [pc, #100]	; (8016bc8 <BSP_PB_Init+0x86>)
 8016b62:	681b      	ldr	r3, [r3, #0]
 8016b64:	6013      	str	r3, [r2, #0]

	// Disable PC13 Pull-up/Pull-down
	GPIOC->PUPDR &= ~GPIO_PUPDR_PUPD13_Msk;
 8016b66:	4a18      	ldr	r2, [pc, #96]	; (8016bc8 <BSP_PB_Init+0x86>)
 8016b68:	4b17      	ldr	r3, [pc, #92]	; (8016bc8 <BSP_PB_Init+0x86>)
 8016b6a:	68db      	ldr	r3, [r3, #12]
 8016b6c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8016b70:	60d3      	str	r3, [r2, #12]

	// Enable SYSCFG clock
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8016b72:	4a14      	ldr	r2, [pc, #80]	; (8016bc4 <BSP_PB_Init+0x82>)
 8016b74:	4b13      	ldr	r3, [pc, #76]	; (8016bc4 <BSP_PB_Init+0x82>)
 8016b76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016b78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8016b7c:	6453      	str	r3, [r2, #68]	; 0x44

	// Select Port C as interrupt source for EXTI line 13
	SYSCFG->EXTICR[3] &= ~ SYSCFG_EXTICR4_EXTI13_Msk;
 8016b7e:	4a13      	ldr	r2, [pc, #76]	; (8016bcc <BSP_PB_Init+0x8a>)
 8016b80:	4b12      	ldr	r3, [pc, #72]	; (8016bcc <BSP_PB_Init+0x8a>)
 8016b82:	695b      	ldr	r3, [r3, #20]
 8016b84:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8016b88:	6153      	str	r3, [r2, #20]
	SYSCFG->EXTICR[3] |=   SYSCFG_EXTICR4_EXTI13_PC;
 8016b8a:	4a10      	ldr	r2, [pc, #64]	; (8016bcc <BSP_PB_Init+0x8a>)
 8016b8c:	4b0f      	ldr	r3, [pc, #60]	; (8016bcc <BSP_PB_Init+0x8a>)
 8016b8e:	695b      	ldr	r3, [r3, #20]
 8016b90:	f043 0320 	orr.w	r3, r3, #32
 8016b94:	6153      	str	r3, [r2, #20]

	// Enable EXTI line 13
	EXTI->IMR |= EXTI_IMR_IM13;
 8016b96:	4a0e      	ldr	r2, [pc, #56]	; (8016bd0 <BSP_PB_Init+0x8e>)
 8016b98:	4b0d      	ldr	r3, [pc, #52]	; (8016bd0 <BSP_PB_Init+0x8e>)
 8016b9a:	681b      	ldr	r3, [r3, #0]
 8016b9c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8016ba0:	6013      	str	r3, [r2, #0]

	// Disable Rising / Enable Falling trigger
	EXTI->RTSR &= ~EXTI_FTSR_TR13;
 8016ba2:	4a0b      	ldr	r2, [pc, #44]	; (8016bd0 <BSP_PB_Init+0x8e>)
 8016ba4:	4b0a      	ldr	r3, [pc, #40]	; (8016bd0 <BSP_PB_Init+0x8e>)
 8016ba6:	689b      	ldr	r3, [r3, #8]
 8016ba8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8016bac:	6093      	str	r3, [r2, #8]
	EXTI->FTSR |=  EXTI_RTSR_TR13;
 8016bae:	4a08      	ldr	r2, [pc, #32]	; (8016bd0 <BSP_PB_Init+0x8e>)
 8016bb0:	4b07      	ldr	r3, [pc, #28]	; (8016bd0 <BSP_PB_Init+0x8e>)
 8016bb2:	68db      	ldr	r3, [r3, #12]
 8016bb4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8016bb8:	60d3      	str	r3, [r2, #12]
}
 8016bba:	bf00      	nop
 8016bbc:	46bd      	mov	sp, r7
 8016bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bc2:	4770      	bx	lr
 8016bc4:	40023800 	.word	0x40023800
 8016bc8:	40020800 	.word	0x40020800
 8016bcc:	40013800 	.word	0x40013800
 8016bd0:	40013c00 	.word	0x40013c00

08016bd4 <BSP_PB_GetState>:
 * BSP_PB_GetState()
 * Returns the state of the button (0=released, 1=pressed)
 */

uint8_t	BSP_PB_GetState()
{
 8016bd4:	b480      	push	{r7}
 8016bd6:	b083      	sub	sp, #12
 8016bd8:	af00      	add	r7, sp, #0
	uint8_t state;

	if ((GPIOC->IDR & GPIO_IDR_ID13) == GPIO_IDR_ID13)
 8016bda:	4b09      	ldr	r3, [pc, #36]	; (8016c00 <BSP_PB_GetState+0x2c>)
 8016bdc:	691b      	ldr	r3, [r3, #16]
 8016bde:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8016be2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8016be6:	d102      	bne.n	8016bee <BSP_PB_GetState+0x1a>
	{
		state = 1;
 8016be8:	2301      	movs	r3, #1
 8016bea:	71fb      	strb	r3, [r7, #7]
 8016bec:	e001      	b.n	8016bf2 <BSP_PB_GetState+0x1e>
	}
	else
	{
		state = 0;
 8016bee:	2300      	movs	r3, #0
 8016bf0:	71fb      	strb	r3, [r7, #7]
	}

	return state;
 8016bf2:	79fb      	ldrb	r3, [r7, #7]
}
 8016bf4:	4618      	mov	r0, r3
 8016bf6:	370c      	adds	r7, #12
 8016bf8:	46bd      	mov	sp, r7
 8016bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bfe:	4770      	bx	lr
 8016c00:	40020800 	.word	0x40020800

08016c04 <BSP_Console_Init>:
 * TX -> PD8 (AF7)
 * RX -> PD9 (AF7)
 */

void BSP_Console_Init()
{
 8016c04:	b480      	push	{r7}
 8016c06:	af00      	add	r7, sp, #0
	// Enable GPIOD clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 8016c08:	4a23      	ldr	r2, [pc, #140]	; (8016c98 <BSP_Console_Init+0x94>)
 8016c0a:	4b23      	ldr	r3, [pc, #140]	; (8016c98 <BSP_Console_Init+0x94>)
 8016c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016c0e:	f043 0308 	orr.w	r3, r3, #8
 8016c12:	6313      	str	r3, [r2, #48]	; 0x30

	// Configure PD8, PD9 as AF mode
	GPIOD->MODER &= ~(GPIO_MODER_MODER8_Msk | GPIO_MODER_MODER9_Msk);
 8016c14:	4a21      	ldr	r2, [pc, #132]	; (8016c9c <BSP_Console_Init+0x98>)
 8016c16:	4b21      	ldr	r3, [pc, #132]	; (8016c9c <BSP_Console_Init+0x98>)
 8016c18:	681b      	ldr	r3, [r3, #0]
 8016c1a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8016c1e:	6013      	str	r3, [r2, #0]
	GPIOD->MODER |=  (0x02 <<GPIO_MODER_MODER8_Pos) | (0x02 <<GPIO_MODER_MODER9_Pos);
 8016c20:	4a1e      	ldr	r2, [pc, #120]	; (8016c9c <BSP_Console_Init+0x98>)
 8016c22:	4b1e      	ldr	r3, [pc, #120]	; (8016c9c <BSP_Console_Init+0x98>)
 8016c24:	681b      	ldr	r3, [r3, #0]
 8016c26:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 8016c2a:	6013      	str	r3, [r2, #0]

	// Connect to USART3 TX (AF7)
	GPIOD->AFR[1] &= ~(0x000000FF);
 8016c2c:	4a1b      	ldr	r2, [pc, #108]	; (8016c9c <BSP_Console_Init+0x98>)
 8016c2e:	4b1b      	ldr	r3, [pc, #108]	; (8016c9c <BSP_Console_Init+0x98>)
 8016c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016c32:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8016c36:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOD->AFR[1] |=   0x00000077;
 8016c38:	4a18      	ldr	r2, [pc, #96]	; (8016c9c <BSP_Console_Init+0x98>)
 8016c3a:	4b18      	ldr	r3, [pc, #96]	; (8016c9c <BSP_Console_Init+0x98>)
 8016c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016c3e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8016c42:	6253      	str	r3, [r2, #36]	; 0x24

	// Enable USART3 Clock
	RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
 8016c44:	4a14      	ldr	r2, [pc, #80]	; (8016c98 <BSP_Console_Init+0x94>)
 8016c46:	4b14      	ldr	r3, [pc, #80]	; (8016c98 <BSP_Console_Init+0x94>)
 8016c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016c4a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8016c4e:	6413      	str	r3, [r2, #64]	; 0x40

	// Disable USART3 and clears CR1 register
	// Default is 1S|8B|1S, no parity
	USART3->CR1 = 0x00000000;
 8016c50:	4b13      	ldr	r3, [pc, #76]	; (8016ca0 <BSP_Console_Init+0x9c>)
 8016c52:	2200      	movs	r2, #0
 8016c54:	60da      	str	r2, [r3, #12]
	USART3->CR2 = 0x00000000;
 8016c56:	4b12      	ldr	r3, [pc, #72]	; (8016ca0 <BSP_Console_Init+0x9c>)
 8016c58:	2200      	movs	r2, #0
 8016c5a:	611a      	str	r2, [r3, #16]
	USART3->CR3 = 0x00000000;
 8016c5c:	4b10      	ldr	r3, [pc, #64]	; (8016ca0 <BSP_Console_Init+0x9c>)
 8016c5e:	2200      	movs	r2, #0
 8016c60:	615a      	str	r2, [r3, #20]

	// Enable Receiver and Transmitter mode
	USART3->CR1 |= USART_CR1_RE | USART_CR1_TE;
 8016c62:	4a0f      	ldr	r2, [pc, #60]	; (8016ca0 <BSP_Console_Init+0x9c>)
 8016c64:	4b0e      	ldr	r3, [pc, #56]	; (8016ca0 <BSP_Console_Init+0x9c>)
 8016c66:	68db      	ldr	r3, [r3, #12]
 8016c68:	f043 030c 	orr.w	r3, r3, #12
 8016c6c:	60d3      	str	r3, [r2, #12]

	// Baudrate = 115200
	// OVER8 = 0 -> USARTDIV = 42MHz / (8*2*115200) = 22.78645
	// DIV_Fraction = 16*0.78645 = 12.583 -> 0x0C
	// DIV_Mantissa = 22 = 0x16
	USART3->CR1 &= ~USART_CR1_OVER8;
 8016c6e:	4a0c      	ldr	r2, [pc, #48]	; (8016ca0 <BSP_Console_Init+0x9c>)
 8016c70:	4b0b      	ldr	r3, [pc, #44]	; (8016ca0 <BSP_Console_Init+0x9c>)
 8016c72:	68db      	ldr	r3, [r3, #12]
 8016c74:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8016c78:	60d3      	str	r3, [r2, #12]
	USART3->BRR = 0x16 <<4 | 0x0C;
 8016c7a:	4b09      	ldr	r3, [pc, #36]	; (8016ca0 <BSP_Console_Init+0x9c>)
 8016c7c:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8016c80:	609a      	str	r2, [r3, #8]

	// Enable USART3
	USART3->CR1 |= USART_CR1_UE;
 8016c82:	4a07      	ldr	r2, [pc, #28]	; (8016ca0 <BSP_Console_Init+0x9c>)
 8016c84:	4b06      	ldr	r3, [pc, #24]	; (8016ca0 <BSP_Console_Init+0x9c>)
 8016c86:	68db      	ldr	r3, [r3, #12]
 8016c88:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8016c8c:	60d3      	str	r3, [r2, #12]
}
 8016c8e:	bf00      	nop
 8016c90:	46bd      	mov	sp, r7
 8016c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c96:	4770      	bx	lr
 8016c98:	40023800 	.word	0x40023800
 8016c9c:	40020c00 	.word	0x40020c00
 8016ca0:	40004800 	.word	0x40004800

08016ca4 <BSP_GPIO_Init>:
 * PC13
 *
 * PG6 PG7
 */
void BSP_GPIO_Init()
{
 8016ca4:	b480      	push	{r7}
 8016ca6:	af00      	add	r7, sp, #0

	// Enable GPIOA clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8016ca8:	4a90      	ldr	r2, [pc, #576]	; (8016eec <BSP_GPIO_Init+0x248>)
 8016caa:	4b90      	ldr	r3, [pc, #576]	; (8016eec <BSP_GPIO_Init+0x248>)
 8016cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016cae:	f043 0301 	orr.w	r3, r3, #1
 8016cb2:	6313      	str	r3, [r2, #48]	; 0x30

	// Enable GPIOB clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8016cb4:	4a8d      	ldr	r2, [pc, #564]	; (8016eec <BSP_GPIO_Init+0x248>)
 8016cb6:	4b8d      	ldr	r3, [pc, #564]	; (8016eec <BSP_GPIO_Init+0x248>)
 8016cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016cba:	f043 0302 	orr.w	r3, r3, #2
 8016cbe:	6313      	str	r3, [r2, #48]	; 0x30

	// Enable GPIOC clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8016cc0:	4a8a      	ldr	r2, [pc, #552]	; (8016eec <BSP_GPIO_Init+0x248>)
 8016cc2:	4b8a      	ldr	r3, [pc, #552]	; (8016eec <BSP_GPIO_Init+0x248>)
 8016cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016cc6:	f043 0304 	orr.w	r3, r3, #4
 8016cca:	6313      	str	r3, [r2, #48]	; 0x30

	// Enable GPIOG clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOGEN;
 8016ccc:	4a87      	ldr	r2, [pc, #540]	; (8016eec <BSP_GPIO_Init+0x248>)
 8016cce:	4b87      	ldr	r3, [pc, #540]	; (8016eec <BSP_GPIO_Init+0x248>)
 8016cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016cd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016cd6:	6313      	str	r3, [r2, #48]	; 0x30

	/*****************************
	 * 			PA4
	 *****************************/
	// Configure PA4 as output
	GPIOA->MODER &= ~ GPIO_MODER_MODER4;
 8016cd8:	4a85      	ldr	r2, [pc, #532]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016cda:	4b85      	ldr	r3, [pc, #532]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016cdc:	681b      	ldr	r3, [r3, #0]
 8016cde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8016ce2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=  (0x01 <<GPIO_MODER_MODER4_Pos);
 8016ce4:	4a82      	ldr	r2, [pc, #520]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016ce6:	4b82      	ldr	r3, [pc, #520]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016ce8:	681b      	ldr	r3, [r3, #0]
 8016cea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8016cee:	6013      	str	r3, [r2, #0]

	// Configure PA4 as Push-Pull output
	GPIOA->OTYPER &= ~(GPIO_OTYPER_OT_4);
 8016cf0:	4a7f      	ldr	r2, [pc, #508]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016cf2:	4b7f      	ldr	r3, [pc, #508]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016cf4:	685b      	ldr	r3, [r3, #4]
 8016cf6:	f023 0310 	bic.w	r3, r3, #16
 8016cfa:	6053      	str	r3, [r2, #4]

	// Configure PA4 as Low-Speed Output
	GPIOA->OSPEEDR &= ~ GPIO_OSPEEDR_OSPEED4_Msk;
 8016cfc:	4a7c      	ldr	r2, [pc, #496]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016cfe:	4b7c      	ldr	r3, [pc, #496]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d00:	689b      	ldr	r3, [r3, #8]
 8016d02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8016d06:	6093      	str	r3, [r2, #8]
	GPIOA->OSPEEDR |=  (0x00 <<GPIO_OSPEEDR_OSPEED4_Pos);
 8016d08:	4a79      	ldr	r2, [pc, #484]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d0a:	4b79      	ldr	r3, [pc, #484]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d0c:	689b      	ldr	r3, [r3, #8]
 8016d0e:	6093      	str	r3, [r2, #8]

	// Disable PA4 Pull-up/Pull-down
	GPIOA->PUPDR &= ~ GPIO_PUPDR_PUPD4_Msk;
 8016d10:	4a77      	ldr	r2, [pc, #476]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d12:	4b77      	ldr	r3, [pc, #476]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d14:	68db      	ldr	r3, [r3, #12]
 8016d16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8016d1a:	60d3      	str	r3, [r2, #12]

	// Set Initial State OFF
	GPIOA->BSRR = GPIO_BSRR_BR_4;
 8016d1c:	4b74      	ldr	r3, [pc, #464]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d1e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8016d22:	619a      	str	r2, [r3, #24]

	/*****************************
	 * 		PA8,PA10,PA11,PA12
	 *****************************/
	// Configure PA8,PA10,PA11,PA12 as Alternate Function
	GPIOA->MODER &= ~ (GPIO_MODER_MODER8 | GPIO_MODER_MODER10 | GPIO_MODER_MODER11 | GPIO_MODER_MODER12);
 8016d24:	4a72      	ldr	r2, [pc, #456]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d26:	4b72      	ldr	r3, [pc, #456]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d28:	681b      	ldr	r3, [r3, #0]
 8016d2a:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8016d2e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8016d32:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=  (0x02 <<GPIO_MODER_MODER8_Pos)|(0x02 <<GPIO_MODER_MODER10_Pos)|(0x02 <<GPIO_MODER_MODER11_Pos)|(0x02 <<GPIO_MODER_MODER12_Pos);
 8016d34:	4a6e      	ldr	r2, [pc, #440]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d36:	4b6e      	ldr	r3, [pc, #440]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d38:	681b      	ldr	r3, [r3, #0]
 8016d3a:	f043 7328 	orr.w	r3, r3, #44040192	; 0x2a00000
 8016d3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8016d42:	6013      	str	r3, [r2, #0]

	// Configure PA8,PA10,PA11,PA12 as Alternate Function 10 (AF10)
	GPIOA->AFR[1] &= ~(0x000FFF0F);
 8016d44:	4a6a      	ldr	r2, [pc, #424]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d46:	4b6a      	ldr	r3, [pc, #424]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016d4a:	f023 130f 	bic.w	r3, r3, #983055	; 0xf000f
 8016d4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8016d52:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->AFR[1] |=  (0x000AAA0A);
 8016d54:	4a66      	ldr	r2, [pc, #408]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d56:	4b66      	ldr	r3, [pc, #408]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016d5a:	f043 130a 	orr.w	r3, r3, #655370	; 0xa000a
 8016d5e:	f443 432a 	orr.w	r3, r3, #43520	; 0xaa00
 8016d62:	6253      	str	r3, [r2, #36]	; 0x24

	// Configure PA8,PA10,PA11,PA12 as Push-Pull output
	GPIOA->OTYPER &= ~(GPIO_OTYPER_OT_8 | GPIO_OTYPER_OT_10 | GPIO_OTYPER_OT_11 | GPIO_OTYPER_OT_12);
 8016d64:	4a62      	ldr	r2, [pc, #392]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d66:	4b62      	ldr	r3, [pc, #392]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d68:	685b      	ldr	r3, [r3, #4]
 8016d6a:	f423 53e8 	bic.w	r3, r3, #7424	; 0x1d00
 8016d6e:	6053      	str	r3, [r2, #4]

	// Configure PA8,PA10,PA11,PA12 as High-Speed Output
	GPIOA->OSPEEDR &= ~ (GPIO_OSPEEDR_OSPEED8_Msk | GPIO_OSPEEDR_OSPEED10_Msk | GPIO_OSPEEDR_OSPEED11_Msk | GPIO_OSPEEDR_OSPEED12_Msk);
 8016d70:	4a5f      	ldr	r2, [pc, #380]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d72:	4b5f      	ldr	r3, [pc, #380]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d74:	689b      	ldr	r3, [r3, #8]
 8016d76:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8016d7a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8016d7e:	6093      	str	r3, [r2, #8]
	GPIOA->OSPEEDR |=  (0x03 <<GPIO_OSPEEDR_OSPEED8_Pos)|(0x03 <<GPIO_OSPEEDR_OSPEED10_Pos)|(0x03 <<GPIO_OSPEEDR_OSPEED11_Pos)|(0x03 <<GPIO_OSPEEDR_OSPEED12_Pos);
 8016d80:	4a5b      	ldr	r2, [pc, #364]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d82:	4b5b      	ldr	r3, [pc, #364]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d84:	689b      	ldr	r3, [r3, #8]
 8016d86:	f043 737c 	orr.w	r3, r3, #66060288	; 0x3f00000
 8016d8a:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8016d8e:	6093      	str	r3, [r2, #8]

	// Disable PA8,PA10,PA11,PA12 Pull-up/Pull-down
	GPIOA->PUPDR &= ~ (GPIO_PUPDR_PUPD8_Msk | GPIO_PUPDR_PUPD10_Msk | GPIO_PUPDR_PUPD11_Msk | GPIO_PUPDR_PUPD12_Msk );
 8016d90:	4a57      	ldr	r2, [pc, #348]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d92:	4b57      	ldr	r3, [pc, #348]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016d94:	68db      	ldr	r3, [r3, #12]
 8016d96:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8016d9a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8016d9e:	60d3      	str	r3, [r2, #12]

	// Set Initial State OFF
	GPIOA->BSRR = GPIO_BSRR_BR_8 | GPIO_BSRR_BR_10 | GPIO_BSRR_BR_11 | GPIO_BSRR_BR_12 ;
 8016da0:	4b53      	ldr	r3, [pc, #332]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016da2:	f04f 52e8 	mov.w	r2, #486539264	; 0x1d000000
 8016da6:	619a      	str	r2, [r3, #24]

	/*****************************
	 * 			PA9
	 *****************************/
	// Configure PA9 as Input
	GPIOA->MODER &= ~ GPIO_MODER_MODER9_Msk;
 8016da8:	4a51      	ldr	r2, [pc, #324]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016daa:	4b51      	ldr	r3, [pc, #324]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016dac:	681b      	ldr	r3, [r3, #0]
 8016dae:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8016db2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=  (0x00 <<GPIO_MODER_MODER9_Pos);
 8016db4:	4a4e      	ldr	r2, [pc, #312]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016db6:	4b4e      	ldr	r3, [pc, #312]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016db8:	681b      	ldr	r3, [r3, #0]
 8016dba:	6013      	str	r3, [r2, #0]

	// Configure PA9 as Push-Pull output
	GPIOA->OTYPER &= ~(GPIO_OTYPER_OT_9);
 8016dbc:	4a4c      	ldr	r2, [pc, #304]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016dbe:	4b4c      	ldr	r3, [pc, #304]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016dc0:	685b      	ldr	r3, [r3, #4]
 8016dc2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8016dc6:	6053      	str	r3, [r2, #4]

	// Configure PA9 as Low-Speed Output
	GPIOA->OSPEEDR &= ~ GPIO_OSPEEDR_OSPEED9_Msk;
 8016dc8:	4a49      	ldr	r2, [pc, #292]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016dca:	4b49      	ldr	r3, [pc, #292]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016dcc:	689b      	ldr	r3, [r3, #8]
 8016dce:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8016dd2:	6093      	str	r3, [r2, #8]
	GPIOA->OSPEEDR |=  (0x00 <<GPIO_OSPEEDR_OSPEED9_Pos);
 8016dd4:	4a46      	ldr	r2, [pc, #280]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016dd6:	4b46      	ldr	r3, [pc, #280]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016dd8:	689b      	ldr	r3, [r3, #8]
 8016dda:	6093      	str	r3, [r2, #8]

	// Disable PA9 Pull-up/Pull-down
	GPIOA->PUPDR &= ~ GPIO_PUPDR_PUPD9_Msk;
 8016ddc:	4a44      	ldr	r2, [pc, #272]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016dde:	4b44      	ldr	r3, [pc, #272]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016de0:	68db      	ldr	r3, [r3, #12]
 8016de2:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8016de6:	60d3      	str	r3, [r2, #12]

	// Set Initial State OFF
	GPIOA->BSRR = GPIO_BSRR_BR_9;
 8016de8:	4b41      	ldr	r3, [pc, #260]	; (8016ef0 <BSP_GPIO_Init+0x24c>)
 8016dea:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8016dee:	619a      	str	r2, [r3, #24]

	/*****************************
	* 		PB7 & PB14
	*****************************/
	// Configure PB7, PB14 as output
	GPIOB->MODER &= ~( GPIO_MODER_MODER7_Msk | GPIO_MODER_MODER14_Msk );
 8016df0:	4a40      	ldr	r2, [pc, #256]	; (8016ef4 <BSP_GPIO_Init+0x250>)
 8016df2:	4b40      	ldr	r3, [pc, #256]	; (8016ef4 <BSP_GPIO_Init+0x250>)
 8016df4:	681b      	ldr	r3, [r3, #0]
 8016df6:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8016dfa:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8016dfe:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |=  (0x01 <<GPIO_MODER_MODER7_Pos)| (0x01 <<GPIO_MODER_MODER14_Pos);
 8016e00:	4a3c      	ldr	r2, [pc, #240]	; (8016ef4 <BSP_GPIO_Init+0x250>)
 8016e02:	4b3c      	ldr	r3, [pc, #240]	; (8016ef4 <BSP_GPIO_Init+0x250>)
 8016e04:	681b      	ldr	r3, [r3, #0]
 8016e06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8016e0a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8016e0e:	6013      	str	r3, [r2, #0]

	// Configure PB7, PB14 as Push-Pull output
	GPIOB->OTYPER &= ~(GPIO_OTYPER_OT_7 | GPIO_OTYPER_OT_14);
 8016e10:	4a38      	ldr	r2, [pc, #224]	; (8016ef4 <BSP_GPIO_Init+0x250>)
 8016e12:	4b38      	ldr	r3, [pc, #224]	; (8016ef4 <BSP_GPIO_Init+0x250>)
 8016e14:	685b      	ldr	r3, [r3, #4]
 8016e16:	f423 4381 	bic.w	r3, r3, #16512	; 0x4080
 8016e1a:	6053      	str	r3, [r2, #4]

	// Configure PB7, PB14 as Low-Speed Output
	GPIOB->OSPEEDR &= ~ (GPIO_OSPEEDR_OSPEED7_Msk | GPIO_OSPEEDR_OSPEED14_Msk);
 8016e1c:	4a35      	ldr	r2, [pc, #212]	; (8016ef4 <BSP_GPIO_Init+0x250>)
 8016e1e:	4b35      	ldr	r3, [pc, #212]	; (8016ef4 <BSP_GPIO_Init+0x250>)
 8016e20:	689b      	ldr	r3, [r3, #8]
 8016e22:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8016e26:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8016e2a:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |=  (0x00 <<GPIO_OSPEEDR_OSPEED4_Pos)|(0x00 <<GPIO_OSPEEDR_OSPEED14_Pos);
 8016e2c:	4a31      	ldr	r2, [pc, #196]	; (8016ef4 <BSP_GPIO_Init+0x250>)
 8016e2e:	4b31      	ldr	r3, [pc, #196]	; (8016ef4 <BSP_GPIO_Init+0x250>)
 8016e30:	689b      	ldr	r3, [r3, #8]
 8016e32:	6093      	str	r3, [r2, #8]

	// Disable PB7, PB14 Pull-up/Pull-down
	GPIOB->PUPDR &= ~ (GPIO_PUPDR_PUPD7_Msk | GPIO_PUPDR_PUPD14_Msk);
 8016e34:	4a2f      	ldr	r2, [pc, #188]	; (8016ef4 <BSP_GPIO_Init+0x250>)
 8016e36:	4b2f      	ldr	r3, [pc, #188]	; (8016ef4 <BSP_GPIO_Init+0x250>)
 8016e38:	68db      	ldr	r3, [r3, #12]
 8016e3a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8016e3e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8016e42:	60d3      	str	r3, [r2, #12]

	// Set Initial State OFF
	GPIOB->BSRR = GPIO_BSRR_BR_7 | GPIO_BSRR_BR_14;
 8016e44:	4b2b      	ldr	r3, [pc, #172]	; (8016ef4 <BSP_GPIO_Init+0x250>)
 8016e46:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8016e4a:	619a      	str	r2, [r3, #24]

	/*****************************
	 * 			PG6
	 *****************************/
	// Configure PG6 as output
	GPIOG->MODER &= ~GPIO_MODER_MODER6_Msk;
 8016e4c:	4a2a      	ldr	r2, [pc, #168]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016e4e:	4b2a      	ldr	r3, [pc, #168]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016e50:	681b      	ldr	r3, [r3, #0]
 8016e52:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8016e56:	6013      	str	r3, [r2, #0]
	GPIOG->MODER |=  (0x01 <<GPIO_MODER_MODER6_Pos);
 8016e58:	4a27      	ldr	r2, [pc, #156]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016e5a:	4b27      	ldr	r3, [pc, #156]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016e5c:	681b      	ldr	r3, [r3, #0]
 8016e5e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8016e62:	6013      	str	r3, [r2, #0]

	// Configure PG6 as Push-Pull output
	GPIOG->OTYPER &= ~(GPIO_OTYPER_OT_6);
 8016e64:	4a24      	ldr	r2, [pc, #144]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016e66:	4b24      	ldr	r3, [pc, #144]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016e68:	685b      	ldr	r3, [r3, #4]
 8016e6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8016e6e:	6053      	str	r3, [r2, #4]

	// Configure PG6 as Low-Speed Output
	GPIOG->OSPEEDR &= ~ GPIO_OSPEEDR_OSPEED6_Msk;
 8016e70:	4a21      	ldr	r2, [pc, #132]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016e72:	4b21      	ldr	r3, [pc, #132]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016e74:	689b      	ldr	r3, [r3, #8]
 8016e76:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8016e7a:	6093      	str	r3, [r2, #8]
	GPIOG->OSPEEDR |=  (0x00 <<GPIO_OSPEEDR_OSPEED6_Pos);
 8016e7c:	4a1e      	ldr	r2, [pc, #120]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016e7e:	4b1e      	ldr	r3, [pc, #120]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016e80:	689b      	ldr	r3, [r3, #8]
 8016e82:	6093      	str	r3, [r2, #8]

	// Disable PG6 Pull-up/Pull-down
	GPIOG->PUPDR &= ~ GPIO_PUPDR_PUPD6_Msk;
 8016e84:	4a1c      	ldr	r2, [pc, #112]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016e86:	4b1c      	ldr	r3, [pc, #112]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016e88:	68db      	ldr	r3, [r3, #12]
 8016e8a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8016e8e:	60d3      	str	r3, [r2, #12]

	// Set Initial State OFF
	GPIOG->BSRR = GPIO_BSRR_BR_6;
 8016e90:	4b19      	ldr	r3, [pc, #100]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016e92:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8016e96:	619a      	str	r2, [r3, #24]

	/*****************************
	 * 			PG7
	 *****************************/
	// Configure PG7 as Input
	GPIOG->MODER &= ~GPIO_MODER_MODER7_Msk;
 8016e98:	4a17      	ldr	r2, [pc, #92]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016e9a:	4b17      	ldr	r3, [pc, #92]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016e9c:	681b      	ldr	r3, [r3, #0]
 8016e9e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8016ea2:	6013      	str	r3, [r2, #0]
	GPIOG->MODER |=  (0x00 <<GPIO_MODER_MODER7_Pos);
 8016ea4:	4a14      	ldr	r2, [pc, #80]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016ea6:	4b14      	ldr	r3, [pc, #80]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016ea8:	681b      	ldr	r3, [r3, #0]
 8016eaa:	6013      	str	r3, [r2, #0]

	// Configure PG7 as Push-Pull output
	GPIOG->OTYPER &= ~(GPIO_OTYPER_OT_7);
 8016eac:	4a12      	ldr	r2, [pc, #72]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016eae:	4b12      	ldr	r3, [pc, #72]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016eb0:	685b      	ldr	r3, [r3, #4]
 8016eb2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8016eb6:	6053      	str	r3, [r2, #4]

	// Configure PG7 as Low-Speed Output
	GPIOG->OSPEEDR &= ~ GPIO_OSPEEDR_OSPEED7_Msk;
 8016eb8:	4a0f      	ldr	r2, [pc, #60]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016eba:	4b0f      	ldr	r3, [pc, #60]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016ebc:	689b      	ldr	r3, [r3, #8]
 8016ebe:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8016ec2:	6093      	str	r3, [r2, #8]
	GPIOG->OSPEEDR |=  (0x00 <<GPIO_OSPEEDR_OSPEED7_Pos);
 8016ec4:	4a0c      	ldr	r2, [pc, #48]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016ec6:	4b0c      	ldr	r3, [pc, #48]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016ec8:	689b      	ldr	r3, [r3, #8]
 8016eca:	6093      	str	r3, [r2, #8]

	// Disable PG7 Pull-up/Pull-down
	GPIOG->PUPDR &= ~ GPIO_PUPDR_PUPD7_Msk;
 8016ecc:	4a0a      	ldr	r2, [pc, #40]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016ece:	4b0a      	ldr	r3, [pc, #40]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016ed0:	68db      	ldr	r3, [r3, #12]
 8016ed2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8016ed6:	60d3      	str	r3, [r2, #12]

	// Set Initial State OFF
	GPIOG->BSRR = GPIO_BSRR_BR_7;
 8016ed8:	4b07      	ldr	r3, [pc, #28]	; (8016ef8 <BSP_GPIO_Init+0x254>)
 8016eda:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8016ede:	619a      	str	r2, [r3, #24]

}
 8016ee0:	bf00      	nop
 8016ee2:	46bd      	mov	sp, r7
 8016ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ee8:	4770      	bx	lr
 8016eea:	bf00      	nop
 8016eec:	40023800 	.word	0x40023800
 8016ef0:	40020000 	.word	0x40020000
 8016ef4:	40020400 	.word	0x40020400
 8016ef8:	40021800 	.word	0x40021800

08016efc <BSP_PWM_Init>:
 * Channel 2 -> PE11    10 KHz OK
 * Channel 3 -> PE13    10 KHz OK
 * Channel 4 -> PE14    10 KHz OK
 */
void BSP_PWM_Init()
{
 8016efc:	b480      	push	{r7}
 8016efe:	af00      	add	r7, sp, #0
	// Enable GPIO
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
 8016f00:	4a3d      	ldr	r2, [pc, #244]	; (8016ff8 <BSP_PWM_Init+0xfc>)
 8016f02:	4b3d      	ldr	r3, [pc, #244]	; (8016ff8 <BSP_PWM_Init+0xfc>)
 8016f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016f06:	f043 0310 	orr.w	r3, r3, #16
 8016f0a:	6313      	str	r3, [r2, #48]	; 0x30

	// Configure PE9, PE11, PE13, PE14 as AF mode
	GPIOE->MODER &= ~(GPIO_MODER_MODER9 | GPIO_MODER_MODER11 |GPIO_MODER_MODER13 |GPIO_MODER_MODER14 );
 8016f0c:	4a3b      	ldr	r2, [pc, #236]	; (8016ffc <BSP_PWM_Init+0x100>)
 8016f0e:	4b3b      	ldr	r3, [pc, #236]	; (8016ffc <BSP_PWM_Init+0x100>)
 8016f10:	681b      	ldr	r3, [r3, #0]
 8016f12:	f023 5373 	bic.w	r3, r3, #1019215872	; 0x3cc00000
 8016f16:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8016f1a:	6013      	str	r3, [r2, #0]
    GPIOE->MODER |= (0x02 << GPIO_MODER_MODER9_Pos) | (0x02 << GPIO_MODER_MODER11_Pos) | (0x02 << GPIO_MODER_MODER13_Pos) | (0x02<< GPIO_MODER_MODER14_Pos);
 8016f1c:	4a37      	ldr	r2, [pc, #220]	; (8016ffc <BSP_PWM_Init+0x100>)
 8016f1e:	4b37      	ldr	r3, [pc, #220]	; (8016ffc <BSP_PWM_Init+0x100>)
 8016f20:	681b      	ldr	r3, [r3, #0]
 8016f22:	f043 5322 	orr.w	r3, r3, #679477248	; 0x28800000
 8016f26:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8016f2a:	6013      	str	r3, [r2, #0]

	// Connect to TIM1 (AF1)
	GPIOE->AFR[1] &= ~(0x0FF0F0F0);
 8016f2c:	4933      	ldr	r1, [pc, #204]	; (8016ffc <BSP_PWM_Init+0x100>)
 8016f2e:	4b33      	ldr	r3, [pc, #204]	; (8016ffc <BSP_PWM_Init+0x100>)
 8016f30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016f32:	4b33      	ldr	r3, [pc, #204]	; (8017000 <BSP_PWM_Init+0x104>)
 8016f34:	4013      	ands	r3, r2
 8016f36:	624b      	str	r3, [r1, #36]	; 0x24
	GPIOE->AFR[1] |=  (0x01101010);
 8016f38:	4930      	ldr	r1, [pc, #192]	; (8016ffc <BSP_PWM_Init+0x100>)
 8016f3a:	4b30      	ldr	r3, [pc, #192]	; (8016ffc <BSP_PWM_Init+0x100>)
 8016f3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016f3e:	4b31      	ldr	r3, [pc, #196]	; (8017004 <BSP_PWM_Init+0x108>)
 8016f40:	4313      	orrs	r3, r2
 8016f42:	624b      	str	r3, [r1, #36]	; 0x24

	// Enable TIM1 clock (APB2 timers = 84MHz)
	RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 8016f44:	4a2c      	ldr	r2, [pc, #176]	; (8016ff8 <BSP_PWM_Init+0xfc>)
 8016f46:	4b2c      	ldr	r3, [pc, #176]	; (8016ff8 <BSP_PWM_Init+0xfc>)
 8016f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016f4a:	f043 0301 	orr.w	r3, r3, #1
 8016f4e:	6453      	str	r3, [r2, #68]	; 0x44

	// Configure TIM1
	TIM1->CR1 = 0x0000;
 8016f50:	4b2d      	ldr	r3, [pc, #180]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016f52:	2200      	movs	r2, #0
 8016f54:	601a      	str	r2, [r3, #0]
	TIM1->SMCR = 0x0000;
 8016f56:	4b2c      	ldr	r3, [pc, #176]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016f58:	2200      	movs	r2, #0
 8016f5a:	609a      	str	r2, [r3, #8]
	TIM1->DIER = 0x0000;
 8016f5c:	4b2a      	ldr	r3, [pc, #168]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016f5e:	2200      	movs	r2, #0
 8016f60:	60da      	str	r2, [r3, #12]
	TIM1->EGR = 0x0000;
 8016f62:	4b29      	ldr	r3, [pc, #164]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016f64:	2200      	movs	r2, #0
 8016f66:	615a      	str	r2, [r3, #20]

	// Enable Auto-Reload Preload register
	TIM1->CR1 |= TIM_CR1_ARPE;
 8016f68:	4a27      	ldr	r2, [pc, #156]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016f6a:	4b27      	ldr	r3, [pc, #156]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016f6c:	681b      	ldr	r3, [r3, #0]
 8016f6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016f72:	6013      	str	r3, [r2, #0]

	// Set prescaler to /1 -> 84MHz counting frequency ( 120 micro s resolution)
	TIM1->PSC = 1;
 8016f74:	4b24      	ldr	r3, [pc, #144]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016f76:	2201      	movs	r2, #1
 8016f78:	629a      	str	r2, [r3, #40]	; 0x28

	// Set Auto-Reload value to 8400 -> PWM frequency is  10 000 Hz
	TIM1->ARR = 8400;
 8016f7a:	4b23      	ldr	r3, [pc, #140]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016f7c:	f242 02d0 	movw	r2, #8400	; 0x20d0
 8016f80:	62da      	str	r2, [r3, #44]	; 0x2c

	// Output, PWM mode x
	TIM1->CCMR1= 0x00000000;
 8016f82:	4b21      	ldr	r3, [pc, #132]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016f84:	2200      	movs	r2, #0
 8016f86:	619a      	str	r2, [r3, #24]
	TIM1->CCMR2= 0x00000000;
 8016f88:	4b1f      	ldr	r3, [pc, #124]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016f8a:	2200      	movs	r2, #0
 8016f8c:	61da      	str	r2, [r3, #28]

	TIM1->CCMR1= (0x06 <<4) | TIM_CCMR1_OC1PE | (0x06 <<12) | TIM_CCMR1_OC2PE;
 8016f8e:	4b1e      	ldr	r3, [pc, #120]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016f90:	f646 0268 	movw	r2, #26728	; 0x6868
 8016f94:	619a      	str	r2, [r3, #24]
	TIM1->CCMR2= (0x06 <<4) | TIM_CCMR2_OC3PE | (0x06 <<12) | TIM_CCMR2_OC4PE;;
 8016f96:	4b1c      	ldr	r3, [pc, #112]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016f98:	f646 0268 	movw	r2, #26728	; 0x6868
 8016f9c:	61da      	str	r2, [r3, #28]

	// Set Default PWM values
	TIM1->CCR1 = 5000;
 8016f9e:	4b1a      	ldr	r3, [pc, #104]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016fa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8016fa4:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 5000;
 8016fa6:	4b18      	ldr	r3, [pc, #96]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016fa8:	f241 3288 	movw	r2, #5000	; 0x1388
 8016fac:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 5000;
 8016fae:	4b16      	ldr	r3, [pc, #88]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016fb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8016fb4:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM1->CCR4 = 5000;
 8016fb6:	4b14      	ldr	r3, [pc, #80]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016fb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8016fbc:	641a      	str	r2, [r3, #64]	; 0x40

	// Enable Outputs
	TIM1->CCER |= TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E ;
 8016fbe:	4a12      	ldr	r2, [pc, #72]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016fc0:	4b11      	ldr	r3, [pc, #68]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016fc2:	6a1b      	ldr	r3, [r3, #32]
 8016fc4:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 8016fc8:	f043 0311 	orr.w	r3, r3, #17
 8016fcc:	6213      	str	r3, [r2, #32]

	// Main output enable
	TIM1->BDTR |= TIM_BDTR_MOE;
 8016fce:	4a0e      	ldr	r2, [pc, #56]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016fd0:	4b0d      	ldr	r3, [pc, #52]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016fd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016fd4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8016fd8:	6453      	str	r3, [r2, #68]	; 0x44

	// Set the UG bit
	TIM1->EGR = TIM_EGR_UG;
 8016fda:	4b0b      	ldr	r3, [pc, #44]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016fdc:	2201      	movs	r2, #1
 8016fde:	615a      	str	r2, [r3, #20]

	// Enable TIM1
	TIM1->CR1 |= TIM_CR1_CEN;
 8016fe0:	4a09      	ldr	r2, [pc, #36]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016fe2:	4b09      	ldr	r3, [pc, #36]	; (8017008 <BSP_PWM_Init+0x10c>)
 8016fe4:	681b      	ldr	r3, [r3, #0]
 8016fe6:	f043 0301 	orr.w	r3, r3, #1
 8016fea:	6013      	str	r3, [r2, #0]
}
 8016fec:	bf00      	nop
 8016fee:	46bd      	mov	sp, r7
 8016ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ff4:	4770      	bx	lr
 8016ff6:	bf00      	nop
 8016ff8:	40023800 	.word	0x40023800
 8016ffc:	40021000 	.word	0x40021000
 8017000:	f00f0f0f 	.word	0xf00f0f0f
 8017004:	01101010 	.word	0x01101010
 8017008:	40010000 	.word	0x40010000

0801700c <BSP_CAN1_Init>:
/* CAN 1 GPIO Configuration
 *	PB8 --> CAN1_RX
 *	PB9 --> CAN1_TX
 */
void BSP_CAN1_Init()
{
 801700c:	b480      	push	{r7}
 801700e:	af00      	add	r7, sp, #0
	/* Peripheral clock enable */
	RCC->APB1ENR |= RCC_APB1ENR_CAN1EN;
 8017010:	4a1f      	ldr	r2, [pc, #124]	; (8017090 <BSP_CAN1_Init+0x84>)
 8017012:	4b1f      	ldr	r3, [pc, #124]	; (8017090 <BSP_CAN1_Init+0x84>)
 8017014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017016:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 801701a:	6413      	str	r3, [r2, #64]	; 0x40

	// Configure PB8,PB9 as Alternate Function
	GPIOB->MODER &= ~ (GPIO_MODER_MODER8 | GPIO_MODER_MODER9);
 801701c:	4a1d      	ldr	r2, [pc, #116]	; (8017094 <BSP_CAN1_Init+0x88>)
 801701e:	4b1d      	ldr	r3, [pc, #116]	; (8017094 <BSP_CAN1_Init+0x88>)
 8017020:	681b      	ldr	r3, [r3, #0]
 8017022:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8017026:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |=  (0x02 <<GPIO_MODER_MODER8_Pos)|(0x02 <<GPIO_MODER_MODER9_Pos);
 8017028:	4a1a      	ldr	r2, [pc, #104]	; (8017094 <BSP_CAN1_Init+0x88>)
 801702a:	4b1a      	ldr	r3, [pc, #104]	; (8017094 <BSP_CAN1_Init+0x88>)
 801702c:	681b      	ldr	r3, [r3, #0]
 801702e:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 8017032:	6013      	str	r3, [r2, #0]

	// Configure PB8,PB9 as Alternate Function 9 (AF9)
	GPIOB->AFR[1] &= ~(0x000000FF);
 8017034:	4a17      	ldr	r2, [pc, #92]	; (8017094 <BSP_CAN1_Init+0x88>)
 8017036:	4b17      	ldr	r3, [pc, #92]	; (8017094 <BSP_CAN1_Init+0x88>)
 8017038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801703a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 801703e:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->AFR[1] |=  (0x00000099);
 8017040:	4a14      	ldr	r2, [pc, #80]	; (8017094 <BSP_CAN1_Init+0x88>)
 8017042:	4b14      	ldr	r3, [pc, #80]	; (8017094 <BSP_CAN1_Init+0x88>)
 8017044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017046:	f043 0399 	orr.w	r3, r3, #153	; 0x99
 801704a:	6253      	str	r3, [r2, #36]	; 0x24

	// Configure PB8,PB9 as Push-Pull output
	GPIOB->OTYPER &= ~(GPIO_OTYPER_OT_8 | GPIO_OTYPER_OT_9);
 801704c:	4a11      	ldr	r2, [pc, #68]	; (8017094 <BSP_CAN1_Init+0x88>)
 801704e:	4b11      	ldr	r3, [pc, #68]	; (8017094 <BSP_CAN1_Init+0x88>)
 8017050:	685b      	ldr	r3, [r3, #4]
 8017052:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8017056:	6053      	str	r3, [r2, #4]

	// Configure PB8,PB9 as High-Speed Output
	GPIOB->OSPEEDR &= ~ (GPIO_OSPEEDR_OSPEED8_Msk | GPIO_OSPEEDR_OSPEED9_Msk);
 8017058:	4a0e      	ldr	r2, [pc, #56]	; (8017094 <BSP_CAN1_Init+0x88>)
 801705a:	4b0e      	ldr	r3, [pc, #56]	; (8017094 <BSP_CAN1_Init+0x88>)
 801705c:	689b      	ldr	r3, [r3, #8]
 801705e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8017062:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |=  (0x03 <<GPIO_OSPEEDR_OSPEED8_Pos)|(0x03 <<GPIO_OSPEEDR_OSPEED9_Pos);
 8017064:	4a0b      	ldr	r2, [pc, #44]	; (8017094 <BSP_CAN1_Init+0x88>)
 8017066:	4b0b      	ldr	r3, [pc, #44]	; (8017094 <BSP_CAN1_Init+0x88>)
 8017068:	689b      	ldr	r3, [r3, #8]
 801706a:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 801706e:	6093      	str	r3, [r2, #8]

	// Disable PB8,PB9 Pull-up/Pull-down
	GPIOB->PUPDR &= ~ (GPIO_PUPDR_PUPD8_Msk | GPIO_PUPDR_PUPD9_Msk );
 8017070:	4a08      	ldr	r2, [pc, #32]	; (8017094 <BSP_CAN1_Init+0x88>)
 8017072:	4b08      	ldr	r3, [pc, #32]	; (8017094 <BSP_CAN1_Init+0x88>)
 8017074:	68db      	ldr	r3, [r3, #12]
 8017076:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 801707a:	60d3      	str	r3, [r2, #12]

	// Set Initial State OFF
	GPIOB->BSRR = GPIO_BSRR_BR_8 | GPIO_BSRR_BR_9;
 801707c:	4b05      	ldr	r3, [pc, #20]	; (8017094 <BSP_CAN1_Init+0x88>)
 801707e:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
 8017082:	619a      	str	r2, [r3, #24]
}
 8017084:	bf00      	nop
 8017086:	46bd      	mov	sp, r7
 8017088:	f85d 7b04 	ldr.w	r7, [sp], #4
 801708c:	4770      	bx	lr
 801708e:	bf00      	nop
 8017090:	40023800 	.word	0x40023800
 8017094:	40020400 	.word	0x40020400

08017098 <BSP_CAN2_Init>:
/* CAN 2 GPIO Configuration
 *	PB12 --> CAN2_RX
 *	PB6 --> CAN2_TX
 */
void BSP_CAN2_Init()
{
 8017098:	b480      	push	{r7}
 801709a:	af00      	add	r7, sp, #0
	/* Peripheral clock enable */
	RCC->APB1ENR |= RCC_APB1ENR_CAN2EN;
 801709c:	4a2a      	ldr	r2, [pc, #168]	; (8017148 <BSP_CAN2_Init+0xb0>)
 801709e:	4b2a      	ldr	r3, [pc, #168]	; (8017148 <BSP_CAN2_Init+0xb0>)
 80170a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80170a2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80170a6:	6413      	str	r3, [r2, #64]	; 0x40

	// Configure PB6,PB12 as Alternate Function
	GPIOB->MODER &= ~ (GPIO_MODER_MODER6 | GPIO_MODER_MODER12);
 80170a8:	4a28      	ldr	r2, [pc, #160]	; (801714c <BSP_CAN2_Init+0xb4>)
 80170aa:	4b28      	ldr	r3, [pc, #160]	; (801714c <BSP_CAN2_Init+0xb4>)
 80170ac:	681b      	ldr	r3, [r3, #0]
 80170ae:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80170b2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80170b6:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |=  (0x02 <<GPIO_MODER_MODER6_Pos)|(0x02 <<GPIO_MODER_MODER12_Pos);
 80170b8:	4a24      	ldr	r2, [pc, #144]	; (801714c <BSP_CAN2_Init+0xb4>)
 80170ba:	4b24      	ldr	r3, [pc, #144]	; (801714c <BSP_CAN2_Init+0xb4>)
 80170bc:	681b      	ldr	r3, [r3, #0]
 80170be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80170c2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80170c6:	6013      	str	r3, [r2, #0]

	// Configure PB6,PB12 as Alternate Function 9 (AF9)
	GPIOB->AFR[0] &= ~(0x0F000000);
 80170c8:	4a20      	ldr	r2, [pc, #128]	; (801714c <BSP_CAN2_Init+0xb4>)
 80170ca:	4b20      	ldr	r3, [pc, #128]	; (801714c <BSP_CAN2_Init+0xb4>)
 80170cc:	6a1b      	ldr	r3, [r3, #32]
 80170ce:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80170d2:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[0] |=  (0x09000000);
 80170d4:	4a1d      	ldr	r2, [pc, #116]	; (801714c <BSP_CAN2_Init+0xb4>)
 80170d6:	4b1d      	ldr	r3, [pc, #116]	; (801714c <BSP_CAN2_Init+0xb4>)
 80170d8:	6a1b      	ldr	r3, [r3, #32]
 80170da:	f043 6310 	orr.w	r3, r3, #150994944	; 0x9000000
 80170de:	6213      	str	r3, [r2, #32]

	GPIOB->AFR[1] &= ~(0x000F0000);
 80170e0:	4a1a      	ldr	r2, [pc, #104]	; (801714c <BSP_CAN2_Init+0xb4>)
 80170e2:	4b1a      	ldr	r3, [pc, #104]	; (801714c <BSP_CAN2_Init+0xb4>)
 80170e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80170e6:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80170ea:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->AFR[1] |=  (0x00090000);
 80170ec:	4a17      	ldr	r2, [pc, #92]	; (801714c <BSP_CAN2_Init+0xb4>)
 80170ee:	4b17      	ldr	r3, [pc, #92]	; (801714c <BSP_CAN2_Init+0xb4>)
 80170f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80170f2:	f443 2310 	orr.w	r3, r3, #589824	; 0x90000
 80170f6:	6253      	str	r3, [r2, #36]	; 0x24

	// Configure PB6,PB12 as Push-Pull output
	GPIOB->OTYPER &= ~(GPIO_OTYPER_OT_6 | GPIO_OTYPER_OT_12);
 80170f8:	4a14      	ldr	r2, [pc, #80]	; (801714c <BSP_CAN2_Init+0xb4>)
 80170fa:	4b14      	ldr	r3, [pc, #80]	; (801714c <BSP_CAN2_Init+0xb4>)
 80170fc:	685b      	ldr	r3, [r3, #4]
 80170fe:	f423 5382 	bic.w	r3, r3, #4160	; 0x1040
 8017102:	6053      	str	r3, [r2, #4]

	// Configure PB6,PB12 as High-Speed Output
	GPIOB->OSPEEDR &= ~ (GPIO_OSPEEDR_OSPEED6_Msk | GPIO_OSPEEDR_OSPEED12_Msk);
 8017104:	4a11      	ldr	r2, [pc, #68]	; (801714c <BSP_CAN2_Init+0xb4>)
 8017106:	4b11      	ldr	r3, [pc, #68]	; (801714c <BSP_CAN2_Init+0xb4>)
 8017108:	689b      	ldr	r3, [r3, #8]
 801710a:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 801710e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8017112:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |=  (0x03 <<GPIO_OSPEEDR_OSPEED6_Pos)|(0x03 <<GPIO_OSPEEDR_OSPEED12_Pos);
 8017114:	4a0d      	ldr	r2, [pc, #52]	; (801714c <BSP_CAN2_Init+0xb4>)
 8017116:	4b0d      	ldr	r3, [pc, #52]	; (801714c <BSP_CAN2_Init+0xb4>)
 8017118:	689b      	ldr	r3, [r3, #8]
 801711a:	f043 7340 	orr.w	r3, r3, #50331648	; 0x3000000
 801711e:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8017122:	6093      	str	r3, [r2, #8]

	// Disable PB6,PB12 Pull-up/Pull-down
	GPIOB->PUPDR &= ~ (GPIO_PUPDR_PUPD6_Msk | GPIO_PUPDR_PUPD12_Msk );
 8017124:	4a09      	ldr	r2, [pc, #36]	; (801714c <BSP_CAN2_Init+0xb4>)
 8017126:	4b09      	ldr	r3, [pc, #36]	; (801714c <BSP_CAN2_Init+0xb4>)
 8017128:	68db      	ldr	r3, [r3, #12]
 801712a:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 801712e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8017132:	60d3      	str	r3, [r2, #12]

	// Set Initial State OFF
	GPIOB->BSRR = GPIO_BSRR_BR_6 | GPIO_BSRR_BR_12;
 8017134:	4b05      	ldr	r3, [pc, #20]	; (801714c <BSP_CAN2_Init+0xb4>)
 8017136:	f04f 5282 	mov.w	r2, #272629760	; 0x10400000
 801713a:	619a      	str	r2, [r3, #24]
}
 801713c:	bf00      	nop
 801713e:	46bd      	mov	sp, r7
 8017140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017144:	4770      	bx	lr
 8017146:	bf00      	nop
 8017148:	40023800 	.word	0x40023800
 801714c:	40020400 	.word	0x40020400

08017150 <CAN1_Init>:

#include "can.h"


void CAN1_Init()
{
 8017150:	b480      	push	{r7}
 8017152:	af00      	add	r7, sp, #0
	/* Exit from sleep mode */
	CAN1->MCR &= ~(CAN_MCR_SLEEP);
 8017154:	4a0c      	ldr	r2, [pc, #48]	; (8017188 <CAN1_Init+0x38>)
 8017156:	4b0c      	ldr	r3, [pc, #48]	; (8017188 <CAN1_Init+0x38>)
 8017158:	681b      	ldr	r3, [r3, #0]
 801715a:	f023 0302 	bic.w	r3, r3, #2
 801715e:	6013      	str	r3, [r2, #0]

	/* Check Sleep mode leave acknowledge */
	//while ((CAN1->MSR & CAN_MSR_SLAK) != RESET){}

	/* Request initialisation */
	CAN1->MCR |= CAN_MCR_INRQ;
 8017160:	4a09      	ldr	r2, [pc, #36]	; (8017188 <CAN1_Init+0x38>)
 8017162:	4b09      	ldr	r3, [pc, #36]	; (8017188 <CAN1_Init+0x38>)
 8017164:	681b      	ldr	r3, [r3, #0]
 8017166:	f043 0301 	orr.w	r3, r3, #1
 801716a:	6013      	str	r3, [r2, #0]
	 * Disable the automatic wake-up mode AWUM
	 * Disable the automatic retransmission NART
	 * Disable the receive FIFO locked mode RFLM
	 * Disable the transmit FIFO priority TXFP
	 */
	CAN1->MCR &= ~( CAN_MCR_TTCM | CAN_MCR_ABOM | CAN_MCR_AWUM | CAN_MCR_NART | CAN_MCR_RFLM |CAN_MCR_TXFP);
 801716c:	4a06      	ldr	r2, [pc, #24]	; (8017188 <CAN1_Init+0x38>)
 801716e:	4b06      	ldr	r3, [pc, #24]	; (8017188 <CAN1_Init+0x38>)
 8017170:	681b      	ldr	r3, [r3, #0]
 8017172:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8017176:	6013      	str	r3, [r2, #0]

	/* Set the bit timing register */
	CAN1->BTR =(uint32_t)(CAN_MODE_NORMAL | CAN_SJW_1TQ  | CAN_BS1_7TQ | CAN_BS2_6TQ | (3 - 1U));
 8017178:	4b03      	ldr	r3, [pc, #12]	; (8017188 <CAN1_Init+0x38>)
 801717a:	4a04      	ldr	r2, [pc, #16]	; (801718c <CAN1_Init+0x3c>)
 801717c:	61da      	str	r2, [r3, #28]
}
 801717e:	bf00      	nop
 8017180:	46bd      	mov	sp, r7
 8017182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017186:	4770      	bx	lr
 8017188:	40006400 	.word	0x40006400
 801718c:	00560002 	.word	0x00560002

08017190 <CAN2_Init>:


void CAN2_Init()
{
 8017190:	b480      	push	{r7}
 8017192:	af00      	add	r7, sp, #0
	/* Exit from sleep mode */
	CAN2->MCR &= ~(CAN_MCR_SLEEP);
 8017194:	4a0c      	ldr	r2, [pc, #48]	; (80171c8 <CAN2_Init+0x38>)
 8017196:	4b0c      	ldr	r3, [pc, #48]	; (80171c8 <CAN2_Init+0x38>)
 8017198:	681b      	ldr	r3, [r3, #0]
 801719a:	f023 0302 	bic.w	r3, r3, #2
 801719e:	6013      	str	r3, [r2, #0]

	/* Check Sleep mode leave acknowledge */
	//while ((CAN2->MSR & CAN_MSR_SLAK) != RESET){}

	/* Request initialisation */
	CAN2->MCR |= CAN_MCR_INRQ;
 80171a0:	4a09      	ldr	r2, [pc, #36]	; (80171c8 <CAN2_Init+0x38>)
 80171a2:	4b09      	ldr	r3, [pc, #36]	; (80171c8 <CAN2_Init+0x38>)
 80171a4:	681b      	ldr	r3, [r3, #0]
 80171a6:	f043 0301 	orr.w	r3, r3, #1
 80171aa:	6013      	str	r3, [r2, #0]
	 * Disable the automatic wake-up mode AWUM
	 * Disable the automatic retransmission NART
	 * Disable the receive FIFO locked mode RFLM
	 * Disable the transmit FIFO priority TXFP
	 */
	CAN2->MCR &= ~( CAN_MCR_TTCM | CAN_MCR_ABOM | CAN_MCR_AWUM | CAN_MCR_NART | CAN_MCR_RFLM |CAN_MCR_TXFP);
 80171ac:	4a06      	ldr	r2, [pc, #24]	; (80171c8 <CAN2_Init+0x38>)
 80171ae:	4b06      	ldr	r3, [pc, #24]	; (80171c8 <CAN2_Init+0x38>)
 80171b0:	681b      	ldr	r3, [r3, #0]
 80171b2:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 80171b6:	6013      	str	r3, [r2, #0]

	/* Set the bit timing register */
	CAN2->BTR =(uint32_t)(CAN_MODE_NORMAL | CAN_SJW_1TQ  | CAN_BS1_7TQ | CAN_BS2_6TQ | (3 - 1U));
 80171b8:	4b03      	ldr	r3, [pc, #12]	; (80171c8 <CAN2_Init+0x38>)
 80171ba:	4a04      	ldr	r2, [pc, #16]	; (80171cc <CAN2_Init+0x3c>)
 80171bc:	61da      	str	r2, [r3, #28]
}
 80171be:	bf00      	nop
 80171c0:	46bd      	mov	sp, r7
 80171c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171c6:	4770      	bx	lr
 80171c8:	40006800 	.word	0x40006800
 80171cc:	00560002 	.word	0x00560002

080171d0 <CAN_ConfigFilter>:
 * 		Filter 11: 3FC2
 * 		Filter 12:
 * 		Filter 13:
 */
void CAN_ConfigFilter()
{
 80171d0:	b480      	push	{r7}
 80171d2:	b085      	sub	sp, #20
 80171d4:	af00      	add	r7, sp, #0
	//////////////////////////////////////////////////////////////
	/*					Filtre 0 laisse tout passer				*/
	//////////////////////////////////////////////////////////////
	uint32_t FilterIdHigh0=0;
 80171d6:	2300      	movs	r3, #0
 80171d8:	60fb      	str	r3, [r7, #12]
	uint32_t FilterIdLow0=0;
 80171da:	2300      	movs	r3, #0
 80171dc:	60bb      	str	r3, [r7, #8]
	uint32_t FilterMaskIdHigh0=0;
 80171de:	2300      	movs	r3, #0
 80171e0:	607b      	str	r3, [r7, #4]
	uint32_t FilterMaskIdLow0=0;
 80171e2:	2300      	movs	r3, #0
 80171e4:	603b      	str	r3, [r7, #0]

	/* Initialisation mode for the filter */
	CAN1->FMR |= CAN_FMR_FINIT ;
 80171e6:	4a33      	ldr	r2, [pc, #204]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 80171e8:	4b32      	ldr	r3, [pc, #200]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 80171ea:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80171ee:	f043 0301 	orr.w	r3, r3, #1
 80171f2:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

	/* Filter Deactivation */
	CAN1->FA1R &= ~ CAN_FA1R_FACT0;
 80171f6:	4a2f      	ldr	r2, [pc, #188]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 80171f8:	4b2e      	ldr	r3, [pc, #184]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 80171fa:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80171fe:	f023 0301 	bic.w	r3, r3, #1
 8017202:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

	/* Select the start filter number of CAN2 slave instance */
	CAN1->FMR &= ~CAN_FMR_CAN2SB;
 8017206:	4a2b      	ldr	r2, [pc, #172]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 8017208:	4b2a      	ldr	r3, [pc, #168]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 801720a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801720e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8017212:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
	CAN1->FMR |= 0x0A << CAN_FMR_CAN2SB_Pos;
 8017216:	4a27      	ldr	r2, [pc, #156]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 8017218:	4b26      	ldr	r3, [pc, #152]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 801721a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801721e:	f443 6320 	orr.w	r3, r3, #2560	; 0xa00
 8017222:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

	/* Filter Scale */
	/* 32-bit scale for the filter */
	CAN1->FS1R|=CAN_FS1R_FSC0;
 8017226:	4a23      	ldr	r2, [pc, #140]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 8017228:	4b22      	ldr	r3, [pc, #136]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 801722a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 801722e:	f043 0301 	orr.w	r3, r3, #1
 8017232:	f8c2 320c 	str.w	r3, [r2, #524]	; 0x20c

	/* Filter Mode */
	/* Id/Mask mode for the filter bank 0 */
	CAN1->FM1R &= ~ CAN_FM1R_FBM0;
 8017236:	4a1f      	ldr	r2, [pc, #124]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 8017238:	4b1e      	ldr	r3, [pc, #120]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 801723a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 801723e:	f023 0301 	bic.w	r3, r3, #1
 8017242:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204

	/* 32-bit identifier or First 32-bit identifier */ //Dominant 0 recessif 1
	CAN1->sFilterRegister[0].FR1 =((0x0000FFFFU & FilterIdHigh0) << 16U) |(0x0000FFFFU & FilterIdLow0);
 8017246:	491b      	ldr	r1, [pc, #108]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 8017248:	68fb      	ldr	r3, [r7, #12]
 801724a:	041a      	lsls	r2, r3, #16
 801724c:	68bb      	ldr	r3, [r7, #8]
 801724e:	b29b      	uxth	r3, r3
 8017250:	4313      	orrs	r3, r2
 8017252:	f8c1 3240 	str.w	r3, [r1, #576]	; 0x240

	/* 32-bit mask or Second 32-bit identifier */
	CAN1->sFilterRegister[0].FR2 =((0x0000FFFFU & FilterMaskIdHigh0) << 16U) |(0x0000FFFFU & FilterMaskIdLow0);
 8017256:	4917      	ldr	r1, [pc, #92]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 8017258:	687b      	ldr	r3, [r7, #4]
 801725a:	041a      	lsls	r2, r3, #16
 801725c:	683b      	ldr	r3, [r7, #0]
 801725e:	b29b      	uxth	r3, r3
 8017260:	4313      	orrs	r3, r2
 8017262:	f8c1 3244 	str.w	r3, [r1, #580]	; 0x244

	/* Filter FIFO assignment */
	/* FIFO 0 assignation for the filter */
	CAN1->FFA1R &= ~CAN_FFA1R_FFA0;
 8017266:	4a13      	ldr	r2, [pc, #76]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 8017268:	4b12      	ldr	r3, [pc, #72]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 801726a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801726e:	f023 0301 	bic.w	r3, r3, #1
 8017272:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214

	/* FIFO 1 assignation for the filter */
	CAN1->FFA1R |= CAN_FFA1R_FFA10;
 8017276:	4a0f      	ldr	r2, [pc, #60]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 8017278:	4b0e      	ldr	r3, [pc, #56]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 801727a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801727e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8017282:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214

	/* Filter activation */
	CAN1->FA1R|= CAN_FA1R_FACT0;
 8017286:	4a0b      	ldr	r2, [pc, #44]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 8017288:	4b0a      	ldr	r3, [pc, #40]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 801728a:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 801728e:	f043 0301 	orr.w	r3, r3, #1
 8017292:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

	/* Leave the initialisation mode for the filter */
	CAN1->FMR &= ~CAN_FMR_FINIT;
 8017296:	4a07      	ldr	r2, [pc, #28]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 8017298:	4b06      	ldr	r3, [pc, #24]	; (80172b4 <CAN_ConfigFilter+0xe4>)
 801729a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801729e:	f023 0301 	bic.w	r3, r3, #1
 80172a2:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
 80172a6:	bf00      	nop
 80172a8:	3714      	adds	r7, #20
 80172aa:	46bd      	mov	sp, r7
 80172ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172b0:	4770      	bx	lr
 80172b2:	bf00      	nop
 80172b4:	40006400 	.word	0x40006400

080172b8 <CAN_Start>:

/*
 *Start the CAN module
 */
void CAN_Start(void)
{
 80172b8:	b480      	push	{r7}
 80172ba:	af00      	add	r7, sp, #0
	/* Request leave initialisation */
	CAN1->MCR &= ~CAN_MCR_INRQ;
 80172bc:	4a0f      	ldr	r2, [pc, #60]	; (80172fc <CAN_Start+0x44>)
 80172be:	4b0f      	ldr	r3, [pc, #60]	; (80172fc <CAN_Start+0x44>)
 80172c0:	681b      	ldr	r3, [r3, #0]
 80172c2:	f023 0301 	bic.w	r3, r3, #1
 80172c6:	6013      	str	r3, [r2, #0]

	/* Wait the acknowledge */
	while ((CAN1->MSR & CAN_MSR_INAK) != RESET){}
 80172c8:	bf00      	nop
 80172ca:	4b0c      	ldr	r3, [pc, #48]	; (80172fc <CAN_Start+0x44>)
 80172cc:	685b      	ldr	r3, [r3, #4]
 80172ce:	f003 0301 	and.w	r3, r3, #1
 80172d2:	2b00      	cmp	r3, #0
 80172d4:	d1f9      	bne.n	80172ca <CAN_Start+0x12>

	/* Request leave initialisation */
	CAN2->MCR &= ~CAN_MCR_INRQ;
 80172d6:	4a0a      	ldr	r2, [pc, #40]	; (8017300 <CAN_Start+0x48>)
 80172d8:	4b09      	ldr	r3, [pc, #36]	; (8017300 <CAN_Start+0x48>)
 80172da:	681b      	ldr	r3, [r3, #0]
 80172dc:	f023 0301 	bic.w	r3, r3, #1
 80172e0:	6013      	str	r3, [r2, #0]

	/* Wait the acknowledge */
	while ((CAN2->MSR & CAN_MSR_INAK) != RESET){}
 80172e2:	bf00      	nop
 80172e4:	4b06      	ldr	r3, [pc, #24]	; (8017300 <CAN_Start+0x48>)
 80172e6:	685b      	ldr	r3, [r3, #4]
 80172e8:	f003 0301 	and.w	r3, r3, #1
 80172ec:	2b00      	cmp	r3, #0
 80172ee:	d1f9      	bne.n	80172e4 <CAN_Start+0x2c>
}
 80172f0:	bf00      	nop
 80172f2:	46bd      	mov	sp, r7
 80172f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172f8:	4770      	bx	lr
 80172fa:	bf00      	nop
 80172fc:	40006400 	.word	0x40006400
 8017300:	40006800 	.word	0x40006800

08017304 <CAN_TxMessage>:
/*
 * Send message
 * Standard id :11 bits CAN_ID_STD
 */
void CAN_TxMessage(CAN_TypeDef * CAN_id, uint32_t ID, uint32_t DLC, uint32_t msg)
{
 8017304:	b580      	push	{r7, lr}
 8017306:	b090      	sub	sp, #64	; 0x40
 8017308:	af00      	add	r7, sp, #0
 801730a:	60f8      	str	r0, [r7, #12]
 801730c:	60b9      	str	r1, [r7, #8]
 801730e:	607a      	str	r2, [r7, #4]
 8017310:	603b      	str	r3, [r7, #0]
	uint32_t transmitmailbox;
	uint32_t RTR;
	uint8_t i,j;
	uint32_t Data[8];

	if (DLC != 0)
 8017312:	687b      	ldr	r3, [r7, #4]
 8017314:	2b00      	cmp	r3, #0
 8017316:	d002      	beq.n	801731e <CAN_TxMessage+0x1a>
	{
		RTR = CAN_RTR_DATA;
 8017318:	2300      	movs	r3, #0
 801731a:	63fb      	str	r3, [r7, #60]	; 0x3c
 801731c:	e001      	b.n	8017322 <CAN_TxMessage+0x1e>
	}
	else
	{
		RTR = CAN_RTR_REMOTE;
 801731e:	2302      	movs	r3, #2
 8017320:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	/* Check that all the Tx mailboxes are not full */
	if (((CAN_id->TSR & CAN_TSR_TME0) != RESET) ||((CAN_id->TSR & CAN_TSR_TME1) != RESET) ||((CAN_id->TSR & CAN_TSR_TME2) != RESET))
 8017322:	68fb      	ldr	r3, [r7, #12]
 8017324:	689b      	ldr	r3, [r3, #8]
 8017326:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 801732a:	2b00      	cmp	r3, #0
 801732c:	d10c      	bne.n	8017348 <CAN_TxMessage+0x44>
 801732e:	68fb      	ldr	r3, [r7, #12]
 8017330:	689b      	ldr	r3, [r3, #8]
 8017332:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8017336:	2b00      	cmp	r3, #0
 8017338:	d106      	bne.n	8017348 <CAN_TxMessage+0x44>
 801733a:	68fb      	ldr	r3, [r7, #12]
 801733c:	689b      	ldr	r3, [r3, #8]
 801733e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8017342:	2b00      	cmp	r3, #0
 8017344:	f000 80a7 	beq.w	8017496 <CAN_TxMessage+0x192>
	{
		/* Select an empty transmit mailbox */
		transmitmailbox = (CAN_id->TSR & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8017348:	68fb      	ldr	r3, [r7, #12]
 801734a:	689b      	ldr	r3, [r3, #8]
 801734c:	0e1b      	lsrs	r3, r3, #24
 801734e:	f003 0303 	and.w	r3, r3, #3
 8017352:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set up the Id */
		CAN_id->sTxMailBox[transmitmailbox].TIR = ((ID << CAN_TI0R_STID_Pos) | RTR);
 8017354:	68bb      	ldr	r3, [r7, #8]
 8017356:	055a      	lsls	r2, r3, #21
 8017358:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801735a:	431a      	orrs	r2, r3
 801735c:	68f9      	ldr	r1, [r7, #12]
 801735e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017360:	3318      	adds	r3, #24
 8017362:	011b      	lsls	r3, r3, #4
 8017364:	440b      	add	r3, r1
 8017366:	601a      	str	r2, [r3, #0]

		/* Set up the DLC */
		DLC &= (uint8_t)0x0000000F;
 8017368:	687b      	ldr	r3, [r7, #4]
 801736a:	f003 030f 	and.w	r3, r3, #15
 801736e:	607b      	str	r3, [r7, #4]
		CAN_id->sTxMailBox[transmitmailbox].TDTR &= (uint32_t)0xFFFFFFF0U;
 8017370:	68fa      	ldr	r2, [r7, #12]
 8017372:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017374:	3318      	adds	r3, #24
 8017376:	011b      	lsls	r3, r3, #4
 8017378:	4413      	add	r3, r2
 801737a:	3304      	adds	r3, #4
 801737c:	681b      	ldr	r3, [r3, #0]
 801737e:	f023 020f 	bic.w	r2, r3, #15
 8017382:	68f9      	ldr	r1, [r7, #12]
 8017384:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017386:	3318      	adds	r3, #24
 8017388:	011b      	lsls	r3, r3, #4
 801738a:	440b      	add	r3, r1
 801738c:	3304      	adds	r3, #4
 801738e:	601a      	str	r2, [r3, #0]
		CAN_id->sTxMailBox[transmitmailbox].TDTR = (uint32_t)DLC;
 8017390:	68fa      	ldr	r2, [r7, #12]
 8017392:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017394:	3318      	adds	r3, #24
 8017396:	011b      	lsls	r3, r3, #4
 8017398:	4413      	add	r3, r2
 801739a:	3304      	adds	r3, #4
 801739c:	687a      	ldr	r2, [r7, #4]
 801739e:	601a      	str	r2, [r3, #0]

		j = DLC;
 80173a0:	687b      	ldr	r3, [r7, #4]
 80173a2:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
		for (i = 0; i < DLC; i++)
 80173a6:	2300      	movs	r3, #0
 80173a8:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80173ac:	e018      	b.n	80173e0 <CAN_TxMessage+0xdc>
		{
			j--;
 80173ae:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80173b2:	3b01      	subs	r3, #1
 80173b4:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
			//TODO verif octet / transtypage <=> masque 8 bits
			Data[i] = (uint8_t) (msg >> (8 * j));
 80173b8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80173bc:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 80173c0:	00d2      	lsls	r2, r2, #3
 80173c2:	6839      	ldr	r1, [r7, #0]
 80173c4:	fa21 f202 	lsr.w	r2, r1, r2
 80173c8:	b2d2      	uxtb	r2, r2
 80173ca:	009b      	lsls	r3, r3, #2
 80173cc:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80173d0:	440b      	add	r3, r1
 80173d2:	f843 2c2c 	str.w	r2, [r3, #-44]
		for (i = 0; i < DLC; i++)
 80173d6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80173da:	3301      	adds	r3, #1
 80173dc:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80173e0:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 80173e4:	687b      	ldr	r3, [r7, #4]
 80173e6:	429a      	cmp	r2, r3
 80173e8:	d3e1      	bcc.n	80173ae <CAN_TxMessage+0xaa>
		}

		/* Set up the data field */
		CAN_id->sTxMailBox[transmitmailbox].TDHR=(((uint32_t)Data[7] << CAN_TDH0R_DATA7_Pos) | ((uint32_t)Data[6] << CAN_TDH0R_DATA6_Pos) | ((uint32_t)Data[5] << CAN_TDH0R_DATA5_Pos) | ((uint32_t)Data[4] << CAN_TDH0R_DATA4_Pos));
 80173ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80173ec:	061a      	lsls	r2, r3, #24
 80173ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80173f0:	041b      	lsls	r3, r3, #16
 80173f2:	431a      	orrs	r2, r3
 80173f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80173f6:	021b      	lsls	r3, r3, #8
 80173f8:	431a      	orrs	r2, r3
 80173fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80173fc:	431a      	orrs	r2, r3
 80173fe:	68f9      	ldr	r1, [r7, #12]
 8017400:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017402:	011b      	lsls	r3, r3, #4
 8017404:	440b      	add	r3, r1
 8017406:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 801740a:	601a      	str	r2, [r3, #0]
		CAN_id->sTxMailBox[transmitmailbox].TDLR=(((uint32_t)Data[3] << CAN_TDL0R_DATA3_Pos) | ((uint32_t)Data[2] << CAN_TDL0R_DATA2_Pos) | ((uint32_t)Data[1] << CAN_TDL0R_DATA1_Pos) | ((uint32_t)Data[0] << CAN_TDL0R_DATA0_Pos));
 801740c:	6a3b      	ldr	r3, [r7, #32]
 801740e:	061a      	lsls	r2, r3, #24
 8017410:	69fb      	ldr	r3, [r7, #28]
 8017412:	041b      	lsls	r3, r3, #16
 8017414:	431a      	orrs	r2, r3
 8017416:	69bb      	ldr	r3, [r7, #24]
 8017418:	021b      	lsls	r3, r3, #8
 801741a:	431a      	orrs	r2, r3
 801741c:	697b      	ldr	r3, [r7, #20]
 801741e:	431a      	orrs	r2, r3
 8017420:	68f9      	ldr	r1, [r7, #12]
 8017422:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017424:	011b      	lsls	r3, r3, #4
 8017426:	440b      	add	r3, r1
 8017428:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 801742c:	601a      	str	r2, [r3, #0]

		/* Request transmission */
		CAN_id->sTxMailBox[transmitmailbox].TIR |= CAN_TI0R_TXRQ;
 801742e:	68fa      	ldr	r2, [r7, #12]
 8017430:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017432:	3318      	adds	r3, #24
 8017434:	011b      	lsls	r3, r3, #4
 8017436:	4413      	add	r3, r2
 8017438:	681b      	ldr	r3, [r3, #0]
 801743a:	f043 0201 	orr.w	r2, r3, #1
 801743e:	68f9      	ldr	r1, [r7, #12]
 8017440:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017442:	3318      	adds	r3, #24
 8017444:	011b      	lsls	r3, r3, #4
 8017446:	440b      	add	r3, r1
 8017448:	601a      	str	r2, [r3, #0]

		i = 0;
 801744a:	2300      	movs	r3, #0
 801744c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

		my_printf("\n\rTx -> id : %x  DLC : %d  Data : ", ID, DLC);
 8017450:	687a      	ldr	r2, [r7, #4]
 8017452:	68b9      	ldr	r1, [r7, #8]
 8017454:	4813      	ldr	r0, [pc, #76]	; (80174a4 <CAN_TxMessage+0x1a0>)
 8017456:	f7ff fa01 	bl	801685c <my_printf>
		for (i = 0; i < DLC; i++)
 801745a:	2300      	movs	r3, #0
 801745c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8017460:	e010      	b.n	8017484 <CAN_TxMessage+0x180>
		{
			my_printf("%x ", Data[i]);
 8017462:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8017466:	009b      	lsls	r3, r3, #2
 8017468:	f107 0240 	add.w	r2, r7, #64	; 0x40
 801746c:	4413      	add	r3, r2
 801746e:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8017472:	4619      	mov	r1, r3
 8017474:	480c      	ldr	r0, [pc, #48]	; (80174a8 <CAN_TxMessage+0x1a4>)
 8017476:	f7ff f9f1 	bl	801685c <my_printf>
		for (i = 0; i < DLC; i++)
 801747a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 801747e:	3301      	adds	r3, #1
 8017480:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8017484:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8017488:	687b      	ldr	r3, [r7, #4]
 801748a:	429a      	cmp	r2, r3
 801748c:	d3e9      	bcc.n	8017462 <CAN_TxMessage+0x15e>
		}
		my_printf("\n\r");
 801748e:	4807      	ldr	r0, [pc, #28]	; (80174ac <CAN_TxMessage+0x1a8>)
 8017490:	f7ff f9e4 	bl	801685c <my_printf>
 8017494:	e002      	b.n	801749c <CAN_TxMessage+0x198>
	}
	else
	{
		my_printf("Error CAN Tx message !\r\n");
 8017496:	4806      	ldr	r0, [pc, #24]	; (80174b0 <CAN_TxMessage+0x1ac>)
 8017498:	f7ff f9e0 	bl	801685c <my_printf>
	}
}
 801749c:	bf00      	nop
 801749e:	3740      	adds	r7, #64	; 0x40
 80174a0:	46bd      	mov	sp, r7
 80174a2:	bd80      	pop	{r7, pc}
 80174a4:	0801984c 	.word	0x0801984c
 80174a8:	08019870 	.word	0x08019870
 80174ac:	08019874 	.word	0x08019874
 80174b0:	08019878 	.word	0x08019878

080174b4 <CAN_RxMessage>:

/*
 *
 */
void CAN_RxMessage(CAN_TypeDef * CAN_id,CAN_HeaderTypeDef *pHeader, uint32_t Data[])
{
 80174b4:	b580      	push	{r7, lr}
 80174b6:	b086      	sub	sp, #24
 80174b8:	af00      	add	r7, sp, #0
 80174ba:	60f8      	str	r0, [r7, #12]
 80174bc:	60b9      	str	r1, [r7, #8]
 80174be:	607a      	str	r2, [r7, #4]

	int8_t fifoNumber;

	if (CAN_id==CAN1)
 80174c0:	68fb      	ldr	r3, [r7, #12]
 80174c2:	4a85      	ldr	r2, [pc, #532]	; (80176d8 <CAN_RxMessage+0x224>)
 80174c4:	4293      	cmp	r3, r2
 80174c6:	d102      	bne.n	80174ce <CAN_RxMessage+0x1a>
	{
		fifoNumber=0;
 80174c8:	2300      	movs	r3, #0
 80174ca:	75fb      	strb	r3, [r7, #23]
 80174cc:	e005      	b.n	80174da <CAN_RxMessage+0x26>
	}
	else if(CAN_id==CAN2)
 80174ce:	68fb      	ldr	r3, [r7, #12]
 80174d0:	4a82      	ldr	r2, [pc, #520]	; (80176dc <CAN_RxMessage+0x228>)
 80174d2:	4293      	cmp	r3, r2
 80174d4:	d101      	bne.n	80174da <CAN_RxMessage+0x26>
	{
		fifoNumber=1;
 80174d6:	2301      	movs	r3, #1
 80174d8:	75fb      	strb	r3, [r7, #23]
	}

	/* Wait message */
	my_printf("\n\r fifo : %d  ",CAN_RxFifoFillLevel(CAN_id,fifoNumber));
 80174da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80174de:	4619      	mov	r1, r3
 80174e0:	68f8      	ldr	r0, [r7, #12]
 80174e2:	f000 f905 	bl	80176f0 <CAN_RxFifoFillLevel>
 80174e6:	4603      	mov	r3, r0
 80174e8:	4619      	mov	r1, r3
 80174ea:	487d      	ldr	r0, [pc, #500]	; (80176e0 <CAN_RxMessage+0x22c>)
 80174ec:	f7ff f9b6 	bl	801685c <my_printf>
	//while(CAN_RxFifoFillLevel(CAN_id,fifoNumber)==0){}

	/* Get the header */
	pHeader->IDE = CAN_RI0R_IDE & CAN_id->sFIFOMailBox[fifoNumber].RIR;
 80174f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80174f4:	68fa      	ldr	r2, [r7, #12]
 80174f6:	331b      	adds	r3, #27
 80174f8:	011b      	lsls	r3, r3, #4
 80174fa:	4413      	add	r3, r2
 80174fc:	681b      	ldr	r3, [r3, #0]
 80174fe:	f003 0204 	and.w	r2, r3, #4
 8017502:	68bb      	ldr	r3, [r7, #8]
 8017504:	609a      	str	r2, [r3, #8]
	if (pHeader->IDE == CAN_ID_STD)
 8017506:	68bb      	ldr	r3, [r7, #8]
 8017508:	689b      	ldr	r3, [r3, #8]
 801750a:	2b00      	cmp	r3, #0
 801750c:	d10c      	bne.n	8017528 <CAN_RxMessage+0x74>
	{
		pHeader->StdId = (CAN_RI0R_STID & CAN_id->sFIFOMailBox[fifoNumber].RIR) >> CAN_TI0R_STID_Pos;
 801750e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8017512:	68fa      	ldr	r2, [r7, #12]
 8017514:	331b      	adds	r3, #27
 8017516:	011b      	lsls	r3, r3, #4
 8017518:	4413      	add	r3, r2
 801751a:	681b      	ldr	r3, [r3, #0]
 801751c:	0d5b      	lsrs	r3, r3, #21
 801751e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8017522:	68bb      	ldr	r3, [r7, #8]
 8017524:	601a      	str	r2, [r3, #0]
 8017526:	e00b      	b.n	8017540 <CAN_RxMessage+0x8c>
	}
	else
	{
		pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & CAN_id->sFIFOMailBox[fifoNumber].RIR) >> CAN_RI0R_EXID_Pos;
 8017528:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801752c:	68fa      	ldr	r2, [r7, #12]
 801752e:	331b      	adds	r3, #27
 8017530:	011b      	lsls	r3, r3, #4
 8017532:	4413      	add	r3, r2
 8017534:	681b      	ldr	r3, [r3, #0]
 8017536:	08db      	lsrs	r3, r3, #3
 8017538:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 801753c:	68bb      	ldr	r3, [r7, #8]
 801753e:	605a      	str	r2, [r3, #4]
	}
	pHeader->RTR = (CAN_RI0R_RTR & CAN_id->sFIFOMailBox[fifoNumber].RIR) >> CAN_RI0R_RTR_Pos;
 8017540:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8017544:	68fa      	ldr	r2, [r7, #12]
 8017546:	331b      	adds	r3, #27
 8017548:	011b      	lsls	r3, r3, #4
 801754a:	4413      	add	r3, r2
 801754c:	681b      	ldr	r3, [r3, #0]
 801754e:	085b      	lsrs	r3, r3, #1
 8017550:	f003 0201 	and.w	r2, r3, #1
 8017554:	68bb      	ldr	r3, [r7, #8]
 8017556:	60da      	str	r2, [r3, #12]
	pHeader->DLC = (CAN_RDT0R_DLC & CAN_id->sFIFOMailBox[fifoNumber].RDTR) >> CAN_RDT0R_DLC_Pos;
 8017558:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801755c:	68fa      	ldr	r2, [r7, #12]
 801755e:	331b      	adds	r3, #27
 8017560:	011b      	lsls	r3, r3, #4
 8017562:	4413      	add	r3, r2
 8017564:	3304      	adds	r3, #4
 8017566:	681b      	ldr	r3, [r3, #0]
 8017568:	f003 020f 	and.w	r2, r3, #15
 801756c:	68bb      	ldr	r3, [r7, #8]
 801756e:	611a      	str	r2, [r3, #16]
	pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & CAN_id->sFIFOMailBox[fifoNumber].RDTR) >> CAN_RDT0R_FMI_Pos;
 8017570:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8017574:	68fa      	ldr	r2, [r7, #12]
 8017576:	331b      	adds	r3, #27
 8017578:	011b      	lsls	r3, r3, #4
 801757a:	4413      	add	r3, r2
 801757c:	3304      	adds	r3, #4
 801757e:	681b      	ldr	r3, [r3, #0]
 8017580:	0a1b      	lsrs	r3, r3, #8
 8017582:	b2da      	uxtb	r2, r3
 8017584:	68bb      	ldr	r3, [r7, #8]
 8017586:	619a      	str	r2, [r3, #24]
	pHeader->Timestamp = (CAN_RDT0R_TIME & CAN_id->sFIFOMailBox[fifoNumber].RDTR) >> CAN_RDT0R_TIME_Pos;
 8017588:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801758c:	68fa      	ldr	r2, [r7, #12]
 801758e:	331b      	adds	r3, #27
 8017590:	011b      	lsls	r3, r3, #4
 8017592:	4413      	add	r3, r2
 8017594:	3304      	adds	r3, #4
 8017596:	681b      	ldr	r3, [r3, #0]
 8017598:	0c1b      	lsrs	r3, r3, #16
 801759a:	b29a      	uxth	r2, r3
 801759c:	68bb      	ldr	r3, [r7, #8]
 801759e:	615a      	str	r2, [r3, #20]

	/* Get the data */
	Data[0] = (CAN_RDL0R_DATA0 & CAN_id->sFIFOMailBox[fifoNumber].RDLR) >> CAN_RDL0R_DATA0_Pos;
 80175a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80175a4:	68fa      	ldr	r2, [r7, #12]
 80175a6:	011b      	lsls	r3, r3, #4
 80175a8:	4413      	add	r3, r2
 80175aa:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80175ae:	681b      	ldr	r3, [r3, #0]
 80175b0:	b2da      	uxtb	r2, r3
 80175b2:	687b      	ldr	r3, [r7, #4]
 80175b4:	601a      	str	r2, [r3, #0]
	Data[1] = (CAN_RDL0R_DATA1 & CAN_id->sFIFOMailBox[fifoNumber].RDLR) >> CAN_RDL0R_DATA1_Pos;
 80175b6:	687b      	ldr	r3, [r7, #4]
 80175b8:	3304      	adds	r3, #4
 80175ba:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80175be:	68f9      	ldr	r1, [r7, #12]
 80175c0:	0112      	lsls	r2, r2, #4
 80175c2:	440a      	add	r2, r1
 80175c4:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 80175c8:	6812      	ldr	r2, [r2, #0]
 80175ca:	0a12      	lsrs	r2, r2, #8
 80175cc:	b2d2      	uxtb	r2, r2
 80175ce:	601a      	str	r2, [r3, #0]
	Data[2] = (CAN_RDL0R_DATA2 & CAN_id->sFIFOMailBox[fifoNumber].RDLR) >> CAN_RDL0R_DATA2_Pos;
 80175d0:	687b      	ldr	r3, [r7, #4]
 80175d2:	3308      	adds	r3, #8
 80175d4:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80175d8:	68f9      	ldr	r1, [r7, #12]
 80175da:	0112      	lsls	r2, r2, #4
 80175dc:	440a      	add	r2, r1
 80175de:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 80175e2:	6812      	ldr	r2, [r2, #0]
 80175e4:	0c12      	lsrs	r2, r2, #16
 80175e6:	b2d2      	uxtb	r2, r2
 80175e8:	601a      	str	r2, [r3, #0]
	Data[3] = (CAN_RDL0R_DATA3 & CAN_id->sFIFOMailBox[fifoNumber].RDLR) >> CAN_RDL0R_DATA3_Pos;
 80175ea:	687b      	ldr	r3, [r7, #4]
 80175ec:	330c      	adds	r3, #12
 80175ee:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80175f2:	68f9      	ldr	r1, [r7, #12]
 80175f4:	0112      	lsls	r2, r2, #4
 80175f6:	440a      	add	r2, r1
 80175f8:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 80175fc:	6812      	ldr	r2, [r2, #0]
 80175fe:	0e12      	lsrs	r2, r2, #24
 8017600:	b2d2      	uxtb	r2, r2
 8017602:	601a      	str	r2, [r3, #0]
	Data[4] = (CAN_RDH0R_DATA4 & CAN_id->sFIFOMailBox[fifoNumber].RDHR) >> CAN_RDH0R_DATA4_Pos;
 8017604:	687b      	ldr	r3, [r7, #4]
 8017606:	3310      	adds	r3, #16
 8017608:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801760c:	68f9      	ldr	r1, [r7, #12]
 801760e:	0112      	lsls	r2, r2, #4
 8017610:	440a      	add	r2, r1
 8017612:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 8017616:	6812      	ldr	r2, [r2, #0]
 8017618:	b2d2      	uxtb	r2, r2
 801761a:	601a      	str	r2, [r3, #0]
	Data[5] = (CAN_RDH0R_DATA5 & CAN_id->sFIFOMailBox[fifoNumber].RDHR) >> CAN_RDH0R_DATA5_Pos;
 801761c:	687b      	ldr	r3, [r7, #4]
 801761e:	3314      	adds	r3, #20
 8017620:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8017624:	68f9      	ldr	r1, [r7, #12]
 8017626:	0112      	lsls	r2, r2, #4
 8017628:	440a      	add	r2, r1
 801762a:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 801762e:	6812      	ldr	r2, [r2, #0]
 8017630:	0a12      	lsrs	r2, r2, #8
 8017632:	b2d2      	uxtb	r2, r2
 8017634:	601a      	str	r2, [r3, #0]
	Data[6] = (CAN_RDH0R_DATA6 & CAN_id->sFIFOMailBox[fifoNumber].RDHR) >> CAN_RDH0R_DATA6_Pos;
 8017636:	687b      	ldr	r3, [r7, #4]
 8017638:	3318      	adds	r3, #24
 801763a:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801763e:	68f9      	ldr	r1, [r7, #12]
 8017640:	0112      	lsls	r2, r2, #4
 8017642:	440a      	add	r2, r1
 8017644:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 8017648:	6812      	ldr	r2, [r2, #0]
 801764a:	0c12      	lsrs	r2, r2, #16
 801764c:	b2d2      	uxtb	r2, r2
 801764e:	601a      	str	r2, [r3, #0]
	Data[7] = (CAN_RDH0R_DATA7 & CAN_id->sFIFOMailBox[fifoNumber].RDHR) >> CAN_RDH0R_DATA7_Pos;
 8017650:	687b      	ldr	r3, [r7, #4]
 8017652:	331c      	adds	r3, #28
 8017654:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8017658:	68f9      	ldr	r1, [r7, #12]
 801765a:	0112      	lsls	r2, r2, #4
 801765c:	440a      	add	r2, r1
 801765e:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 8017662:	6812      	ldr	r2, [r2, #0]
 8017664:	0e12      	lsrs	r2, r2, #24
 8017666:	b2d2      	uxtb	r2, r2
 8017668:	601a      	str	r2, [r3, #0]

	/* Release RX FIFO 0 */
	if (fifoNumber==0)
 801766a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801766e:	2b00      	cmp	r3, #0
 8017670:	d106      	bne.n	8017680 <CAN_RxMessage+0x1cc>
	{
		CAN_id->RF0R |= CAN_RF0R_RFOM0;
 8017672:	68fb      	ldr	r3, [r7, #12]
 8017674:	68db      	ldr	r3, [r3, #12]
 8017676:	f043 0220 	orr.w	r2, r3, #32
 801767a:	68fb      	ldr	r3, [r7, #12]
 801767c:	60da      	str	r2, [r3, #12]
 801767e:	e005      	b.n	801768c <CAN_RxMessage+0x1d8>
	}
	else
	{
		CAN_id->RF1R |= CAN_RF1R_RFOM1;
 8017680:	68fb      	ldr	r3, [r7, #12]
 8017682:	691b      	ldr	r3, [r3, #16]
 8017684:	f043 0220 	orr.w	r2, r3, #32
 8017688:	68fb      	ldr	r3, [r7, #12]
 801768a:	611a      	str	r2, [r3, #16]
	}
	uint8_t i = 0;
 801768c:	2300      	movs	r3, #0
 801768e:	75bb      	strb	r3, [r7, #22]
	my_printf("\n\rRx -> id : %x  DLC : %d  Data : ", pHeader->StdId, pHeader->DLC);
 8017690:	68bb      	ldr	r3, [r7, #8]
 8017692:	6819      	ldr	r1, [r3, #0]
 8017694:	68bb      	ldr	r3, [r7, #8]
 8017696:	691b      	ldr	r3, [r3, #16]
 8017698:	461a      	mov	r2, r3
 801769a:	4812      	ldr	r0, [pc, #72]	; (80176e4 <CAN_RxMessage+0x230>)
 801769c:	f7ff f8de 	bl	801685c <my_printf>
	for (i = 0; i < pHeader->DLC; i++)
 80176a0:	2300      	movs	r3, #0
 80176a2:	75bb      	strb	r3, [r7, #22]
 80176a4:	e00b      	b.n	80176be <CAN_RxMessage+0x20a>
		my_printf("%x ", Data[i]);
 80176a6:	7dbb      	ldrb	r3, [r7, #22]
 80176a8:	009b      	lsls	r3, r3, #2
 80176aa:	687a      	ldr	r2, [r7, #4]
 80176ac:	4413      	add	r3, r2
 80176ae:	681b      	ldr	r3, [r3, #0]
 80176b0:	4619      	mov	r1, r3
 80176b2:	480d      	ldr	r0, [pc, #52]	; (80176e8 <CAN_RxMessage+0x234>)
 80176b4:	f7ff f8d2 	bl	801685c <my_printf>
	for (i = 0; i < pHeader->DLC; i++)
 80176b8:	7dbb      	ldrb	r3, [r7, #22]
 80176ba:	3301      	adds	r3, #1
 80176bc:	75bb      	strb	r3, [r7, #22]
 80176be:	7dba      	ldrb	r2, [r7, #22]
 80176c0:	68bb      	ldr	r3, [r7, #8]
 80176c2:	691b      	ldr	r3, [r3, #16]
 80176c4:	429a      	cmp	r2, r3
 80176c6:	d3ee      	bcc.n	80176a6 <CAN_RxMessage+0x1f2>
	my_printf("\n\r");
 80176c8:	4808      	ldr	r0, [pc, #32]	; (80176ec <CAN_RxMessage+0x238>)
 80176ca:	f7ff f8c7 	bl	801685c <my_printf>
}
 80176ce:	bf00      	nop
 80176d0:	3718      	adds	r7, #24
 80176d2:	46bd      	mov	sp, r7
 80176d4:	bd80      	pop	{r7, pc}
 80176d6:	bf00      	nop
 80176d8:	40006400 	.word	0x40006400
 80176dc:	40006800 	.word	0x40006800
 80176e0:	08019894 	.word	0x08019894
 80176e4:	080198a4 	.word	0x080198a4
 80176e8:	08019870 	.word	0x08019870
 80176ec:	08019874 	.word	0x08019874

080176f0 <CAN_RxFifoFillLevel>:

uint32_t CAN_RxFifoFillLevel(CAN_TypeDef * CAN_id, uint32_t fifoNumber)
{
 80176f0:	b480      	push	{r7}
 80176f2:	b085      	sub	sp, #20
 80176f4:	af00      	add	r7, sp, #0
 80176f6:	6078      	str	r0, [r7, #4]
 80176f8:	6039      	str	r1, [r7, #0]
	uint32_t filllevel = 0U;
 80176fa:	2300      	movs	r3, #0
 80176fc:	60fb      	str	r3, [r7, #12]

	if (fifoNumber == CAN_RX_FIFO0)
 80176fe:	683b      	ldr	r3, [r7, #0]
 8017700:	2b00      	cmp	r3, #0
 8017702:	d105      	bne.n	8017710 <CAN_RxFifoFillLevel+0x20>
	{
		filllevel = CAN_id->RF0R & CAN_RF0R_FMP0;
 8017704:	687b      	ldr	r3, [r7, #4]
 8017706:	68db      	ldr	r3, [r3, #12]
 8017708:	f003 0303 	and.w	r3, r3, #3
 801770c:	60fb      	str	r3, [r7, #12]
 801770e:	e004      	b.n	801771a <CAN_RxFifoFillLevel+0x2a>
	}
	else /* RxFifo == CAN_RX_FIFO1 */
	{
		filllevel = CAN_id->RF1R & CAN_RF1R_FMP1;
 8017710:	687b      	ldr	r3, [r7, #4]
 8017712:	691b      	ldr	r3, [r3, #16]
 8017714:	f003 0303 	and.w	r3, r3, #3
 8017718:	60fb      	str	r3, [r7, #12]
	}

	/* Return Rx FIFO fill level */
	return filllevel;
 801771a:	68fb      	ldr	r3, [r7, #12]
}
 801771c:	4618      	mov	r0, r3
 801771e:	3714      	adds	r7, #20
 8017720:	46bd      	mov	sp, r7
 8017722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017726:	4770      	bx	lr

08017728 <delay_ms>:
/*
 *  Basic delay functions
 */

void delay_ms(uint32_t delay)
{
 8017728:	b480      	push	{r7}
 801772a:	b085      	sub	sp, #20
 801772c:	af00      	add	r7, sp, #0
 801772e:	6078      	str	r0, [r7, #4]
	uint32_t	i;
	for(i=0; i<(delay*7000); i++);		// Tuned for ms @ 168MHz
 8017730:	2300      	movs	r3, #0
 8017732:	60fb      	str	r3, [r7, #12]
 8017734:	e002      	b.n	801773c <delay_ms+0x14>
 8017736:	68fb      	ldr	r3, [r7, #12]
 8017738:	3301      	adds	r3, #1
 801773a:	60fb      	str	r3, [r7, #12]
 801773c:	687b      	ldr	r3, [r7, #4]
 801773e:	f641 3258 	movw	r2, #7000	; 0x1b58
 8017742:	fb02 f203 	mul.w	r2, r2, r3
 8017746:	68fb      	ldr	r3, [r7, #12]
 8017748:	429a      	cmp	r2, r3
 801774a:	d8f4      	bhi.n	8017736 <delay_ms+0xe>
}
 801774c:	bf00      	nop
 801774e:	3714      	adds	r7, #20
 8017750:	46bd      	mov	sp, r7
 8017752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017756:	4770      	bx	lr

08017758 <delay_us>:

void delay_us(uint32_t delay)
{
 8017758:	b480      	push	{r7}
 801775a:	b085      	sub	sp, #20
 801775c:	af00      	add	r7, sp, #0
 801775e:	6078      	str	r0, [r7, #4]
	uint32_t	i;
	for(i=0; i<(delay*7); i++);			// Tuned for s
 8017760:	2300      	movs	r3, #0
 8017762:	60fb      	str	r3, [r7, #12]
 8017764:	e002      	b.n	801776c <delay_us+0x14>
 8017766:	68fb      	ldr	r3, [r7, #12]
 8017768:	3301      	adds	r3, #1
 801776a:	60fb      	str	r3, [r7, #12]
 801776c:	687a      	ldr	r2, [r7, #4]
 801776e:	4613      	mov	r3, r2
 8017770:	00db      	lsls	r3, r3, #3
 8017772:	1a9a      	subs	r2, r3, r2
 8017774:	68fb      	ldr	r3, [r7, #12]
 8017776:	429a      	cmp	r2, r3
 8017778:	d8f5      	bhi.n	8017766 <delay_us+0xe>
}
 801777a:	bf00      	nop
 801777c:	3714      	adds	r7, #20
 801777e:	46bd      	mov	sp, r7
 8017780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017784:	4770      	bx	lr
	...

08017788 <mode_Pre_Operationnel>:
/*
 * SET Pre Op Mode on encoder
 * VERT Clignote tres vite
 */
void mode_Pre_Operationnel(CAN_TypeDef * CAN_id, uint8_t ID_Encodeur)
{
 8017788:	b580      	push	{r7, lr}
 801778a:	b086      	sub	sp, #24
 801778c:	af00      	add	r7, sp, #0
 801778e:	6078      	str	r0, [r7, #4]
 8017790:	460b      	mov	r3, r1
 8017792:	70fb      	strb	r3, [r7, #3]
	uint32_t ID;
	uint32_t DLC;
	uint32_t msg;

	ID=0x00;
 8017794:	2300      	movs	r3, #0
 8017796:	617b      	str	r3, [r7, #20]
	DLC=2;
 8017798:	2302      	movs	r3, #2
 801779a:	613b      	str	r3, [r7, #16]
	msg = 0x8000 + ID_Encodeur ;
 801779c:	78fb      	ldrb	r3, [r7, #3]
 801779e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80177a2:	60fb      	str	r3, [r7, #12]
	CAN_TxMessage(CAN_id,ID, DLC,msg);
 80177a4:	68fb      	ldr	r3, [r7, #12]
 80177a6:	693a      	ldr	r2, [r7, #16]
 80177a8:	6979      	ldr	r1, [r7, #20]
 80177aa:	6878      	ldr	r0, [r7, #4]
 80177ac:	f7ff fdaa 	bl	8017304 <CAN_TxMessage>
}
 80177b0:	bf00      	nop
 80177b2:	3718      	adds	r7, #24
 80177b4:	46bd      	mov	sp, r7
 80177b6:	bd80      	pop	{r7, pc}

080177b8 <mode_Operationnel>:
/*
 * SET Op Mode on encoder
 * VERT FIXE
 */
void mode_Operationnel(CAN_TypeDef * CAN_id, uint8_t ID_Encodeur)
{
 80177b8:	b580      	push	{r7, lr}
 80177ba:	b088      	sub	sp, #32
 80177bc:	af00      	add	r7, sp, #0
 80177be:	6078      	str	r0, [r7, #4]
 80177c0:	460b      	mov	r3, r1
 80177c2:	70fb      	strb	r3, [r7, #3]
	uint8_t Data[8];
	uint32_t ID;
	uint32_t DLC;
	uint32_t msg;

	ID=0x00;
 80177c4:	2300      	movs	r3, #0
 80177c6:	61fb      	str	r3, [r7, #28]
	DLC=2;
 80177c8:	2302      	movs	r3, #2
 80177ca:	61bb      	str	r3, [r7, #24]
	msg = 0x0100 + ID_Encodeur ;
 80177cc:	78fb      	ldrb	r3, [r7, #3]
 80177ce:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80177d2:	617b      	str	r3, [r7, #20]
	CAN_TxMessage(CAN_id,ID, DLC,msg);
 80177d4:	697b      	ldr	r3, [r7, #20]
 80177d6:	69ba      	ldr	r2, [r7, #24]
 80177d8:	69f9      	ldr	r1, [r7, #28]
 80177da:	6878      	ldr	r0, [r7, #4]
 80177dc:	f7ff fd92 	bl	8017304 <CAN_TxMessage>

	CAN_RxMessage(CAN_id, pHeader, Data);
 80177e0:	f107 0308 	add.w	r3, r7, #8
 80177e4:	461a      	mov	r2, r3
 80177e6:	6939      	ldr	r1, [r7, #16]
 80177e8:	6878      	ldr	r0, [r7, #4]
 80177ea:	f7ff fe63 	bl	80174b4 <CAN_RxMessage>
	CAN_RxMessage(CAN_id, pHeader, Data);
 80177ee:	f107 0308 	add.w	r3, r7, #8
 80177f2:	461a      	mov	r2, r3
 80177f4:	6939      	ldr	r1, [r7, #16]
 80177f6:	6878      	ldr	r0, [r7, #4]
 80177f8:	f7ff fe5c 	bl	80174b4 <CAN_RxMessage>
	CAN_RxMessage(CAN_id, pHeader, Data);
 80177fc:	f107 0308 	add.w	r3, r7, #8
 8017800:	461a      	mov	r2, r3
 8017802:	6939      	ldr	r1, [r7, #16]
 8017804:	6878      	ldr	r0, [r7, #4]
 8017806:	f7ff fe55 	bl	80174b4 <CAN_RxMessage>
}
 801780a:	bf00      	nop
 801780c:	3720      	adds	r7, #32
 801780e:	46bd      	mov	sp, r7
 8017810:	bd80      	pop	{r7, pc}

08017812 <ConfigEncodeur>:

void ConfigEncodeur(CAN_TypeDef * CAN_id)
{
 8017812:	b580      	push	{r7, lr}
 8017814:	b082      	sub	sp, #8
 8017816:	af00      	add	r7, sp, #0
 8017818:	6078      	str	r0, [r7, #4]
	mode_Pre_Operationnel(CAN_id, 0x3F);
 801781a:	213f      	movs	r1, #63	; 0x3f
 801781c:	6878      	ldr	r0, [r7, #4]
 801781e:	f7ff ffb3 	bl	8017788 <mode_Pre_Operationnel>
	my_printf("PREOP-3F OK\r\n");
 8017822:	480e      	ldr	r0, [pc, #56]	; (801785c <ConfigEncodeur+0x4a>)
 8017824:	f7ff f81a 	bl	801685c <my_printf>
	mode_Operationnel(CAN_id, 0x3F);
 8017828:	213f      	movs	r1, #63	; 0x3f
 801782a:	6878      	ldr	r0, [r7, #4]
 801782c:	f7ff ffc4 	bl	80177b8 <mode_Operationnel>
	my_printf("OP-3F OK\r\n");
 8017830:	480b      	ldr	r0, [pc, #44]	; (8017860 <ConfigEncodeur+0x4e>)
 8017832:	f7ff f813 	bl	801685c <my_printf>

	mode_Pre_Operationnel(CAN_id, 0x3E);
 8017836:	213e      	movs	r1, #62	; 0x3e
 8017838:	6878      	ldr	r0, [r7, #4]
 801783a:	f7ff ffa5 	bl	8017788 <mode_Pre_Operationnel>
	my_printf("PREOP-3E OK\r\n");
 801783e:	4809      	ldr	r0, [pc, #36]	; (8017864 <ConfigEncodeur+0x52>)
 8017840:	f7ff f80c 	bl	801685c <my_printf>
	mode_Operationnel(CAN_id, 0x3E);
 8017844:	213e      	movs	r1, #62	; 0x3e
 8017846:	6878      	ldr	r0, [r7, #4]
 8017848:	f7ff ffb6 	bl	80177b8 <mode_Operationnel>
	my_printf("OP-3E OK\r\n");
 801784c:	4806      	ldr	r0, [pc, #24]	; (8017868 <ConfigEncodeur+0x56>)
 801784e:	f7ff f805 	bl	801685c <my_printf>
}
 8017852:	bf00      	nop
 8017854:	3708      	adds	r7, #8
 8017856:	46bd      	mov	sp, r7
 8017858:	bd80      	pop	{r7, pc}
 801785a:	bf00      	nop
 801785c:	080198c8 	.word	0x080198c8
 8017860:	080198d8 	.word	0x080198d8
 8017864:	080198e4 	.word	0x080198e4
 8017868:	080198f4 	.word	0x080198f4
 801786c:	08019928 	.word	0x08019928
 8017870:	20000000 	.word	0x20000000
 8017874:	20000024 	.word	0x20000024
 8017878:	20000024 	.word	0x20000024
 801787c:	20003840 	.word	0x20003840

08017880 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8017880:	b480      	push	{r7}
 8017882:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8017884:	4a16      	ldr	r2, [pc, #88]	; (80178e0 <SystemInit+0x60>)
 8017886:	4b16      	ldr	r3, [pc, #88]	; (80178e0 <SystemInit+0x60>)
 8017888:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801788c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8017890:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8017894:	4a13      	ldr	r2, [pc, #76]	; (80178e4 <SystemInit+0x64>)
 8017896:	4b13      	ldr	r3, [pc, #76]	; (80178e4 <SystemInit+0x64>)
 8017898:	681b      	ldr	r3, [r3, #0]
 801789a:	f043 0301 	orr.w	r3, r3, #1
 801789e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80178a0:	4b10      	ldr	r3, [pc, #64]	; (80178e4 <SystemInit+0x64>)
 80178a2:	2200      	movs	r2, #0
 80178a4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80178a6:	4a0f      	ldr	r2, [pc, #60]	; (80178e4 <SystemInit+0x64>)
 80178a8:	4b0e      	ldr	r3, [pc, #56]	; (80178e4 <SystemInit+0x64>)
 80178aa:	681b      	ldr	r3, [r3, #0]
 80178ac:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80178b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80178b4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80178b6:	4b0b      	ldr	r3, [pc, #44]	; (80178e4 <SystemInit+0x64>)
 80178b8:	4a0b      	ldr	r2, [pc, #44]	; (80178e8 <SystemInit+0x68>)
 80178ba:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80178bc:	4a09      	ldr	r2, [pc, #36]	; (80178e4 <SystemInit+0x64>)
 80178be:	4b09      	ldr	r3, [pc, #36]	; (80178e4 <SystemInit+0x64>)
 80178c0:	681b      	ldr	r3, [r3, #0]
 80178c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80178c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80178c8:	4b06      	ldr	r3, [pc, #24]	; (80178e4 <SystemInit+0x64>)
 80178ca:	2200      	movs	r2, #0
 80178cc:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80178ce:	4b04      	ldr	r3, [pc, #16]	; (80178e0 <SystemInit+0x60>)
 80178d0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80178d4:	609a      	str	r2, [r3, #8]
#endif
}
 80178d6:	bf00      	nop
 80178d8:	46bd      	mov	sp, r7
 80178da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178de:	4770      	bx	lr
 80178e0:	e000ed00 	.word	0xe000ed00
 80178e4:	40023800 	.word	0x40023800
 80178e8:	24003010 	.word	0x24003010

080178ec <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80178ec:	b480      	push	{r7}
 80178ee:	b087      	sub	sp, #28
 80178f0:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80178f2:	2300      	movs	r3, #0
 80178f4:	613b      	str	r3, [r7, #16]
 80178f6:	2300      	movs	r3, #0
 80178f8:	617b      	str	r3, [r7, #20]
 80178fa:	2302      	movs	r3, #2
 80178fc:	60fb      	str	r3, [r7, #12]
 80178fe:	2300      	movs	r3, #0
 8017900:	60bb      	str	r3, [r7, #8]
 8017902:	2302      	movs	r3, #2
 8017904:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8017906:	4b31      	ldr	r3, [pc, #196]	; (80179cc <SystemCoreClockUpdate+0xe0>)
 8017908:	689b      	ldr	r3, [r3, #8]
 801790a:	f003 030c 	and.w	r3, r3, #12
 801790e:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8017910:	693b      	ldr	r3, [r7, #16]
 8017912:	2b04      	cmp	r3, #4
 8017914:	d007      	beq.n	8017926 <SystemCoreClockUpdate+0x3a>
 8017916:	2b08      	cmp	r3, #8
 8017918:	d009      	beq.n	801792e <SystemCoreClockUpdate+0x42>
 801791a:	2b00      	cmp	r3, #0
 801791c:	d13d      	bne.n	801799a <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 801791e:	4b2c      	ldr	r3, [pc, #176]	; (80179d0 <SystemCoreClockUpdate+0xe4>)
 8017920:	4a2c      	ldr	r2, [pc, #176]	; (80179d4 <SystemCoreClockUpdate+0xe8>)
 8017922:	601a      	str	r2, [r3, #0]
      break;
 8017924:	e03d      	b.n	80179a2 <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8017926:	4b2a      	ldr	r3, [pc, #168]	; (80179d0 <SystemCoreClockUpdate+0xe4>)
 8017928:	4a2b      	ldr	r2, [pc, #172]	; (80179d8 <SystemCoreClockUpdate+0xec>)
 801792a:	601a      	str	r2, [r3, #0]
      break;
 801792c:	e039      	b.n	80179a2 <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 801792e:	4b27      	ldr	r3, [pc, #156]	; (80179cc <SystemCoreClockUpdate+0xe0>)
 8017930:	685b      	ldr	r3, [r3, #4]
 8017932:	0d9b      	lsrs	r3, r3, #22
 8017934:	f003 0301 	and.w	r3, r3, #1
 8017938:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 801793a:	4b24      	ldr	r3, [pc, #144]	; (80179cc <SystemCoreClockUpdate+0xe0>)
 801793c:	685b      	ldr	r3, [r3, #4]
 801793e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8017942:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8017944:	68bb      	ldr	r3, [r7, #8]
 8017946:	2b00      	cmp	r3, #0
 8017948:	d00c      	beq.n	8017964 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 801794a:	4a23      	ldr	r2, [pc, #140]	; (80179d8 <SystemCoreClockUpdate+0xec>)
 801794c:	687b      	ldr	r3, [r7, #4]
 801794e:	fbb2 f3f3 	udiv	r3, r2, r3
 8017952:	4a1e      	ldr	r2, [pc, #120]	; (80179cc <SystemCoreClockUpdate+0xe0>)
 8017954:	6852      	ldr	r2, [r2, #4]
 8017956:	0992      	lsrs	r2, r2, #6
 8017958:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801795c:	fb02 f303 	mul.w	r3, r2, r3
 8017960:	617b      	str	r3, [r7, #20]
 8017962:	e00b      	b.n	801797c <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8017964:	4a1b      	ldr	r2, [pc, #108]	; (80179d4 <SystemCoreClockUpdate+0xe8>)
 8017966:	687b      	ldr	r3, [r7, #4]
 8017968:	fbb2 f3f3 	udiv	r3, r2, r3
 801796c:	4a17      	ldr	r2, [pc, #92]	; (80179cc <SystemCoreClockUpdate+0xe0>)
 801796e:	6852      	ldr	r2, [r2, #4]
 8017970:	0992      	lsrs	r2, r2, #6
 8017972:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8017976:	fb02 f303 	mul.w	r3, r2, r3
 801797a:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 801797c:	4b13      	ldr	r3, [pc, #76]	; (80179cc <SystemCoreClockUpdate+0xe0>)
 801797e:	685b      	ldr	r3, [r3, #4]
 8017980:	0c1b      	lsrs	r3, r3, #16
 8017982:	f003 0303 	and.w	r3, r3, #3
 8017986:	3301      	adds	r3, #1
 8017988:	005b      	lsls	r3, r3, #1
 801798a:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 801798c:	697a      	ldr	r2, [r7, #20]
 801798e:	68fb      	ldr	r3, [r7, #12]
 8017990:	fbb2 f3f3 	udiv	r3, r2, r3
 8017994:	4a0e      	ldr	r2, [pc, #56]	; (80179d0 <SystemCoreClockUpdate+0xe4>)
 8017996:	6013      	str	r3, [r2, #0]
      break;
 8017998:	e003      	b.n	80179a2 <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 801799a:	4b0d      	ldr	r3, [pc, #52]	; (80179d0 <SystemCoreClockUpdate+0xe4>)
 801799c:	4a0d      	ldr	r2, [pc, #52]	; (80179d4 <SystemCoreClockUpdate+0xe8>)
 801799e:	601a      	str	r2, [r3, #0]
      break;
 80179a0:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80179a2:	4b0a      	ldr	r3, [pc, #40]	; (80179cc <SystemCoreClockUpdate+0xe0>)
 80179a4:	689b      	ldr	r3, [r3, #8]
 80179a6:	091b      	lsrs	r3, r3, #4
 80179a8:	f003 030f 	and.w	r3, r3, #15
 80179ac:	4a0b      	ldr	r2, [pc, #44]	; (80179dc <SystemCoreClockUpdate+0xf0>)
 80179ae:	5cd3      	ldrb	r3, [r2, r3]
 80179b0:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80179b2:	4b07      	ldr	r3, [pc, #28]	; (80179d0 <SystemCoreClockUpdate+0xe4>)
 80179b4:	681a      	ldr	r2, [r3, #0]
 80179b6:	693b      	ldr	r3, [r7, #16]
 80179b8:	fa22 f303 	lsr.w	r3, r2, r3
 80179bc:	4a04      	ldr	r2, [pc, #16]	; (80179d0 <SystemCoreClockUpdate+0xe4>)
 80179be:	6013      	str	r3, [r2, #0]
}
 80179c0:	bf00      	nop
 80179c2:	371c      	adds	r7, #28
 80179c4:	46bd      	mov	sp, r7
 80179c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179ca:	4770      	bx	lr
 80179cc:	40023800 	.word	0x40023800
 80179d0:	20000020 	.word	0x20000020
 80179d4:	00f42400 	.word	0x00f42400
 80179d8:	007a1200 	.word	0x007a1200
 80179dc:	08019900 	.word	0x08019900

080179e0 <__aeabi_drsub>:
 80179e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80179e4:	e002      	b.n	80179ec <__adddf3>
 80179e6:	bf00      	nop

080179e8 <__aeabi_dsub>:
 80179e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080179ec <__adddf3>:
 80179ec:	b530      	push	{r4, r5, lr}
 80179ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80179f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80179f6:	ea94 0f05 	teq	r4, r5
 80179fa:	bf08      	it	eq
 80179fc:	ea90 0f02 	teqeq	r0, r2
 8017a00:	bf1f      	itttt	ne
 8017a02:	ea54 0c00 	orrsne.w	ip, r4, r0
 8017a06:	ea55 0c02 	orrsne.w	ip, r5, r2
 8017a0a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8017a0e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8017a12:	f000 80e2 	beq.w	8017bda <__adddf3+0x1ee>
 8017a16:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8017a1a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8017a1e:	bfb8      	it	lt
 8017a20:	426d      	neglt	r5, r5
 8017a22:	dd0c      	ble.n	8017a3e <__adddf3+0x52>
 8017a24:	442c      	add	r4, r5
 8017a26:	ea80 0202 	eor.w	r2, r0, r2
 8017a2a:	ea81 0303 	eor.w	r3, r1, r3
 8017a2e:	ea82 0000 	eor.w	r0, r2, r0
 8017a32:	ea83 0101 	eor.w	r1, r3, r1
 8017a36:	ea80 0202 	eor.w	r2, r0, r2
 8017a3a:	ea81 0303 	eor.w	r3, r1, r3
 8017a3e:	2d36      	cmp	r5, #54	; 0x36
 8017a40:	bf88      	it	hi
 8017a42:	bd30      	pophi	{r4, r5, pc}
 8017a44:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8017a48:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8017a4c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8017a50:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8017a54:	d002      	beq.n	8017a5c <__adddf3+0x70>
 8017a56:	4240      	negs	r0, r0
 8017a58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8017a5c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8017a60:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8017a64:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8017a68:	d002      	beq.n	8017a70 <__adddf3+0x84>
 8017a6a:	4252      	negs	r2, r2
 8017a6c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8017a70:	ea94 0f05 	teq	r4, r5
 8017a74:	f000 80a7 	beq.w	8017bc6 <__adddf3+0x1da>
 8017a78:	f1a4 0401 	sub.w	r4, r4, #1
 8017a7c:	f1d5 0e20 	rsbs	lr, r5, #32
 8017a80:	db0d      	blt.n	8017a9e <__adddf3+0xb2>
 8017a82:	fa02 fc0e 	lsl.w	ip, r2, lr
 8017a86:	fa22 f205 	lsr.w	r2, r2, r5
 8017a8a:	1880      	adds	r0, r0, r2
 8017a8c:	f141 0100 	adc.w	r1, r1, #0
 8017a90:	fa03 f20e 	lsl.w	r2, r3, lr
 8017a94:	1880      	adds	r0, r0, r2
 8017a96:	fa43 f305 	asr.w	r3, r3, r5
 8017a9a:	4159      	adcs	r1, r3
 8017a9c:	e00e      	b.n	8017abc <__adddf3+0xd0>
 8017a9e:	f1a5 0520 	sub.w	r5, r5, #32
 8017aa2:	f10e 0e20 	add.w	lr, lr, #32
 8017aa6:	2a01      	cmp	r2, #1
 8017aa8:	fa03 fc0e 	lsl.w	ip, r3, lr
 8017aac:	bf28      	it	cs
 8017aae:	f04c 0c02 	orrcs.w	ip, ip, #2
 8017ab2:	fa43 f305 	asr.w	r3, r3, r5
 8017ab6:	18c0      	adds	r0, r0, r3
 8017ab8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8017abc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8017ac0:	d507      	bpl.n	8017ad2 <__adddf3+0xe6>
 8017ac2:	f04f 0e00 	mov.w	lr, #0
 8017ac6:	f1dc 0c00 	rsbs	ip, ip, #0
 8017aca:	eb7e 0000 	sbcs.w	r0, lr, r0
 8017ace:	eb6e 0101 	sbc.w	r1, lr, r1
 8017ad2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8017ad6:	d31b      	bcc.n	8017b10 <__adddf3+0x124>
 8017ad8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8017adc:	d30c      	bcc.n	8017af8 <__adddf3+0x10c>
 8017ade:	0849      	lsrs	r1, r1, #1
 8017ae0:	ea5f 0030 	movs.w	r0, r0, rrx
 8017ae4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8017ae8:	f104 0401 	add.w	r4, r4, #1
 8017aec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8017af0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8017af4:	f080 809a 	bcs.w	8017c2c <__adddf3+0x240>
 8017af8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8017afc:	bf08      	it	eq
 8017afe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8017b02:	f150 0000 	adcs.w	r0, r0, #0
 8017b06:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8017b0a:	ea41 0105 	orr.w	r1, r1, r5
 8017b0e:	bd30      	pop	{r4, r5, pc}
 8017b10:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8017b14:	4140      	adcs	r0, r0
 8017b16:	eb41 0101 	adc.w	r1, r1, r1
 8017b1a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8017b1e:	f1a4 0401 	sub.w	r4, r4, #1
 8017b22:	d1e9      	bne.n	8017af8 <__adddf3+0x10c>
 8017b24:	f091 0f00 	teq	r1, #0
 8017b28:	bf04      	itt	eq
 8017b2a:	4601      	moveq	r1, r0
 8017b2c:	2000      	moveq	r0, #0
 8017b2e:	fab1 f381 	clz	r3, r1
 8017b32:	bf08      	it	eq
 8017b34:	3320      	addeq	r3, #32
 8017b36:	f1a3 030b 	sub.w	r3, r3, #11
 8017b3a:	f1b3 0220 	subs.w	r2, r3, #32
 8017b3e:	da0c      	bge.n	8017b5a <__adddf3+0x16e>
 8017b40:	320c      	adds	r2, #12
 8017b42:	dd08      	ble.n	8017b56 <__adddf3+0x16a>
 8017b44:	f102 0c14 	add.w	ip, r2, #20
 8017b48:	f1c2 020c 	rsb	r2, r2, #12
 8017b4c:	fa01 f00c 	lsl.w	r0, r1, ip
 8017b50:	fa21 f102 	lsr.w	r1, r1, r2
 8017b54:	e00c      	b.n	8017b70 <__adddf3+0x184>
 8017b56:	f102 0214 	add.w	r2, r2, #20
 8017b5a:	bfd8      	it	le
 8017b5c:	f1c2 0c20 	rsble	ip, r2, #32
 8017b60:	fa01 f102 	lsl.w	r1, r1, r2
 8017b64:	fa20 fc0c 	lsr.w	ip, r0, ip
 8017b68:	bfdc      	itt	le
 8017b6a:	ea41 010c 	orrle.w	r1, r1, ip
 8017b6e:	4090      	lslle	r0, r2
 8017b70:	1ae4      	subs	r4, r4, r3
 8017b72:	bfa2      	ittt	ge
 8017b74:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8017b78:	4329      	orrge	r1, r5
 8017b7a:	bd30      	popge	{r4, r5, pc}
 8017b7c:	ea6f 0404 	mvn.w	r4, r4
 8017b80:	3c1f      	subs	r4, #31
 8017b82:	da1c      	bge.n	8017bbe <__adddf3+0x1d2>
 8017b84:	340c      	adds	r4, #12
 8017b86:	dc0e      	bgt.n	8017ba6 <__adddf3+0x1ba>
 8017b88:	f104 0414 	add.w	r4, r4, #20
 8017b8c:	f1c4 0220 	rsb	r2, r4, #32
 8017b90:	fa20 f004 	lsr.w	r0, r0, r4
 8017b94:	fa01 f302 	lsl.w	r3, r1, r2
 8017b98:	ea40 0003 	orr.w	r0, r0, r3
 8017b9c:	fa21 f304 	lsr.w	r3, r1, r4
 8017ba0:	ea45 0103 	orr.w	r1, r5, r3
 8017ba4:	bd30      	pop	{r4, r5, pc}
 8017ba6:	f1c4 040c 	rsb	r4, r4, #12
 8017baa:	f1c4 0220 	rsb	r2, r4, #32
 8017bae:	fa20 f002 	lsr.w	r0, r0, r2
 8017bb2:	fa01 f304 	lsl.w	r3, r1, r4
 8017bb6:	ea40 0003 	orr.w	r0, r0, r3
 8017bba:	4629      	mov	r1, r5
 8017bbc:	bd30      	pop	{r4, r5, pc}
 8017bbe:	fa21 f004 	lsr.w	r0, r1, r4
 8017bc2:	4629      	mov	r1, r5
 8017bc4:	bd30      	pop	{r4, r5, pc}
 8017bc6:	f094 0f00 	teq	r4, #0
 8017bca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8017bce:	bf06      	itte	eq
 8017bd0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8017bd4:	3401      	addeq	r4, #1
 8017bd6:	3d01      	subne	r5, #1
 8017bd8:	e74e      	b.n	8017a78 <__adddf3+0x8c>
 8017bda:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8017bde:	bf18      	it	ne
 8017be0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8017be4:	d029      	beq.n	8017c3a <__adddf3+0x24e>
 8017be6:	ea94 0f05 	teq	r4, r5
 8017bea:	bf08      	it	eq
 8017bec:	ea90 0f02 	teqeq	r0, r2
 8017bf0:	d005      	beq.n	8017bfe <__adddf3+0x212>
 8017bf2:	ea54 0c00 	orrs.w	ip, r4, r0
 8017bf6:	bf04      	itt	eq
 8017bf8:	4619      	moveq	r1, r3
 8017bfa:	4610      	moveq	r0, r2
 8017bfc:	bd30      	pop	{r4, r5, pc}
 8017bfe:	ea91 0f03 	teq	r1, r3
 8017c02:	bf1e      	ittt	ne
 8017c04:	2100      	movne	r1, #0
 8017c06:	2000      	movne	r0, #0
 8017c08:	bd30      	popne	{r4, r5, pc}
 8017c0a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8017c0e:	d105      	bne.n	8017c1c <__adddf3+0x230>
 8017c10:	0040      	lsls	r0, r0, #1
 8017c12:	4149      	adcs	r1, r1
 8017c14:	bf28      	it	cs
 8017c16:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8017c1a:	bd30      	pop	{r4, r5, pc}
 8017c1c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8017c20:	bf3c      	itt	cc
 8017c22:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8017c26:	bd30      	popcc	{r4, r5, pc}
 8017c28:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8017c2c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8017c30:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8017c34:	f04f 0000 	mov.w	r0, #0
 8017c38:	bd30      	pop	{r4, r5, pc}
 8017c3a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8017c3e:	bf1a      	itte	ne
 8017c40:	4619      	movne	r1, r3
 8017c42:	4610      	movne	r0, r2
 8017c44:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8017c48:	bf1c      	itt	ne
 8017c4a:	460b      	movne	r3, r1
 8017c4c:	4602      	movne	r2, r0
 8017c4e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8017c52:	bf06      	itte	eq
 8017c54:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8017c58:	ea91 0f03 	teqeq	r1, r3
 8017c5c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8017c60:	bd30      	pop	{r4, r5, pc}
 8017c62:	bf00      	nop

08017c64 <__aeabi_ui2d>:
 8017c64:	f090 0f00 	teq	r0, #0
 8017c68:	bf04      	itt	eq
 8017c6a:	2100      	moveq	r1, #0
 8017c6c:	4770      	bxeq	lr
 8017c6e:	b530      	push	{r4, r5, lr}
 8017c70:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8017c74:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8017c78:	f04f 0500 	mov.w	r5, #0
 8017c7c:	f04f 0100 	mov.w	r1, #0
 8017c80:	e750      	b.n	8017b24 <__adddf3+0x138>
 8017c82:	bf00      	nop

08017c84 <__aeabi_i2d>:
 8017c84:	f090 0f00 	teq	r0, #0
 8017c88:	bf04      	itt	eq
 8017c8a:	2100      	moveq	r1, #0
 8017c8c:	4770      	bxeq	lr
 8017c8e:	b530      	push	{r4, r5, lr}
 8017c90:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8017c94:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8017c98:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8017c9c:	bf48      	it	mi
 8017c9e:	4240      	negmi	r0, r0
 8017ca0:	f04f 0100 	mov.w	r1, #0
 8017ca4:	e73e      	b.n	8017b24 <__adddf3+0x138>
 8017ca6:	bf00      	nop

08017ca8 <__aeabi_f2d>:
 8017ca8:	0042      	lsls	r2, r0, #1
 8017caa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8017cae:	ea4f 0131 	mov.w	r1, r1, rrx
 8017cb2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8017cb6:	bf1f      	itttt	ne
 8017cb8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8017cbc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8017cc0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8017cc4:	4770      	bxne	lr
 8017cc6:	f092 0f00 	teq	r2, #0
 8017cca:	bf14      	ite	ne
 8017ccc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8017cd0:	4770      	bxeq	lr
 8017cd2:	b530      	push	{r4, r5, lr}
 8017cd4:	f44f 7460 	mov.w	r4, #896	; 0x380
 8017cd8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8017cdc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8017ce0:	e720      	b.n	8017b24 <__adddf3+0x138>
 8017ce2:	bf00      	nop

08017ce4 <__aeabi_ul2d>:
 8017ce4:	ea50 0201 	orrs.w	r2, r0, r1
 8017ce8:	bf08      	it	eq
 8017cea:	4770      	bxeq	lr
 8017cec:	b530      	push	{r4, r5, lr}
 8017cee:	f04f 0500 	mov.w	r5, #0
 8017cf2:	e00a      	b.n	8017d0a <__aeabi_l2d+0x16>

08017cf4 <__aeabi_l2d>:
 8017cf4:	ea50 0201 	orrs.w	r2, r0, r1
 8017cf8:	bf08      	it	eq
 8017cfa:	4770      	bxeq	lr
 8017cfc:	b530      	push	{r4, r5, lr}
 8017cfe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8017d02:	d502      	bpl.n	8017d0a <__aeabi_l2d+0x16>
 8017d04:	4240      	negs	r0, r0
 8017d06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8017d0a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8017d0e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8017d12:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8017d16:	f43f aedc 	beq.w	8017ad2 <__adddf3+0xe6>
 8017d1a:	f04f 0203 	mov.w	r2, #3
 8017d1e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8017d22:	bf18      	it	ne
 8017d24:	3203      	addne	r2, #3
 8017d26:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8017d2a:	bf18      	it	ne
 8017d2c:	3203      	addne	r2, #3
 8017d2e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8017d32:	f1c2 0320 	rsb	r3, r2, #32
 8017d36:	fa00 fc03 	lsl.w	ip, r0, r3
 8017d3a:	fa20 f002 	lsr.w	r0, r0, r2
 8017d3e:	fa01 fe03 	lsl.w	lr, r1, r3
 8017d42:	ea40 000e 	orr.w	r0, r0, lr
 8017d46:	fa21 f102 	lsr.w	r1, r1, r2
 8017d4a:	4414      	add	r4, r2
 8017d4c:	e6c1      	b.n	8017ad2 <__adddf3+0xe6>
 8017d4e:	bf00      	nop

08017d50 <__gedf2>:
 8017d50:	f04f 3cff 	mov.w	ip, #4294967295
 8017d54:	e006      	b.n	8017d64 <__cmpdf2+0x4>
 8017d56:	bf00      	nop

08017d58 <__ledf2>:
 8017d58:	f04f 0c01 	mov.w	ip, #1
 8017d5c:	e002      	b.n	8017d64 <__cmpdf2+0x4>
 8017d5e:	bf00      	nop

08017d60 <__cmpdf2>:
 8017d60:	f04f 0c01 	mov.w	ip, #1
 8017d64:	f84d cd04 	str.w	ip, [sp, #-4]!
 8017d68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8017d6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8017d70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8017d74:	bf18      	it	ne
 8017d76:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8017d7a:	d01b      	beq.n	8017db4 <__cmpdf2+0x54>
 8017d7c:	b001      	add	sp, #4
 8017d7e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8017d82:	bf0c      	ite	eq
 8017d84:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8017d88:	ea91 0f03 	teqne	r1, r3
 8017d8c:	bf02      	ittt	eq
 8017d8e:	ea90 0f02 	teqeq	r0, r2
 8017d92:	2000      	moveq	r0, #0
 8017d94:	4770      	bxeq	lr
 8017d96:	f110 0f00 	cmn.w	r0, #0
 8017d9a:	ea91 0f03 	teq	r1, r3
 8017d9e:	bf58      	it	pl
 8017da0:	4299      	cmppl	r1, r3
 8017da2:	bf08      	it	eq
 8017da4:	4290      	cmpeq	r0, r2
 8017da6:	bf2c      	ite	cs
 8017da8:	17d8      	asrcs	r0, r3, #31
 8017daa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8017dae:	f040 0001 	orr.w	r0, r0, #1
 8017db2:	4770      	bx	lr
 8017db4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8017db8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8017dbc:	d102      	bne.n	8017dc4 <__cmpdf2+0x64>
 8017dbe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8017dc2:	d107      	bne.n	8017dd4 <__cmpdf2+0x74>
 8017dc4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8017dc8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8017dcc:	d1d6      	bne.n	8017d7c <__cmpdf2+0x1c>
 8017dce:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8017dd2:	d0d3      	beq.n	8017d7c <__cmpdf2+0x1c>
 8017dd4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8017dd8:	4770      	bx	lr
 8017dda:	bf00      	nop

08017ddc <__aeabi_cdrcmple>:
 8017ddc:	4684      	mov	ip, r0
 8017dde:	4610      	mov	r0, r2
 8017de0:	4662      	mov	r2, ip
 8017de2:	468c      	mov	ip, r1
 8017de4:	4619      	mov	r1, r3
 8017de6:	4663      	mov	r3, ip
 8017de8:	e000      	b.n	8017dec <__aeabi_cdcmpeq>
 8017dea:	bf00      	nop

08017dec <__aeabi_cdcmpeq>:
 8017dec:	b501      	push	{r0, lr}
 8017dee:	f7ff ffb7 	bl	8017d60 <__cmpdf2>
 8017df2:	2800      	cmp	r0, #0
 8017df4:	bf48      	it	mi
 8017df6:	f110 0f00 	cmnmi.w	r0, #0
 8017dfa:	bd01      	pop	{r0, pc}

08017dfc <__aeabi_dcmpeq>:
 8017dfc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8017e00:	f7ff fff4 	bl	8017dec <__aeabi_cdcmpeq>
 8017e04:	bf0c      	ite	eq
 8017e06:	2001      	moveq	r0, #1
 8017e08:	2000      	movne	r0, #0
 8017e0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8017e0e:	bf00      	nop

08017e10 <__aeabi_dcmplt>:
 8017e10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8017e14:	f7ff ffea 	bl	8017dec <__aeabi_cdcmpeq>
 8017e18:	bf34      	ite	cc
 8017e1a:	2001      	movcc	r0, #1
 8017e1c:	2000      	movcs	r0, #0
 8017e1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8017e22:	bf00      	nop

08017e24 <__aeabi_dcmple>:
 8017e24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8017e28:	f7ff ffe0 	bl	8017dec <__aeabi_cdcmpeq>
 8017e2c:	bf94      	ite	ls
 8017e2e:	2001      	movls	r0, #1
 8017e30:	2000      	movhi	r0, #0
 8017e32:	f85d fb08 	ldr.w	pc, [sp], #8
 8017e36:	bf00      	nop

08017e38 <__aeabi_dcmpge>:
 8017e38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8017e3c:	f7ff ffce 	bl	8017ddc <__aeabi_cdrcmple>
 8017e40:	bf94      	ite	ls
 8017e42:	2001      	movls	r0, #1
 8017e44:	2000      	movhi	r0, #0
 8017e46:	f85d fb08 	ldr.w	pc, [sp], #8
 8017e4a:	bf00      	nop

08017e4c <__aeabi_dcmpgt>:
 8017e4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8017e50:	f7ff ffc4 	bl	8017ddc <__aeabi_cdrcmple>
 8017e54:	bf34      	ite	cc
 8017e56:	2001      	movcc	r0, #1
 8017e58:	2000      	movcs	r0, #0
 8017e5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8017e5e:	bf00      	nop

08017e60 <__aeabi_d2uiz>:
 8017e60:	004a      	lsls	r2, r1, #1
 8017e62:	d211      	bcs.n	8017e88 <__aeabi_d2uiz+0x28>
 8017e64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8017e68:	d211      	bcs.n	8017e8e <__aeabi_d2uiz+0x2e>
 8017e6a:	d50d      	bpl.n	8017e88 <__aeabi_d2uiz+0x28>
 8017e6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8017e70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8017e74:	d40e      	bmi.n	8017e94 <__aeabi_d2uiz+0x34>
 8017e76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8017e7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8017e7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8017e82:	fa23 f002 	lsr.w	r0, r3, r2
 8017e86:	4770      	bx	lr
 8017e88:	f04f 0000 	mov.w	r0, #0
 8017e8c:	4770      	bx	lr
 8017e8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8017e92:	d102      	bne.n	8017e9a <__aeabi_d2uiz+0x3a>
 8017e94:	f04f 30ff 	mov.w	r0, #4294967295
 8017e98:	4770      	bx	lr
 8017e9a:	f04f 0000 	mov.w	r0, #0
 8017e9e:	4770      	bx	lr

08017ea0 <__aeabi_uldivmod>:
 8017ea0:	b953      	cbnz	r3, 8017eb8 <__aeabi_uldivmod+0x18>
 8017ea2:	b94a      	cbnz	r2, 8017eb8 <__aeabi_uldivmod+0x18>
 8017ea4:	2900      	cmp	r1, #0
 8017ea6:	bf08      	it	eq
 8017ea8:	2800      	cmpeq	r0, #0
 8017eaa:	bf1c      	itt	ne
 8017eac:	f04f 31ff 	movne.w	r1, #4294967295
 8017eb0:	f04f 30ff 	movne.w	r0, #4294967295
 8017eb4:	f000 b97a 	b.w	80181ac <__aeabi_idiv0>
 8017eb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8017ebc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8017ec0:	f000 f806 	bl	8017ed0 <__udivmoddi4>
 8017ec4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8017ec8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017ecc:	b004      	add	sp, #16
 8017ece:	4770      	bx	lr

08017ed0 <__udivmoddi4>:
 8017ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017ed4:	468c      	mov	ip, r1
 8017ed6:	460d      	mov	r5, r1
 8017ed8:	4604      	mov	r4, r0
 8017eda:	9e08      	ldr	r6, [sp, #32]
 8017edc:	2b00      	cmp	r3, #0
 8017ede:	d151      	bne.n	8017f84 <__udivmoddi4+0xb4>
 8017ee0:	428a      	cmp	r2, r1
 8017ee2:	4617      	mov	r7, r2
 8017ee4:	d96d      	bls.n	8017fc2 <__udivmoddi4+0xf2>
 8017ee6:	fab2 fe82 	clz	lr, r2
 8017eea:	f1be 0f00 	cmp.w	lr, #0
 8017eee:	d00b      	beq.n	8017f08 <__udivmoddi4+0x38>
 8017ef0:	f1ce 0c20 	rsb	ip, lr, #32
 8017ef4:	fa01 f50e 	lsl.w	r5, r1, lr
 8017ef8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8017efc:	fa02 f70e 	lsl.w	r7, r2, lr
 8017f00:	ea4c 0c05 	orr.w	ip, ip, r5
 8017f04:	fa00 f40e 	lsl.w	r4, r0, lr
 8017f08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8017f0c:	0c25      	lsrs	r5, r4, #16
 8017f0e:	fbbc f8fa 	udiv	r8, ip, sl
 8017f12:	fa1f f987 	uxth.w	r9, r7
 8017f16:	fb0a cc18 	mls	ip, sl, r8, ip
 8017f1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8017f1e:	fb08 f309 	mul.w	r3, r8, r9
 8017f22:	42ab      	cmp	r3, r5
 8017f24:	d90a      	bls.n	8017f3c <__udivmoddi4+0x6c>
 8017f26:	19ed      	adds	r5, r5, r7
 8017f28:	f108 32ff 	add.w	r2, r8, #4294967295
 8017f2c:	f080 8123 	bcs.w	8018176 <__udivmoddi4+0x2a6>
 8017f30:	42ab      	cmp	r3, r5
 8017f32:	f240 8120 	bls.w	8018176 <__udivmoddi4+0x2a6>
 8017f36:	f1a8 0802 	sub.w	r8, r8, #2
 8017f3a:	443d      	add	r5, r7
 8017f3c:	1aed      	subs	r5, r5, r3
 8017f3e:	b2a4      	uxth	r4, r4
 8017f40:	fbb5 f0fa 	udiv	r0, r5, sl
 8017f44:	fb0a 5510 	mls	r5, sl, r0, r5
 8017f48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8017f4c:	fb00 f909 	mul.w	r9, r0, r9
 8017f50:	45a1      	cmp	r9, r4
 8017f52:	d909      	bls.n	8017f68 <__udivmoddi4+0x98>
 8017f54:	19e4      	adds	r4, r4, r7
 8017f56:	f100 33ff 	add.w	r3, r0, #4294967295
 8017f5a:	f080 810a 	bcs.w	8018172 <__udivmoddi4+0x2a2>
 8017f5e:	45a1      	cmp	r9, r4
 8017f60:	f240 8107 	bls.w	8018172 <__udivmoddi4+0x2a2>
 8017f64:	3802      	subs	r0, #2
 8017f66:	443c      	add	r4, r7
 8017f68:	eba4 0409 	sub.w	r4, r4, r9
 8017f6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8017f70:	2100      	movs	r1, #0
 8017f72:	2e00      	cmp	r6, #0
 8017f74:	d061      	beq.n	801803a <__udivmoddi4+0x16a>
 8017f76:	fa24 f40e 	lsr.w	r4, r4, lr
 8017f7a:	2300      	movs	r3, #0
 8017f7c:	6034      	str	r4, [r6, #0]
 8017f7e:	6073      	str	r3, [r6, #4]
 8017f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017f84:	428b      	cmp	r3, r1
 8017f86:	d907      	bls.n	8017f98 <__udivmoddi4+0xc8>
 8017f88:	2e00      	cmp	r6, #0
 8017f8a:	d054      	beq.n	8018036 <__udivmoddi4+0x166>
 8017f8c:	2100      	movs	r1, #0
 8017f8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8017f92:	4608      	mov	r0, r1
 8017f94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017f98:	fab3 f183 	clz	r1, r3
 8017f9c:	2900      	cmp	r1, #0
 8017f9e:	f040 808e 	bne.w	80180be <__udivmoddi4+0x1ee>
 8017fa2:	42ab      	cmp	r3, r5
 8017fa4:	d302      	bcc.n	8017fac <__udivmoddi4+0xdc>
 8017fa6:	4282      	cmp	r2, r0
 8017fa8:	f200 80fa 	bhi.w	80181a0 <__udivmoddi4+0x2d0>
 8017fac:	1a84      	subs	r4, r0, r2
 8017fae:	eb65 0503 	sbc.w	r5, r5, r3
 8017fb2:	2001      	movs	r0, #1
 8017fb4:	46ac      	mov	ip, r5
 8017fb6:	2e00      	cmp	r6, #0
 8017fb8:	d03f      	beq.n	801803a <__udivmoddi4+0x16a>
 8017fba:	e886 1010 	stmia.w	r6, {r4, ip}
 8017fbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017fc2:	b912      	cbnz	r2, 8017fca <__udivmoddi4+0xfa>
 8017fc4:	2701      	movs	r7, #1
 8017fc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8017fca:	fab7 fe87 	clz	lr, r7
 8017fce:	f1be 0f00 	cmp.w	lr, #0
 8017fd2:	d134      	bne.n	801803e <__udivmoddi4+0x16e>
 8017fd4:	1beb      	subs	r3, r5, r7
 8017fd6:	0c3a      	lsrs	r2, r7, #16
 8017fd8:	fa1f fc87 	uxth.w	ip, r7
 8017fdc:	2101      	movs	r1, #1
 8017fde:	fbb3 f8f2 	udiv	r8, r3, r2
 8017fe2:	0c25      	lsrs	r5, r4, #16
 8017fe4:	fb02 3318 	mls	r3, r2, r8, r3
 8017fe8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8017fec:	fb0c f308 	mul.w	r3, ip, r8
 8017ff0:	42ab      	cmp	r3, r5
 8017ff2:	d907      	bls.n	8018004 <__udivmoddi4+0x134>
 8017ff4:	19ed      	adds	r5, r5, r7
 8017ff6:	f108 30ff 	add.w	r0, r8, #4294967295
 8017ffa:	d202      	bcs.n	8018002 <__udivmoddi4+0x132>
 8017ffc:	42ab      	cmp	r3, r5
 8017ffe:	f200 80d1 	bhi.w	80181a4 <__udivmoddi4+0x2d4>
 8018002:	4680      	mov	r8, r0
 8018004:	1aed      	subs	r5, r5, r3
 8018006:	b2a3      	uxth	r3, r4
 8018008:	fbb5 f0f2 	udiv	r0, r5, r2
 801800c:	fb02 5510 	mls	r5, r2, r0, r5
 8018010:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8018014:	fb0c fc00 	mul.w	ip, ip, r0
 8018018:	45a4      	cmp	ip, r4
 801801a:	d907      	bls.n	801802c <__udivmoddi4+0x15c>
 801801c:	19e4      	adds	r4, r4, r7
 801801e:	f100 33ff 	add.w	r3, r0, #4294967295
 8018022:	d202      	bcs.n	801802a <__udivmoddi4+0x15a>
 8018024:	45a4      	cmp	ip, r4
 8018026:	f200 80b8 	bhi.w	801819a <__udivmoddi4+0x2ca>
 801802a:	4618      	mov	r0, r3
 801802c:	eba4 040c 	sub.w	r4, r4, ip
 8018030:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8018034:	e79d      	b.n	8017f72 <__udivmoddi4+0xa2>
 8018036:	4631      	mov	r1, r6
 8018038:	4630      	mov	r0, r6
 801803a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801803e:	f1ce 0420 	rsb	r4, lr, #32
 8018042:	fa05 f30e 	lsl.w	r3, r5, lr
 8018046:	fa07 f70e 	lsl.w	r7, r7, lr
 801804a:	fa20 f804 	lsr.w	r8, r0, r4
 801804e:	0c3a      	lsrs	r2, r7, #16
 8018050:	fa25 f404 	lsr.w	r4, r5, r4
 8018054:	ea48 0803 	orr.w	r8, r8, r3
 8018058:	fbb4 f1f2 	udiv	r1, r4, r2
 801805c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8018060:	fb02 4411 	mls	r4, r2, r1, r4
 8018064:	fa1f fc87 	uxth.w	ip, r7
 8018068:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 801806c:	fb01 f30c 	mul.w	r3, r1, ip
 8018070:	42ab      	cmp	r3, r5
 8018072:	fa00 f40e 	lsl.w	r4, r0, lr
 8018076:	d909      	bls.n	801808c <__udivmoddi4+0x1bc>
 8018078:	19ed      	adds	r5, r5, r7
 801807a:	f101 30ff 	add.w	r0, r1, #4294967295
 801807e:	f080 808a 	bcs.w	8018196 <__udivmoddi4+0x2c6>
 8018082:	42ab      	cmp	r3, r5
 8018084:	f240 8087 	bls.w	8018196 <__udivmoddi4+0x2c6>
 8018088:	3902      	subs	r1, #2
 801808a:	443d      	add	r5, r7
 801808c:	1aeb      	subs	r3, r5, r3
 801808e:	fa1f f588 	uxth.w	r5, r8
 8018092:	fbb3 f0f2 	udiv	r0, r3, r2
 8018096:	fb02 3310 	mls	r3, r2, r0, r3
 801809a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 801809e:	fb00 f30c 	mul.w	r3, r0, ip
 80180a2:	42ab      	cmp	r3, r5
 80180a4:	d907      	bls.n	80180b6 <__udivmoddi4+0x1e6>
 80180a6:	19ed      	adds	r5, r5, r7
 80180a8:	f100 38ff 	add.w	r8, r0, #4294967295
 80180ac:	d26f      	bcs.n	801818e <__udivmoddi4+0x2be>
 80180ae:	42ab      	cmp	r3, r5
 80180b0:	d96d      	bls.n	801818e <__udivmoddi4+0x2be>
 80180b2:	3802      	subs	r0, #2
 80180b4:	443d      	add	r5, r7
 80180b6:	1aeb      	subs	r3, r5, r3
 80180b8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80180bc:	e78f      	b.n	8017fde <__udivmoddi4+0x10e>
 80180be:	f1c1 0720 	rsb	r7, r1, #32
 80180c2:	fa22 f807 	lsr.w	r8, r2, r7
 80180c6:	408b      	lsls	r3, r1
 80180c8:	fa05 f401 	lsl.w	r4, r5, r1
 80180cc:	ea48 0303 	orr.w	r3, r8, r3
 80180d0:	fa20 fe07 	lsr.w	lr, r0, r7
 80180d4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80180d8:	40fd      	lsrs	r5, r7
 80180da:	ea4e 0e04 	orr.w	lr, lr, r4
 80180de:	fbb5 f9fc 	udiv	r9, r5, ip
 80180e2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80180e6:	fb0c 5519 	mls	r5, ip, r9, r5
 80180ea:	fa1f f883 	uxth.w	r8, r3
 80180ee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80180f2:	fb09 f408 	mul.w	r4, r9, r8
 80180f6:	42ac      	cmp	r4, r5
 80180f8:	fa02 f201 	lsl.w	r2, r2, r1
 80180fc:	fa00 fa01 	lsl.w	sl, r0, r1
 8018100:	d908      	bls.n	8018114 <__udivmoddi4+0x244>
 8018102:	18ed      	adds	r5, r5, r3
 8018104:	f109 30ff 	add.w	r0, r9, #4294967295
 8018108:	d243      	bcs.n	8018192 <__udivmoddi4+0x2c2>
 801810a:	42ac      	cmp	r4, r5
 801810c:	d941      	bls.n	8018192 <__udivmoddi4+0x2c2>
 801810e:	f1a9 0902 	sub.w	r9, r9, #2
 8018112:	441d      	add	r5, r3
 8018114:	1b2d      	subs	r5, r5, r4
 8018116:	fa1f fe8e 	uxth.w	lr, lr
 801811a:	fbb5 f0fc 	udiv	r0, r5, ip
 801811e:	fb0c 5510 	mls	r5, ip, r0, r5
 8018122:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8018126:	fb00 f808 	mul.w	r8, r0, r8
 801812a:	45a0      	cmp	r8, r4
 801812c:	d907      	bls.n	801813e <__udivmoddi4+0x26e>
 801812e:	18e4      	adds	r4, r4, r3
 8018130:	f100 35ff 	add.w	r5, r0, #4294967295
 8018134:	d229      	bcs.n	801818a <__udivmoddi4+0x2ba>
 8018136:	45a0      	cmp	r8, r4
 8018138:	d927      	bls.n	801818a <__udivmoddi4+0x2ba>
 801813a:	3802      	subs	r0, #2
 801813c:	441c      	add	r4, r3
 801813e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8018142:	eba4 0408 	sub.w	r4, r4, r8
 8018146:	fba0 8902 	umull	r8, r9, r0, r2
 801814a:	454c      	cmp	r4, r9
 801814c:	46c6      	mov	lr, r8
 801814e:	464d      	mov	r5, r9
 8018150:	d315      	bcc.n	801817e <__udivmoddi4+0x2ae>
 8018152:	d012      	beq.n	801817a <__udivmoddi4+0x2aa>
 8018154:	b156      	cbz	r6, 801816c <__udivmoddi4+0x29c>
 8018156:	ebba 030e 	subs.w	r3, sl, lr
 801815a:	eb64 0405 	sbc.w	r4, r4, r5
 801815e:	fa04 f707 	lsl.w	r7, r4, r7
 8018162:	40cb      	lsrs	r3, r1
 8018164:	431f      	orrs	r7, r3
 8018166:	40cc      	lsrs	r4, r1
 8018168:	6037      	str	r7, [r6, #0]
 801816a:	6074      	str	r4, [r6, #4]
 801816c:	2100      	movs	r1, #0
 801816e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018172:	4618      	mov	r0, r3
 8018174:	e6f8      	b.n	8017f68 <__udivmoddi4+0x98>
 8018176:	4690      	mov	r8, r2
 8018178:	e6e0      	b.n	8017f3c <__udivmoddi4+0x6c>
 801817a:	45c2      	cmp	sl, r8
 801817c:	d2ea      	bcs.n	8018154 <__udivmoddi4+0x284>
 801817e:	ebb8 0e02 	subs.w	lr, r8, r2
 8018182:	eb69 0503 	sbc.w	r5, r9, r3
 8018186:	3801      	subs	r0, #1
 8018188:	e7e4      	b.n	8018154 <__udivmoddi4+0x284>
 801818a:	4628      	mov	r0, r5
 801818c:	e7d7      	b.n	801813e <__udivmoddi4+0x26e>
 801818e:	4640      	mov	r0, r8
 8018190:	e791      	b.n	80180b6 <__udivmoddi4+0x1e6>
 8018192:	4681      	mov	r9, r0
 8018194:	e7be      	b.n	8018114 <__udivmoddi4+0x244>
 8018196:	4601      	mov	r1, r0
 8018198:	e778      	b.n	801808c <__udivmoddi4+0x1bc>
 801819a:	3802      	subs	r0, #2
 801819c:	443c      	add	r4, r7
 801819e:	e745      	b.n	801802c <__udivmoddi4+0x15c>
 80181a0:	4608      	mov	r0, r1
 80181a2:	e708      	b.n	8017fb6 <__udivmoddi4+0xe6>
 80181a4:	f1a8 0802 	sub.w	r8, r8, #2
 80181a8:	443d      	add	r5, r7
 80181aa:	e72b      	b.n	8018004 <__udivmoddi4+0x134>

080181ac <__aeabi_idiv0>:
 80181ac:	4770      	bx	lr
 80181ae:	bf00      	nop

080181b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80181b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80181e8 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80181b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80181b6:	e003      	b.n	80181c0 <LoopCopyDataInit>

080181b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80181b8:	4b0c      	ldr	r3, [pc, #48]	; (80181ec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80181ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80181bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80181be:	3104      	adds	r1, #4

080181c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80181c0:	480b      	ldr	r0, [pc, #44]	; (80181f0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80181c2:	4b0c      	ldr	r3, [pc, #48]	; (80181f4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80181c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80181c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80181c8:	d3f6      	bcc.n	80181b8 <CopyDataInit>
  ldr  r2, =_sbss
 80181ca:	4a0b      	ldr	r2, [pc, #44]	; (80181f8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80181cc:	e002      	b.n	80181d4 <LoopFillZerobss>

080181ce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80181ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80181d0:	f842 3b04 	str.w	r3, [r2], #4

080181d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80181d4:	4b09      	ldr	r3, [pc, #36]	; (80181fc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80181d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80181d8:	d3f9      	bcc.n	80181ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80181da:	f7ff fb51 	bl	8017880 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80181de:	f000 f811 	bl	8018204 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80181e2:	f7fd ff97 	bl	8016114 <main>
  bx  lr    
 80181e6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80181e8:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80181ec:	08019928 	.word	0x08019928
  ldr  r0, =_sdata
 80181f0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80181f4:	20000024 	.word	0x20000024
  ldr  r2, =_sbss
 80181f8:	20000024 	.word	0x20000024
  ldr  r3, = _ebss
 80181fc:	20003840 	.word	0x20003840

08018200 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8018200:	e7fe      	b.n	8018200 <ADC_IRQHandler>
	...

08018204 <__libc_init_array>:
 8018204:	b570      	push	{r4, r5, r6, lr}
 8018206:	4e0d      	ldr	r6, [pc, #52]	; (801823c <__libc_init_array+0x38>)
 8018208:	4c0d      	ldr	r4, [pc, #52]	; (8018240 <__libc_init_array+0x3c>)
 801820a:	1ba4      	subs	r4, r4, r6
 801820c:	10a4      	asrs	r4, r4, #2
 801820e:	2500      	movs	r5, #0
 8018210:	42a5      	cmp	r5, r4
 8018212:	d109      	bne.n	8018228 <__libc_init_array+0x24>
 8018214:	4e0b      	ldr	r6, [pc, #44]	; (8018244 <__libc_init_array+0x40>)
 8018216:	4c0c      	ldr	r4, [pc, #48]	; (8018248 <__libc_init_array+0x44>)
 8018218:	f000 f840 	bl	801829c <_init>
 801821c:	1ba4      	subs	r4, r4, r6
 801821e:	10a4      	asrs	r4, r4, #2
 8018220:	2500      	movs	r5, #0
 8018222:	42a5      	cmp	r5, r4
 8018224:	d105      	bne.n	8018232 <__libc_init_array+0x2e>
 8018226:	bd70      	pop	{r4, r5, r6, pc}
 8018228:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801822c:	4798      	blx	r3
 801822e:	3501      	adds	r5, #1
 8018230:	e7ee      	b.n	8018210 <__libc_init_array+0xc>
 8018232:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8018236:	4798      	blx	r3
 8018238:	3501      	adds	r5, #1
 801823a:	e7f2      	b.n	8018222 <__libc_init_array+0x1e>
 801823c:	08019920 	.word	0x08019920
 8018240:	08019920 	.word	0x08019920
 8018244:	08019920 	.word	0x08019920
 8018248:	08019924 	.word	0x08019924

0801824c <memcpy>:
 801824c:	b510      	push	{r4, lr}
 801824e:	1e43      	subs	r3, r0, #1
 8018250:	440a      	add	r2, r1
 8018252:	4291      	cmp	r1, r2
 8018254:	d100      	bne.n	8018258 <memcpy+0xc>
 8018256:	bd10      	pop	{r4, pc}
 8018258:	f811 4b01 	ldrb.w	r4, [r1], #1
 801825c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018260:	e7f7      	b.n	8018252 <memcpy+0x6>

08018262 <memset>:
 8018262:	4402      	add	r2, r0
 8018264:	4603      	mov	r3, r0
 8018266:	4293      	cmp	r3, r2
 8018268:	d100      	bne.n	801826c <memset+0xa>
 801826a:	4770      	bx	lr
 801826c:	f803 1b01 	strb.w	r1, [r3], #1
 8018270:	e7f9      	b.n	8018266 <memset+0x4>

08018272 <strncmp>:
 8018272:	b510      	push	{r4, lr}
 8018274:	b16a      	cbz	r2, 8018292 <strncmp+0x20>
 8018276:	3901      	subs	r1, #1
 8018278:	1884      	adds	r4, r0, r2
 801827a:	f810 3b01 	ldrb.w	r3, [r0], #1
 801827e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8018282:	4293      	cmp	r3, r2
 8018284:	d103      	bne.n	801828e <strncmp+0x1c>
 8018286:	42a0      	cmp	r0, r4
 8018288:	d001      	beq.n	801828e <strncmp+0x1c>
 801828a:	2b00      	cmp	r3, #0
 801828c:	d1f5      	bne.n	801827a <strncmp+0x8>
 801828e:	1a98      	subs	r0, r3, r2
 8018290:	bd10      	pop	{r4, pc}
 8018292:	4610      	mov	r0, r2
 8018294:	bd10      	pop	{r4, pc}
	...

08018298 <__EH_FRAME_BEGIN__>:
 8018298:	0000 0000                                   ....

0801829c <_init>:
 801829c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801829e:	bf00      	nop
 80182a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80182a2:	bc08      	pop	{r3}
 80182a4:	469e      	mov	lr, r3
 80182a6:	4770      	bx	lr

080182a8 <_fini>:
 80182a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80182aa:	bf00      	nop
 80182ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80182ae:	bc08      	pop	{r3}
 80182b0:	469e      	mov	lr, r3
 80182b2:	4770      	bx	lr
