
Force Feedback Yoke.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e728  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007c0  0800e8c8  0800e8c8  0000f8c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f088  0800f088  000112d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800f088  0800f088  00010088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f090  0800f090  000112d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f090  0800f090  00010090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f094  0800f094  00010094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002d4  20000000  0800f098  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e70  200002d4  0800f36c  000112d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001144  0800f36c  00012144  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000112d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d752  00000000  00000000  00011304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004da3  00000000  00000000  0002ea56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a20  00000000  00000000  00033800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013ee  00000000  00000000  00035220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c263  00000000  00000000  0003660e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022dd7  00000000  00000000  00052871  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000982ad  00000000  00000000  00075648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010d8f5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007c7c  00000000  00000000  0010d938  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  001155b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002d4 	.word	0x200002d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800e8b0 	.word	0x0800e8b0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002d8 	.word	0x200002d8
 80001dc:	0800e8b0 	.word	0x0800e8b0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <ButtonInit>:
#include "button.h"
#include <stddef.h>

void ButtonInit(Button_t *button, int (*ButtonReadState)(Button_t *button)) {
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	6039      	str	r1, [r7, #0]

	button->ButtonReadState = ButtonReadState;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	683a      	ldr	r2, [r7, #0]
 8000eb6:	601a      	str	r2, [r3, #0]
	button->ButtonStateChangedCallback = NULL;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2200      	movs	r2, #0
 8000ebc:	605a      	str	r2, [r3, #4]

	button->state = BUTTON_STATE_IDLE;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	741a      	strb	r2, [r3, #16]
	button->pressed = false;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	721a      	strb	r2, [r3, #8]
	button->previouslyPressed = button->pressed;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	7a1a      	ldrb	r2, [r3, #8]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	725a      	strb	r2, [r3, #9]
	button->steadyCount = 0;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	60da      	str	r2, [r3, #12]


}
 8000ed8:	bf00      	nop
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr

08000ee4 <ButtonIsPressed>:

bool ButtonIsPressed(Button_t *button) {
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
	return button->pressed;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	7a1b      	ldrb	r3, [r3, #8]
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr

08000efc <ButtonProcessInt>:

void ButtonProcessInt(Button_t *button) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]

	// Read current state of button and check if there's a change
	bool readingPressed = button->ButtonReadState(button) == 1;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	4798      	blx	r3
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b01      	cmp	r3, #1
 8000f10:	bf0c      	ite	eq
 8000f12:	2301      	moveq	r3, #1
 8000f14:	2300      	movne	r3, #0
 8000f16:	73fb      	strb	r3, [r7, #15]
	bool changedState = readingPressed != button->previouslyPressed;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	7a5b      	ldrb	r3, [r3, #9]
 8000f1c:	7bfa      	ldrb	r2, [r7, #15]
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	bf14      	ite	ne
 8000f22:	2301      	movne	r3, #1
 8000f24:	2300      	moveq	r3, #0
 8000f26:	73bb      	strb	r3, [r7, #14]

	if(button->state == BUTTON_STATE_IDLE && changedState) {
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	7c1b      	ldrb	r3, [r3, #16]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d106      	bne.n	8000f3e <ButtonProcessInt+0x42>
 8000f30:	7bbb      	ldrb	r3, [r7, #14]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d003      	beq.n	8000f3e <ButtonProcessInt+0x42>

		button->state = BUTTON_STATE_DEBOUNCING;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2201      	movs	r2, #1
 8000f3a:	741a      	strb	r2, [r3, #16]
 8000f3c:	e028      	b.n	8000f90 <ButtonProcessInt+0x94>
	}
	else if(button->state == BUTTON_STATE_DEBOUNCING) {
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	7c1b      	ldrb	r3, [r3, #16]
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d121      	bne.n	8000f8a <ButtonProcessInt+0x8e>

		if(changedState) {
 8000f46:	7bbb      	ldrb	r3, [r7, #14]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d003      	beq.n	8000f54 <ButtonProcessInt+0x58>
			// Button is unsteady, reset counter
			button->steadyCount = 0;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2200      	movs	r2, #0
 8000f50:	60da      	str	r2, [r3, #12]
 8000f52:	e01d      	b.n	8000f90 <ButtonProcessInt+0x94>
		}
		else {
			button->steadyCount++;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	68db      	ldr	r3, [r3, #12]
 8000f58:	1c5a      	adds	r2, r3, #1
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	60da      	str	r2, [r3, #12]

			// Check if button has remained in the same state for
			// max steady count duration
			if(button->steadyCount >= BUTTON_MAX_STEADY_COUNT) {
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	68db      	ldr	r3, [r3, #12]
 8000f62:	2b09      	cmp	r3, #9
 8000f64:	dd14      	ble.n	8000f90 <ButtonProcessInt+0x94>
				// Reset counter and update button state
				button->steadyCount = 0;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2200      	movs	r2, #0
 8000f6a:	60da      	str	r2, [r3, #12]
				button->pressed = readingPressed;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	7bfa      	ldrb	r2, [r7, #15]
 8000f70:	721a      	strb	r2, [r3, #8]
				button->state = BUTTON_STATE_IDLE;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	2200      	movs	r2, #0
 8000f76:	741a      	strb	r2, [r3, #16]

				// Perform callback for button state changed if available
				if(button->ButtonStateChangedCallback != NULL) {
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d007      	beq.n	8000f90 <ButtonProcessInt+0x94>
					button->ButtonStateChangedCallback(button);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	4798      	blx	r3
 8000f88:	e002      	b.n	8000f90 <ButtonProcessInt+0x94>
	}
	else {

		// If the button state is neither idle nor debouncing,
		// set to idle (code should not reach here)
		button->state = BUTTON_STATE_IDLE;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	741a      	strb	r2, [r3, #16]
	}

	// Update previous state for next iteration
	button->previouslyPressed = readingPressed;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	7bfa      	ldrb	r2, [r7, #15]
 8000f94:	725a      	strb	r2, [r3, #9]
}
 8000f96:	bf00      	nop
 8000f98:	3710      	adds	r7, #16
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <ButtonSetStateChangedCallback>:

void ButtonSetStateChangedCallback(Button_t *button,
		void (*ButtonStateChangedCallback)(Button_t *button)) {
 8000f9e:	b480      	push	{r7}
 8000fa0:	b083      	sub	sp, #12
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	6078      	str	r0, [r7, #4]
 8000fa6:	6039      	str	r1, [r7, #0]
	button->ButtonStateChangedCallback = ButtonStateChangedCallback;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	683a      	ldr	r2, [r7, #0]
 8000fac:	605a      	str	r2, [r3, #4]
}
 8000fae:	bf00      	nop
 8000fb0:	370c      	adds	r7, #12
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr

08000fba <EncoderInit>:
 *      Author: Jennyston
 */

#include "encoder.h"

void EncoderInit(Encoder_t *encoder, EncoderInterface_t interface) {
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	b084      	sub	sp, #16
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	60f8      	str	r0, [r7, #12]
 8000fc2:	1d3b      	adds	r3, r7, #4
 8000fc4:	e883 0006 	stmia.w	r3, {r1, r2}
	encoder->interface = interface;
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	461a      	mov	r2, r3
 8000fcc:	1d3b      	adds	r3, r7, #4
 8000fce:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000fd2:	e882 0003 	stmia.w	r2, {r0, r1}

	encoder->countPerRev = ENCODER_DEFAULT_COUNT_PER_REV;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000fdc:	611a      	str	r2, [r3, #16]
	encoder->totalCount = GetEncoderSensorCount();
 8000fde:	f001 fba1 	bl	8002724 <GetEncoderSensorCount>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	609a      	str	r2, [r3, #8]
	encoder->prevHardCount = encoder->totalCount;
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	689a      	ldr	r2, [r3, #8]
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	60da      	str	r2, [r3, #12]
	encoder->speed = 0;
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	f04f 0200 	mov.w	r2, #0
 8000ff6:	615a      	str	r2, [r3, #20]
}
 8000ff8:	bf00      	nop
 8000ffa:	3710      	adds	r7, #16
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <EncoderGetCount>:

int EncoderGetCount(Encoder_t *encoder) {
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
	return encoder->totalCount;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	689b      	ldr	r3, [r3, #8]
}
 800100c:	4618      	mov	r0, r3
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr

08001018 <EncoderSetCount>:

void EncoderSetCount(Encoder_t *encoder, int count) {
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	6039      	str	r1, [r7, #0]
	encoder->totalCount = count;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	683a      	ldr	r2, [r7, #0]
 8001026:	609a      	str	r2, [r3, #8]
}
 8001028:	bf00      	nop
 800102a:	370c      	adds	r7, #12
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr

08001034 <EncoderUpdate>:

int EncoderGetCountPerRev(Encoder_t *encoder) {
	return encoder->countPerRev;
}

void EncoderUpdate(Encoder_t *encoder, float deltaTimeMs) {
 8001034:	b580      	push	{r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	ed87 0a00 	vstr	s0, [r7]

	int deltaCount;
	int currentHardCount =
			encoder->interface.GetEncoderSensorCount(&encoder->interface);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	687a      	ldr	r2, [r7, #4]
 8001046:	4610      	mov	r0, r2
 8001048:	4798      	blx	r3
 800104a:	6138      	str	r0, [r7, #16]
	int countPerRevHalf = encoder->countPerRev/2;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	691b      	ldr	r3, [r3, #16]
 8001050:	0fda      	lsrs	r2, r3, #31
 8001052:	4413      	add	r3, r2
 8001054:	105b      	asrs	r3, r3, #1
 8001056:	60fb      	str	r3, [r7, #12]

	// Calculate deltaCount based on current and previous counts
	if(currentHardCount + countPerRevHalf < encoder->prevHardCount) {
 8001058:	693a      	ldr	r2, [r7, #16]
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	441a      	add	r2, r3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	68db      	ldr	r3, [r3, #12]
 8001062:	429a      	cmp	r2, r3
 8001064:	da08      	bge.n	8001078 <EncoderUpdate+0x44>
		// Handle overflow
		deltaCount = (encoder->countPerRev - encoder->prevHardCount) +
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	691a      	ldr	r2, [r3, #16]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	68db      	ldr	r3, [r3, #12]
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	693a      	ldr	r2, [r7, #16]
 8001072:	4413      	add	r3, r2
 8001074:	617b      	str	r3, [r7, #20]
 8001076:	e015      	b.n	80010a4 <EncoderUpdate+0x70>
				currentHardCount;
	}
	else if(currentHardCount > encoder->prevHardCount + countPerRevHalf) {
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	68da      	ldr	r2, [r3, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	4413      	add	r3, r2
 8001080:	693a      	ldr	r2, [r7, #16]
 8001082:	429a      	cmp	r2, r3
 8001084:	dd09      	ble.n	800109a <EncoderUpdate+0x66>
		// Handle underflow
		deltaCount = -((encoder->countPerRev - currentHardCount) +
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	691a      	ldr	r2, [r3, #16]
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	1ad2      	subs	r2, r2, r3
				encoder->prevHardCount);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	68db      	ldr	r3, [r3, #12]
		deltaCount = -((encoder->countPerRev - currentHardCount) +
 8001092:	4413      	add	r3, r2
 8001094:	425b      	negs	r3, r3
 8001096:	617b      	str	r3, [r7, #20]
 8001098:	e004      	b.n	80010a4 <EncoderUpdate+0x70>
	}
	else {
		// default, simply add to total count
		deltaCount = currentHardCount - encoder->prevHardCount;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	68db      	ldr	r3, [r3, #12]
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	617b      	str	r3, [r7, #20]
	}

	// Calculate and update speed
	encoder->speed = deltaCount / deltaTimeMs;
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	ee07 3a90 	vmov	s15, r3
 80010aa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80010ae:	ed97 7a00 	vldr	s14, [r7]
 80010b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	edc3 7a05 	vstr	s15, [r3, #20]

	// Update totalCount
	encoder->totalCount += deltaCount;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	689a      	ldr	r2, [r3, #8]
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	441a      	add	r2, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	609a      	str	r2, [r3, #8]

	// Update previous hardware count
	encoder->prevHardCount = currentHardCount;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	693a      	ldr	r2, [r7, #16]
 80010cc:	60da      	str	r2, [r3, #12]
}
 80010ce:	bf00      	nop
 80010d0:	3718      	adds	r7, #24
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
	...

080010d8 <FFBInit>:

#include "utilities/utilities.h"
#include "force_feedback_controller.h"
#include "delay.h"

void FFBInit(FFBController_t *ffb, Motor_t *motor, Encoder_t *encoder) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b088      	sub	sp, #32
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
	ffb->state = FFB_STOPPED;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	2200      	movs	r2, #0
 80010e8:	731a      	strb	r2, [r3, #12]
	ffb->homingState = FFB_UNHOMED;
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	2200      	movs	r2, #0
 80010ee:	735a      	strb	r2, [r3, #13]

	ffb->motor = motor;
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	68ba      	ldr	r2, [r7, #8]
 80010f4:	601a      	str	r2, [r3, #0]
	ffb->encoder = encoder;
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	687a      	ldr	r2, [r7, #4]
 80010fa:	609a      	str	r2, [r3, #8]

	ffb->constantGain = 0;
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	f04f 0200 	mov.w	r2, #0
 8001102:	615a      	str	r2, [r3, #20]
	ffb->periodicGain = 0;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	f04f 0200 	mov.w	r2, #0
 800110a:	619a      	str	r2, [r3, #24]
	ffb->springGain = 10;
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	4a20      	ldr	r2, [pc, #128]	@ (8001190 <FFBInit+0xb8>)
 8001110:	61da      	str	r2, [r3, #28]
	ffb->damperGain = 2;
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001118:	621a      	str	r2, [r3, #32]

	ffb->gain = 1;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001120:	611a      	str	r2, [r3, #16]
	ffb->motorKtConstant = 0.0265;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	4a1b      	ldr	r2, [pc, #108]	@ (8001194 <FFBInit+0xbc>)
 8001126:	605a      	str	r2, [r3, #4]
	ffb->lockAngle = 90;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	4a1b      	ldr	r2, [pc, #108]	@ (8001198 <FFBInit+0xc0>)
 800112c:	625a      	str	r2, [r3, #36]	@ 0x24

	// Initialize all forces to 0
	FFBSetConstantStrength(ffb, 0);
 800112e:	ed9f 0a1b 	vldr	s0, [pc, #108]	@ 800119c <FFBInit+0xc4>
 8001132:	68f8      	ldr	r0, [r7, #12]
 8001134:	f000 f834 	bl	80011a0 <FFBSetConstantStrength>
	FFBPeriodicInit(&ffb->param.periodic, 0, 0, 0);
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	332c      	adds	r3, #44	@ 0x2c
 800113c:	ed9f 1a17 	vldr	s2, [pc, #92]	@ 800119c <FFBInit+0xc4>
 8001140:	eddf 0a16 	vldr	s1, [pc, #88]	@ 800119c <FFBInit+0xc4>
 8001144:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 800119c <FFBInit+0xc4>
 8001148:	4618      	mov	r0, r3
 800114a:	f000 fa99 	bl	8001680 <FFBPeriodicInit>
	FFBSpringParam_t spring = {
 800114e:	f04f 0300 	mov.w	r3, #0
 8001152:	617b      	str	r3, [r7, #20]
 8001154:	f04f 0300 	mov.w	r3, #0
 8001158:	61bb      	str	r3, [r7, #24]
 800115a:	f04f 0300 	mov.w	r3, #0
 800115e:	61fb      	str	r3, [r7, #28]
			.offset = 0,
			.strength = 0,
			.minimumSpringForce = 0
	};
	FFBSetSpringParams(ffb, spring);
 8001160:	edd7 6a05 	vldr	s13, [r7, #20]
 8001164:	ed97 7a06 	vldr	s14, [r7, #24]
 8001168:	edd7 7a07 	vldr	s15, [r7, #28]
 800116c:	eeb0 0a66 	vmov.f32	s0, s13
 8001170:	eef0 0a47 	vmov.f32	s1, s14
 8001174:	eeb0 1a67 	vmov.f32	s2, s15
 8001178:	68f8      	ldr	r0, [r7, #12]
 800117a:	f000 f820 	bl	80011be <FFBSetSpringParams>
	FFBSetDamper(ffb, 0);
 800117e:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 800119c <FFBInit+0xc4>
 8001182:	68f8      	ldr	r0, [r7, #12]
 8001184:	f000 f837 	bl	80011f6 <FFBSetDamper>
}
 8001188:	bf00      	nop
 800118a:	3720      	adds	r7, #32
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	41200000 	.word	0x41200000
 8001194:	3cd91687 	.word	0x3cd91687
 8001198:	42b40000 	.word	0x42b40000
 800119c:	00000000 	.word	0x00000000

080011a0 <FFBSetConstantStrength>:

void FFBSetConstantStrength(FFBController_t *ffb, float constantStrength) {
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	ed87 0a00 	vstr	s0, [r7]
	ffb->param.constantStrength = constantStrength;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	683a      	ldr	r2, [r7, #0]
 80011b0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80011b2:	bf00      	nop
 80011b4:	370c      	adds	r7, #12
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr

080011be <FFBSetSpringParams>:

void FFBSetPeriodicParams(FFBController_t *ffb, FFBPeriodicParam_t periodic) {
	ffb->param.periodic = periodic;
}

void FFBSetSpringParams(FFBController_t *ffb, FFBSpringParam_t spring) {
 80011be:	b480      	push	{r7}
 80011c0:	b085      	sub	sp, #20
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	60f8      	str	r0, [r7, #12]
 80011c6:	eef0 6a40 	vmov.f32	s13, s0
 80011ca:	eeb0 7a60 	vmov.f32	s14, s1
 80011ce:	eef0 7a41 	vmov.f32	s15, s2
 80011d2:	edc7 6a00 	vstr	s13, [r7]
 80011d6:	ed87 7a01 	vstr	s14, [r7, #4]
 80011da:	edc7 7a02 	vstr	s15, [r7, #8]
	ffb->param.spring = spring;
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	333c      	adds	r3, #60	@ 0x3c
 80011e2:	463a      	mov	r2, r7
 80011e4:	ca07      	ldmia	r2, {r0, r1, r2}
 80011e6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
}
 80011ea:	bf00      	nop
 80011ec:	3714      	adds	r7, #20
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr

080011f6 <FFBSetDamper>:

void FFBSetDamper(FFBController_t *ffb, float damperStrength) {
 80011f6:	b480      	push	{r7}
 80011f8:	b083      	sub	sp, #12
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
 80011fe:	ed87 0a00 	vstr	s0, [r7]
	ffb->param.damperStrength = damperStrength;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	683a      	ldr	r2, [r7, #0]
 8001206:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8001208:	bf00      	nop
 800120a:	370c      	adds	r7, #12
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr

08001214 <FFBCalcForces>:

float FFBCalcForces(FFBController_t *ffb, float measuredPosition,
		int deltaTime) {
 8001214:	b580      	push	{r7, lr}
 8001216:	b088      	sub	sp, #32
 8001218:	af00      	add	r7, sp, #0
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001220:	6079      	str	r1, [r7, #4]
	float constantForce = FFBCalcConstantForce(ffb->constantGain,
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	edd3 7a05 	vldr	s15, [r3, #20]
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800122e:	eef0 0a47 	vmov.f32	s1, s14
 8001232:	eeb0 0a67 	vmov.f32	s0, s15
 8001236:	f000 f989 	bl	800154c <FFBCalcConstantForce>
 800123a:	ed87 0a07 	vstr	s0, [r7, #28]
			ffb->param.constantStrength);

	float periodicForce = FFBCalcPeriodicForce(ffb->periodicGain,
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	edd3 7a06 	vldr	s15, [r3, #24]
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	332c      	adds	r3, #44	@ 0x2c
 8001248:	687a      	ldr	r2, [r7, #4]
 800124a:	ee07 2a10 	vmov	s14, r2
 800124e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001252:	eef0 0a47 	vmov.f32	s1, s14
 8001256:	4618      	mov	r0, r3
 8001258:	eeb0 0a67 	vmov.f32	s0, s15
 800125c:	f000 f98a 	bl	8001574 <FFBCalcPeriodicForce>
 8001260:	ed87 0a06 	vstr	s0, [r7, #24]
			&ffb->param.periodic, deltaTime);

	float springForce = FFBCalcSpringForce(ffb->springGain, measuredPosition,
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	edd3 7a07 	vldr	s15, [r3, #28]
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	333c      	adds	r3, #60	@ 0x3c
 800126e:	4618      	mov	r0, r3
 8001270:	edd7 0a02 	vldr	s1, [r7, #8]
 8001274:	eeb0 0a67 	vmov.f32	s0, s15
 8001278:	f000 f998 	bl	80015ac <FFBCalcSpringForce>
 800127c:	ed87 0a05 	vstr	s0, [r7, #20]
			&ffb->param.spring);

	float damperForce = FFBCalcDamperForce(ffb->damperGain,
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	edd3 7a08 	vldr	s15, [r3, #32]
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 800128c:	eef0 0a47 	vmov.f32	s1, s14
 8001290:	eeb0 0a67 	vmov.f32	s0, s15
 8001294:	f000 f9d9 	bl	800164a <FFBCalcDamperForce>
 8001298:	ed87 0a04 	vstr	s0, [r7, #16]
			ffb->param.damperStrength);

	return ffb->gain *
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	ed93 7a04 	vldr	s14, [r3, #16]
			(constantForce + periodicForce + springForce + damperForce);
 80012a2:	edd7 6a07 	vldr	s13, [r7, #28]
 80012a6:	edd7 7a06 	vldr	s15, [r7, #24]
 80012aa:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80012ae:	edd7 7a05 	vldr	s15, [r7, #20]
 80012b2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80012b6:	edd7 7a04 	vldr	s15, [r7, #16]
 80012ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
	return ffb->gain *
 80012be:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 80012c2:	eeb0 0a67 	vmov.f32	s0, s15
 80012c6:	3720      	adds	r7, #32
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}

080012cc <FFBUpdate>:

void FFBUpdate(FFBController_t *ffb, int deltaTimeUs) {
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
	switch(ffb->state){
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	7b1b      	ldrb	r3, [r3, #12]
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d03d      	beq.n	800135a <FFBUpdate+0x8e>
 80012de:	2b02      	cmp	r3, #2
 80012e0:	dc34      	bgt.n	800134c <FFBUpdate+0x80>
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d002      	beq.n	80012ec <FFBUpdate+0x20>
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d007      	beq.n	80012fa <FFBUpdate+0x2e>
 80012ea:	e02f      	b.n	800134c <FFBUpdate+0x80>
	case FFB_STOPPED:
		MotorSetPower(ffb->motor, 0);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2100      	movs	r1, #0
 80012f2:	4618      	mov	r0, r3
 80012f4:	f000 fa2f 	bl	8001756 <MotorSetPower>
		break;
 80012f8:	e030      	b.n	800135c <FFBUpdate+0x90>
	case FFB_RUNNING:
		int motorPower = FFBCalcForces(ffb, EncoderGetCount(ffb->encoder),
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff fe7e 	bl	8001000 <EncoderGetCount>
 8001304:	ee07 0a90 	vmov	s15, r0
 8001308:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800130c:	6839      	ldr	r1, [r7, #0]
 800130e:	eeb0 0a67 	vmov.f32	s0, s15
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f7ff ff7e 	bl	8001214 <FFBCalcForces>
 8001318:	eef0 7a40 	vmov.f32	s15, s0
 800131c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001320:	ee17 3a90 	vmov	r3, s15
 8001324:	60fb      	str	r3, [r7, #12]
				deltaTimeUs);
		//TODO: Remove: Scale down motor power and limit for testing and safety
		motorPower /= 2;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	0fda      	lsrs	r2, r3, #31
 800132a:	4413      	add	r3, r2
 800132c:	105b      	asrs	r3, r3, #1
 800132e:	60fb      	str	r3, [r7, #12]
		motorPower = Constrain(motorPower, -MOTOR_POWER_MAX/2,
 8001330:	f640 125f 	movw	r2, #2399	@ 0x95f
 8001334:	490b      	ldr	r1, [pc, #44]	@ (8001364 <FFBUpdate+0x98>)
 8001336:	68f8      	ldr	r0, [r7, #12]
 8001338:	f000 fa33 	bl	80017a2 <Constrain>
 800133c:	60f8      	str	r0, [r7, #12]
				MOTOR_POWER_MAX/2);

		MotorSetPower(ffb->motor, motorPower);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	68f9      	ldr	r1, [r7, #12]
 8001344:	4618      	mov	r0, r3
 8001346:	f000 fa06 	bl	8001756 <MotorSetPower>
		break;
 800134a:	e007      	b.n	800135c <FFBUpdate+0x90>
	case FFB_IDLE:
		break;
	default:
		// Should not reach here
		MotorSetPower(ffb->motor, 0);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2100      	movs	r1, #0
 8001352:	4618      	mov	r0, r3
 8001354:	f000 f9ff 	bl	8001756 <MotorSetPower>
		break;
 8001358:	e000      	b.n	800135c <FFBUpdate+0x90>
		break;
 800135a:	bf00      	nop
	}
}
 800135c:	bf00      	nop
 800135e:	3710      	adds	r7, #16
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	fffff6a1 	.word	0xfffff6a1

08001368 <FFBStop>:

void FFBStop(FFBController_t *ffb) {
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
	ffb->state = FFB_STOPPED;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2200      	movs	r2, #0
 8001374:	731a      	strb	r2, [r3, #12]
	MotorSetPower(ffb->motor, 0);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	2100      	movs	r1, #0
 800137c:	4618      	mov	r0, r3
 800137e:	f000 f9ea 	bl	8001756 <MotorSetPower>
}
 8001382:	bf00      	nop
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}

0800138a <FFBStart>:

void FFBStart(FFBController_t *ffb) {
 800138a:	b480      	push	{r7}
 800138c:	b083      	sub	sp, #12
 800138e:	af00      	add	r7, sp, #0
 8001390:	6078      	str	r0, [r7, #4]
	ffb->state = FFB_RUNNING;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2201      	movs	r2, #1
 8001396:	731a      	strb	r2, [r3, #12]
}
 8001398:	bf00      	nop
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr

080013a4 <FFBGetState>:

FFBControllerState_e FFBGetState(FFBController_t *ffb) {
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
	return ffb->state;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	7b1b      	ldrb	r3, [r3, #12]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <FFBHome>:

void FFBHome(FFBController_t *ffb) {
 80013bc:	b580      	push	{r7, lr}
 80013be:	b08c      	sub	sp, #48	@ 0x30
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
	ffb->state = FFB_IDLE;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2202      	movs	r2, #2
 80013c8:	731a      	strb	r2, [r3, #12]
	/* Find home start */
	// Record motor position
	int previousPosition = EncoderGetCount(ffb->encoder);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff fe16 	bl	8001000 <EncoderGetCount>
 80013d4:	62f8      	str	r0, [r7, #44]	@ 0x2c
	// Reverse motor slowly
	MotorSetPower(ffb->motor, -FFB_CONTROL_HOME_POWER);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	495a      	ldr	r1, [pc, #360]	@ (8001544 <FFBHome+0x188>)
 80013dc:	4618      	mov	r0, r3
 80013de:	f000 f9ba 	bl	8001756 <MotorSetPower>
	// Wait for motor to move
	delayMs(300);
 80013e2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80013e6:	f000 fbcd 	bl	8001b84 <delayMs>
	// Wait until motor stops moving (hit end)
	int steadyCount = 0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		int currentPosition = EncoderGetCount(ffb->encoder);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff fe04 	bl	8001000 <EncoderGetCount>
 80013f8:	6278      	str	r0, [r7, #36]	@ 0x24
		if(Abs(currentPosition-previousPosition) < 10) {
 80013fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80013fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	4618      	mov	r0, r3
 8001402:	f000 fa10 	bl	8001826 <Abs>
 8001406:	4603      	mov	r3, r0
 8001408:	2b09      	cmp	r3, #9
 800140a:	dc03      	bgt.n	8001414 <FFBHome+0x58>
			steadyCount++;
 800140c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800140e:	3301      	adds	r3, #1
 8001410:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001412:	e001      	b.n	8001418 <FFBHome+0x5c>
		}
		else {
			steadyCount = 0;
 8001414:	2300      	movs	r3, #0
 8001416:	62bb      	str	r3, [r7, #40]	@ 0x28
		}
		previousPosition = currentPosition;
 8001418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800141a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		delayMs(10);
 800141c:	200a      	movs	r0, #10
 800141e:	f000 fbb1 	bl	8001b84 <delayMs>
	} while(steadyCount < 25);
 8001422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001424:	2b18      	cmp	r3, #24
 8001426:	dde2      	ble.n	80013ee <FFBHome+0x32>
	// Record start position
	int startPosition = EncoderGetCount(ffb->encoder);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff fde7 	bl	8001000 <EncoderGetCount>
 8001432:	6238      	str	r0, [r7, #32]
	// Stop motor
	MotorSetPower(ffb->motor, 0);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2100      	movs	r1, #0
 800143a:	4618      	mov	r0, r3
 800143c:	f000 f98b 	bl	8001756 <MotorSetPower>
	delayMs(1000);
 8001440:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001444:	f000 fb9e 	bl	8001b84 <delayMs>


	/* Find home end */
	// Record motor position
	previousPosition = EncoderGetCount(ffb->encoder);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff fdd7 	bl	8001000 <EncoderGetCount>
 8001452:	62f8      	str	r0, [r7, #44]	@ 0x2c
	// move motor forward slowly
	MotorSetPower(ffb->motor, FFB_CONTROL_HOME_POWER);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f240 41af 	movw	r1, #1199	@ 0x4af
 800145c:	4618      	mov	r0, r3
 800145e:	f000 f97a 	bl	8001756 <MotorSetPower>
	// Wait for motor to move
	delayMs(300);
 8001462:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001466:	f000 fb8d 	bl	8001b84 <delayMs>
	// Wait until motor stops moving (hit end)
	steadyCount = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		int currentPosition = EncoderGetCount(ffb->encoder);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff fdc4 	bl	8001000 <EncoderGetCount>
 8001478:	61f8      	str	r0, [r7, #28]
		if(Abs(currentPosition-previousPosition) < 10) {
 800147a:	69fa      	ldr	r2, [r7, #28]
 800147c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	4618      	mov	r0, r3
 8001482:	f000 f9d0 	bl	8001826 <Abs>
 8001486:	4603      	mov	r3, r0
 8001488:	2b09      	cmp	r3, #9
 800148a:	dc03      	bgt.n	8001494 <FFBHome+0xd8>
			steadyCount++;
 800148c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800148e:	3301      	adds	r3, #1
 8001490:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001492:	e001      	b.n	8001498 <FFBHome+0xdc>
		}
		else {
			steadyCount = 0;
 8001494:	2300      	movs	r3, #0
 8001496:	62bb      	str	r3, [r7, #40]	@ 0x28
		}
		previousPosition = currentPosition;
 8001498:	69fb      	ldr	r3, [r7, #28]
 800149a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		delayMs(10);
 800149c:	200a      	movs	r0, #10
 800149e:	f000 fb71 	bl	8001b84 <delayMs>
	} while(steadyCount < 25);
 80014a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014a4:	2b18      	cmp	r3, #24
 80014a6:	dde2      	ble.n	800146e <FFBHome+0xb2>
	// Record end position
	int endPosition = EncoderGetCount(ffb->encoder);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff fda7 	bl	8001000 <EncoderGetCount>
 80014b2:	61b8      	str	r0, [r7, #24]
	// Stop motor
	MotorSetPower(ffb->motor, 0);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2100      	movs	r1, #0
 80014ba:	4618      	mov	r0, r3
 80014bc:	f000 f94b 	bl	8001756 <MotorSetPower>
	delayMs(1000);
 80014c0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014c4:	f000 fb5e 	bl	8001b84 <delayMs>

	/* Calibrate center */
	int center = (endPosition - startPosition)/2;
 80014c8:	69ba      	ldr	r2, [r7, #24]
 80014ca:	6a3b      	ldr	r3, [r7, #32]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	0fda      	lsrs	r2, r3, #31
 80014d0:	4413      	add	r3, r2
 80014d2:	105b      	asrs	r3, r3, #1
 80014d4:	617b      	str	r3, [r7, #20]
	EncoderSetCount(ffb->encoder, -center);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	689a      	ldr	r2, [r3, #8]
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	425b      	negs	r3, r3
 80014de:	4619      	mov	r1, r3
 80014e0:	4610      	mov	r0, r2
 80014e2:	f7ff fd99 	bl	8001018 <EncoderSetCount>

	/* Go to center */
	FFBSpringParam_t centerForce = {
 80014e6:	4b18      	ldr	r3, [pc, #96]	@ (8001548 <FFBHome+0x18c>)
 80014e8:	60bb      	str	r3, [r7, #8]
 80014ea:	f04f 0300 	mov.w	r3, #0
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	f04f 0300 	mov.w	r3, #0
 80014f4:	613b      	str	r3, [r7, #16]
			.minimumSpringForce = 0,
			.offset = 0,
			.strength = 0.2,
	};
	FFBSetSpringParams(ffb, centerForce);
 80014f6:	edd7 6a02 	vldr	s13, [r7, #8]
 80014fa:	ed97 7a03 	vldr	s14, [r7, #12]
 80014fe:	edd7 7a04 	vldr	s15, [r7, #16]
 8001502:	eeb0 0a66 	vmov.f32	s0, s13
 8001506:	eef0 0a47 	vmov.f32	s1, s14
 800150a:	eeb0 1a67 	vmov.f32	s2, s15
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f7ff fe55 	bl	80011be <FFBSetSpringParams>

	// Start
	FFBStart(ffb);
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f7ff ff38 	bl	800138a <FFBStart>

	// Wait for center to be reached
	while(Abs(EncoderGetCount(ffb->encoder) - center) > 50) {
 800151a:	bf00      	nop
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff fd6d 	bl	8001000 <EncoderGetCount>
 8001526:	4602      	mov	r2, r0
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	4618      	mov	r0, r3
 800152e:	f000 f97a 	bl	8001826 <Abs>
 8001532:	4603      	mov	r3, r0
 8001534:	2b32      	cmp	r3, #50	@ 0x32
 8001536:	dcf1      	bgt.n	800151c <FFBHome+0x160>
//			.minimumSpringForce = 0,
//			.offset = 0,
//			.strength = 0.35,
//	};
//	FFBSetSpringParams(ffb, newCenterForce);
}
 8001538:	bf00      	nop
 800153a:	bf00      	nop
 800153c:	3730      	adds	r7, #48	@ 0x30
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	fffffb51 	.word	0xfffffb51
 8001548:	3e4ccccd 	.word	0x3e4ccccd

0800154c <FFBCalcConstantForce>:

float FFBCalcMotorTorque(FFBController_t *ffb, float motorCurrent) {
	return ffb->motorKtConstant * motorCurrent;
}

float FFBCalcConstantForce(float gain, float amount) {
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	ed87 0a01 	vstr	s0, [r7, #4]
 8001556:	edc7 0a00 	vstr	s1, [r7]
	return gain * amount;
 800155a:	ed97 7a01 	vldr	s14, [r7, #4]
 800155e:	edd7 7a00 	vldr	s15, [r7]
 8001562:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8001566:	eeb0 0a67 	vmov.f32	s0, s15
 800156a:	370c      	adds	r7, #12
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <FFBCalcPeriodicForce>:

float FFBCalcPeriodicForce(float gain, FFBPeriodicParam_t *periodic,
		float deltaTime) {
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	ed87 0a03 	vstr	s0, [r7, #12]
 800157e:	60b8      	str	r0, [r7, #8]
 8001580:	edc7 0a01 	vstr	s1, [r7, #4]
	return gain *
			FFBPeriodicCalc(periodic, deltaTime);
 8001584:	edd7 7a01 	vldr	s15, [r7, #4]
 8001588:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800158c:	ee17 1a90 	vmov	r1, s15
 8001590:	68b8      	ldr	r0, [r7, #8]
 8001592:	f000 f891 	bl	80016b8 <FFBPeriodicCalc>
 8001596:	eeb0 7a40 	vmov.f32	s14, s0
	return gain *
 800159a:	edd7 7a03 	vldr	s15, [r7, #12]
 800159e:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 80015a2:	eeb0 0a67 	vmov.f32	s0, s15
 80015a6:	3710      	adds	r7, #16
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}

080015ac <FFBCalcSpringForce>:

float FFBCalcSpringForce(float gain, float measuredAngle,
		FFBSpringParam_t *springParam) {
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	ed87 0a03 	vstr	s0, [r7, #12]
 80015b6:	edc7 0a02 	vstr	s1, [r7, #8]
 80015ba:	6078      	str	r0, [r7, #4]

	float constrainedStrength = ConstrainFloat(
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	edd3 7a00 	vldr	s15, [r3]
 80015c2:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 80015c6:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 80015ca:	eeb0 0a67 	vmov.f32	s0, s15
 80015ce:	f000 f901 	bl	80017d4 <ConstrainFloat>
 80015d2:	ed87 0a04 	vstr	s0, [r7, #16]
			springParam->strength, -1.0f, 1.0f);

	float force = gain * (springParam->offset - measuredAngle) *
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	ed93 7a01 	vldr	s14, [r3, #4]
 80015dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80015e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015e4:	edd7 7a03 	vldr	s15, [r7, #12]
 80015e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ec:	ed97 7a04 	vldr	s14, [r7, #16]
 80015f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015f4:	edc7 7a05 	vstr	s15, [r7, #20]
			constrainedStrength;

	//add/subtract minimum spring force based on force direction
	if(force < 0) {
 80015f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80015fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001604:	d509      	bpl.n	800161a <FFBCalcSpringForce+0x6e>
		force -= springParam->minimumSpringForce;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	edd3 7a02 	vldr	s15, [r3, #8]
 800160c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001610:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001614:	edc7 7a05 	vstr	s15, [r7, #20]
 8001618:	e00f      	b.n	800163a <FFBCalcSpringForce+0x8e>
	}
	else if (force > 0) {
 800161a:	edd7 7a05 	vldr	s15, [r7, #20]
 800161e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001626:	dd08      	ble.n	800163a <FFBCalcSpringForce+0x8e>
		force += springParam->minimumSpringForce;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	edd3 7a02 	vldr	s15, [r3, #8]
 800162e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001632:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001636:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	return force;
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	ee07 3a90 	vmov	s15, r3
}
 8001640:	eeb0 0a67 	vmov.f32	s0, s15
 8001644:	3718      	adds	r7, #24
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}

0800164a <FFBCalcDamperForce>:

float FFBCalcDamperForce(float gain, float magnitude) {
 800164a:	b480      	push	{r7}
 800164c:	b085      	sub	sp, #20
 800164e:	af00      	add	r7, sp, #0
 8001650:	ed87 0a01 	vstr	s0, [r7, #4]
 8001654:	edc7 0a00 	vstr	s1, [r7]
	float force = gain * -magnitude;
 8001658:	edd7 7a00 	vldr	s15, [r7]
 800165c:	eef1 7a67 	vneg.f32	s15, s15
 8001660:	ed97 7a01 	vldr	s14, [r7, #4]
 8001664:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001668:	edc7 7a03 	vstr	s15, [r7, #12]
	return force;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	ee07 3a90 	vmov	s15, r3
}
 8001672:	eeb0 0a67 	vmov.f32	s0, s15
 8001676:	3714      	adds	r7, #20
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <FFBPeriodicInit>:
#include <math.h>

#define PI 3.141592653589793f

void FFBPeriodicInit(FFBPeriodicParam_t *peri, float amplitude, float frequency,
		float offset) {
 8001680:	b480      	push	{r7}
 8001682:	b085      	sub	sp, #20
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	ed87 0a02 	vstr	s0, [r7, #8]
 800168c:	edc7 0a01 	vstr	s1, [r7, #4]
 8001690:	ed87 1a00 	vstr	s2, [r7]
	// Initialize FFB periodic parameters
	peri->amplitude = amplitude;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	68ba      	ldr	r2, [r7, #8]
 8001698:	601a      	str	r2, [r3, #0]
	peri->frequency = frequency;
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	687a      	ldr	r2, [r7, #4]
 800169e:	605a      	str	r2, [r3, #4]
	peri->offset = offset;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	683a      	ldr	r2, [r7, #0]
 80016a4:	609a      	str	r2, [r3, #8]

	// Reset time to 0
	peri->time = 0;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	2200      	movs	r2, #0
 80016aa:	60da      	str	r2, [r3, #12]
}
 80016ac:	bf00      	nop
 80016ae:	3714      	adds	r7, #20
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <FFBPeriodicCalc>:

float FFBPeriodicCalc(FFBPeriodicParam_t *peri, int dt) {
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]

	// Update time
	peri->time += dt;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	68da      	ldr	r2, [r3, #12]
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	441a      	add	r2, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	60da      	str	r2, [r3, #12]

	// Calculate force
	float force = sinf(peri->frequency * (2*PI) * (peri->time/1000.0f)) *
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	edd3 7a01 	vldr	s15, [r3, #4]
 80016d4:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001728 <FFBPeriodicCalc+0x70>
 80016d8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	ee07 3a90 	vmov	s15, r3
 80016e4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80016e8:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800172c <FFBPeriodicCalc+0x74>
 80016ec:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80016f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016f4:	eeb0 0a67 	vmov.f32	s0, s15
 80016f8:	f00c fba0 	bl	800de3c <sinf>
 80016fc:	eeb0 7a40 	vmov.f32	s14, s0
			peri->amplitude + peri->offset;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	edd3 7a00 	vldr	s15, [r3]
	float force = sinf(peri->frequency * (2*PI) * (peri->time/1000.0f)) *
 8001706:	ee27 7a27 	vmul.f32	s14, s14, s15
			peri->amplitude + peri->offset;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	edd3 7a02 	vldr	s15, [r3, #8]
	float force = sinf(peri->frequency * (2*PI) * (peri->time/1000.0f)) *
 8001710:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001714:	edc7 7a03 	vstr	s15, [r7, #12]

	return force;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	ee07 3a90 	vmov	s15, r3
}
 800171e:	eeb0 0a67 	vmov.f32	s0, s15
 8001722:	3710      	adds	r7, #16
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40c90fdb 	.word	0x40c90fdb
 800172c:	447a0000 	.word	0x447a0000

08001730 <MotorInit>:

#include "motor.h"
#include "utilities/utilities.h"
#include <stdbool.h>

void MotorInit(Motor_t *motor, MotorInterface_t interface) {
 8001730:	b490      	push	{r4, r7}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	4638      	mov	r0, r7
 800173a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	motor->interface = interface;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	461c      	mov	r4, r3
 8001742:	463b      	mov	r3, r7
 8001744:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001748:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800174c:	bf00      	nop
 800174e:	3710      	adds	r7, #16
 8001750:	46bd      	mov	sp, r7
 8001752:	bc90      	pop	{r4, r7}
 8001754:	4770      	bx	lr

08001756 <MotorSetPower>:

int MotorGetPower(Motor_t *motor) {
	return motor->interface.MotorGetPower(&motor->interface);
}

void MotorSetPower(Motor_t *motor, int power) {
 8001756:	b580      	push	{r7, lr}
 8001758:	b082      	sub	sp, #8
 800175a:	af00      	add	r7, sp, #0
 800175c:	6078      	str	r0, [r7, #4]
 800175e:	6039      	str	r1, [r7, #0]
	motor->interface.MotorSetPower(&motor->interface, power);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	687a      	ldr	r2, [r7, #4]
 8001766:	6839      	ldr	r1, [r7, #0]
 8001768:	4610      	mov	r0, r2
 800176a:	4798      	blx	r3
}
 800176c:	bf00      	nop
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}

08001774 <UsbReportInit>:

#include "usb_report.h"
#include <string.h>


void UsbReportInit(UsbReport_t *report, PacketParser_t *parser) {
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
	report->reportId = 0;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2200      	movs	r2, #0
 8001782:	701a      	strb	r2, [r3, #0]

	// Clear report data
	memset(report->data, 0, USB_REPORT_MAX_SIZE);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	3301      	adds	r3, #1
 8001788:	2240      	movs	r2, #64	@ 0x40
 800178a:	2100      	movs	r1, #0
 800178c:	4618      	mov	r0, r3
 800178e:	f00a fcc7 	bl	800c120 <memset>

	report->currentParseIndex = 0;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2200      	movs	r2, #0
 8001796:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
	//report->endianness = inEndian;
}
 800179a:	bf00      	nop
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <Constrain>:
int32_t Map(int32_t in, int32_t inMin, int32_t inMax, int32_t outMin,
		int32_t outMax) {
	return (((int64_t)(in - inMin)*(outMax - outMin))/(inMax - inMin)) + outMin;
}

int32_t Constrain(int32_t value, int32_t min, int32_t max) {
 80017a2:	b480      	push	{r7}
 80017a4:	b085      	sub	sp, #20
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	60f8      	str	r0, [r7, #12]
 80017aa:	60b9      	str	r1, [r7, #8]
 80017ac:	607a      	str	r2, [r7, #4]
	if(value < min) {
 80017ae:	68fa      	ldr	r2, [r7, #12]
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	da01      	bge.n	80017ba <Constrain+0x18>
		return min;
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	e006      	b.n	80017c8 <Constrain+0x26>
	}
	else if(value > max) {
 80017ba:	68fa      	ldr	r2, [r7, #12]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	429a      	cmp	r2, r3
 80017c0:	dd01      	ble.n	80017c6 <Constrain+0x24>
		return max;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	e000      	b.n	80017c8 <Constrain+0x26>
	}
	else {
		return value;
 80017c6:	68fb      	ldr	r3, [r7, #12]
	}
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3714      	adds	r7, #20
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <ConstrainFloat>:

float ConstrainFloat(float value, float min, float max) {
 80017d4:	b480      	push	{r7}
 80017d6:	b085      	sub	sp, #20
 80017d8:	af00      	add	r7, sp, #0
 80017da:	ed87 0a03 	vstr	s0, [r7, #12]
 80017de:	edc7 0a02 	vstr	s1, [r7, #8]
 80017e2:	ed87 1a01 	vstr	s2, [r7, #4]
	if(value < min) {
 80017e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80017ea:	edd7 7a02 	vldr	s15, [r7, #8]
 80017ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f6:	d501      	bpl.n	80017fc <ConstrainFloat+0x28>
		return min;
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	e00b      	b.n	8001814 <ConstrainFloat+0x40>
	}
	else if(value > max) {
 80017fc:	ed97 7a03 	vldr	s14, [r7, #12]
 8001800:	edd7 7a01 	vldr	s15, [r7, #4]
 8001804:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001808:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800180c:	dd01      	ble.n	8001812 <ConstrainFloat+0x3e>
		return max;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	e000      	b.n	8001814 <ConstrainFloat+0x40>
	}
	else {
		return value;
 8001812:	68fb      	ldr	r3, [r7, #12]
	}
}
 8001814:	ee07 3a90 	vmov	s15, r3
 8001818:	eeb0 0a67 	vmov.f32	s0, s15
 800181c:	3714      	adds	r7, #20
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr

08001826 <Abs>:

int32_t Abs(int32_t x) {
 8001826:	b480      	push	{r7}
 8001828:	b083      	sub	sp, #12
 800182a:	af00      	add	r7, sp, #0
 800182c:	6078      	str	r0, [r7, #4]
	return x > 0 ? x : -x;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2b00      	cmp	r3, #0
 8001832:	bfb8      	it	lt
 8001834:	425b      	neglt	r3, r3
}
 8001836:	4618      	mov	r0, r3
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
	...

08001844 <ButtonStateChangedCallback>:
// Private function prototypes
void ProcessEncoders(int deltaTimeUs);
void CommandLineMode(void);

// Callbacks
void ButtonStateChangedCallback(Button_t *button) {
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
	if(button == &btnAccept) {
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	4a10      	ldr	r2, [pc, #64]	@ (8001890 <ButtonStateChangedCallback+0x4c>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d119      	bne.n	8001888 <ButtonStateChangedCallback+0x44>
		// Add implementation for accept button here
		if(ButtonIsPressed(&btnAccept)) {
 8001854:	480e      	ldr	r0, [pc, #56]	@ (8001890 <ButtonStateChangedCallback+0x4c>)
 8001856:	f7ff fb45 	bl	8000ee4 <ButtonIsPressed>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d013      	beq.n	8001888 <ButtonStateChangedCallback+0x44>
			switch (FFBGetState(&ffbPitch)) {
 8001860:	480c      	ldr	r0, [pc, #48]	@ (8001894 <ButtonStateChangedCallback+0x50>)
 8001862:	f7ff fd9f 	bl	80013a4 <FFBGetState>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d005      	beq.n	8001878 <ButtonStateChangedCallback+0x34>
 800186c:	2b01      	cmp	r3, #1
 800186e:	d107      	bne.n	8001880 <ButtonStateChangedCallback+0x3c>
				case FFB_RUNNING:
					FFBStop(&ffbPitch);
 8001870:	4808      	ldr	r0, [pc, #32]	@ (8001894 <ButtonStateChangedCallback+0x50>)
 8001872:	f7ff fd79 	bl	8001368 <FFBStop>
					break;
 8001876:	e007      	b.n	8001888 <ButtonStateChangedCallback+0x44>
				case FFB_STOPPED:
					FFBStart(&ffbPitch);
 8001878:	4806      	ldr	r0, [pc, #24]	@ (8001894 <ButtonStateChangedCallback+0x50>)
 800187a:	f7ff fd86 	bl	800138a <FFBStart>
					break;
 800187e:	e003      	b.n	8001888 <ButtonStateChangedCallback+0x44>
				default:
					FFBStop(&ffbPitch);
 8001880:	4804      	ldr	r0, [pc, #16]	@ (8001894 <ButtonStateChangedCallback+0x50>)
 8001882:	f7ff fd71 	bl	8001368 <FFBStop>
					break;
 8001886:	bf00      	nop
			}
//			MotorSetPower(&pitchMotor, MotorGetPower(&pitchMotor)+100);
		}
	}
}
 8001888:	bf00      	nop
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	2000037c 	.word	0x2000037c
 8001894:	20000390 	.word	0x20000390

08001898 <ButtonReadState>:

int ButtonReadState(Button_t *button) {
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
	if(button == &btnAccept) {
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	4a09      	ldr	r2, [pc, #36]	@ (80018c8 <ButtonReadState+0x30>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d109      	bne.n	80018bc <ButtonReadState+0x24>
		return GPIOGetState(&gpioAccept) == GPIO_HIGH ? 1 : 0;
 80018a8:	4808      	ldr	r0, [pc, #32]	@ (80018cc <ButtonReadState+0x34>)
 80018aa:	f001 f92b 	bl	8002b04 <GPIOGetState>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	bf0c      	ite	eq
 80018b4:	2301      	moveq	r3, #1
 80018b6:	2300      	movne	r3, #0
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	e000      	b.n	80018be <ButtonReadState+0x26>
	}

	return 0;
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	2000037c 	.word	0x2000037c
 80018cc:	20000424 	.word	0x20000424

080018d0 <ApplicationInit>:

void ApplicationInit(void) {
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0

	appInitialized = false;
 80018d4:	4b1d      	ldr	r3, [pc, #116]	@ (800194c <ApplicationInit+0x7c>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	701a      	strb	r2, [r3, #0]
	appRunning = false;
 80018da:	4b1d      	ldr	r3, [pc, #116]	@ (8001950 <ApplicationInit+0x80>)
 80018dc:	2200      	movs	r2, #0
 80018de:	701a      	strb	r2, [r3, #0]

	UsbReportInit(&usbReport, USB_REPORT_IN_LITTLE_ENDIAN);
 80018e0:	2100      	movs	r1, #0
 80018e2:	481c      	ldr	r0, [pc, #112]	@ (8001954 <ApplicationInit+0x84>)
 80018e4:	f7ff ff46 	bl	8001774 <UsbReportInit>

	ButtonInit(&btnAccept, &ButtonReadState);
 80018e8:	491b      	ldr	r1, [pc, #108]	@ (8001958 <ApplicationInit+0x88>)
 80018ea:	481c      	ldr	r0, [pc, #112]	@ (800195c <ApplicationInit+0x8c>)
 80018ec:	f7ff fadc 	bl	8000ea8 <ButtonInit>

	FFBInit(&ffbPitch, &pitchMotor, &pitchEncoder);
 80018f0:	4a1b      	ldr	r2, [pc, #108]	@ (8001960 <ApplicationInit+0x90>)
 80018f2:	491c      	ldr	r1, [pc, #112]	@ (8001964 <ApplicationInit+0x94>)
 80018f4:	481c      	ldr	r0, [pc, #112]	@ (8001968 <ApplicationInit+0x98>)
 80018f6:	f7ff fbef 	bl	80010d8 <FFBInit>
	//FFBInit(&ffbRoll, &rollMotor, &rollEncoder);

	appInitialized = true;
 80018fa:	4b14      	ldr	r3, [pc, #80]	@ (800194c <ApplicationInit+0x7c>)
 80018fc:	2201      	movs	r2, #1
 80018fe:	701a      	strb	r2, [r3, #0]
	printf("Ready!\r\n");
 8001900:	481a      	ldr	r0, [pc, #104]	@ (800196c <ApplicationInit+0x9c>)
 8001902:	f00a fb2d 	bl	800bf60 <puts>

	// Wait for button press then release before proceeding
	while(ButtonIsPressed(&btnAccept)) {
 8001906:	bf00      	nop
 8001908:	4814      	ldr	r0, [pc, #80]	@ (800195c <ApplicationInit+0x8c>)
 800190a:	f7ff faeb 	bl	8000ee4 <ButtonIsPressed>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d1f9      	bne.n	8001908 <ApplicationInit+0x38>
	}
	while(!ButtonIsPressed(&btnAccept)) {
 8001914:	bf00      	nop
 8001916:	4811      	ldr	r0, [pc, #68]	@ (800195c <ApplicationInit+0x8c>)
 8001918:	f7ff fae4 	bl	8000ee4 <ButtonIsPressed>
 800191c:	4603      	mov	r3, r0
 800191e:	f083 0301 	eor.w	r3, r3, #1
 8001922:	b2db      	uxtb	r3, r3
 8001924:	2b00      	cmp	r3, #0
 8001926:	d1f6      	bne.n	8001916 <ApplicationInit+0x46>
	}
	while(ButtonIsPressed(&btnAccept)) {
 8001928:	bf00      	nop
 800192a:	480c      	ldr	r0, [pc, #48]	@ (800195c <ApplicationInit+0x8c>)
 800192c:	f7ff fada 	bl	8000ee4 <ButtonIsPressed>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d1f9      	bne.n	800192a <ApplicationInit+0x5a>
	}

	// Register callback for future presses
	ButtonSetStateChangedCallback(&btnAccept, &ButtonStateChangedCallback);
 8001936:	490e      	ldr	r1, [pc, #56]	@ (8001970 <ApplicationInit+0xa0>)
 8001938:	4808      	ldr	r0, [pc, #32]	@ (800195c <ApplicationInit+0x8c>)
 800193a:	f7ff fb30 	bl	8000f9e <ButtonSetStateChangedCallback>

	// Indicate application is running
	GPIOSetState(&gpioStatus, GPIO_HIGH);
 800193e:	2100      	movs	r1, #0
 8001940:	480c      	ldr	r0, [pc, #48]	@ (8001974 <ApplicationInit+0xa4>)
 8001942:	f001 f8fb 	bl	8002b3c <GPIOSetState>
}
 8001946:	bf00      	nop
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	2000037a 	.word	0x2000037a
 8001950:	2000037b 	.word	0x2000037b
 8001954:	20000334 	.word	0x20000334
 8001958:	08001899 	.word	0x08001899
 800195c:	2000037c 	.word	0x2000037c
 8001960:	200003dc 	.word	0x200003dc
 8001964:	2000040c 	.word	0x2000040c
 8001968:	20000390 	.word	0x20000390
 800196c:	0800e8c8 	.word	0x0800e8c8
 8001970:	08001845 	.word	0x08001845
 8001974:	2000042c 	.word	0x2000042c

08001978 <ApplicationRun>:

void ApplicationRun(void) {
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
	appRunning = true;
 800197c:	4b03      	ldr	r3, [pc, #12]	@ (800198c <ApplicationRun+0x14>)
 800197e:	2201      	movs	r2, #1
 8001980:	701a      	strb	r2, [r3, #0]

	FFBHome(&ffbPitch);
 8001982:	4803      	ldr	r0, [pc, #12]	@ (8001990 <ApplicationRun+0x18>)
 8001984:	f7ff fd1a 	bl	80013bc <FFBHome>
	while(1) {}
 8001988:	bf00      	nop
 800198a:	e7fd      	b.n	8001988 <ApplicationRun+0x10>
 800198c:	2000037b 	.word	0x2000037b
 8001990:	20000390 	.word	0x20000390

08001994 <ApplicationUpdate>:
		HAL_Delay(5);

	}
}

void ApplicationUpdate(int deltaTimeUs) {
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
	if(!appInitialized) {
 800199c:	4b08      	ldr	r3, [pc, #32]	@ (80019c0 <ApplicationUpdate+0x2c>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	f083 0301 	eor.w	r3, r3, #1
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d106      	bne.n	80019b8 <ApplicationUpdate+0x24>
		return;
	}

	ButtonProcessInt(&btnAccept);
 80019aa:	4806      	ldr	r0, [pc, #24]	@ (80019c4 <ApplicationUpdate+0x30>)
 80019ac:	f7ff faa6 	bl	8000efc <ButtonProcessInt>
	ProcessEncoders(deltaTimeUs);
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f000 f809 	bl	80019c8 <ProcessEncoders>
 80019b6:	e000      	b.n	80019ba <ApplicationUpdate+0x26>
		return;
 80019b8:	bf00      	nop

}
 80019ba:	3708      	adds	r7, #8
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	2000037a 	.word	0x2000037a
 80019c4:	2000037c 	.word	0x2000037c

080019c8 <ProcessEncoders>:

void ProcessEncoders(int deltaTimeUs) {
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
	EncoderUpdate(&pitchEncoder, deltaTimeUs);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	ee07 3a90 	vmov	s15, r3
 80019d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019da:	eeb0 0a67 	vmov.f32	s0, s15
 80019de:	4803      	ldr	r0, [pc, #12]	@ (80019ec <ProcessEncoders+0x24>)
 80019e0:	f7ff fb28 	bl	8001034 <EncoderUpdate>
	//EncoderUpdate(&rollEncoder, deltaTimeUs);
}
 80019e4:	bf00      	nop
 80019e6:	3708      	adds	r7, #8
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	200003dc 	.word	0x200003dc

080019f0 <ApplicationFFBUpdate>:

void ApplicationFFBUpdate(int deltaTimeUs) {
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
	if(!appInitialized || !appRunning) {
 80019f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001a28 <ApplicationFFBUpdate+0x38>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	f083 0301 	eor.w	r3, r3, #1
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d10b      	bne.n	8001a1e <ApplicationFFBUpdate+0x2e>
 8001a06:	4b09      	ldr	r3, [pc, #36]	@ (8001a2c <ApplicationFFBUpdate+0x3c>)
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	f083 0301 	eor.w	r3, r3, #1
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d104      	bne.n	8001a1e <ApplicationFFBUpdate+0x2e>
		return;
	}
	FFBUpdate(&ffbPitch, deltaTimeUs);
 8001a14:	6879      	ldr	r1, [r7, #4]
 8001a16:	4806      	ldr	r0, [pc, #24]	@ (8001a30 <ApplicationFFBUpdate+0x40>)
 8001a18:	f7ff fc58 	bl	80012cc <FFBUpdate>
 8001a1c:	e000      	b.n	8001a20 <ApplicationFFBUpdate+0x30>
		return;
 8001a1e:	bf00      	nop
	//FFBUpdate(&ffbRoll, deltaTimeUs);
}
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	2000037a 	.word	0x2000037a
 8001a2c:	2000037b 	.word	0x2000037b
 8001a30:	20000390 	.word	0x20000390

08001a34 <BspInit>:
void SetupEncoders(void);
void SetupMotors(void);
void SetupButtons(void);
void SetupLEDs(void);

void BspInit(void) {
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
	SetupEncoders();
 8001a38:	f000 f820 	bl	8001a7c <SetupEncoders>
	SetupMotors();
 8001a3c:	f000 f852 	bl	8001ae4 <SetupMotors>
	SetupButtons();
 8001a40:	f000 f884 	bl	8001b4c <SetupButtons>
	SetupLEDs();
 8001a44:	f000 f890 	bl	8001b68 <SetupLEDs>

	// --- Timer setup ----
	// Motor PWM timer
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001a48:	2100      	movs	r1, #0
 8001a4a:	480a      	ldr	r0, [pc, #40]	@ (8001a74 <BspInit+0x40>)
 8001a4c:	f004 fbb0 	bl	80061b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001a50:	2104      	movs	r1, #4
 8001a52:	4808      	ldr	r0, [pc, #32]	@ (8001a74 <BspInit+0x40>)
 8001a54:	f004 fbac 	bl	80061b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001a58:	2108      	movs	r1, #8
 8001a5a:	4806      	ldr	r0, [pc, #24]	@ (8001a74 <BspInit+0x40>)
 8001a5c:	f004 fba8 	bl	80061b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001a60:	210c      	movs	r1, #12
 8001a62:	4804      	ldr	r0, [pc, #16]	@ (8001a74 <BspInit+0x40>)
 8001a64:	f004 fba4 	bl	80061b0 <HAL_TIM_PWM_Start>
	// Update timer
	HAL_TIM_Base_Start_IT(&htim10);
 8001a68:	4803      	ldr	r0, [pc, #12]	@ (8001a78 <BspInit+0x44>)
 8001a6a:	f004 fae5 	bl	8006038 <HAL_TIM_Base_Start_IT>
	// Control loop timer
	//HAL_TIM_Base_Start_IT(&htim11);
}
 8001a6e:	bf00      	nop
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	2000052c 	.word	0x2000052c
 8001a78:	20000574 	.word	0x20000574

08001a7c <SetupEncoders>:

void SetupEncoders(void) {
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af00      	add	r7, sp, #0
	// Pitch
	AS5600Init(&pitchAS5600, &hi2c1);
 8001a82:	4912      	ldr	r1, [pc, #72]	@ (8001acc <SetupEncoders+0x50>)
 8001a84:	4812      	ldr	r0, [pc, #72]	@ (8001ad0 <SetupEncoders+0x54>)
 8001a86:	f000 fdd1 	bl	800262c <AS5600Init>
	EncoderInterface_t pitchEncoderI;
	AS5600InterfaceInit(&pitchEncoderI, &pitchAS5600);
 8001a8a:	f107 0308 	add.w	r3, r7, #8
 8001a8e:	4910      	ldr	r1, [pc, #64]	@ (8001ad0 <SetupEncoders+0x54>)
 8001a90:	4618      	mov	r0, r3
 8001a92:	f000 fe33 	bl	80026fc <AS5600InterfaceInit>
	EncoderInit(&pitchEncoder, pitchEncoderI);
 8001a96:	f107 0308 	add.w	r3, r7, #8
 8001a9a:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001a9e:	480d      	ldr	r0, [pc, #52]	@ (8001ad4 <SetupEncoders+0x58>)
 8001aa0:	f7ff fa8b 	bl	8000fba <EncoderInit>

	// Roll
	AS5600Init(&rollAS5600, &hi2c3);
 8001aa4:	490c      	ldr	r1, [pc, #48]	@ (8001ad8 <SetupEncoders+0x5c>)
 8001aa6:	480d      	ldr	r0, [pc, #52]	@ (8001adc <SetupEncoders+0x60>)
 8001aa8:	f000 fdc0 	bl	800262c <AS5600Init>
	EncoderInterface_t rollEncoderI;
	AS5600InterfaceInit(&rollEncoderI, &rollAS5600);
 8001aac:	463b      	mov	r3, r7
 8001aae:	490b      	ldr	r1, [pc, #44]	@ (8001adc <SetupEncoders+0x60>)
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f000 fe23 	bl	80026fc <AS5600InterfaceInit>
	EncoderInit(&rollEncoder, rollEncoderI);
 8001ab6:	463b      	mov	r3, r7
 8001ab8:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001abc:	4808      	ldr	r0, [pc, #32]	@ (8001ae0 <SetupEncoders+0x64>)
 8001abe:	f7ff fa7c 	bl	8000fba <EncoderInit>
}
 8001ac2:	bf00      	nop
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	20000484 	.word	0x20000484
 8001ad0:	20000434 	.word	0x20000434
 8001ad4:	200003dc 	.word	0x200003dc
 8001ad8:	200004d8 	.word	0x200004d8
 8001adc:	20000438 	.word	0x20000438
 8001ae0:	200003f4 	.word	0x200003f4

08001ae4 <SetupMotors>:

void SetupMotors(void) {
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b086      	sub	sp, #24
 8001ae8:	af00      	add	r7, sp, #0
	// Pitch
	// Initialize driver
	BTS7960Init(&pitchDriver, &htim3, TIM_PITCH_F_CH, TIM_PITCH_R_CH);
 8001aea:	2304      	movs	r3, #4
 8001aec:	2200      	movs	r2, #0
 8001aee:	4912      	ldr	r1, [pc, #72]	@ (8001b38 <SetupMotors+0x54>)
 8001af0:	4812      	ldr	r0, [pc, #72]	@ (8001b3c <SetupMotors+0x58>)
 8001af2:	f000 fe25 	bl	8002740 <BTS7960Init>

	// Set up interface
	MotorInterface_t pitchMotorI;
	BTS7960InterfaceInit(&pitchMotorI, &pitchDriver);
 8001af6:	f107 030c 	add.w	r3, r7, #12
 8001afa:	4910      	ldr	r1, [pc, #64]	@ (8001b3c <SetupMotors+0x58>)
 8001afc:	4618      	mov	r0, r3
 8001afe:	f000 ffb9 	bl	8002a74 <BTS7960InterfaceInit>

	// Initialize motor
	MotorInit(&pitchMotor, pitchMotorI);
 8001b02:	f107 030c 	add.w	r3, r7, #12
 8001b06:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b08:	480d      	ldr	r0, [pc, #52]	@ (8001b40 <SetupMotors+0x5c>)
 8001b0a:	f7ff fe11 	bl	8001730 <MotorInit>

	// Roll
	// Initialize driver
	BTS7960Init(&rollDriver, &htim3, TIM_ROLL_F_CH, TIM_ROLL_R_CH);
 8001b0e:	230c      	movs	r3, #12
 8001b10:	2208      	movs	r2, #8
 8001b12:	4909      	ldr	r1, [pc, #36]	@ (8001b38 <SetupMotors+0x54>)
 8001b14:	480b      	ldr	r0, [pc, #44]	@ (8001b44 <SetupMotors+0x60>)
 8001b16:	f000 fe13 	bl	8002740 <BTS7960Init>

	// Set up interface
	MotorInterface_t rollMotorI;
	BTS7960InterfaceInit(&rollMotorI, &rollDriver);
 8001b1a:	463b      	mov	r3, r7
 8001b1c:	4909      	ldr	r1, [pc, #36]	@ (8001b44 <SetupMotors+0x60>)
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f000 ffa8 	bl	8002a74 <BTS7960InterfaceInit>

	// Initialize motor
	MotorInit(&rollMotor, rollMotorI);
 8001b24:	463b      	mov	r3, r7
 8001b26:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b28:	4807      	ldr	r0, [pc, #28]	@ (8001b48 <SetupMotors+0x64>)
 8001b2a:	f7ff fe01 	bl	8001730 <MotorInit>
}
 8001b2e:	bf00      	nop
 8001b30:	3718      	adds	r7, #24
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	2000052c 	.word	0x2000052c
 8001b3c:	2000043c 	.word	0x2000043c
 8001b40:	2000040c 	.word	0x2000040c
 8001b44:	20000460 	.word	0x20000460
 8001b48:	20000418 	.word	0x20000418

08001b4c <SetupButtons>:

void SetupButtons(void) {
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
	GPIOInit(&gpioAccept, BUTTON_ACCEPT_GPIO_Port, BUTTON_ACCEPT_Pin);
 8001b50:	2201      	movs	r2, #1
 8001b52:	4903      	ldr	r1, [pc, #12]	@ (8001b60 <SetupButtons+0x14>)
 8001b54:	4803      	ldr	r0, [pc, #12]	@ (8001b64 <SetupButtons+0x18>)
 8001b56:	f000 ffc2 	bl	8002ade <GPIOInit>
}
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40020000 	.word	0x40020000
 8001b64:	20000424 	.word	0x20000424

08001b68 <SetupLEDs>:

void SetupLEDs(void) {
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
	GPIOInit(&gpioStatus, STATUS_LED_GPIO_Port, STATUS_LED_Pin);
 8001b6c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b70:	4902      	ldr	r1, [pc, #8]	@ (8001b7c <SetupLEDs+0x14>)
 8001b72:	4803      	ldr	r0, [pc, #12]	@ (8001b80 <SetupLEDs+0x18>)
 8001b74:	f000 ffb3 	bl	8002ade <GPIOInit>
}
 8001b78:	bf00      	nop
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40020800 	.word	0x40020800
 8001b80:	2000042c 	.word	0x2000042c

08001b84 <delayMs>:
 */

#include "delay.h"
#include <stm32f4xx_hal.h>

void delayMs(int milliseconds) {
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
	HAL_Delay(milliseconds);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f001 f88c 	bl	8002cac <HAL_Delay>
}
 8001b94:	bf00      	nop
 8001b96:	3708      	adds	r7, #8
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <__io_putchar>:
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001ba4:	1d39      	adds	r1, r7, #4
 8001ba6:	f04f 33ff 	mov.w	r3, #4294967295
 8001baa:	2201      	movs	r2, #1
 8001bac:	4803      	ldr	r0, [pc, #12]	@ (8001bbc <__io_putchar+0x20>)
 8001bae:	f005 f9fb 	bl	8006fa8 <HAL_UART_Transmit>
  return ch;
 8001bb2:	687b      	ldr	r3, [r7, #4]
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3708      	adds	r7, #8
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	200005bc 	.word	0x200005bc

08001bc0 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
  uint8_t ch = 0;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	71fb      	strb	r3, [r7, #7]

  /* Clear the Overrun flag just before receiving the first character */
  __HAL_UART_CLEAR_OREFLAG(&huart1);
 8001bca:	2300      	movs	r3, #0
 8001bcc:	603b      	str	r3, [r7, #0]
 8001bce:	4b0e      	ldr	r3, [pc, #56]	@ (8001c08 <__io_getchar+0x48>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	603b      	str	r3, [r7, #0]
 8001bd6:	4b0c      	ldr	r3, [pc, #48]	@ (8001c08 <__io_getchar+0x48>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	603b      	str	r3, [r7, #0]
 8001bde:	683b      	ldr	r3, [r7, #0]

  /* Wait for reception of a character on the USART RX line and echo this
   * character on console */
  HAL_UART_Receive(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001be0:	1df9      	adds	r1, r7, #7
 8001be2:	f04f 33ff 	mov.w	r3, #4294967295
 8001be6:	2201      	movs	r2, #1
 8001be8:	4807      	ldr	r0, [pc, #28]	@ (8001c08 <__io_getchar+0x48>)
 8001bea:	f005 fa68 	bl	80070be <HAL_UART_Receive>
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001bee:	1df9      	adds	r1, r7, #7
 8001bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	4804      	ldr	r0, [pc, #16]	@ (8001c08 <__io_getchar+0x48>)
 8001bf8:	f005 f9d6 	bl	8006fa8 <HAL_UART_Transmit>
  return ch;
 8001bfc:	79fb      	ldrb	r3, [r7, #7]
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	200005bc 	.word	0x200005bc

08001c0c <HAL_TIM_PeriodElapsedCallback>:

/* Interrupt Service Routines (ISR)*/

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
	if(htim == &htim10) {
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	4a07      	ldr	r2, [pc, #28]	@ (8001c34 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d107      	bne.n	8001c2c <HAL_TIM_PeriodElapsedCallback+0x20>
		ApplicationUpdate(1000);
 8001c1c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c20:	f7ff feb8 	bl	8001994 <ApplicationUpdate>
		ApplicationFFBUpdate(1000);
 8001c24:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c28:	f7ff fee2 	bl	80019f0 <ApplicationFFBUpdate>
	}
}
 8001c2c:	bf00      	nop
 8001c2e:	3708      	adds	r7, #8
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20000574 	.word	0x20000574

08001c38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c3c:	f000 ffc4 	bl	8002bc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c40:	f000 f816 	bl	8001c70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c44:	f000 f9be 	bl	8001fc4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001c48:	f000 f87a 	bl	8001d40 <MX_I2C1_Init>
  MX_I2C3_Init();
 8001c4c:	f000 f8a6 	bl	8001d9c <MX_I2C3_Init>
  MX_TIM3_Init();
 8001c50:	f000 f8d2 	bl	8001df8 <MX_TIM3_Init>
  MX_TIM10_Init();
 8001c54:	f000 f968 	bl	8001f28 <MX_TIM10_Init>
  MX_USART1_UART_Init();
 8001c58:	f000 f98a 	bl	8001f70 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8001c5c:	f008 ff9e 	bl	800ab9c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  BspInit();
 8001c60:	f7ff fee8 	bl	8001a34 <BspInit>
  ApplicationInit();
 8001c64:	f7ff fe34 	bl	80018d0 <ApplicationInit>
  ApplicationRun();
 8001c68:	f7ff fe86 	bl	8001978 <ApplicationRun>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001c6c:	bf00      	nop
 8001c6e:	e7fd      	b.n	8001c6c <main+0x34>

08001c70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b094      	sub	sp, #80	@ 0x50
 8001c74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c76:	f107 0320 	add.w	r3, r7, #32
 8001c7a:	2230      	movs	r2, #48	@ 0x30
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f00a fa4e 	bl	800c120 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c84:	f107 030c 	add.w	r3, r7, #12
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	605a      	str	r2, [r3, #4]
 8001c8e:	609a      	str	r2, [r3, #8]
 8001c90:	60da      	str	r2, [r3, #12]
 8001c92:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c94:	2300      	movs	r3, #0
 8001c96:	60bb      	str	r3, [r7, #8]
 8001c98:	4b27      	ldr	r3, [pc, #156]	@ (8001d38 <SystemClock_Config+0xc8>)
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9c:	4a26      	ldr	r2, [pc, #152]	@ (8001d38 <SystemClock_Config+0xc8>)
 8001c9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ca2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ca4:	4b24      	ldr	r3, [pc, #144]	@ (8001d38 <SystemClock_Config+0xc8>)
 8001ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cac:	60bb      	str	r3, [r7, #8]
 8001cae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	607b      	str	r3, [r7, #4]
 8001cb4:	4b21      	ldr	r3, [pc, #132]	@ (8001d3c <SystemClock_Config+0xcc>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a20      	ldr	r2, [pc, #128]	@ (8001d3c <SystemClock_Config+0xcc>)
 8001cba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001cbe:	6013      	str	r3, [r2, #0]
 8001cc0:	4b1e      	ldr	r3, [pc, #120]	@ (8001d3c <SystemClock_Config+0xcc>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001cc8:	607b      	str	r3, [r7, #4]
 8001cca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001cd0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001cd4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001cda:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001cde:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001ce0:	2319      	movs	r3, #25
 8001ce2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001ce4:	23c0      	movs	r3, #192	@ 0xc0
 8001ce6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001cec:	2304      	movs	r3, #4
 8001cee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cf0:	f107 0320 	add.w	r3, r7, #32
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f003 fcf7 	bl	80056e8 <HAL_RCC_OscConfig>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001d00:	f000 f9ce 	bl	80020a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d04:	230f      	movs	r3, #15
 8001d06:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d14:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d16:	2300      	movs	r3, #0
 8001d18:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001d1a:	f107 030c 	add.w	r3, r7, #12
 8001d1e:	2103      	movs	r1, #3
 8001d20:	4618      	mov	r0, r3
 8001d22:	f003 ff59 	bl	8005bd8 <HAL_RCC_ClockConfig>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001d2c:	f000 f9b8 	bl	80020a0 <Error_Handler>
  }
}
 8001d30:	bf00      	nop
 8001d32:	3750      	adds	r7, #80	@ 0x50
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	40023800 	.word	0x40023800
 8001d3c:	40007000 	.word	0x40007000

08001d40 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d44:	4b12      	ldr	r3, [pc, #72]	@ (8001d90 <MX_I2C1_Init+0x50>)
 8001d46:	4a13      	ldr	r2, [pc, #76]	@ (8001d94 <MX_I2C1_Init+0x54>)
 8001d48:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001d4a:	4b11      	ldr	r3, [pc, #68]	@ (8001d90 <MX_I2C1_Init+0x50>)
 8001d4c:	4a12      	ldr	r2, [pc, #72]	@ (8001d98 <MX_I2C1_Init+0x58>)
 8001d4e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d50:	4b0f      	ldr	r3, [pc, #60]	@ (8001d90 <MX_I2C1_Init+0x50>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d56:	4b0e      	ldr	r3, [pc, #56]	@ (8001d90 <MX_I2C1_Init+0x50>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d90 <MX_I2C1_Init+0x50>)
 8001d5e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d62:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d64:	4b0a      	ldr	r3, [pc, #40]	@ (8001d90 <MX_I2C1_Init+0x50>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d6a:	4b09      	ldr	r3, [pc, #36]	@ (8001d90 <MX_I2C1_Init+0x50>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d70:	4b07      	ldr	r3, [pc, #28]	@ (8001d90 <MX_I2C1_Init+0x50>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d76:	4b06      	ldr	r3, [pc, #24]	@ (8001d90 <MX_I2C1_Init+0x50>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d7c:	4804      	ldr	r0, [pc, #16]	@ (8001d90 <MX_I2C1_Init+0x50>)
 8001d7e:	f001 fa81 	bl	8003284 <HAL_I2C_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d88:	f000 f98a 	bl	80020a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d8c:	bf00      	nop
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	20000484 	.word	0x20000484
 8001d94:	40005400 	.word	0x40005400
 8001d98:	000186a0 	.word	0x000186a0

08001d9c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001da0:	4b12      	ldr	r3, [pc, #72]	@ (8001dec <MX_I2C3_Init+0x50>)
 8001da2:	4a13      	ldr	r2, [pc, #76]	@ (8001df0 <MX_I2C3_Init+0x54>)
 8001da4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001da6:	4b11      	ldr	r3, [pc, #68]	@ (8001dec <MX_I2C3_Init+0x50>)
 8001da8:	4a12      	ldr	r2, [pc, #72]	@ (8001df4 <MX_I2C3_Init+0x58>)
 8001daa:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001dac:	4b0f      	ldr	r3, [pc, #60]	@ (8001dec <MX_I2C3_Init+0x50>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001db2:	4b0e      	ldr	r3, [pc, #56]	@ (8001dec <MX_I2C3_Init+0x50>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001db8:	4b0c      	ldr	r3, [pc, #48]	@ (8001dec <MX_I2C3_Init+0x50>)
 8001dba:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001dbe:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001dec <MX_I2C3_Init+0x50>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001dc6:	4b09      	ldr	r3, [pc, #36]	@ (8001dec <MX_I2C3_Init+0x50>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001dcc:	4b07      	ldr	r3, [pc, #28]	@ (8001dec <MX_I2C3_Init+0x50>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dd2:	4b06      	ldr	r3, [pc, #24]	@ (8001dec <MX_I2C3_Init+0x50>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001dd8:	4804      	ldr	r0, [pc, #16]	@ (8001dec <MX_I2C3_Init+0x50>)
 8001dda:	f001 fa53 	bl	8003284 <HAL_I2C_Init>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001de4:	f000 f95c 	bl	80020a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001de8:	bf00      	nop
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	200004d8 	.word	0x200004d8
 8001df0:	40005c00 	.word	0x40005c00
 8001df4:	000186a0 	.word	0x000186a0

08001df8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b08e      	sub	sp, #56	@ 0x38
 8001dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dfe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e02:	2200      	movs	r2, #0
 8001e04:	601a      	str	r2, [r3, #0]
 8001e06:	605a      	str	r2, [r3, #4]
 8001e08:	609a      	str	r2, [r3, #8]
 8001e0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e0c:	f107 0320 	add.w	r3, r7, #32
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e16:	1d3b      	adds	r3, r7, #4
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
 8001e20:	60da      	str	r2, [r3, #12]
 8001e22:	611a      	str	r2, [r3, #16]
 8001e24:	615a      	str	r2, [r3, #20]
 8001e26:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e28:	4b3d      	ldr	r3, [pc, #244]	@ (8001f20 <MX_TIM3_Init+0x128>)
 8001e2a:	4a3e      	ldr	r2, [pc, #248]	@ (8001f24 <MX_TIM3_Init+0x12c>)
 8001e2c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001e2e:	4b3c      	ldr	r3, [pc, #240]	@ (8001f20 <MX_TIM3_Init+0x128>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e34:	4b3a      	ldr	r3, [pc, #232]	@ (8001f20 <MX_TIM3_Init+0x128>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4800-1;
 8001e3a:	4b39      	ldr	r3, [pc, #228]	@ (8001f20 <MX_TIM3_Init+0x128>)
 8001e3c:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8001e40:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e42:	4b37      	ldr	r3, [pc, #220]	@ (8001f20 <MX_TIM3_Init+0x128>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e48:	4b35      	ldr	r3, [pc, #212]	@ (8001f20 <MX_TIM3_Init+0x128>)
 8001e4a:	2280      	movs	r2, #128	@ 0x80
 8001e4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001e4e:	4834      	ldr	r0, [pc, #208]	@ (8001f20 <MX_TIM3_Init+0x128>)
 8001e50:	f004 f8a2 	bl	8005f98 <HAL_TIM_Base_Init>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001e5a:	f000 f921 	bl	80020a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e62:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e64:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e68:	4619      	mov	r1, r3
 8001e6a:	482d      	ldr	r0, [pc, #180]	@ (8001f20 <MX_TIM3_Init+0x128>)
 8001e6c:	f004 fc02 	bl	8006674 <HAL_TIM_ConfigClockSource>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001e76:	f000 f913 	bl	80020a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001e7a:	4829      	ldr	r0, [pc, #164]	@ (8001f20 <MX_TIM3_Init+0x128>)
 8001e7c:	f004 f93e 	bl	80060fc <HAL_TIM_PWM_Init>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001e86:	f000 f90b 	bl	80020a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e92:	f107 0320 	add.w	r3, r7, #32
 8001e96:	4619      	mov	r1, r3
 8001e98:	4821      	ldr	r0, [pc, #132]	@ (8001f20 <MX_TIM3_Init+0x128>)
 8001e9a:	f004 ffb3 	bl	8006e04 <HAL_TIMEx_MasterConfigSynchronization>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001ea4:	f000 f8fc 	bl	80020a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ea8:	2360      	movs	r3, #96	@ 0x60
 8001eaa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001eac:	2300      	movs	r3, #0
 8001eae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001eb8:	1d3b      	adds	r3, r7, #4
 8001eba:	2200      	movs	r2, #0
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4818      	ldr	r0, [pc, #96]	@ (8001f20 <MX_TIM3_Init+0x128>)
 8001ec0:	f004 fb16 	bl	80064f0 <HAL_TIM_PWM_ConfigChannel>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001eca:	f000 f8e9 	bl	80020a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ece:	1d3b      	adds	r3, r7, #4
 8001ed0:	2204      	movs	r2, #4
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	4812      	ldr	r0, [pc, #72]	@ (8001f20 <MX_TIM3_Init+0x128>)
 8001ed6:	f004 fb0b 	bl	80064f0 <HAL_TIM_PWM_ConfigChannel>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001ee0:	f000 f8de 	bl	80020a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ee4:	1d3b      	adds	r3, r7, #4
 8001ee6:	2208      	movs	r2, #8
 8001ee8:	4619      	mov	r1, r3
 8001eea:	480d      	ldr	r0, [pc, #52]	@ (8001f20 <MX_TIM3_Init+0x128>)
 8001eec:	f004 fb00 	bl	80064f0 <HAL_TIM_PWM_ConfigChannel>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8001ef6:	f000 f8d3 	bl	80020a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001efa:	1d3b      	adds	r3, r7, #4
 8001efc:	220c      	movs	r2, #12
 8001efe:	4619      	mov	r1, r3
 8001f00:	4807      	ldr	r0, [pc, #28]	@ (8001f20 <MX_TIM3_Init+0x128>)
 8001f02:	f004 faf5 	bl	80064f0 <HAL_TIM_PWM_ConfigChannel>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8001f0c:	f000 f8c8 	bl	80020a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001f10:	4803      	ldr	r0, [pc, #12]	@ (8001f20 <MX_TIM3_Init+0x128>)
 8001f12:	f000 f9cd 	bl	80022b0 <HAL_TIM_MspPostInit>

}
 8001f16:	bf00      	nop
 8001f18:	3738      	adds	r7, #56	@ 0x38
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	2000052c 	.word	0x2000052c
 8001f24:	40000400 	.word	0x40000400

08001f28 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001f2c:	4b0e      	ldr	r3, [pc, #56]	@ (8001f68 <MX_TIM10_Init+0x40>)
 8001f2e:	4a0f      	ldr	r2, [pc, #60]	@ (8001f6c <MX_TIM10_Init+0x44>)
 8001f30:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 96-1;
 8001f32:	4b0d      	ldr	r3, [pc, #52]	@ (8001f68 <MX_TIM10_Init+0x40>)
 8001f34:	225f      	movs	r2, #95	@ 0x5f
 8001f36:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f38:	4b0b      	ldr	r3, [pc, #44]	@ (8001f68 <MX_TIM10_Init+0x40>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000;
 8001f3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f68 <MX_TIM10_Init+0x40>)
 8001f40:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001f44:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f46:	4b08      	ldr	r3, [pc, #32]	@ (8001f68 <MX_TIM10_Init+0x40>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f4c:	4b06      	ldr	r3, [pc, #24]	@ (8001f68 <MX_TIM10_Init+0x40>)
 8001f4e:	2280      	movs	r2, #128	@ 0x80
 8001f50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001f52:	4805      	ldr	r0, [pc, #20]	@ (8001f68 <MX_TIM10_Init+0x40>)
 8001f54:	f004 f820 	bl	8005f98 <HAL_TIM_Base_Init>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001f5e:	f000 f89f 	bl	80020a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000574 	.word	0x20000574
 8001f6c:	40014400 	.word	0x40014400

08001f70 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f74:	4b11      	ldr	r3, [pc, #68]	@ (8001fbc <MX_USART1_UART_Init+0x4c>)
 8001f76:	4a12      	ldr	r2, [pc, #72]	@ (8001fc0 <MX_USART1_UART_Init+0x50>)
 8001f78:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8001f7a:	4b10      	ldr	r3, [pc, #64]	@ (8001fbc <MX_USART1_UART_Init+0x4c>)
 8001f7c:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001f80:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f82:	4b0e      	ldr	r3, [pc, #56]	@ (8001fbc <MX_USART1_UART_Init+0x4c>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f88:	4b0c      	ldr	r3, [pc, #48]	@ (8001fbc <MX_USART1_UART_Init+0x4c>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001fbc <MX_USART1_UART_Init+0x4c>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f94:	4b09      	ldr	r3, [pc, #36]	@ (8001fbc <MX_USART1_UART_Init+0x4c>)
 8001f96:	220c      	movs	r2, #12
 8001f98:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f9a:	4b08      	ldr	r3, [pc, #32]	@ (8001fbc <MX_USART1_UART_Init+0x4c>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fa0:	4b06      	ldr	r3, [pc, #24]	@ (8001fbc <MX_USART1_UART_Init+0x4c>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fa6:	4805      	ldr	r0, [pc, #20]	@ (8001fbc <MX_USART1_UART_Init+0x4c>)
 8001fa8:	f004 ffae 	bl	8006f08 <HAL_UART_Init>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001fb2:	f000 f875 	bl	80020a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	200005bc 	.word	0x200005bc
 8001fc0:	40011000 	.word	0x40011000

08001fc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b08a      	sub	sp, #40	@ 0x28
 8001fc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fca:	f107 0314 	add.w	r3, r7, #20
 8001fce:	2200      	movs	r2, #0
 8001fd0:	601a      	str	r2, [r3, #0]
 8001fd2:	605a      	str	r2, [r3, #4]
 8001fd4:	609a      	str	r2, [r3, #8]
 8001fd6:	60da      	str	r2, [r3, #12]
 8001fd8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fda:	2300      	movs	r3, #0
 8001fdc:	613b      	str	r3, [r7, #16]
 8001fde:	4b2d      	ldr	r3, [pc, #180]	@ (8002094 <MX_GPIO_Init+0xd0>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe2:	4a2c      	ldr	r2, [pc, #176]	@ (8002094 <MX_GPIO_Init+0xd0>)
 8001fe4:	f043 0304 	orr.w	r3, r3, #4
 8001fe8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fea:	4b2a      	ldr	r3, [pc, #168]	@ (8002094 <MX_GPIO_Init+0xd0>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fee:	f003 0304 	and.w	r3, r3, #4
 8001ff2:	613b      	str	r3, [r7, #16]
 8001ff4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	60fb      	str	r3, [r7, #12]
 8001ffa:	4b26      	ldr	r3, [pc, #152]	@ (8002094 <MX_GPIO_Init+0xd0>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffe:	4a25      	ldr	r2, [pc, #148]	@ (8002094 <MX_GPIO_Init+0xd0>)
 8002000:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002004:	6313      	str	r3, [r2, #48]	@ 0x30
 8002006:	4b23      	ldr	r3, [pc, #140]	@ (8002094 <MX_GPIO_Init+0xd0>)
 8002008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800200e:	60fb      	str	r3, [r7, #12]
 8002010:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	60bb      	str	r3, [r7, #8]
 8002016:	4b1f      	ldr	r3, [pc, #124]	@ (8002094 <MX_GPIO_Init+0xd0>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201a:	4a1e      	ldr	r2, [pc, #120]	@ (8002094 <MX_GPIO_Init+0xd0>)
 800201c:	f043 0301 	orr.w	r3, r3, #1
 8002020:	6313      	str	r3, [r2, #48]	@ 0x30
 8002022:	4b1c      	ldr	r3, [pc, #112]	@ (8002094 <MX_GPIO_Init+0xd0>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	60bb      	str	r3, [r7, #8]
 800202c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	607b      	str	r3, [r7, #4]
 8002032:	4b18      	ldr	r3, [pc, #96]	@ (8002094 <MX_GPIO_Init+0xd0>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002036:	4a17      	ldr	r2, [pc, #92]	@ (8002094 <MX_GPIO_Init+0xd0>)
 8002038:	f043 0302 	orr.w	r3, r3, #2
 800203c:	6313      	str	r3, [r2, #48]	@ 0x30
 800203e:	4b15      	ldr	r3, [pc, #84]	@ (8002094 <MX_GPIO_Init+0xd0>)
 8002040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002042:	f003 0302 	and.w	r3, r3, #2
 8002046:	607b      	str	r3, [r7, #4]
 8002048:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin, GPIO_PIN_RESET);
 800204a:	2200      	movs	r2, #0
 800204c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002050:	4811      	ldr	r0, [pc, #68]	@ (8002098 <MX_GPIO_Init+0xd4>)
 8002052:	f001 f8fd 	bl	8003250 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : STATUS_LED_Pin */
  GPIO_InitStruct.Pin = STATUS_LED_Pin;
 8002056:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800205a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800205c:	2301      	movs	r3, #1
 800205e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002060:	2300      	movs	r3, #0
 8002062:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002064:	2300      	movs	r3, #0
 8002066:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(STATUS_LED_GPIO_Port, &GPIO_InitStruct);
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	4619      	mov	r1, r3
 800206e:	480a      	ldr	r0, [pc, #40]	@ (8002098 <MX_GPIO_Init+0xd4>)
 8002070:	f000 ff52 	bl	8002f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_ACCEPT_Pin */
  GPIO_InitStruct.Pin = BUTTON_ACCEPT_Pin;
 8002074:	2301      	movs	r3, #1
 8002076:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002078:	2300      	movs	r3, #0
 800207a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800207c:	2302      	movs	r3, #2
 800207e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_ACCEPT_GPIO_Port, &GPIO_InitStruct);
 8002080:	f107 0314 	add.w	r3, r7, #20
 8002084:	4619      	mov	r1, r3
 8002086:	4805      	ldr	r0, [pc, #20]	@ (800209c <MX_GPIO_Init+0xd8>)
 8002088:	f000 ff46 	bl	8002f18 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800208c:	bf00      	nop
 800208e:	3728      	adds	r7, #40	@ 0x28
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	40023800 	.word	0x40023800
 8002098:	40020800 	.word	0x40020800
 800209c:	40020000 	.word	0x40020000

080020a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020a4:	b672      	cpsid	i
}
 80020a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020a8:	bf00      	nop
 80020aa:	e7fd      	b.n	80020a8 <Error_Handler+0x8>

080020ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	607b      	str	r3, [r7, #4]
 80020b6:	4b10      	ldr	r3, [pc, #64]	@ (80020f8 <HAL_MspInit+0x4c>)
 80020b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ba:	4a0f      	ldr	r2, [pc, #60]	@ (80020f8 <HAL_MspInit+0x4c>)
 80020bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80020c2:	4b0d      	ldr	r3, [pc, #52]	@ (80020f8 <HAL_MspInit+0x4c>)
 80020c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020ca:	607b      	str	r3, [r7, #4]
 80020cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	603b      	str	r3, [r7, #0]
 80020d2:	4b09      	ldr	r3, [pc, #36]	@ (80020f8 <HAL_MspInit+0x4c>)
 80020d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d6:	4a08      	ldr	r2, [pc, #32]	@ (80020f8 <HAL_MspInit+0x4c>)
 80020d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80020de:	4b06      	ldr	r3, [pc, #24]	@ (80020f8 <HAL_MspInit+0x4c>)
 80020e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020e6:	603b      	str	r3, [r7, #0]
 80020e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020ea:	bf00      	nop
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	40023800 	.word	0x40023800

080020fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b08c      	sub	sp, #48	@ 0x30
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002104:	f107 031c 	add.w	r3, r7, #28
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]
 800210c:	605a      	str	r2, [r3, #4]
 800210e:	609a      	str	r2, [r3, #8]
 8002110:	60da      	str	r2, [r3, #12]
 8002112:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a41      	ldr	r2, [pc, #260]	@ (8002220 <HAL_I2C_MspInit+0x124>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d12c      	bne.n	8002178 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800211e:	2300      	movs	r3, #0
 8002120:	61bb      	str	r3, [r7, #24]
 8002122:	4b40      	ldr	r3, [pc, #256]	@ (8002224 <HAL_I2C_MspInit+0x128>)
 8002124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002126:	4a3f      	ldr	r2, [pc, #252]	@ (8002224 <HAL_I2C_MspInit+0x128>)
 8002128:	f043 0302 	orr.w	r3, r3, #2
 800212c:	6313      	str	r3, [r2, #48]	@ 0x30
 800212e:	4b3d      	ldr	r3, [pc, #244]	@ (8002224 <HAL_I2C_MspInit+0x128>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002132:	f003 0302 	and.w	r3, r3, #2
 8002136:	61bb      	str	r3, [r7, #24]
 8002138:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800213a:	23c0      	movs	r3, #192	@ 0xc0
 800213c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800213e:	2312      	movs	r3, #18
 8002140:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002142:	2300      	movs	r3, #0
 8002144:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002146:	2303      	movs	r3, #3
 8002148:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800214a:	2304      	movs	r3, #4
 800214c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800214e:	f107 031c 	add.w	r3, r7, #28
 8002152:	4619      	mov	r1, r3
 8002154:	4834      	ldr	r0, [pc, #208]	@ (8002228 <HAL_I2C_MspInit+0x12c>)
 8002156:	f000 fedf 	bl	8002f18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	617b      	str	r3, [r7, #20]
 800215e:	4b31      	ldr	r3, [pc, #196]	@ (8002224 <HAL_I2C_MspInit+0x128>)
 8002160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002162:	4a30      	ldr	r2, [pc, #192]	@ (8002224 <HAL_I2C_MspInit+0x128>)
 8002164:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002168:	6413      	str	r3, [r2, #64]	@ 0x40
 800216a:	4b2e      	ldr	r3, [pc, #184]	@ (8002224 <HAL_I2C_MspInit+0x128>)
 800216c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002172:	617b      	str	r3, [r7, #20]
 8002174:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002176:	e04f      	b.n	8002218 <HAL_I2C_MspInit+0x11c>
  else if(hi2c->Instance==I2C3)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a2b      	ldr	r2, [pc, #172]	@ (800222c <HAL_I2C_MspInit+0x130>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d14a      	bne.n	8002218 <HAL_I2C_MspInit+0x11c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002182:	2300      	movs	r3, #0
 8002184:	613b      	str	r3, [r7, #16]
 8002186:	4b27      	ldr	r3, [pc, #156]	@ (8002224 <HAL_I2C_MspInit+0x128>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218a:	4a26      	ldr	r2, [pc, #152]	@ (8002224 <HAL_I2C_MspInit+0x128>)
 800218c:	f043 0301 	orr.w	r3, r3, #1
 8002190:	6313      	str	r3, [r2, #48]	@ 0x30
 8002192:	4b24      	ldr	r3, [pc, #144]	@ (8002224 <HAL_I2C_MspInit+0x128>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002196:	f003 0301 	and.w	r3, r3, #1
 800219a:	613b      	str	r3, [r7, #16]
 800219c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800219e:	2300      	movs	r3, #0
 80021a0:	60fb      	str	r3, [r7, #12]
 80021a2:	4b20      	ldr	r3, [pc, #128]	@ (8002224 <HAL_I2C_MspInit+0x128>)
 80021a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a6:	4a1f      	ldr	r2, [pc, #124]	@ (8002224 <HAL_I2C_MspInit+0x128>)
 80021a8:	f043 0302 	orr.w	r3, r3, #2
 80021ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002224 <HAL_I2C_MspInit+0x128>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b2:	f003 0302 	and.w	r3, r3, #2
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80021ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021c0:	2312      	movs	r3, #18
 80021c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c4:	2300      	movs	r3, #0
 80021c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021c8:	2303      	movs	r3, #3
 80021ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80021cc:	2304      	movs	r3, #4
 80021ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d0:	f107 031c 	add.w	r3, r7, #28
 80021d4:	4619      	mov	r1, r3
 80021d6:	4816      	ldr	r0, [pc, #88]	@ (8002230 <HAL_I2C_MspInit+0x134>)
 80021d8:	f000 fe9e 	bl	8002f18 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80021dc:	2310      	movs	r3, #16
 80021de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021e0:	2312      	movs	r3, #18
 80021e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e4:	2300      	movs	r3, #0
 80021e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e8:	2303      	movs	r3, #3
 80021ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C3;
 80021ec:	2309      	movs	r3, #9
 80021ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021f0:	f107 031c 	add.w	r3, r7, #28
 80021f4:	4619      	mov	r1, r3
 80021f6:	480c      	ldr	r0, [pc, #48]	@ (8002228 <HAL_I2C_MspInit+0x12c>)
 80021f8:	f000 fe8e 	bl	8002f18 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80021fc:	2300      	movs	r3, #0
 80021fe:	60bb      	str	r3, [r7, #8]
 8002200:	4b08      	ldr	r3, [pc, #32]	@ (8002224 <HAL_I2C_MspInit+0x128>)
 8002202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002204:	4a07      	ldr	r2, [pc, #28]	@ (8002224 <HAL_I2C_MspInit+0x128>)
 8002206:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800220a:	6413      	str	r3, [r2, #64]	@ 0x40
 800220c:	4b05      	ldr	r3, [pc, #20]	@ (8002224 <HAL_I2C_MspInit+0x128>)
 800220e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002210:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002214:	60bb      	str	r3, [r7, #8]
 8002216:	68bb      	ldr	r3, [r7, #8]
}
 8002218:	bf00      	nop
 800221a:	3730      	adds	r7, #48	@ 0x30
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	40005400 	.word	0x40005400
 8002224:	40023800 	.word	0x40023800
 8002228:	40020400 	.word	0x40020400
 800222c:	40005c00 	.word	0x40005c00
 8002230:	40020000 	.word	0x40020000

08002234 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a18      	ldr	r2, [pc, #96]	@ (80022a4 <HAL_TIM_Base_MspInit+0x70>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d10e      	bne.n	8002264 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002246:	2300      	movs	r3, #0
 8002248:	60fb      	str	r3, [r7, #12]
 800224a:	4b17      	ldr	r3, [pc, #92]	@ (80022a8 <HAL_TIM_Base_MspInit+0x74>)
 800224c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224e:	4a16      	ldr	r2, [pc, #88]	@ (80022a8 <HAL_TIM_Base_MspInit+0x74>)
 8002250:	f043 0302 	orr.w	r3, r3, #2
 8002254:	6413      	str	r3, [r2, #64]	@ 0x40
 8002256:	4b14      	ldr	r3, [pc, #80]	@ (80022a8 <HAL_TIM_Base_MspInit+0x74>)
 8002258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800225a:	f003 0302 	and.w	r3, r3, #2
 800225e:	60fb      	str	r3, [r7, #12]
 8002260:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002262:	e01a      	b.n	800229a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM10)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a10      	ldr	r2, [pc, #64]	@ (80022ac <HAL_TIM_Base_MspInit+0x78>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d115      	bne.n	800229a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800226e:	2300      	movs	r3, #0
 8002270:	60bb      	str	r3, [r7, #8]
 8002272:	4b0d      	ldr	r3, [pc, #52]	@ (80022a8 <HAL_TIM_Base_MspInit+0x74>)
 8002274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002276:	4a0c      	ldr	r2, [pc, #48]	@ (80022a8 <HAL_TIM_Base_MspInit+0x74>)
 8002278:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800227c:	6453      	str	r3, [r2, #68]	@ 0x44
 800227e:	4b0a      	ldr	r3, [pc, #40]	@ (80022a8 <HAL_TIM_Base_MspInit+0x74>)
 8002280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002286:	60bb      	str	r3, [r7, #8]
 8002288:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800228a:	2200      	movs	r2, #0
 800228c:	2100      	movs	r1, #0
 800228e:	2019      	movs	r0, #25
 8002290:	f000 fe0b 	bl	8002eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002294:	2019      	movs	r0, #25
 8002296:	f000 fe24 	bl	8002ee2 <HAL_NVIC_EnableIRQ>
}
 800229a:	bf00      	nop
 800229c:	3710      	adds	r7, #16
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	40000400 	.word	0x40000400
 80022a8:	40023800 	.word	0x40023800
 80022ac:	40014400 	.word	0x40014400

080022b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b08a      	sub	sp, #40	@ 0x28
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b8:	f107 0314 	add.w	r3, r7, #20
 80022bc:	2200      	movs	r2, #0
 80022be:	601a      	str	r2, [r3, #0]
 80022c0:	605a      	str	r2, [r3, #4]
 80022c2:	609a      	str	r2, [r3, #8]
 80022c4:	60da      	str	r2, [r3, #12]
 80022c6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a21      	ldr	r2, [pc, #132]	@ (8002354 <HAL_TIM_MspPostInit+0xa4>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d13b      	bne.n	800234a <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022d2:	2300      	movs	r3, #0
 80022d4:	613b      	str	r3, [r7, #16]
 80022d6:	4b20      	ldr	r3, [pc, #128]	@ (8002358 <HAL_TIM_MspPostInit+0xa8>)
 80022d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022da:	4a1f      	ldr	r2, [pc, #124]	@ (8002358 <HAL_TIM_MspPostInit+0xa8>)
 80022dc:	f043 0301 	orr.w	r3, r3, #1
 80022e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002358 <HAL_TIM_MspPostInit+0xa8>)
 80022e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e6:	f003 0301 	and.w	r3, r3, #1
 80022ea:	613b      	str	r3, [r7, #16]
 80022ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ee:	2300      	movs	r3, #0
 80022f0:	60fb      	str	r3, [r7, #12]
 80022f2:	4b19      	ldr	r3, [pc, #100]	@ (8002358 <HAL_TIM_MspPostInit+0xa8>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f6:	4a18      	ldr	r2, [pc, #96]	@ (8002358 <HAL_TIM_MspPostInit+0xa8>)
 80022f8:	f043 0302 	orr.w	r3, r3, #2
 80022fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022fe:	4b16      	ldr	r3, [pc, #88]	@ (8002358 <HAL_TIM_MspPostInit+0xa8>)
 8002300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002302:	f003 0302 	and.w	r3, r3, #2
 8002306:	60fb      	str	r3, [r7, #12]
 8002308:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_PITCH_F_PWM_Pin|MOTOR_PITCH_R_PWM_Pin;
 800230a:	23c0      	movs	r3, #192	@ 0xc0
 800230c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800230e:	2302      	movs	r3, #2
 8002310:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002312:	2300      	movs	r3, #0
 8002314:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002316:	2300      	movs	r3, #0
 8002318:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800231a:	2302      	movs	r3, #2
 800231c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800231e:	f107 0314 	add.w	r3, r7, #20
 8002322:	4619      	mov	r1, r3
 8002324:	480d      	ldr	r0, [pc, #52]	@ (800235c <HAL_TIM_MspPostInit+0xac>)
 8002326:	f000 fdf7 	bl	8002f18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR_ROLL_F_PWM_Pin|MOTOR_ROLL_R_PWM_Pin;
 800232a:	2303      	movs	r3, #3
 800232c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232e:	2302      	movs	r3, #2
 8002330:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002332:	2300      	movs	r3, #0
 8002334:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002336:	2300      	movs	r3, #0
 8002338:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800233a:	2302      	movs	r3, #2
 800233c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800233e:	f107 0314 	add.w	r3, r7, #20
 8002342:	4619      	mov	r1, r3
 8002344:	4806      	ldr	r0, [pc, #24]	@ (8002360 <HAL_TIM_MspPostInit+0xb0>)
 8002346:	f000 fde7 	bl	8002f18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800234a:	bf00      	nop
 800234c:	3728      	adds	r7, #40	@ 0x28
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40000400 	.word	0x40000400
 8002358:	40023800 	.word	0x40023800
 800235c:	40020000 	.word	0x40020000
 8002360:	40020400 	.word	0x40020400

08002364 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b08a      	sub	sp, #40	@ 0x28
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800236c:	f107 0314 	add.w	r3, r7, #20
 8002370:	2200      	movs	r2, #0
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	605a      	str	r2, [r3, #4]
 8002376:	609a      	str	r2, [r3, #8]
 8002378:	60da      	str	r2, [r3, #12]
 800237a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a19      	ldr	r2, [pc, #100]	@ (80023e8 <HAL_UART_MspInit+0x84>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d12c      	bne.n	80023e0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002386:	2300      	movs	r3, #0
 8002388:	613b      	str	r3, [r7, #16]
 800238a:	4b18      	ldr	r3, [pc, #96]	@ (80023ec <HAL_UART_MspInit+0x88>)
 800238c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800238e:	4a17      	ldr	r2, [pc, #92]	@ (80023ec <HAL_UART_MspInit+0x88>)
 8002390:	f043 0310 	orr.w	r3, r3, #16
 8002394:	6453      	str	r3, [r2, #68]	@ 0x44
 8002396:	4b15      	ldr	r3, [pc, #84]	@ (80023ec <HAL_UART_MspInit+0x88>)
 8002398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800239a:	f003 0310 	and.w	r3, r3, #16
 800239e:	613b      	str	r3, [r7, #16]
 80023a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023a2:	2300      	movs	r3, #0
 80023a4:	60fb      	str	r3, [r7, #12]
 80023a6:	4b11      	ldr	r3, [pc, #68]	@ (80023ec <HAL_UART_MspInit+0x88>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023aa:	4a10      	ldr	r2, [pc, #64]	@ (80023ec <HAL_UART_MspInit+0x88>)
 80023ac:	f043 0301 	orr.w	r3, r3, #1
 80023b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80023b2:	4b0e      	ldr	r3, [pc, #56]	@ (80023ec <HAL_UART_MspInit+0x88>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b6:	f003 0301 	and.w	r3, r3, #1
 80023ba:	60fb      	str	r3, [r7, #12]
 80023bc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80023be:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80023c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c4:	2302      	movs	r3, #2
 80023c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c8:	2300      	movs	r3, #0
 80023ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023cc:	2303      	movs	r3, #3
 80023ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80023d0:	2307      	movs	r3, #7
 80023d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023d4:	f107 0314 	add.w	r3, r7, #20
 80023d8:	4619      	mov	r1, r3
 80023da:	4805      	ldr	r0, [pc, #20]	@ (80023f0 <HAL_UART_MspInit+0x8c>)
 80023dc:	f000 fd9c 	bl	8002f18 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80023e0:	bf00      	nop
 80023e2:	3728      	adds	r7, #40	@ 0x28
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	40011000 	.word	0x40011000
 80023ec:	40023800 	.word	0x40023800
 80023f0:	40020000 	.word	0x40020000

080023f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023f8:	bf00      	nop
 80023fa:	e7fd      	b.n	80023f8 <NMI_Handler+0x4>

080023fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002400:	bf00      	nop
 8002402:	e7fd      	b.n	8002400 <HardFault_Handler+0x4>

08002404 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002408:	bf00      	nop
 800240a:	e7fd      	b.n	8002408 <MemManage_Handler+0x4>

0800240c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002410:	bf00      	nop
 8002412:	e7fd      	b.n	8002410 <BusFault_Handler+0x4>

08002414 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002418:	bf00      	nop
 800241a:	e7fd      	b.n	8002418 <UsageFault_Handler+0x4>

0800241c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002420:	bf00      	nop
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr

0800242a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800242a:	b480      	push	{r7}
 800242c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800242e:	bf00      	nop
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr

08002446 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800244a:	f000 fc0f 	bl	8002c6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
	...

08002454 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002458:	4802      	ldr	r0, [pc, #8]	@ (8002464 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800245a:	f003 ff59 	bl	8006310 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	20000574 	.word	0x20000574

08002468 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800246c:	4802      	ldr	r0, [pc, #8]	@ (8002478 <OTG_FS_IRQHandler+0x10>)
 800246e:	f002 f847 	bl	8004500 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002472:	bf00      	nop
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	20000aec 	.word	0x20000aec

0800247c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  return 1;
 8002480:	2301      	movs	r3, #1
}
 8002482:	4618      	mov	r0, r3
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <_kill>:

int _kill(int pid, int sig)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002496:	f009 fe95 	bl	800c1c4 <__errno>
 800249a:	4603      	mov	r3, r0
 800249c:	2216      	movs	r2, #22
 800249e:	601a      	str	r2, [r3, #0]
  return -1;
 80024a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3708      	adds	r7, #8
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}

080024ac <_exit>:

void _exit (int status)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024b4:	f04f 31ff 	mov.w	r1, #4294967295
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	f7ff ffe7 	bl	800248c <_kill>
  while (1) {}    /* Make sure we hang here */
 80024be:	bf00      	nop
 80024c0:	e7fd      	b.n	80024be <_exit+0x12>

080024c2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024c2:	b580      	push	{r7, lr}
 80024c4:	b086      	sub	sp, #24
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	60f8      	str	r0, [r7, #12]
 80024ca:	60b9      	str	r1, [r7, #8]
 80024cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024ce:	2300      	movs	r3, #0
 80024d0:	617b      	str	r3, [r7, #20]
 80024d2:	e00a      	b.n	80024ea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80024d4:	f7ff fb74 	bl	8001bc0 <__io_getchar>
 80024d8:	4601      	mov	r1, r0
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	1c5a      	adds	r2, r3, #1
 80024de:	60ba      	str	r2, [r7, #8]
 80024e0:	b2ca      	uxtb	r2, r1
 80024e2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	3301      	adds	r3, #1
 80024e8:	617b      	str	r3, [r7, #20]
 80024ea:	697a      	ldr	r2, [r7, #20]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	dbf0      	blt.n	80024d4 <_read+0x12>
  }

  return len;
 80024f2:	687b      	ldr	r3, [r7, #4]
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3718      	adds	r7, #24
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}

080024fc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b086      	sub	sp, #24
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002508:	2300      	movs	r3, #0
 800250a:	617b      	str	r3, [r7, #20]
 800250c:	e009      	b.n	8002522 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	1c5a      	adds	r2, r3, #1
 8002512:	60ba      	str	r2, [r7, #8]
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	4618      	mov	r0, r3
 8002518:	f7ff fb40 	bl	8001b9c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	3301      	adds	r3, #1
 8002520:	617b      	str	r3, [r7, #20]
 8002522:	697a      	ldr	r2, [r7, #20]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	429a      	cmp	r2, r3
 8002528:	dbf1      	blt.n	800250e <_write+0x12>
  }
  return len;
 800252a:	687b      	ldr	r3, [r7, #4]
}
 800252c:	4618      	mov	r0, r3
 800252e:	3718      	adds	r7, #24
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}

08002534 <_close>:

int _close(int file)
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800253c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002540:	4618      	mov	r0, r3
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800255c:	605a      	str	r2, [r3, #4]
  return 0;
 800255e:	2300      	movs	r3, #0
}
 8002560:	4618      	mov	r0, r3
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <_isatty>:

int _isatty(int file)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002574:	2301      	movs	r3, #1
}
 8002576:	4618      	mov	r0, r3
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr

08002582 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002582:	b480      	push	{r7}
 8002584:	b085      	sub	sp, #20
 8002586:	af00      	add	r7, sp, #0
 8002588:	60f8      	str	r0, [r7, #12]
 800258a:	60b9      	str	r1, [r7, #8]
 800258c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800258e:	2300      	movs	r3, #0
}
 8002590:	4618      	mov	r0, r3
 8002592:	3714      	adds	r7, #20
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b086      	sub	sp, #24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025a4:	4a14      	ldr	r2, [pc, #80]	@ (80025f8 <_sbrk+0x5c>)
 80025a6:	4b15      	ldr	r3, [pc, #84]	@ (80025fc <_sbrk+0x60>)
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025b0:	4b13      	ldr	r3, [pc, #76]	@ (8002600 <_sbrk+0x64>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d102      	bne.n	80025be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025b8:	4b11      	ldr	r3, [pc, #68]	@ (8002600 <_sbrk+0x64>)
 80025ba:	4a12      	ldr	r2, [pc, #72]	@ (8002604 <_sbrk+0x68>)
 80025bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025be:	4b10      	ldr	r3, [pc, #64]	@ (8002600 <_sbrk+0x64>)
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4413      	add	r3, r2
 80025c6:	693a      	ldr	r2, [r7, #16]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d207      	bcs.n	80025dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025cc:	f009 fdfa 	bl	800c1c4 <__errno>
 80025d0:	4603      	mov	r3, r0
 80025d2:	220c      	movs	r2, #12
 80025d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025d6:	f04f 33ff 	mov.w	r3, #4294967295
 80025da:	e009      	b.n	80025f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025dc:	4b08      	ldr	r3, [pc, #32]	@ (8002600 <_sbrk+0x64>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025e2:	4b07      	ldr	r3, [pc, #28]	@ (8002600 <_sbrk+0x64>)
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4413      	add	r3, r2
 80025ea:	4a05      	ldr	r2, [pc, #20]	@ (8002600 <_sbrk+0x64>)
 80025ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025ee:	68fb      	ldr	r3, [r7, #12]
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3718      	adds	r7, #24
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	20020000 	.word	0x20020000
 80025fc:	00000400 	.word	0x00000400
 8002600:	20000604 	.word	0x20000604
 8002604:	20001148 	.word	0x20001148

08002608 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800260c:	4b06      	ldr	r3, [pc, #24]	@ (8002628 <SystemInit+0x20>)
 800260e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002612:	4a05      	ldr	r2, [pc, #20]	@ (8002628 <SystemInit+0x20>)
 8002614:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002618:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800261c:	bf00      	nop
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	e000ed00 	.word	0xe000ed00

0800262c <AS5600Init>:
static uint8_t ReadRegister(AS5600_t *device, AS5600Reg reg);
static void ReadRegisterBurst(AS5600_t *device, AS5600Reg reg, uint8_t *data,
		uint8_t length);
static uint16_t ReadRegister16(AS5600_t *device, AS5600Reg reg);

void AS5600Init(AS5600_t *device, I2C_HandleTypeDef *hi2c) {
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	6039      	str	r1, [r7, #0]
	device->hi2c = hi2c;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	683a      	ldr	r2, [r7, #0]
 800263a:	601a      	str	r2, [r3, #0]
}
 800263c:	bf00      	nop
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr

08002648 <AS5600GetAngle>:

uint8_t AS5600GetStatus(AS5600_t *device) {
	return ReadRegister(device, AS5600_STATUS);
}

uint16_t AS5600GetAngle(AS5600_t *device) {
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
	return ReadRegister16(device, AS5600_RAW_ANGLE_1);
 8002650:	210c      	movs	r1, #12
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f000 f833 	bl	80026be <ReadRegister16>
 8002658:	4603      	mov	r3, r0
}
 800265a:	4618      	mov	r0, r3
 800265c:	3708      	adds	r7, #8
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}

08002662 <ReadRegisterBurst>:

	return data;
}

static void ReadRegisterBurst(AS5600_t *device, AS5600Reg reg, uint8_t *data,
		uint8_t length) {
 8002662:	b580      	push	{r7, lr}
 8002664:	b088      	sub	sp, #32
 8002666:	af02      	add	r7, sp, #8
 8002668:	60f8      	str	r0, [r7, #12]
 800266a:	607a      	str	r2, [r7, #4]
 800266c:	461a      	mov	r2, r3
 800266e:	460b      	mov	r3, r1
 8002670:	72fb      	strb	r3, [r7, #11]
 8002672:	4613      	mov	r3, r2
 8002674:	72bb      	strb	r3, [r7, #10]

	HAL_StatusTypeDef status;
	// Transmit register to access.
	status = HAL_I2C_Master_Transmit(device->hi2c, AS5600_I2C_ADDR, (uint8_t *)&reg, 1,
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	6818      	ldr	r0, [r3, #0]
 800267a:	f107 020b 	add.w	r2, r7, #11
 800267e:	f04f 33ff 	mov.w	r3, #4294967295
 8002682:	9300      	str	r3, [sp, #0]
 8002684:	2301      	movs	r3, #1
 8002686:	216c      	movs	r1, #108	@ 0x6c
 8002688:	f000 ff40 	bl	800350c <HAL_I2C_Master_Transmit>
 800268c:	4603      	mov	r3, r0
 800268e:	75fb      	strb	r3, [r7, #23]
			HAL_MAX_DELAY);
	if(status != HAL_OK) {
 8002690:	7dfb      	ldrb	r3, [r7, #23]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d10f      	bne.n	80026b6 <ReadRegisterBurst+0x54>
		return 0xFF;
	}

	// Receive data from specified register for specified length.
	status = HAL_I2C_Master_Receive(device->hi2c, AS5600_I2C_ADDR, data, length,
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	6818      	ldr	r0, [r3, #0]
 800269a:	7abb      	ldrb	r3, [r7, #10]
 800269c:	b29b      	uxth	r3, r3
 800269e:	f04f 32ff 	mov.w	r2, #4294967295
 80026a2:	9200      	str	r2, [sp, #0]
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	216c      	movs	r1, #108	@ 0x6c
 80026a8:	f001 f82e 	bl	8003708 <HAL_I2C_Master_Receive>
 80026ac:	4603      	mov	r3, r0
 80026ae:	75fb      	strb	r3, [r7, #23]
			HAL_MAX_DELAY);
	if(status != HAL_OK) {
 80026b0:	7dfb      	ldrb	r3, [r7, #23]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	e000      	b.n	80026b8 <ReadRegisterBurst+0x56>
		return 0xFF;
 80026b6:	bf00      	nop
		return 0xFF;
	}
}
 80026b8:	3718      	adds	r7, #24
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}

080026be <ReadRegister16>:

static uint16_t ReadRegister16(AS5600_t *device, AS5600Reg reg) {
 80026be:	b580      	push	{r7, lr}
 80026c0:	b084      	sub	sp, #16
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
 80026c6:	460b      	mov	r3, r1
 80026c8:	70fb      	strb	r3, [r7, #3]
	uint16_t data;
	ReadRegisterBurst(device, reg, (uint8_t *)&data, 2);
 80026ca:	f107 020c 	add.w	r2, r7, #12
 80026ce:	78f9      	ldrb	r1, [r7, #3]
 80026d0:	2302      	movs	r3, #2
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f7ff ffc5 	bl	8002662 <ReadRegisterBurst>

	//swap byte order (to little endian)
	uint8_t temp = (uint8_t)(data >> 8);
 80026d8:	89bb      	ldrh	r3, [r7, #12]
 80026da:	0a1b      	lsrs	r3, r3, #8
 80026dc:	b29b      	uxth	r3, r3
 80026de:	73fb      	strb	r3, [r7, #15]
	data = (data << 8) | temp;
 80026e0:	89bb      	ldrh	r3, [r7, #12]
 80026e2:	021b      	lsls	r3, r3, #8
 80026e4:	b21a      	sxth	r2, r3
 80026e6:	7bfb      	ldrb	r3, [r7, #15]
 80026e8:	b21b      	sxth	r3, r3
 80026ea:	4313      	orrs	r3, r2
 80026ec:	b21b      	sxth	r3, r3
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	81bb      	strh	r3, [r7, #12]

	return data;
 80026f2:	89bb      	ldrh	r3, [r7, #12]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3710      	adds	r7, #16
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <AS5600InterfaceInit>:

// Private function prototypes
int GetEncoderSensorCount(EncoderInterface_t *interface);


void AS5600InterfaceInit(EncoderInterface_t *interface, AS5600_t *hwEncoder) {
 80026fc:	b480      	push	{r7}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	6039      	str	r1, [r7, #0]
	interface->hardwareEncoder = hwEncoder;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	683a      	ldr	r2, [r7, #0]
 800270a:	601a      	str	r2, [r3, #0]
	interface->GetEncoderSensorCount = &GetEncoderSensorCount;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	4a04      	ldr	r2, [pc, #16]	@ (8002720 <AS5600InterfaceInit+0x24>)
 8002710:	605a      	str	r2, [r3, #4]
}
 8002712:	bf00      	nop
 8002714:	370c      	adds	r7, #12
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	08002725 	.word	0x08002725

08002724 <GetEncoderSensorCount>:

int GetEncoderSensorCount(EncoderInterface_t *interface) {
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
	return AS5600GetAngle((AS5600_t *)interface->hardwareEncoder);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4618      	mov	r0, r3
 8002732:	f7ff ff89 	bl	8002648 <AS5600GetAngle>
 8002736:	4603      	mov	r3, r0
}
 8002738:	4618      	mov	r0, r3
 800273a:	3708      	adds	r7, #8
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <BTS7960Init>:
	// Ensure motor is powered off for safety
	BTS7960SetPower(driver, 0);
}

void BTS7960Init(BTS7960_t *driver, TIM_HandleTypeDef *htim,
		uint32_t forwardPwmCh, uint32_t reversePwmCh) {
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	607a      	str	r2, [r7, #4]
 800274c:	603b      	str	r3, [r7, #0]
	driver->enableInit = false;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2200      	movs	r2, #0
 8002752:	701a      	strb	r2, [r3, #0]
	driver->htim = htim;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	68ba      	ldr	r2, [r7, #8]
 8002758:	615a      	str	r2, [r3, #20]
	driver->forwardPwmCh = forwardPwmCh;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	619a      	str	r2, [r3, #24]
	driver->reversePwmCh = reversePwmCh;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	683a      	ldr	r2, [r7, #0]
 8002764:	61da      	str	r2, [r3, #28]

	// Ensure motor is powered off for safety
	BTS7960SetPower(driver, 0);
 8002766:	2100      	movs	r1, #0
 8002768:	68f8      	ldr	r0, [r7, #12]
 800276a:	f000 f805 	bl	8002778 <BTS7960SetPower>
}
 800276e:	bf00      	nop
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
	...

08002778 <BTS7960SetPower>:

void BTS7960SetPower(BTS7960_t *driver, int power) {
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
	driver->power = Constrain(power, -BTS7690_MAX_PWM_POWER,
 8002782:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8002786:	4998      	ldr	r1, [pc, #608]	@ (80029e8 <BTS7960SetPower+0x270>)
 8002788:	6838      	ldr	r0, [r7, #0]
 800278a:	f7ff f80a 	bl	80017a2 <Constrain>
 800278e:	4602      	mov	r2, r0
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	621a      	str	r2, [r3, #32]
			BTS7690_MAX_PWM_POWER);

	// Determine direction signals
	if(driver->power > 0) {
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6a1b      	ldr	r3, [r3, #32]
 8002798:	2b00      	cmp	r3, #0
 800279a:	dd7a      	ble.n	8002892 <BTS7960SetPower+0x11a>
		if(driver->enableInit) {
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d00b      	beq.n	80027bc <BTS7960SetPower+0x44>
			GPIOSetState(&driver->forwardEn, GPIO_HIGH);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	3304      	adds	r3, #4
 80027a8:	2100      	movs	r1, #0
 80027aa:	4618      	mov	r0, r3
 80027ac:	f000 f9c6 	bl	8002b3c <GPIOSetState>
			GPIOSetState(&driver->reverseEn, GPIO_LOW);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	330c      	adds	r3, #12
 80027b4:	2101      	movs	r1, #1
 80027b6:	4618      	mov	r0, r3
 80027b8:	f000 f9c0 	bl	8002b3c <GPIOSetState>
		}
		__HAL_TIM_SET_COMPARE(driver->htim, driver->forwardPwmCh,
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	699b      	ldr	r3, [r3, #24]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d10e      	bne.n	80027e2 <BTS7960SetPower+0x6a>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6a1b      	ldr	r3, [r3, #32]
 80027c8:	ee07 3a90 	vmov	s15, r3
 80027cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	695b      	ldr	r3, [r3, #20]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	ee17 2a90 	vmov	r2, s15
 80027de:	635a      	str	r2, [r3, #52]	@ 0x34
 80027e0:	e033      	b.n	800284a <BTS7960SetPower+0xd2>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	699b      	ldr	r3, [r3, #24]
 80027e6:	2b04      	cmp	r3, #4
 80027e8:	d10e      	bne.n	8002808 <BTS7960SetPower+0x90>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6a1b      	ldr	r3, [r3, #32]
 80027ee:	ee07 3a90 	vmov	s15, r3
 80027f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	695b      	ldr	r3, [r3, #20]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	ee17 3a90 	vmov	r3, s15
 8002804:	6393      	str	r3, [r2, #56]	@ 0x38
 8002806:	e020      	b.n	800284a <BTS7960SetPower+0xd2>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	2b08      	cmp	r3, #8
 800280e:	d10e      	bne.n	800282e <BTS7960SetPower+0xb6>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6a1b      	ldr	r3, [r3, #32]
 8002814:	ee07 3a90 	vmov	s15, r3
 8002818:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800281c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	695b      	ldr	r3, [r3, #20]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	ee17 3a90 	vmov	r3, s15
 800282a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800282c:	e00d      	b.n	800284a <BTS7960SetPower+0xd2>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a1b      	ldr	r3, [r3, #32]
 8002832:	ee07 3a90 	vmov	s15, r3
 8002836:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800283a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	695b      	ldr	r3, [r3, #20]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	ee17 3a90 	vmov	r3, s15
 8002848:	6413      	str	r3, [r2, #64]	@ 0x40
				(int)(driver->power * BTS7690_FORWARD_DIR_POWER_SCALE));
		__HAL_TIM_SET_COMPARE(driver->htim, driver->reversePwmCh, 0);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	69db      	ldr	r3, [r3, #28]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d105      	bne.n	800285e <BTS7960SetPower+0xe6>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	695b      	ldr	r3, [r3, #20]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2200      	movs	r2, #0
 800285a:	635a      	str	r2, [r3, #52]	@ 0x34
		}

		__HAL_TIM_SET_COMPARE(driver->htim, driver->forwardPwmCh, 0);
		__HAL_TIM_SET_COMPARE(driver->htim, driver->reversePwmCh, 0);
	}
}
 800285c:	e0f9      	b.n	8002a52 <BTS7960SetPower+0x2da>
		__HAL_TIM_SET_COMPARE(driver->htim, driver->reversePwmCh, 0);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	2b04      	cmp	r3, #4
 8002864:	d105      	bne.n	8002872 <BTS7960SetPower+0xfa>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	695b      	ldr	r3, [r3, #20]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	2300      	movs	r3, #0
 800286e:	6393      	str	r3, [r2, #56]	@ 0x38
 8002870:	e0ef      	b.n	8002a52 <BTS7960SetPower+0x2da>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	69db      	ldr	r3, [r3, #28]
 8002876:	2b08      	cmp	r3, #8
 8002878:	d105      	bne.n	8002886 <BTS7960SetPower+0x10e>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	695b      	ldr	r3, [r3, #20]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	2300      	movs	r3, #0
 8002882:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002884:	e0e5      	b.n	8002a52 <BTS7960SetPower+0x2da>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	695b      	ldr	r3, [r3, #20]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	2300      	movs	r3, #0
 800288e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002890:	e0df      	b.n	8002a52 <BTS7960SetPower+0x2da>
	else if(driver->power < 0) {
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6a1b      	ldr	r3, [r3, #32]
 8002896:	2b00      	cmp	r3, #0
 8002898:	f280 8082 	bge.w	80029a0 <BTS7960SetPower+0x228>
		if(driver->enableInit) {
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d00b      	beq.n	80028bc <BTS7960SetPower+0x144>
			GPIOSetState(&driver->forwardEn, GPIO_LOW);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	3304      	adds	r3, #4
 80028a8:	2101      	movs	r1, #1
 80028aa:	4618      	mov	r0, r3
 80028ac:	f000 f946 	bl	8002b3c <GPIOSetState>
			GPIOSetState(&driver->reverseEn, GPIO_HIGH);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	330c      	adds	r3, #12
 80028b4:	2100      	movs	r1, #0
 80028b6:	4618      	mov	r0, r3
 80028b8:	f000 f940 	bl	8002b3c <GPIOSetState>
		__HAL_TIM_SET_COMPARE(driver->htim, driver->forwardPwmCh, 0);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	699b      	ldr	r3, [r3, #24]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d105      	bne.n	80028d0 <BTS7960SetPower+0x158>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	695b      	ldr	r3, [r3, #20]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2200      	movs	r2, #0
 80028cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80028ce:	e018      	b.n	8002902 <BTS7960SetPower+0x18a>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	699b      	ldr	r3, [r3, #24]
 80028d4:	2b04      	cmp	r3, #4
 80028d6:	d105      	bne.n	80028e4 <BTS7960SetPower+0x16c>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	695b      	ldr	r3, [r3, #20]
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	2300      	movs	r3, #0
 80028e0:	6393      	str	r3, [r2, #56]	@ 0x38
 80028e2:	e00e      	b.n	8002902 <BTS7960SetPower+0x18a>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	2b08      	cmp	r3, #8
 80028ea:	d105      	bne.n	80028f8 <BTS7960SetPower+0x180>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	695b      	ldr	r3, [r3, #20]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	2300      	movs	r3, #0
 80028f4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80028f6:	e004      	b.n	8002902 <BTS7960SetPower+0x18a>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	695b      	ldr	r3, [r3, #20]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	2300      	movs	r3, #0
 8002900:	6413      	str	r3, [r2, #64]	@ 0x40
		__HAL_TIM_SET_COMPARE(driver->htim, driver->reversePwmCh,
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	69db      	ldr	r3, [r3, #28]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d10f      	bne.n	800292a <BTS7960SetPower+0x1b2>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a1b      	ldr	r3, [r3, #32]
 800290e:	ee07 3a90 	vmov	s15, r3
 8002912:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002916:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800291a:	ee17 3a90 	vmov	r3, s15
 800291e:	425a      	negs	r2, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	695b      	ldr	r3, [r3, #20]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002928:	e093      	b.n	8002a52 <BTS7960SetPower+0x2da>
		__HAL_TIM_SET_COMPARE(driver->htim, driver->reversePwmCh,
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	69db      	ldr	r3, [r3, #28]
 800292e:	2b04      	cmp	r3, #4
 8002930:	d110      	bne.n	8002954 <BTS7960SetPower+0x1dc>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6a1b      	ldr	r3, [r3, #32]
 8002936:	ee07 3a90 	vmov	s15, r3
 800293a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800293e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002942:	ee17 3a90 	vmov	r3, s15
 8002946:	4259      	negs	r1, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	695b      	ldr	r3, [r3, #20]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	460b      	mov	r3, r1
 8002950:	6393      	str	r3, [r2, #56]	@ 0x38
 8002952:	e07e      	b.n	8002a52 <BTS7960SetPower+0x2da>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	69db      	ldr	r3, [r3, #28]
 8002958:	2b08      	cmp	r3, #8
 800295a:	d110      	bne.n	800297e <BTS7960SetPower+0x206>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6a1b      	ldr	r3, [r3, #32]
 8002960:	ee07 3a90 	vmov	s15, r3
 8002964:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002968:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800296c:	ee17 3a90 	vmov	r3, s15
 8002970:	4259      	negs	r1, r3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	695b      	ldr	r3, [r3, #20]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	460b      	mov	r3, r1
 800297a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800297c:	e069      	b.n	8002a52 <BTS7960SetPower+0x2da>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a1b      	ldr	r3, [r3, #32]
 8002982:	ee07 3a90 	vmov	s15, r3
 8002986:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800298a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800298e:	ee17 3a90 	vmov	r3, s15
 8002992:	4259      	negs	r1, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	695b      	ldr	r3, [r3, #20]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	460b      	mov	r3, r1
 800299c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800299e:	e058      	b.n	8002a52 <BTS7960SetPower+0x2da>
		if(driver->enableInit) {
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d00b      	beq.n	80029c0 <BTS7960SetPower+0x248>
			GPIOSetState(&driver->forwardEn, GPIO_LOW);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	3304      	adds	r3, #4
 80029ac:	2101      	movs	r1, #1
 80029ae:	4618      	mov	r0, r3
 80029b0:	f000 f8c4 	bl	8002b3c <GPIOSetState>
			GPIOSetState(&driver->reverseEn, GPIO_LOW);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	330c      	adds	r3, #12
 80029b8:	2101      	movs	r1, #1
 80029ba:	4618      	mov	r0, r3
 80029bc:	f000 f8be 	bl	8002b3c <GPIOSetState>
		__HAL_TIM_SET_COMPARE(driver->htim, driver->forwardPwmCh, 0);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	699b      	ldr	r3, [r3, #24]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d105      	bne.n	80029d4 <BTS7960SetPower+0x25c>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	695b      	ldr	r3, [r3, #20]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2200      	movs	r2, #0
 80029d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80029d2:	e01a      	b.n	8002a0a <BTS7960SetPower+0x292>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	699b      	ldr	r3, [r3, #24]
 80029d8:	2b04      	cmp	r3, #4
 80029da:	d107      	bne.n	80029ec <BTS7960SetPower+0x274>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	695b      	ldr	r3, [r3, #20]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	2300      	movs	r3, #0
 80029e4:	6393      	str	r3, [r2, #56]	@ 0x38
 80029e6:	e010      	b.n	8002a0a <BTS7960SetPower+0x292>
 80029e8:	ffffed41 	.word	0xffffed41
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	699b      	ldr	r3, [r3, #24]
 80029f0:	2b08      	cmp	r3, #8
 80029f2:	d105      	bne.n	8002a00 <BTS7960SetPower+0x288>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	695b      	ldr	r3, [r3, #20]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	2300      	movs	r3, #0
 80029fc:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80029fe:	e004      	b.n	8002a0a <BTS7960SetPower+0x292>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	695b      	ldr	r3, [r3, #20]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	2300      	movs	r3, #0
 8002a08:	6413      	str	r3, [r2, #64]	@ 0x40
		__HAL_TIM_SET_COMPARE(driver->htim, driver->reversePwmCh, 0);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	69db      	ldr	r3, [r3, #28]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d105      	bne.n	8002a1e <BTS7960SetPower+0x2a6>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	695b      	ldr	r3, [r3, #20]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002a1c:	e019      	b.n	8002a52 <BTS7960SetPower+0x2da>
		__HAL_TIM_SET_COMPARE(driver->htim, driver->reversePwmCh, 0);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	69db      	ldr	r3, [r3, #28]
 8002a22:	2b04      	cmp	r3, #4
 8002a24:	d105      	bne.n	8002a32 <BTS7960SetPower+0x2ba>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	695b      	ldr	r3, [r3, #20]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002a30:	e00f      	b.n	8002a52 <BTS7960SetPower+0x2da>
		__HAL_TIM_SET_COMPARE(driver->htim, driver->reversePwmCh, 0);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	69db      	ldr	r3, [r3, #28]
 8002a36:	2b08      	cmp	r3, #8
 8002a38:	d105      	bne.n	8002a46 <BTS7960SetPower+0x2ce>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	695b      	ldr	r3, [r3, #20]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	2300      	movs	r3, #0
 8002a42:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002a44:	e005      	b.n	8002a52 <BTS7960SetPower+0x2da>
		__HAL_TIM_SET_COMPARE(driver->htim, driver->reversePwmCh, 0);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	695b      	ldr	r3, [r3, #20]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002a50:	e7ff      	b.n	8002a52 <BTS7960SetPower+0x2da>
 8002a52:	bf00      	nop
 8002a54:	3708      	adds	r7, #8
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop

08002a5c <BTS7960GetPower>:

int BTS7960GetPower(BTS7960_t *driver) {
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
	return driver->power;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6a1b      	ldr	r3, [r3, #32]
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <BTS7960InterfaceInit>:

// Private function prototypes
int MotorIGetPower(MotorInterface_t *interface);
void MotorISetPower(MotorInterface_t *interface, int power);

void BTS7960InterfaceInit(MotorInterface_t *interface, BTS7960_t *driver) {
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	6039      	str	r1, [r7, #0]
	interface->hardwareMotor = driver;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	683a      	ldr	r2, [r7, #0]
 8002a82:	601a      	str	r2, [r3, #0]
	interface->MotorGetPower = &MotorIGetPower;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	4a05      	ldr	r2, [pc, #20]	@ (8002a9c <BTS7960InterfaceInit+0x28>)
 8002a88:	605a      	str	r2, [r3, #4]
	interface->MotorSetPower = &MotorISetPower;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a04      	ldr	r2, [pc, #16]	@ (8002aa0 <BTS7960InterfaceInit+0x2c>)
 8002a8e:	609a      	str	r2, [r3, #8]
}
 8002a90:	bf00      	nop
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr
 8002a9c:	08002aa5 	.word	0x08002aa5
 8002aa0:	08002ac1 	.word	0x08002ac1

08002aa4 <MotorIGetPower>:

int MotorIGetPower(MotorInterface_t *interface) {
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
	return BTS7960GetPower((BTS7960_t *)interface->hardwareMotor);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f7ff ffd3 	bl	8002a5c <BTS7960GetPower>
 8002ab6:	4603      	mov	r3, r0
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3708      	adds	r7, #8
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <MotorISetPower>:

void MotorISetPower(MotorInterface_t *interface, int power) {
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b082      	sub	sp, #8
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
	BTS7960SetPower((BTS7960_t *)interface->hardwareMotor, power);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	6839      	ldr	r1, [r7, #0]
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7ff fe51 	bl	8002778 <BTS7960SetPower>
}
 8002ad6:	bf00      	nop
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}

08002ade <GPIOInit>:
 *      Author: Jennyston
 */

#include "peripherals/gpio.h"

void GPIOInit(GPIO_t *gpio, GPIO_TypeDef *port, uint16_t pin) {
 8002ade:	b480      	push	{r7}
 8002ae0:	b085      	sub	sp, #20
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	60f8      	str	r0, [r7, #12]
 8002ae6:	60b9      	str	r1, [r7, #8]
 8002ae8:	4613      	mov	r3, r2
 8002aea:	80fb      	strh	r3, [r7, #6]
	gpio->port = port;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	68ba      	ldr	r2, [r7, #8]
 8002af0:	601a      	str	r2, [r3, #0]
	gpio->pin = pin;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	88fa      	ldrh	r2, [r7, #6]
 8002af6:	809a      	strh	r2, [r3, #4]
//	gpio->hcomp = NULL;
}
 8002af8:	bf00      	nop
 8002afa:	3714      	adds	r7, #20
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <GPIOGetState>:
//	gpio->port = NULL;
//	gpio->pin = 0;
//	gpio->hcomp = hcomp;
//}

GPIOState GPIOGetState(GPIO_t *gpio) {
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
	if(gpio->port != NULL) {
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d00e      	beq.n	8002b32 <GPIOGetState+0x2e>
		return HAL_GPIO_ReadPin(gpio->port, gpio->pin) == GPIO_PIN_SET ?
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	889b      	ldrh	r3, [r3, #4]
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	4610      	mov	r0, r2
 8002b20:	f000 fb7e 	bl	8003220 <HAL_GPIO_ReadPin>
 8002b24:	4603      	mov	r3, r0
				GPIO_HIGH : GPIO_LOW;
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	bf14      	ite	ne
 8002b2a:	2301      	movne	r3, #1
 8002b2c:	2300      	moveq	r3, #0
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	e000      	b.n	8002b34 <GPIOGetState+0x30>
//	else if (gpio->hcomp != NULL) {
//		return HAL_COMP_GetOutputLevel(gpio->hcomp) == COMP_OUTPUTLEVEL_HIGH ?
//				GPIO_HIGH : GPIO_LOW;
//	}
	else {
		return GPIO_LOW;
 8002b32:	2301      	movs	r3, #1
	}
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3708      	adds	r7, #8
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <GPIOSetState>:

void GPIOSetState(GPIO_t *gpio, GPIOState state) {
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	460b      	mov	r3, r1
 8002b46:	70fb      	strb	r3, [r7, #3]
	if(gpio->port != NULL) {
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d00c      	beq.n	8002b6a <GPIOSetState+0x2e>
		HAL_GPIO_WritePin(gpio->port, gpio->pin, state == GPIO_HIGH ?
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6818      	ldr	r0, [r3, #0]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	8899      	ldrh	r1, [r3, #4]
 8002b58:	78fb      	ldrb	r3, [r7, #3]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	bf0c      	ite	eq
 8002b5e:	2301      	moveq	r3, #1
 8002b60:	2300      	movne	r3, #0
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	461a      	mov	r2, r3
 8002b66:	f000 fb73 	bl	8003250 <HAL_GPIO_WritePin>
				GPIO_PIN_SET : GPIO_PIN_RESET);
	}
}
 8002b6a:	bf00      	nop
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
	...

08002b74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002b74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002bac <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002b78:	f7ff fd46 	bl	8002608 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b7c:	480c      	ldr	r0, [pc, #48]	@ (8002bb0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b7e:	490d      	ldr	r1, [pc, #52]	@ (8002bb4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b80:	4a0d      	ldr	r2, [pc, #52]	@ (8002bb8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b84:	e002      	b.n	8002b8c <LoopCopyDataInit>

08002b86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b8a:	3304      	adds	r3, #4

08002b8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b90:	d3f9      	bcc.n	8002b86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b92:	4a0a      	ldr	r2, [pc, #40]	@ (8002bbc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b94:	4c0a      	ldr	r4, [pc, #40]	@ (8002bc0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b98:	e001      	b.n	8002b9e <LoopFillZerobss>

08002b9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b9c:	3204      	adds	r2, #4

08002b9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ba0:	d3fb      	bcc.n	8002b9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ba2:	f009 fb15 	bl	800c1d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ba6:	f7ff f847 	bl	8001c38 <main>
  bx  lr    
 8002baa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002bac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002bb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bb4:	200002d4 	.word	0x200002d4
  ldr r2, =_sidata
 8002bb8:	0800f098 	.word	0x0800f098
  ldr r2, =_sbss
 8002bbc:	200002d4 	.word	0x200002d4
  ldr r4, =_ebss
 8002bc0:	20001144 	.word	0x20001144

08002bc4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bc4:	e7fe      	b.n	8002bc4 <ADC_IRQHandler>
	...

08002bc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002bcc:	4b0e      	ldr	r3, [pc, #56]	@ (8002c08 <HAL_Init+0x40>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a0d      	ldr	r2, [pc, #52]	@ (8002c08 <HAL_Init+0x40>)
 8002bd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002c08 <HAL_Init+0x40>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a0a      	ldr	r2, [pc, #40]	@ (8002c08 <HAL_Init+0x40>)
 8002bde:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002be2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002be4:	4b08      	ldr	r3, [pc, #32]	@ (8002c08 <HAL_Init+0x40>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a07      	ldr	r2, [pc, #28]	@ (8002c08 <HAL_Init+0x40>)
 8002bea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bf0:	2003      	movs	r0, #3
 8002bf2:	f000 f94f 	bl	8002e94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002bf6:	200f      	movs	r0, #15
 8002bf8:	f000 f808 	bl	8002c0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bfc:	f7ff fa56 	bl	80020ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	40023c00 	.word	0x40023c00

08002c0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c14:	4b12      	ldr	r3, [pc, #72]	@ (8002c60 <HAL_InitTick+0x54>)
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	4b12      	ldr	r3, [pc, #72]	@ (8002c64 <HAL_InitTick+0x58>)
 8002c1a:	781b      	ldrb	r3, [r3, #0]
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c22:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f000 f967 	bl	8002efe <HAL_SYSTICK_Config>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d001      	beq.n	8002c3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e00e      	b.n	8002c58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2b0f      	cmp	r3, #15
 8002c3e:	d80a      	bhi.n	8002c56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c40:	2200      	movs	r2, #0
 8002c42:	6879      	ldr	r1, [r7, #4]
 8002c44:	f04f 30ff 	mov.w	r0, #4294967295
 8002c48:	f000 f92f 	bl	8002eaa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c4c:	4a06      	ldr	r2, [pc, #24]	@ (8002c68 <HAL_InitTick+0x5c>)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c52:	2300      	movs	r3, #0
 8002c54:	e000      	b.n	8002c58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3708      	adds	r7, #8
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	20000000 	.word	0x20000000
 8002c64:	20000008 	.word	0x20000008
 8002c68:	20000004 	.word	0x20000004

08002c6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c70:	4b06      	ldr	r3, [pc, #24]	@ (8002c8c <HAL_IncTick+0x20>)
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	461a      	mov	r2, r3
 8002c76:	4b06      	ldr	r3, [pc, #24]	@ (8002c90 <HAL_IncTick+0x24>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4413      	add	r3, r2
 8002c7c:	4a04      	ldr	r2, [pc, #16]	@ (8002c90 <HAL_IncTick+0x24>)
 8002c7e:	6013      	str	r3, [r2, #0]
}
 8002c80:	bf00      	nop
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	20000008 	.word	0x20000008
 8002c90:	20000608 	.word	0x20000608

08002c94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
  return uwTick;
 8002c98:	4b03      	ldr	r3, [pc, #12]	@ (8002ca8 <HAL_GetTick+0x14>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	20000608 	.word	0x20000608

08002cac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cb4:	f7ff ffee 	bl	8002c94 <HAL_GetTick>
 8002cb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cc4:	d005      	beq.n	8002cd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf0 <HAL_Delay+0x44>)
 8002cc8:	781b      	ldrb	r3, [r3, #0]
 8002cca:	461a      	mov	r2, r3
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	4413      	add	r3, r2
 8002cd0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002cd2:	bf00      	nop
 8002cd4:	f7ff ffde 	bl	8002c94 <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	68fa      	ldr	r2, [r7, #12]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d8f7      	bhi.n	8002cd4 <HAL_Delay+0x28>
  {
  }
}
 8002ce4:	bf00      	nop
 8002ce6:	bf00      	nop
 8002ce8:	3710      	adds	r7, #16
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	20000008 	.word	0x20000008

08002cf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b085      	sub	sp, #20
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f003 0307 	and.w	r3, r3, #7
 8002d02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d04:	4b0c      	ldr	r3, [pc, #48]	@ (8002d38 <__NVIC_SetPriorityGrouping+0x44>)
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d0a:	68ba      	ldr	r2, [r7, #8]
 8002d0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d10:	4013      	ands	r3, r2
 8002d12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d1c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d26:	4a04      	ldr	r2, [pc, #16]	@ (8002d38 <__NVIC_SetPriorityGrouping+0x44>)
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	60d3      	str	r3, [r2, #12]
}
 8002d2c:	bf00      	nop
 8002d2e:	3714      	adds	r7, #20
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr
 8002d38:	e000ed00 	.word	0xe000ed00

08002d3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d40:	4b04      	ldr	r3, [pc, #16]	@ (8002d54 <__NVIC_GetPriorityGrouping+0x18>)
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	0a1b      	lsrs	r3, r3, #8
 8002d46:	f003 0307 	and.w	r3, r3, #7
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr
 8002d54:	e000ed00 	.word	0xe000ed00

08002d58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	4603      	mov	r3, r0
 8002d60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	db0b      	blt.n	8002d82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d6a:	79fb      	ldrb	r3, [r7, #7]
 8002d6c:	f003 021f 	and.w	r2, r3, #31
 8002d70:	4907      	ldr	r1, [pc, #28]	@ (8002d90 <__NVIC_EnableIRQ+0x38>)
 8002d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d76:	095b      	lsrs	r3, r3, #5
 8002d78:	2001      	movs	r0, #1
 8002d7a:	fa00 f202 	lsl.w	r2, r0, r2
 8002d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d82:	bf00      	nop
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop
 8002d90:	e000e100 	.word	0xe000e100

08002d94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	6039      	str	r1, [r7, #0]
 8002d9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	db0a      	blt.n	8002dbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	b2da      	uxtb	r2, r3
 8002dac:	490c      	ldr	r1, [pc, #48]	@ (8002de0 <__NVIC_SetPriority+0x4c>)
 8002dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db2:	0112      	lsls	r2, r2, #4
 8002db4:	b2d2      	uxtb	r2, r2
 8002db6:	440b      	add	r3, r1
 8002db8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dbc:	e00a      	b.n	8002dd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	b2da      	uxtb	r2, r3
 8002dc2:	4908      	ldr	r1, [pc, #32]	@ (8002de4 <__NVIC_SetPriority+0x50>)
 8002dc4:	79fb      	ldrb	r3, [r7, #7]
 8002dc6:	f003 030f 	and.w	r3, r3, #15
 8002dca:	3b04      	subs	r3, #4
 8002dcc:	0112      	lsls	r2, r2, #4
 8002dce:	b2d2      	uxtb	r2, r2
 8002dd0:	440b      	add	r3, r1
 8002dd2:	761a      	strb	r2, [r3, #24]
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr
 8002de0:	e000e100 	.word	0xe000e100
 8002de4:	e000ed00 	.word	0xe000ed00

08002de8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b089      	sub	sp, #36	@ 0x24
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f003 0307 	and.w	r3, r3, #7
 8002dfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	f1c3 0307 	rsb	r3, r3, #7
 8002e02:	2b04      	cmp	r3, #4
 8002e04:	bf28      	it	cs
 8002e06:	2304      	movcs	r3, #4
 8002e08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	3304      	adds	r3, #4
 8002e0e:	2b06      	cmp	r3, #6
 8002e10:	d902      	bls.n	8002e18 <NVIC_EncodePriority+0x30>
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	3b03      	subs	r3, #3
 8002e16:	e000      	b.n	8002e1a <NVIC_EncodePriority+0x32>
 8002e18:	2300      	movs	r3, #0
 8002e1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	fa02 f303 	lsl.w	r3, r2, r3
 8002e26:	43da      	mvns	r2, r3
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	401a      	ands	r2, r3
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e30:	f04f 31ff 	mov.w	r1, #4294967295
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3a:	43d9      	mvns	r1, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e40:	4313      	orrs	r3, r2
         );
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3724      	adds	r7, #36	@ 0x24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
	...

08002e50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e60:	d301      	bcc.n	8002e66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e62:	2301      	movs	r3, #1
 8002e64:	e00f      	b.n	8002e86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e66:	4a0a      	ldr	r2, [pc, #40]	@ (8002e90 <SysTick_Config+0x40>)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	3b01      	subs	r3, #1
 8002e6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e6e:	210f      	movs	r1, #15
 8002e70:	f04f 30ff 	mov.w	r0, #4294967295
 8002e74:	f7ff ff8e 	bl	8002d94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e78:	4b05      	ldr	r3, [pc, #20]	@ (8002e90 <SysTick_Config+0x40>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e7e:	4b04      	ldr	r3, [pc, #16]	@ (8002e90 <SysTick_Config+0x40>)
 8002e80:	2207      	movs	r2, #7
 8002e82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3708      	adds	r7, #8
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	e000e010 	.word	0xe000e010

08002e94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f7ff ff29 	bl	8002cf4 <__NVIC_SetPriorityGrouping>
}
 8002ea2:	bf00      	nop
 8002ea4:	3708      	adds	r7, #8
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}

08002eaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	b086      	sub	sp, #24
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	60b9      	str	r1, [r7, #8]
 8002eb4:	607a      	str	r2, [r7, #4]
 8002eb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ebc:	f7ff ff3e 	bl	8002d3c <__NVIC_GetPriorityGrouping>
 8002ec0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ec2:	687a      	ldr	r2, [r7, #4]
 8002ec4:	68b9      	ldr	r1, [r7, #8]
 8002ec6:	6978      	ldr	r0, [r7, #20]
 8002ec8:	f7ff ff8e 	bl	8002de8 <NVIC_EncodePriority>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ed2:	4611      	mov	r1, r2
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f7ff ff5d 	bl	8002d94 <__NVIC_SetPriority>
}
 8002eda:	bf00      	nop
 8002edc:	3718      	adds	r7, #24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}

08002ee2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	b082      	sub	sp, #8
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	4603      	mov	r3, r0
 8002eea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7ff ff31 	bl	8002d58 <__NVIC_EnableIRQ>
}
 8002ef6:	bf00      	nop
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002efe:	b580      	push	{r7, lr}
 8002f00:	b082      	sub	sp, #8
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f7ff ffa2 	bl	8002e50 <SysTick_Config>
 8002f0c:	4603      	mov	r3, r0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3708      	adds	r7, #8
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
	...

08002f18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b089      	sub	sp, #36	@ 0x24
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f22:	2300      	movs	r3, #0
 8002f24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f26:	2300      	movs	r3, #0
 8002f28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f2e:	2300      	movs	r3, #0
 8002f30:	61fb      	str	r3, [r7, #28]
 8002f32:	e159      	b.n	80031e8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f34:	2201      	movs	r2, #1
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	697a      	ldr	r2, [r7, #20]
 8002f44:	4013      	ands	r3, r2
 8002f46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f48:	693a      	ldr	r2, [r7, #16]
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	f040 8148 	bne.w	80031e2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	f003 0303 	and.w	r3, r3, #3
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d005      	beq.n	8002f6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d130      	bne.n	8002fcc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	005b      	lsls	r3, r3, #1
 8002f74:	2203      	movs	r2, #3
 8002f76:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7a:	43db      	mvns	r3, r3
 8002f7c:	69ba      	ldr	r2, [r7, #24]
 8002f7e:	4013      	ands	r3, r2
 8002f80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	68da      	ldr	r2, [r3, #12]
 8002f86:	69fb      	ldr	r3, [r7, #28]
 8002f88:	005b      	lsls	r3, r3, #1
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	69ba      	ldr	r2, [r7, #24]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	69ba      	ldr	r2, [r7, #24]
 8002f98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa8:	43db      	mvns	r3, r3
 8002faa:	69ba      	ldr	r2, [r7, #24]
 8002fac:	4013      	ands	r3, r2
 8002fae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	091b      	lsrs	r3, r3, #4
 8002fb6:	f003 0201 	and.w	r2, r3, #1
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc0:	69ba      	ldr	r2, [r7, #24]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f003 0303 	and.w	r3, r3, #3
 8002fd4:	2b03      	cmp	r3, #3
 8002fd6:	d017      	beq.n	8003008 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	005b      	lsls	r3, r3, #1
 8002fe2:	2203      	movs	r2, #3
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	43db      	mvns	r3, r3
 8002fea:	69ba      	ldr	r2, [r7, #24]
 8002fec:	4013      	ands	r3, r2
 8002fee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	689a      	ldr	r2, [r3, #8]
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	69ba      	ldr	r2, [r7, #24]
 8003006:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f003 0303 	and.w	r3, r3, #3
 8003010:	2b02      	cmp	r3, #2
 8003012:	d123      	bne.n	800305c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	08da      	lsrs	r2, r3, #3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	3208      	adds	r2, #8
 800301c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003020:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003022:	69fb      	ldr	r3, [r7, #28]
 8003024:	f003 0307 	and.w	r3, r3, #7
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	220f      	movs	r2, #15
 800302c:	fa02 f303 	lsl.w	r3, r2, r3
 8003030:	43db      	mvns	r3, r3
 8003032:	69ba      	ldr	r2, [r7, #24]
 8003034:	4013      	ands	r3, r2
 8003036:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	691a      	ldr	r2, [r3, #16]
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	f003 0307 	and.w	r3, r3, #7
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	69ba      	ldr	r2, [r7, #24]
 800304a:	4313      	orrs	r3, r2
 800304c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	08da      	lsrs	r2, r3, #3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	3208      	adds	r2, #8
 8003056:	69b9      	ldr	r1, [r7, #24]
 8003058:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	005b      	lsls	r3, r3, #1
 8003066:	2203      	movs	r2, #3
 8003068:	fa02 f303 	lsl.w	r3, r2, r3
 800306c:	43db      	mvns	r3, r3
 800306e:	69ba      	ldr	r2, [r7, #24]
 8003070:	4013      	ands	r3, r2
 8003072:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f003 0203 	and.w	r2, r3, #3
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	005b      	lsls	r3, r3, #1
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	69ba      	ldr	r2, [r7, #24]
 8003086:	4313      	orrs	r3, r2
 8003088:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003098:	2b00      	cmp	r3, #0
 800309a:	f000 80a2 	beq.w	80031e2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800309e:	2300      	movs	r3, #0
 80030a0:	60fb      	str	r3, [r7, #12]
 80030a2:	4b57      	ldr	r3, [pc, #348]	@ (8003200 <HAL_GPIO_Init+0x2e8>)
 80030a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030a6:	4a56      	ldr	r2, [pc, #344]	@ (8003200 <HAL_GPIO_Init+0x2e8>)
 80030a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80030ae:	4b54      	ldr	r3, [pc, #336]	@ (8003200 <HAL_GPIO_Init+0x2e8>)
 80030b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030b6:	60fb      	str	r3, [r7, #12]
 80030b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030ba:	4a52      	ldr	r2, [pc, #328]	@ (8003204 <HAL_GPIO_Init+0x2ec>)
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	089b      	lsrs	r3, r3, #2
 80030c0:	3302      	adds	r3, #2
 80030c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	f003 0303 	and.w	r3, r3, #3
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	220f      	movs	r2, #15
 80030d2:	fa02 f303 	lsl.w	r3, r2, r3
 80030d6:	43db      	mvns	r3, r3
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	4013      	ands	r3, r2
 80030dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a49      	ldr	r2, [pc, #292]	@ (8003208 <HAL_GPIO_Init+0x2f0>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d019      	beq.n	800311a <HAL_GPIO_Init+0x202>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a48      	ldr	r2, [pc, #288]	@ (800320c <HAL_GPIO_Init+0x2f4>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d013      	beq.n	8003116 <HAL_GPIO_Init+0x1fe>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a47      	ldr	r2, [pc, #284]	@ (8003210 <HAL_GPIO_Init+0x2f8>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d00d      	beq.n	8003112 <HAL_GPIO_Init+0x1fa>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a46      	ldr	r2, [pc, #280]	@ (8003214 <HAL_GPIO_Init+0x2fc>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d007      	beq.n	800310e <HAL_GPIO_Init+0x1f6>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a45      	ldr	r2, [pc, #276]	@ (8003218 <HAL_GPIO_Init+0x300>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d101      	bne.n	800310a <HAL_GPIO_Init+0x1f2>
 8003106:	2304      	movs	r3, #4
 8003108:	e008      	b.n	800311c <HAL_GPIO_Init+0x204>
 800310a:	2307      	movs	r3, #7
 800310c:	e006      	b.n	800311c <HAL_GPIO_Init+0x204>
 800310e:	2303      	movs	r3, #3
 8003110:	e004      	b.n	800311c <HAL_GPIO_Init+0x204>
 8003112:	2302      	movs	r3, #2
 8003114:	e002      	b.n	800311c <HAL_GPIO_Init+0x204>
 8003116:	2301      	movs	r3, #1
 8003118:	e000      	b.n	800311c <HAL_GPIO_Init+0x204>
 800311a:	2300      	movs	r3, #0
 800311c:	69fa      	ldr	r2, [r7, #28]
 800311e:	f002 0203 	and.w	r2, r2, #3
 8003122:	0092      	lsls	r2, r2, #2
 8003124:	4093      	lsls	r3, r2
 8003126:	69ba      	ldr	r2, [r7, #24]
 8003128:	4313      	orrs	r3, r2
 800312a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800312c:	4935      	ldr	r1, [pc, #212]	@ (8003204 <HAL_GPIO_Init+0x2ec>)
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	089b      	lsrs	r3, r3, #2
 8003132:	3302      	adds	r3, #2
 8003134:	69ba      	ldr	r2, [r7, #24]
 8003136:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800313a:	4b38      	ldr	r3, [pc, #224]	@ (800321c <HAL_GPIO_Init+0x304>)
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	43db      	mvns	r3, r3
 8003144:	69ba      	ldr	r2, [r7, #24]
 8003146:	4013      	ands	r3, r2
 8003148:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d003      	beq.n	800315e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003156:	69ba      	ldr	r2, [r7, #24]
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	4313      	orrs	r3, r2
 800315c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800315e:	4a2f      	ldr	r2, [pc, #188]	@ (800321c <HAL_GPIO_Init+0x304>)
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003164:	4b2d      	ldr	r3, [pc, #180]	@ (800321c <HAL_GPIO_Init+0x304>)
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	43db      	mvns	r3, r3
 800316e:	69ba      	ldr	r2, [r7, #24]
 8003170:	4013      	ands	r3, r2
 8003172:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d003      	beq.n	8003188 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	4313      	orrs	r3, r2
 8003186:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003188:	4a24      	ldr	r2, [pc, #144]	@ (800321c <HAL_GPIO_Init+0x304>)
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800318e:	4b23      	ldr	r3, [pc, #140]	@ (800321c <HAL_GPIO_Init+0x304>)
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	43db      	mvns	r3, r3
 8003198:	69ba      	ldr	r2, [r7, #24]
 800319a:	4013      	ands	r3, r2
 800319c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d003      	beq.n	80031b2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80031aa:	69ba      	ldr	r2, [r7, #24]
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031b2:	4a1a      	ldr	r2, [pc, #104]	@ (800321c <HAL_GPIO_Init+0x304>)
 80031b4:	69bb      	ldr	r3, [r7, #24]
 80031b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031b8:	4b18      	ldr	r3, [pc, #96]	@ (800321c <HAL_GPIO_Init+0x304>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	43db      	mvns	r3, r3
 80031c2:	69ba      	ldr	r2, [r7, #24]
 80031c4:	4013      	ands	r3, r2
 80031c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d003      	beq.n	80031dc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80031d4:	69ba      	ldr	r2, [r7, #24]
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	4313      	orrs	r3, r2
 80031da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031dc:	4a0f      	ldr	r2, [pc, #60]	@ (800321c <HAL_GPIO_Init+0x304>)
 80031de:	69bb      	ldr	r3, [r7, #24]
 80031e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	3301      	adds	r3, #1
 80031e6:	61fb      	str	r3, [r7, #28]
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	2b0f      	cmp	r3, #15
 80031ec:	f67f aea2 	bls.w	8002f34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031f0:	bf00      	nop
 80031f2:	bf00      	nop
 80031f4:	3724      	adds	r7, #36	@ 0x24
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	40023800 	.word	0x40023800
 8003204:	40013800 	.word	0x40013800
 8003208:	40020000 	.word	0x40020000
 800320c:	40020400 	.word	0x40020400
 8003210:	40020800 	.word	0x40020800
 8003214:	40020c00 	.word	0x40020c00
 8003218:	40021000 	.word	0x40021000
 800321c:	40013c00 	.word	0x40013c00

08003220 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003220:	b480      	push	{r7}
 8003222:	b085      	sub	sp, #20
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
 8003228:	460b      	mov	r3, r1
 800322a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	691a      	ldr	r2, [r3, #16]
 8003230:	887b      	ldrh	r3, [r7, #2]
 8003232:	4013      	ands	r3, r2
 8003234:	2b00      	cmp	r3, #0
 8003236:	d002      	beq.n	800323e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003238:	2301      	movs	r3, #1
 800323a:	73fb      	strb	r3, [r7, #15]
 800323c:	e001      	b.n	8003242 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800323e:	2300      	movs	r3, #0
 8003240:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003242:	7bfb      	ldrb	r3, [r7, #15]
}
 8003244:	4618      	mov	r0, r3
 8003246:	3714      	adds	r7, #20
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	460b      	mov	r3, r1
 800325a:	807b      	strh	r3, [r7, #2]
 800325c:	4613      	mov	r3, r2
 800325e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003260:	787b      	ldrb	r3, [r7, #1]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d003      	beq.n	800326e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003266:	887a      	ldrh	r2, [r7, #2]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800326c:	e003      	b.n	8003276 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800326e:	887b      	ldrh	r3, [r7, #2]
 8003270:	041a      	lsls	r2, r3, #16
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	619a      	str	r2, [r3, #24]
}
 8003276:	bf00      	nop
 8003278:	370c      	adds	r7, #12
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
	...

08003284 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b084      	sub	sp, #16
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d101      	bne.n	8003296 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e12b      	b.n	80034ee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d106      	bne.n	80032b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f7fe ff26 	bl	80020fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2224      	movs	r2, #36	@ 0x24
 80032b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f022 0201 	bic.w	r2, r2, #1
 80032c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80032d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80032e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80032e8:	f002 fe2e 	bl	8005f48 <HAL_RCC_GetPCLK1Freq>
 80032ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	4a81      	ldr	r2, [pc, #516]	@ (80034f8 <HAL_I2C_Init+0x274>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d807      	bhi.n	8003308 <HAL_I2C_Init+0x84>
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	4a80      	ldr	r2, [pc, #512]	@ (80034fc <HAL_I2C_Init+0x278>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	bf94      	ite	ls
 8003300:	2301      	movls	r3, #1
 8003302:	2300      	movhi	r3, #0
 8003304:	b2db      	uxtb	r3, r3
 8003306:	e006      	b.n	8003316 <HAL_I2C_Init+0x92>
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	4a7d      	ldr	r2, [pc, #500]	@ (8003500 <HAL_I2C_Init+0x27c>)
 800330c:	4293      	cmp	r3, r2
 800330e:	bf94      	ite	ls
 8003310:	2301      	movls	r3, #1
 8003312:	2300      	movhi	r3, #0
 8003314:	b2db      	uxtb	r3, r3
 8003316:	2b00      	cmp	r3, #0
 8003318:	d001      	beq.n	800331e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e0e7      	b.n	80034ee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	4a78      	ldr	r2, [pc, #480]	@ (8003504 <HAL_I2C_Init+0x280>)
 8003322:	fba2 2303 	umull	r2, r3, r2, r3
 8003326:	0c9b      	lsrs	r3, r3, #18
 8003328:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	68ba      	ldr	r2, [r7, #8]
 800333a:	430a      	orrs	r2, r1
 800333c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	6a1b      	ldr	r3, [r3, #32]
 8003344:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	4a6a      	ldr	r2, [pc, #424]	@ (80034f8 <HAL_I2C_Init+0x274>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d802      	bhi.n	8003358 <HAL_I2C_Init+0xd4>
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	3301      	adds	r3, #1
 8003356:	e009      	b.n	800336c <HAL_I2C_Init+0xe8>
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800335e:	fb02 f303 	mul.w	r3, r2, r3
 8003362:	4a69      	ldr	r2, [pc, #420]	@ (8003508 <HAL_I2C_Init+0x284>)
 8003364:	fba2 2303 	umull	r2, r3, r2, r3
 8003368:	099b      	lsrs	r3, r3, #6
 800336a:	3301      	adds	r3, #1
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	6812      	ldr	r2, [r2, #0]
 8003370:	430b      	orrs	r3, r1
 8003372:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	69db      	ldr	r3, [r3, #28]
 800337a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800337e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	495c      	ldr	r1, [pc, #368]	@ (80034f8 <HAL_I2C_Init+0x274>)
 8003388:	428b      	cmp	r3, r1
 800338a:	d819      	bhi.n	80033c0 <HAL_I2C_Init+0x13c>
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	1e59      	subs	r1, r3, #1
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	005b      	lsls	r3, r3, #1
 8003396:	fbb1 f3f3 	udiv	r3, r1, r3
 800339a:	1c59      	adds	r1, r3, #1
 800339c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80033a0:	400b      	ands	r3, r1
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d00a      	beq.n	80033bc <HAL_I2C_Init+0x138>
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	1e59      	subs	r1, r3, #1
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	005b      	lsls	r3, r3, #1
 80033b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80033b4:	3301      	adds	r3, #1
 80033b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033ba:	e051      	b.n	8003460 <HAL_I2C_Init+0x1dc>
 80033bc:	2304      	movs	r3, #4
 80033be:	e04f      	b.n	8003460 <HAL_I2C_Init+0x1dc>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d111      	bne.n	80033ec <HAL_I2C_Init+0x168>
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	1e58      	subs	r0, r3, #1
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6859      	ldr	r1, [r3, #4]
 80033d0:	460b      	mov	r3, r1
 80033d2:	005b      	lsls	r3, r3, #1
 80033d4:	440b      	add	r3, r1
 80033d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80033da:	3301      	adds	r3, #1
 80033dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	bf0c      	ite	eq
 80033e4:	2301      	moveq	r3, #1
 80033e6:	2300      	movne	r3, #0
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	e012      	b.n	8003412 <HAL_I2C_Init+0x18e>
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	1e58      	subs	r0, r3, #1
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6859      	ldr	r1, [r3, #4]
 80033f4:	460b      	mov	r3, r1
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	440b      	add	r3, r1
 80033fa:	0099      	lsls	r1, r3, #2
 80033fc:	440b      	add	r3, r1
 80033fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003402:	3301      	adds	r3, #1
 8003404:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003408:	2b00      	cmp	r3, #0
 800340a:	bf0c      	ite	eq
 800340c:	2301      	moveq	r3, #1
 800340e:	2300      	movne	r3, #0
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d001      	beq.n	800341a <HAL_I2C_Init+0x196>
 8003416:	2301      	movs	r3, #1
 8003418:	e022      	b.n	8003460 <HAL_I2C_Init+0x1dc>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d10e      	bne.n	8003440 <HAL_I2C_Init+0x1bc>
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	1e58      	subs	r0, r3, #1
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6859      	ldr	r1, [r3, #4]
 800342a:	460b      	mov	r3, r1
 800342c:	005b      	lsls	r3, r3, #1
 800342e:	440b      	add	r3, r1
 8003430:	fbb0 f3f3 	udiv	r3, r0, r3
 8003434:	3301      	adds	r3, #1
 8003436:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800343a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800343e:	e00f      	b.n	8003460 <HAL_I2C_Init+0x1dc>
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	1e58      	subs	r0, r3, #1
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6859      	ldr	r1, [r3, #4]
 8003448:	460b      	mov	r3, r1
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	440b      	add	r3, r1
 800344e:	0099      	lsls	r1, r3, #2
 8003450:	440b      	add	r3, r1
 8003452:	fbb0 f3f3 	udiv	r3, r0, r3
 8003456:	3301      	adds	r3, #1
 8003458:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800345c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003460:	6879      	ldr	r1, [r7, #4]
 8003462:	6809      	ldr	r1, [r1, #0]
 8003464:	4313      	orrs	r3, r2
 8003466:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	69da      	ldr	r2, [r3, #28]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6a1b      	ldr	r3, [r3, #32]
 800347a:	431a      	orrs	r2, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	430a      	orrs	r2, r1
 8003482:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800348e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003492:	687a      	ldr	r2, [r7, #4]
 8003494:	6911      	ldr	r1, [r2, #16]
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	68d2      	ldr	r2, [r2, #12]
 800349a:	4311      	orrs	r1, r2
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	6812      	ldr	r2, [r2, #0]
 80034a0:	430b      	orrs	r3, r1
 80034a2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	695a      	ldr	r2, [r3, #20]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	699b      	ldr	r3, [r3, #24]
 80034b6:	431a      	orrs	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	430a      	orrs	r2, r1
 80034be:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f042 0201 	orr.w	r2, r2, #1
 80034ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2220      	movs	r2, #32
 80034da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2200      	movs	r2, #0
 80034e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80034ec:	2300      	movs	r3, #0
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3710      	adds	r7, #16
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	000186a0 	.word	0x000186a0
 80034fc:	001e847f 	.word	0x001e847f
 8003500:	003d08ff 	.word	0x003d08ff
 8003504:	431bde83 	.word	0x431bde83
 8003508:	10624dd3 	.word	0x10624dd3

0800350c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b088      	sub	sp, #32
 8003510:	af02      	add	r7, sp, #8
 8003512:	60f8      	str	r0, [r7, #12]
 8003514:	607a      	str	r2, [r7, #4]
 8003516:	461a      	mov	r2, r3
 8003518:	460b      	mov	r3, r1
 800351a:	817b      	strh	r3, [r7, #10]
 800351c:	4613      	mov	r3, r2
 800351e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003520:	f7ff fbb8 	bl	8002c94 <HAL_GetTick>
 8003524:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800352c:	b2db      	uxtb	r3, r3
 800352e:	2b20      	cmp	r3, #32
 8003530:	f040 80e0 	bne.w	80036f4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	9300      	str	r3, [sp, #0]
 8003538:	2319      	movs	r3, #25
 800353a:	2201      	movs	r2, #1
 800353c:	4970      	ldr	r1, [pc, #448]	@ (8003700 <HAL_I2C_Master_Transmit+0x1f4>)
 800353e:	68f8      	ldr	r0, [r7, #12]
 8003540:	f000 fc64 	bl	8003e0c <I2C_WaitOnFlagUntilTimeout>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d001      	beq.n	800354e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800354a:	2302      	movs	r3, #2
 800354c:	e0d3      	b.n	80036f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003554:	2b01      	cmp	r3, #1
 8003556:	d101      	bne.n	800355c <HAL_I2C_Master_Transmit+0x50>
 8003558:	2302      	movs	r3, #2
 800355a:	e0cc      	b.n	80036f6 <HAL_I2C_Master_Transmit+0x1ea>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	2b01      	cmp	r3, #1
 8003570:	d007      	beq.n	8003582 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f042 0201 	orr.w	r2, r2, #1
 8003580:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003590:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2221      	movs	r2, #33	@ 0x21
 8003596:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2210      	movs	r2, #16
 800359e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2200      	movs	r2, #0
 80035a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	893a      	ldrh	r2, [r7, #8]
 80035b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035b8:	b29a      	uxth	r2, r3
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	4a50      	ldr	r2, [pc, #320]	@ (8003704 <HAL_I2C_Master_Transmit+0x1f8>)
 80035c2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80035c4:	8979      	ldrh	r1, [r7, #10]
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	6a3a      	ldr	r2, [r7, #32]
 80035ca:	68f8      	ldr	r0, [r7, #12]
 80035cc:	f000 face 	bl	8003b6c <I2C_MasterRequestWrite>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e08d      	b.n	80036f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035da:	2300      	movs	r3, #0
 80035dc:	613b      	str	r3, [r7, #16]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	695b      	ldr	r3, [r3, #20]
 80035e4:	613b      	str	r3, [r7, #16]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	699b      	ldr	r3, [r3, #24]
 80035ec:	613b      	str	r3, [r7, #16]
 80035ee:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80035f0:	e066      	b.n	80036c0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035f2:	697a      	ldr	r2, [r7, #20]
 80035f4:	6a39      	ldr	r1, [r7, #32]
 80035f6:	68f8      	ldr	r0, [r7, #12]
 80035f8:	f000 fd22 	bl	8004040 <I2C_WaitOnTXEFlagUntilTimeout>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d00d      	beq.n	800361e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003606:	2b04      	cmp	r3, #4
 8003608:	d107      	bne.n	800361a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003618:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e06b      	b.n	80036f6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003622:	781a      	ldrb	r2, [r3, #0]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800362e:	1c5a      	adds	r2, r3, #1
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003638:	b29b      	uxth	r3, r3
 800363a:	3b01      	subs	r3, #1
 800363c:	b29a      	uxth	r2, r3
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003646:	3b01      	subs	r3, #1
 8003648:	b29a      	uxth	r2, r3
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	695b      	ldr	r3, [r3, #20]
 8003654:	f003 0304 	and.w	r3, r3, #4
 8003658:	2b04      	cmp	r3, #4
 800365a:	d11b      	bne.n	8003694 <HAL_I2C_Master_Transmit+0x188>
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003660:	2b00      	cmp	r3, #0
 8003662:	d017      	beq.n	8003694 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003668:	781a      	ldrb	r2, [r3, #0]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003674:	1c5a      	adds	r2, r3, #1
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800367e:	b29b      	uxth	r3, r3
 8003680:	3b01      	subs	r3, #1
 8003682:	b29a      	uxth	r2, r3
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800368c:	3b01      	subs	r3, #1
 800368e:	b29a      	uxth	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003694:	697a      	ldr	r2, [r7, #20]
 8003696:	6a39      	ldr	r1, [r7, #32]
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f000 fd19 	bl	80040d0 <I2C_WaitOnBTFFlagUntilTimeout>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d00d      	beq.n	80036c0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a8:	2b04      	cmp	r3, #4
 80036aa:	d107      	bne.n	80036bc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036ba:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e01a      	b.n	80036f6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d194      	bne.n	80035f2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2220      	movs	r2, #32
 80036dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2200      	movs	r2, #0
 80036ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80036f0:	2300      	movs	r3, #0
 80036f2:	e000      	b.n	80036f6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80036f4:	2302      	movs	r3, #2
  }
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3718      	adds	r7, #24
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	00100002 	.word	0x00100002
 8003704:	ffff0000 	.word	0xffff0000

08003708 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b08c      	sub	sp, #48	@ 0x30
 800370c:	af02      	add	r7, sp, #8
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	607a      	str	r2, [r7, #4]
 8003712:	461a      	mov	r2, r3
 8003714:	460b      	mov	r3, r1
 8003716:	817b      	strh	r3, [r7, #10]
 8003718:	4613      	mov	r3, r2
 800371a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800371c:	f7ff faba 	bl	8002c94 <HAL_GetTick>
 8003720:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003728:	b2db      	uxtb	r3, r3
 800372a:	2b20      	cmp	r3, #32
 800372c:	f040 8217 	bne.w	8003b5e <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003732:	9300      	str	r3, [sp, #0]
 8003734:	2319      	movs	r3, #25
 8003736:	2201      	movs	r2, #1
 8003738:	497c      	ldr	r1, [pc, #496]	@ (800392c <HAL_I2C_Master_Receive+0x224>)
 800373a:	68f8      	ldr	r0, [r7, #12]
 800373c:	f000 fb66 	bl	8003e0c <I2C_WaitOnFlagUntilTimeout>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d001      	beq.n	800374a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003746:	2302      	movs	r3, #2
 8003748:	e20a      	b.n	8003b60 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003750:	2b01      	cmp	r3, #1
 8003752:	d101      	bne.n	8003758 <HAL_I2C_Master_Receive+0x50>
 8003754:	2302      	movs	r3, #2
 8003756:	e203      	b.n	8003b60 <HAL_I2C_Master_Receive+0x458>
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0301 	and.w	r3, r3, #1
 800376a:	2b01      	cmp	r3, #1
 800376c:	d007      	beq.n	800377e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f042 0201 	orr.w	r2, r2, #1
 800377c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800378c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2222      	movs	r2, #34	@ 0x22
 8003792:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2210      	movs	r2, #16
 800379a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2200      	movs	r2, #0
 80037a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	893a      	ldrh	r2, [r7, #8]
 80037ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037b4:	b29a      	uxth	r2, r3
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	4a5c      	ldr	r2, [pc, #368]	@ (8003930 <HAL_I2C_Master_Receive+0x228>)
 80037be:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80037c0:	8979      	ldrh	r1, [r7, #10]
 80037c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037c6:	68f8      	ldr	r0, [r7, #12]
 80037c8:	f000 fa52 	bl	8003c70 <I2C_MasterRequestRead>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d001      	beq.n	80037d6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e1c4      	b.n	8003b60 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d113      	bne.n	8003806 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037de:	2300      	movs	r3, #0
 80037e0:	623b      	str	r3, [r7, #32]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	695b      	ldr	r3, [r3, #20]
 80037e8:	623b      	str	r3, [r7, #32]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	699b      	ldr	r3, [r3, #24]
 80037f0:	623b      	str	r3, [r7, #32]
 80037f2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003802:	601a      	str	r2, [r3, #0]
 8003804:	e198      	b.n	8003b38 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800380a:	2b01      	cmp	r3, #1
 800380c:	d11b      	bne.n	8003846 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800381c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800381e:	2300      	movs	r3, #0
 8003820:	61fb      	str	r3, [r7, #28]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	695b      	ldr	r3, [r3, #20]
 8003828:	61fb      	str	r3, [r7, #28]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	699b      	ldr	r3, [r3, #24]
 8003830:	61fb      	str	r3, [r7, #28]
 8003832:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003842:	601a      	str	r2, [r3, #0]
 8003844:	e178      	b.n	8003b38 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800384a:	2b02      	cmp	r3, #2
 800384c:	d11b      	bne.n	8003886 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800385c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800386c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800386e:	2300      	movs	r3, #0
 8003870:	61bb      	str	r3, [r7, #24]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	695b      	ldr	r3, [r3, #20]
 8003878:	61bb      	str	r3, [r7, #24]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	699b      	ldr	r3, [r3, #24]
 8003880:	61bb      	str	r3, [r7, #24]
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	e158      	b.n	8003b38 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003894:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003896:	2300      	movs	r3, #0
 8003898:	617b      	str	r3, [r7, #20]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	695b      	ldr	r3, [r3, #20]
 80038a0:	617b      	str	r3, [r7, #20]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	617b      	str	r3, [r7, #20]
 80038aa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80038ac:	e144      	b.n	8003b38 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038b2:	2b03      	cmp	r3, #3
 80038b4:	f200 80f1 	bhi.w	8003a9a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d123      	bne.n	8003908 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038c2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80038c4:	68f8      	ldr	r0, [r7, #12]
 80038c6:	f000 fc4b 	bl	8004160 <I2C_WaitOnRXNEFlagUntilTimeout>
 80038ca:	4603      	mov	r3, r0
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d001      	beq.n	80038d4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e145      	b.n	8003b60 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	691a      	ldr	r2, [r3, #16]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038de:	b2d2      	uxtb	r2, r2
 80038e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e6:	1c5a      	adds	r2, r3, #1
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038f0:	3b01      	subs	r3, #1
 80038f2:	b29a      	uxth	r2, r3
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	3b01      	subs	r3, #1
 8003900:	b29a      	uxth	r2, r3
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003906:	e117      	b.n	8003b38 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800390c:	2b02      	cmp	r3, #2
 800390e:	d14e      	bne.n	80039ae <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003912:	9300      	str	r3, [sp, #0]
 8003914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003916:	2200      	movs	r2, #0
 8003918:	4906      	ldr	r1, [pc, #24]	@ (8003934 <HAL_I2C_Master_Receive+0x22c>)
 800391a:	68f8      	ldr	r0, [r7, #12]
 800391c:	f000 fa76 	bl	8003e0c <I2C_WaitOnFlagUntilTimeout>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d008      	beq.n	8003938 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e11a      	b.n	8003b60 <HAL_I2C_Master_Receive+0x458>
 800392a:	bf00      	nop
 800392c:	00100002 	.word	0x00100002
 8003930:	ffff0000 	.word	0xffff0000
 8003934:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003946:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	691a      	ldr	r2, [r3, #16]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003952:	b2d2      	uxtb	r2, r2
 8003954:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395a:	1c5a      	adds	r2, r3, #1
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003964:	3b01      	subs	r3, #1
 8003966:	b29a      	uxth	r2, r3
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003970:	b29b      	uxth	r3, r3
 8003972:	3b01      	subs	r3, #1
 8003974:	b29a      	uxth	r2, r3
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	691a      	ldr	r2, [r3, #16]
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003984:	b2d2      	uxtb	r2, r2
 8003986:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800398c:	1c5a      	adds	r2, r3, #1
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003996:	3b01      	subs	r3, #1
 8003998:	b29a      	uxth	r2, r3
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	3b01      	subs	r3, #1
 80039a6:	b29a      	uxth	r2, r3
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80039ac:	e0c4      	b.n	8003b38 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b0:	9300      	str	r3, [sp, #0]
 80039b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039b4:	2200      	movs	r2, #0
 80039b6:	496c      	ldr	r1, [pc, #432]	@ (8003b68 <HAL_I2C_Master_Receive+0x460>)
 80039b8:	68f8      	ldr	r0, [r7, #12]
 80039ba:	f000 fa27 	bl	8003e0c <I2C_WaitOnFlagUntilTimeout>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d001      	beq.n	80039c8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e0cb      	b.n	8003b60 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	691a      	ldr	r2, [r3, #16]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e2:	b2d2      	uxtb	r2, r2
 80039e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ea:	1c5a      	adds	r2, r3, #1
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039f4:	3b01      	subs	r3, #1
 80039f6:	b29a      	uxth	r2, r3
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a00:	b29b      	uxth	r3, r3
 8003a02:	3b01      	subs	r3, #1
 8003a04:	b29a      	uxth	r2, r3
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0c:	9300      	str	r3, [sp, #0]
 8003a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a10:	2200      	movs	r2, #0
 8003a12:	4955      	ldr	r1, [pc, #340]	@ (8003b68 <HAL_I2C_Master_Receive+0x460>)
 8003a14:	68f8      	ldr	r0, [r7, #12]
 8003a16:	f000 f9f9 	bl	8003e0c <I2C_WaitOnFlagUntilTimeout>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d001      	beq.n	8003a24 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e09d      	b.n	8003b60 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	691a      	ldr	r2, [r3, #16]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a3e:	b2d2      	uxtb	r2, r2
 8003a40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a46:	1c5a      	adds	r2, r3, #1
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a50:	3b01      	subs	r3, #1
 8003a52:	b29a      	uxth	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	3b01      	subs	r3, #1
 8003a60:	b29a      	uxth	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	691a      	ldr	r2, [r3, #16]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a70:	b2d2      	uxtb	r2, r2
 8003a72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a78:	1c5a      	adds	r2, r3, #1
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a82:	3b01      	subs	r3, #1
 8003a84:	b29a      	uxth	r2, r3
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	3b01      	subs	r3, #1
 8003a92:	b29a      	uxth	r2, r3
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a98:	e04e      	b.n	8003b38 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a9c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003a9e:	68f8      	ldr	r0, [r7, #12]
 8003aa0:	f000 fb5e 	bl	8004160 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d001      	beq.n	8003aae <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e058      	b.n	8003b60 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	691a      	ldr	r2, [r3, #16]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab8:	b2d2      	uxtb	r2, r2
 8003aba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac0:	1c5a      	adds	r2, r3, #1
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aca:	3b01      	subs	r3, #1
 8003acc:	b29a      	uxth	r2, r3
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	3b01      	subs	r3, #1
 8003ada:	b29a      	uxth	r2, r3
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	f003 0304 	and.w	r3, r3, #4
 8003aea:	2b04      	cmp	r3, #4
 8003aec:	d124      	bne.n	8003b38 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003af2:	2b03      	cmp	r3, #3
 8003af4:	d107      	bne.n	8003b06 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b04:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	691a      	ldr	r2, [r3, #16]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b10:	b2d2      	uxtb	r2, r2
 8003b12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b18:	1c5a      	adds	r2, r3, #1
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b22:	3b01      	subs	r3, #1
 8003b24:	b29a      	uxth	r2, r3
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b2e:	b29b      	uxth	r3, r3
 8003b30:	3b01      	subs	r3, #1
 8003b32:	b29a      	uxth	r2, r3
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	f47f aeb6 	bne.w	80038ae <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2220      	movs	r2, #32
 8003b46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	e000      	b.n	8003b60 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003b5e:	2302      	movs	r3, #2
  }
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3728      	adds	r7, #40	@ 0x28
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	00010004 	.word	0x00010004

08003b6c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b088      	sub	sp, #32
 8003b70:	af02      	add	r7, sp, #8
 8003b72:	60f8      	str	r0, [r7, #12]
 8003b74:	607a      	str	r2, [r7, #4]
 8003b76:	603b      	str	r3, [r7, #0]
 8003b78:	460b      	mov	r3, r1
 8003b7a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b80:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	2b08      	cmp	r3, #8
 8003b86:	d006      	beq.n	8003b96 <I2C_MasterRequestWrite+0x2a>
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d003      	beq.n	8003b96 <I2C_MasterRequestWrite+0x2a>
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b94:	d108      	bne.n	8003ba8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ba4:	601a      	str	r2, [r3, #0]
 8003ba6:	e00b      	b.n	8003bc0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bac:	2b12      	cmp	r3, #18
 8003bae:	d107      	bne.n	8003bc0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bbe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	9300      	str	r3, [sp, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003bcc:	68f8      	ldr	r0, [r7, #12]
 8003bce:	f000 f91d 	bl	8003e0c <I2C_WaitOnFlagUntilTimeout>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d00d      	beq.n	8003bf4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003be2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003be6:	d103      	bne.n	8003bf0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003bee:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003bf0:	2303      	movs	r3, #3
 8003bf2:	e035      	b.n	8003c60 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	691b      	ldr	r3, [r3, #16]
 8003bf8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003bfc:	d108      	bne.n	8003c10 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003bfe:	897b      	ldrh	r3, [r7, #10]
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	461a      	mov	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003c0c:	611a      	str	r2, [r3, #16]
 8003c0e:	e01b      	b.n	8003c48 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003c10:	897b      	ldrh	r3, [r7, #10]
 8003c12:	11db      	asrs	r3, r3, #7
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	f003 0306 	and.w	r3, r3, #6
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	f063 030f 	orn	r3, r3, #15
 8003c20:	b2da      	uxtb	r2, r3
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	490e      	ldr	r1, [pc, #56]	@ (8003c68 <I2C_MasterRequestWrite+0xfc>)
 8003c2e:	68f8      	ldr	r0, [r7, #12]
 8003c30:	f000 f966 	bl	8003f00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d001      	beq.n	8003c3e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e010      	b.n	8003c60 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003c3e:	897b      	ldrh	r3, [r7, #10]
 8003c40:	b2da      	uxtb	r2, r3
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	687a      	ldr	r2, [r7, #4]
 8003c4c:	4907      	ldr	r1, [pc, #28]	@ (8003c6c <I2C_MasterRequestWrite+0x100>)
 8003c4e:	68f8      	ldr	r0, [r7, #12]
 8003c50:	f000 f956 	bl	8003f00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d001      	beq.n	8003c5e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e000      	b.n	8003c60 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003c5e:	2300      	movs	r3, #0
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3718      	adds	r7, #24
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	00010008 	.word	0x00010008
 8003c6c:	00010002 	.word	0x00010002

08003c70 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b088      	sub	sp, #32
 8003c74:	af02      	add	r7, sp, #8
 8003c76:	60f8      	str	r0, [r7, #12]
 8003c78:	607a      	str	r2, [r7, #4]
 8003c7a:	603b      	str	r3, [r7, #0]
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c84:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003c94:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	2b08      	cmp	r3, #8
 8003c9a:	d006      	beq.n	8003caa <I2C_MasterRequestRead+0x3a>
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d003      	beq.n	8003caa <I2C_MasterRequestRead+0x3a>
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ca8:	d108      	bne.n	8003cbc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cb8:	601a      	str	r2, [r3, #0]
 8003cba:	e00b      	b.n	8003cd4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc0:	2b11      	cmp	r3, #17
 8003cc2:	d107      	bne.n	8003cd4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cd2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	9300      	str	r3, [sp, #0]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f000 f893 	bl	8003e0c <I2C_WaitOnFlagUntilTimeout>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d00d      	beq.n	8003d08 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cf6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cfa:	d103      	bne.n	8003d04 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d02:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003d04:	2303      	movs	r3, #3
 8003d06:	e079      	b.n	8003dfc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	691b      	ldr	r3, [r3, #16]
 8003d0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d10:	d108      	bne.n	8003d24 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003d12:	897b      	ldrh	r3, [r7, #10]
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	f043 0301 	orr.w	r3, r3, #1
 8003d1a:	b2da      	uxtb	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	611a      	str	r2, [r3, #16]
 8003d22:	e05f      	b.n	8003de4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003d24:	897b      	ldrh	r3, [r7, #10]
 8003d26:	11db      	asrs	r3, r3, #7
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	f003 0306 	and.w	r3, r3, #6
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	f063 030f 	orn	r3, r3, #15
 8003d34:	b2da      	uxtb	r2, r3
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	4930      	ldr	r1, [pc, #192]	@ (8003e04 <I2C_MasterRequestRead+0x194>)
 8003d42:	68f8      	ldr	r0, [r7, #12]
 8003d44:	f000 f8dc 	bl	8003f00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d001      	beq.n	8003d52 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e054      	b.n	8003dfc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003d52:	897b      	ldrh	r3, [r7, #10]
 8003d54:	b2da      	uxtb	r2, r3
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	4929      	ldr	r1, [pc, #164]	@ (8003e08 <I2C_MasterRequestRead+0x198>)
 8003d62:	68f8      	ldr	r0, [r7, #12]
 8003d64:	f000 f8cc 	bl	8003f00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d001      	beq.n	8003d72 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e044      	b.n	8003dfc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d72:	2300      	movs	r3, #0
 8003d74:	613b      	str	r3, [r7, #16]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	695b      	ldr	r3, [r3, #20]
 8003d7c:	613b      	str	r3, [r7, #16]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	699b      	ldr	r3, [r3, #24]
 8003d84:	613b      	str	r3, [r7, #16]
 8003d86:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d96:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	9300      	str	r3, [sp, #0]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f000 f831 	bl	8003e0c <I2C_WaitOnFlagUntilTimeout>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d00d      	beq.n	8003dcc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dbe:	d103      	bne.n	8003dc8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003dc6:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e017      	b.n	8003dfc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003dcc:	897b      	ldrh	r3, [r7, #10]
 8003dce:	11db      	asrs	r3, r3, #7
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	f003 0306 	and.w	r3, r3, #6
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	f063 030e 	orn	r3, r3, #14
 8003ddc:	b2da      	uxtb	r2, r3
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	4907      	ldr	r1, [pc, #28]	@ (8003e08 <I2C_MasterRequestRead+0x198>)
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	f000 f888 	bl	8003f00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d001      	beq.n	8003dfa <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e000      	b.n	8003dfc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003dfa:	2300      	movs	r3, #0
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3718      	adds	r7, #24
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	00010008 	.word	0x00010008
 8003e08:	00010002 	.word	0x00010002

08003e0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	603b      	str	r3, [r7, #0]
 8003e18:	4613      	mov	r3, r2
 8003e1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e1c:	e048      	b.n	8003eb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e24:	d044      	beq.n	8003eb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e26:	f7fe ff35 	bl	8002c94 <HAL_GetTick>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	69bb      	ldr	r3, [r7, #24]
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	683a      	ldr	r2, [r7, #0]
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d302      	bcc.n	8003e3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d139      	bne.n	8003eb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	0c1b      	lsrs	r3, r3, #16
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d10d      	bne.n	8003e62 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	695b      	ldr	r3, [r3, #20]
 8003e4c:	43da      	mvns	r2, r3
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	4013      	ands	r3, r2
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	bf0c      	ite	eq
 8003e58:	2301      	moveq	r3, #1
 8003e5a:	2300      	movne	r3, #0
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	461a      	mov	r2, r3
 8003e60:	e00c      	b.n	8003e7c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	699b      	ldr	r3, [r3, #24]
 8003e68:	43da      	mvns	r2, r3
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	b29b      	uxth	r3, r3
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	bf0c      	ite	eq
 8003e74:	2301      	moveq	r3, #1
 8003e76:	2300      	movne	r3, #0
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	79fb      	ldrb	r3, [r7, #7]
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d116      	bne.n	8003eb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2200      	movs	r2, #0
 8003e86:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2220      	movs	r2, #32
 8003e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9c:	f043 0220 	orr.w	r2, r3, #32
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e023      	b.n	8003ef8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	0c1b      	lsrs	r3, r3, #16
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d10d      	bne.n	8003ed6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	695b      	ldr	r3, [r3, #20]
 8003ec0:	43da      	mvns	r2, r3
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	b29b      	uxth	r3, r3
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	bf0c      	ite	eq
 8003ecc:	2301      	moveq	r3, #1
 8003ece:	2300      	movne	r3, #0
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	e00c      	b.n	8003ef0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	699b      	ldr	r3, [r3, #24]
 8003edc:	43da      	mvns	r2, r3
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	bf0c      	ite	eq
 8003ee8:	2301      	moveq	r3, #1
 8003eea:	2300      	movne	r3, #0
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	461a      	mov	r2, r3
 8003ef0:	79fb      	ldrb	r3, [r7, #7]
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d093      	beq.n	8003e1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3710      	adds	r7, #16
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b084      	sub	sp, #16
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	60f8      	str	r0, [r7, #12]
 8003f08:	60b9      	str	r1, [r7, #8]
 8003f0a:	607a      	str	r2, [r7, #4]
 8003f0c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f0e:	e071      	b.n	8003ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	695b      	ldr	r3, [r3, #20]
 8003f16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f1e:	d123      	bne.n	8003f68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f2e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f38:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2220      	movs	r2, #32
 8003f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f54:	f043 0204 	orr.w	r2, r3, #4
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e067      	b.n	8004038 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f6e:	d041      	beq.n	8003ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f70:	f7fe fe90 	bl	8002c94 <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d302      	bcc.n	8003f86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d136      	bne.n	8003ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	0c1b      	lsrs	r3, r3, #16
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d10c      	bne.n	8003faa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	695b      	ldr	r3, [r3, #20]
 8003f96:	43da      	mvns	r2, r3
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	bf14      	ite	ne
 8003fa2:	2301      	movne	r3, #1
 8003fa4:	2300      	moveq	r3, #0
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	e00b      	b.n	8003fc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	699b      	ldr	r3, [r3, #24]
 8003fb0:	43da      	mvns	r2, r3
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	b29b      	uxth	r3, r3
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	bf14      	ite	ne
 8003fbc:	2301      	movne	r3, #1
 8003fbe:	2300      	moveq	r3, #0
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d016      	beq.n	8003ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2220      	movs	r2, #32
 8003fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe0:	f043 0220 	orr.w	r2, r3, #32
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e021      	b.n	8004038 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	0c1b      	lsrs	r3, r3, #16
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d10c      	bne.n	8004018 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	695b      	ldr	r3, [r3, #20]
 8004004:	43da      	mvns	r2, r3
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	4013      	ands	r3, r2
 800400a:	b29b      	uxth	r3, r3
 800400c:	2b00      	cmp	r3, #0
 800400e:	bf14      	ite	ne
 8004010:	2301      	movne	r3, #1
 8004012:	2300      	moveq	r3, #0
 8004014:	b2db      	uxtb	r3, r3
 8004016:	e00b      	b.n	8004030 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	699b      	ldr	r3, [r3, #24]
 800401e:	43da      	mvns	r2, r3
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	4013      	ands	r3, r2
 8004024:	b29b      	uxth	r3, r3
 8004026:	2b00      	cmp	r3, #0
 8004028:	bf14      	ite	ne
 800402a:	2301      	movne	r3, #1
 800402c:	2300      	moveq	r3, #0
 800402e:	b2db      	uxtb	r3, r3
 8004030:	2b00      	cmp	r3, #0
 8004032:	f47f af6d 	bne.w	8003f10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004036:	2300      	movs	r3, #0
}
 8004038:	4618      	mov	r0, r3
 800403a:	3710      	adds	r7, #16
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	60f8      	str	r0, [r7, #12]
 8004048:	60b9      	str	r1, [r7, #8]
 800404a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800404c:	e034      	b.n	80040b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800404e:	68f8      	ldr	r0, [r7, #12]
 8004050:	f000 f8e3 	bl	800421a <I2C_IsAcknowledgeFailed>
 8004054:	4603      	mov	r3, r0
 8004056:	2b00      	cmp	r3, #0
 8004058:	d001      	beq.n	800405e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e034      	b.n	80040c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004064:	d028      	beq.n	80040b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004066:	f7fe fe15 	bl	8002c94 <HAL_GetTick>
 800406a:	4602      	mov	r2, r0
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	1ad3      	subs	r3, r2, r3
 8004070:	68ba      	ldr	r2, [r7, #8]
 8004072:	429a      	cmp	r2, r3
 8004074:	d302      	bcc.n	800407c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d11d      	bne.n	80040b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004086:	2b80      	cmp	r3, #128	@ 0x80
 8004088:	d016      	beq.n	80040b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2200      	movs	r2, #0
 800408e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2220      	movs	r2, #32
 8004094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2200      	movs	r2, #0
 800409c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040a4:	f043 0220 	orr.w	r2, r3, #32
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2200      	movs	r2, #0
 80040b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e007      	b.n	80040c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	695b      	ldr	r3, [r3, #20]
 80040be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040c2:	2b80      	cmp	r3, #128	@ 0x80
 80040c4:	d1c3      	bne.n	800404e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80040c6:	2300      	movs	r3, #0
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3710      	adds	r7, #16
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}

080040d0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b084      	sub	sp, #16
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	60b9      	str	r1, [r7, #8]
 80040da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80040dc:	e034      	b.n	8004148 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80040de:	68f8      	ldr	r0, [r7, #12]
 80040e0:	f000 f89b 	bl	800421a <I2C_IsAcknowledgeFailed>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d001      	beq.n	80040ee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e034      	b.n	8004158 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040f4:	d028      	beq.n	8004148 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040f6:	f7fe fdcd 	bl	8002c94 <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	68ba      	ldr	r2, [r7, #8]
 8004102:	429a      	cmp	r2, r3
 8004104:	d302      	bcc.n	800410c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d11d      	bne.n	8004148 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	695b      	ldr	r3, [r3, #20]
 8004112:	f003 0304 	and.w	r3, r3, #4
 8004116:	2b04      	cmp	r3, #4
 8004118:	d016      	beq.n	8004148 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2200      	movs	r2, #0
 800411e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2220      	movs	r2, #32
 8004124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004134:	f043 0220 	orr.w	r2, r3, #32
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e007      	b.n	8004158 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	695b      	ldr	r3, [r3, #20]
 800414e:	f003 0304 	and.w	r3, r3, #4
 8004152:	2b04      	cmp	r3, #4
 8004154:	d1c3      	bne.n	80040de <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004156:	2300      	movs	r3, #0
}
 8004158:	4618      	mov	r0, r3
 800415a:	3710      	adds	r7, #16
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}

08004160 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b084      	sub	sp, #16
 8004164:	af00      	add	r7, sp, #0
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	60b9      	str	r1, [r7, #8]
 800416a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800416c:	e049      	b.n	8004202 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	695b      	ldr	r3, [r3, #20]
 8004174:	f003 0310 	and.w	r3, r3, #16
 8004178:	2b10      	cmp	r3, #16
 800417a:	d119      	bne.n	80041b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f06f 0210 	mvn.w	r2, #16
 8004184:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2200      	movs	r2, #0
 800418a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2220      	movs	r2, #32
 8004190:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2200      	movs	r2, #0
 8004198:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e030      	b.n	8004212 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041b0:	f7fe fd70 	bl	8002c94 <HAL_GetTick>
 80041b4:	4602      	mov	r2, r0
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	68ba      	ldr	r2, [r7, #8]
 80041bc:	429a      	cmp	r2, r3
 80041be:	d302      	bcc.n	80041c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d11d      	bne.n	8004202 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	695b      	ldr	r3, [r3, #20]
 80041cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041d0:	2b40      	cmp	r3, #64	@ 0x40
 80041d2:	d016      	beq.n	8004202 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2220      	movs	r2, #32
 80041de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ee:	f043 0220 	orr.w	r2, r3, #32
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e007      	b.n	8004212 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	695b      	ldr	r3, [r3, #20]
 8004208:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800420c:	2b40      	cmp	r3, #64	@ 0x40
 800420e:	d1ae      	bne.n	800416e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3710      	adds	r7, #16
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}

0800421a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800421a:	b480      	push	{r7}
 800421c:	b083      	sub	sp, #12
 800421e:	af00      	add	r7, sp, #0
 8004220:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	695b      	ldr	r3, [r3, #20]
 8004228:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800422c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004230:	d11b      	bne.n	800426a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800423a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2220      	movs	r2, #32
 8004246:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2200      	movs	r2, #0
 800424e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004256:	f043 0204 	orr.w	r2, r3, #4
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e000      	b.n	800426c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800426a:	2300      	movs	r3, #0
}
 800426c:	4618      	mov	r0, r3
 800426e:	370c      	adds	r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr

08004278 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b086      	sub	sp, #24
 800427c:	af02      	add	r7, sp, #8
 800427e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d101      	bne.n	800428a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e101      	b.n	800448e <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004296:	b2db      	uxtb	r3, r3
 8004298:	2b00      	cmp	r3, #0
 800429a:	d106      	bne.n	80042aa <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f006 fdf3 	bl	800ae90 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2203      	movs	r2, #3
 80042ae:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042b8:	d102      	bne.n	80042c0 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4618      	mov	r0, r3
 80042c6:	f003 fbd8 	bl	8007a7a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6818      	ldr	r0, [r3, #0]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	7c1a      	ldrb	r2, [r3, #16]
 80042d2:	f88d 2000 	strb.w	r2, [sp]
 80042d6:	3304      	adds	r3, #4
 80042d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80042da:	f003 fab7 	bl	800784c <USB_CoreInit>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d005      	beq.n	80042f0 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2202      	movs	r2, #2
 80042e8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e0ce      	b.n	800448e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2100      	movs	r1, #0
 80042f6:	4618      	mov	r0, r3
 80042f8:	f003 fbd0 	bl	8007a9c <USB_SetCurrentMode>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d005      	beq.n	800430e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2202      	movs	r2, #2
 8004306:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e0bf      	b.n	800448e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800430e:	2300      	movs	r3, #0
 8004310:	73fb      	strb	r3, [r7, #15]
 8004312:	e04a      	b.n	80043aa <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004314:	7bfa      	ldrb	r2, [r7, #15]
 8004316:	6879      	ldr	r1, [r7, #4]
 8004318:	4613      	mov	r3, r2
 800431a:	00db      	lsls	r3, r3, #3
 800431c:	4413      	add	r3, r2
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	440b      	add	r3, r1
 8004322:	3315      	adds	r3, #21
 8004324:	2201      	movs	r2, #1
 8004326:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004328:	7bfa      	ldrb	r2, [r7, #15]
 800432a:	6879      	ldr	r1, [r7, #4]
 800432c:	4613      	mov	r3, r2
 800432e:	00db      	lsls	r3, r3, #3
 8004330:	4413      	add	r3, r2
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	440b      	add	r3, r1
 8004336:	3314      	adds	r3, #20
 8004338:	7bfa      	ldrb	r2, [r7, #15]
 800433a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800433c:	7bfa      	ldrb	r2, [r7, #15]
 800433e:	7bfb      	ldrb	r3, [r7, #15]
 8004340:	b298      	uxth	r0, r3
 8004342:	6879      	ldr	r1, [r7, #4]
 8004344:	4613      	mov	r3, r2
 8004346:	00db      	lsls	r3, r3, #3
 8004348:	4413      	add	r3, r2
 800434a:	009b      	lsls	r3, r3, #2
 800434c:	440b      	add	r3, r1
 800434e:	332e      	adds	r3, #46	@ 0x2e
 8004350:	4602      	mov	r2, r0
 8004352:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004354:	7bfa      	ldrb	r2, [r7, #15]
 8004356:	6879      	ldr	r1, [r7, #4]
 8004358:	4613      	mov	r3, r2
 800435a:	00db      	lsls	r3, r3, #3
 800435c:	4413      	add	r3, r2
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	440b      	add	r3, r1
 8004362:	3318      	adds	r3, #24
 8004364:	2200      	movs	r2, #0
 8004366:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004368:	7bfa      	ldrb	r2, [r7, #15]
 800436a:	6879      	ldr	r1, [r7, #4]
 800436c:	4613      	mov	r3, r2
 800436e:	00db      	lsls	r3, r3, #3
 8004370:	4413      	add	r3, r2
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	440b      	add	r3, r1
 8004376:	331c      	adds	r3, #28
 8004378:	2200      	movs	r2, #0
 800437a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800437c:	7bfa      	ldrb	r2, [r7, #15]
 800437e:	6879      	ldr	r1, [r7, #4]
 8004380:	4613      	mov	r3, r2
 8004382:	00db      	lsls	r3, r3, #3
 8004384:	4413      	add	r3, r2
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	440b      	add	r3, r1
 800438a:	3320      	adds	r3, #32
 800438c:	2200      	movs	r2, #0
 800438e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004390:	7bfa      	ldrb	r2, [r7, #15]
 8004392:	6879      	ldr	r1, [r7, #4]
 8004394:	4613      	mov	r3, r2
 8004396:	00db      	lsls	r3, r3, #3
 8004398:	4413      	add	r3, r2
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	440b      	add	r3, r1
 800439e:	3324      	adds	r3, #36	@ 0x24
 80043a0:	2200      	movs	r2, #0
 80043a2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043a4:	7bfb      	ldrb	r3, [r7, #15]
 80043a6:	3301      	adds	r3, #1
 80043a8:	73fb      	strb	r3, [r7, #15]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	791b      	ldrb	r3, [r3, #4]
 80043ae:	7bfa      	ldrb	r2, [r7, #15]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d3af      	bcc.n	8004314 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043b4:	2300      	movs	r3, #0
 80043b6:	73fb      	strb	r3, [r7, #15]
 80043b8:	e044      	b.n	8004444 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80043ba:	7bfa      	ldrb	r2, [r7, #15]
 80043bc:	6879      	ldr	r1, [r7, #4]
 80043be:	4613      	mov	r3, r2
 80043c0:	00db      	lsls	r3, r3, #3
 80043c2:	4413      	add	r3, r2
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	440b      	add	r3, r1
 80043c8:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80043cc:	2200      	movs	r2, #0
 80043ce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80043d0:	7bfa      	ldrb	r2, [r7, #15]
 80043d2:	6879      	ldr	r1, [r7, #4]
 80043d4:	4613      	mov	r3, r2
 80043d6:	00db      	lsls	r3, r3, #3
 80043d8:	4413      	add	r3, r2
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	440b      	add	r3, r1
 80043de:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80043e2:	7bfa      	ldrb	r2, [r7, #15]
 80043e4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80043e6:	7bfa      	ldrb	r2, [r7, #15]
 80043e8:	6879      	ldr	r1, [r7, #4]
 80043ea:	4613      	mov	r3, r2
 80043ec:	00db      	lsls	r3, r3, #3
 80043ee:	4413      	add	r3, r2
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	440b      	add	r3, r1
 80043f4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80043f8:	2200      	movs	r2, #0
 80043fa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80043fc:	7bfa      	ldrb	r2, [r7, #15]
 80043fe:	6879      	ldr	r1, [r7, #4]
 8004400:	4613      	mov	r3, r2
 8004402:	00db      	lsls	r3, r3, #3
 8004404:	4413      	add	r3, r2
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	440b      	add	r3, r1
 800440a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800440e:	2200      	movs	r2, #0
 8004410:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004412:	7bfa      	ldrb	r2, [r7, #15]
 8004414:	6879      	ldr	r1, [r7, #4]
 8004416:	4613      	mov	r3, r2
 8004418:	00db      	lsls	r3, r3, #3
 800441a:	4413      	add	r3, r2
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	440b      	add	r3, r1
 8004420:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004424:	2200      	movs	r2, #0
 8004426:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004428:	7bfa      	ldrb	r2, [r7, #15]
 800442a:	6879      	ldr	r1, [r7, #4]
 800442c:	4613      	mov	r3, r2
 800442e:	00db      	lsls	r3, r3, #3
 8004430:	4413      	add	r3, r2
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	440b      	add	r3, r1
 8004436:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800443a:	2200      	movs	r2, #0
 800443c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800443e:	7bfb      	ldrb	r3, [r7, #15]
 8004440:	3301      	adds	r3, #1
 8004442:	73fb      	strb	r3, [r7, #15]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	791b      	ldrb	r3, [r3, #4]
 8004448:	7bfa      	ldrb	r2, [r7, #15]
 800444a:	429a      	cmp	r2, r3
 800444c:	d3b5      	bcc.n	80043ba <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6818      	ldr	r0, [r3, #0]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	7c1a      	ldrb	r2, [r3, #16]
 8004456:	f88d 2000 	strb.w	r2, [sp]
 800445a:	3304      	adds	r3, #4
 800445c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800445e:	f003 fb69 	bl	8007b34 <USB_DevInit>
 8004462:	4603      	mov	r3, r0
 8004464:	2b00      	cmp	r3, #0
 8004466:	d005      	beq.n	8004474 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2202      	movs	r2, #2
 800446c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e00c      	b.n	800448e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2201      	movs	r2, #1
 800447e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4618      	mov	r0, r3
 8004488:	f004 fbad 	bl	8008be6 <USB_DevDisconnect>

  return HAL_OK;
 800448c:	2300      	movs	r3, #0
}
 800448e:	4618      	mov	r0, r3
 8004490:	3710      	adds	r7, #16
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}

08004496 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004496:	b580      	push	{r7, lr}
 8004498:	b084      	sub	sp, #16
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d101      	bne.n	80044b2 <HAL_PCD_Start+0x1c>
 80044ae:	2302      	movs	r3, #2
 80044b0:	e022      	b.n	80044f8 <HAL_PCD_Start+0x62>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2201      	movs	r2, #1
 80044b6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d009      	beq.n	80044da <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d105      	bne.n	80044da <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4618      	mov	r0, r3
 80044e0:	f003 faba 	bl	8007a58 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4618      	mov	r0, r3
 80044ea:	f004 fb5b 	bl	8008ba4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80044f6:	2300      	movs	r3, #0
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3710      	adds	r7, #16
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}

08004500 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004500:	b590      	push	{r4, r7, lr}
 8004502:	b08d      	sub	sp, #52	@ 0x34
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800450e:	6a3b      	ldr	r3, [r7, #32]
 8004510:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4618      	mov	r0, r3
 8004518:	f004 fc19 	bl	8008d4e <USB_GetMode>
 800451c:	4603      	mov	r3, r0
 800451e:	2b00      	cmp	r3, #0
 8004520:	f040 848c 	bne.w	8004e3c <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4618      	mov	r0, r3
 800452a:	f004 fb7d 	bl	8008c28 <USB_ReadInterrupts>
 800452e:	4603      	mov	r3, r0
 8004530:	2b00      	cmp	r3, #0
 8004532:	f000 8482 	beq.w	8004e3a <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	0a1b      	lsrs	r3, r3, #8
 8004540:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4618      	mov	r0, r3
 8004550:	f004 fb6a 	bl	8008c28 <USB_ReadInterrupts>
 8004554:	4603      	mov	r3, r0
 8004556:	f003 0302 	and.w	r3, r3, #2
 800455a:	2b02      	cmp	r3, #2
 800455c:	d107      	bne.n	800456e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	695a      	ldr	r2, [r3, #20]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f002 0202 	and.w	r2, r2, #2
 800456c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4618      	mov	r0, r3
 8004574:	f004 fb58 	bl	8008c28 <USB_ReadInterrupts>
 8004578:	4603      	mov	r3, r0
 800457a:	f003 0310 	and.w	r3, r3, #16
 800457e:	2b10      	cmp	r3, #16
 8004580:	d161      	bne.n	8004646 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	699a      	ldr	r2, [r3, #24]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f022 0210 	bic.w	r2, r2, #16
 8004590:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004592:	6a3b      	ldr	r3, [r7, #32]
 8004594:	6a1b      	ldr	r3, [r3, #32]
 8004596:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004598:	69bb      	ldr	r3, [r7, #24]
 800459a:	f003 020f 	and.w	r2, r3, #15
 800459e:	4613      	mov	r3, r2
 80045a0:	00db      	lsls	r3, r3, #3
 80045a2:	4413      	add	r3, r2
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	4413      	add	r3, r2
 80045ae:	3304      	adds	r3, #4
 80045b0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80045b2:	69bb      	ldr	r3, [r7, #24]
 80045b4:	0c5b      	lsrs	r3, r3, #17
 80045b6:	f003 030f 	and.w	r3, r3, #15
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	d124      	bne.n	8004608 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80045be:	69ba      	ldr	r2, [r7, #24]
 80045c0:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80045c4:	4013      	ands	r3, r2
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d035      	beq.n	8004636 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80045ce:	69bb      	ldr	r3, [r7, #24]
 80045d0:	091b      	lsrs	r3, r3, #4
 80045d2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80045d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80045d8:	b29b      	uxth	r3, r3
 80045da:	461a      	mov	r2, r3
 80045dc:	6a38      	ldr	r0, [r7, #32]
 80045de:	f004 f98f 	bl	8008900 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	68da      	ldr	r2, [r3, #12]
 80045e6:	69bb      	ldr	r3, [r7, #24]
 80045e8:	091b      	lsrs	r3, r3, #4
 80045ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80045ee:	441a      	add	r2, r3
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	695a      	ldr	r2, [r3, #20]
 80045f8:	69bb      	ldr	r3, [r7, #24]
 80045fa:	091b      	lsrs	r3, r3, #4
 80045fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004600:	441a      	add	r2, r3
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	615a      	str	r2, [r3, #20]
 8004606:	e016      	b.n	8004636 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004608:	69bb      	ldr	r3, [r7, #24]
 800460a:	0c5b      	lsrs	r3, r3, #17
 800460c:	f003 030f 	and.w	r3, r3, #15
 8004610:	2b06      	cmp	r3, #6
 8004612:	d110      	bne.n	8004636 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800461a:	2208      	movs	r2, #8
 800461c:	4619      	mov	r1, r3
 800461e:	6a38      	ldr	r0, [r7, #32]
 8004620:	f004 f96e 	bl	8008900 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	695a      	ldr	r2, [r3, #20]
 8004628:	69bb      	ldr	r3, [r7, #24]
 800462a:	091b      	lsrs	r3, r3, #4
 800462c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004630:	441a      	add	r2, r3
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	699a      	ldr	r2, [r3, #24]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f042 0210 	orr.w	r2, r2, #16
 8004644:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4618      	mov	r0, r3
 800464c:	f004 faec 	bl	8008c28 <USB_ReadInterrupts>
 8004650:	4603      	mov	r3, r0
 8004652:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004656:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800465a:	f040 80a7 	bne.w	80047ac <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800465e:	2300      	movs	r3, #0
 8004660:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4618      	mov	r0, r3
 8004668:	f004 faf1 	bl	8008c4e <USB_ReadDevAllOutEpInterrupt>
 800466c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800466e:	e099      	b.n	80047a4 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004672:	f003 0301 	and.w	r3, r3, #1
 8004676:	2b00      	cmp	r3, #0
 8004678:	f000 808e 	beq.w	8004798 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004682:	b2d2      	uxtb	r2, r2
 8004684:	4611      	mov	r1, r2
 8004686:	4618      	mov	r0, r3
 8004688:	f004 fb15 	bl	8008cb6 <USB_ReadDevOutEPInterrupt>
 800468c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800468e:	693b      	ldr	r3, [r7, #16]
 8004690:	f003 0301 	and.w	r3, r3, #1
 8004694:	2b00      	cmp	r3, #0
 8004696:	d00c      	beq.n	80046b2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800469a:	015a      	lsls	r2, r3, #5
 800469c:	69fb      	ldr	r3, [r7, #28]
 800469e:	4413      	add	r3, r2
 80046a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046a4:	461a      	mov	r2, r3
 80046a6:	2301      	movs	r3, #1
 80046a8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80046aa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f000 fe89 	bl	80053c4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	f003 0308 	and.w	r3, r3, #8
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d00c      	beq.n	80046d6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80046bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046be:	015a      	lsls	r2, r3, #5
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	4413      	add	r3, r2
 80046c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046c8:	461a      	mov	r2, r3
 80046ca:	2308      	movs	r3, #8
 80046cc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80046ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f000 ff5f 	bl	8005594 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	f003 0310 	and.w	r3, r3, #16
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d008      	beq.n	80046f2 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80046e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e2:	015a      	lsls	r2, r3, #5
 80046e4:	69fb      	ldr	r3, [r7, #28]
 80046e6:	4413      	add	r3, r2
 80046e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046ec:	461a      	mov	r2, r3
 80046ee:	2310      	movs	r3, #16
 80046f0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	f003 0302 	and.w	r3, r3, #2
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d030      	beq.n	800475e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80046fc:	6a3b      	ldr	r3, [r7, #32]
 80046fe:	695b      	ldr	r3, [r3, #20]
 8004700:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004704:	2b80      	cmp	r3, #128	@ 0x80
 8004706:	d109      	bne.n	800471c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	69fa      	ldr	r2, [r7, #28]
 8004712:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004716:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800471a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800471c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800471e:	4613      	mov	r3, r2
 8004720:	00db      	lsls	r3, r3, #3
 8004722:	4413      	add	r3, r2
 8004724:	009b      	lsls	r3, r3, #2
 8004726:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	4413      	add	r3, r2
 800472e:	3304      	adds	r3, #4
 8004730:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	78db      	ldrb	r3, [r3, #3]
 8004736:	2b01      	cmp	r3, #1
 8004738:	d108      	bne.n	800474c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	2200      	movs	r2, #0
 800473e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004742:	b2db      	uxtb	r3, r3
 8004744:	4619      	mov	r1, r3
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f006 fc9e 	bl	800b088 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800474c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800474e:	015a      	lsls	r2, r3, #5
 8004750:	69fb      	ldr	r3, [r7, #28]
 8004752:	4413      	add	r3, r2
 8004754:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004758:	461a      	mov	r2, r3
 800475a:	2302      	movs	r3, #2
 800475c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	f003 0320 	and.w	r3, r3, #32
 8004764:	2b00      	cmp	r3, #0
 8004766:	d008      	beq.n	800477a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800476a:	015a      	lsls	r2, r3, #5
 800476c:	69fb      	ldr	r3, [r7, #28]
 800476e:	4413      	add	r3, r2
 8004770:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004774:	461a      	mov	r2, r3
 8004776:	2320      	movs	r3, #32
 8004778:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004780:	2b00      	cmp	r3, #0
 8004782:	d009      	beq.n	8004798 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004786:	015a      	lsls	r2, r3, #5
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	4413      	add	r3, r2
 800478c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004790:	461a      	mov	r2, r3
 8004792:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004796:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800479a:	3301      	adds	r3, #1
 800479c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800479e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047a0:	085b      	lsrs	r3, r3, #1
 80047a2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80047a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	f47f af62 	bne.w	8004670 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4618      	mov	r0, r3
 80047b2:	f004 fa39 	bl	8008c28 <USB_ReadInterrupts>
 80047b6:	4603      	mov	r3, r0
 80047b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047bc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80047c0:	f040 80db 	bne.w	800497a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4618      	mov	r0, r3
 80047ca:	f004 fa5a 	bl	8008c82 <USB_ReadDevAllInEpInterrupt>
 80047ce:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80047d0:	2300      	movs	r3, #0
 80047d2:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80047d4:	e0cd      	b.n	8004972 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80047d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d8:	f003 0301 	and.w	r3, r3, #1
 80047dc:	2b00      	cmp	r3, #0
 80047de:	f000 80c2 	beq.w	8004966 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047e8:	b2d2      	uxtb	r2, r2
 80047ea:	4611      	mov	r1, r2
 80047ec:	4618      	mov	r0, r3
 80047ee:	f004 fa80 	bl	8008cf2 <USB_ReadDevInEPInterrupt>
 80047f2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	f003 0301 	and.w	r3, r3, #1
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d057      	beq.n	80048ae <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80047fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004800:	f003 030f 	and.w	r3, r3, #15
 8004804:	2201      	movs	r2, #1
 8004806:	fa02 f303 	lsl.w	r3, r2, r3
 800480a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800480c:	69fb      	ldr	r3, [r7, #28]
 800480e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004812:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	43db      	mvns	r3, r3
 8004818:	69f9      	ldr	r1, [r7, #28]
 800481a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800481e:	4013      	ands	r3, r2
 8004820:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004824:	015a      	lsls	r2, r3, #5
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	4413      	add	r3, r2
 800482a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800482e:	461a      	mov	r2, r3
 8004830:	2301      	movs	r3, #1
 8004832:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	799b      	ldrb	r3, [r3, #6]
 8004838:	2b01      	cmp	r3, #1
 800483a:	d132      	bne.n	80048a2 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800483c:	6879      	ldr	r1, [r7, #4]
 800483e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004840:	4613      	mov	r3, r2
 8004842:	00db      	lsls	r3, r3, #3
 8004844:	4413      	add	r3, r2
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	440b      	add	r3, r1
 800484a:	3320      	adds	r3, #32
 800484c:	6819      	ldr	r1, [r3, #0]
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004852:	4613      	mov	r3, r2
 8004854:	00db      	lsls	r3, r3, #3
 8004856:	4413      	add	r3, r2
 8004858:	009b      	lsls	r3, r3, #2
 800485a:	4403      	add	r3, r0
 800485c:	331c      	adds	r3, #28
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4419      	add	r1, r3
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004866:	4613      	mov	r3, r2
 8004868:	00db      	lsls	r3, r3, #3
 800486a:	4413      	add	r3, r2
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	4403      	add	r3, r0
 8004870:	3320      	adds	r3, #32
 8004872:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004876:	2b00      	cmp	r3, #0
 8004878:	d113      	bne.n	80048a2 <HAL_PCD_IRQHandler+0x3a2>
 800487a:	6879      	ldr	r1, [r7, #4]
 800487c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800487e:	4613      	mov	r3, r2
 8004880:	00db      	lsls	r3, r3, #3
 8004882:	4413      	add	r3, r2
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	440b      	add	r3, r1
 8004888:	3324      	adds	r3, #36	@ 0x24
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d108      	bne.n	80048a2 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6818      	ldr	r0, [r3, #0]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800489a:	461a      	mov	r2, r3
 800489c:	2101      	movs	r1, #1
 800489e:	f004 fa87 	bl	8008db0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80048a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	4619      	mov	r1, r3
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	f006 fb72 	bl	800af92 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	f003 0308 	and.w	r3, r3, #8
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d008      	beq.n	80048ca <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80048b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ba:	015a      	lsls	r2, r3, #5
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	4413      	add	r3, r2
 80048c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048c4:	461a      	mov	r2, r3
 80048c6:	2308      	movs	r3, #8
 80048c8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	f003 0310 	and.w	r3, r3, #16
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d008      	beq.n	80048e6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80048d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d6:	015a      	lsls	r2, r3, #5
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	4413      	add	r3, r2
 80048dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048e0:	461a      	mov	r2, r3
 80048e2:	2310      	movs	r3, #16
 80048e4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d008      	beq.n	8004902 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80048f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f2:	015a      	lsls	r2, r3, #5
 80048f4:	69fb      	ldr	r3, [r7, #28]
 80048f6:	4413      	add	r3, r2
 80048f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048fc:	461a      	mov	r2, r3
 80048fe:	2340      	movs	r3, #64	@ 0x40
 8004900:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	f003 0302 	and.w	r3, r3, #2
 8004908:	2b00      	cmp	r3, #0
 800490a:	d023      	beq.n	8004954 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800490c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800490e:	6a38      	ldr	r0, [r7, #32]
 8004910:	f003 fa74 	bl	8007dfc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004914:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004916:	4613      	mov	r3, r2
 8004918:	00db      	lsls	r3, r3, #3
 800491a:	4413      	add	r3, r2
 800491c:	009b      	lsls	r3, r3, #2
 800491e:	3310      	adds	r3, #16
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	4413      	add	r3, r2
 8004924:	3304      	adds	r3, #4
 8004926:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	78db      	ldrb	r3, [r3, #3]
 800492c:	2b01      	cmp	r3, #1
 800492e:	d108      	bne.n	8004942 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	2200      	movs	r2, #0
 8004934:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004938:	b2db      	uxtb	r3, r3
 800493a:	4619      	mov	r1, r3
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	f006 fbb5 	bl	800b0ac <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004944:	015a      	lsls	r2, r3, #5
 8004946:	69fb      	ldr	r3, [r7, #28]
 8004948:	4413      	add	r3, r2
 800494a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800494e:	461a      	mov	r2, r3
 8004950:	2302      	movs	r3, #2
 8004952:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800495a:	2b00      	cmp	r3, #0
 800495c:	d003      	beq.n	8004966 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800495e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004960:	6878      	ldr	r0, [r7, #4]
 8004962:	f000 fca3 	bl	80052ac <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004968:	3301      	adds	r3, #1
 800496a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800496c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800496e:	085b      	lsrs	r3, r3, #1
 8004970:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004974:	2b00      	cmp	r3, #0
 8004976:	f47f af2e 	bne.w	80047d6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4618      	mov	r0, r3
 8004980:	f004 f952 	bl	8008c28 <USB_ReadInterrupts>
 8004984:	4603      	mov	r3, r0
 8004986:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800498a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800498e:	d122      	bne.n	80049d6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004990:	69fb      	ldr	r3, [r7, #28]
 8004992:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	69fa      	ldr	r2, [r7, #28]
 800499a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800499e:	f023 0301 	bic.w	r3, r3, #1
 80049a2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d108      	bne.n	80049c0 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80049b6:	2100      	movs	r1, #0
 80049b8:	6878      	ldr	r0, [r7, #4]
 80049ba:	f000 fe89 	bl	80056d0 <HAL_PCDEx_LPM_Callback>
 80049be:	e002      	b.n	80049c6 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f006 fb53 	bl	800b06c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	695a      	ldr	r2, [r3, #20]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80049d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4618      	mov	r0, r3
 80049dc:	f004 f924 	bl	8008c28 <USB_ReadInterrupts>
 80049e0:	4603      	mov	r3, r0
 80049e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049ea:	d112      	bne.n	8004a12 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	f003 0301 	and.w	r3, r3, #1
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d102      	bne.n	8004a02 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f006 fb0f 	bl	800b020 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	695a      	ldr	r2, [r3, #20]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004a10:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4618      	mov	r0, r3
 8004a18:	f004 f906 	bl	8008c28 <USB_ReadInterrupts>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a26:	f040 80b7 	bne.w	8004b98 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004a2a:	69fb      	ldr	r3, [r7, #28]
 8004a2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	69fa      	ldr	r2, [r7, #28]
 8004a34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a38:	f023 0301 	bic.w	r3, r3, #1
 8004a3c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	2110      	movs	r1, #16
 8004a44:	4618      	mov	r0, r3
 8004a46:	f003 f9d9 	bl	8007dfc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a4e:	e046      	b.n	8004ade <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a52:	015a      	lsls	r2, r3, #5
 8004a54:	69fb      	ldr	r3, [r7, #28]
 8004a56:	4413      	add	r3, r2
 8004a58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004a62:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a66:	015a      	lsls	r2, r3, #5
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	4413      	add	r3, r2
 8004a6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a74:	0151      	lsls	r1, r2, #5
 8004a76:	69fa      	ldr	r2, [r7, #28]
 8004a78:	440a      	add	r2, r1
 8004a7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a7e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004a82:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a86:	015a      	lsls	r2, r3, #5
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	4413      	add	r3, r2
 8004a8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a90:	461a      	mov	r2, r3
 8004a92:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004a96:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a9a:	015a      	lsls	r2, r3, #5
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	4413      	add	r3, r2
 8004aa0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004aa8:	0151      	lsls	r1, r2, #5
 8004aaa:	69fa      	ldr	r2, [r7, #28]
 8004aac:	440a      	add	r2, r1
 8004aae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ab2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004ab6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004aba:	015a      	lsls	r2, r3, #5
 8004abc:	69fb      	ldr	r3, [r7, #28]
 8004abe:	4413      	add	r3, r2
 8004ac0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ac8:	0151      	lsls	r1, r2, #5
 8004aca:	69fa      	ldr	r2, [r7, #28]
 8004acc:	440a      	add	r2, r1
 8004ace:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ad2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004ad6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ada:	3301      	adds	r3, #1
 8004adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	791b      	ldrb	r3, [r3, #4]
 8004ae2:	461a      	mov	r2, r3
 8004ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d3b2      	bcc.n	8004a50 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004aea:	69fb      	ldr	r3, [r7, #28]
 8004aec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004af0:	69db      	ldr	r3, [r3, #28]
 8004af2:	69fa      	ldr	r2, [r7, #28]
 8004af4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004af8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004afc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	7bdb      	ldrb	r3, [r3, #15]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d016      	beq.n	8004b34 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b10:	69fa      	ldr	r2, [r7, #28]
 8004b12:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b16:	f043 030b 	orr.w	r3, r3, #11
 8004b1a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004b1e:	69fb      	ldr	r3, [r7, #28]
 8004b20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b26:	69fa      	ldr	r2, [r7, #28]
 8004b28:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b2c:	f043 030b 	orr.w	r3, r3, #11
 8004b30:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b32:	e015      	b.n	8004b60 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004b34:	69fb      	ldr	r3, [r7, #28]
 8004b36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b3a:	695b      	ldr	r3, [r3, #20]
 8004b3c:	69fa      	ldr	r2, [r7, #28]
 8004b3e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b42:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004b46:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004b4a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b52:	691b      	ldr	r3, [r3, #16]
 8004b54:	69fa      	ldr	r2, [r7, #28]
 8004b56:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b5a:	f043 030b 	orr.w	r3, r3, #11
 8004b5e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	69fa      	ldr	r2, [r7, #28]
 8004b6a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b6e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004b72:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6818      	ldr	r0, [r3, #0]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004b82:	461a      	mov	r2, r3
 8004b84:	f004 f914 	bl	8008db0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	695a      	ldr	r2, [r3, #20]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004b96:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f004 f843 	bl	8008c28 <USB_ReadInterrupts>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ba8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bac:	d123      	bne.n	8004bf6 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f004 f8d9 	bl	8008d6a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f003 f996 	bl	8007eee <USB_GetDevSpeed>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681c      	ldr	r4, [r3, #0]
 8004bce:	f001 f9af 	bl	8005f30 <HAL_RCC_GetHCLKFreq>
 8004bd2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004bd8:	461a      	mov	r2, r3
 8004bda:	4620      	mov	r0, r4
 8004bdc:	f002 fe9a 	bl	8007914 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f006 f9fe 	bl	800afe2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	695a      	ldr	r2, [r3, #20]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004bf4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f004 f814 	bl	8008c28 <USB_ReadInterrupts>
 8004c00:	4603      	mov	r3, r0
 8004c02:	f003 0308 	and.w	r3, r3, #8
 8004c06:	2b08      	cmp	r3, #8
 8004c08:	d10a      	bne.n	8004c20 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f006 f9db 	bl	800afc6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	695a      	ldr	r2, [r3, #20]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f002 0208 	and.w	r2, r2, #8
 8004c1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4618      	mov	r0, r3
 8004c26:	f003 ffff 	bl	8008c28 <USB_ReadInterrupts>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c30:	2b80      	cmp	r3, #128	@ 0x80
 8004c32:	d123      	bne.n	8004c7c <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004c34:	6a3b      	ldr	r3, [r7, #32]
 8004c36:	699b      	ldr	r3, [r3, #24]
 8004c38:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c3c:	6a3b      	ldr	r3, [r7, #32]
 8004c3e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004c40:	2301      	movs	r3, #1
 8004c42:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c44:	e014      	b.n	8004c70 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004c46:	6879      	ldr	r1, [r7, #4]
 8004c48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c4a:	4613      	mov	r3, r2
 8004c4c:	00db      	lsls	r3, r3, #3
 8004c4e:	4413      	add	r3, r2
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	440b      	add	r3, r1
 8004c54:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004c58:	781b      	ldrb	r3, [r3, #0]
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d105      	bne.n	8004c6a <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	4619      	mov	r1, r3
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f000 faf0 	bl	800524a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c6c:	3301      	adds	r3, #1
 8004c6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	791b      	ldrb	r3, [r3, #4]
 8004c74:	461a      	mov	r2, r3
 8004c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d3e4      	bcc.n	8004c46 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4618      	mov	r0, r3
 8004c82:	f003 ffd1 	bl	8008c28 <USB_ReadInterrupts>
 8004c86:	4603      	mov	r3, r0
 8004c88:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c8c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c90:	d13c      	bne.n	8004d0c <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004c92:	2301      	movs	r3, #1
 8004c94:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c96:	e02b      	b.n	8004cf0 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c9a:	015a      	lsls	r2, r3, #5
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	4413      	add	r3, r2
 8004ca0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004ca8:	6879      	ldr	r1, [r7, #4]
 8004caa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cac:	4613      	mov	r3, r2
 8004cae:	00db      	lsls	r3, r3, #3
 8004cb0:	4413      	add	r3, r2
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	440b      	add	r3, r1
 8004cb6:	3318      	adds	r3, #24
 8004cb8:	781b      	ldrb	r3, [r3, #0]
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d115      	bne.n	8004cea <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004cbe:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	da12      	bge.n	8004cea <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004cc4:	6879      	ldr	r1, [r7, #4]
 8004cc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cc8:	4613      	mov	r3, r2
 8004cca:	00db      	lsls	r3, r3, #3
 8004ccc:	4413      	add	r3, r2
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	440b      	add	r3, r1
 8004cd2:	3317      	adds	r3, #23
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cda:	b2db      	uxtb	r3, r3
 8004cdc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	4619      	mov	r1, r3
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f000 fab0 	bl	800524a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cec:	3301      	adds	r3, #1
 8004cee:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	791b      	ldrb	r3, [r3, #4]
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d3cd      	bcc.n	8004c98 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	695a      	ldr	r2, [r3, #20]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004d0a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4618      	mov	r0, r3
 8004d12:	f003 ff89 	bl	8008c28 <USB_ReadInterrupts>
 8004d16:	4603      	mov	r3, r0
 8004d18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d1c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004d20:	d156      	bne.n	8004dd0 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004d22:	2301      	movs	r3, #1
 8004d24:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d26:	e045      	b.n	8004db4 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d2a:	015a      	lsls	r2, r3, #5
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	4413      	add	r3, r2
 8004d30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004d38:	6879      	ldr	r1, [r7, #4]
 8004d3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d3c:	4613      	mov	r3, r2
 8004d3e:	00db      	lsls	r3, r3, #3
 8004d40:	4413      	add	r3, r2
 8004d42:	009b      	lsls	r3, r3, #2
 8004d44:	440b      	add	r3, r1
 8004d46:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004d4a:	781b      	ldrb	r3, [r3, #0]
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	d12e      	bne.n	8004dae <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004d50:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	da2b      	bge.n	8004dae <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004d56:	69bb      	ldr	r3, [r7, #24]
 8004d58:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004d62:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004d66:	429a      	cmp	r2, r3
 8004d68:	d121      	bne.n	8004dae <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004d6a:	6879      	ldr	r1, [r7, #4]
 8004d6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d6e:	4613      	mov	r3, r2
 8004d70:	00db      	lsls	r3, r3, #3
 8004d72:	4413      	add	r3, r2
 8004d74:	009b      	lsls	r3, r3, #2
 8004d76:	440b      	add	r3, r1
 8004d78:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004d80:	6a3b      	ldr	r3, [r7, #32]
 8004d82:	699b      	ldr	r3, [r3, #24]
 8004d84:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004d88:	6a3b      	ldr	r3, [r7, #32]
 8004d8a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004d8c:	6a3b      	ldr	r3, [r7, #32]
 8004d8e:	695b      	ldr	r3, [r3, #20]
 8004d90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d10a      	bne.n	8004dae <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004d98:	69fb      	ldr	r3, [r7, #28]
 8004d9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	69fa      	ldr	r2, [r7, #28]
 8004da2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004da6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004daa:	6053      	str	r3, [r2, #4]
            break;
 8004dac:	e008      	b.n	8004dc0 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db0:	3301      	adds	r3, #1
 8004db2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	791b      	ldrb	r3, [r3, #4]
 8004db8:	461a      	mov	r2, r3
 8004dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d3b3      	bcc.n	8004d28 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	695a      	ldr	r2, [r3, #20]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004dce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f003 ff27 	bl	8008c28 <USB_ReadInterrupts>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004de0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004de4:	d10a      	bne.n	8004dfc <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f006 f972 	bl	800b0d0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	695a      	ldr	r2, [r3, #20]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004dfa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4618      	mov	r0, r3
 8004e02:	f003 ff11 	bl	8008c28 <USB_ReadInterrupts>
 8004e06:	4603      	mov	r3, r0
 8004e08:	f003 0304 	and.w	r3, r3, #4
 8004e0c:	2b04      	cmp	r3, #4
 8004e0e:	d115      	bne.n	8004e3c <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	f003 0304 	and.w	r3, r3, #4
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d002      	beq.n	8004e28 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f006 f962 	bl	800b0ec <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	6859      	ldr	r1, [r3, #4]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	69ba      	ldr	r2, [r7, #24]
 8004e34:	430a      	orrs	r2, r1
 8004e36:	605a      	str	r2, [r3, #4]
 8004e38:	e000      	b.n	8004e3c <HAL_PCD_IRQHandler+0x93c>
      return;
 8004e3a:	bf00      	nop
    }
  }
}
 8004e3c:	3734      	adds	r7, #52	@ 0x34
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd90      	pop	{r4, r7, pc}

08004e42 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004e42:	b580      	push	{r7, lr}
 8004e44:	b082      	sub	sp, #8
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	6078      	str	r0, [r7, #4]
 8004e4a:	460b      	mov	r3, r1
 8004e4c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d101      	bne.n	8004e5c <HAL_PCD_SetAddress+0x1a>
 8004e58:	2302      	movs	r3, #2
 8004e5a:	e012      	b.n	8004e82 <HAL_PCD_SetAddress+0x40>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	78fa      	ldrb	r2, [r7, #3]
 8004e68:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	78fa      	ldrb	r2, [r7, #3]
 8004e70:	4611      	mov	r1, r2
 8004e72:	4618      	mov	r0, r3
 8004e74:	f003 fe70 	bl	8008b58 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3708      	adds	r7, #8
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}

08004e8a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004e8a:	b580      	push	{r7, lr}
 8004e8c:	b084      	sub	sp, #16
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
 8004e92:	4608      	mov	r0, r1
 8004e94:	4611      	mov	r1, r2
 8004e96:	461a      	mov	r2, r3
 8004e98:	4603      	mov	r3, r0
 8004e9a:	70fb      	strb	r3, [r7, #3]
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	803b      	strh	r3, [r7, #0]
 8004ea0:	4613      	mov	r3, r2
 8004ea2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004ea8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	da0f      	bge.n	8004ed0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004eb0:	78fb      	ldrb	r3, [r7, #3]
 8004eb2:	f003 020f 	and.w	r2, r3, #15
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	00db      	lsls	r3, r3, #3
 8004eba:	4413      	add	r3, r2
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	3310      	adds	r3, #16
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	4413      	add	r3, r2
 8004ec4:	3304      	adds	r3, #4
 8004ec6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	705a      	strb	r2, [r3, #1]
 8004ece:	e00f      	b.n	8004ef0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ed0:	78fb      	ldrb	r3, [r7, #3]
 8004ed2:	f003 020f 	and.w	r2, r3, #15
 8004ed6:	4613      	mov	r3, r2
 8004ed8:	00db      	lsls	r3, r3, #3
 8004eda:	4413      	add	r3, r2
 8004edc:	009b      	lsls	r3, r3, #2
 8004ede:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	4413      	add	r3, r2
 8004ee6:	3304      	adds	r3, #4
 8004ee8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2200      	movs	r2, #0
 8004eee:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004ef0:	78fb      	ldrb	r3, [r7, #3]
 8004ef2:	f003 030f 	and.w	r3, r3, #15
 8004ef6:	b2da      	uxtb	r2, r3
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004efc:	883a      	ldrh	r2, [r7, #0]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	78ba      	ldrb	r2, [r7, #2]
 8004f06:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	785b      	ldrb	r3, [r3, #1]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d004      	beq.n	8004f1a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	461a      	mov	r2, r3
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004f1a:	78bb      	ldrb	r3, [r7, #2]
 8004f1c:	2b02      	cmp	r3, #2
 8004f1e:	d102      	bne.n	8004f26 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2200      	movs	r2, #0
 8004f24:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d101      	bne.n	8004f34 <HAL_PCD_EP_Open+0xaa>
 8004f30:	2302      	movs	r3, #2
 8004f32:	e00e      	b.n	8004f52 <HAL_PCD_EP_Open+0xc8>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	68f9      	ldr	r1, [r7, #12]
 8004f42:	4618      	mov	r0, r3
 8004f44:	f002 fff8 	bl	8007f38 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004f50:	7afb      	ldrb	r3, [r7, #11]
}
 8004f52:	4618      	mov	r0, r3
 8004f54:	3710      	adds	r7, #16
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}

08004f5a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004f5a:	b580      	push	{r7, lr}
 8004f5c:	b084      	sub	sp, #16
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	6078      	str	r0, [r7, #4]
 8004f62:	460b      	mov	r3, r1
 8004f64:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004f66:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	da0f      	bge.n	8004f8e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f6e:	78fb      	ldrb	r3, [r7, #3]
 8004f70:	f003 020f 	and.w	r2, r3, #15
 8004f74:	4613      	mov	r3, r2
 8004f76:	00db      	lsls	r3, r3, #3
 8004f78:	4413      	add	r3, r2
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	3310      	adds	r3, #16
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	4413      	add	r3, r2
 8004f82:	3304      	adds	r3, #4
 8004f84:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2201      	movs	r2, #1
 8004f8a:	705a      	strb	r2, [r3, #1]
 8004f8c:	e00f      	b.n	8004fae <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f8e:	78fb      	ldrb	r3, [r7, #3]
 8004f90:	f003 020f 	and.w	r2, r3, #15
 8004f94:	4613      	mov	r3, r2
 8004f96:	00db      	lsls	r3, r3, #3
 8004f98:	4413      	add	r3, r2
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004fa0:	687a      	ldr	r2, [r7, #4]
 8004fa2:	4413      	add	r3, r2
 8004fa4:	3304      	adds	r3, #4
 8004fa6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2200      	movs	r2, #0
 8004fac:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004fae:	78fb      	ldrb	r3, [r7, #3]
 8004fb0:	f003 030f 	and.w	r3, r3, #15
 8004fb4:	b2da      	uxtb	r2, r3
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d101      	bne.n	8004fc8 <HAL_PCD_EP_Close+0x6e>
 8004fc4:	2302      	movs	r3, #2
 8004fc6:	e00e      	b.n	8004fe6 <HAL_PCD_EP_Close+0x8c>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	68f9      	ldr	r1, [r7, #12]
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f003 f836 	bl	8008048 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004fe4:	2300      	movs	r3, #0
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3710      	adds	r7, #16
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}

08004fee <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004fee:	b580      	push	{r7, lr}
 8004ff0:	b086      	sub	sp, #24
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	60f8      	str	r0, [r7, #12]
 8004ff6:	607a      	str	r2, [r7, #4]
 8004ff8:	603b      	str	r3, [r7, #0]
 8004ffa:	460b      	mov	r3, r1
 8004ffc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ffe:	7afb      	ldrb	r3, [r7, #11]
 8005000:	f003 020f 	and.w	r2, r3, #15
 8005004:	4613      	mov	r3, r2
 8005006:	00db      	lsls	r3, r3, #3
 8005008:	4413      	add	r3, r2
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005010:	68fa      	ldr	r2, [r7, #12]
 8005012:	4413      	add	r3, r2
 8005014:	3304      	adds	r3, #4
 8005016:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	683a      	ldr	r2, [r7, #0]
 8005022:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	2200      	movs	r2, #0
 8005028:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	2200      	movs	r2, #0
 800502e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005030:	7afb      	ldrb	r3, [r7, #11]
 8005032:	f003 030f 	and.w	r3, r3, #15
 8005036:	b2da      	uxtb	r2, r3
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	799b      	ldrb	r3, [r3, #6]
 8005040:	2b01      	cmp	r3, #1
 8005042:	d102      	bne.n	800504a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005044:	687a      	ldr	r2, [r7, #4]
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6818      	ldr	r0, [r3, #0]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	799b      	ldrb	r3, [r3, #6]
 8005052:	461a      	mov	r2, r3
 8005054:	6979      	ldr	r1, [r7, #20]
 8005056:	f003 f8d3 	bl	8008200 <USB_EPStartXfer>

  return HAL_OK;
 800505a:	2300      	movs	r3, #0
}
 800505c:	4618      	mov	r0, r3
 800505e:	3718      	adds	r7, #24
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}

08005064 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b086      	sub	sp, #24
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	607a      	str	r2, [r7, #4]
 800506e:	603b      	str	r3, [r7, #0]
 8005070:	460b      	mov	r3, r1
 8005072:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005074:	7afb      	ldrb	r3, [r7, #11]
 8005076:	f003 020f 	and.w	r2, r3, #15
 800507a:	4613      	mov	r3, r2
 800507c:	00db      	lsls	r3, r3, #3
 800507e:	4413      	add	r3, r2
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	3310      	adds	r3, #16
 8005084:	68fa      	ldr	r2, [r7, #12]
 8005086:	4413      	add	r3, r2
 8005088:	3304      	adds	r3, #4
 800508a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	683a      	ldr	r2, [r7, #0]
 8005096:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	2200      	movs	r2, #0
 800509c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	2201      	movs	r2, #1
 80050a2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80050a4:	7afb      	ldrb	r3, [r7, #11]
 80050a6:	f003 030f 	and.w	r3, r3, #15
 80050aa:	b2da      	uxtb	r2, r3
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	799b      	ldrb	r3, [r3, #6]
 80050b4:	2b01      	cmp	r3, #1
 80050b6:	d102      	bne.n	80050be <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80050b8:	687a      	ldr	r2, [r7, #4]
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	6818      	ldr	r0, [r3, #0]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	799b      	ldrb	r3, [r3, #6]
 80050c6:	461a      	mov	r2, r3
 80050c8:	6979      	ldr	r1, [r7, #20]
 80050ca:	f003 f899 	bl	8008200 <USB_EPStartXfer>

  return HAL_OK;
 80050ce:	2300      	movs	r3, #0
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3718      	adds	r7, #24
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}

080050d8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	460b      	mov	r3, r1
 80050e2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80050e4:	78fb      	ldrb	r3, [r7, #3]
 80050e6:	f003 030f 	and.w	r3, r3, #15
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	7912      	ldrb	r2, [r2, #4]
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d901      	bls.n	80050f6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e04f      	b.n	8005196 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80050f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	da0f      	bge.n	800511e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050fe:	78fb      	ldrb	r3, [r7, #3]
 8005100:	f003 020f 	and.w	r2, r3, #15
 8005104:	4613      	mov	r3, r2
 8005106:	00db      	lsls	r3, r3, #3
 8005108:	4413      	add	r3, r2
 800510a:	009b      	lsls	r3, r3, #2
 800510c:	3310      	adds	r3, #16
 800510e:	687a      	ldr	r2, [r7, #4]
 8005110:	4413      	add	r3, r2
 8005112:	3304      	adds	r3, #4
 8005114:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2201      	movs	r2, #1
 800511a:	705a      	strb	r2, [r3, #1]
 800511c:	e00d      	b.n	800513a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800511e:	78fa      	ldrb	r2, [r7, #3]
 8005120:	4613      	mov	r3, r2
 8005122:	00db      	lsls	r3, r3, #3
 8005124:	4413      	add	r3, r2
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	4413      	add	r3, r2
 8005130:	3304      	adds	r3, #4
 8005132:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2200      	movs	r2, #0
 8005138:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2201      	movs	r2, #1
 800513e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005140:	78fb      	ldrb	r3, [r7, #3]
 8005142:	f003 030f 	and.w	r3, r3, #15
 8005146:	b2da      	uxtb	r2, r3
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005152:	2b01      	cmp	r3, #1
 8005154:	d101      	bne.n	800515a <HAL_PCD_EP_SetStall+0x82>
 8005156:	2302      	movs	r3, #2
 8005158:	e01d      	b.n	8005196 <HAL_PCD_EP_SetStall+0xbe>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2201      	movs	r2, #1
 800515e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	68f9      	ldr	r1, [r7, #12]
 8005168:	4618      	mov	r0, r3
 800516a:	f003 fc21 	bl	80089b0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800516e:	78fb      	ldrb	r3, [r7, #3]
 8005170:	f003 030f 	and.w	r3, r3, #15
 8005174:	2b00      	cmp	r3, #0
 8005176:	d109      	bne.n	800518c <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6818      	ldr	r0, [r3, #0]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	7999      	ldrb	r1, [r3, #6]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005186:	461a      	mov	r2, r3
 8005188:	f003 fe12 	bl	8008db0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2200      	movs	r2, #0
 8005190:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005194:	2300      	movs	r3, #0
}
 8005196:	4618      	mov	r0, r3
 8005198:	3710      	adds	r7, #16
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}

0800519e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800519e:	b580      	push	{r7, lr}
 80051a0:	b084      	sub	sp, #16
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]
 80051a6:	460b      	mov	r3, r1
 80051a8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80051aa:	78fb      	ldrb	r3, [r7, #3]
 80051ac:	f003 030f 	and.w	r3, r3, #15
 80051b0:	687a      	ldr	r2, [r7, #4]
 80051b2:	7912      	ldrb	r2, [r2, #4]
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d901      	bls.n	80051bc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e042      	b.n	8005242 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80051bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	da0f      	bge.n	80051e4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80051c4:	78fb      	ldrb	r3, [r7, #3]
 80051c6:	f003 020f 	and.w	r2, r3, #15
 80051ca:	4613      	mov	r3, r2
 80051cc:	00db      	lsls	r3, r3, #3
 80051ce:	4413      	add	r3, r2
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	3310      	adds	r3, #16
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	4413      	add	r3, r2
 80051d8:	3304      	adds	r3, #4
 80051da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2201      	movs	r2, #1
 80051e0:	705a      	strb	r2, [r3, #1]
 80051e2:	e00f      	b.n	8005204 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80051e4:	78fb      	ldrb	r3, [r7, #3]
 80051e6:	f003 020f 	and.w	r2, r3, #15
 80051ea:	4613      	mov	r3, r2
 80051ec:	00db      	lsls	r3, r3, #3
 80051ee:	4413      	add	r3, r2
 80051f0:	009b      	lsls	r3, r3, #2
 80051f2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	4413      	add	r3, r2
 80051fa:	3304      	adds	r3, #4
 80051fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2200      	movs	r2, #0
 8005202:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2200      	movs	r2, #0
 8005208:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800520a:	78fb      	ldrb	r3, [r7, #3]
 800520c:	f003 030f 	and.w	r3, r3, #15
 8005210:	b2da      	uxtb	r2, r3
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800521c:	2b01      	cmp	r3, #1
 800521e:	d101      	bne.n	8005224 <HAL_PCD_EP_ClrStall+0x86>
 8005220:	2302      	movs	r3, #2
 8005222:	e00e      	b.n	8005242 <HAL_PCD_EP_ClrStall+0xa4>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68f9      	ldr	r1, [r7, #12]
 8005232:	4618      	mov	r0, r3
 8005234:	f003 fc2a 	bl	8008a8c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2200      	movs	r2, #0
 800523c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	4618      	mov	r0, r3
 8005244:	3710      	adds	r7, #16
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}

0800524a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800524a:	b580      	push	{r7, lr}
 800524c:	b084      	sub	sp, #16
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
 8005252:	460b      	mov	r3, r1
 8005254:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005256:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800525a:	2b00      	cmp	r3, #0
 800525c:	da0c      	bge.n	8005278 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800525e:	78fb      	ldrb	r3, [r7, #3]
 8005260:	f003 020f 	and.w	r2, r3, #15
 8005264:	4613      	mov	r3, r2
 8005266:	00db      	lsls	r3, r3, #3
 8005268:	4413      	add	r3, r2
 800526a:	009b      	lsls	r3, r3, #2
 800526c:	3310      	adds	r3, #16
 800526e:	687a      	ldr	r2, [r7, #4]
 8005270:	4413      	add	r3, r2
 8005272:	3304      	adds	r3, #4
 8005274:	60fb      	str	r3, [r7, #12]
 8005276:	e00c      	b.n	8005292 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005278:	78fb      	ldrb	r3, [r7, #3]
 800527a:	f003 020f 	and.w	r2, r3, #15
 800527e:	4613      	mov	r3, r2
 8005280:	00db      	lsls	r3, r3, #3
 8005282:	4413      	add	r3, r2
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800528a:	687a      	ldr	r2, [r7, #4]
 800528c:	4413      	add	r3, r2
 800528e:	3304      	adds	r3, #4
 8005290:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	68f9      	ldr	r1, [r7, #12]
 8005298:	4618      	mov	r0, r3
 800529a:	f003 fa49 	bl	8008730 <USB_EPStopXfer>
 800529e:	4603      	mov	r3, r0
 80052a0:	72fb      	strb	r3, [r7, #11]

  return ret;
 80052a2:	7afb      	ldrb	r3, [r7, #11]
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3710      	adds	r7, #16
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}

080052ac <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b08a      	sub	sp, #40	@ 0x28
 80052b0:	af02      	add	r7, sp, #8
 80052b2:	6078      	str	r0, [r7, #4]
 80052b4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80052c0:	683a      	ldr	r2, [r7, #0]
 80052c2:	4613      	mov	r3, r2
 80052c4:	00db      	lsls	r3, r3, #3
 80052c6:	4413      	add	r3, r2
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	3310      	adds	r3, #16
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	4413      	add	r3, r2
 80052d0:	3304      	adds	r3, #4
 80052d2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	695a      	ldr	r2, [r3, #20]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	691b      	ldr	r3, [r3, #16]
 80052dc:	429a      	cmp	r2, r3
 80052de:	d901      	bls.n	80052e4 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e06b      	b.n	80053bc <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	691a      	ldr	r2, [r3, #16]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	695b      	ldr	r3, [r3, #20]
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	69fa      	ldr	r2, [r7, #28]
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d902      	bls.n	8005300 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	3303      	adds	r3, #3
 8005304:	089b      	lsrs	r3, r3, #2
 8005306:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005308:	e02a      	b.n	8005360 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	691a      	ldr	r2, [r3, #16]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	695b      	ldr	r3, [r3, #20]
 8005312:	1ad3      	subs	r3, r2, r3
 8005314:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	69fa      	ldr	r2, [r7, #28]
 800531c:	429a      	cmp	r2, r3
 800531e:	d902      	bls.n	8005326 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	3303      	adds	r3, #3
 800532a:	089b      	lsrs	r3, r3, #2
 800532c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	68d9      	ldr	r1, [r3, #12]
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	b2da      	uxtb	r2, r3
 8005336:	69fb      	ldr	r3, [r7, #28]
 8005338:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800533e:	9300      	str	r3, [sp, #0]
 8005340:	4603      	mov	r3, r0
 8005342:	6978      	ldr	r0, [r7, #20]
 8005344:	f003 fa9e 	bl	8008884 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	68da      	ldr	r2, [r3, #12]
 800534c:	69fb      	ldr	r3, [r7, #28]
 800534e:	441a      	add	r2, r3
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	695a      	ldr	r2, [r3, #20]
 8005358:	69fb      	ldr	r3, [r7, #28]
 800535a:	441a      	add	r2, r3
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	015a      	lsls	r2, r3, #5
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	4413      	add	r3, r2
 8005368:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800536c:	699b      	ldr	r3, [r3, #24]
 800536e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005370:	69ba      	ldr	r2, [r7, #24]
 8005372:	429a      	cmp	r2, r3
 8005374:	d809      	bhi.n	800538a <PCD_WriteEmptyTxFifo+0xde>
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	695a      	ldr	r2, [r3, #20]
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800537e:	429a      	cmp	r2, r3
 8005380:	d203      	bcs.n	800538a <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	691b      	ldr	r3, [r3, #16]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d1bf      	bne.n	800530a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	691a      	ldr	r2, [r3, #16]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	695b      	ldr	r3, [r3, #20]
 8005392:	429a      	cmp	r2, r3
 8005394:	d811      	bhi.n	80053ba <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	f003 030f 	and.w	r3, r3, #15
 800539c:	2201      	movs	r2, #1
 800539e:	fa02 f303 	lsl.w	r3, r2, r3
 80053a2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	43db      	mvns	r3, r3
 80053b0:	6939      	ldr	r1, [r7, #16]
 80053b2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80053b6:	4013      	ands	r3, r2
 80053b8:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80053ba:	2300      	movs	r3, #0
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3720      	adds	r7, #32
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}

080053c4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b088      	sub	sp, #32
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053d4:	69fb      	ldr	r3, [r7, #28]
 80053d6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	333c      	adds	r3, #60	@ 0x3c
 80053dc:	3304      	adds	r3, #4
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	015a      	lsls	r2, r3, #5
 80053e6:	69bb      	ldr	r3, [r7, #24]
 80053e8:	4413      	add	r3, r2
 80053ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	799b      	ldrb	r3, [r3, #6]
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d17b      	bne.n	80054f2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	f003 0308 	and.w	r3, r3, #8
 8005400:	2b00      	cmp	r3, #0
 8005402:	d015      	beq.n	8005430 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	4a61      	ldr	r2, [pc, #388]	@ (800558c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005408:	4293      	cmp	r3, r2
 800540a:	f240 80b9 	bls.w	8005580 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005414:	2b00      	cmp	r3, #0
 8005416:	f000 80b3 	beq.w	8005580 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	015a      	lsls	r2, r3, #5
 800541e:	69bb      	ldr	r3, [r7, #24]
 8005420:	4413      	add	r3, r2
 8005422:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005426:	461a      	mov	r2, r3
 8005428:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800542c:	6093      	str	r3, [r2, #8]
 800542e:	e0a7      	b.n	8005580 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	f003 0320 	and.w	r3, r3, #32
 8005436:	2b00      	cmp	r3, #0
 8005438:	d009      	beq.n	800544e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	015a      	lsls	r2, r3, #5
 800543e:	69bb      	ldr	r3, [r7, #24]
 8005440:	4413      	add	r3, r2
 8005442:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005446:	461a      	mov	r2, r3
 8005448:	2320      	movs	r3, #32
 800544a:	6093      	str	r3, [r2, #8]
 800544c:	e098      	b.n	8005580 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005454:	2b00      	cmp	r3, #0
 8005456:	f040 8093 	bne.w	8005580 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	4a4b      	ldr	r2, [pc, #300]	@ (800558c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d90f      	bls.n	8005482 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005468:	2b00      	cmp	r3, #0
 800546a:	d00a      	beq.n	8005482 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	015a      	lsls	r2, r3, #5
 8005470:	69bb      	ldr	r3, [r7, #24]
 8005472:	4413      	add	r3, r2
 8005474:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005478:	461a      	mov	r2, r3
 800547a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800547e:	6093      	str	r3, [r2, #8]
 8005480:	e07e      	b.n	8005580 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005482:	683a      	ldr	r2, [r7, #0]
 8005484:	4613      	mov	r3, r2
 8005486:	00db      	lsls	r3, r3, #3
 8005488:	4413      	add	r3, r2
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005490:	687a      	ldr	r2, [r7, #4]
 8005492:	4413      	add	r3, r2
 8005494:	3304      	adds	r3, #4
 8005496:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	6a1a      	ldr	r2, [r3, #32]
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	0159      	lsls	r1, r3, #5
 80054a0:	69bb      	ldr	r3, [r7, #24]
 80054a2:	440b      	add	r3, r1
 80054a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054a8:	691b      	ldr	r3, [r3, #16]
 80054aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054ae:	1ad2      	subs	r2, r2, r3
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d114      	bne.n	80054e4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d109      	bne.n	80054d6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6818      	ldr	r0, [r3, #0]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80054cc:	461a      	mov	r2, r3
 80054ce:	2101      	movs	r1, #1
 80054d0:	f003 fc6e 	bl	8008db0 <USB_EP0_OutStart>
 80054d4:	e006      	b.n	80054e4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	68da      	ldr	r2, [r3, #12]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	695b      	ldr	r3, [r3, #20]
 80054de:	441a      	add	r2, r3
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	4619      	mov	r1, r3
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f005 fd36 	bl	800af5c <HAL_PCD_DataOutStageCallback>
 80054f0:	e046      	b.n	8005580 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	4a26      	ldr	r2, [pc, #152]	@ (8005590 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d124      	bne.n	8005544 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005500:	2b00      	cmp	r3, #0
 8005502:	d00a      	beq.n	800551a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	015a      	lsls	r2, r3, #5
 8005508:	69bb      	ldr	r3, [r7, #24]
 800550a:	4413      	add	r3, r2
 800550c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005510:	461a      	mov	r2, r3
 8005512:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005516:	6093      	str	r3, [r2, #8]
 8005518:	e032      	b.n	8005580 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	f003 0320 	and.w	r3, r3, #32
 8005520:	2b00      	cmp	r3, #0
 8005522:	d008      	beq.n	8005536 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	015a      	lsls	r2, r3, #5
 8005528:	69bb      	ldr	r3, [r7, #24]
 800552a:	4413      	add	r3, r2
 800552c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005530:	461a      	mov	r2, r3
 8005532:	2320      	movs	r3, #32
 8005534:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	b2db      	uxtb	r3, r3
 800553a:	4619      	mov	r1, r3
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f005 fd0d 	bl	800af5c <HAL_PCD_DataOutStageCallback>
 8005542:	e01d      	b.n	8005580 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d114      	bne.n	8005574 <PCD_EP_OutXfrComplete_int+0x1b0>
 800554a:	6879      	ldr	r1, [r7, #4]
 800554c:	683a      	ldr	r2, [r7, #0]
 800554e:	4613      	mov	r3, r2
 8005550:	00db      	lsls	r3, r3, #3
 8005552:	4413      	add	r3, r2
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	440b      	add	r3, r1
 8005558:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d108      	bne.n	8005574 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6818      	ldr	r0, [r3, #0]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800556c:	461a      	mov	r2, r3
 800556e:	2100      	movs	r1, #0
 8005570:	f003 fc1e 	bl	8008db0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	b2db      	uxtb	r3, r3
 8005578:	4619      	mov	r1, r3
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f005 fcee 	bl	800af5c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005580:	2300      	movs	r3, #0
}
 8005582:	4618      	mov	r0, r3
 8005584:	3720      	adds	r7, #32
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop
 800558c:	4f54300a 	.word	0x4f54300a
 8005590:	4f54310a 	.word	0x4f54310a

08005594 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b086      	sub	sp, #24
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	333c      	adds	r3, #60	@ 0x3c
 80055ac:	3304      	adds	r3, #4
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	015a      	lsls	r2, r3, #5
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	4413      	add	r3, r2
 80055ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	4a15      	ldr	r2, [pc, #84]	@ (800561c <PCD_EP_OutSetupPacket_int+0x88>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d90e      	bls.n	80055e8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d009      	beq.n	80055e8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	015a      	lsls	r2, r3, #5
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	4413      	add	r3, r2
 80055dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055e0:	461a      	mov	r2, r3
 80055e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055e6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f005 fca5 	bl	800af38 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	4a0a      	ldr	r2, [pc, #40]	@ (800561c <PCD_EP_OutSetupPacket_int+0x88>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d90c      	bls.n	8005610 <PCD_EP_OutSetupPacket_int+0x7c>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	799b      	ldrb	r3, [r3, #6]
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d108      	bne.n	8005610 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6818      	ldr	r0, [r3, #0]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005608:	461a      	mov	r2, r3
 800560a:	2101      	movs	r1, #1
 800560c:	f003 fbd0 	bl	8008db0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005610:	2300      	movs	r3, #0
}
 8005612:	4618      	mov	r0, r3
 8005614:	3718      	adds	r7, #24
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}
 800561a:	bf00      	nop
 800561c:	4f54300a 	.word	0x4f54300a

08005620 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005620:	b480      	push	{r7}
 8005622:	b085      	sub	sp, #20
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	460b      	mov	r3, r1
 800562a:	70fb      	strb	r3, [r7, #3]
 800562c:	4613      	mov	r3, r2
 800562e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005636:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005638:	78fb      	ldrb	r3, [r7, #3]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d107      	bne.n	800564e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800563e:	883b      	ldrh	r3, [r7, #0]
 8005640:	0419      	lsls	r1, r3, #16
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	68ba      	ldr	r2, [r7, #8]
 8005648:	430a      	orrs	r2, r1
 800564a:	629a      	str	r2, [r3, #40]	@ 0x28
 800564c:	e028      	b.n	80056a0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005654:	0c1b      	lsrs	r3, r3, #16
 8005656:	68ba      	ldr	r2, [r7, #8]
 8005658:	4413      	add	r3, r2
 800565a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800565c:	2300      	movs	r3, #0
 800565e:	73fb      	strb	r3, [r7, #15]
 8005660:	e00d      	b.n	800567e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	7bfb      	ldrb	r3, [r7, #15]
 8005668:	3340      	adds	r3, #64	@ 0x40
 800566a:	009b      	lsls	r3, r3, #2
 800566c:	4413      	add	r3, r2
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	0c1b      	lsrs	r3, r3, #16
 8005672:	68ba      	ldr	r2, [r7, #8]
 8005674:	4413      	add	r3, r2
 8005676:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005678:	7bfb      	ldrb	r3, [r7, #15]
 800567a:	3301      	adds	r3, #1
 800567c:	73fb      	strb	r3, [r7, #15]
 800567e:	7bfa      	ldrb	r2, [r7, #15]
 8005680:	78fb      	ldrb	r3, [r7, #3]
 8005682:	3b01      	subs	r3, #1
 8005684:	429a      	cmp	r2, r3
 8005686:	d3ec      	bcc.n	8005662 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005688:	883b      	ldrh	r3, [r7, #0]
 800568a:	0418      	lsls	r0, r3, #16
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6819      	ldr	r1, [r3, #0]
 8005690:	78fb      	ldrb	r3, [r7, #3]
 8005692:	3b01      	subs	r3, #1
 8005694:	68ba      	ldr	r2, [r7, #8]
 8005696:	4302      	orrs	r2, r0
 8005698:	3340      	adds	r3, #64	@ 0x40
 800569a:	009b      	lsls	r3, r3, #2
 800569c:	440b      	add	r3, r1
 800569e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80056a0:	2300      	movs	r3, #0
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3714      	adds	r7, #20
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr

080056ae <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80056ae:	b480      	push	{r7}
 80056b0:	b083      	sub	sp, #12
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	6078      	str	r0, [r7, #4]
 80056b6:	460b      	mov	r3, r1
 80056b8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	887a      	ldrh	r2, [r7, #2]
 80056c0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80056c2:	2300      	movs	r3, #0
}
 80056c4:	4618      	mov	r0, r3
 80056c6:	370c      	adds	r7, #12
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr

080056d0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
 80056d8:	460b      	mov	r3, r1
 80056da:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80056dc:	bf00      	nop
 80056de:	370c      	adds	r7, #12
 80056e0:	46bd      	mov	sp, r7
 80056e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e6:	4770      	bx	lr

080056e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b086      	sub	sp, #24
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d101      	bne.n	80056fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	e267      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f003 0301 	and.w	r3, r3, #1
 8005702:	2b00      	cmp	r3, #0
 8005704:	d075      	beq.n	80057f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005706:	4b88      	ldr	r3, [pc, #544]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	f003 030c 	and.w	r3, r3, #12
 800570e:	2b04      	cmp	r3, #4
 8005710:	d00c      	beq.n	800572c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005712:	4b85      	ldr	r3, [pc, #532]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800571a:	2b08      	cmp	r3, #8
 800571c:	d112      	bne.n	8005744 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800571e:	4b82      	ldr	r3, [pc, #520]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005726:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800572a:	d10b      	bne.n	8005744 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800572c:	4b7e      	ldr	r3, [pc, #504]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005734:	2b00      	cmp	r3, #0
 8005736:	d05b      	beq.n	80057f0 <HAL_RCC_OscConfig+0x108>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d157      	bne.n	80057f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	e242      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800574c:	d106      	bne.n	800575c <HAL_RCC_OscConfig+0x74>
 800574e:	4b76      	ldr	r3, [pc, #472]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a75      	ldr	r2, [pc, #468]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 8005754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005758:	6013      	str	r3, [r2, #0]
 800575a:	e01d      	b.n	8005798 <HAL_RCC_OscConfig+0xb0>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005764:	d10c      	bne.n	8005780 <HAL_RCC_OscConfig+0x98>
 8005766:	4b70      	ldr	r3, [pc, #448]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a6f      	ldr	r2, [pc, #444]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 800576c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005770:	6013      	str	r3, [r2, #0]
 8005772:	4b6d      	ldr	r3, [pc, #436]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a6c      	ldr	r2, [pc, #432]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 8005778:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800577c:	6013      	str	r3, [r2, #0]
 800577e:	e00b      	b.n	8005798 <HAL_RCC_OscConfig+0xb0>
 8005780:	4b69      	ldr	r3, [pc, #420]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a68      	ldr	r2, [pc, #416]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 8005786:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800578a:	6013      	str	r3, [r2, #0]
 800578c:	4b66      	ldr	r3, [pc, #408]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a65      	ldr	r2, [pc, #404]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 8005792:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005796:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d013      	beq.n	80057c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057a0:	f7fd fa78 	bl	8002c94 <HAL_GetTick>
 80057a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057a6:	e008      	b.n	80057ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80057a8:	f7fd fa74 	bl	8002c94 <HAL_GetTick>
 80057ac:	4602      	mov	r2, r0
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	2b64      	cmp	r3, #100	@ 0x64
 80057b4:	d901      	bls.n	80057ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80057b6:	2303      	movs	r3, #3
 80057b8:	e207      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057ba:	4b5b      	ldr	r3, [pc, #364]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d0f0      	beq.n	80057a8 <HAL_RCC_OscConfig+0xc0>
 80057c6:	e014      	b.n	80057f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057c8:	f7fd fa64 	bl	8002c94 <HAL_GetTick>
 80057cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057ce:	e008      	b.n	80057e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80057d0:	f7fd fa60 	bl	8002c94 <HAL_GetTick>
 80057d4:	4602      	mov	r2, r0
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	1ad3      	subs	r3, r2, r3
 80057da:	2b64      	cmp	r3, #100	@ 0x64
 80057dc:	d901      	bls.n	80057e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80057de:	2303      	movs	r3, #3
 80057e0:	e1f3      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057e2:	4b51      	ldr	r3, [pc, #324]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d1f0      	bne.n	80057d0 <HAL_RCC_OscConfig+0xe8>
 80057ee:	e000      	b.n	80057f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f003 0302 	and.w	r3, r3, #2
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d063      	beq.n	80058c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057fe:	4b4a      	ldr	r3, [pc, #296]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	f003 030c 	and.w	r3, r3, #12
 8005806:	2b00      	cmp	r3, #0
 8005808:	d00b      	beq.n	8005822 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800580a:	4b47      	ldr	r3, [pc, #284]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005812:	2b08      	cmp	r3, #8
 8005814:	d11c      	bne.n	8005850 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005816:	4b44      	ldr	r3, [pc, #272]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800581e:	2b00      	cmp	r3, #0
 8005820:	d116      	bne.n	8005850 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005822:	4b41      	ldr	r3, [pc, #260]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f003 0302 	and.w	r3, r3, #2
 800582a:	2b00      	cmp	r3, #0
 800582c:	d005      	beq.n	800583a <HAL_RCC_OscConfig+0x152>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	2b01      	cmp	r3, #1
 8005834:	d001      	beq.n	800583a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	e1c7      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800583a:	4b3b      	ldr	r3, [pc, #236]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	00db      	lsls	r3, r3, #3
 8005848:	4937      	ldr	r1, [pc, #220]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 800584a:	4313      	orrs	r3, r2
 800584c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800584e:	e03a      	b.n	80058c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	68db      	ldr	r3, [r3, #12]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d020      	beq.n	800589a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005858:	4b34      	ldr	r3, [pc, #208]	@ (800592c <HAL_RCC_OscConfig+0x244>)
 800585a:	2201      	movs	r2, #1
 800585c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800585e:	f7fd fa19 	bl	8002c94 <HAL_GetTick>
 8005862:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005864:	e008      	b.n	8005878 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005866:	f7fd fa15 	bl	8002c94 <HAL_GetTick>
 800586a:	4602      	mov	r2, r0
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	2b02      	cmp	r3, #2
 8005872:	d901      	bls.n	8005878 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e1a8      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005878:	4b2b      	ldr	r3, [pc, #172]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f003 0302 	and.w	r3, r3, #2
 8005880:	2b00      	cmp	r3, #0
 8005882:	d0f0      	beq.n	8005866 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005884:	4b28      	ldr	r3, [pc, #160]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	691b      	ldr	r3, [r3, #16]
 8005890:	00db      	lsls	r3, r3, #3
 8005892:	4925      	ldr	r1, [pc, #148]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 8005894:	4313      	orrs	r3, r2
 8005896:	600b      	str	r3, [r1, #0]
 8005898:	e015      	b.n	80058c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800589a:	4b24      	ldr	r3, [pc, #144]	@ (800592c <HAL_RCC_OscConfig+0x244>)
 800589c:	2200      	movs	r2, #0
 800589e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a0:	f7fd f9f8 	bl	8002c94 <HAL_GetTick>
 80058a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058a6:	e008      	b.n	80058ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80058a8:	f7fd f9f4 	bl	8002c94 <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	2b02      	cmp	r3, #2
 80058b4:	d901      	bls.n	80058ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80058b6:	2303      	movs	r3, #3
 80058b8:	e187      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058ba:	4b1b      	ldr	r3, [pc, #108]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f003 0302 	and.w	r3, r3, #2
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d1f0      	bne.n	80058a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f003 0308 	and.w	r3, r3, #8
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d036      	beq.n	8005940 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	695b      	ldr	r3, [r3, #20]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d016      	beq.n	8005908 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058da:	4b15      	ldr	r3, [pc, #84]	@ (8005930 <HAL_RCC_OscConfig+0x248>)
 80058dc:	2201      	movs	r2, #1
 80058de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058e0:	f7fd f9d8 	bl	8002c94 <HAL_GetTick>
 80058e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058e6:	e008      	b.n	80058fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058e8:	f7fd f9d4 	bl	8002c94 <HAL_GetTick>
 80058ec:	4602      	mov	r2, r0
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	1ad3      	subs	r3, r2, r3
 80058f2:	2b02      	cmp	r3, #2
 80058f4:	d901      	bls.n	80058fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80058f6:	2303      	movs	r3, #3
 80058f8:	e167      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058fa:	4b0b      	ldr	r3, [pc, #44]	@ (8005928 <HAL_RCC_OscConfig+0x240>)
 80058fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058fe:	f003 0302 	and.w	r3, r3, #2
 8005902:	2b00      	cmp	r3, #0
 8005904:	d0f0      	beq.n	80058e8 <HAL_RCC_OscConfig+0x200>
 8005906:	e01b      	b.n	8005940 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005908:	4b09      	ldr	r3, [pc, #36]	@ (8005930 <HAL_RCC_OscConfig+0x248>)
 800590a:	2200      	movs	r2, #0
 800590c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800590e:	f7fd f9c1 	bl	8002c94 <HAL_GetTick>
 8005912:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005914:	e00e      	b.n	8005934 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005916:	f7fd f9bd 	bl	8002c94 <HAL_GetTick>
 800591a:	4602      	mov	r2, r0
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	1ad3      	subs	r3, r2, r3
 8005920:	2b02      	cmp	r3, #2
 8005922:	d907      	bls.n	8005934 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005924:	2303      	movs	r3, #3
 8005926:	e150      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
 8005928:	40023800 	.word	0x40023800
 800592c:	42470000 	.word	0x42470000
 8005930:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005934:	4b88      	ldr	r3, [pc, #544]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005936:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005938:	f003 0302 	and.w	r3, r3, #2
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1ea      	bne.n	8005916 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f003 0304 	and.w	r3, r3, #4
 8005948:	2b00      	cmp	r3, #0
 800594a:	f000 8097 	beq.w	8005a7c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800594e:	2300      	movs	r3, #0
 8005950:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005952:	4b81      	ldr	r3, [pc, #516]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005956:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800595a:	2b00      	cmp	r3, #0
 800595c:	d10f      	bne.n	800597e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800595e:	2300      	movs	r3, #0
 8005960:	60bb      	str	r3, [r7, #8]
 8005962:	4b7d      	ldr	r3, [pc, #500]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005966:	4a7c      	ldr	r2, [pc, #496]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005968:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800596c:	6413      	str	r3, [r2, #64]	@ 0x40
 800596e:	4b7a      	ldr	r3, [pc, #488]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005972:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005976:	60bb      	str	r3, [r7, #8]
 8005978:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800597a:	2301      	movs	r3, #1
 800597c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800597e:	4b77      	ldr	r3, [pc, #476]	@ (8005b5c <HAL_RCC_OscConfig+0x474>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005986:	2b00      	cmp	r3, #0
 8005988:	d118      	bne.n	80059bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800598a:	4b74      	ldr	r3, [pc, #464]	@ (8005b5c <HAL_RCC_OscConfig+0x474>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a73      	ldr	r2, [pc, #460]	@ (8005b5c <HAL_RCC_OscConfig+0x474>)
 8005990:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005994:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005996:	f7fd f97d 	bl	8002c94 <HAL_GetTick>
 800599a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800599c:	e008      	b.n	80059b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800599e:	f7fd f979 	bl	8002c94 <HAL_GetTick>
 80059a2:	4602      	mov	r2, r0
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	1ad3      	subs	r3, r2, r3
 80059a8:	2b02      	cmp	r3, #2
 80059aa:	d901      	bls.n	80059b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80059ac:	2303      	movs	r3, #3
 80059ae:	e10c      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059b0:	4b6a      	ldr	r3, [pc, #424]	@ (8005b5c <HAL_RCC_OscConfig+0x474>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d0f0      	beq.n	800599e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d106      	bne.n	80059d2 <HAL_RCC_OscConfig+0x2ea>
 80059c4:	4b64      	ldr	r3, [pc, #400]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 80059c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059c8:	4a63      	ldr	r2, [pc, #396]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 80059ca:	f043 0301 	orr.w	r3, r3, #1
 80059ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80059d0:	e01c      	b.n	8005a0c <HAL_RCC_OscConfig+0x324>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	2b05      	cmp	r3, #5
 80059d8:	d10c      	bne.n	80059f4 <HAL_RCC_OscConfig+0x30c>
 80059da:	4b5f      	ldr	r3, [pc, #380]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 80059dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059de:	4a5e      	ldr	r2, [pc, #376]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 80059e0:	f043 0304 	orr.w	r3, r3, #4
 80059e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80059e6:	4b5c      	ldr	r3, [pc, #368]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 80059e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059ea:	4a5b      	ldr	r2, [pc, #364]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 80059ec:	f043 0301 	orr.w	r3, r3, #1
 80059f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80059f2:	e00b      	b.n	8005a0c <HAL_RCC_OscConfig+0x324>
 80059f4:	4b58      	ldr	r3, [pc, #352]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 80059f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059f8:	4a57      	ldr	r2, [pc, #348]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 80059fa:	f023 0301 	bic.w	r3, r3, #1
 80059fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a00:	4b55      	ldr	r3, [pc, #340]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005a02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a04:	4a54      	ldr	r2, [pc, #336]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005a06:	f023 0304 	bic.w	r3, r3, #4
 8005a0a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d015      	beq.n	8005a40 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a14:	f7fd f93e 	bl	8002c94 <HAL_GetTick>
 8005a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a1a:	e00a      	b.n	8005a32 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a1c:	f7fd f93a 	bl	8002c94 <HAL_GetTick>
 8005a20:	4602      	mov	r2, r0
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	1ad3      	subs	r3, r2, r3
 8005a26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d901      	bls.n	8005a32 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	e0cb      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a32:	4b49      	ldr	r3, [pc, #292]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005a34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a36:	f003 0302 	and.w	r3, r3, #2
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d0ee      	beq.n	8005a1c <HAL_RCC_OscConfig+0x334>
 8005a3e:	e014      	b.n	8005a6a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a40:	f7fd f928 	bl	8002c94 <HAL_GetTick>
 8005a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a46:	e00a      	b.n	8005a5e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a48:	f7fd f924 	bl	8002c94 <HAL_GetTick>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	693b      	ldr	r3, [r7, #16]
 8005a50:	1ad3      	subs	r3, r2, r3
 8005a52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d901      	bls.n	8005a5e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005a5a:	2303      	movs	r3, #3
 8005a5c:	e0b5      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a5e:	4b3e      	ldr	r3, [pc, #248]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005a60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a62:	f003 0302 	and.w	r3, r3, #2
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d1ee      	bne.n	8005a48 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a6a:	7dfb      	ldrb	r3, [r7, #23]
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d105      	bne.n	8005a7c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a70:	4b39      	ldr	r3, [pc, #228]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a74:	4a38      	ldr	r2, [pc, #224]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005a76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a7a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	699b      	ldr	r3, [r3, #24]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	f000 80a1 	beq.w	8005bc8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a86:	4b34      	ldr	r3, [pc, #208]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	f003 030c 	and.w	r3, r3, #12
 8005a8e:	2b08      	cmp	r3, #8
 8005a90:	d05c      	beq.n	8005b4c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	699b      	ldr	r3, [r3, #24]
 8005a96:	2b02      	cmp	r3, #2
 8005a98:	d141      	bne.n	8005b1e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a9a:	4b31      	ldr	r3, [pc, #196]	@ (8005b60 <HAL_RCC_OscConfig+0x478>)
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aa0:	f7fd f8f8 	bl	8002c94 <HAL_GetTick>
 8005aa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005aa6:	e008      	b.n	8005aba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005aa8:	f7fd f8f4 	bl	8002c94 <HAL_GetTick>
 8005aac:	4602      	mov	r2, r0
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	1ad3      	subs	r3, r2, r3
 8005ab2:	2b02      	cmp	r3, #2
 8005ab4:	d901      	bls.n	8005aba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005ab6:	2303      	movs	r3, #3
 8005ab8:	e087      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005aba:	4b27      	ldr	r3, [pc, #156]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d1f0      	bne.n	8005aa8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	69da      	ldr	r2, [r3, #28]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6a1b      	ldr	r3, [r3, #32]
 8005ace:	431a      	orrs	r2, r3
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad4:	019b      	lsls	r3, r3, #6
 8005ad6:	431a      	orrs	r2, r3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005adc:	085b      	lsrs	r3, r3, #1
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	041b      	lsls	r3, r3, #16
 8005ae2:	431a      	orrs	r2, r3
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae8:	061b      	lsls	r3, r3, #24
 8005aea:	491b      	ldr	r1, [pc, #108]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005aec:	4313      	orrs	r3, r2
 8005aee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005af0:	4b1b      	ldr	r3, [pc, #108]	@ (8005b60 <HAL_RCC_OscConfig+0x478>)
 8005af2:	2201      	movs	r2, #1
 8005af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005af6:	f7fd f8cd 	bl	8002c94 <HAL_GetTick>
 8005afa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005afc:	e008      	b.n	8005b10 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005afe:	f7fd f8c9 	bl	8002c94 <HAL_GetTick>
 8005b02:	4602      	mov	r2, r0
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	1ad3      	subs	r3, r2, r3
 8005b08:	2b02      	cmp	r3, #2
 8005b0a:	d901      	bls.n	8005b10 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005b0c:	2303      	movs	r3, #3
 8005b0e:	e05c      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b10:	4b11      	ldr	r3, [pc, #68]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d0f0      	beq.n	8005afe <HAL_RCC_OscConfig+0x416>
 8005b1c:	e054      	b.n	8005bc8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b1e:	4b10      	ldr	r3, [pc, #64]	@ (8005b60 <HAL_RCC_OscConfig+0x478>)
 8005b20:	2200      	movs	r2, #0
 8005b22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b24:	f7fd f8b6 	bl	8002c94 <HAL_GetTick>
 8005b28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b2a:	e008      	b.n	8005b3e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b2c:	f7fd f8b2 	bl	8002c94 <HAL_GetTick>
 8005b30:	4602      	mov	r2, r0
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	2b02      	cmp	r3, #2
 8005b38:	d901      	bls.n	8005b3e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	e045      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b3e:	4b06      	ldr	r3, [pc, #24]	@ (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d1f0      	bne.n	8005b2c <HAL_RCC_OscConfig+0x444>
 8005b4a:	e03d      	b.n	8005bc8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	699b      	ldr	r3, [r3, #24]
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d107      	bne.n	8005b64 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	e038      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
 8005b58:	40023800 	.word	0x40023800
 8005b5c:	40007000 	.word	0x40007000
 8005b60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b64:	4b1b      	ldr	r3, [pc, #108]	@ (8005bd4 <HAL_RCC_OscConfig+0x4ec>)
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	699b      	ldr	r3, [r3, #24]
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d028      	beq.n	8005bc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d121      	bne.n	8005bc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d11a      	bne.n	8005bc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b8e:	68fa      	ldr	r2, [r7, #12]
 8005b90:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005b94:	4013      	ands	r3, r2
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005b9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d111      	bne.n	8005bc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005baa:	085b      	lsrs	r3, r3, #1
 8005bac:	3b01      	subs	r3, #1
 8005bae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005bb0:	429a      	cmp	r2, r3
 8005bb2:	d107      	bne.n	8005bc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bbe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d001      	beq.n	8005bc8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e000      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005bc8:	2300      	movs	r3, #0
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3718      	adds	r7, #24
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	bf00      	nop
 8005bd4:	40023800 	.word	0x40023800

08005bd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b084      	sub	sp, #16
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d101      	bne.n	8005bec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e0cc      	b.n	8005d86 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005bec:	4b68      	ldr	r3, [pc, #416]	@ (8005d90 <HAL_RCC_ClockConfig+0x1b8>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f003 0307 	and.w	r3, r3, #7
 8005bf4:	683a      	ldr	r2, [r7, #0]
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d90c      	bls.n	8005c14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bfa:	4b65      	ldr	r3, [pc, #404]	@ (8005d90 <HAL_RCC_ClockConfig+0x1b8>)
 8005bfc:	683a      	ldr	r2, [r7, #0]
 8005bfe:	b2d2      	uxtb	r2, r2
 8005c00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c02:	4b63      	ldr	r3, [pc, #396]	@ (8005d90 <HAL_RCC_ClockConfig+0x1b8>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f003 0307 	and.w	r3, r3, #7
 8005c0a:	683a      	ldr	r2, [r7, #0]
 8005c0c:	429a      	cmp	r2, r3
 8005c0e:	d001      	beq.n	8005c14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	e0b8      	b.n	8005d86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f003 0302 	and.w	r3, r3, #2
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d020      	beq.n	8005c62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f003 0304 	and.w	r3, r3, #4
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d005      	beq.n	8005c38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c2c:	4b59      	ldr	r3, [pc, #356]	@ (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005c2e:	689b      	ldr	r3, [r3, #8]
 8005c30:	4a58      	ldr	r2, [pc, #352]	@ (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005c32:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005c36:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f003 0308 	and.w	r3, r3, #8
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d005      	beq.n	8005c50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c44:	4b53      	ldr	r3, [pc, #332]	@ (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	4a52      	ldr	r2, [pc, #328]	@ (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005c4a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005c4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c50:	4b50      	ldr	r3, [pc, #320]	@ (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	494d      	ldr	r1, [pc, #308]	@ (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 0301 	and.w	r3, r3, #1
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d044      	beq.n	8005cf8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	d107      	bne.n	8005c86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c76:	4b47      	ldr	r3, [pc, #284]	@ (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d119      	bne.n	8005cb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e07f      	b.n	8005d86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	2b02      	cmp	r3, #2
 8005c8c:	d003      	beq.n	8005c96 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c92:	2b03      	cmp	r3, #3
 8005c94:	d107      	bne.n	8005ca6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c96:	4b3f      	ldr	r3, [pc, #252]	@ (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d109      	bne.n	8005cb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e06f      	b.n	8005d86 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ca6:	4b3b      	ldr	r3, [pc, #236]	@ (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f003 0302 	and.w	r3, r3, #2
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d101      	bne.n	8005cb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e067      	b.n	8005d86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005cb6:	4b37      	ldr	r3, [pc, #220]	@ (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	f023 0203 	bic.w	r2, r3, #3
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	4934      	ldr	r1, [pc, #208]	@ (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005cc8:	f7fc ffe4 	bl	8002c94 <HAL_GetTick>
 8005ccc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cce:	e00a      	b.n	8005ce6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cd0:	f7fc ffe0 	bl	8002c94 <HAL_GetTick>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	1ad3      	subs	r3, r2, r3
 8005cda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d901      	bls.n	8005ce6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005ce2:	2303      	movs	r3, #3
 8005ce4:	e04f      	b.n	8005d86 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ce6:	4b2b      	ldr	r3, [pc, #172]	@ (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	f003 020c 	and.w	r2, r3, #12
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	009b      	lsls	r3, r3, #2
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d1eb      	bne.n	8005cd0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cf8:	4b25      	ldr	r3, [pc, #148]	@ (8005d90 <HAL_RCC_ClockConfig+0x1b8>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f003 0307 	and.w	r3, r3, #7
 8005d00:	683a      	ldr	r2, [r7, #0]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d20c      	bcs.n	8005d20 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d06:	4b22      	ldr	r3, [pc, #136]	@ (8005d90 <HAL_RCC_ClockConfig+0x1b8>)
 8005d08:	683a      	ldr	r2, [r7, #0]
 8005d0a:	b2d2      	uxtb	r2, r2
 8005d0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d0e:	4b20      	ldr	r3, [pc, #128]	@ (8005d90 <HAL_RCC_ClockConfig+0x1b8>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 0307 	and.w	r3, r3, #7
 8005d16:	683a      	ldr	r2, [r7, #0]
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d001      	beq.n	8005d20 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e032      	b.n	8005d86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 0304 	and.w	r3, r3, #4
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d008      	beq.n	8005d3e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d2c:	4b19      	ldr	r3, [pc, #100]	@ (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	68db      	ldr	r3, [r3, #12]
 8005d38:	4916      	ldr	r1, [pc, #88]	@ (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 0308 	and.w	r3, r3, #8
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d009      	beq.n	8005d5e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d4a:	4b12      	ldr	r3, [pc, #72]	@ (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	691b      	ldr	r3, [r3, #16]
 8005d56:	00db      	lsls	r3, r3, #3
 8005d58:	490e      	ldr	r1, [pc, #56]	@ (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005d5e:	f000 f821 	bl	8005da4 <HAL_RCC_GetSysClockFreq>
 8005d62:	4602      	mov	r2, r0
 8005d64:	4b0b      	ldr	r3, [pc, #44]	@ (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	091b      	lsrs	r3, r3, #4
 8005d6a:	f003 030f 	and.w	r3, r3, #15
 8005d6e:	490a      	ldr	r1, [pc, #40]	@ (8005d98 <HAL_RCC_ClockConfig+0x1c0>)
 8005d70:	5ccb      	ldrb	r3, [r1, r3]
 8005d72:	fa22 f303 	lsr.w	r3, r2, r3
 8005d76:	4a09      	ldr	r2, [pc, #36]	@ (8005d9c <HAL_RCC_ClockConfig+0x1c4>)
 8005d78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005d7a:	4b09      	ldr	r3, [pc, #36]	@ (8005da0 <HAL_RCC_ClockConfig+0x1c8>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f7fc ff44 	bl	8002c0c <HAL_InitTick>

  return HAL_OK;
 8005d84:	2300      	movs	r3, #0
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3710      	adds	r7, #16
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}
 8005d8e:	bf00      	nop
 8005d90:	40023c00 	.word	0x40023c00
 8005d94:	40023800 	.word	0x40023800
 8005d98:	0800e930 	.word	0x0800e930
 8005d9c:	20000000 	.word	0x20000000
 8005da0:	20000004 	.word	0x20000004

08005da4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005da4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005da8:	b090      	sub	sp, #64	@ 0x40
 8005daa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005dac:	2300      	movs	r3, #0
 8005dae:	637b      	str	r3, [r7, #52]	@ 0x34
 8005db0:	2300      	movs	r3, #0
 8005db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005db4:	2300      	movs	r3, #0
 8005db6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005db8:	2300      	movs	r3, #0
 8005dba:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005dbc:	4b59      	ldr	r3, [pc, #356]	@ (8005f24 <HAL_RCC_GetSysClockFreq+0x180>)
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	f003 030c 	and.w	r3, r3, #12
 8005dc4:	2b08      	cmp	r3, #8
 8005dc6:	d00d      	beq.n	8005de4 <HAL_RCC_GetSysClockFreq+0x40>
 8005dc8:	2b08      	cmp	r3, #8
 8005dca:	f200 80a1 	bhi.w	8005f10 <HAL_RCC_GetSysClockFreq+0x16c>
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d002      	beq.n	8005dd8 <HAL_RCC_GetSysClockFreq+0x34>
 8005dd2:	2b04      	cmp	r3, #4
 8005dd4:	d003      	beq.n	8005dde <HAL_RCC_GetSysClockFreq+0x3a>
 8005dd6:	e09b      	b.n	8005f10 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005dd8:	4b53      	ldr	r3, [pc, #332]	@ (8005f28 <HAL_RCC_GetSysClockFreq+0x184>)
 8005dda:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8005ddc:	e09b      	b.n	8005f16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005dde:	4b53      	ldr	r3, [pc, #332]	@ (8005f2c <HAL_RCC_GetSysClockFreq+0x188>)
 8005de0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005de2:	e098      	b.n	8005f16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005de4:	4b4f      	ldr	r3, [pc, #316]	@ (8005f24 <HAL_RCC_GetSysClockFreq+0x180>)
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005dec:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005dee:	4b4d      	ldr	r3, [pc, #308]	@ (8005f24 <HAL_RCC_GetSysClockFreq+0x180>)
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d028      	beq.n	8005e4c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005dfa:	4b4a      	ldr	r3, [pc, #296]	@ (8005f24 <HAL_RCC_GetSysClockFreq+0x180>)
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	099b      	lsrs	r3, r3, #6
 8005e00:	2200      	movs	r2, #0
 8005e02:	623b      	str	r3, [r7, #32]
 8005e04:	627a      	str	r2, [r7, #36]	@ 0x24
 8005e06:	6a3b      	ldr	r3, [r7, #32]
 8005e08:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005e0c:	2100      	movs	r1, #0
 8005e0e:	4b47      	ldr	r3, [pc, #284]	@ (8005f2c <HAL_RCC_GetSysClockFreq+0x188>)
 8005e10:	fb03 f201 	mul.w	r2, r3, r1
 8005e14:	2300      	movs	r3, #0
 8005e16:	fb00 f303 	mul.w	r3, r0, r3
 8005e1a:	4413      	add	r3, r2
 8005e1c:	4a43      	ldr	r2, [pc, #268]	@ (8005f2c <HAL_RCC_GetSysClockFreq+0x188>)
 8005e1e:	fba0 1202 	umull	r1, r2, r0, r2
 8005e22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e24:	460a      	mov	r2, r1
 8005e26:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005e28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e2a:	4413      	add	r3, r2
 8005e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e30:	2200      	movs	r2, #0
 8005e32:	61bb      	str	r3, [r7, #24]
 8005e34:	61fa      	str	r2, [r7, #28]
 8005e36:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e3a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005e3e:	f7fa febb 	bl	8000bb8 <__aeabi_uldivmod>
 8005e42:	4602      	mov	r2, r0
 8005e44:	460b      	mov	r3, r1
 8005e46:	4613      	mov	r3, r2
 8005e48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e4a:	e053      	b.n	8005ef4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e4c:	4b35      	ldr	r3, [pc, #212]	@ (8005f24 <HAL_RCC_GetSysClockFreq+0x180>)
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	099b      	lsrs	r3, r3, #6
 8005e52:	2200      	movs	r2, #0
 8005e54:	613b      	str	r3, [r7, #16]
 8005e56:	617a      	str	r2, [r7, #20]
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005e5e:	f04f 0b00 	mov.w	fp, #0
 8005e62:	4652      	mov	r2, sl
 8005e64:	465b      	mov	r3, fp
 8005e66:	f04f 0000 	mov.w	r0, #0
 8005e6a:	f04f 0100 	mov.w	r1, #0
 8005e6e:	0159      	lsls	r1, r3, #5
 8005e70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e74:	0150      	lsls	r0, r2, #5
 8005e76:	4602      	mov	r2, r0
 8005e78:	460b      	mov	r3, r1
 8005e7a:	ebb2 080a 	subs.w	r8, r2, sl
 8005e7e:	eb63 090b 	sbc.w	r9, r3, fp
 8005e82:	f04f 0200 	mov.w	r2, #0
 8005e86:	f04f 0300 	mov.w	r3, #0
 8005e8a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005e8e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005e92:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005e96:	ebb2 0408 	subs.w	r4, r2, r8
 8005e9a:	eb63 0509 	sbc.w	r5, r3, r9
 8005e9e:	f04f 0200 	mov.w	r2, #0
 8005ea2:	f04f 0300 	mov.w	r3, #0
 8005ea6:	00eb      	lsls	r3, r5, #3
 8005ea8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005eac:	00e2      	lsls	r2, r4, #3
 8005eae:	4614      	mov	r4, r2
 8005eb0:	461d      	mov	r5, r3
 8005eb2:	eb14 030a 	adds.w	r3, r4, sl
 8005eb6:	603b      	str	r3, [r7, #0]
 8005eb8:	eb45 030b 	adc.w	r3, r5, fp
 8005ebc:	607b      	str	r3, [r7, #4]
 8005ebe:	f04f 0200 	mov.w	r2, #0
 8005ec2:	f04f 0300 	mov.w	r3, #0
 8005ec6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005eca:	4629      	mov	r1, r5
 8005ecc:	028b      	lsls	r3, r1, #10
 8005ece:	4621      	mov	r1, r4
 8005ed0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ed4:	4621      	mov	r1, r4
 8005ed6:	028a      	lsls	r2, r1, #10
 8005ed8:	4610      	mov	r0, r2
 8005eda:	4619      	mov	r1, r3
 8005edc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ede:	2200      	movs	r2, #0
 8005ee0:	60bb      	str	r3, [r7, #8]
 8005ee2:	60fa      	str	r2, [r7, #12]
 8005ee4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ee8:	f7fa fe66 	bl	8000bb8 <__aeabi_uldivmod>
 8005eec:	4602      	mov	r2, r0
 8005eee:	460b      	mov	r3, r1
 8005ef0:	4613      	mov	r3, r2
 8005ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8005f24 <HAL_RCC_GetSysClockFreq+0x180>)
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	0c1b      	lsrs	r3, r3, #16
 8005efa:	f003 0303 	and.w	r3, r3, #3
 8005efe:	3301      	adds	r3, #1
 8005f00:	005b      	lsls	r3, r3, #1
 8005f02:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8005f04:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f08:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f0c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005f0e:	e002      	b.n	8005f16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005f10:	4b05      	ldr	r3, [pc, #20]	@ (8005f28 <HAL_RCC_GetSysClockFreq+0x184>)
 8005f12:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005f14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3740      	adds	r7, #64	@ 0x40
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f22:	bf00      	nop
 8005f24:	40023800 	.word	0x40023800
 8005f28:	00f42400 	.word	0x00f42400
 8005f2c:	017d7840 	.word	0x017d7840

08005f30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f30:	b480      	push	{r7}
 8005f32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f34:	4b03      	ldr	r3, [pc, #12]	@ (8005f44 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f36:	681b      	ldr	r3, [r3, #0]
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr
 8005f42:	bf00      	nop
 8005f44:	20000000 	.word	0x20000000

08005f48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005f4c:	f7ff fff0 	bl	8005f30 <HAL_RCC_GetHCLKFreq>
 8005f50:	4602      	mov	r2, r0
 8005f52:	4b05      	ldr	r3, [pc, #20]	@ (8005f68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	0a9b      	lsrs	r3, r3, #10
 8005f58:	f003 0307 	and.w	r3, r3, #7
 8005f5c:	4903      	ldr	r1, [pc, #12]	@ (8005f6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f5e:	5ccb      	ldrb	r3, [r1, r3]
 8005f60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	bd80      	pop	{r7, pc}
 8005f68:	40023800 	.word	0x40023800
 8005f6c:	0800e940 	.word	0x0800e940

08005f70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005f74:	f7ff ffdc 	bl	8005f30 <HAL_RCC_GetHCLKFreq>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	4b05      	ldr	r3, [pc, #20]	@ (8005f90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	0b5b      	lsrs	r3, r3, #13
 8005f80:	f003 0307 	and.w	r3, r3, #7
 8005f84:	4903      	ldr	r1, [pc, #12]	@ (8005f94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f86:	5ccb      	ldrb	r3, [r1, r3]
 8005f88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	bd80      	pop	{r7, pc}
 8005f90:	40023800 	.word	0x40023800
 8005f94:	0800e940 	.word	0x0800e940

08005f98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b082      	sub	sp, #8
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d101      	bne.n	8005faa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e041      	b.n	800602e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d106      	bne.n	8005fc4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f7fc f938 	bl	8002234 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2202      	movs	r2, #2
 8005fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681a      	ldr	r2, [r3, #0]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	3304      	adds	r3, #4
 8005fd4:	4619      	mov	r1, r3
 8005fd6:	4610      	mov	r0, r2
 8005fd8:	f000 fc3c 	bl	8006854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800602c:	2300      	movs	r3, #0
}
 800602e:	4618      	mov	r0, r3
 8006030:	3708      	adds	r7, #8
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
	...

08006038 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006038:	b480      	push	{r7}
 800603a:	b085      	sub	sp, #20
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006046:	b2db      	uxtb	r3, r3
 8006048:	2b01      	cmp	r3, #1
 800604a:	d001      	beq.n	8006050 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	e044      	b.n	80060da <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2202      	movs	r2, #2
 8006054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	68da      	ldr	r2, [r3, #12]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f042 0201 	orr.w	r2, r2, #1
 8006066:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a1e      	ldr	r2, [pc, #120]	@ (80060e8 <HAL_TIM_Base_Start_IT+0xb0>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d018      	beq.n	80060a4 <HAL_TIM_Base_Start_IT+0x6c>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800607a:	d013      	beq.n	80060a4 <HAL_TIM_Base_Start_IT+0x6c>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a1a      	ldr	r2, [pc, #104]	@ (80060ec <HAL_TIM_Base_Start_IT+0xb4>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d00e      	beq.n	80060a4 <HAL_TIM_Base_Start_IT+0x6c>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a19      	ldr	r2, [pc, #100]	@ (80060f0 <HAL_TIM_Base_Start_IT+0xb8>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d009      	beq.n	80060a4 <HAL_TIM_Base_Start_IT+0x6c>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a17      	ldr	r2, [pc, #92]	@ (80060f4 <HAL_TIM_Base_Start_IT+0xbc>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d004      	beq.n	80060a4 <HAL_TIM_Base_Start_IT+0x6c>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a16      	ldr	r2, [pc, #88]	@ (80060f8 <HAL_TIM_Base_Start_IT+0xc0>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d111      	bne.n	80060c8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	f003 0307 	and.w	r3, r3, #7
 80060ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2b06      	cmp	r3, #6
 80060b4:	d010      	beq.n	80060d8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f042 0201 	orr.w	r2, r2, #1
 80060c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060c6:	e007      	b.n	80060d8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f042 0201 	orr.w	r2, r2, #1
 80060d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060d8:	2300      	movs	r3, #0
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3714      	adds	r7, #20
 80060de:	46bd      	mov	sp, r7
 80060e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e4:	4770      	bx	lr
 80060e6:	bf00      	nop
 80060e8:	40010000 	.word	0x40010000
 80060ec:	40000400 	.word	0x40000400
 80060f0:	40000800 	.word	0x40000800
 80060f4:	40000c00 	.word	0x40000c00
 80060f8:	40014000 	.word	0x40014000

080060fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b082      	sub	sp, #8
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d101      	bne.n	800610e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	e041      	b.n	8006192 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006114:	b2db      	uxtb	r3, r3
 8006116:	2b00      	cmp	r3, #0
 8006118:	d106      	bne.n	8006128 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f000 f839 	bl	800619a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2202      	movs	r2, #2
 800612c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	3304      	adds	r3, #4
 8006138:	4619      	mov	r1, r3
 800613a:	4610      	mov	r0, r2
 800613c:	f000 fb8a 	bl	8006854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2201      	movs	r2, #1
 800614c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2201      	movs	r2, #1
 800615c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006190:	2300      	movs	r3, #0
}
 8006192:	4618      	mov	r0, r3
 8006194:	3708      	adds	r7, #8
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}

0800619a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800619a:	b480      	push	{r7}
 800619c:	b083      	sub	sp, #12
 800619e:	af00      	add	r7, sp, #0
 80061a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80061a2:	bf00      	nop
 80061a4:	370c      	adds	r7, #12
 80061a6:	46bd      	mov	sp, r7
 80061a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ac:	4770      	bx	lr
	...

080061b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b084      	sub	sp, #16
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d109      	bne.n	80061d4 <HAL_TIM_PWM_Start+0x24>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80061c6:	b2db      	uxtb	r3, r3
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	bf14      	ite	ne
 80061cc:	2301      	movne	r3, #1
 80061ce:	2300      	moveq	r3, #0
 80061d0:	b2db      	uxtb	r3, r3
 80061d2:	e022      	b.n	800621a <HAL_TIM_PWM_Start+0x6a>
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	2b04      	cmp	r3, #4
 80061d8:	d109      	bne.n	80061ee <HAL_TIM_PWM_Start+0x3e>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80061e0:	b2db      	uxtb	r3, r3
 80061e2:	2b01      	cmp	r3, #1
 80061e4:	bf14      	ite	ne
 80061e6:	2301      	movne	r3, #1
 80061e8:	2300      	moveq	r3, #0
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	e015      	b.n	800621a <HAL_TIM_PWM_Start+0x6a>
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	2b08      	cmp	r3, #8
 80061f2:	d109      	bne.n	8006208 <HAL_TIM_PWM_Start+0x58>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	bf14      	ite	ne
 8006200:	2301      	movne	r3, #1
 8006202:	2300      	moveq	r3, #0
 8006204:	b2db      	uxtb	r3, r3
 8006206:	e008      	b.n	800621a <HAL_TIM_PWM_Start+0x6a>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800620e:	b2db      	uxtb	r3, r3
 8006210:	2b01      	cmp	r3, #1
 8006212:	bf14      	ite	ne
 8006214:	2301      	movne	r3, #1
 8006216:	2300      	moveq	r3, #0
 8006218:	b2db      	uxtb	r3, r3
 800621a:	2b00      	cmp	r3, #0
 800621c:	d001      	beq.n	8006222 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	e068      	b.n	80062f4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d104      	bne.n	8006232 <HAL_TIM_PWM_Start+0x82>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2202      	movs	r2, #2
 800622c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006230:	e013      	b.n	800625a <HAL_TIM_PWM_Start+0xaa>
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	2b04      	cmp	r3, #4
 8006236:	d104      	bne.n	8006242 <HAL_TIM_PWM_Start+0x92>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2202      	movs	r2, #2
 800623c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006240:	e00b      	b.n	800625a <HAL_TIM_PWM_Start+0xaa>
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	2b08      	cmp	r3, #8
 8006246:	d104      	bne.n	8006252 <HAL_TIM_PWM_Start+0xa2>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2202      	movs	r2, #2
 800624c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006250:	e003      	b.n	800625a <HAL_TIM_PWM_Start+0xaa>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2202      	movs	r2, #2
 8006256:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	2201      	movs	r2, #1
 8006260:	6839      	ldr	r1, [r7, #0]
 8006262:	4618      	mov	r0, r3
 8006264:	f000 fda8 	bl	8006db8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a23      	ldr	r2, [pc, #140]	@ (80062fc <HAL_TIM_PWM_Start+0x14c>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d107      	bne.n	8006282 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006280:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a1d      	ldr	r2, [pc, #116]	@ (80062fc <HAL_TIM_PWM_Start+0x14c>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d018      	beq.n	80062be <HAL_TIM_PWM_Start+0x10e>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006294:	d013      	beq.n	80062be <HAL_TIM_PWM_Start+0x10e>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a19      	ldr	r2, [pc, #100]	@ (8006300 <HAL_TIM_PWM_Start+0x150>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d00e      	beq.n	80062be <HAL_TIM_PWM_Start+0x10e>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a17      	ldr	r2, [pc, #92]	@ (8006304 <HAL_TIM_PWM_Start+0x154>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d009      	beq.n	80062be <HAL_TIM_PWM_Start+0x10e>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a16      	ldr	r2, [pc, #88]	@ (8006308 <HAL_TIM_PWM_Start+0x158>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d004      	beq.n	80062be <HAL_TIM_PWM_Start+0x10e>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a14      	ldr	r2, [pc, #80]	@ (800630c <HAL_TIM_PWM_Start+0x15c>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d111      	bne.n	80062e2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	f003 0307 	and.w	r3, r3, #7
 80062c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2b06      	cmp	r3, #6
 80062ce:	d010      	beq.n	80062f2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	681a      	ldr	r2, [r3, #0]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f042 0201 	orr.w	r2, r2, #1
 80062de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062e0:	e007      	b.n	80062f2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	681a      	ldr	r2, [r3, #0]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f042 0201 	orr.w	r2, r2, #1
 80062f0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062f2:	2300      	movs	r3, #0
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	3710      	adds	r7, #16
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bd80      	pop	{r7, pc}
 80062fc:	40010000 	.word	0x40010000
 8006300:	40000400 	.word	0x40000400
 8006304:	40000800 	.word	0x40000800
 8006308:	40000c00 	.word	0x40000c00
 800630c:	40014000 	.word	0x40014000

08006310 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b084      	sub	sp, #16
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	68db      	ldr	r3, [r3, #12]
 800631e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	691b      	ldr	r3, [r3, #16]
 8006326:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	f003 0302 	and.w	r3, r3, #2
 800632e:	2b00      	cmp	r3, #0
 8006330:	d020      	beq.n	8006374 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f003 0302 	and.w	r3, r3, #2
 8006338:	2b00      	cmp	r3, #0
 800633a:	d01b      	beq.n	8006374 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f06f 0202 	mvn.w	r2, #2
 8006344:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2201      	movs	r2, #1
 800634a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	699b      	ldr	r3, [r3, #24]
 8006352:	f003 0303 	and.w	r3, r3, #3
 8006356:	2b00      	cmp	r3, #0
 8006358:	d003      	beq.n	8006362 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f000 fa5b 	bl	8006816 <HAL_TIM_IC_CaptureCallback>
 8006360:	e005      	b.n	800636e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f000 fa4d 	bl	8006802 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f000 fa5e 	bl	800682a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2200      	movs	r2, #0
 8006372:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	f003 0304 	and.w	r3, r3, #4
 800637a:	2b00      	cmp	r3, #0
 800637c:	d020      	beq.n	80063c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f003 0304 	and.w	r3, r3, #4
 8006384:	2b00      	cmp	r3, #0
 8006386:	d01b      	beq.n	80063c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f06f 0204 	mvn.w	r2, #4
 8006390:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2202      	movs	r2, #2
 8006396:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	699b      	ldr	r3, [r3, #24]
 800639e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d003      	beq.n	80063ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f000 fa35 	bl	8006816 <HAL_TIM_IC_CaptureCallback>
 80063ac:	e005      	b.n	80063ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f000 fa27 	bl	8006802 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	f000 fa38 	bl	800682a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2200      	movs	r2, #0
 80063be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	f003 0308 	and.w	r3, r3, #8
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d020      	beq.n	800640c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	f003 0308 	and.w	r3, r3, #8
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d01b      	beq.n	800640c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f06f 0208 	mvn.w	r2, #8
 80063dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2204      	movs	r2, #4
 80063e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	69db      	ldr	r3, [r3, #28]
 80063ea:	f003 0303 	and.w	r3, r3, #3
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d003      	beq.n	80063fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f000 fa0f 	bl	8006816 <HAL_TIM_IC_CaptureCallback>
 80063f8:	e005      	b.n	8006406 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f000 fa01 	bl	8006802 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f000 fa12 	bl	800682a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2200      	movs	r2, #0
 800640a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	f003 0310 	and.w	r3, r3, #16
 8006412:	2b00      	cmp	r3, #0
 8006414:	d020      	beq.n	8006458 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f003 0310 	and.w	r3, r3, #16
 800641c:	2b00      	cmp	r3, #0
 800641e:	d01b      	beq.n	8006458 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f06f 0210 	mvn.w	r2, #16
 8006428:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2208      	movs	r2, #8
 800642e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	69db      	ldr	r3, [r3, #28]
 8006436:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800643a:	2b00      	cmp	r3, #0
 800643c:	d003      	beq.n	8006446 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 f9e9 	bl	8006816 <HAL_TIM_IC_CaptureCallback>
 8006444:	e005      	b.n	8006452 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f000 f9db 	bl	8006802 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f000 f9ec 	bl	800682a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	f003 0301 	and.w	r3, r3, #1
 800645e:	2b00      	cmp	r3, #0
 8006460:	d00c      	beq.n	800647c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	f003 0301 	and.w	r3, r3, #1
 8006468:	2b00      	cmp	r3, #0
 800646a:	d007      	beq.n	800647c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f06f 0201 	mvn.w	r2, #1
 8006474:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f7fb fbc8 	bl	8001c0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006482:	2b00      	cmp	r3, #0
 8006484:	d00c      	beq.n	80064a0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800648c:	2b00      	cmp	r3, #0
 800648e:	d007      	beq.n	80064a0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006498:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 fd2a 	bl	8006ef4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d00c      	beq.n	80064c4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d007      	beq.n	80064c4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80064bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f000 f9bd 	bl	800683e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	f003 0320 	and.w	r3, r3, #32
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d00c      	beq.n	80064e8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	f003 0320 	and.w	r3, r3, #32
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d007      	beq.n	80064e8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f06f 0220 	mvn.w	r2, #32
 80064e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f000 fcfc 	bl	8006ee0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064e8:	bf00      	nop
 80064ea:	3710      	adds	r7, #16
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd80      	pop	{r7, pc}

080064f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b086      	sub	sp, #24
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	60f8      	str	r0, [r7, #12]
 80064f8:	60b9      	str	r1, [r7, #8]
 80064fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064fc:	2300      	movs	r3, #0
 80064fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006506:	2b01      	cmp	r3, #1
 8006508:	d101      	bne.n	800650e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800650a:	2302      	movs	r3, #2
 800650c:	e0ae      	b.n	800666c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2201      	movs	r2, #1
 8006512:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2b0c      	cmp	r3, #12
 800651a:	f200 809f 	bhi.w	800665c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800651e:	a201      	add	r2, pc, #4	@ (adr r2, 8006524 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006524:	08006559 	.word	0x08006559
 8006528:	0800665d 	.word	0x0800665d
 800652c:	0800665d 	.word	0x0800665d
 8006530:	0800665d 	.word	0x0800665d
 8006534:	08006599 	.word	0x08006599
 8006538:	0800665d 	.word	0x0800665d
 800653c:	0800665d 	.word	0x0800665d
 8006540:	0800665d 	.word	0x0800665d
 8006544:	080065db 	.word	0x080065db
 8006548:	0800665d 	.word	0x0800665d
 800654c:	0800665d 	.word	0x0800665d
 8006550:	0800665d 	.word	0x0800665d
 8006554:	0800661b 	.word	0x0800661b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	68b9      	ldr	r1, [r7, #8]
 800655e:	4618      	mov	r0, r3
 8006560:	f000 fa04 	bl	800696c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	699a      	ldr	r2, [r3, #24]
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f042 0208 	orr.w	r2, r2, #8
 8006572:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	699a      	ldr	r2, [r3, #24]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f022 0204 	bic.w	r2, r2, #4
 8006582:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	6999      	ldr	r1, [r3, #24]
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	691a      	ldr	r2, [r3, #16]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	430a      	orrs	r2, r1
 8006594:	619a      	str	r2, [r3, #24]
      break;
 8006596:	e064      	b.n	8006662 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	68b9      	ldr	r1, [r7, #8]
 800659e:	4618      	mov	r0, r3
 80065a0:	f000 fa4a 	bl	8006a38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	699a      	ldr	r2, [r3, #24]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	699a      	ldr	r2, [r3, #24]
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80065c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	6999      	ldr	r1, [r3, #24]
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	691b      	ldr	r3, [r3, #16]
 80065ce:	021a      	lsls	r2, r3, #8
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	430a      	orrs	r2, r1
 80065d6:	619a      	str	r2, [r3, #24]
      break;
 80065d8:	e043      	b.n	8006662 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	68b9      	ldr	r1, [r7, #8]
 80065e0:	4618      	mov	r0, r3
 80065e2:	f000 fa95 	bl	8006b10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	69da      	ldr	r2, [r3, #28]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f042 0208 	orr.w	r2, r2, #8
 80065f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	69da      	ldr	r2, [r3, #28]
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f022 0204 	bic.w	r2, r2, #4
 8006604:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	69d9      	ldr	r1, [r3, #28]
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	691a      	ldr	r2, [r3, #16]
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	430a      	orrs	r2, r1
 8006616:	61da      	str	r2, [r3, #28]
      break;
 8006618:	e023      	b.n	8006662 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	68b9      	ldr	r1, [r7, #8]
 8006620:	4618      	mov	r0, r3
 8006622:	f000 fadf 	bl	8006be4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	69da      	ldr	r2, [r3, #28]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006634:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	69da      	ldr	r2, [r3, #28]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006644:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	69d9      	ldr	r1, [r3, #28]
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	691b      	ldr	r3, [r3, #16]
 8006650:	021a      	lsls	r2, r3, #8
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	430a      	orrs	r2, r1
 8006658:	61da      	str	r2, [r3, #28]
      break;
 800665a:	e002      	b.n	8006662 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	75fb      	strb	r3, [r7, #23]
      break;
 8006660:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2200      	movs	r2, #0
 8006666:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800666a:	7dfb      	ldrb	r3, [r7, #23]
}
 800666c:	4618      	mov	r0, r3
 800666e:	3718      	adds	r7, #24
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}

08006674 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b084      	sub	sp, #16
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800667e:	2300      	movs	r3, #0
 8006680:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006688:	2b01      	cmp	r3, #1
 800668a:	d101      	bne.n	8006690 <HAL_TIM_ConfigClockSource+0x1c>
 800668c:	2302      	movs	r3, #2
 800668e:	e0b4      	b.n	80067fa <HAL_TIM_ConfigClockSource+0x186>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2201      	movs	r2, #1
 8006694:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2202      	movs	r2, #2
 800669c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80066ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80066b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	68ba      	ldr	r2, [r7, #8]
 80066be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066c8:	d03e      	beq.n	8006748 <HAL_TIM_ConfigClockSource+0xd4>
 80066ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066ce:	f200 8087 	bhi.w	80067e0 <HAL_TIM_ConfigClockSource+0x16c>
 80066d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066d6:	f000 8086 	beq.w	80067e6 <HAL_TIM_ConfigClockSource+0x172>
 80066da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066de:	d87f      	bhi.n	80067e0 <HAL_TIM_ConfigClockSource+0x16c>
 80066e0:	2b70      	cmp	r3, #112	@ 0x70
 80066e2:	d01a      	beq.n	800671a <HAL_TIM_ConfigClockSource+0xa6>
 80066e4:	2b70      	cmp	r3, #112	@ 0x70
 80066e6:	d87b      	bhi.n	80067e0 <HAL_TIM_ConfigClockSource+0x16c>
 80066e8:	2b60      	cmp	r3, #96	@ 0x60
 80066ea:	d050      	beq.n	800678e <HAL_TIM_ConfigClockSource+0x11a>
 80066ec:	2b60      	cmp	r3, #96	@ 0x60
 80066ee:	d877      	bhi.n	80067e0 <HAL_TIM_ConfigClockSource+0x16c>
 80066f0:	2b50      	cmp	r3, #80	@ 0x50
 80066f2:	d03c      	beq.n	800676e <HAL_TIM_ConfigClockSource+0xfa>
 80066f4:	2b50      	cmp	r3, #80	@ 0x50
 80066f6:	d873      	bhi.n	80067e0 <HAL_TIM_ConfigClockSource+0x16c>
 80066f8:	2b40      	cmp	r3, #64	@ 0x40
 80066fa:	d058      	beq.n	80067ae <HAL_TIM_ConfigClockSource+0x13a>
 80066fc:	2b40      	cmp	r3, #64	@ 0x40
 80066fe:	d86f      	bhi.n	80067e0 <HAL_TIM_ConfigClockSource+0x16c>
 8006700:	2b30      	cmp	r3, #48	@ 0x30
 8006702:	d064      	beq.n	80067ce <HAL_TIM_ConfigClockSource+0x15a>
 8006704:	2b30      	cmp	r3, #48	@ 0x30
 8006706:	d86b      	bhi.n	80067e0 <HAL_TIM_ConfigClockSource+0x16c>
 8006708:	2b20      	cmp	r3, #32
 800670a:	d060      	beq.n	80067ce <HAL_TIM_ConfigClockSource+0x15a>
 800670c:	2b20      	cmp	r3, #32
 800670e:	d867      	bhi.n	80067e0 <HAL_TIM_ConfigClockSource+0x16c>
 8006710:	2b00      	cmp	r3, #0
 8006712:	d05c      	beq.n	80067ce <HAL_TIM_ConfigClockSource+0x15a>
 8006714:	2b10      	cmp	r3, #16
 8006716:	d05a      	beq.n	80067ce <HAL_TIM_ConfigClockSource+0x15a>
 8006718:	e062      	b.n	80067e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800672a:	f000 fb25 	bl	8006d78 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	689b      	ldr	r3, [r3, #8]
 8006734:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800673c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	68ba      	ldr	r2, [r7, #8]
 8006744:	609a      	str	r2, [r3, #8]
      break;
 8006746:	e04f      	b.n	80067e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006758:	f000 fb0e 	bl	8006d78 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	689a      	ldr	r2, [r3, #8]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800676a:	609a      	str	r2, [r3, #8]
      break;
 800676c:	e03c      	b.n	80067e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800677a:	461a      	mov	r2, r3
 800677c:	f000 fa82 	bl	8006c84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	2150      	movs	r1, #80	@ 0x50
 8006786:	4618      	mov	r0, r3
 8006788:	f000 fadb 	bl	8006d42 <TIM_ITRx_SetConfig>
      break;
 800678c:	e02c      	b.n	80067e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800679a:	461a      	mov	r2, r3
 800679c:	f000 faa1 	bl	8006ce2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	2160      	movs	r1, #96	@ 0x60
 80067a6:	4618      	mov	r0, r3
 80067a8:	f000 facb 	bl	8006d42 <TIM_ITRx_SetConfig>
      break;
 80067ac:	e01c      	b.n	80067e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067ba:	461a      	mov	r2, r3
 80067bc:	f000 fa62 	bl	8006c84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	2140      	movs	r1, #64	@ 0x40
 80067c6:	4618      	mov	r0, r3
 80067c8:	f000 fabb 	bl	8006d42 <TIM_ITRx_SetConfig>
      break;
 80067cc:	e00c      	b.n	80067e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4619      	mov	r1, r3
 80067d8:	4610      	mov	r0, r2
 80067da:	f000 fab2 	bl	8006d42 <TIM_ITRx_SetConfig>
      break;
 80067de:	e003      	b.n	80067e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80067e0:	2301      	movs	r3, #1
 80067e2:	73fb      	strb	r3, [r7, #15]
      break;
 80067e4:	e000      	b.n	80067e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80067e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2201      	movs	r2, #1
 80067ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2200      	movs	r2, #0
 80067f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80067f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	3710      	adds	r7, #16
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}

08006802 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006802:	b480      	push	{r7}
 8006804:	b083      	sub	sp, #12
 8006806:	af00      	add	r7, sp, #0
 8006808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800680a:	bf00      	nop
 800680c:	370c      	adds	r7, #12
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr

08006816 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006816:	b480      	push	{r7}
 8006818:	b083      	sub	sp, #12
 800681a:	af00      	add	r7, sp, #0
 800681c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800681e:	bf00      	nop
 8006820:	370c      	adds	r7, #12
 8006822:	46bd      	mov	sp, r7
 8006824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006828:	4770      	bx	lr

0800682a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800682a:	b480      	push	{r7}
 800682c:	b083      	sub	sp, #12
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006832:	bf00      	nop
 8006834:	370c      	adds	r7, #12
 8006836:	46bd      	mov	sp, r7
 8006838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683c:	4770      	bx	lr

0800683e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800683e:	b480      	push	{r7}
 8006840:	b083      	sub	sp, #12
 8006842:	af00      	add	r7, sp, #0
 8006844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006846:	bf00      	nop
 8006848:	370c      	adds	r7, #12
 800684a:	46bd      	mov	sp, r7
 800684c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006850:	4770      	bx	lr
	...

08006854 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006854:	b480      	push	{r7}
 8006856:	b085      	sub	sp, #20
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
 800685c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	4a3a      	ldr	r2, [pc, #232]	@ (8006950 <TIM_Base_SetConfig+0xfc>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d00f      	beq.n	800688c <TIM_Base_SetConfig+0x38>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006872:	d00b      	beq.n	800688c <TIM_Base_SetConfig+0x38>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	4a37      	ldr	r2, [pc, #220]	@ (8006954 <TIM_Base_SetConfig+0x100>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d007      	beq.n	800688c <TIM_Base_SetConfig+0x38>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	4a36      	ldr	r2, [pc, #216]	@ (8006958 <TIM_Base_SetConfig+0x104>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d003      	beq.n	800688c <TIM_Base_SetConfig+0x38>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	4a35      	ldr	r2, [pc, #212]	@ (800695c <TIM_Base_SetConfig+0x108>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d108      	bne.n	800689e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006892:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	68fa      	ldr	r2, [r7, #12]
 800689a:	4313      	orrs	r3, r2
 800689c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4a2b      	ldr	r2, [pc, #172]	@ (8006950 <TIM_Base_SetConfig+0xfc>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d01b      	beq.n	80068de <TIM_Base_SetConfig+0x8a>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068ac:	d017      	beq.n	80068de <TIM_Base_SetConfig+0x8a>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	4a28      	ldr	r2, [pc, #160]	@ (8006954 <TIM_Base_SetConfig+0x100>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d013      	beq.n	80068de <TIM_Base_SetConfig+0x8a>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	4a27      	ldr	r2, [pc, #156]	@ (8006958 <TIM_Base_SetConfig+0x104>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d00f      	beq.n	80068de <TIM_Base_SetConfig+0x8a>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	4a26      	ldr	r2, [pc, #152]	@ (800695c <TIM_Base_SetConfig+0x108>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d00b      	beq.n	80068de <TIM_Base_SetConfig+0x8a>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	4a25      	ldr	r2, [pc, #148]	@ (8006960 <TIM_Base_SetConfig+0x10c>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d007      	beq.n	80068de <TIM_Base_SetConfig+0x8a>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	4a24      	ldr	r2, [pc, #144]	@ (8006964 <TIM_Base_SetConfig+0x110>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d003      	beq.n	80068de <TIM_Base_SetConfig+0x8a>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	4a23      	ldr	r2, [pc, #140]	@ (8006968 <TIM_Base_SetConfig+0x114>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d108      	bne.n	80068f0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	68db      	ldr	r3, [r3, #12]
 80068ea:	68fa      	ldr	r2, [r7, #12]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	695b      	ldr	r3, [r3, #20]
 80068fa:	4313      	orrs	r3, r2
 80068fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	68fa      	ldr	r2, [r7, #12]
 8006902:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	689a      	ldr	r2, [r3, #8]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	681a      	ldr	r2, [r3, #0]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	4a0e      	ldr	r2, [pc, #56]	@ (8006950 <TIM_Base_SetConfig+0xfc>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d103      	bne.n	8006924 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	691a      	ldr	r2, [r3, #16]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2201      	movs	r2, #1
 8006928:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	691b      	ldr	r3, [r3, #16]
 800692e:	f003 0301 	and.w	r3, r3, #1
 8006932:	2b01      	cmp	r3, #1
 8006934:	d105      	bne.n	8006942 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	691b      	ldr	r3, [r3, #16]
 800693a:	f023 0201 	bic.w	r2, r3, #1
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	611a      	str	r2, [r3, #16]
  }
}
 8006942:	bf00      	nop
 8006944:	3714      	adds	r7, #20
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr
 800694e:	bf00      	nop
 8006950:	40010000 	.word	0x40010000
 8006954:	40000400 	.word	0x40000400
 8006958:	40000800 	.word	0x40000800
 800695c:	40000c00 	.word	0x40000c00
 8006960:	40014000 	.word	0x40014000
 8006964:	40014400 	.word	0x40014400
 8006968:	40014800 	.word	0x40014800

0800696c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800696c:	b480      	push	{r7}
 800696e:	b087      	sub	sp, #28
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6a1b      	ldr	r3, [r3, #32]
 800697a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6a1b      	ldr	r3, [r3, #32]
 8006980:	f023 0201 	bic.w	r2, r3, #1
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	699b      	ldr	r3, [r3, #24]
 8006992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800699a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f023 0303 	bic.w	r3, r3, #3
 80069a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	68fa      	ldr	r2, [r7, #12]
 80069aa:	4313      	orrs	r3, r2
 80069ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	f023 0302 	bic.w	r3, r3, #2
 80069b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	697a      	ldr	r2, [r7, #20]
 80069bc:	4313      	orrs	r3, r2
 80069be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	4a1c      	ldr	r2, [pc, #112]	@ (8006a34 <TIM_OC1_SetConfig+0xc8>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d10c      	bne.n	80069e2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	f023 0308 	bic.w	r3, r3, #8
 80069ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	68db      	ldr	r3, [r3, #12]
 80069d4:	697a      	ldr	r2, [r7, #20]
 80069d6:	4313      	orrs	r3, r2
 80069d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80069da:	697b      	ldr	r3, [r7, #20]
 80069dc:	f023 0304 	bic.w	r3, r3, #4
 80069e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	4a13      	ldr	r2, [pc, #76]	@ (8006a34 <TIM_OC1_SetConfig+0xc8>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d111      	bne.n	8006a0e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80069f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	695b      	ldr	r3, [r3, #20]
 80069fe:	693a      	ldr	r2, [r7, #16]
 8006a00:	4313      	orrs	r3, r2
 8006a02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	699b      	ldr	r3, [r3, #24]
 8006a08:	693a      	ldr	r2, [r7, #16]
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	693a      	ldr	r2, [r7, #16]
 8006a12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	68fa      	ldr	r2, [r7, #12]
 8006a18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	685a      	ldr	r2, [r3, #4]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	697a      	ldr	r2, [r7, #20]
 8006a26:	621a      	str	r2, [r3, #32]
}
 8006a28:	bf00      	nop
 8006a2a:	371c      	adds	r7, #28
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a32:	4770      	bx	lr
 8006a34:	40010000 	.word	0x40010000

08006a38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b087      	sub	sp, #28
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
 8006a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6a1b      	ldr	r3, [r3, #32]
 8006a46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6a1b      	ldr	r3, [r3, #32]
 8006a4c:	f023 0210 	bic.w	r2, r3, #16
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	699b      	ldr	r3, [r3, #24]
 8006a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	021b      	lsls	r3, r3, #8
 8006a76:	68fa      	ldr	r2, [r7, #12]
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a7c:	697b      	ldr	r3, [r7, #20]
 8006a7e:	f023 0320 	bic.w	r3, r3, #32
 8006a82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	689b      	ldr	r3, [r3, #8]
 8006a88:	011b      	lsls	r3, r3, #4
 8006a8a:	697a      	ldr	r2, [r7, #20]
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	4a1e      	ldr	r2, [pc, #120]	@ (8006b0c <TIM_OC2_SetConfig+0xd4>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d10d      	bne.n	8006ab4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	68db      	ldr	r3, [r3, #12]
 8006aa4:	011b      	lsls	r3, r3, #4
 8006aa6:	697a      	ldr	r2, [r7, #20]
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ab2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	4a15      	ldr	r2, [pc, #84]	@ (8006b0c <TIM_OC2_SetConfig+0xd4>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d113      	bne.n	8006ae4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006abc:	693b      	ldr	r3, [r7, #16]
 8006abe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006ac2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006aca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	695b      	ldr	r3, [r3, #20]
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	693a      	ldr	r2, [r7, #16]
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	699b      	ldr	r3, [r3, #24]
 8006adc:	009b      	lsls	r3, r3, #2
 8006ade:	693a      	ldr	r2, [r7, #16]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	693a      	ldr	r2, [r7, #16]
 8006ae8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	68fa      	ldr	r2, [r7, #12]
 8006aee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	685a      	ldr	r2, [r3, #4]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	697a      	ldr	r2, [r7, #20]
 8006afc:	621a      	str	r2, [r3, #32]
}
 8006afe:	bf00      	nop
 8006b00:	371c      	adds	r7, #28
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr
 8006b0a:	bf00      	nop
 8006b0c:	40010000 	.word	0x40010000

08006b10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b087      	sub	sp, #28
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
 8006b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6a1b      	ldr	r3, [r3, #32]
 8006b1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6a1b      	ldr	r3, [r3, #32]
 8006b24:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	69db      	ldr	r3, [r3, #28]
 8006b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f023 0303 	bic.w	r3, r3, #3
 8006b46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	68fa      	ldr	r2, [r7, #12]
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006b58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	021b      	lsls	r3, r3, #8
 8006b60:	697a      	ldr	r2, [r7, #20]
 8006b62:	4313      	orrs	r3, r2
 8006b64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	4a1d      	ldr	r2, [pc, #116]	@ (8006be0 <TIM_OC3_SetConfig+0xd0>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d10d      	bne.n	8006b8a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b74:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	68db      	ldr	r3, [r3, #12]
 8006b7a:	021b      	lsls	r3, r3, #8
 8006b7c:	697a      	ldr	r2, [r7, #20]
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	4a14      	ldr	r2, [pc, #80]	@ (8006be0 <TIM_OC3_SetConfig+0xd0>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d113      	bne.n	8006bba <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006ba0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	695b      	ldr	r3, [r3, #20]
 8006ba6:	011b      	lsls	r3, r3, #4
 8006ba8:	693a      	ldr	r2, [r7, #16]
 8006baa:	4313      	orrs	r3, r2
 8006bac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	699b      	ldr	r3, [r3, #24]
 8006bb2:	011b      	lsls	r3, r3, #4
 8006bb4:	693a      	ldr	r2, [r7, #16]
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	693a      	ldr	r2, [r7, #16]
 8006bbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	685a      	ldr	r2, [r3, #4]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	697a      	ldr	r2, [r7, #20]
 8006bd2:	621a      	str	r2, [r3, #32]
}
 8006bd4:	bf00      	nop
 8006bd6:	371c      	adds	r7, #28
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr
 8006be0:	40010000 	.word	0x40010000

08006be4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b087      	sub	sp, #28
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6a1b      	ldr	r3, [r3, #32]
 8006bf2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6a1b      	ldr	r3, [r3, #32]
 8006bf8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	69db      	ldr	r3, [r3, #28]
 8006c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	021b      	lsls	r3, r3, #8
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	4313      	orrs	r3, r2
 8006c26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	031b      	lsls	r3, r3, #12
 8006c36:	693a      	ldr	r2, [r7, #16]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	4a10      	ldr	r2, [pc, #64]	@ (8006c80 <TIM_OC4_SetConfig+0x9c>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d109      	bne.n	8006c58 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c4a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	695b      	ldr	r3, [r3, #20]
 8006c50:	019b      	lsls	r3, r3, #6
 8006c52:	697a      	ldr	r2, [r7, #20]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	697a      	ldr	r2, [r7, #20]
 8006c5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	68fa      	ldr	r2, [r7, #12]
 8006c62:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	685a      	ldr	r2, [r3, #4]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	693a      	ldr	r2, [r7, #16]
 8006c70:	621a      	str	r2, [r3, #32]
}
 8006c72:	bf00      	nop
 8006c74:	371c      	adds	r7, #28
 8006c76:	46bd      	mov	sp, r7
 8006c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7c:	4770      	bx	lr
 8006c7e:	bf00      	nop
 8006c80:	40010000 	.word	0x40010000

08006c84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b087      	sub	sp, #28
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	60f8      	str	r0, [r7, #12]
 8006c8c:	60b9      	str	r1, [r7, #8]
 8006c8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	6a1b      	ldr	r3, [r3, #32]
 8006c94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	6a1b      	ldr	r3, [r3, #32]
 8006c9a:	f023 0201 	bic.w	r2, r3, #1
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	699b      	ldr	r3, [r3, #24]
 8006ca6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006cae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	011b      	lsls	r3, r3, #4
 8006cb4:	693a      	ldr	r2, [r7, #16]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	f023 030a 	bic.w	r3, r3, #10
 8006cc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006cc2:	697a      	ldr	r2, [r7, #20]
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	693a      	ldr	r2, [r7, #16]
 8006cce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	697a      	ldr	r2, [r7, #20]
 8006cd4:	621a      	str	r2, [r3, #32]
}
 8006cd6:	bf00      	nop
 8006cd8:	371c      	adds	r7, #28
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce0:	4770      	bx	lr

08006ce2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ce2:	b480      	push	{r7}
 8006ce4:	b087      	sub	sp, #28
 8006ce6:	af00      	add	r7, sp, #0
 8006ce8:	60f8      	str	r0, [r7, #12]
 8006cea:	60b9      	str	r1, [r7, #8]
 8006cec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	6a1b      	ldr	r3, [r3, #32]
 8006cf2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	6a1b      	ldr	r3, [r3, #32]
 8006cf8:	f023 0210 	bic.w	r2, r3, #16
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	699b      	ldr	r3, [r3, #24]
 8006d04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d06:	693b      	ldr	r3, [r7, #16]
 8006d08:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006d0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	031b      	lsls	r3, r3, #12
 8006d12:	693a      	ldr	r2, [r7, #16]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006d1e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	011b      	lsls	r3, r3, #4
 8006d24:	697a      	ldr	r2, [r7, #20]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	693a      	ldr	r2, [r7, #16]
 8006d2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	697a      	ldr	r2, [r7, #20]
 8006d34:	621a      	str	r2, [r3, #32]
}
 8006d36:	bf00      	nop
 8006d38:	371c      	adds	r7, #28
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d40:	4770      	bx	lr

08006d42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d42:	b480      	push	{r7}
 8006d44:	b085      	sub	sp, #20
 8006d46:	af00      	add	r7, sp, #0
 8006d48:	6078      	str	r0, [r7, #4]
 8006d4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d5a:	683a      	ldr	r2, [r7, #0]
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	f043 0307 	orr.w	r3, r3, #7
 8006d64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	68fa      	ldr	r2, [r7, #12]
 8006d6a:	609a      	str	r2, [r3, #8]
}
 8006d6c:	bf00      	nop
 8006d6e:	3714      	adds	r7, #20
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr

08006d78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b087      	sub	sp, #28
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	60f8      	str	r0, [r7, #12]
 8006d80:	60b9      	str	r1, [r7, #8]
 8006d82:	607a      	str	r2, [r7, #4]
 8006d84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006d92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	021a      	lsls	r2, r3, #8
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	431a      	orrs	r2, r3
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	697a      	ldr	r2, [r7, #20]
 8006da2:	4313      	orrs	r3, r2
 8006da4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	697a      	ldr	r2, [r7, #20]
 8006daa:	609a      	str	r2, [r3, #8]
}
 8006dac:	bf00      	nop
 8006dae:	371c      	adds	r7, #28
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	4770      	bx	lr

08006db8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b087      	sub	sp, #28
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	60f8      	str	r0, [r7, #12]
 8006dc0:	60b9      	str	r1, [r7, #8]
 8006dc2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	f003 031f 	and.w	r3, r3, #31
 8006dca:	2201      	movs	r2, #1
 8006dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8006dd0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	6a1a      	ldr	r2, [r3, #32]
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	43db      	mvns	r3, r3
 8006dda:	401a      	ands	r2, r3
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6a1a      	ldr	r2, [r3, #32]
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	f003 031f 	and.w	r3, r3, #31
 8006dea:	6879      	ldr	r1, [r7, #4]
 8006dec:	fa01 f303 	lsl.w	r3, r1, r3
 8006df0:	431a      	orrs	r2, r3
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	621a      	str	r2, [r3, #32]
}
 8006df6:	bf00      	nop
 8006df8:	371c      	adds	r7, #28
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e00:	4770      	bx	lr
	...

08006e04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b085      	sub	sp, #20
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
 8006e0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d101      	bne.n	8006e1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e18:	2302      	movs	r3, #2
 8006e1a:	e050      	b.n	8006ebe <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2202      	movs	r2, #2
 8006e28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	689b      	ldr	r3, [r3, #8]
 8006e3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	68fa      	ldr	r2, [r7, #12]
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	68fa      	ldr	r2, [r7, #12]
 8006e54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a1c      	ldr	r2, [pc, #112]	@ (8006ecc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d018      	beq.n	8006e92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e68:	d013      	beq.n	8006e92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a18      	ldr	r2, [pc, #96]	@ (8006ed0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d00e      	beq.n	8006e92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a16      	ldr	r2, [pc, #88]	@ (8006ed4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d009      	beq.n	8006e92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a15      	ldr	r2, [pc, #84]	@ (8006ed8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d004      	beq.n	8006e92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a13      	ldr	r2, [pc, #76]	@ (8006edc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d10c      	bne.n	8006eac <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	685b      	ldr	r3, [r3, #4]
 8006e9e:	68ba      	ldr	r2, [r7, #8]
 8006ea0:	4313      	orrs	r3, r2
 8006ea2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	68ba      	ldr	r2, [r7, #8]
 8006eaa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006ebc:	2300      	movs	r3, #0
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3714      	adds	r7, #20
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr
 8006eca:	bf00      	nop
 8006ecc:	40010000 	.word	0x40010000
 8006ed0:	40000400 	.word	0x40000400
 8006ed4:	40000800 	.word	0x40000800
 8006ed8:	40000c00 	.word	0x40000c00
 8006edc:	40014000 	.word	0x40014000

08006ee0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b083      	sub	sp, #12
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ee8:	bf00      	nop
 8006eea:	370c      	adds	r7, #12
 8006eec:	46bd      	mov	sp, r7
 8006eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef2:	4770      	bx	lr

08006ef4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b083      	sub	sp, #12
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006efc:	bf00      	nop
 8006efe:	370c      	adds	r7, #12
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr

08006f08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b082      	sub	sp, #8
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d101      	bne.n	8006f1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f16:	2301      	movs	r3, #1
 8006f18:	e042      	b.n	8006fa0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d106      	bne.n	8006f34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f7fb fa18 	bl	8002364 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2224      	movs	r2, #36	@ 0x24
 8006f38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	68da      	ldr	r2, [r3, #12]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006f4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f000 fa09 	bl	8007364 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	691a      	ldr	r2, [r3, #16]
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006f60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	695a      	ldr	r2, [r3, #20]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006f70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	68da      	ldr	r2, [r3, #12]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006f80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2200      	movs	r2, #0
 8006f86:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2220      	movs	r2, #32
 8006f8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2220      	movs	r2, #32
 8006f94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006f9e:	2300      	movs	r3, #0
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	3708      	adds	r7, #8
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd80      	pop	{r7, pc}

08006fa8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b08a      	sub	sp, #40	@ 0x28
 8006fac:	af02      	add	r7, sp, #8
 8006fae:	60f8      	str	r0, [r7, #12]
 8006fb0:	60b9      	str	r1, [r7, #8]
 8006fb2:	603b      	str	r3, [r7, #0]
 8006fb4:	4613      	mov	r3, r2
 8006fb6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006fb8:	2300      	movs	r3, #0
 8006fba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fc2:	b2db      	uxtb	r3, r3
 8006fc4:	2b20      	cmp	r3, #32
 8006fc6:	d175      	bne.n	80070b4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d002      	beq.n	8006fd4 <HAL_UART_Transmit+0x2c>
 8006fce:	88fb      	ldrh	r3, [r7, #6]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d101      	bne.n	8006fd8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	e06e      	b.n	80070b6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2221      	movs	r2, #33	@ 0x21
 8006fe2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006fe6:	f7fb fe55 	bl	8002c94 <HAL_GetTick>
 8006fea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	88fa      	ldrh	r2, [r7, #6]
 8006ff0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	88fa      	ldrh	r2, [r7, #6]
 8006ff6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	689b      	ldr	r3, [r3, #8]
 8006ffc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007000:	d108      	bne.n	8007014 <HAL_UART_Transmit+0x6c>
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	691b      	ldr	r3, [r3, #16]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d104      	bne.n	8007014 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800700a:	2300      	movs	r3, #0
 800700c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	61bb      	str	r3, [r7, #24]
 8007012:	e003      	b.n	800701c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007018:	2300      	movs	r3, #0
 800701a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800701c:	e02e      	b.n	800707c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	9300      	str	r3, [sp, #0]
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	2200      	movs	r2, #0
 8007026:	2180      	movs	r1, #128	@ 0x80
 8007028:	68f8      	ldr	r0, [r7, #12]
 800702a:	f000 f8df 	bl	80071ec <UART_WaitOnFlagUntilTimeout>
 800702e:	4603      	mov	r3, r0
 8007030:	2b00      	cmp	r3, #0
 8007032:	d005      	beq.n	8007040 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	2220      	movs	r2, #32
 8007038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800703c:	2303      	movs	r3, #3
 800703e:	e03a      	b.n	80070b6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007040:	69fb      	ldr	r3, [r7, #28]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d10b      	bne.n	800705e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007046:	69bb      	ldr	r3, [r7, #24]
 8007048:	881b      	ldrh	r3, [r3, #0]
 800704a:	461a      	mov	r2, r3
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007054:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007056:	69bb      	ldr	r3, [r7, #24]
 8007058:	3302      	adds	r3, #2
 800705a:	61bb      	str	r3, [r7, #24]
 800705c:	e007      	b.n	800706e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800705e:	69fb      	ldr	r3, [r7, #28]
 8007060:	781a      	ldrb	r2, [r3, #0]
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007068:	69fb      	ldr	r3, [r7, #28]
 800706a:	3301      	adds	r3, #1
 800706c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007072:	b29b      	uxth	r3, r3
 8007074:	3b01      	subs	r3, #1
 8007076:	b29a      	uxth	r2, r3
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007080:	b29b      	uxth	r3, r3
 8007082:	2b00      	cmp	r3, #0
 8007084:	d1cb      	bne.n	800701e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	9300      	str	r3, [sp, #0]
 800708a:	697b      	ldr	r3, [r7, #20]
 800708c:	2200      	movs	r2, #0
 800708e:	2140      	movs	r1, #64	@ 0x40
 8007090:	68f8      	ldr	r0, [r7, #12]
 8007092:	f000 f8ab 	bl	80071ec <UART_WaitOnFlagUntilTimeout>
 8007096:	4603      	mov	r3, r0
 8007098:	2b00      	cmp	r3, #0
 800709a:	d005      	beq.n	80070a8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	2220      	movs	r2, #32
 80070a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80070a4:	2303      	movs	r3, #3
 80070a6:	e006      	b.n	80070b6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	2220      	movs	r2, #32
 80070ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80070b0:	2300      	movs	r3, #0
 80070b2:	e000      	b.n	80070b6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80070b4:	2302      	movs	r3, #2
  }
}
 80070b6:	4618      	mov	r0, r3
 80070b8:	3720      	adds	r7, #32
 80070ba:	46bd      	mov	sp, r7
 80070bc:	bd80      	pop	{r7, pc}

080070be <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070be:	b580      	push	{r7, lr}
 80070c0:	b08a      	sub	sp, #40	@ 0x28
 80070c2:	af02      	add	r7, sp, #8
 80070c4:	60f8      	str	r0, [r7, #12]
 80070c6:	60b9      	str	r1, [r7, #8]
 80070c8:	603b      	str	r3, [r7, #0]
 80070ca:	4613      	mov	r3, r2
 80070cc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80070ce:	2300      	movs	r3, #0
 80070d0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80070d8:	b2db      	uxtb	r3, r3
 80070da:	2b20      	cmp	r3, #32
 80070dc:	f040 8081 	bne.w	80071e2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d002      	beq.n	80070ec <HAL_UART_Receive+0x2e>
 80070e6:	88fb      	ldrh	r3, [r7, #6]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d101      	bne.n	80070f0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80070ec:	2301      	movs	r3, #1
 80070ee:	e079      	b.n	80071e4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2200      	movs	r2, #0
 80070f4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	2222      	movs	r2, #34	@ 0x22
 80070fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2200      	movs	r2, #0
 8007102:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007104:	f7fb fdc6 	bl	8002c94 <HAL_GetTick>
 8007108:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	88fa      	ldrh	r2, [r7, #6]
 800710e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	88fa      	ldrh	r2, [r7, #6]
 8007114:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800711e:	d108      	bne.n	8007132 <HAL_UART_Receive+0x74>
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	691b      	ldr	r3, [r3, #16]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d104      	bne.n	8007132 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8007128:	2300      	movs	r3, #0
 800712a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	61bb      	str	r3, [r7, #24]
 8007130:	e003      	b.n	800713a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007136:	2300      	movs	r3, #0
 8007138:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800713a:	e047      	b.n	80071cc <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	9300      	str	r3, [sp, #0]
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	2200      	movs	r2, #0
 8007144:	2120      	movs	r1, #32
 8007146:	68f8      	ldr	r0, [r7, #12]
 8007148:	f000 f850 	bl	80071ec <UART_WaitOnFlagUntilTimeout>
 800714c:	4603      	mov	r3, r0
 800714e:	2b00      	cmp	r3, #0
 8007150:	d005      	beq.n	800715e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2220      	movs	r2, #32
 8007156:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800715a:	2303      	movs	r3, #3
 800715c:	e042      	b.n	80071e4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d10c      	bne.n	800717e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	b29b      	uxth	r3, r3
 800716c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007170:	b29a      	uxth	r2, r3
 8007172:	69bb      	ldr	r3, [r7, #24]
 8007174:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007176:	69bb      	ldr	r3, [r7, #24]
 8007178:	3302      	adds	r3, #2
 800717a:	61bb      	str	r3, [r7, #24]
 800717c:	e01f      	b.n	80071be <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	689b      	ldr	r3, [r3, #8]
 8007182:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007186:	d007      	beq.n	8007198 <HAL_UART_Receive+0xda>
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	689b      	ldr	r3, [r3, #8]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d10a      	bne.n	80071a6 <HAL_UART_Receive+0xe8>
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	691b      	ldr	r3, [r3, #16]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d106      	bne.n	80071a6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	b2da      	uxtb	r2, r3
 80071a0:	69fb      	ldr	r3, [r7, #28]
 80071a2:	701a      	strb	r2, [r3, #0]
 80071a4:	e008      	b.n	80071b8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	b2db      	uxtb	r3, r3
 80071ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80071b2:	b2da      	uxtb	r2, r3
 80071b4:	69fb      	ldr	r3, [r7, #28]
 80071b6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80071b8:	69fb      	ldr	r3, [r7, #28]
 80071ba:	3301      	adds	r3, #1
 80071bc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80071c2:	b29b      	uxth	r3, r3
 80071c4:	3b01      	subs	r3, #1
 80071c6:	b29a      	uxth	r2, r3
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d1b2      	bne.n	800713c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2220      	movs	r2, #32
 80071da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80071de:	2300      	movs	r3, #0
 80071e0:	e000      	b.n	80071e4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80071e2:	2302      	movs	r3, #2
  }
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3720      	adds	r7, #32
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}

080071ec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b086      	sub	sp, #24
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	60f8      	str	r0, [r7, #12]
 80071f4:	60b9      	str	r1, [r7, #8]
 80071f6:	603b      	str	r3, [r7, #0]
 80071f8:	4613      	mov	r3, r2
 80071fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071fc:	e03b      	b.n	8007276 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071fe:	6a3b      	ldr	r3, [r7, #32]
 8007200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007204:	d037      	beq.n	8007276 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007206:	f7fb fd45 	bl	8002c94 <HAL_GetTick>
 800720a:	4602      	mov	r2, r0
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	1ad3      	subs	r3, r2, r3
 8007210:	6a3a      	ldr	r2, [r7, #32]
 8007212:	429a      	cmp	r2, r3
 8007214:	d302      	bcc.n	800721c <UART_WaitOnFlagUntilTimeout+0x30>
 8007216:	6a3b      	ldr	r3, [r7, #32]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d101      	bne.n	8007220 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800721c:	2303      	movs	r3, #3
 800721e:	e03a      	b.n	8007296 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	68db      	ldr	r3, [r3, #12]
 8007226:	f003 0304 	and.w	r3, r3, #4
 800722a:	2b00      	cmp	r3, #0
 800722c:	d023      	beq.n	8007276 <UART_WaitOnFlagUntilTimeout+0x8a>
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	2b80      	cmp	r3, #128	@ 0x80
 8007232:	d020      	beq.n	8007276 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	2b40      	cmp	r3, #64	@ 0x40
 8007238:	d01d      	beq.n	8007276 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f003 0308 	and.w	r3, r3, #8
 8007244:	2b08      	cmp	r3, #8
 8007246:	d116      	bne.n	8007276 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007248:	2300      	movs	r3, #0
 800724a:	617b      	str	r3, [r7, #20]
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	617b      	str	r3, [r7, #20]
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	617b      	str	r3, [r7, #20]
 800725c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800725e:	68f8      	ldr	r0, [r7, #12]
 8007260:	f000 f81d 	bl	800729e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2208      	movs	r2, #8
 8007268:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2200      	movs	r2, #0
 800726e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007272:	2301      	movs	r3, #1
 8007274:	e00f      	b.n	8007296 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	681a      	ldr	r2, [r3, #0]
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	4013      	ands	r3, r2
 8007280:	68ba      	ldr	r2, [r7, #8]
 8007282:	429a      	cmp	r2, r3
 8007284:	bf0c      	ite	eq
 8007286:	2301      	moveq	r3, #1
 8007288:	2300      	movne	r3, #0
 800728a:	b2db      	uxtb	r3, r3
 800728c:	461a      	mov	r2, r3
 800728e:	79fb      	ldrb	r3, [r7, #7]
 8007290:	429a      	cmp	r2, r3
 8007292:	d0b4      	beq.n	80071fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007294:	2300      	movs	r3, #0
}
 8007296:	4618      	mov	r0, r3
 8007298:	3718      	adds	r7, #24
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}

0800729e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800729e:	b480      	push	{r7}
 80072a0:	b095      	sub	sp, #84	@ 0x54
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	330c      	adds	r3, #12
 80072ac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072b0:	e853 3f00 	ldrex	r3, [r3]
 80072b4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80072b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80072bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	330c      	adds	r3, #12
 80072c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80072c6:	643a      	str	r2, [r7, #64]	@ 0x40
 80072c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80072cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80072ce:	e841 2300 	strex	r3, r2, [r1]
 80072d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80072d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d1e5      	bne.n	80072a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	3314      	adds	r3, #20
 80072e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072e2:	6a3b      	ldr	r3, [r7, #32]
 80072e4:	e853 3f00 	ldrex	r3, [r3]
 80072e8:	61fb      	str	r3, [r7, #28]
   return(result);
 80072ea:	69fb      	ldr	r3, [r7, #28]
 80072ec:	f023 0301 	bic.w	r3, r3, #1
 80072f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	3314      	adds	r3, #20
 80072f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80072fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80072fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007300:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007302:	e841 2300 	strex	r3, r2, [r1]
 8007306:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800730a:	2b00      	cmp	r3, #0
 800730c:	d1e5      	bne.n	80072da <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007312:	2b01      	cmp	r3, #1
 8007314:	d119      	bne.n	800734a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	330c      	adds	r3, #12
 800731c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	e853 3f00 	ldrex	r3, [r3]
 8007324:	60bb      	str	r3, [r7, #8]
   return(result);
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	f023 0310 	bic.w	r3, r3, #16
 800732c:	647b      	str	r3, [r7, #68]	@ 0x44
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	330c      	adds	r3, #12
 8007334:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007336:	61ba      	str	r2, [r7, #24]
 8007338:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733a:	6979      	ldr	r1, [r7, #20]
 800733c:	69ba      	ldr	r2, [r7, #24]
 800733e:	e841 2300 	strex	r3, r2, [r1]
 8007342:	613b      	str	r3, [r7, #16]
   return(result);
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1e5      	bne.n	8007316 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2220      	movs	r2, #32
 800734e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2200      	movs	r2, #0
 8007356:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007358:	bf00      	nop
 800735a:	3754      	adds	r7, #84	@ 0x54
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr

08007364 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007364:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007368:	b0c0      	sub	sp, #256	@ 0x100
 800736a:	af00      	add	r7, sp, #0
 800736c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	691b      	ldr	r3, [r3, #16]
 8007378:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800737c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007380:	68d9      	ldr	r1, [r3, #12]
 8007382:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007386:	681a      	ldr	r2, [r3, #0]
 8007388:	ea40 0301 	orr.w	r3, r0, r1
 800738c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800738e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007392:	689a      	ldr	r2, [r3, #8]
 8007394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007398:	691b      	ldr	r3, [r3, #16]
 800739a:	431a      	orrs	r2, r3
 800739c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073a0:	695b      	ldr	r3, [r3, #20]
 80073a2:	431a      	orrs	r2, r3
 80073a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073a8:	69db      	ldr	r3, [r3, #28]
 80073aa:	4313      	orrs	r3, r2
 80073ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80073b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	68db      	ldr	r3, [r3, #12]
 80073b8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80073bc:	f021 010c 	bic.w	r1, r1, #12
 80073c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073c4:	681a      	ldr	r2, [r3, #0]
 80073c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80073ca:	430b      	orrs	r3, r1
 80073cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80073ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	695b      	ldr	r3, [r3, #20]
 80073d6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80073da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073de:	6999      	ldr	r1, [r3, #24]
 80073e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073e4:	681a      	ldr	r2, [r3, #0]
 80073e6:	ea40 0301 	orr.w	r3, r0, r1
 80073ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80073ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073f0:	681a      	ldr	r2, [r3, #0]
 80073f2:	4b8f      	ldr	r3, [pc, #572]	@ (8007630 <UART_SetConfig+0x2cc>)
 80073f4:	429a      	cmp	r2, r3
 80073f6:	d005      	beq.n	8007404 <UART_SetConfig+0xa0>
 80073f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073fc:	681a      	ldr	r2, [r3, #0]
 80073fe:	4b8d      	ldr	r3, [pc, #564]	@ (8007634 <UART_SetConfig+0x2d0>)
 8007400:	429a      	cmp	r2, r3
 8007402:	d104      	bne.n	800740e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007404:	f7fe fdb4 	bl	8005f70 <HAL_RCC_GetPCLK2Freq>
 8007408:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800740c:	e003      	b.n	8007416 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800740e:	f7fe fd9b 	bl	8005f48 <HAL_RCC_GetPCLK1Freq>
 8007412:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800741a:	69db      	ldr	r3, [r3, #28]
 800741c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007420:	f040 810c 	bne.w	800763c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007424:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007428:	2200      	movs	r2, #0
 800742a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800742e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007432:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007436:	4622      	mov	r2, r4
 8007438:	462b      	mov	r3, r5
 800743a:	1891      	adds	r1, r2, r2
 800743c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800743e:	415b      	adcs	r3, r3
 8007440:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007442:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007446:	4621      	mov	r1, r4
 8007448:	eb12 0801 	adds.w	r8, r2, r1
 800744c:	4629      	mov	r1, r5
 800744e:	eb43 0901 	adc.w	r9, r3, r1
 8007452:	f04f 0200 	mov.w	r2, #0
 8007456:	f04f 0300 	mov.w	r3, #0
 800745a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800745e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007462:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007466:	4690      	mov	r8, r2
 8007468:	4699      	mov	r9, r3
 800746a:	4623      	mov	r3, r4
 800746c:	eb18 0303 	adds.w	r3, r8, r3
 8007470:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007474:	462b      	mov	r3, r5
 8007476:	eb49 0303 	adc.w	r3, r9, r3
 800747a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800747e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800748a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800748e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007492:	460b      	mov	r3, r1
 8007494:	18db      	adds	r3, r3, r3
 8007496:	653b      	str	r3, [r7, #80]	@ 0x50
 8007498:	4613      	mov	r3, r2
 800749a:	eb42 0303 	adc.w	r3, r2, r3
 800749e:	657b      	str	r3, [r7, #84]	@ 0x54
 80074a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80074a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80074a8:	f7f9 fb86 	bl	8000bb8 <__aeabi_uldivmod>
 80074ac:	4602      	mov	r2, r0
 80074ae:	460b      	mov	r3, r1
 80074b0:	4b61      	ldr	r3, [pc, #388]	@ (8007638 <UART_SetConfig+0x2d4>)
 80074b2:	fba3 2302 	umull	r2, r3, r3, r2
 80074b6:	095b      	lsrs	r3, r3, #5
 80074b8:	011c      	lsls	r4, r3, #4
 80074ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80074be:	2200      	movs	r2, #0
 80074c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80074c4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80074c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80074cc:	4642      	mov	r2, r8
 80074ce:	464b      	mov	r3, r9
 80074d0:	1891      	adds	r1, r2, r2
 80074d2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80074d4:	415b      	adcs	r3, r3
 80074d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80074dc:	4641      	mov	r1, r8
 80074de:	eb12 0a01 	adds.w	sl, r2, r1
 80074e2:	4649      	mov	r1, r9
 80074e4:	eb43 0b01 	adc.w	fp, r3, r1
 80074e8:	f04f 0200 	mov.w	r2, #0
 80074ec:	f04f 0300 	mov.w	r3, #0
 80074f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80074f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80074f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80074fc:	4692      	mov	sl, r2
 80074fe:	469b      	mov	fp, r3
 8007500:	4643      	mov	r3, r8
 8007502:	eb1a 0303 	adds.w	r3, sl, r3
 8007506:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800750a:	464b      	mov	r3, r9
 800750c:	eb4b 0303 	adc.w	r3, fp, r3
 8007510:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	2200      	movs	r2, #0
 800751c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007520:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007524:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007528:	460b      	mov	r3, r1
 800752a:	18db      	adds	r3, r3, r3
 800752c:	643b      	str	r3, [r7, #64]	@ 0x40
 800752e:	4613      	mov	r3, r2
 8007530:	eb42 0303 	adc.w	r3, r2, r3
 8007534:	647b      	str	r3, [r7, #68]	@ 0x44
 8007536:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800753a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800753e:	f7f9 fb3b 	bl	8000bb8 <__aeabi_uldivmod>
 8007542:	4602      	mov	r2, r0
 8007544:	460b      	mov	r3, r1
 8007546:	4611      	mov	r1, r2
 8007548:	4b3b      	ldr	r3, [pc, #236]	@ (8007638 <UART_SetConfig+0x2d4>)
 800754a:	fba3 2301 	umull	r2, r3, r3, r1
 800754e:	095b      	lsrs	r3, r3, #5
 8007550:	2264      	movs	r2, #100	@ 0x64
 8007552:	fb02 f303 	mul.w	r3, r2, r3
 8007556:	1acb      	subs	r3, r1, r3
 8007558:	00db      	lsls	r3, r3, #3
 800755a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800755e:	4b36      	ldr	r3, [pc, #216]	@ (8007638 <UART_SetConfig+0x2d4>)
 8007560:	fba3 2302 	umull	r2, r3, r3, r2
 8007564:	095b      	lsrs	r3, r3, #5
 8007566:	005b      	lsls	r3, r3, #1
 8007568:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800756c:	441c      	add	r4, r3
 800756e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007572:	2200      	movs	r2, #0
 8007574:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007578:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800757c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007580:	4642      	mov	r2, r8
 8007582:	464b      	mov	r3, r9
 8007584:	1891      	adds	r1, r2, r2
 8007586:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007588:	415b      	adcs	r3, r3
 800758a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800758c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007590:	4641      	mov	r1, r8
 8007592:	1851      	adds	r1, r2, r1
 8007594:	6339      	str	r1, [r7, #48]	@ 0x30
 8007596:	4649      	mov	r1, r9
 8007598:	414b      	adcs	r3, r1
 800759a:	637b      	str	r3, [r7, #52]	@ 0x34
 800759c:	f04f 0200 	mov.w	r2, #0
 80075a0:	f04f 0300 	mov.w	r3, #0
 80075a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80075a8:	4659      	mov	r1, fp
 80075aa:	00cb      	lsls	r3, r1, #3
 80075ac:	4651      	mov	r1, sl
 80075ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80075b2:	4651      	mov	r1, sl
 80075b4:	00ca      	lsls	r2, r1, #3
 80075b6:	4610      	mov	r0, r2
 80075b8:	4619      	mov	r1, r3
 80075ba:	4603      	mov	r3, r0
 80075bc:	4642      	mov	r2, r8
 80075be:	189b      	adds	r3, r3, r2
 80075c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80075c4:	464b      	mov	r3, r9
 80075c6:	460a      	mov	r2, r1
 80075c8:	eb42 0303 	adc.w	r3, r2, r3
 80075cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80075d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075d4:	685b      	ldr	r3, [r3, #4]
 80075d6:	2200      	movs	r2, #0
 80075d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80075dc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80075e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80075e4:	460b      	mov	r3, r1
 80075e6:	18db      	adds	r3, r3, r3
 80075e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80075ea:	4613      	mov	r3, r2
 80075ec:	eb42 0303 	adc.w	r3, r2, r3
 80075f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80075f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80075f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80075fa:	f7f9 fadd 	bl	8000bb8 <__aeabi_uldivmod>
 80075fe:	4602      	mov	r2, r0
 8007600:	460b      	mov	r3, r1
 8007602:	4b0d      	ldr	r3, [pc, #52]	@ (8007638 <UART_SetConfig+0x2d4>)
 8007604:	fba3 1302 	umull	r1, r3, r3, r2
 8007608:	095b      	lsrs	r3, r3, #5
 800760a:	2164      	movs	r1, #100	@ 0x64
 800760c:	fb01 f303 	mul.w	r3, r1, r3
 8007610:	1ad3      	subs	r3, r2, r3
 8007612:	00db      	lsls	r3, r3, #3
 8007614:	3332      	adds	r3, #50	@ 0x32
 8007616:	4a08      	ldr	r2, [pc, #32]	@ (8007638 <UART_SetConfig+0x2d4>)
 8007618:	fba2 2303 	umull	r2, r3, r2, r3
 800761c:	095b      	lsrs	r3, r3, #5
 800761e:	f003 0207 	and.w	r2, r3, #7
 8007622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	4422      	add	r2, r4
 800762a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800762c:	e106      	b.n	800783c <UART_SetConfig+0x4d8>
 800762e:	bf00      	nop
 8007630:	40011000 	.word	0x40011000
 8007634:	40011400 	.word	0x40011400
 8007638:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800763c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007640:	2200      	movs	r2, #0
 8007642:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007646:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800764a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800764e:	4642      	mov	r2, r8
 8007650:	464b      	mov	r3, r9
 8007652:	1891      	adds	r1, r2, r2
 8007654:	6239      	str	r1, [r7, #32]
 8007656:	415b      	adcs	r3, r3
 8007658:	627b      	str	r3, [r7, #36]	@ 0x24
 800765a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800765e:	4641      	mov	r1, r8
 8007660:	1854      	adds	r4, r2, r1
 8007662:	4649      	mov	r1, r9
 8007664:	eb43 0501 	adc.w	r5, r3, r1
 8007668:	f04f 0200 	mov.w	r2, #0
 800766c:	f04f 0300 	mov.w	r3, #0
 8007670:	00eb      	lsls	r3, r5, #3
 8007672:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007676:	00e2      	lsls	r2, r4, #3
 8007678:	4614      	mov	r4, r2
 800767a:	461d      	mov	r5, r3
 800767c:	4643      	mov	r3, r8
 800767e:	18e3      	adds	r3, r4, r3
 8007680:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007684:	464b      	mov	r3, r9
 8007686:	eb45 0303 	adc.w	r3, r5, r3
 800768a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800768e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007692:	685b      	ldr	r3, [r3, #4]
 8007694:	2200      	movs	r2, #0
 8007696:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800769a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800769e:	f04f 0200 	mov.w	r2, #0
 80076a2:	f04f 0300 	mov.w	r3, #0
 80076a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80076aa:	4629      	mov	r1, r5
 80076ac:	008b      	lsls	r3, r1, #2
 80076ae:	4621      	mov	r1, r4
 80076b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80076b4:	4621      	mov	r1, r4
 80076b6:	008a      	lsls	r2, r1, #2
 80076b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80076bc:	f7f9 fa7c 	bl	8000bb8 <__aeabi_uldivmod>
 80076c0:	4602      	mov	r2, r0
 80076c2:	460b      	mov	r3, r1
 80076c4:	4b60      	ldr	r3, [pc, #384]	@ (8007848 <UART_SetConfig+0x4e4>)
 80076c6:	fba3 2302 	umull	r2, r3, r3, r2
 80076ca:	095b      	lsrs	r3, r3, #5
 80076cc:	011c      	lsls	r4, r3, #4
 80076ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80076d2:	2200      	movs	r2, #0
 80076d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80076d8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80076dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80076e0:	4642      	mov	r2, r8
 80076e2:	464b      	mov	r3, r9
 80076e4:	1891      	adds	r1, r2, r2
 80076e6:	61b9      	str	r1, [r7, #24]
 80076e8:	415b      	adcs	r3, r3
 80076ea:	61fb      	str	r3, [r7, #28]
 80076ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80076f0:	4641      	mov	r1, r8
 80076f2:	1851      	adds	r1, r2, r1
 80076f4:	6139      	str	r1, [r7, #16]
 80076f6:	4649      	mov	r1, r9
 80076f8:	414b      	adcs	r3, r1
 80076fa:	617b      	str	r3, [r7, #20]
 80076fc:	f04f 0200 	mov.w	r2, #0
 8007700:	f04f 0300 	mov.w	r3, #0
 8007704:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007708:	4659      	mov	r1, fp
 800770a:	00cb      	lsls	r3, r1, #3
 800770c:	4651      	mov	r1, sl
 800770e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007712:	4651      	mov	r1, sl
 8007714:	00ca      	lsls	r2, r1, #3
 8007716:	4610      	mov	r0, r2
 8007718:	4619      	mov	r1, r3
 800771a:	4603      	mov	r3, r0
 800771c:	4642      	mov	r2, r8
 800771e:	189b      	adds	r3, r3, r2
 8007720:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007724:	464b      	mov	r3, r9
 8007726:	460a      	mov	r2, r1
 8007728:	eb42 0303 	adc.w	r3, r2, r3
 800772c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007734:	685b      	ldr	r3, [r3, #4]
 8007736:	2200      	movs	r2, #0
 8007738:	67bb      	str	r3, [r7, #120]	@ 0x78
 800773a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800773c:	f04f 0200 	mov.w	r2, #0
 8007740:	f04f 0300 	mov.w	r3, #0
 8007744:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007748:	4649      	mov	r1, r9
 800774a:	008b      	lsls	r3, r1, #2
 800774c:	4641      	mov	r1, r8
 800774e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007752:	4641      	mov	r1, r8
 8007754:	008a      	lsls	r2, r1, #2
 8007756:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800775a:	f7f9 fa2d 	bl	8000bb8 <__aeabi_uldivmod>
 800775e:	4602      	mov	r2, r0
 8007760:	460b      	mov	r3, r1
 8007762:	4611      	mov	r1, r2
 8007764:	4b38      	ldr	r3, [pc, #224]	@ (8007848 <UART_SetConfig+0x4e4>)
 8007766:	fba3 2301 	umull	r2, r3, r3, r1
 800776a:	095b      	lsrs	r3, r3, #5
 800776c:	2264      	movs	r2, #100	@ 0x64
 800776e:	fb02 f303 	mul.w	r3, r2, r3
 8007772:	1acb      	subs	r3, r1, r3
 8007774:	011b      	lsls	r3, r3, #4
 8007776:	3332      	adds	r3, #50	@ 0x32
 8007778:	4a33      	ldr	r2, [pc, #204]	@ (8007848 <UART_SetConfig+0x4e4>)
 800777a:	fba2 2303 	umull	r2, r3, r2, r3
 800777e:	095b      	lsrs	r3, r3, #5
 8007780:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007784:	441c      	add	r4, r3
 8007786:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800778a:	2200      	movs	r2, #0
 800778c:	673b      	str	r3, [r7, #112]	@ 0x70
 800778e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007790:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007794:	4642      	mov	r2, r8
 8007796:	464b      	mov	r3, r9
 8007798:	1891      	adds	r1, r2, r2
 800779a:	60b9      	str	r1, [r7, #8]
 800779c:	415b      	adcs	r3, r3
 800779e:	60fb      	str	r3, [r7, #12]
 80077a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80077a4:	4641      	mov	r1, r8
 80077a6:	1851      	adds	r1, r2, r1
 80077a8:	6039      	str	r1, [r7, #0]
 80077aa:	4649      	mov	r1, r9
 80077ac:	414b      	adcs	r3, r1
 80077ae:	607b      	str	r3, [r7, #4]
 80077b0:	f04f 0200 	mov.w	r2, #0
 80077b4:	f04f 0300 	mov.w	r3, #0
 80077b8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80077bc:	4659      	mov	r1, fp
 80077be:	00cb      	lsls	r3, r1, #3
 80077c0:	4651      	mov	r1, sl
 80077c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80077c6:	4651      	mov	r1, sl
 80077c8:	00ca      	lsls	r2, r1, #3
 80077ca:	4610      	mov	r0, r2
 80077cc:	4619      	mov	r1, r3
 80077ce:	4603      	mov	r3, r0
 80077d0:	4642      	mov	r2, r8
 80077d2:	189b      	adds	r3, r3, r2
 80077d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80077d6:	464b      	mov	r3, r9
 80077d8:	460a      	mov	r2, r1
 80077da:	eb42 0303 	adc.w	r3, r2, r3
 80077de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80077e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	2200      	movs	r2, #0
 80077e8:	663b      	str	r3, [r7, #96]	@ 0x60
 80077ea:	667a      	str	r2, [r7, #100]	@ 0x64
 80077ec:	f04f 0200 	mov.w	r2, #0
 80077f0:	f04f 0300 	mov.w	r3, #0
 80077f4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80077f8:	4649      	mov	r1, r9
 80077fa:	008b      	lsls	r3, r1, #2
 80077fc:	4641      	mov	r1, r8
 80077fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007802:	4641      	mov	r1, r8
 8007804:	008a      	lsls	r2, r1, #2
 8007806:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800780a:	f7f9 f9d5 	bl	8000bb8 <__aeabi_uldivmod>
 800780e:	4602      	mov	r2, r0
 8007810:	460b      	mov	r3, r1
 8007812:	4b0d      	ldr	r3, [pc, #52]	@ (8007848 <UART_SetConfig+0x4e4>)
 8007814:	fba3 1302 	umull	r1, r3, r3, r2
 8007818:	095b      	lsrs	r3, r3, #5
 800781a:	2164      	movs	r1, #100	@ 0x64
 800781c:	fb01 f303 	mul.w	r3, r1, r3
 8007820:	1ad3      	subs	r3, r2, r3
 8007822:	011b      	lsls	r3, r3, #4
 8007824:	3332      	adds	r3, #50	@ 0x32
 8007826:	4a08      	ldr	r2, [pc, #32]	@ (8007848 <UART_SetConfig+0x4e4>)
 8007828:	fba2 2303 	umull	r2, r3, r2, r3
 800782c:	095b      	lsrs	r3, r3, #5
 800782e:	f003 020f 	and.w	r2, r3, #15
 8007832:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	4422      	add	r2, r4
 800783a:	609a      	str	r2, [r3, #8]
}
 800783c:	bf00      	nop
 800783e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007842:	46bd      	mov	sp, r7
 8007844:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007848:	51eb851f 	.word	0x51eb851f

0800784c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800784c:	b084      	sub	sp, #16
 800784e:	b580      	push	{r7, lr}
 8007850:	b084      	sub	sp, #16
 8007852:	af00      	add	r7, sp, #0
 8007854:	6078      	str	r0, [r7, #4]
 8007856:	f107 001c 	add.w	r0, r7, #28
 800785a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800785e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007862:	2b01      	cmp	r3, #1
 8007864:	d123      	bne.n	80078ae <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800786a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800787a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800787e:	687a      	ldr	r2, [r7, #4]
 8007880:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	68db      	ldr	r3, [r3, #12]
 8007886:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800788e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007892:	2b01      	cmp	r3, #1
 8007894:	d105      	bne.n	80078a2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	68db      	ldr	r3, [r3, #12]
 800789a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f001 fae2 	bl	8008e6c <USB_CoreReset>
 80078a8:	4603      	mov	r3, r0
 80078aa:	73fb      	strb	r3, [r7, #15]
 80078ac:	e01b      	b.n	80078e6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	68db      	ldr	r3, [r3, #12]
 80078b2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f001 fad6 	bl	8008e6c <USB_CoreReset>
 80078c0:	4603      	mov	r3, r0
 80078c2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80078c4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d106      	bne.n	80078da <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078d0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	639a      	str	r2, [r3, #56]	@ 0x38
 80078d8:	e005      	b.n	80078e6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078de:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80078e6:	7fbb      	ldrb	r3, [r7, #30]
 80078e8:	2b01      	cmp	r3, #1
 80078ea:	d10b      	bne.n	8007904 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	f043 0206 	orr.w	r2, r3, #6
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	689b      	ldr	r3, [r3, #8]
 80078fc:	f043 0220 	orr.w	r2, r3, #32
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007904:	7bfb      	ldrb	r3, [r7, #15]
}
 8007906:	4618      	mov	r0, r3
 8007908:	3710      	adds	r7, #16
 800790a:	46bd      	mov	sp, r7
 800790c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007910:	b004      	add	sp, #16
 8007912:	4770      	bx	lr

08007914 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007914:	b480      	push	{r7}
 8007916:	b087      	sub	sp, #28
 8007918:	af00      	add	r7, sp, #0
 800791a:	60f8      	str	r0, [r7, #12]
 800791c:	60b9      	str	r1, [r7, #8]
 800791e:	4613      	mov	r3, r2
 8007920:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007922:	79fb      	ldrb	r3, [r7, #7]
 8007924:	2b02      	cmp	r3, #2
 8007926:	d165      	bne.n	80079f4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	4a41      	ldr	r2, [pc, #260]	@ (8007a30 <USB_SetTurnaroundTime+0x11c>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d906      	bls.n	800793e <USB_SetTurnaroundTime+0x2a>
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	4a40      	ldr	r2, [pc, #256]	@ (8007a34 <USB_SetTurnaroundTime+0x120>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d202      	bcs.n	800793e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007938:	230f      	movs	r3, #15
 800793a:	617b      	str	r3, [r7, #20]
 800793c:	e062      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	4a3c      	ldr	r2, [pc, #240]	@ (8007a34 <USB_SetTurnaroundTime+0x120>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d306      	bcc.n	8007954 <USB_SetTurnaroundTime+0x40>
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	4a3b      	ldr	r2, [pc, #236]	@ (8007a38 <USB_SetTurnaroundTime+0x124>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d202      	bcs.n	8007954 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800794e:	230e      	movs	r3, #14
 8007950:	617b      	str	r3, [r7, #20]
 8007952:	e057      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	4a38      	ldr	r2, [pc, #224]	@ (8007a38 <USB_SetTurnaroundTime+0x124>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d306      	bcc.n	800796a <USB_SetTurnaroundTime+0x56>
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	4a37      	ldr	r2, [pc, #220]	@ (8007a3c <USB_SetTurnaroundTime+0x128>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d202      	bcs.n	800796a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007964:	230d      	movs	r3, #13
 8007966:	617b      	str	r3, [r7, #20]
 8007968:	e04c      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	4a33      	ldr	r2, [pc, #204]	@ (8007a3c <USB_SetTurnaroundTime+0x128>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d306      	bcc.n	8007980 <USB_SetTurnaroundTime+0x6c>
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	4a32      	ldr	r2, [pc, #200]	@ (8007a40 <USB_SetTurnaroundTime+0x12c>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d802      	bhi.n	8007980 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800797a:	230c      	movs	r3, #12
 800797c:	617b      	str	r3, [r7, #20]
 800797e:	e041      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	4a2f      	ldr	r2, [pc, #188]	@ (8007a40 <USB_SetTurnaroundTime+0x12c>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d906      	bls.n	8007996 <USB_SetTurnaroundTime+0x82>
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	4a2e      	ldr	r2, [pc, #184]	@ (8007a44 <USB_SetTurnaroundTime+0x130>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d802      	bhi.n	8007996 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007990:	230b      	movs	r3, #11
 8007992:	617b      	str	r3, [r7, #20]
 8007994:	e036      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	4a2a      	ldr	r2, [pc, #168]	@ (8007a44 <USB_SetTurnaroundTime+0x130>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d906      	bls.n	80079ac <USB_SetTurnaroundTime+0x98>
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	4a29      	ldr	r2, [pc, #164]	@ (8007a48 <USB_SetTurnaroundTime+0x134>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d802      	bhi.n	80079ac <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80079a6:	230a      	movs	r3, #10
 80079a8:	617b      	str	r3, [r7, #20]
 80079aa:	e02b      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	4a26      	ldr	r2, [pc, #152]	@ (8007a48 <USB_SetTurnaroundTime+0x134>)
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d906      	bls.n	80079c2 <USB_SetTurnaroundTime+0xae>
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	4a25      	ldr	r2, [pc, #148]	@ (8007a4c <USB_SetTurnaroundTime+0x138>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d202      	bcs.n	80079c2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80079bc:	2309      	movs	r3, #9
 80079be:	617b      	str	r3, [r7, #20]
 80079c0:	e020      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	4a21      	ldr	r2, [pc, #132]	@ (8007a4c <USB_SetTurnaroundTime+0x138>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d306      	bcc.n	80079d8 <USB_SetTurnaroundTime+0xc4>
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	4a20      	ldr	r2, [pc, #128]	@ (8007a50 <USB_SetTurnaroundTime+0x13c>)
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d802      	bhi.n	80079d8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80079d2:	2308      	movs	r3, #8
 80079d4:	617b      	str	r3, [r7, #20]
 80079d6:	e015      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	4a1d      	ldr	r2, [pc, #116]	@ (8007a50 <USB_SetTurnaroundTime+0x13c>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d906      	bls.n	80079ee <USB_SetTurnaroundTime+0xda>
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	4a1c      	ldr	r2, [pc, #112]	@ (8007a54 <USB_SetTurnaroundTime+0x140>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d202      	bcs.n	80079ee <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80079e8:	2307      	movs	r3, #7
 80079ea:	617b      	str	r3, [r7, #20]
 80079ec:	e00a      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80079ee:	2306      	movs	r3, #6
 80079f0:	617b      	str	r3, [r7, #20]
 80079f2:	e007      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80079f4:	79fb      	ldrb	r3, [r7, #7]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d102      	bne.n	8007a00 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80079fa:	2309      	movs	r3, #9
 80079fc:	617b      	str	r3, [r7, #20]
 80079fe:	e001      	b.n	8007a04 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007a00:	2309      	movs	r3, #9
 8007a02:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	68db      	ldr	r3, [r3, #12]
 8007a08:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	68da      	ldr	r2, [r3, #12]
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	029b      	lsls	r3, r3, #10
 8007a18:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007a1c:	431a      	orrs	r2, r3
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007a22:	2300      	movs	r3, #0
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	371c      	adds	r7, #28
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr
 8007a30:	00d8acbf 	.word	0x00d8acbf
 8007a34:	00e4e1c0 	.word	0x00e4e1c0
 8007a38:	00f42400 	.word	0x00f42400
 8007a3c:	01067380 	.word	0x01067380
 8007a40:	011a499f 	.word	0x011a499f
 8007a44:	01312cff 	.word	0x01312cff
 8007a48:	014ca43f 	.word	0x014ca43f
 8007a4c:	016e3600 	.word	0x016e3600
 8007a50:	01a6ab1f 	.word	0x01a6ab1f
 8007a54:	01e84800 	.word	0x01e84800

08007a58 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	689b      	ldr	r3, [r3, #8]
 8007a64:	f043 0201 	orr.w	r2, r3, #1
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007a6c:	2300      	movs	r3, #0
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	370c      	adds	r7, #12
 8007a72:	46bd      	mov	sp, r7
 8007a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a78:	4770      	bx	lr

08007a7a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007a7a:	b480      	push	{r7}
 8007a7c:	b083      	sub	sp, #12
 8007a7e:	af00      	add	r7, sp, #0
 8007a80:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	689b      	ldr	r3, [r3, #8]
 8007a86:	f023 0201 	bic.w	r2, r3, #1
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007a8e:	2300      	movs	r3, #0
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	370c      	adds	r7, #12
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr

08007a9c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b084      	sub	sp, #16
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
 8007aa4:	460b      	mov	r3, r1
 8007aa6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	68db      	ldr	r3, [r3, #12]
 8007ab0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007ab8:	78fb      	ldrb	r3, [r7, #3]
 8007aba:	2b01      	cmp	r3, #1
 8007abc:	d115      	bne.n	8007aea <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	68db      	ldr	r3, [r3, #12]
 8007ac2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007aca:	200a      	movs	r0, #10
 8007acc:	f7fb f8ee 	bl	8002cac <HAL_Delay>
      ms += 10U;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	330a      	adds	r3, #10
 8007ad4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f001 f939 	bl	8008d4e <USB_GetMode>
 8007adc:	4603      	mov	r3, r0
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d01e      	beq.n	8007b20 <USB_SetCurrentMode+0x84>
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	2bc7      	cmp	r3, #199	@ 0xc7
 8007ae6:	d9f0      	bls.n	8007aca <USB_SetCurrentMode+0x2e>
 8007ae8:	e01a      	b.n	8007b20 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007aea:	78fb      	ldrb	r3, [r7, #3]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d115      	bne.n	8007b1c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	68db      	ldr	r3, [r3, #12]
 8007af4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007afc:	200a      	movs	r0, #10
 8007afe:	f7fb f8d5 	bl	8002cac <HAL_Delay>
      ms += 10U;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	330a      	adds	r3, #10
 8007b06:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007b08:	6878      	ldr	r0, [r7, #4]
 8007b0a:	f001 f920 	bl	8008d4e <USB_GetMode>
 8007b0e:	4603      	mov	r3, r0
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d005      	beq.n	8007b20 <USB_SetCurrentMode+0x84>
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2bc7      	cmp	r3, #199	@ 0xc7
 8007b18:	d9f0      	bls.n	8007afc <USB_SetCurrentMode+0x60>
 8007b1a:	e001      	b.n	8007b20 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e005      	b.n	8007b2c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	2bc8      	cmp	r3, #200	@ 0xc8
 8007b24:	d101      	bne.n	8007b2a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007b26:	2301      	movs	r3, #1
 8007b28:	e000      	b.n	8007b2c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007b2a:	2300      	movs	r3, #0
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3710      	adds	r7, #16
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}

08007b34 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007b34:	b084      	sub	sp, #16
 8007b36:	b580      	push	{r7, lr}
 8007b38:	b086      	sub	sp, #24
 8007b3a:	af00      	add	r7, sp, #0
 8007b3c:	6078      	str	r0, [r7, #4]
 8007b3e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007b42:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007b46:	2300      	movs	r3, #0
 8007b48:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007b4e:	2300      	movs	r3, #0
 8007b50:	613b      	str	r3, [r7, #16]
 8007b52:	e009      	b.n	8007b68 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007b54:	687a      	ldr	r2, [r7, #4]
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	3340      	adds	r3, #64	@ 0x40
 8007b5a:	009b      	lsls	r3, r3, #2
 8007b5c:	4413      	add	r3, r2
 8007b5e:	2200      	movs	r2, #0
 8007b60:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007b62:	693b      	ldr	r3, [r7, #16]
 8007b64:	3301      	adds	r3, #1
 8007b66:	613b      	str	r3, [r7, #16]
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	2b0e      	cmp	r3, #14
 8007b6c:	d9f2      	bls.n	8007b54 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007b6e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d11c      	bne.n	8007bb0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	68fa      	ldr	r2, [r7, #12]
 8007b80:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007b84:	f043 0302 	orr.w	r3, r3, #2
 8007b88:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b8e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b9a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ba6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	639a      	str	r2, [r3, #56]	@ 0x38
 8007bae:	e00b      	b.n	8007bc8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bb4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bc0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007bce:	461a      	mov	r2, r3
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007bd4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007bd8:	2b01      	cmp	r3, #1
 8007bda:	d10d      	bne.n	8007bf8 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007bdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d104      	bne.n	8007bee <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007be4:	2100      	movs	r1, #0
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f000 f968 	bl	8007ebc <USB_SetDevSpeed>
 8007bec:	e008      	b.n	8007c00 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007bee:	2101      	movs	r1, #1
 8007bf0:	6878      	ldr	r0, [r7, #4]
 8007bf2:	f000 f963 	bl	8007ebc <USB_SetDevSpeed>
 8007bf6:	e003      	b.n	8007c00 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007bf8:	2103      	movs	r1, #3
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f000 f95e 	bl	8007ebc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007c00:	2110      	movs	r1, #16
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f000 f8fa 	bl	8007dfc <USB_FlushTxFifo>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d001      	beq.n	8007c12 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f000 f924 	bl	8007e60 <USB_FlushRxFifo>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d001      	beq.n	8007c22 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007c1e:	2301      	movs	r3, #1
 8007c20:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c28:	461a      	mov	r2, r3
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c34:	461a      	mov	r2, r3
 8007c36:	2300      	movs	r3, #0
 8007c38:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c40:	461a      	mov	r2, r3
 8007c42:	2300      	movs	r3, #0
 8007c44:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007c46:	2300      	movs	r3, #0
 8007c48:	613b      	str	r3, [r7, #16]
 8007c4a:	e043      	b.n	8007cd4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	015a      	lsls	r2, r3, #5
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	4413      	add	r3, r2
 8007c54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c62:	d118      	bne.n	8007c96 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d10a      	bne.n	8007c80 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007c6a:	693b      	ldr	r3, [r7, #16]
 8007c6c:	015a      	lsls	r2, r3, #5
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	4413      	add	r3, r2
 8007c72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c76:	461a      	mov	r2, r3
 8007c78:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007c7c:	6013      	str	r3, [r2, #0]
 8007c7e:	e013      	b.n	8007ca8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	015a      	lsls	r2, r3, #5
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	4413      	add	r3, r2
 8007c88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c8c:	461a      	mov	r2, r3
 8007c8e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007c92:	6013      	str	r3, [r2, #0]
 8007c94:	e008      	b.n	8007ca8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	015a      	lsls	r2, r3, #5
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	4413      	add	r3, r2
 8007c9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ca2:	461a      	mov	r2, r3
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007ca8:	693b      	ldr	r3, [r7, #16]
 8007caa:	015a      	lsls	r2, r3, #5
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	4413      	add	r3, r2
 8007cb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cb4:	461a      	mov	r2, r3
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007cba:	693b      	ldr	r3, [r7, #16]
 8007cbc:	015a      	lsls	r2, r3, #5
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	4413      	add	r3, r2
 8007cc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007ccc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	3301      	adds	r3, #1
 8007cd2:	613b      	str	r3, [r7, #16]
 8007cd4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007cd8:	461a      	mov	r2, r3
 8007cda:	693b      	ldr	r3, [r7, #16]
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d3b5      	bcc.n	8007c4c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	613b      	str	r3, [r7, #16]
 8007ce4:	e043      	b.n	8007d6e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	015a      	lsls	r2, r3, #5
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	4413      	add	r3, r2
 8007cee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007cf8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007cfc:	d118      	bne.n	8007d30 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d10a      	bne.n	8007d1a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007d04:	693b      	ldr	r3, [r7, #16]
 8007d06:	015a      	lsls	r2, r3, #5
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	4413      	add	r3, r2
 8007d0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d10:	461a      	mov	r2, r3
 8007d12:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007d16:	6013      	str	r3, [r2, #0]
 8007d18:	e013      	b.n	8007d42 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007d1a:	693b      	ldr	r3, [r7, #16]
 8007d1c:	015a      	lsls	r2, r3, #5
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	4413      	add	r3, r2
 8007d22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d26:	461a      	mov	r2, r3
 8007d28:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007d2c:	6013      	str	r3, [r2, #0]
 8007d2e:	e008      	b.n	8007d42 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	015a      	lsls	r2, r3, #5
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	4413      	add	r3, r2
 8007d38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d3c:	461a      	mov	r2, r3
 8007d3e:	2300      	movs	r3, #0
 8007d40:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	015a      	lsls	r2, r3, #5
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	4413      	add	r3, r2
 8007d4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d4e:	461a      	mov	r2, r3
 8007d50:	2300      	movs	r3, #0
 8007d52:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	015a      	lsls	r2, r3, #5
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	4413      	add	r3, r2
 8007d5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d60:	461a      	mov	r2, r3
 8007d62:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007d66:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007d68:	693b      	ldr	r3, [r7, #16]
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	613b      	str	r3, [r7, #16]
 8007d6e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007d72:	461a      	mov	r2, r3
 8007d74:	693b      	ldr	r3, [r7, #16]
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d3b5      	bcc.n	8007ce6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d80:	691b      	ldr	r3, [r3, #16]
 8007d82:	68fa      	ldr	r2, [r7, #12]
 8007d84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007d88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d8c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2200      	movs	r2, #0
 8007d92:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007d9a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007d9c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d105      	bne.n	8007db0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	699b      	ldr	r3, [r3, #24]
 8007da8:	f043 0210 	orr.w	r2, r3, #16
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	699a      	ldr	r2, [r3, #24]
 8007db4:	4b10      	ldr	r3, [pc, #64]	@ (8007df8 <USB_DevInit+0x2c4>)
 8007db6:	4313      	orrs	r3, r2
 8007db8:	687a      	ldr	r2, [r7, #4]
 8007dba:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007dbc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d005      	beq.n	8007dd0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	699b      	ldr	r3, [r3, #24]
 8007dc8:	f043 0208 	orr.w	r2, r3, #8
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007dd0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d107      	bne.n	8007de8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	699b      	ldr	r3, [r3, #24]
 8007ddc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007de0:	f043 0304 	orr.w	r3, r3, #4
 8007de4:	687a      	ldr	r2, [r7, #4]
 8007de6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007de8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3718      	adds	r7, #24
 8007dee:	46bd      	mov	sp, r7
 8007df0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007df4:	b004      	add	sp, #16
 8007df6:	4770      	bx	lr
 8007df8:	803c3800 	.word	0x803c3800

08007dfc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b085      	sub	sp, #20
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007e06:	2300      	movs	r3, #0
 8007e08:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	3301      	adds	r3, #1
 8007e0e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e16:	d901      	bls.n	8007e1c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007e18:	2303      	movs	r3, #3
 8007e1a:	e01b      	b.n	8007e54 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	691b      	ldr	r3, [r3, #16]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	daf2      	bge.n	8007e0a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007e24:	2300      	movs	r3, #0
 8007e26:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	019b      	lsls	r3, r3, #6
 8007e2c:	f043 0220 	orr.w	r2, r3, #32
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	3301      	adds	r3, #1
 8007e38:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e40:	d901      	bls.n	8007e46 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007e42:	2303      	movs	r3, #3
 8007e44:	e006      	b.n	8007e54 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	691b      	ldr	r3, [r3, #16]
 8007e4a:	f003 0320 	and.w	r3, r3, #32
 8007e4e:	2b20      	cmp	r3, #32
 8007e50:	d0f0      	beq.n	8007e34 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007e52:	2300      	movs	r3, #0
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3714      	adds	r7, #20
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5e:	4770      	bx	lr

08007e60 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b085      	sub	sp, #20
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	3301      	adds	r3, #1
 8007e70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e78:	d901      	bls.n	8007e7e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007e7a:	2303      	movs	r3, #3
 8007e7c:	e018      	b.n	8007eb0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	691b      	ldr	r3, [r3, #16]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	daf2      	bge.n	8007e6c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007e86:	2300      	movs	r3, #0
 8007e88:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2210      	movs	r2, #16
 8007e8e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	3301      	adds	r3, #1
 8007e94:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e9c:	d901      	bls.n	8007ea2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007e9e:	2303      	movs	r3, #3
 8007ea0:	e006      	b.n	8007eb0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	691b      	ldr	r3, [r3, #16]
 8007ea6:	f003 0310 	and.w	r3, r3, #16
 8007eaa:	2b10      	cmp	r3, #16
 8007eac:	d0f0      	beq.n	8007e90 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007eae:	2300      	movs	r3, #0
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	3714      	adds	r7, #20
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eba:	4770      	bx	lr

08007ebc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b085      	sub	sp, #20
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	460b      	mov	r3, r1
 8007ec6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ed2:	681a      	ldr	r2, [r3, #0]
 8007ed4:	78fb      	ldrb	r3, [r7, #3]
 8007ed6:	68f9      	ldr	r1, [r7, #12]
 8007ed8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007edc:	4313      	orrs	r3, r2
 8007ede:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007ee0:	2300      	movs	r3, #0
}
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	3714      	adds	r7, #20
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eec:	4770      	bx	lr

08007eee <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007eee:	b480      	push	{r7}
 8007ef0:	b087      	sub	sp, #28
 8007ef2:	af00      	add	r7, sp, #0
 8007ef4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f00:	689b      	ldr	r3, [r3, #8]
 8007f02:	f003 0306 	and.w	r3, r3, #6
 8007f06:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d102      	bne.n	8007f14 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007f0e:	2300      	movs	r3, #0
 8007f10:	75fb      	strb	r3, [r7, #23]
 8007f12:	e00a      	b.n	8007f2a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2b02      	cmp	r3, #2
 8007f18:	d002      	beq.n	8007f20 <USB_GetDevSpeed+0x32>
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2b06      	cmp	r3, #6
 8007f1e:	d102      	bne.n	8007f26 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007f20:	2302      	movs	r3, #2
 8007f22:	75fb      	strb	r3, [r7, #23]
 8007f24:	e001      	b.n	8007f2a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007f26:	230f      	movs	r3, #15
 8007f28:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007f2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	371c      	adds	r7, #28
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr

08007f38 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b085      	sub	sp, #20
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	781b      	ldrb	r3, [r3, #0]
 8007f4a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	785b      	ldrb	r3, [r3, #1]
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d13a      	bne.n	8007fca <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f5a:	69da      	ldr	r2, [r3, #28]
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	781b      	ldrb	r3, [r3, #0]
 8007f60:	f003 030f 	and.w	r3, r3, #15
 8007f64:	2101      	movs	r1, #1
 8007f66:	fa01 f303 	lsl.w	r3, r1, r3
 8007f6a:	b29b      	uxth	r3, r3
 8007f6c:	68f9      	ldr	r1, [r7, #12]
 8007f6e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007f72:	4313      	orrs	r3, r2
 8007f74:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007f76:	68bb      	ldr	r3, [r7, #8]
 8007f78:	015a      	lsls	r2, r3, #5
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	4413      	add	r3, r2
 8007f7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d155      	bne.n	8008038 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	015a      	lsls	r2, r3, #5
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	4413      	add	r3, r2
 8007f94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f98:	681a      	ldr	r2, [r3, #0]
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	689b      	ldr	r3, [r3, #8]
 8007f9e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	791b      	ldrb	r3, [r3, #4]
 8007fa6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007fa8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	059b      	lsls	r3, r3, #22
 8007fae:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	68ba      	ldr	r2, [r7, #8]
 8007fb4:	0151      	lsls	r1, r2, #5
 8007fb6:	68fa      	ldr	r2, [r7, #12]
 8007fb8:	440a      	add	r2, r1
 8007fba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007fbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007fc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007fc6:	6013      	str	r3, [r2, #0]
 8007fc8:	e036      	b.n	8008038 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fd0:	69da      	ldr	r2, [r3, #28]
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	781b      	ldrb	r3, [r3, #0]
 8007fd6:	f003 030f 	and.w	r3, r3, #15
 8007fda:	2101      	movs	r1, #1
 8007fdc:	fa01 f303 	lsl.w	r3, r1, r3
 8007fe0:	041b      	lsls	r3, r3, #16
 8007fe2:	68f9      	ldr	r1, [r7, #12]
 8007fe4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	015a      	lsls	r2, r3, #5
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	4413      	add	r3, r2
 8007ff4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d11a      	bne.n	8008038 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	015a      	lsls	r2, r3, #5
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	4413      	add	r3, r2
 800800a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800800e:	681a      	ldr	r2, [r3, #0]
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	689b      	ldr	r3, [r3, #8]
 8008014:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	791b      	ldrb	r3, [r3, #4]
 800801c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800801e:	430b      	orrs	r3, r1
 8008020:	4313      	orrs	r3, r2
 8008022:	68ba      	ldr	r2, [r7, #8]
 8008024:	0151      	lsls	r1, r2, #5
 8008026:	68fa      	ldr	r2, [r7, #12]
 8008028:	440a      	add	r2, r1
 800802a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800802e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008032:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008036:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008038:	2300      	movs	r3, #0
}
 800803a:	4618      	mov	r0, r3
 800803c:	3714      	adds	r7, #20
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr
	...

08008048 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008048:	b480      	push	{r7}
 800804a:	b085      	sub	sp, #20
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
 8008050:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	781b      	ldrb	r3, [r3, #0]
 800805a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	785b      	ldrb	r3, [r3, #1]
 8008060:	2b01      	cmp	r3, #1
 8008062:	d161      	bne.n	8008128 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	015a      	lsls	r2, r3, #5
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	4413      	add	r3, r2
 800806c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008076:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800807a:	d11f      	bne.n	80080bc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	015a      	lsls	r2, r3, #5
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	4413      	add	r3, r2
 8008084:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	68ba      	ldr	r2, [r7, #8]
 800808c:	0151      	lsls	r1, r2, #5
 800808e:	68fa      	ldr	r2, [r7, #12]
 8008090:	440a      	add	r2, r1
 8008092:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008096:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800809a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	015a      	lsls	r2, r3, #5
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	4413      	add	r3, r2
 80080a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	68ba      	ldr	r2, [r7, #8]
 80080ac:	0151      	lsls	r1, r2, #5
 80080ae:	68fa      	ldr	r2, [r7, #12]
 80080b0:	440a      	add	r2, r1
 80080b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80080b6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80080ba:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	781b      	ldrb	r3, [r3, #0]
 80080c8:	f003 030f 	and.w	r3, r3, #15
 80080cc:	2101      	movs	r1, #1
 80080ce:	fa01 f303 	lsl.w	r3, r1, r3
 80080d2:	b29b      	uxth	r3, r3
 80080d4:	43db      	mvns	r3, r3
 80080d6:	68f9      	ldr	r1, [r7, #12]
 80080d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80080dc:	4013      	ands	r3, r2
 80080de:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080e6:	69da      	ldr	r2, [r3, #28]
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	781b      	ldrb	r3, [r3, #0]
 80080ec:	f003 030f 	and.w	r3, r3, #15
 80080f0:	2101      	movs	r1, #1
 80080f2:	fa01 f303 	lsl.w	r3, r1, r3
 80080f6:	b29b      	uxth	r3, r3
 80080f8:	43db      	mvns	r3, r3
 80080fa:	68f9      	ldr	r1, [r7, #12]
 80080fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008100:	4013      	ands	r3, r2
 8008102:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	015a      	lsls	r2, r3, #5
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	4413      	add	r3, r2
 800810c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008110:	681a      	ldr	r2, [r3, #0]
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	0159      	lsls	r1, r3, #5
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	440b      	add	r3, r1
 800811a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800811e:	4619      	mov	r1, r3
 8008120:	4b35      	ldr	r3, [pc, #212]	@ (80081f8 <USB_DeactivateEndpoint+0x1b0>)
 8008122:	4013      	ands	r3, r2
 8008124:	600b      	str	r3, [r1, #0]
 8008126:	e060      	b.n	80081ea <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	015a      	lsls	r2, r3, #5
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	4413      	add	r3, r2
 8008130:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800813a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800813e:	d11f      	bne.n	8008180 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	015a      	lsls	r2, r3, #5
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	4413      	add	r3, r2
 8008148:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	68ba      	ldr	r2, [r7, #8]
 8008150:	0151      	lsls	r1, r2, #5
 8008152:	68fa      	ldr	r2, [r7, #12]
 8008154:	440a      	add	r2, r1
 8008156:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800815a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800815e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	015a      	lsls	r2, r3, #5
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	4413      	add	r3, r2
 8008168:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	68ba      	ldr	r2, [r7, #8]
 8008170:	0151      	lsls	r1, r2, #5
 8008172:	68fa      	ldr	r2, [r7, #12]
 8008174:	440a      	add	r2, r1
 8008176:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800817a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800817e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008186:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	781b      	ldrb	r3, [r3, #0]
 800818c:	f003 030f 	and.w	r3, r3, #15
 8008190:	2101      	movs	r1, #1
 8008192:	fa01 f303 	lsl.w	r3, r1, r3
 8008196:	041b      	lsls	r3, r3, #16
 8008198:	43db      	mvns	r3, r3
 800819a:	68f9      	ldr	r1, [r7, #12]
 800819c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80081a0:	4013      	ands	r3, r2
 80081a2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081aa:	69da      	ldr	r2, [r3, #28]
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	781b      	ldrb	r3, [r3, #0]
 80081b0:	f003 030f 	and.w	r3, r3, #15
 80081b4:	2101      	movs	r1, #1
 80081b6:	fa01 f303 	lsl.w	r3, r1, r3
 80081ba:	041b      	lsls	r3, r3, #16
 80081bc:	43db      	mvns	r3, r3
 80081be:	68f9      	ldr	r1, [r7, #12]
 80081c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80081c4:	4013      	ands	r3, r2
 80081c6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	015a      	lsls	r2, r3, #5
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	4413      	add	r3, r2
 80081d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081d4:	681a      	ldr	r2, [r3, #0]
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	0159      	lsls	r1, r3, #5
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	440b      	add	r3, r1
 80081de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081e2:	4619      	mov	r1, r3
 80081e4:	4b05      	ldr	r3, [pc, #20]	@ (80081fc <USB_DeactivateEndpoint+0x1b4>)
 80081e6:	4013      	ands	r3, r2
 80081e8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80081ea:	2300      	movs	r3, #0
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3714      	adds	r7, #20
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr
 80081f8:	ec337800 	.word	0xec337800
 80081fc:	eff37800 	.word	0xeff37800

08008200 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b08a      	sub	sp, #40	@ 0x28
 8008204:	af02      	add	r7, sp, #8
 8008206:	60f8      	str	r0, [r7, #12]
 8008208:	60b9      	str	r1, [r7, #8]
 800820a:	4613      	mov	r3, r2
 800820c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	781b      	ldrb	r3, [r3, #0]
 8008216:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	785b      	ldrb	r3, [r3, #1]
 800821c:	2b01      	cmp	r3, #1
 800821e:	f040 817a 	bne.w	8008516 <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	691b      	ldr	r3, [r3, #16]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d132      	bne.n	8008290 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800822a:	69bb      	ldr	r3, [r7, #24]
 800822c:	015a      	lsls	r2, r3, #5
 800822e:	69fb      	ldr	r3, [r7, #28]
 8008230:	4413      	add	r3, r2
 8008232:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008236:	691b      	ldr	r3, [r3, #16]
 8008238:	69ba      	ldr	r2, [r7, #24]
 800823a:	0151      	lsls	r1, r2, #5
 800823c:	69fa      	ldr	r2, [r7, #28]
 800823e:	440a      	add	r2, r1
 8008240:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008244:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008248:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800824c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800824e:	69bb      	ldr	r3, [r7, #24]
 8008250:	015a      	lsls	r2, r3, #5
 8008252:	69fb      	ldr	r3, [r7, #28]
 8008254:	4413      	add	r3, r2
 8008256:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800825a:	691b      	ldr	r3, [r3, #16]
 800825c:	69ba      	ldr	r2, [r7, #24]
 800825e:	0151      	lsls	r1, r2, #5
 8008260:	69fa      	ldr	r2, [r7, #28]
 8008262:	440a      	add	r2, r1
 8008264:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008268:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800826c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800826e:	69bb      	ldr	r3, [r7, #24]
 8008270:	015a      	lsls	r2, r3, #5
 8008272:	69fb      	ldr	r3, [r7, #28]
 8008274:	4413      	add	r3, r2
 8008276:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800827a:	691b      	ldr	r3, [r3, #16]
 800827c:	69ba      	ldr	r2, [r7, #24]
 800827e:	0151      	lsls	r1, r2, #5
 8008280:	69fa      	ldr	r2, [r7, #28]
 8008282:	440a      	add	r2, r1
 8008284:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008288:	0cdb      	lsrs	r3, r3, #19
 800828a:	04db      	lsls	r3, r3, #19
 800828c:	6113      	str	r3, [r2, #16]
 800828e:	e092      	b.n	80083b6 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008290:	69bb      	ldr	r3, [r7, #24]
 8008292:	015a      	lsls	r2, r3, #5
 8008294:	69fb      	ldr	r3, [r7, #28]
 8008296:	4413      	add	r3, r2
 8008298:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800829c:	691b      	ldr	r3, [r3, #16]
 800829e:	69ba      	ldr	r2, [r7, #24]
 80082a0:	0151      	lsls	r1, r2, #5
 80082a2:	69fa      	ldr	r2, [r7, #28]
 80082a4:	440a      	add	r2, r1
 80082a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80082aa:	0cdb      	lsrs	r3, r3, #19
 80082ac:	04db      	lsls	r3, r3, #19
 80082ae:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80082b0:	69bb      	ldr	r3, [r7, #24]
 80082b2:	015a      	lsls	r2, r3, #5
 80082b4:	69fb      	ldr	r3, [r7, #28]
 80082b6:	4413      	add	r3, r2
 80082b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	69ba      	ldr	r2, [r7, #24]
 80082c0:	0151      	lsls	r1, r2, #5
 80082c2:	69fa      	ldr	r2, [r7, #28]
 80082c4:	440a      	add	r2, r1
 80082c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80082ca:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80082ce:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80082d2:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80082d4:	69bb      	ldr	r3, [r7, #24]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d11a      	bne.n	8008310 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	691a      	ldr	r2, [r3, #16]
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	429a      	cmp	r2, r3
 80082e4:	d903      	bls.n	80082ee <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	689a      	ldr	r2, [r3, #8]
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80082ee:	69bb      	ldr	r3, [r7, #24]
 80082f0:	015a      	lsls	r2, r3, #5
 80082f2:	69fb      	ldr	r3, [r7, #28]
 80082f4:	4413      	add	r3, r2
 80082f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082fa:	691b      	ldr	r3, [r3, #16]
 80082fc:	69ba      	ldr	r2, [r7, #24]
 80082fe:	0151      	lsls	r1, r2, #5
 8008300:	69fa      	ldr	r2, [r7, #28]
 8008302:	440a      	add	r2, r1
 8008304:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008308:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800830c:	6113      	str	r3, [r2, #16]
 800830e:	e01b      	b.n	8008348 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008310:	69bb      	ldr	r3, [r7, #24]
 8008312:	015a      	lsls	r2, r3, #5
 8008314:	69fb      	ldr	r3, [r7, #28]
 8008316:	4413      	add	r3, r2
 8008318:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800831c:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	6919      	ldr	r1, [r3, #16]
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	689b      	ldr	r3, [r3, #8]
 8008326:	440b      	add	r3, r1
 8008328:	1e59      	subs	r1, r3, #1
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	fbb1 f3f3 	udiv	r3, r1, r3
 8008332:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008334:	4ba2      	ldr	r3, [pc, #648]	@ (80085c0 <USB_EPStartXfer+0x3c0>)
 8008336:	400b      	ands	r3, r1
 8008338:	69b9      	ldr	r1, [r7, #24]
 800833a:	0148      	lsls	r0, r1, #5
 800833c:	69f9      	ldr	r1, [r7, #28]
 800833e:	4401      	add	r1, r0
 8008340:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008344:	4313      	orrs	r3, r2
 8008346:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008348:	69bb      	ldr	r3, [r7, #24]
 800834a:	015a      	lsls	r2, r3, #5
 800834c:	69fb      	ldr	r3, [r7, #28]
 800834e:	4413      	add	r3, r2
 8008350:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008354:	691a      	ldr	r2, [r3, #16]
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	691b      	ldr	r3, [r3, #16]
 800835a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800835e:	69b9      	ldr	r1, [r7, #24]
 8008360:	0148      	lsls	r0, r1, #5
 8008362:	69f9      	ldr	r1, [r7, #28]
 8008364:	4401      	add	r1, r0
 8008366:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800836a:	4313      	orrs	r3, r2
 800836c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	791b      	ldrb	r3, [r3, #4]
 8008372:	2b01      	cmp	r3, #1
 8008374:	d11f      	bne.n	80083b6 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008376:	69bb      	ldr	r3, [r7, #24]
 8008378:	015a      	lsls	r2, r3, #5
 800837a:	69fb      	ldr	r3, [r7, #28]
 800837c:	4413      	add	r3, r2
 800837e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008382:	691b      	ldr	r3, [r3, #16]
 8008384:	69ba      	ldr	r2, [r7, #24]
 8008386:	0151      	lsls	r1, r2, #5
 8008388:	69fa      	ldr	r2, [r7, #28]
 800838a:	440a      	add	r2, r1
 800838c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008390:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008394:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008396:	69bb      	ldr	r3, [r7, #24]
 8008398:	015a      	lsls	r2, r3, #5
 800839a:	69fb      	ldr	r3, [r7, #28]
 800839c:	4413      	add	r3, r2
 800839e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083a2:	691b      	ldr	r3, [r3, #16]
 80083a4:	69ba      	ldr	r2, [r7, #24]
 80083a6:	0151      	lsls	r1, r2, #5
 80083a8:	69fa      	ldr	r2, [r7, #28]
 80083aa:	440a      	add	r2, r1
 80083ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80083b0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80083b4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80083b6:	79fb      	ldrb	r3, [r7, #7]
 80083b8:	2b01      	cmp	r3, #1
 80083ba:	d14b      	bne.n	8008454 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	69db      	ldr	r3, [r3, #28]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d009      	beq.n	80083d8 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80083c4:	69bb      	ldr	r3, [r7, #24]
 80083c6:	015a      	lsls	r2, r3, #5
 80083c8:	69fb      	ldr	r3, [r7, #28]
 80083ca:	4413      	add	r3, r2
 80083cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083d0:	461a      	mov	r2, r3
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	69db      	ldr	r3, [r3, #28]
 80083d6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	791b      	ldrb	r3, [r3, #4]
 80083dc:	2b01      	cmp	r3, #1
 80083de:	d128      	bne.n	8008432 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80083e0:	69fb      	ldr	r3, [r7, #28]
 80083e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083e6:	689b      	ldr	r3, [r3, #8]
 80083e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d110      	bne.n	8008412 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80083f0:	69bb      	ldr	r3, [r7, #24]
 80083f2:	015a      	lsls	r2, r3, #5
 80083f4:	69fb      	ldr	r3, [r7, #28]
 80083f6:	4413      	add	r3, r2
 80083f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	69ba      	ldr	r2, [r7, #24]
 8008400:	0151      	lsls	r1, r2, #5
 8008402:	69fa      	ldr	r2, [r7, #28]
 8008404:	440a      	add	r2, r1
 8008406:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800840a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800840e:	6013      	str	r3, [r2, #0]
 8008410:	e00f      	b.n	8008432 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008412:	69bb      	ldr	r3, [r7, #24]
 8008414:	015a      	lsls	r2, r3, #5
 8008416:	69fb      	ldr	r3, [r7, #28]
 8008418:	4413      	add	r3, r2
 800841a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	69ba      	ldr	r2, [r7, #24]
 8008422:	0151      	lsls	r1, r2, #5
 8008424:	69fa      	ldr	r2, [r7, #28]
 8008426:	440a      	add	r2, r1
 8008428:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800842c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008430:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008432:	69bb      	ldr	r3, [r7, #24]
 8008434:	015a      	lsls	r2, r3, #5
 8008436:	69fb      	ldr	r3, [r7, #28]
 8008438:	4413      	add	r3, r2
 800843a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	69ba      	ldr	r2, [r7, #24]
 8008442:	0151      	lsls	r1, r2, #5
 8008444:	69fa      	ldr	r2, [r7, #28]
 8008446:	440a      	add	r2, r1
 8008448:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800844c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008450:	6013      	str	r3, [r2, #0]
 8008452:	e165      	b.n	8008720 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008454:	69bb      	ldr	r3, [r7, #24]
 8008456:	015a      	lsls	r2, r3, #5
 8008458:	69fb      	ldr	r3, [r7, #28]
 800845a:	4413      	add	r3, r2
 800845c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	69ba      	ldr	r2, [r7, #24]
 8008464:	0151      	lsls	r1, r2, #5
 8008466:	69fa      	ldr	r2, [r7, #28]
 8008468:	440a      	add	r2, r1
 800846a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800846e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008472:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	791b      	ldrb	r3, [r3, #4]
 8008478:	2b01      	cmp	r3, #1
 800847a:	d015      	beq.n	80084a8 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	691b      	ldr	r3, [r3, #16]
 8008480:	2b00      	cmp	r3, #0
 8008482:	f000 814d 	beq.w	8008720 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008486:	69fb      	ldr	r3, [r7, #28]
 8008488:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800848c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	781b      	ldrb	r3, [r3, #0]
 8008492:	f003 030f 	and.w	r3, r3, #15
 8008496:	2101      	movs	r1, #1
 8008498:	fa01 f303 	lsl.w	r3, r1, r3
 800849c:	69f9      	ldr	r1, [r7, #28]
 800849e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80084a2:	4313      	orrs	r3, r2
 80084a4:	634b      	str	r3, [r1, #52]	@ 0x34
 80084a6:	e13b      	b.n	8008720 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80084a8:	69fb      	ldr	r3, [r7, #28]
 80084aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d110      	bne.n	80084da <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80084b8:	69bb      	ldr	r3, [r7, #24]
 80084ba:	015a      	lsls	r2, r3, #5
 80084bc:	69fb      	ldr	r3, [r7, #28]
 80084be:	4413      	add	r3, r2
 80084c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	69ba      	ldr	r2, [r7, #24]
 80084c8:	0151      	lsls	r1, r2, #5
 80084ca:	69fa      	ldr	r2, [r7, #28]
 80084cc:	440a      	add	r2, r1
 80084ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084d2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80084d6:	6013      	str	r3, [r2, #0]
 80084d8:	e00f      	b.n	80084fa <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80084da:	69bb      	ldr	r3, [r7, #24]
 80084dc:	015a      	lsls	r2, r3, #5
 80084de:	69fb      	ldr	r3, [r7, #28]
 80084e0:	4413      	add	r3, r2
 80084e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	69ba      	ldr	r2, [r7, #24]
 80084ea:	0151      	lsls	r1, r2, #5
 80084ec:	69fa      	ldr	r2, [r7, #28]
 80084ee:	440a      	add	r2, r1
 80084f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80084f8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	68d9      	ldr	r1, [r3, #12]
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	781a      	ldrb	r2, [r3, #0]
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	691b      	ldr	r3, [r3, #16]
 8008506:	b298      	uxth	r0, r3
 8008508:	79fb      	ldrb	r3, [r7, #7]
 800850a:	9300      	str	r3, [sp, #0]
 800850c:	4603      	mov	r3, r0
 800850e:	68f8      	ldr	r0, [r7, #12]
 8008510:	f000 f9b8 	bl	8008884 <USB_WritePacket>
 8008514:	e104      	b.n	8008720 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008516:	69bb      	ldr	r3, [r7, #24]
 8008518:	015a      	lsls	r2, r3, #5
 800851a:	69fb      	ldr	r3, [r7, #28]
 800851c:	4413      	add	r3, r2
 800851e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008522:	691b      	ldr	r3, [r3, #16]
 8008524:	69ba      	ldr	r2, [r7, #24]
 8008526:	0151      	lsls	r1, r2, #5
 8008528:	69fa      	ldr	r2, [r7, #28]
 800852a:	440a      	add	r2, r1
 800852c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008530:	0cdb      	lsrs	r3, r3, #19
 8008532:	04db      	lsls	r3, r3, #19
 8008534:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008536:	69bb      	ldr	r3, [r7, #24]
 8008538:	015a      	lsls	r2, r3, #5
 800853a:	69fb      	ldr	r3, [r7, #28]
 800853c:	4413      	add	r3, r2
 800853e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008542:	691b      	ldr	r3, [r3, #16]
 8008544:	69ba      	ldr	r2, [r7, #24]
 8008546:	0151      	lsls	r1, r2, #5
 8008548:	69fa      	ldr	r2, [r7, #28]
 800854a:	440a      	add	r2, r1
 800854c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008550:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008554:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008558:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800855a:	69bb      	ldr	r3, [r7, #24]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d131      	bne.n	80085c4 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	691b      	ldr	r3, [r3, #16]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d003      	beq.n	8008570 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	689a      	ldr	r2, [r3, #8]
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	689a      	ldr	r2, [r3, #8]
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008578:	69bb      	ldr	r3, [r7, #24]
 800857a:	015a      	lsls	r2, r3, #5
 800857c:	69fb      	ldr	r3, [r7, #28]
 800857e:	4413      	add	r3, r2
 8008580:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008584:	691a      	ldr	r2, [r3, #16]
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	6a1b      	ldr	r3, [r3, #32]
 800858a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800858e:	69b9      	ldr	r1, [r7, #24]
 8008590:	0148      	lsls	r0, r1, #5
 8008592:	69f9      	ldr	r1, [r7, #28]
 8008594:	4401      	add	r1, r0
 8008596:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800859a:	4313      	orrs	r3, r2
 800859c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800859e:	69bb      	ldr	r3, [r7, #24]
 80085a0:	015a      	lsls	r2, r3, #5
 80085a2:	69fb      	ldr	r3, [r7, #28]
 80085a4:	4413      	add	r3, r2
 80085a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085aa:	691b      	ldr	r3, [r3, #16]
 80085ac:	69ba      	ldr	r2, [r7, #24]
 80085ae:	0151      	lsls	r1, r2, #5
 80085b0:	69fa      	ldr	r2, [r7, #28]
 80085b2:	440a      	add	r2, r1
 80085b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085b8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80085bc:	6113      	str	r3, [r2, #16]
 80085be:	e061      	b.n	8008684 <USB_EPStartXfer+0x484>
 80085c0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	691b      	ldr	r3, [r3, #16]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d123      	bne.n	8008614 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80085cc:	69bb      	ldr	r3, [r7, #24]
 80085ce:	015a      	lsls	r2, r3, #5
 80085d0:	69fb      	ldr	r3, [r7, #28]
 80085d2:	4413      	add	r3, r2
 80085d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085d8:	691a      	ldr	r2, [r3, #16]
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	689b      	ldr	r3, [r3, #8]
 80085de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80085e2:	69b9      	ldr	r1, [r7, #24]
 80085e4:	0148      	lsls	r0, r1, #5
 80085e6:	69f9      	ldr	r1, [r7, #28]
 80085e8:	4401      	add	r1, r0
 80085ea:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80085ee:	4313      	orrs	r3, r2
 80085f0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80085f2:	69bb      	ldr	r3, [r7, #24]
 80085f4:	015a      	lsls	r2, r3, #5
 80085f6:	69fb      	ldr	r3, [r7, #28]
 80085f8:	4413      	add	r3, r2
 80085fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085fe:	691b      	ldr	r3, [r3, #16]
 8008600:	69ba      	ldr	r2, [r7, #24]
 8008602:	0151      	lsls	r1, r2, #5
 8008604:	69fa      	ldr	r2, [r7, #28]
 8008606:	440a      	add	r2, r1
 8008608:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800860c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008610:	6113      	str	r3, [r2, #16]
 8008612:	e037      	b.n	8008684 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	691a      	ldr	r2, [r3, #16]
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	4413      	add	r3, r2
 800861e:	1e5a      	subs	r2, r3, #1
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	689b      	ldr	r3, [r3, #8]
 8008624:	fbb2 f3f3 	udiv	r3, r2, r3
 8008628:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	689b      	ldr	r3, [r3, #8]
 800862e:	8afa      	ldrh	r2, [r7, #22]
 8008630:	fb03 f202 	mul.w	r2, r3, r2
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008638:	69bb      	ldr	r3, [r7, #24]
 800863a:	015a      	lsls	r2, r3, #5
 800863c:	69fb      	ldr	r3, [r7, #28]
 800863e:	4413      	add	r3, r2
 8008640:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008644:	691a      	ldr	r2, [r3, #16]
 8008646:	8afb      	ldrh	r3, [r7, #22]
 8008648:	04d9      	lsls	r1, r3, #19
 800864a:	4b38      	ldr	r3, [pc, #224]	@ (800872c <USB_EPStartXfer+0x52c>)
 800864c:	400b      	ands	r3, r1
 800864e:	69b9      	ldr	r1, [r7, #24]
 8008650:	0148      	lsls	r0, r1, #5
 8008652:	69f9      	ldr	r1, [r7, #28]
 8008654:	4401      	add	r1, r0
 8008656:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800865a:	4313      	orrs	r3, r2
 800865c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800865e:	69bb      	ldr	r3, [r7, #24]
 8008660:	015a      	lsls	r2, r3, #5
 8008662:	69fb      	ldr	r3, [r7, #28]
 8008664:	4413      	add	r3, r2
 8008666:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800866a:	691a      	ldr	r2, [r3, #16]
 800866c:	68bb      	ldr	r3, [r7, #8]
 800866e:	6a1b      	ldr	r3, [r3, #32]
 8008670:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008674:	69b9      	ldr	r1, [r7, #24]
 8008676:	0148      	lsls	r0, r1, #5
 8008678:	69f9      	ldr	r1, [r7, #28]
 800867a:	4401      	add	r1, r0
 800867c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008680:	4313      	orrs	r3, r2
 8008682:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008684:	79fb      	ldrb	r3, [r7, #7]
 8008686:	2b01      	cmp	r3, #1
 8008688:	d10d      	bne.n	80086a6 <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	68db      	ldr	r3, [r3, #12]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d009      	beq.n	80086a6 <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008692:	68bb      	ldr	r3, [r7, #8]
 8008694:	68d9      	ldr	r1, [r3, #12]
 8008696:	69bb      	ldr	r3, [r7, #24]
 8008698:	015a      	lsls	r2, r3, #5
 800869a:	69fb      	ldr	r3, [r7, #28]
 800869c:	4413      	add	r3, r2
 800869e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086a2:	460a      	mov	r2, r1
 80086a4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	791b      	ldrb	r3, [r3, #4]
 80086aa:	2b01      	cmp	r3, #1
 80086ac:	d128      	bne.n	8008700 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80086ae:	69fb      	ldr	r3, [r7, #28]
 80086b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086b4:	689b      	ldr	r3, [r3, #8]
 80086b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d110      	bne.n	80086e0 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80086be:	69bb      	ldr	r3, [r7, #24]
 80086c0:	015a      	lsls	r2, r3, #5
 80086c2:	69fb      	ldr	r3, [r7, #28]
 80086c4:	4413      	add	r3, r2
 80086c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	69ba      	ldr	r2, [r7, #24]
 80086ce:	0151      	lsls	r1, r2, #5
 80086d0:	69fa      	ldr	r2, [r7, #28]
 80086d2:	440a      	add	r2, r1
 80086d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086d8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80086dc:	6013      	str	r3, [r2, #0]
 80086de:	e00f      	b.n	8008700 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80086e0:	69bb      	ldr	r3, [r7, #24]
 80086e2:	015a      	lsls	r2, r3, #5
 80086e4:	69fb      	ldr	r3, [r7, #28]
 80086e6:	4413      	add	r3, r2
 80086e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	69ba      	ldr	r2, [r7, #24]
 80086f0:	0151      	lsls	r1, r2, #5
 80086f2:	69fa      	ldr	r2, [r7, #28]
 80086f4:	440a      	add	r2, r1
 80086f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80086fe:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008700:	69bb      	ldr	r3, [r7, #24]
 8008702:	015a      	lsls	r2, r3, #5
 8008704:	69fb      	ldr	r3, [r7, #28]
 8008706:	4413      	add	r3, r2
 8008708:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	69ba      	ldr	r2, [r7, #24]
 8008710:	0151      	lsls	r1, r2, #5
 8008712:	69fa      	ldr	r2, [r7, #28]
 8008714:	440a      	add	r2, r1
 8008716:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800871a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800871e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008720:	2300      	movs	r3, #0
}
 8008722:	4618      	mov	r0, r3
 8008724:	3720      	adds	r7, #32
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}
 800872a:	bf00      	nop
 800872c:	1ff80000 	.word	0x1ff80000

08008730 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008730:	b480      	push	{r7}
 8008732:	b087      	sub	sp, #28
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
 8008738:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800873a:	2300      	movs	r3, #0
 800873c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800873e:	2300      	movs	r3, #0
 8008740:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	785b      	ldrb	r3, [r3, #1]
 800874a:	2b01      	cmp	r3, #1
 800874c:	d14a      	bne.n	80087e4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	781b      	ldrb	r3, [r3, #0]
 8008752:	015a      	lsls	r2, r3, #5
 8008754:	693b      	ldr	r3, [r7, #16]
 8008756:	4413      	add	r3, r2
 8008758:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008762:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008766:	f040 8086 	bne.w	8008876 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	781b      	ldrb	r3, [r3, #0]
 800876e:	015a      	lsls	r2, r3, #5
 8008770:	693b      	ldr	r3, [r7, #16]
 8008772:	4413      	add	r3, r2
 8008774:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	683a      	ldr	r2, [r7, #0]
 800877c:	7812      	ldrb	r2, [r2, #0]
 800877e:	0151      	lsls	r1, r2, #5
 8008780:	693a      	ldr	r2, [r7, #16]
 8008782:	440a      	add	r2, r1
 8008784:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008788:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800878c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	781b      	ldrb	r3, [r3, #0]
 8008792:	015a      	lsls	r2, r3, #5
 8008794:	693b      	ldr	r3, [r7, #16]
 8008796:	4413      	add	r3, r2
 8008798:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	683a      	ldr	r2, [r7, #0]
 80087a0:	7812      	ldrb	r2, [r2, #0]
 80087a2:	0151      	lsls	r1, r2, #5
 80087a4:	693a      	ldr	r2, [r7, #16]
 80087a6:	440a      	add	r2, r1
 80087a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80087b0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	3301      	adds	r3, #1
 80087b6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	f242 7210 	movw	r2, #10000	@ 0x2710
 80087be:	4293      	cmp	r3, r2
 80087c0:	d902      	bls.n	80087c8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80087c2:	2301      	movs	r3, #1
 80087c4:	75fb      	strb	r3, [r7, #23]
          break;
 80087c6:	e056      	b.n	8008876 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	781b      	ldrb	r3, [r3, #0]
 80087cc:	015a      	lsls	r2, r3, #5
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	4413      	add	r3, r2
 80087d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80087dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80087e0:	d0e7      	beq.n	80087b2 <USB_EPStopXfer+0x82>
 80087e2:	e048      	b.n	8008876 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	781b      	ldrb	r3, [r3, #0]
 80087e8:	015a      	lsls	r2, r3, #5
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	4413      	add	r3, r2
 80087ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80087f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80087fc:	d13b      	bne.n	8008876 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	781b      	ldrb	r3, [r3, #0]
 8008802:	015a      	lsls	r2, r3, #5
 8008804:	693b      	ldr	r3, [r7, #16]
 8008806:	4413      	add	r3, r2
 8008808:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	683a      	ldr	r2, [r7, #0]
 8008810:	7812      	ldrb	r2, [r2, #0]
 8008812:	0151      	lsls	r1, r2, #5
 8008814:	693a      	ldr	r2, [r7, #16]
 8008816:	440a      	add	r2, r1
 8008818:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800881c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008820:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	781b      	ldrb	r3, [r3, #0]
 8008826:	015a      	lsls	r2, r3, #5
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	4413      	add	r3, r2
 800882c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	683a      	ldr	r2, [r7, #0]
 8008834:	7812      	ldrb	r2, [r2, #0]
 8008836:	0151      	lsls	r1, r2, #5
 8008838:	693a      	ldr	r2, [r7, #16]
 800883a:	440a      	add	r2, r1
 800883c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008840:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008844:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	3301      	adds	r3, #1
 800884a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008852:	4293      	cmp	r3, r2
 8008854:	d902      	bls.n	800885c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008856:	2301      	movs	r3, #1
 8008858:	75fb      	strb	r3, [r7, #23]
          break;
 800885a:	e00c      	b.n	8008876 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	781b      	ldrb	r3, [r3, #0]
 8008860:	015a      	lsls	r2, r3, #5
 8008862:	693b      	ldr	r3, [r7, #16]
 8008864:	4413      	add	r3, r2
 8008866:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008870:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008874:	d0e7      	beq.n	8008846 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008876:	7dfb      	ldrb	r3, [r7, #23]
}
 8008878:	4618      	mov	r0, r3
 800887a:	371c      	adds	r7, #28
 800887c:	46bd      	mov	sp, r7
 800887e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008882:	4770      	bx	lr

08008884 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008884:	b480      	push	{r7}
 8008886:	b089      	sub	sp, #36	@ 0x24
 8008888:	af00      	add	r7, sp, #0
 800888a:	60f8      	str	r0, [r7, #12]
 800888c:	60b9      	str	r1, [r7, #8]
 800888e:	4611      	mov	r1, r2
 8008890:	461a      	mov	r2, r3
 8008892:	460b      	mov	r3, r1
 8008894:	71fb      	strb	r3, [r7, #7]
 8008896:	4613      	mov	r3, r2
 8008898:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80088a2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d123      	bne.n	80088f2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80088aa:	88bb      	ldrh	r3, [r7, #4]
 80088ac:	3303      	adds	r3, #3
 80088ae:	089b      	lsrs	r3, r3, #2
 80088b0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80088b2:	2300      	movs	r3, #0
 80088b4:	61bb      	str	r3, [r7, #24]
 80088b6:	e018      	b.n	80088ea <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80088b8:	79fb      	ldrb	r3, [r7, #7]
 80088ba:	031a      	lsls	r2, r3, #12
 80088bc:	697b      	ldr	r3, [r7, #20]
 80088be:	4413      	add	r3, r2
 80088c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80088c4:	461a      	mov	r2, r3
 80088c6:	69fb      	ldr	r3, [r7, #28]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	6013      	str	r3, [r2, #0]
      pSrc++;
 80088cc:	69fb      	ldr	r3, [r7, #28]
 80088ce:	3301      	adds	r3, #1
 80088d0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80088d2:	69fb      	ldr	r3, [r7, #28]
 80088d4:	3301      	adds	r3, #1
 80088d6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80088d8:	69fb      	ldr	r3, [r7, #28]
 80088da:	3301      	adds	r3, #1
 80088dc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80088de:	69fb      	ldr	r3, [r7, #28]
 80088e0:	3301      	adds	r3, #1
 80088e2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80088e4:	69bb      	ldr	r3, [r7, #24]
 80088e6:	3301      	adds	r3, #1
 80088e8:	61bb      	str	r3, [r7, #24]
 80088ea:	69ba      	ldr	r2, [r7, #24]
 80088ec:	693b      	ldr	r3, [r7, #16]
 80088ee:	429a      	cmp	r2, r3
 80088f0:	d3e2      	bcc.n	80088b8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80088f2:	2300      	movs	r3, #0
}
 80088f4:	4618      	mov	r0, r3
 80088f6:	3724      	adds	r7, #36	@ 0x24
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr

08008900 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008900:	b480      	push	{r7}
 8008902:	b08b      	sub	sp, #44	@ 0x2c
 8008904:	af00      	add	r7, sp, #0
 8008906:	60f8      	str	r0, [r7, #12]
 8008908:	60b9      	str	r1, [r7, #8]
 800890a:	4613      	mov	r3, r2
 800890c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008916:	88fb      	ldrh	r3, [r7, #6]
 8008918:	089b      	lsrs	r3, r3, #2
 800891a:	b29b      	uxth	r3, r3
 800891c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800891e:	88fb      	ldrh	r3, [r7, #6]
 8008920:	f003 0303 	and.w	r3, r3, #3
 8008924:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008926:	2300      	movs	r3, #0
 8008928:	623b      	str	r3, [r7, #32]
 800892a:	e014      	b.n	8008956 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800892c:	69bb      	ldr	r3, [r7, #24]
 800892e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008932:	681a      	ldr	r2, [r3, #0]
 8008934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008936:	601a      	str	r2, [r3, #0]
    pDest++;
 8008938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800893a:	3301      	adds	r3, #1
 800893c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800893e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008940:	3301      	adds	r3, #1
 8008942:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008946:	3301      	adds	r3, #1
 8008948:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800894a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800894c:	3301      	adds	r3, #1
 800894e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008950:	6a3b      	ldr	r3, [r7, #32]
 8008952:	3301      	adds	r3, #1
 8008954:	623b      	str	r3, [r7, #32]
 8008956:	6a3a      	ldr	r2, [r7, #32]
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	429a      	cmp	r2, r3
 800895c:	d3e6      	bcc.n	800892c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800895e:	8bfb      	ldrh	r3, [r7, #30]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d01e      	beq.n	80089a2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008964:	2300      	movs	r3, #0
 8008966:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008968:	69bb      	ldr	r3, [r7, #24]
 800896a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800896e:	461a      	mov	r2, r3
 8008970:	f107 0310 	add.w	r3, r7, #16
 8008974:	6812      	ldr	r2, [r2, #0]
 8008976:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008978:	693a      	ldr	r2, [r7, #16]
 800897a:	6a3b      	ldr	r3, [r7, #32]
 800897c:	b2db      	uxtb	r3, r3
 800897e:	00db      	lsls	r3, r3, #3
 8008980:	fa22 f303 	lsr.w	r3, r2, r3
 8008984:	b2da      	uxtb	r2, r3
 8008986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008988:	701a      	strb	r2, [r3, #0]
      i++;
 800898a:	6a3b      	ldr	r3, [r7, #32]
 800898c:	3301      	adds	r3, #1
 800898e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008992:	3301      	adds	r3, #1
 8008994:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008996:	8bfb      	ldrh	r3, [r7, #30]
 8008998:	3b01      	subs	r3, #1
 800899a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800899c:	8bfb      	ldrh	r3, [r7, #30]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d1ea      	bne.n	8008978 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80089a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80089a4:	4618      	mov	r0, r3
 80089a6:	372c      	adds	r7, #44	@ 0x2c
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr

080089b0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80089b0:	b480      	push	{r7}
 80089b2:	b085      	sub	sp, #20
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
 80089b8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	781b      	ldrb	r3, [r3, #0]
 80089c2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80089c4:	683b      	ldr	r3, [r7, #0]
 80089c6:	785b      	ldrb	r3, [r3, #1]
 80089c8:	2b01      	cmp	r3, #1
 80089ca:	d12c      	bne.n	8008a26 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	015a      	lsls	r2, r3, #5
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	4413      	add	r3, r2
 80089d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	db12      	blt.n	8008a04 <USB_EPSetStall+0x54>
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d00f      	beq.n	8008a04 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	015a      	lsls	r2, r3, #5
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	4413      	add	r3, r2
 80089ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	68ba      	ldr	r2, [r7, #8]
 80089f4:	0151      	lsls	r1, r2, #5
 80089f6:	68fa      	ldr	r2, [r7, #12]
 80089f8:	440a      	add	r2, r1
 80089fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089fe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008a02:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	015a      	lsls	r2, r3, #5
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	4413      	add	r3, r2
 8008a0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	68ba      	ldr	r2, [r7, #8]
 8008a14:	0151      	lsls	r1, r2, #5
 8008a16:	68fa      	ldr	r2, [r7, #12]
 8008a18:	440a      	add	r2, r1
 8008a1a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a1e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008a22:	6013      	str	r3, [r2, #0]
 8008a24:	e02b      	b.n	8008a7e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008a26:	68bb      	ldr	r3, [r7, #8]
 8008a28:	015a      	lsls	r2, r3, #5
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	4413      	add	r3, r2
 8008a2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	db12      	blt.n	8008a5e <USB_EPSetStall+0xae>
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d00f      	beq.n	8008a5e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	015a      	lsls	r2, r3, #5
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	4413      	add	r3, r2
 8008a46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	68ba      	ldr	r2, [r7, #8]
 8008a4e:	0151      	lsls	r1, r2, #5
 8008a50:	68fa      	ldr	r2, [r7, #12]
 8008a52:	440a      	add	r2, r1
 8008a54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a58:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008a5c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	015a      	lsls	r2, r3, #5
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	4413      	add	r3, r2
 8008a66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	68ba      	ldr	r2, [r7, #8]
 8008a6e:	0151      	lsls	r1, r2, #5
 8008a70:	68fa      	ldr	r2, [r7, #12]
 8008a72:	440a      	add	r2, r1
 8008a74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a78:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008a7c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008a7e:	2300      	movs	r3, #0
}
 8008a80:	4618      	mov	r0, r3
 8008a82:	3714      	adds	r7, #20
 8008a84:	46bd      	mov	sp, r7
 8008a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8a:	4770      	bx	lr

08008a8c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b085      	sub	sp, #20
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	781b      	ldrb	r3, [r3, #0]
 8008a9e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	785b      	ldrb	r3, [r3, #1]
 8008aa4:	2b01      	cmp	r3, #1
 8008aa6:	d128      	bne.n	8008afa <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	015a      	lsls	r2, r3, #5
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	4413      	add	r3, r2
 8008ab0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	68ba      	ldr	r2, [r7, #8]
 8008ab8:	0151      	lsls	r1, r2, #5
 8008aba:	68fa      	ldr	r2, [r7, #12]
 8008abc:	440a      	add	r2, r1
 8008abe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ac2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008ac6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	791b      	ldrb	r3, [r3, #4]
 8008acc:	2b03      	cmp	r3, #3
 8008ace:	d003      	beq.n	8008ad8 <USB_EPClearStall+0x4c>
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	791b      	ldrb	r3, [r3, #4]
 8008ad4:	2b02      	cmp	r3, #2
 8008ad6:	d138      	bne.n	8008b4a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	015a      	lsls	r2, r3, #5
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	4413      	add	r3, r2
 8008ae0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	68ba      	ldr	r2, [r7, #8]
 8008ae8:	0151      	lsls	r1, r2, #5
 8008aea:	68fa      	ldr	r2, [r7, #12]
 8008aec:	440a      	add	r2, r1
 8008aee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008af2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008af6:	6013      	str	r3, [r2, #0]
 8008af8:	e027      	b.n	8008b4a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	015a      	lsls	r2, r3, #5
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	4413      	add	r3, r2
 8008b02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	68ba      	ldr	r2, [r7, #8]
 8008b0a:	0151      	lsls	r1, r2, #5
 8008b0c:	68fa      	ldr	r2, [r7, #12]
 8008b0e:	440a      	add	r2, r1
 8008b10:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b14:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008b18:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	791b      	ldrb	r3, [r3, #4]
 8008b1e:	2b03      	cmp	r3, #3
 8008b20:	d003      	beq.n	8008b2a <USB_EPClearStall+0x9e>
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	791b      	ldrb	r3, [r3, #4]
 8008b26:	2b02      	cmp	r3, #2
 8008b28:	d10f      	bne.n	8008b4a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	015a      	lsls	r2, r3, #5
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	4413      	add	r3, r2
 8008b32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	68ba      	ldr	r2, [r7, #8]
 8008b3a:	0151      	lsls	r1, r2, #5
 8008b3c:	68fa      	ldr	r2, [r7, #12]
 8008b3e:	440a      	add	r2, r1
 8008b40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b48:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008b4a:	2300      	movs	r3, #0
}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	3714      	adds	r7, #20
 8008b50:	46bd      	mov	sp, r7
 8008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b56:	4770      	bx	lr

08008b58 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b085      	sub	sp, #20
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
 8008b60:	460b      	mov	r3, r1
 8008b62:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	68fa      	ldr	r2, [r7, #12]
 8008b72:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008b76:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008b7a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b82:	681a      	ldr	r2, [r3, #0]
 8008b84:	78fb      	ldrb	r3, [r7, #3]
 8008b86:	011b      	lsls	r3, r3, #4
 8008b88:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008b8c:	68f9      	ldr	r1, [r7, #12]
 8008b8e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008b92:	4313      	orrs	r3, r2
 8008b94:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008b96:	2300      	movs	r3, #0
}
 8008b98:	4618      	mov	r0, r3
 8008b9a:	3714      	adds	r7, #20
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba2:	4770      	bx	lr

08008ba4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b085      	sub	sp, #20
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	68fa      	ldr	r2, [r7, #12]
 8008bba:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008bbe:	f023 0303 	bic.w	r3, r3, #3
 8008bc2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008bca:	685b      	ldr	r3, [r3, #4]
 8008bcc:	68fa      	ldr	r2, [r7, #12]
 8008bce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008bd2:	f023 0302 	bic.w	r3, r3, #2
 8008bd6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008bd8:	2300      	movs	r3, #0
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3714      	adds	r7, #20
 8008bde:	46bd      	mov	sp, r7
 8008be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be4:	4770      	bx	lr

08008be6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008be6:	b480      	push	{r7}
 8008be8:	b085      	sub	sp, #20
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	68fa      	ldr	r2, [r7, #12]
 8008bfc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008c00:	f023 0303 	bic.w	r3, r3, #3
 8008c04:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	68fa      	ldr	r2, [r7, #12]
 8008c10:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008c14:	f043 0302 	orr.w	r3, r3, #2
 8008c18:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008c1a:	2300      	movs	r3, #0
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	3714      	adds	r7, #20
 8008c20:	46bd      	mov	sp, r7
 8008c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c26:	4770      	bx	lr

08008c28 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b085      	sub	sp, #20
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	695b      	ldr	r3, [r3, #20]
 8008c34:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	699b      	ldr	r3, [r3, #24]
 8008c3a:	68fa      	ldr	r2, [r7, #12]
 8008c3c:	4013      	ands	r3, r2
 8008c3e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008c40:	68fb      	ldr	r3, [r7, #12]
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3714      	adds	r7, #20
 8008c46:	46bd      	mov	sp, r7
 8008c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4c:	4770      	bx	lr

08008c4e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008c4e:	b480      	push	{r7}
 8008c50:	b085      	sub	sp, #20
 8008c52:	af00      	add	r7, sp, #0
 8008c54:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c60:	699b      	ldr	r3, [r3, #24]
 8008c62:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c6a:	69db      	ldr	r3, [r3, #28]
 8008c6c:	68ba      	ldr	r2, [r7, #8]
 8008c6e:	4013      	ands	r3, r2
 8008c70:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	0c1b      	lsrs	r3, r3, #16
}
 8008c76:	4618      	mov	r0, r3
 8008c78:	3714      	adds	r7, #20
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c80:	4770      	bx	lr

08008c82 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008c82:	b480      	push	{r7}
 8008c84:	b085      	sub	sp, #20
 8008c86:	af00      	add	r7, sp, #0
 8008c88:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c94:	699b      	ldr	r3, [r3, #24]
 8008c96:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c9e:	69db      	ldr	r3, [r3, #28]
 8008ca0:	68ba      	ldr	r2, [r7, #8]
 8008ca2:	4013      	ands	r3, r2
 8008ca4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	b29b      	uxth	r3, r3
}
 8008caa:	4618      	mov	r0, r3
 8008cac:	3714      	adds	r7, #20
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb4:	4770      	bx	lr

08008cb6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008cb6:	b480      	push	{r7}
 8008cb8:	b085      	sub	sp, #20
 8008cba:	af00      	add	r7, sp, #0
 8008cbc:	6078      	str	r0, [r7, #4]
 8008cbe:	460b      	mov	r3, r1
 8008cc0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008cc6:	78fb      	ldrb	r3, [r7, #3]
 8008cc8:	015a      	lsls	r2, r3, #5
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	4413      	add	r3, r2
 8008cce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cd2:	689b      	ldr	r3, [r3, #8]
 8008cd4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008cdc:	695b      	ldr	r3, [r3, #20]
 8008cde:	68ba      	ldr	r2, [r7, #8]
 8008ce0:	4013      	ands	r3, r2
 8008ce2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008ce4:	68bb      	ldr	r3, [r7, #8]
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	3714      	adds	r7, #20
 8008cea:	46bd      	mov	sp, r7
 8008cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf0:	4770      	bx	lr

08008cf2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008cf2:	b480      	push	{r7}
 8008cf4:	b087      	sub	sp, #28
 8008cf6:	af00      	add	r7, sp, #0
 8008cf8:	6078      	str	r0, [r7, #4]
 8008cfa:	460b      	mov	r3, r1
 8008cfc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d08:	691b      	ldr	r3, [r3, #16]
 8008d0a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d14:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008d16:	78fb      	ldrb	r3, [r7, #3]
 8008d18:	f003 030f 	and.w	r3, r3, #15
 8008d1c:	68fa      	ldr	r2, [r7, #12]
 8008d1e:	fa22 f303 	lsr.w	r3, r2, r3
 8008d22:	01db      	lsls	r3, r3, #7
 8008d24:	b2db      	uxtb	r3, r3
 8008d26:	693a      	ldr	r2, [r7, #16]
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008d2c:	78fb      	ldrb	r3, [r7, #3]
 8008d2e:	015a      	lsls	r2, r3, #5
 8008d30:	697b      	ldr	r3, [r7, #20]
 8008d32:	4413      	add	r3, r2
 8008d34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d38:	689b      	ldr	r3, [r3, #8]
 8008d3a:	693a      	ldr	r2, [r7, #16]
 8008d3c:	4013      	ands	r3, r2
 8008d3e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008d40:	68bb      	ldr	r3, [r7, #8]
}
 8008d42:	4618      	mov	r0, r3
 8008d44:	371c      	adds	r7, #28
 8008d46:	46bd      	mov	sp, r7
 8008d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4c:	4770      	bx	lr

08008d4e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008d4e:	b480      	push	{r7}
 8008d50:	b083      	sub	sp, #12
 8008d52:	af00      	add	r7, sp, #0
 8008d54:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	695b      	ldr	r3, [r3, #20]
 8008d5a:	f003 0301 	and.w	r3, r3, #1
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	370c      	adds	r7, #12
 8008d62:	46bd      	mov	sp, r7
 8008d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d68:	4770      	bx	lr

08008d6a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008d6a:	b480      	push	{r7}
 8008d6c:	b085      	sub	sp, #20
 8008d6e:	af00      	add	r7, sp, #0
 8008d70:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	68fa      	ldr	r2, [r7, #12]
 8008d80:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d84:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008d88:	f023 0307 	bic.w	r3, r3, #7
 8008d8c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	68fa      	ldr	r2, [r7, #12]
 8008d98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008d9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008da0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008da2:	2300      	movs	r3, #0
}
 8008da4:	4618      	mov	r0, r3
 8008da6:	3714      	adds	r7, #20
 8008da8:	46bd      	mov	sp, r7
 8008daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dae:	4770      	bx	lr

08008db0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008db0:	b480      	push	{r7}
 8008db2:	b087      	sub	sp, #28
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	60f8      	str	r0, [r7, #12]
 8008db8:	460b      	mov	r3, r1
 8008dba:	607a      	str	r2, [r7, #4]
 8008dbc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	333c      	adds	r3, #60	@ 0x3c
 8008dc6:	3304      	adds	r3, #4
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	4a26      	ldr	r2, [pc, #152]	@ (8008e68 <USB_EP0_OutStart+0xb8>)
 8008dd0:	4293      	cmp	r3, r2
 8008dd2:	d90a      	bls.n	8008dea <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008dd4:	697b      	ldr	r3, [r7, #20]
 8008dd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008de0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008de4:	d101      	bne.n	8008dea <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008de6:	2300      	movs	r3, #0
 8008de8:	e037      	b.n	8008e5a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008dea:	697b      	ldr	r3, [r7, #20]
 8008dec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008df0:	461a      	mov	r2, r3
 8008df2:	2300      	movs	r3, #0
 8008df4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008df6:	697b      	ldr	r3, [r7, #20]
 8008df8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dfc:	691b      	ldr	r3, [r3, #16]
 8008dfe:	697a      	ldr	r2, [r7, #20]
 8008e00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e04:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008e08:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008e0a:	697b      	ldr	r3, [r7, #20]
 8008e0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e10:	691b      	ldr	r3, [r3, #16]
 8008e12:	697a      	ldr	r2, [r7, #20]
 8008e14:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e18:	f043 0318 	orr.w	r3, r3, #24
 8008e1c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008e1e:	697b      	ldr	r3, [r7, #20]
 8008e20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e24:	691b      	ldr	r3, [r3, #16]
 8008e26:	697a      	ldr	r2, [r7, #20]
 8008e28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e2c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008e30:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008e32:	7afb      	ldrb	r3, [r7, #11]
 8008e34:	2b01      	cmp	r3, #1
 8008e36:	d10f      	bne.n	8008e58 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008e38:	697b      	ldr	r3, [r7, #20]
 8008e3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e3e:	461a      	mov	r2, r3
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008e44:	697b      	ldr	r3, [r7, #20]
 8008e46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	697a      	ldr	r2, [r7, #20]
 8008e4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e52:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008e56:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008e58:	2300      	movs	r3, #0
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	371c      	adds	r7, #28
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e64:	4770      	bx	lr
 8008e66:	bf00      	nop
 8008e68:	4f54300a 	.word	0x4f54300a

08008e6c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b085      	sub	sp, #20
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008e74:	2300      	movs	r3, #0
 8008e76:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	3301      	adds	r3, #1
 8008e7c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008e84:	d901      	bls.n	8008e8a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008e86:	2303      	movs	r3, #3
 8008e88:	e01b      	b.n	8008ec2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	691b      	ldr	r3, [r3, #16]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	daf2      	bge.n	8008e78 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008e92:	2300      	movs	r3, #0
 8008e94:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	691b      	ldr	r3, [r3, #16]
 8008e9a:	f043 0201 	orr.w	r2, r3, #1
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	3301      	adds	r3, #1
 8008ea6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008eae:	d901      	bls.n	8008eb4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008eb0:	2303      	movs	r3, #3
 8008eb2:	e006      	b.n	8008ec2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	691b      	ldr	r3, [r3, #16]
 8008eb8:	f003 0301 	and.w	r3, r3, #1
 8008ebc:	2b01      	cmp	r3, #1
 8008ebe:	d0f0      	beq.n	8008ea2 <USB_CoreReset+0x36>

  return HAL_OK;
 8008ec0:	2300      	movs	r3, #0
}
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	3714      	adds	r7, #20
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ecc:	4770      	bx	lr
	...

08008ed0 <USBD_CUSTOM_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b084      	sub	sp, #16
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
 8008ed8:	460b      	mov	r3, r1
 8008eda:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 8008edc:	2024      	movs	r0, #36	@ 0x24
 8008ede:	f002 fa8b 	bl	800b3f8 <USBD_static_malloc>
 8008ee2:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d109      	bne.n	8008efe <USBD_CUSTOM_HID_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	32b0      	adds	r2, #176	@ 0xb0
 8008ef4:	2100      	movs	r1, #0
 8008ef6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008efa:	2302      	movs	r3, #2
 8008efc:	e08b      	b.n	8009016 <USBD_CUSTOM_HID_Init+0x146>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	32b0      	adds	r2, #176	@ 0xb0
 8008f08:	68f9      	ldr	r1, [r7, #12]
 8008f0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	32b0      	adds	r2, #176	@ 0xb0
 8008f18:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  CUSTOMHIDInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
  CUSTOMHIDOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	7c1b      	ldrb	r3, [r3, #16]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d11b      	bne.n	8008f62 <USBD_CUSTOM_HID_Init+0x92>
  {
    pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 8008f2a:	4b3d      	ldr	r3, [pc, #244]	@ (8009020 <USBD_CUSTOM_HID_Init+0x150>)
 8008f2c:	781b      	ldrb	r3, [r3, #0]
 8008f2e:	f003 020f 	and.w	r2, r3, #15
 8008f32:	6879      	ldr	r1, [r7, #4]
 8008f34:	4613      	mov	r3, r2
 8008f36:	009b      	lsls	r3, r3, #2
 8008f38:	4413      	add	r3, r2
 8008f3a:	009b      	lsls	r3, r3, #2
 8008f3c:	440b      	add	r3, r1
 8008f3e:	3326      	adds	r3, #38	@ 0x26
 8008f40:	2205      	movs	r2, #5
 8008f42:	801a      	strh	r2, [r3, #0]
    pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 8008f44:	4b37      	ldr	r3, [pc, #220]	@ (8009024 <USBD_CUSTOM_HID_Init+0x154>)
 8008f46:	781b      	ldrb	r3, [r3, #0]
 8008f48:	f003 020f 	and.w	r2, r3, #15
 8008f4c:	6879      	ldr	r1, [r7, #4]
 8008f4e:	4613      	mov	r3, r2
 8008f50:	009b      	lsls	r3, r3, #2
 8008f52:	4413      	add	r3, r2
 8008f54:	009b      	lsls	r3, r3, #2
 8008f56:	440b      	add	r3, r1
 8008f58:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 8008f5c:	2205      	movs	r2, #5
 8008f5e:	801a      	strh	r2, [r3, #0]
 8008f60:	e01a      	b.n	8008f98 <USBD_CUSTOM_HID_Init+0xc8>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 8008f62:	4b2f      	ldr	r3, [pc, #188]	@ (8009020 <USBD_CUSTOM_HID_Init+0x150>)
 8008f64:	781b      	ldrb	r3, [r3, #0]
 8008f66:	f003 020f 	and.w	r2, r3, #15
 8008f6a:	6879      	ldr	r1, [r7, #4]
 8008f6c:	4613      	mov	r3, r2
 8008f6e:	009b      	lsls	r3, r3, #2
 8008f70:	4413      	add	r3, r2
 8008f72:	009b      	lsls	r3, r3, #2
 8008f74:	440b      	add	r3, r1
 8008f76:	3326      	adds	r3, #38	@ 0x26
 8008f78:	2205      	movs	r2, #5
 8008f7a:	801a      	strh	r2, [r3, #0]
    pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 8008f7c:	4b29      	ldr	r3, [pc, #164]	@ (8009024 <USBD_CUSTOM_HID_Init+0x154>)
 8008f7e:	781b      	ldrb	r3, [r3, #0]
 8008f80:	f003 020f 	and.w	r2, r3, #15
 8008f84:	6879      	ldr	r1, [r7, #4]
 8008f86:	4613      	mov	r3, r2
 8008f88:	009b      	lsls	r3, r3, #2
 8008f8a:	4413      	add	r3, r2
 8008f8c:	009b      	lsls	r3, r3, #2
 8008f8e:	440b      	add	r3, r1
 8008f90:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 8008f94:	2205      	movs	r2, #5
 8008f96:	801a      	strh	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, CUSTOMHIDInEpAdd, USBD_EP_TYPE_INTR,
 8008f98:	4b21      	ldr	r3, [pc, #132]	@ (8009020 <USBD_CUSTOM_HID_Init+0x150>)
 8008f9a:	7819      	ldrb	r1, [r3, #0]
 8008f9c:	2302      	movs	r3, #2
 8008f9e:	2203      	movs	r2, #3
 8008fa0:	6878      	ldr	r0, [r7, #4]
 8008fa2:	f002 f918 	bl	800b1d6 <USBD_LL_OpenEP>
                       CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].is_used = 1U;
 8008fa6:	4b1e      	ldr	r3, [pc, #120]	@ (8009020 <USBD_CUSTOM_HID_Init+0x150>)
 8008fa8:	781b      	ldrb	r3, [r3, #0]
 8008faa:	f003 020f 	and.w	r2, r3, #15
 8008fae:	6879      	ldr	r1, [r7, #4]
 8008fb0:	4613      	mov	r3, r2
 8008fb2:	009b      	lsls	r3, r3, #2
 8008fb4:	4413      	add	r3, r2
 8008fb6:	009b      	lsls	r3, r3, #2
 8008fb8:	440b      	add	r3, r1
 8008fba:	3324      	adds	r3, #36	@ 0x24
 8008fbc:	2201      	movs	r2, #1
 8008fbe:	801a      	strh	r2, [r3, #0]

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, CUSTOMHIDOutEpAdd, USBD_EP_TYPE_INTR,
 8008fc0:	4b18      	ldr	r3, [pc, #96]	@ (8009024 <USBD_CUSTOM_HID_Init+0x154>)
 8008fc2:	7819      	ldrb	r1, [r3, #0]
 8008fc4:	2302      	movs	r3, #2
 8008fc6:	2203      	movs	r2, #3
 8008fc8:	6878      	ldr	r0, [r7, #4]
 8008fca:	f002 f904 	bl	800b1d6 <USBD_LL_OpenEP>
                       CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].is_used = 1U;
 8008fce:	4b15      	ldr	r3, [pc, #84]	@ (8009024 <USBD_CUSTOM_HID_Init+0x154>)
 8008fd0:	781b      	ldrb	r3, [r3, #0]
 8008fd2:	f003 020f 	and.w	r2, r3, #15
 8008fd6:	6879      	ldr	r1, [r7, #4]
 8008fd8:	4613      	mov	r3, r2
 8008fda:	009b      	lsls	r3, r3, #2
 8008fdc:	4413      	add	r3, r2
 8008fde:	009b      	lsls	r3, r3, #2
 8008fe0:	440b      	add	r3, r1
 8008fe2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008fe6:	2201      	movs	r2, #1
 8008fe8:	801a      	strh	r2, [r3, #0]

  hhid->state = CUSTOM_HID_IDLE;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	2200      	movs	r2, #0
 8008fee:	f883 2020 	strb.w	r2, [r3, #32]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008ff8:	687a      	ldr	r2, [r7, #4]
 8008ffa:	33b0      	adds	r3, #176	@ 0xb0
 8008ffc:	009b      	lsls	r3, r3, #2
 8008ffe:	4413      	add	r3, r2
 8009000:	685b      	ldr	r3, [r3, #4]
 8009002:	685b      	ldr	r3, [r3, #4]
 8009004:	4798      	blx	r3

#ifndef USBD_CUSTOMHID_OUT_PREPARE_RECEIVE_DISABLED
  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, CUSTOMHIDOutEpAdd, hhid->Report_buf,
 8009006:	4b07      	ldr	r3, [pc, #28]	@ (8009024 <USBD_CUSTOM_HID_Init+0x154>)
 8009008:	7819      	ldrb	r1, [r3, #0]
 800900a:	68fa      	ldr	r2, [r7, #12]
 800900c:	230d      	movs	r3, #13
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f002 f9d0 	bl	800b3b4 <USBD_LL_PrepareReceive>
                               USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
#endif /* USBD_CUSTOMHID_OUT_PREPARE_RECEIVE_DISABLED */

  return (uint8_t)USBD_OK;
 8009014:	2300      	movs	r3, #0
}
 8009016:	4618      	mov	r0, r3
 8009018:	3710      	adds	r7, #16
 800901a:	46bd      	mov	sp, r7
 800901c:	bd80      	pop	{r7, pc}
 800901e:	bf00      	nop
 8009020:	20000086 	.word	0x20000086
 8009024:	20000087 	.word	0x20000087

08009028 <USBD_CUSTOM_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b082      	sub	sp, #8
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
 8009030:	460b      	mov	r3, r1
 8009032:	70fb      	strb	r3, [r7, #3]
  CUSTOMHIDInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
  CUSTOMHIDOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close CUSTOM_HID EP IN */
  (void)USBD_LL_CloseEP(pdev, CUSTOMHIDInEpAdd);
 8009034:	4b37      	ldr	r3, [pc, #220]	@ (8009114 <USBD_CUSTOM_HID_DeInit+0xec>)
 8009036:	781b      	ldrb	r3, [r3, #0]
 8009038:	4619      	mov	r1, r3
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f002 f8f1 	bl	800b222 <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].is_used = 0U;
 8009040:	4b34      	ldr	r3, [pc, #208]	@ (8009114 <USBD_CUSTOM_HID_DeInit+0xec>)
 8009042:	781b      	ldrb	r3, [r3, #0]
 8009044:	f003 020f 	and.w	r2, r3, #15
 8009048:	6879      	ldr	r1, [r7, #4]
 800904a:	4613      	mov	r3, r2
 800904c:	009b      	lsls	r3, r3, #2
 800904e:	4413      	add	r3, r2
 8009050:	009b      	lsls	r3, r3, #2
 8009052:	440b      	add	r3, r1
 8009054:	3324      	adds	r3, #36	@ 0x24
 8009056:	2200      	movs	r2, #0
 8009058:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].bInterval = 0U;
 800905a:	4b2e      	ldr	r3, [pc, #184]	@ (8009114 <USBD_CUSTOM_HID_DeInit+0xec>)
 800905c:	781b      	ldrb	r3, [r3, #0]
 800905e:	f003 020f 	and.w	r2, r3, #15
 8009062:	6879      	ldr	r1, [r7, #4]
 8009064:	4613      	mov	r3, r2
 8009066:	009b      	lsls	r3, r3, #2
 8009068:	4413      	add	r3, r2
 800906a:	009b      	lsls	r3, r3, #2
 800906c:	440b      	add	r3, r1
 800906e:	3326      	adds	r3, #38	@ 0x26
 8009070:	2200      	movs	r2, #0
 8009072:	801a      	strh	r2, [r3, #0]

  /* Close CUSTOM_HID EP OUT */
  (void)USBD_LL_CloseEP(pdev, CUSTOMHIDOutEpAdd);
 8009074:	4b28      	ldr	r3, [pc, #160]	@ (8009118 <USBD_CUSTOM_HID_DeInit+0xf0>)
 8009076:	781b      	ldrb	r3, [r3, #0]
 8009078:	4619      	mov	r1, r3
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f002 f8d1 	bl	800b222 <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].is_used = 0U;
 8009080:	4b25      	ldr	r3, [pc, #148]	@ (8009118 <USBD_CUSTOM_HID_DeInit+0xf0>)
 8009082:	781b      	ldrb	r3, [r3, #0]
 8009084:	f003 020f 	and.w	r2, r3, #15
 8009088:	6879      	ldr	r1, [r7, #4]
 800908a:	4613      	mov	r3, r2
 800908c:	009b      	lsls	r3, r3, #2
 800908e:	4413      	add	r3, r2
 8009090:	009b      	lsls	r3, r3, #2
 8009092:	440b      	add	r3, r1
 8009094:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009098:	2200      	movs	r2, #0
 800909a:	801a      	strh	r2, [r3, #0]
  pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].bInterval = 0U;
 800909c:	4b1e      	ldr	r3, [pc, #120]	@ (8009118 <USBD_CUSTOM_HID_DeInit+0xf0>)
 800909e:	781b      	ldrb	r3, [r3, #0]
 80090a0:	f003 020f 	and.w	r2, r3, #15
 80090a4:	6879      	ldr	r1, [r7, #4]
 80090a6:	4613      	mov	r3, r2
 80090a8:	009b      	lsls	r3, r3, #2
 80090aa:	4413      	add	r3, r2
 80090ac:	009b      	lsls	r3, r3, #2
 80090ae:	440b      	add	r3, r1
 80090b0:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 80090b4:	2200      	movs	r2, #0
 80090b6:	801a      	strh	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	32b0      	adds	r2, #176	@ 0xb0
 80090c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d01f      	beq.n	800910a <USBD_CUSTOM_HID_DeInit+0xe2>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80090d0:	687a      	ldr	r2, [r7, #4]
 80090d2:	33b0      	adds	r3, #176	@ 0xb0
 80090d4:	009b      	lsls	r3, r3, #2
 80090d6:	4413      	add	r3, r2
 80090d8:	685b      	ldr	r3, [r3, #4]
 80090da:	689b      	ldr	r3, [r3, #8]
 80090dc:	4798      	blx	r3
    USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	32b0      	adds	r2, #176	@ 0xb0
 80090e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090ec:	4618      	mov	r0, r3
 80090ee:	f002 f991 	bl	800b414 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	32b0      	adds	r2, #176	@ 0xb0
 80090fc:	2100      	movs	r1, #0
 80090fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2200      	movs	r2, #0
 8009106:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800910a:	2300      	movs	r3, #0
}
 800910c:	4618      	mov	r0, r3
 800910e:	3708      	adds	r7, #8
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}
 8009114:	20000086 	.word	0x20000086
 8009118:	20000087 	.word	0x20000087

0800911c <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                     USBD_SetupReqTypedef *req)
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b088      	sub	sp, #32
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
 8009124:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	32b0      	adds	r2, #176	@ 0xb0
 8009130:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009134:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 8009136:	2300      	movs	r3, #0
 8009138:	83fb      	strh	r3, [r7, #30]
#ifdef USBD_CUSTOMHID_CTRL_REQ_GET_REPORT_ENABLED
  uint16_t ReportLength = 0U;
#endif /* USBD_CUSTOMHID_CTRL_REQ_GET_REPORT_ENABLED */
  uint8_t  *pbuf = NULL;
 800913a:	2300      	movs	r3, #0
 800913c:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 800913e:	2300      	movs	r3, #0
 8009140:	81fb      	strh	r3, [r7, #14]
  USBD_StatusTypeDef ret = USBD_OK;
 8009142:	2300      	movs	r3, #0
 8009144:	75fb      	strb	r3, [r7, #23]

  if (hhid == NULL)
 8009146:	693b      	ldr	r3, [r7, #16]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d101      	bne.n	8009150 <USBD_CUSTOM_HID_Setup+0x34>
  {
    return (uint8_t)USBD_FAIL;
 800914c:	2303      	movs	r3, #3
 800914e:	e0f8      	b.n	8009342 <USBD_CUSTOM_HID_Setup+0x226>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	781b      	ldrb	r3, [r3, #0]
 8009154:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009158:	2b00      	cmp	r3, #0
 800915a:	d056      	beq.n	800920a <USBD_CUSTOM_HID_Setup+0xee>
 800915c:	2b20      	cmp	r3, #32
 800915e:	f040 80e8 	bne.w	8009332 <USBD_CUSTOM_HID_Setup+0x216>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	785b      	ldrb	r3, [r3, #1]
 8009166:	3b02      	subs	r3, #2
 8009168:	2b09      	cmp	r3, #9
 800916a:	d846      	bhi.n	80091fa <USBD_CUSTOM_HID_Setup+0xde>
 800916c:	a201      	add	r2, pc, #4	@ (adr r2, 8009174 <USBD_CUSTOM_HID_Setup+0x58>)
 800916e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009172:	bf00      	nop
 8009174:	080091cd 	.word	0x080091cd
 8009178:	080091ab 	.word	0x080091ab
 800917c:	080091fb 	.word	0x080091fb
 8009180:	080091fb 	.word	0x080091fb
 8009184:	080091fb 	.word	0x080091fb
 8009188:	080091fb 	.word	0x080091fb
 800918c:	080091fb 	.word	0x080091fb
 8009190:	080091dd 	.word	0x080091dd
 8009194:	080091bb 	.word	0x080091bb
 8009198:	0800919d 	.word	0x0800919d
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 800919c:	683b      	ldr	r3, [r7, #0]
 800919e:	885b      	ldrh	r3, [r3, #2]
 80091a0:	b2db      	uxtb	r3, r3
 80091a2:	461a      	mov	r2, r3
 80091a4:	693b      	ldr	r3, [r7, #16]
 80091a6:	611a      	str	r2, [r3, #16]
          break;
 80091a8:	e02e      	b.n	8009208 <USBD_CUSTOM_HID_Setup+0xec>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 80091aa:	693b      	ldr	r3, [r7, #16]
 80091ac:	3310      	adds	r3, #16
 80091ae:	2201      	movs	r2, #1
 80091b0:	4619      	mov	r1, r3
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f001 fc72 	bl	800aa9c <USBD_CtlSendData>
          break;
 80091b8:	e026      	b.n	8009208 <USBD_CUSTOM_HID_Setup+0xec>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	885b      	ldrh	r3, [r3, #2]
 80091be:	0a1b      	lsrs	r3, r3, #8
 80091c0:	b29b      	uxth	r3, r3
 80091c2:	b2db      	uxtb	r3, r3
 80091c4:	461a      	mov	r2, r3
 80091c6:	693b      	ldr	r3, [r7, #16]
 80091c8:	615a      	str	r2, [r3, #20]
          break;
 80091ca:	e01d      	b.n	8009208 <USBD_CUSTOM_HID_Setup+0xec>

        case CUSTOM_HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 80091cc:	693b      	ldr	r3, [r7, #16]
 80091ce:	3314      	adds	r3, #20
 80091d0:	2201      	movs	r2, #1
 80091d2:	4619      	mov	r1, r3
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	f001 fc61 	bl	800aa9c <USBD_CtlSendData>
          break;
 80091da:	e015      	b.n	8009208 <USBD_CUSTOM_HID_Setup+0xec>
            ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->CtrlReqComplete(req->bRequest,
                                                                                            req->wLength);
          }
#endif /* USBD_CUSTOMHID_CTRL_REQ_COMPLETE_CALLBACK_ENABLED */
#ifndef USBD_CUSTOMHID_EP0_OUT_PREPARE_RECEIVE_DISABLED
          hhid->IsReportAvailable = 1U;
 80091dc:	693b      	ldr	r3, [r7, #16]
 80091de:	2201      	movs	r2, #1
 80091e0:	61da      	str	r2, [r3, #28]
          (void)USBD_CtlPrepareRx(pdev, hhid->Report_buf,
 80091e2:	6939      	ldr	r1, [r7, #16]
                                  MIN(req->wLength, USBD_CUSTOMHID_OUTREPORT_BUF_SIZE));
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	88db      	ldrh	r3, [r3, #6]
 80091e8:	2b0d      	cmp	r3, #13
 80091ea:	bf28      	it	cs
 80091ec:	230d      	movcs	r3, #13
 80091ee:	b29b      	uxth	r3, r3
          (void)USBD_CtlPrepareRx(pdev, hhid->Report_buf,
 80091f0:	461a      	mov	r2, r3
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f001 fc7e 	bl	800aaf4 <USBD_CtlPrepareRx>
#endif /* USBD_CUSTOMHID_EP0_OUT_PREPARE_RECEIVE_DISABLED */
          break;
 80091f8:	e006      	b.n	8009208 <USBD_CUSTOM_HID_Setup+0xec>
          }
          break;
#endif /* USBD_CUSTOMHID_CTRL_REQ_GET_REPORT_ENABLED */

        default:
          USBD_CtlError(pdev, req);
 80091fa:	6839      	ldr	r1, [r7, #0]
 80091fc:	6878      	ldr	r0, [r7, #4]
 80091fe:	f001 fbdc 	bl	800a9ba <USBD_CtlError>
          ret = USBD_FAIL;
 8009202:	2303      	movs	r3, #3
 8009204:	75fb      	strb	r3, [r7, #23]
          break;
 8009206:	bf00      	nop
      }
      break;
 8009208:	e09a      	b.n	8009340 <USBD_CUSTOM_HID_Setup+0x224>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	785b      	ldrb	r3, [r3, #1]
 800920e:	2b0b      	cmp	r3, #11
 8009210:	f200 8086 	bhi.w	8009320 <USBD_CUSTOM_HID_Setup+0x204>
 8009214:	a201      	add	r2, pc, #4	@ (adr r2, 800921c <USBD_CUSTOM_HID_Setup+0x100>)
 8009216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800921a:	bf00      	nop
 800921c:	0800924d 	.word	0x0800924d
 8009220:	0800932f 	.word	0x0800932f
 8009224:	08009321 	.word	0x08009321
 8009228:	08009321 	.word	0x08009321
 800922c:	08009321 	.word	0x08009321
 8009230:	08009321 	.word	0x08009321
 8009234:	08009277 	.word	0x08009277
 8009238:	08009321 	.word	0x08009321
 800923c:	08009321 	.word	0x08009321
 8009240:	08009321 	.word	0x08009321
 8009244:	080092cf 	.word	0x080092cf
 8009248:	080092f9 	.word	0x080092f9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009252:	b2db      	uxtb	r3, r3
 8009254:	2b03      	cmp	r3, #3
 8009256:	d107      	bne.n	8009268 <USBD_CUSTOM_HID_Setup+0x14c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009258:	f107 030e 	add.w	r3, r7, #14
 800925c:	2202      	movs	r2, #2
 800925e:	4619      	mov	r1, r3
 8009260:	6878      	ldr	r0, [r7, #4]
 8009262:	f001 fc1b 	bl	800aa9c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009266:	e063      	b.n	8009330 <USBD_CUSTOM_HID_Setup+0x214>
            USBD_CtlError(pdev, req);
 8009268:	6839      	ldr	r1, [r7, #0]
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f001 fba5 	bl	800a9ba <USBD_CtlError>
            ret = USBD_FAIL;
 8009270:	2303      	movs	r3, #3
 8009272:	75fb      	strb	r3, [r7, #23]
          break;
 8009274:	e05c      	b.n	8009330 <USBD_CUSTOM_HID_Setup+0x214>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == CUSTOM_HID_REPORT_DESC)
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	885b      	ldrh	r3, [r3, #2]
 800927a:	0a1b      	lsrs	r3, r3, #8
 800927c:	b29b      	uxth	r3, r3
 800927e:	2b22      	cmp	r3, #34	@ 0x22
 8009280:	d110      	bne.n	80092a4 <USBD_CUSTOM_HID_Setup+0x188>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	88db      	ldrh	r3, [r3, #6]
 8009286:	2b23      	cmp	r3, #35	@ 0x23
 8009288:	bf28      	it	cs
 800928a:	2323      	movcs	r3, #35	@ 0x23
 800928c:	83fb      	strh	r3, [r7, #30]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->pReport;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009294:	687a      	ldr	r2, [r7, #4]
 8009296:	33b0      	adds	r3, #176	@ 0xb0
 8009298:	009b      	lsls	r3, r3, #2
 800929a:	4413      	add	r3, r2
 800929c:	685b      	ldr	r3, [r3, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	61bb      	str	r3, [r7, #24]
 80092a2:	e00d      	b.n	80092c0 <USBD_CUSTOM_HID_Setup+0x1a4>
          }
          else
          {
            if ((req->wValue >> 8) == CUSTOM_HID_DESCRIPTOR_TYPE)
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	885b      	ldrh	r3, [r3, #2]
 80092a8:	0a1b      	lsrs	r3, r3, #8
 80092aa:	b29b      	uxth	r3, r3
 80092ac:	2b21      	cmp	r3, #33	@ 0x21
 80092ae:	d107      	bne.n	80092c0 <USBD_CUSTOM_HID_Setup+0x1a4>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 80092b0:	4b26      	ldr	r3, [pc, #152]	@ (800934c <USBD_CUSTOM_HID_Setup+0x230>)
 80092b2:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	88db      	ldrh	r3, [r3, #6]
 80092b8:	2b09      	cmp	r3, #9
 80092ba:	bf28      	it	cs
 80092bc:	2309      	movcs	r3, #9
 80092be:	83fb      	strh	r3, [r7, #30]
            }
          }

          (void)USBD_CtlSendData(pdev, pbuf, len);
 80092c0:	8bfb      	ldrh	r3, [r7, #30]
 80092c2:	461a      	mov	r2, r3
 80092c4:	69b9      	ldr	r1, [r7, #24]
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	f001 fbe8 	bl	800aa9c <USBD_CtlSendData>
          break;
 80092cc:	e030      	b.n	8009330 <USBD_CUSTOM_HID_Setup+0x214>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092d4:	b2db      	uxtb	r3, r3
 80092d6:	2b03      	cmp	r3, #3
 80092d8:	d107      	bne.n	80092ea <USBD_CUSTOM_HID_Setup+0x1ce>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	3318      	adds	r3, #24
 80092de:	2201      	movs	r2, #1
 80092e0:	4619      	mov	r1, r3
 80092e2:	6878      	ldr	r0, [r7, #4]
 80092e4:	f001 fbda 	bl	800aa9c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80092e8:	e022      	b.n	8009330 <USBD_CUSTOM_HID_Setup+0x214>
            USBD_CtlError(pdev, req);
 80092ea:	6839      	ldr	r1, [r7, #0]
 80092ec:	6878      	ldr	r0, [r7, #4]
 80092ee:	f001 fb64 	bl	800a9ba <USBD_CtlError>
            ret = USBD_FAIL;
 80092f2:	2303      	movs	r3, #3
 80092f4:	75fb      	strb	r3, [r7, #23]
          break;
 80092f6:	e01b      	b.n	8009330 <USBD_CUSTOM_HID_Setup+0x214>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092fe:	b2db      	uxtb	r3, r3
 8009300:	2b03      	cmp	r3, #3
 8009302:	d106      	bne.n	8009312 <USBD_CUSTOM_HID_Setup+0x1f6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	885b      	ldrh	r3, [r3, #2]
 8009308:	b2db      	uxtb	r3, r3
 800930a:	461a      	mov	r2, r3
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	619a      	str	r2, [r3, #24]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009310:	e00e      	b.n	8009330 <USBD_CUSTOM_HID_Setup+0x214>
            USBD_CtlError(pdev, req);
 8009312:	6839      	ldr	r1, [r7, #0]
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	f001 fb50 	bl	800a9ba <USBD_CtlError>
            ret = USBD_FAIL;
 800931a:	2303      	movs	r3, #3
 800931c:	75fb      	strb	r3, [r7, #23]
          break;
 800931e:	e007      	b.n	8009330 <USBD_CUSTOM_HID_Setup+0x214>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009320:	6839      	ldr	r1, [r7, #0]
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f001 fb49 	bl	800a9ba <USBD_CtlError>
          ret = USBD_FAIL;
 8009328:	2303      	movs	r3, #3
 800932a:	75fb      	strb	r3, [r7, #23]
          break;
 800932c:	e000      	b.n	8009330 <USBD_CUSTOM_HID_Setup+0x214>
          break;
 800932e:	bf00      	nop
      }
      break;
 8009330:	e006      	b.n	8009340 <USBD_CUSTOM_HID_Setup+0x224>

    default:
      USBD_CtlError(pdev, req);
 8009332:	6839      	ldr	r1, [r7, #0]
 8009334:	6878      	ldr	r0, [r7, #4]
 8009336:	f001 fb40 	bl	800a9ba <USBD_CtlError>
      ret = USBD_FAIL;
 800933a:	2303      	movs	r3, #3
 800933c:	75fb      	strb	r3, [r7, #23]
      break;
 800933e:	bf00      	nop
  }
  return (uint8_t)ret;
 8009340:	7dfb      	ldrb	r3, [r7, #23]
}
 8009342:	4618      	mov	r0, r3
 8009344:	3720      	adds	r7, #32
 8009346:	46bd      	mov	sp, r7
 8009348:	bd80      	pop	{r7, pc}
 800934a:	bf00      	nop
 800934c:	20000070 	.word	0x20000070

08009350 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b084      	sub	sp, #16
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPIN_ADDR);
 8009358:	2181      	movs	r1, #129	@ 0x81
 800935a:	4815      	ldr	r0, [pc, #84]	@ (80093b0 <USBD_CUSTOM_HID_GetFSCfgDesc+0x60>)
 800935c:	f000 fcf7 	bl	8009d4e <USBD_GetEpDesc>
 8009360:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPOUT_ADDR);
 8009362:	2101      	movs	r1, #1
 8009364:	4812      	ldr	r0, [pc, #72]	@ (80093b0 <USBD_CUSTOM_HID_GetFSCfgDesc+0x60>)
 8009366:	f000 fcf2 	bl	8009d4e <USBD_GetEpDesc>
 800936a:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d009      	beq.n	8009386 <USBD_CUSTOM_HID_GetFSCfgDesc+0x36>
  {
    pEpInDesc->wMaxPacketSize = CUSTOM_HID_EPIN_SIZE;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	2200      	movs	r2, #0
 8009376:	f042 0202 	orr.w	r2, r2, #2
 800937a:	711a      	strb	r2, [r3, #4]
 800937c:	2200      	movs	r2, #0
 800937e:	715a      	strb	r2, [r3, #5]
    pEpInDesc->bInterval = CUSTOM_HID_FS_BINTERVAL;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	2205      	movs	r2, #5
 8009384:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d009      	beq.n	80093a0 <USBD_CUSTOM_HID_GetFSCfgDesc+0x50>
  {
    pEpOutDesc->wMaxPacketSize = CUSTOM_HID_EPOUT_SIZE;
 800938c:	68bb      	ldr	r3, [r7, #8]
 800938e:	2200      	movs	r2, #0
 8009390:	f042 0202 	orr.w	r2, r2, #2
 8009394:	711a      	strb	r2, [r3, #4]
 8009396:	2200      	movs	r2, #0
 8009398:	715a      	strb	r2, [r3, #5]
    pEpOutDesc->bInterval = CUSTOM_HID_FS_BINTERVAL;
 800939a:	68bb      	ldr	r3, [r7, #8]
 800939c:	2205      	movs	r2, #5
 800939e:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgDesc);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2229      	movs	r2, #41	@ 0x29
 80093a4:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgDesc;
 80093a6:	4b02      	ldr	r3, [pc, #8]	@ (80093b0 <USBD_CUSTOM_HID_GetFSCfgDesc+0x60>)
}
 80093a8:	4618      	mov	r0, r3
 80093aa:	3710      	adds	r7, #16
 80093ac:	46bd      	mov	sp, r7
 80093ae:	bd80      	pop	{r7, pc}
 80093b0:	20000044 	.word	0x20000044

080093b4 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b084      	sub	sp, #16
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPIN_ADDR);
 80093bc:	2181      	movs	r1, #129	@ 0x81
 80093be:	4815      	ldr	r0, [pc, #84]	@ (8009414 <USBD_CUSTOM_HID_GetHSCfgDesc+0x60>)
 80093c0:	f000 fcc5 	bl	8009d4e <USBD_GetEpDesc>
 80093c4:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPOUT_ADDR);
 80093c6:	2101      	movs	r1, #1
 80093c8:	4812      	ldr	r0, [pc, #72]	@ (8009414 <USBD_CUSTOM_HID_GetHSCfgDesc+0x60>)
 80093ca:	f000 fcc0 	bl	8009d4e <USBD_GetEpDesc>
 80093ce:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d009      	beq.n	80093ea <USBD_CUSTOM_HID_GetHSCfgDesc+0x36>
  {
    pEpInDesc->wMaxPacketSize = CUSTOM_HID_EPIN_SIZE;
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	2200      	movs	r2, #0
 80093da:	f042 0202 	orr.w	r2, r2, #2
 80093de:	711a      	strb	r2, [r3, #4]
 80093e0:	2200      	movs	r2, #0
 80093e2:	715a      	strb	r2, [r3, #5]
    pEpInDesc->bInterval = CUSTOM_HID_HS_BINTERVAL;
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	2205      	movs	r2, #5
 80093e8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80093ea:	68bb      	ldr	r3, [r7, #8]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d009      	beq.n	8009404 <USBD_CUSTOM_HID_GetHSCfgDesc+0x50>
  {
    pEpOutDesc->wMaxPacketSize = CUSTOM_HID_EPOUT_SIZE;
 80093f0:	68bb      	ldr	r3, [r7, #8]
 80093f2:	2200      	movs	r2, #0
 80093f4:	f042 0202 	orr.w	r2, r2, #2
 80093f8:	711a      	strb	r2, [r3, #4]
 80093fa:	2200      	movs	r2, #0
 80093fc:	715a      	strb	r2, [r3, #5]
    pEpOutDesc->bInterval = CUSTOM_HID_HS_BINTERVAL;
 80093fe:	68bb      	ldr	r3, [r7, #8]
 8009400:	2205      	movs	r2, #5
 8009402:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgDesc);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2229      	movs	r2, #41	@ 0x29
 8009408:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgDesc;
 800940a:	4b02      	ldr	r3, [pc, #8]	@ (8009414 <USBD_CUSTOM_HID_GetHSCfgDesc+0x60>)
}
 800940c:	4618      	mov	r0, r3
 800940e:	3710      	adds	r7, #16
 8009410:	46bd      	mov	sp, r7
 8009412:	bd80      	pop	{r7, pc}
 8009414:	20000044 	.word	0x20000044

08009418 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b084      	sub	sp, #16
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPIN_ADDR);
 8009420:	2181      	movs	r1, #129	@ 0x81
 8009422:	4815      	ldr	r0, [pc, #84]	@ (8009478 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x60>)
 8009424:	f000 fc93 	bl	8009d4e <USBD_GetEpDesc>
 8009428:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPOUT_ADDR);
 800942a:	2101      	movs	r1, #1
 800942c:	4812      	ldr	r0, [pc, #72]	@ (8009478 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x60>)
 800942e:	f000 fc8e 	bl	8009d4e <USBD_GetEpDesc>
 8009432:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d009      	beq.n	800944e <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x36>
  {
    pEpInDesc->wMaxPacketSize = CUSTOM_HID_EPIN_SIZE;
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	2200      	movs	r2, #0
 800943e:	f042 0202 	orr.w	r2, r2, #2
 8009442:	711a      	strb	r2, [r3, #4]
 8009444:	2200      	movs	r2, #0
 8009446:	715a      	strb	r2, [r3, #5]
    pEpInDesc->bInterval = CUSTOM_HID_FS_BINTERVAL;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	2205      	movs	r2, #5
 800944c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800944e:	68bb      	ldr	r3, [r7, #8]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d009      	beq.n	8009468 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x50>
  {
    pEpOutDesc->wMaxPacketSize = CUSTOM_HID_EPOUT_SIZE;
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	2200      	movs	r2, #0
 8009458:	f042 0202 	orr.w	r2, r2, #2
 800945c:	711a      	strb	r2, [r3, #4]
 800945e:	2200      	movs	r2, #0
 8009460:	715a      	strb	r2, [r3, #5]
    pEpOutDesc->bInterval = CUSTOM_HID_FS_BINTERVAL;
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	2205      	movs	r2, #5
 8009466:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgDesc);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2229      	movs	r2, #41	@ 0x29
 800946c:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgDesc;
 800946e:	4b02      	ldr	r3, [pc, #8]	@ (8009478 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x60>)
}
 8009470:	4618      	mov	r0, r3
 8009472:	3710      	adds	r7, #16
 8009474:	46bd      	mov	sp, r7
 8009476:	bd80      	pop	{r7, pc}
 8009478:	20000044 	.word	0x20000044

0800947c <USBD_CUSTOM_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800947c:	b480      	push	{r7}
 800947e:	b083      	sub	sp, #12
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
 8009484:	460b      	mov	r3, r1
 8009486:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = CUSTOM_HID_IDLE;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	32b0      	adds	r2, #176	@ 0xb0
 8009492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009496:	2200      	movs	r2, #0
 8009498:	f883 2020 	strb.w	r2, [r3, #32]

  return (uint8_t)USBD_OK;
 800949c:	2300      	movs	r3, #0
}
 800949e:	4618      	mov	r0, r3
 80094a0:	370c      	adds	r7, #12
 80094a2:	46bd      	mov	sp, r7
 80094a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a8:	4770      	bx	lr

080094aa <USBD_CUSTOM_HID_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80094aa:	b580      	push	{r7, lr}
 80094ac:	b084      	sub	sp, #16
 80094ae:	af00      	add	r7, sp, #0
 80094b0:	6078      	str	r0, [r7, #4]
 80094b2:	460b      	mov	r3, r1
 80094b4:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	32b0      	adds	r2, #176	@ 0xb0
 80094c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d101      	bne.n	80094cc <USBD_CUSTOM_HID_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80094c8:	2303      	movs	r3, #3
 80094ca:	e017      	b.n	80094fc <USBD_CUSTOM_HID_DataOut+0x52>
  }

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	32b0      	adds	r2, #176	@ 0xb0
 80094d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094da:	60fb      	str	r3, [r7, #12]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application processing */
  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->OutEvent(hhid->Report_buf[0],
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80094e2:	687a      	ldr	r2, [r7, #4]
 80094e4:	33b0      	adds	r3, #176	@ 0xb0
 80094e6:	009b      	lsls	r3, r3, #2
 80094e8:	4413      	add	r3, r2
 80094ea:	685b      	ldr	r3, [r3, #4]
 80094ec:	68db      	ldr	r3, [r3, #12]
 80094ee:	68fa      	ldr	r2, [r7, #12]
 80094f0:	7810      	ldrb	r0, [r2, #0]
 80094f2:	68fa      	ldr	r2, [r7, #12]
 80094f4:	7852      	ldrb	r2, [r2, #1]
 80094f6:	4611      	mov	r1, r2
 80094f8:	4798      	blx	r3
                                                                           hhid->Report_buf[1]);

  return (uint8_t)USBD_OK;
 80094fa:	2300      	movs	r3, #0
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	3710      	adds	r7, #16
 8009500:	46bd      	mov	sp, r7
 8009502:	bd80      	pop	{r7, pc}

08009504 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b084      	sub	sp, #16
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	32b0      	adds	r2, #176	@ 0xb0
 8009516:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800951a:	60fb      	str	r3, [r7, #12]

  if (hhid == NULL)
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d101      	bne.n	8009526 <USBD_CUSTOM_HID_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009522:	2303      	movs	r3, #3
 8009524:	e016      	b.n	8009554 <USBD_CUSTOM_HID_EP0_RxReady+0x50>
  }

  if (hhid->IsReportAvailable == 1U)
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	69db      	ldr	r3, [r3, #28]
 800952a:	2b01      	cmp	r3, #1
 800952c:	d111      	bne.n	8009552 <USBD_CUSTOM_HID_EP0_RxReady+0x4e>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->OutEvent(hhid->Report_buf[0],
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009534:	687a      	ldr	r2, [r7, #4]
 8009536:	33b0      	adds	r3, #176	@ 0xb0
 8009538:	009b      	lsls	r3, r3, #2
 800953a:	4413      	add	r3, r2
 800953c:	685b      	ldr	r3, [r3, #4]
 800953e:	68db      	ldr	r3, [r3, #12]
 8009540:	68fa      	ldr	r2, [r7, #12]
 8009542:	7810      	ldrb	r0, [r2, #0]
 8009544:	68fa      	ldr	r2, [r7, #12]
 8009546:	7852      	ldrb	r2, [r2, #1]
 8009548:	4611      	mov	r1, r2
 800954a:	4798      	blx	r3
                                                                             hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	2200      	movs	r2, #0
 8009550:	61da      	str	r2, [r3, #28]
  }

  return (uint8_t)USBD_OK;
 8009552:	2300      	movs	r3, #0
}
 8009554:	4618      	mov	r0, r3
 8009556:	3710      	adds	r7, #16
 8009558:	46bd      	mov	sp, r7
 800955a:	bd80      	pop	{r7, pc}

0800955c <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800955c:	b480      	push	{r7}
 800955e:	b083      	sub	sp, #12
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	220a      	movs	r2, #10
 8009568:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 800956a:	4b03      	ldr	r3, [pc, #12]	@ (8009578 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 800956c:	4618      	mov	r0, r3
 800956e:	370c      	adds	r7, #12
 8009570:	46bd      	mov	sp, r7
 8009572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009576:	4770      	bx	lr
 8009578:	2000007c 	.word	0x2000007c

0800957c <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef *pdev,
                                          USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 800957c:	b480      	push	{r7}
 800957e:	b083      	sub	sp, #12
 8009580:	af00      	add	r7, sp, #0
 8009582:	6078      	str	r0, [r7, #4]
 8009584:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d101      	bne.n	8009590 <USBD_CUSTOM_HID_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800958c:	2303      	movs	r3, #3
 800958e:	e009      	b.n	80095a4 <USBD_CUSTOM_HID_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009596:	687a      	ldr	r2, [r7, #4]
 8009598:	33b0      	adds	r3, #176	@ 0xb0
 800959a:	009b      	lsls	r3, r3, #2
 800959c:	4413      	add	r3, r2
 800959e:	683a      	ldr	r2, [r7, #0]
 80095a0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80095a2:	2300      	movs	r3, #0
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	370c      	adds	r7, #12
 80095a8:	46bd      	mov	sp, r7
 80095aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ae:	4770      	bx	lr

080095b0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b086      	sub	sp, #24
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	60f8      	str	r0, [r7, #12]
 80095b8:	60b9      	str	r1, [r7, #8]
 80095ba:	4613      	mov	r3, r2
 80095bc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d101      	bne.n	80095c8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80095c4:	2303      	movs	r3, #3
 80095c6:	e01f      	b.n	8009608 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	2200      	movs	r2, #0
 80095cc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	2200      	movs	r2, #0
 80095d4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	2200      	movs	r2, #0
 80095dc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80095e0:	68bb      	ldr	r3, [r7, #8]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d003      	beq.n	80095ee <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	68ba      	ldr	r2, [r7, #8]
 80095ea:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	2201      	movs	r2, #1
 80095f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	79fa      	ldrb	r2, [r7, #7]
 80095fa:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80095fc:	68f8      	ldr	r0, [r7, #12]
 80095fe:	f001 fd83 	bl	800b108 <USBD_LL_Init>
 8009602:	4603      	mov	r3, r0
 8009604:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009606:	7dfb      	ldrb	r3, [r7, #23]
}
 8009608:	4618      	mov	r0, r3
 800960a:	3718      	adds	r7, #24
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}

08009610 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b084      	sub	sp, #16
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
 8009618:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800961a:	2300      	movs	r3, #0
 800961c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d101      	bne.n	8009628 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009624:	2303      	movs	r3, #3
 8009626:	e025      	b.n	8009674 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	683a      	ldr	r2, [r7, #0]
 800962c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	32ae      	adds	r2, #174	@ 0xae
 800963a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800963e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009640:	2b00      	cmp	r3, #0
 8009642:	d00f      	beq.n	8009664 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	32ae      	adds	r2, #174	@ 0xae
 800964e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009654:	f107 020e 	add.w	r2, r7, #14
 8009658:	4610      	mov	r0, r2
 800965a:	4798      	blx	r3
 800965c:	4602      	mov	r2, r0
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800966a:	1c5a      	adds	r2, r3, #1
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8009672:	2300      	movs	r3, #0
}
 8009674:	4618      	mov	r0, r3
 8009676:	3710      	adds	r7, #16
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}

0800967c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b082      	sub	sp, #8
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f001 fd8b 	bl	800b1a0 <USBD_LL_Start>
 800968a:	4603      	mov	r3, r0
}
 800968c:	4618      	mov	r0, r3
 800968e:	3708      	adds	r7, #8
 8009690:	46bd      	mov	sp, r7
 8009692:	bd80      	pop	{r7, pc}

08009694 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009694:	b480      	push	{r7}
 8009696:	b083      	sub	sp, #12
 8009698:	af00      	add	r7, sp, #0
 800969a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800969c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800969e:	4618      	mov	r0, r3
 80096a0:	370c      	adds	r7, #12
 80096a2:	46bd      	mov	sp, r7
 80096a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a8:	4770      	bx	lr

080096aa <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80096aa:	b580      	push	{r7, lr}
 80096ac:	b084      	sub	sp, #16
 80096ae:	af00      	add	r7, sp, #0
 80096b0:	6078      	str	r0, [r7, #4]
 80096b2:	460b      	mov	r3, r1
 80096b4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80096b6:	2300      	movs	r3, #0
 80096b8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d009      	beq.n	80096d8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	78fa      	ldrb	r2, [r7, #3]
 80096ce:	4611      	mov	r1, r2
 80096d0:	6878      	ldr	r0, [r7, #4]
 80096d2:	4798      	blx	r3
 80096d4:	4603      	mov	r3, r0
 80096d6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80096d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80096da:	4618      	mov	r0, r3
 80096dc:	3710      	adds	r7, #16
 80096de:	46bd      	mov	sp, r7
 80096e0:	bd80      	pop	{r7, pc}

080096e2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80096e2:	b580      	push	{r7, lr}
 80096e4:	b084      	sub	sp, #16
 80096e6:	af00      	add	r7, sp, #0
 80096e8:	6078      	str	r0, [r7, #4]
 80096ea:	460b      	mov	r3, r1
 80096ec:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80096ee:	2300      	movs	r3, #0
 80096f0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096f8:	685b      	ldr	r3, [r3, #4]
 80096fa:	78fa      	ldrb	r2, [r7, #3]
 80096fc:	4611      	mov	r1, r2
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	4798      	blx	r3
 8009702:	4603      	mov	r3, r0
 8009704:	2b00      	cmp	r3, #0
 8009706:	d001      	beq.n	800970c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009708:	2303      	movs	r3, #3
 800970a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800970c:	7bfb      	ldrb	r3, [r7, #15]
}
 800970e:	4618      	mov	r0, r3
 8009710:	3710      	adds	r7, #16
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}

08009716 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009716:	b580      	push	{r7, lr}
 8009718:	b084      	sub	sp, #16
 800971a:	af00      	add	r7, sp, #0
 800971c:	6078      	str	r0, [r7, #4]
 800971e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009726:	6839      	ldr	r1, [r7, #0]
 8009728:	4618      	mov	r0, r3
 800972a:	f001 f90c 	bl	800a946 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2201      	movs	r2, #1
 8009732:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800973c:	461a      	mov	r2, r3
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800974a:	f003 031f 	and.w	r3, r3, #31
 800974e:	2b02      	cmp	r3, #2
 8009750:	d01a      	beq.n	8009788 <USBD_LL_SetupStage+0x72>
 8009752:	2b02      	cmp	r3, #2
 8009754:	d822      	bhi.n	800979c <USBD_LL_SetupStage+0x86>
 8009756:	2b00      	cmp	r3, #0
 8009758:	d002      	beq.n	8009760 <USBD_LL_SetupStage+0x4a>
 800975a:	2b01      	cmp	r3, #1
 800975c:	d00a      	beq.n	8009774 <USBD_LL_SetupStage+0x5e>
 800975e:	e01d      	b.n	800979c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009766:	4619      	mov	r1, r3
 8009768:	6878      	ldr	r0, [r7, #4]
 800976a:	f000 fb63 	bl	8009e34 <USBD_StdDevReq>
 800976e:	4603      	mov	r3, r0
 8009770:	73fb      	strb	r3, [r7, #15]
      break;
 8009772:	e020      	b.n	80097b6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800977a:	4619      	mov	r1, r3
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f000 fbcb 	bl	8009f18 <USBD_StdItfReq>
 8009782:	4603      	mov	r3, r0
 8009784:	73fb      	strb	r3, [r7, #15]
      break;
 8009786:	e016      	b.n	80097b6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800978e:	4619      	mov	r1, r3
 8009790:	6878      	ldr	r0, [r7, #4]
 8009792:	f000 fc2d 	bl	8009ff0 <USBD_StdEPReq>
 8009796:	4603      	mov	r3, r0
 8009798:	73fb      	strb	r3, [r7, #15]
      break;
 800979a:	e00c      	b.n	80097b6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80097a2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80097a6:	b2db      	uxtb	r3, r3
 80097a8:	4619      	mov	r1, r3
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	f001 fd58 	bl	800b260 <USBD_LL_StallEP>
 80097b0:	4603      	mov	r3, r0
 80097b2:	73fb      	strb	r3, [r7, #15]
      break;
 80097b4:	bf00      	nop
  }

  return ret;
 80097b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	3710      	adds	r7, #16
 80097bc:	46bd      	mov	sp, r7
 80097be:	bd80      	pop	{r7, pc}

080097c0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b086      	sub	sp, #24
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	460b      	mov	r3, r1
 80097ca:	607a      	str	r2, [r7, #4]
 80097cc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80097ce:	2300      	movs	r3, #0
 80097d0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80097d2:	7afb      	ldrb	r3, [r7, #11]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d16e      	bne.n	80098b6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80097de:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80097e6:	2b03      	cmp	r3, #3
 80097e8:	f040 8098 	bne.w	800991c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80097ec:	693b      	ldr	r3, [r7, #16]
 80097ee:	689a      	ldr	r2, [r3, #8]
 80097f0:	693b      	ldr	r3, [r7, #16]
 80097f2:	68db      	ldr	r3, [r3, #12]
 80097f4:	429a      	cmp	r2, r3
 80097f6:	d913      	bls.n	8009820 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80097f8:	693b      	ldr	r3, [r7, #16]
 80097fa:	689a      	ldr	r2, [r3, #8]
 80097fc:	693b      	ldr	r3, [r7, #16]
 80097fe:	68db      	ldr	r3, [r3, #12]
 8009800:	1ad2      	subs	r2, r2, r3
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009806:	693b      	ldr	r3, [r7, #16]
 8009808:	68da      	ldr	r2, [r3, #12]
 800980a:	693b      	ldr	r3, [r7, #16]
 800980c:	689b      	ldr	r3, [r3, #8]
 800980e:	4293      	cmp	r3, r2
 8009810:	bf28      	it	cs
 8009812:	4613      	movcs	r3, r2
 8009814:	461a      	mov	r2, r3
 8009816:	6879      	ldr	r1, [r7, #4]
 8009818:	68f8      	ldr	r0, [r7, #12]
 800981a:	f001 f988 	bl	800ab2e <USBD_CtlContinueRx>
 800981e:	e07d      	b.n	800991c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009826:	f003 031f 	and.w	r3, r3, #31
 800982a:	2b02      	cmp	r3, #2
 800982c:	d014      	beq.n	8009858 <USBD_LL_DataOutStage+0x98>
 800982e:	2b02      	cmp	r3, #2
 8009830:	d81d      	bhi.n	800986e <USBD_LL_DataOutStage+0xae>
 8009832:	2b00      	cmp	r3, #0
 8009834:	d002      	beq.n	800983c <USBD_LL_DataOutStage+0x7c>
 8009836:	2b01      	cmp	r3, #1
 8009838:	d003      	beq.n	8009842 <USBD_LL_DataOutStage+0x82>
 800983a:	e018      	b.n	800986e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800983c:	2300      	movs	r3, #0
 800983e:	75bb      	strb	r3, [r7, #22]
            break;
 8009840:	e018      	b.n	8009874 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009848:	b2db      	uxtb	r3, r3
 800984a:	4619      	mov	r1, r3
 800984c:	68f8      	ldr	r0, [r7, #12]
 800984e:	f000 fa64 	bl	8009d1a <USBD_CoreFindIF>
 8009852:	4603      	mov	r3, r0
 8009854:	75bb      	strb	r3, [r7, #22]
            break;
 8009856:	e00d      	b.n	8009874 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800985e:	b2db      	uxtb	r3, r3
 8009860:	4619      	mov	r1, r3
 8009862:	68f8      	ldr	r0, [r7, #12]
 8009864:	f000 fa66 	bl	8009d34 <USBD_CoreFindEP>
 8009868:	4603      	mov	r3, r0
 800986a:	75bb      	strb	r3, [r7, #22]
            break;
 800986c:	e002      	b.n	8009874 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800986e:	2300      	movs	r3, #0
 8009870:	75bb      	strb	r3, [r7, #22]
            break;
 8009872:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009874:	7dbb      	ldrb	r3, [r7, #22]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d119      	bne.n	80098ae <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009880:	b2db      	uxtb	r3, r3
 8009882:	2b03      	cmp	r3, #3
 8009884:	d113      	bne.n	80098ae <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009886:	7dba      	ldrb	r2, [r7, #22]
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	32ae      	adds	r2, #174	@ 0xae
 800988c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009890:	691b      	ldr	r3, [r3, #16]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d00b      	beq.n	80098ae <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009896:	7dba      	ldrb	r2, [r7, #22]
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800989e:	7dba      	ldrb	r2, [r7, #22]
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	32ae      	adds	r2, #174	@ 0xae
 80098a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098a8:	691b      	ldr	r3, [r3, #16]
 80098aa:	68f8      	ldr	r0, [r7, #12]
 80098ac:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80098ae:	68f8      	ldr	r0, [r7, #12]
 80098b0:	f001 f94e 	bl	800ab50 <USBD_CtlSendStatus>
 80098b4:	e032      	b.n	800991c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80098b6:	7afb      	ldrb	r3, [r7, #11]
 80098b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80098bc:	b2db      	uxtb	r3, r3
 80098be:	4619      	mov	r1, r3
 80098c0:	68f8      	ldr	r0, [r7, #12]
 80098c2:	f000 fa37 	bl	8009d34 <USBD_CoreFindEP>
 80098c6:	4603      	mov	r3, r0
 80098c8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80098ca:	7dbb      	ldrb	r3, [r7, #22]
 80098cc:	2bff      	cmp	r3, #255	@ 0xff
 80098ce:	d025      	beq.n	800991c <USBD_LL_DataOutStage+0x15c>
 80098d0:	7dbb      	ldrb	r3, [r7, #22]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d122      	bne.n	800991c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80098dc:	b2db      	uxtb	r3, r3
 80098de:	2b03      	cmp	r3, #3
 80098e0:	d117      	bne.n	8009912 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80098e2:	7dba      	ldrb	r2, [r7, #22]
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	32ae      	adds	r2, #174	@ 0xae
 80098e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098ec:	699b      	ldr	r3, [r3, #24]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d00f      	beq.n	8009912 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80098f2:	7dba      	ldrb	r2, [r7, #22]
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80098fa:	7dba      	ldrb	r2, [r7, #22]
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	32ae      	adds	r2, #174	@ 0xae
 8009900:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009904:	699b      	ldr	r3, [r3, #24]
 8009906:	7afa      	ldrb	r2, [r7, #11]
 8009908:	4611      	mov	r1, r2
 800990a:	68f8      	ldr	r0, [r7, #12]
 800990c:	4798      	blx	r3
 800990e:	4603      	mov	r3, r0
 8009910:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009912:	7dfb      	ldrb	r3, [r7, #23]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d001      	beq.n	800991c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009918:	7dfb      	ldrb	r3, [r7, #23]
 800991a:	e000      	b.n	800991e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800991c:	2300      	movs	r3, #0
}
 800991e:	4618      	mov	r0, r3
 8009920:	3718      	adds	r7, #24
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}

08009926 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009926:	b580      	push	{r7, lr}
 8009928:	b086      	sub	sp, #24
 800992a:	af00      	add	r7, sp, #0
 800992c:	60f8      	str	r0, [r7, #12]
 800992e:	460b      	mov	r3, r1
 8009930:	607a      	str	r2, [r7, #4]
 8009932:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009934:	7afb      	ldrb	r3, [r7, #11]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d16f      	bne.n	8009a1a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	3314      	adds	r3, #20
 800993e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009946:	2b02      	cmp	r3, #2
 8009948:	d15a      	bne.n	8009a00 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800994a:	693b      	ldr	r3, [r7, #16]
 800994c:	689a      	ldr	r2, [r3, #8]
 800994e:	693b      	ldr	r3, [r7, #16]
 8009950:	68db      	ldr	r3, [r3, #12]
 8009952:	429a      	cmp	r2, r3
 8009954:	d914      	bls.n	8009980 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009956:	693b      	ldr	r3, [r7, #16]
 8009958:	689a      	ldr	r2, [r3, #8]
 800995a:	693b      	ldr	r3, [r7, #16]
 800995c:	68db      	ldr	r3, [r3, #12]
 800995e:	1ad2      	subs	r2, r2, r3
 8009960:	693b      	ldr	r3, [r7, #16]
 8009962:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	689b      	ldr	r3, [r3, #8]
 8009968:	461a      	mov	r2, r3
 800996a:	6879      	ldr	r1, [r7, #4]
 800996c:	68f8      	ldr	r0, [r7, #12]
 800996e:	f001 f8b0 	bl	800aad2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009972:	2300      	movs	r3, #0
 8009974:	2200      	movs	r2, #0
 8009976:	2100      	movs	r1, #0
 8009978:	68f8      	ldr	r0, [r7, #12]
 800997a:	f001 fd1b 	bl	800b3b4 <USBD_LL_PrepareReceive>
 800997e:	e03f      	b.n	8009a00 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009980:	693b      	ldr	r3, [r7, #16]
 8009982:	68da      	ldr	r2, [r3, #12]
 8009984:	693b      	ldr	r3, [r7, #16]
 8009986:	689b      	ldr	r3, [r3, #8]
 8009988:	429a      	cmp	r2, r3
 800998a:	d11c      	bne.n	80099c6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800998c:	693b      	ldr	r3, [r7, #16]
 800998e:	685a      	ldr	r2, [r3, #4]
 8009990:	693b      	ldr	r3, [r7, #16]
 8009992:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009994:	429a      	cmp	r2, r3
 8009996:	d316      	bcc.n	80099c6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009998:	693b      	ldr	r3, [r7, #16]
 800999a:	685a      	ldr	r2, [r3, #4]
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80099a2:	429a      	cmp	r2, r3
 80099a4:	d20f      	bcs.n	80099c6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80099a6:	2200      	movs	r2, #0
 80099a8:	2100      	movs	r1, #0
 80099aa:	68f8      	ldr	r0, [r7, #12]
 80099ac:	f001 f891 	bl	800aad2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	2200      	movs	r2, #0
 80099b4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80099b8:	2300      	movs	r3, #0
 80099ba:	2200      	movs	r2, #0
 80099bc:	2100      	movs	r1, #0
 80099be:	68f8      	ldr	r0, [r7, #12]
 80099c0:	f001 fcf8 	bl	800b3b4 <USBD_LL_PrepareReceive>
 80099c4:	e01c      	b.n	8009a00 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099cc:	b2db      	uxtb	r3, r3
 80099ce:	2b03      	cmp	r3, #3
 80099d0:	d10f      	bne.n	80099f2 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099d8:	68db      	ldr	r3, [r3, #12]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d009      	beq.n	80099f2 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	2200      	movs	r2, #0
 80099e2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099ec:	68db      	ldr	r3, [r3, #12]
 80099ee:	68f8      	ldr	r0, [r7, #12]
 80099f0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80099f2:	2180      	movs	r1, #128	@ 0x80
 80099f4:	68f8      	ldr	r0, [r7, #12]
 80099f6:	f001 fc33 	bl	800b260 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80099fa:	68f8      	ldr	r0, [r7, #12]
 80099fc:	f001 f8bb 	bl	800ab76 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d03a      	beq.n	8009a80 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009a0a:	68f8      	ldr	r0, [r7, #12]
 8009a0c:	f7ff fe42 	bl	8009694 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	2200      	movs	r2, #0
 8009a14:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009a18:	e032      	b.n	8009a80 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009a1a:	7afb      	ldrb	r3, [r7, #11]
 8009a1c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009a20:	b2db      	uxtb	r3, r3
 8009a22:	4619      	mov	r1, r3
 8009a24:	68f8      	ldr	r0, [r7, #12]
 8009a26:	f000 f985 	bl	8009d34 <USBD_CoreFindEP>
 8009a2a:	4603      	mov	r3, r0
 8009a2c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009a2e:	7dfb      	ldrb	r3, [r7, #23]
 8009a30:	2bff      	cmp	r3, #255	@ 0xff
 8009a32:	d025      	beq.n	8009a80 <USBD_LL_DataInStage+0x15a>
 8009a34:	7dfb      	ldrb	r3, [r7, #23]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d122      	bne.n	8009a80 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a40:	b2db      	uxtb	r3, r3
 8009a42:	2b03      	cmp	r3, #3
 8009a44:	d11c      	bne.n	8009a80 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009a46:	7dfa      	ldrb	r2, [r7, #23]
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	32ae      	adds	r2, #174	@ 0xae
 8009a4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a50:	695b      	ldr	r3, [r3, #20]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d014      	beq.n	8009a80 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009a56:	7dfa      	ldrb	r2, [r7, #23]
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009a5e:	7dfa      	ldrb	r2, [r7, #23]
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	32ae      	adds	r2, #174	@ 0xae
 8009a64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a68:	695b      	ldr	r3, [r3, #20]
 8009a6a:	7afa      	ldrb	r2, [r7, #11]
 8009a6c:	4611      	mov	r1, r2
 8009a6e:	68f8      	ldr	r0, [r7, #12]
 8009a70:	4798      	blx	r3
 8009a72:	4603      	mov	r3, r0
 8009a74:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009a76:	7dbb      	ldrb	r3, [r7, #22]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d001      	beq.n	8009a80 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009a7c:	7dbb      	ldrb	r3, [r7, #22]
 8009a7e:	e000      	b.n	8009a82 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009a80:	2300      	movs	r3, #0
}
 8009a82:	4618      	mov	r0, r3
 8009a84:	3718      	adds	r7, #24
 8009a86:	46bd      	mov	sp, r7
 8009a88:	bd80      	pop	{r7, pc}

08009a8a <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009a8a:	b580      	push	{r7, lr}
 8009a8c:	b084      	sub	sp, #16
 8009a8e:	af00      	add	r7, sp, #0
 8009a90:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a92:	2300      	movs	r3, #0
 8009a94:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	2201      	movs	r2, #1
 8009a9a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d014      	beq.n	8009af0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d00e      	beq.n	8009af0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ad8:	685b      	ldr	r3, [r3, #4]
 8009ada:	687a      	ldr	r2, [r7, #4]
 8009adc:	6852      	ldr	r2, [r2, #4]
 8009ade:	b2d2      	uxtb	r2, r2
 8009ae0:	4611      	mov	r1, r2
 8009ae2:	6878      	ldr	r0, [r7, #4]
 8009ae4:	4798      	blx	r3
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d001      	beq.n	8009af0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009aec:	2303      	movs	r3, #3
 8009aee:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009af0:	2340      	movs	r3, #64	@ 0x40
 8009af2:	2200      	movs	r2, #0
 8009af4:	2100      	movs	r1, #0
 8009af6:	6878      	ldr	r0, [r7, #4]
 8009af8:	f001 fb6d 	bl	800b1d6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2201      	movs	r2, #1
 8009b00:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2240      	movs	r2, #64	@ 0x40
 8009b08:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009b0c:	2340      	movs	r3, #64	@ 0x40
 8009b0e:	2200      	movs	r2, #0
 8009b10:	2180      	movs	r1, #128	@ 0x80
 8009b12:	6878      	ldr	r0, [r7, #4]
 8009b14:	f001 fb5f 	bl	800b1d6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2201      	movs	r2, #1
 8009b1c:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	2240      	movs	r2, #64	@ 0x40
 8009b22:	621a      	str	r2, [r3, #32]

  return ret;
 8009b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b26:	4618      	mov	r0, r3
 8009b28:	3710      	adds	r7, #16
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	bd80      	pop	{r7, pc}

08009b2e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009b2e:	b480      	push	{r7}
 8009b30:	b083      	sub	sp, #12
 8009b32:	af00      	add	r7, sp, #0
 8009b34:	6078      	str	r0, [r7, #4]
 8009b36:	460b      	mov	r3, r1
 8009b38:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	78fa      	ldrb	r2, [r7, #3]
 8009b3e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009b40:	2300      	movs	r3, #0
}
 8009b42:	4618      	mov	r0, r3
 8009b44:	370c      	adds	r7, #12
 8009b46:	46bd      	mov	sp, r7
 8009b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4c:	4770      	bx	lr

08009b4e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009b4e:	b480      	push	{r7}
 8009b50:	b083      	sub	sp, #12
 8009b52:	af00      	add	r7, sp, #0
 8009b54:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b5c:	b2db      	uxtb	r3, r3
 8009b5e:	2b04      	cmp	r3, #4
 8009b60:	d006      	beq.n	8009b70 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b68:	b2da      	uxtb	r2, r3
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2204      	movs	r2, #4
 8009b74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009b78:	2300      	movs	r3, #0
}
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	370c      	adds	r7, #12
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b84:	4770      	bx	lr

08009b86 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009b86:	b480      	push	{r7}
 8009b88:	b083      	sub	sp, #12
 8009b8a:	af00      	add	r7, sp, #0
 8009b8c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b94:	b2db      	uxtb	r3, r3
 8009b96:	2b04      	cmp	r3, #4
 8009b98:	d106      	bne.n	8009ba8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009ba0:	b2da      	uxtb	r2, r3
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009ba8:	2300      	movs	r3, #0
}
 8009baa:	4618      	mov	r0, r3
 8009bac:	370c      	adds	r7, #12
 8009bae:	46bd      	mov	sp, r7
 8009bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb4:	4770      	bx	lr

08009bb6 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009bb6:	b580      	push	{r7, lr}
 8009bb8:	b082      	sub	sp, #8
 8009bba:	af00      	add	r7, sp, #0
 8009bbc:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bc4:	b2db      	uxtb	r3, r3
 8009bc6:	2b03      	cmp	r3, #3
 8009bc8:	d110      	bne.n	8009bec <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d00b      	beq.n	8009bec <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bda:	69db      	ldr	r3, [r3, #28]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d005      	beq.n	8009bec <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009be6:	69db      	ldr	r3, [r3, #28]
 8009be8:	6878      	ldr	r0, [r7, #4]
 8009bea:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009bec:	2300      	movs	r3, #0
}
 8009bee:	4618      	mov	r0, r3
 8009bf0:	3708      	adds	r7, #8
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	bd80      	pop	{r7, pc}

08009bf6 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009bf6:	b580      	push	{r7, lr}
 8009bf8:	b082      	sub	sp, #8
 8009bfa:	af00      	add	r7, sp, #0
 8009bfc:	6078      	str	r0, [r7, #4]
 8009bfe:	460b      	mov	r3, r1
 8009c00:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	32ae      	adds	r2, #174	@ 0xae
 8009c0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d101      	bne.n	8009c18 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009c14:	2303      	movs	r3, #3
 8009c16:	e01c      	b.n	8009c52 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c1e:	b2db      	uxtb	r3, r3
 8009c20:	2b03      	cmp	r3, #3
 8009c22:	d115      	bne.n	8009c50 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	32ae      	adds	r2, #174	@ 0xae
 8009c2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c32:	6a1b      	ldr	r3, [r3, #32]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d00b      	beq.n	8009c50 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	32ae      	adds	r2, #174	@ 0xae
 8009c42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c46:	6a1b      	ldr	r3, [r3, #32]
 8009c48:	78fa      	ldrb	r2, [r7, #3]
 8009c4a:	4611      	mov	r1, r2
 8009c4c:	6878      	ldr	r0, [r7, #4]
 8009c4e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009c50:	2300      	movs	r3, #0
}
 8009c52:	4618      	mov	r0, r3
 8009c54:	3708      	adds	r7, #8
 8009c56:	46bd      	mov	sp, r7
 8009c58:	bd80      	pop	{r7, pc}

08009c5a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009c5a:	b580      	push	{r7, lr}
 8009c5c:	b082      	sub	sp, #8
 8009c5e:	af00      	add	r7, sp, #0
 8009c60:	6078      	str	r0, [r7, #4]
 8009c62:	460b      	mov	r3, r1
 8009c64:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	32ae      	adds	r2, #174	@ 0xae
 8009c70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d101      	bne.n	8009c7c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009c78:	2303      	movs	r3, #3
 8009c7a:	e01c      	b.n	8009cb6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c82:	b2db      	uxtb	r3, r3
 8009c84:	2b03      	cmp	r3, #3
 8009c86:	d115      	bne.n	8009cb4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	32ae      	adds	r2, #174	@ 0xae
 8009c92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d00b      	beq.n	8009cb4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	32ae      	adds	r2, #174	@ 0xae
 8009ca6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cac:	78fa      	ldrb	r2, [r7, #3]
 8009cae:	4611      	mov	r1, r2
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009cb4:	2300      	movs	r3, #0
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	3708      	adds	r7, #8
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}

08009cbe <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009cbe:	b480      	push	{r7}
 8009cc0:	b083      	sub	sp, #12
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009cc6:	2300      	movs	r3, #0
}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	370c      	adds	r7, #12
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd2:	4770      	bx	lr

08009cd4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b084      	sub	sp, #16
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009cdc:	2300      	movs	r3, #0
 8009cde:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d00e      	beq.n	8009d10 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009cf8:	685b      	ldr	r3, [r3, #4]
 8009cfa:	687a      	ldr	r2, [r7, #4]
 8009cfc:	6852      	ldr	r2, [r2, #4]
 8009cfe:	b2d2      	uxtb	r2, r2
 8009d00:	4611      	mov	r1, r2
 8009d02:	6878      	ldr	r0, [r7, #4]
 8009d04:	4798      	blx	r3
 8009d06:	4603      	mov	r3, r0
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d001      	beq.n	8009d10 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009d0c:	2303      	movs	r3, #3
 8009d0e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009d10:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d12:	4618      	mov	r0, r3
 8009d14:	3710      	adds	r7, #16
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}

08009d1a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009d1a:	b480      	push	{r7}
 8009d1c:	b083      	sub	sp, #12
 8009d1e:	af00      	add	r7, sp, #0
 8009d20:	6078      	str	r0, [r7, #4]
 8009d22:	460b      	mov	r3, r1
 8009d24:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009d26:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009d28:	4618      	mov	r0, r3
 8009d2a:	370c      	adds	r7, #12
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d32:	4770      	bx	lr

08009d34 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009d34:	b480      	push	{r7}
 8009d36:	b083      	sub	sp, #12
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
 8009d3c:	460b      	mov	r3, r1
 8009d3e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009d40:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009d42:	4618      	mov	r0, r3
 8009d44:	370c      	adds	r7, #12
 8009d46:	46bd      	mov	sp, r7
 8009d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4c:	4770      	bx	lr

08009d4e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009d4e:	b580      	push	{r7, lr}
 8009d50:	b086      	sub	sp, #24
 8009d52:	af00      	add	r7, sp, #0
 8009d54:	6078      	str	r0, [r7, #4]
 8009d56:	460b      	mov	r3, r1
 8009d58:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009d62:	2300      	movs	r3, #0
 8009d64:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	885b      	ldrh	r3, [r3, #2]
 8009d6a:	b29b      	uxth	r3, r3
 8009d6c:	68fa      	ldr	r2, [r7, #12]
 8009d6e:	7812      	ldrb	r2, [r2, #0]
 8009d70:	4293      	cmp	r3, r2
 8009d72:	d91f      	bls.n	8009db4 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	781b      	ldrb	r3, [r3, #0]
 8009d78:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009d7a:	e013      	b.n	8009da4 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009d7c:	f107 030a 	add.w	r3, r7, #10
 8009d80:	4619      	mov	r1, r3
 8009d82:	6978      	ldr	r0, [r7, #20]
 8009d84:	f000 f81b 	bl	8009dbe <USBD_GetNextDesc>
 8009d88:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009d8a:	697b      	ldr	r3, [r7, #20]
 8009d8c:	785b      	ldrb	r3, [r3, #1]
 8009d8e:	2b05      	cmp	r3, #5
 8009d90:	d108      	bne.n	8009da4 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009d92:	697b      	ldr	r3, [r7, #20]
 8009d94:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	789b      	ldrb	r3, [r3, #2]
 8009d9a:	78fa      	ldrb	r2, [r7, #3]
 8009d9c:	429a      	cmp	r2, r3
 8009d9e:	d008      	beq.n	8009db2 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009da0:	2300      	movs	r3, #0
 8009da2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	885b      	ldrh	r3, [r3, #2]
 8009da8:	b29a      	uxth	r2, r3
 8009daa:	897b      	ldrh	r3, [r7, #10]
 8009dac:	429a      	cmp	r2, r3
 8009dae:	d8e5      	bhi.n	8009d7c <USBD_GetEpDesc+0x2e>
 8009db0:	e000      	b.n	8009db4 <USBD_GetEpDesc+0x66>
          break;
 8009db2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009db4:	693b      	ldr	r3, [r7, #16]
}
 8009db6:	4618      	mov	r0, r3
 8009db8:	3718      	adds	r7, #24
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	bd80      	pop	{r7, pc}

08009dbe <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009dbe:	b480      	push	{r7}
 8009dc0:	b085      	sub	sp, #20
 8009dc2:	af00      	add	r7, sp, #0
 8009dc4:	6078      	str	r0, [r7, #4]
 8009dc6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	881b      	ldrh	r3, [r3, #0]
 8009dd0:	68fa      	ldr	r2, [r7, #12]
 8009dd2:	7812      	ldrb	r2, [r2, #0]
 8009dd4:	4413      	add	r3, r2
 8009dd6:	b29a      	uxth	r2, r3
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	781b      	ldrb	r3, [r3, #0]
 8009de0:	461a      	mov	r2, r3
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	4413      	add	r3, r2
 8009de6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009de8:	68fb      	ldr	r3, [r7, #12]
}
 8009dea:	4618      	mov	r0, r3
 8009dec:	3714      	adds	r7, #20
 8009dee:	46bd      	mov	sp, r7
 8009df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df4:	4770      	bx	lr

08009df6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009df6:	b480      	push	{r7}
 8009df8:	b087      	sub	sp, #28
 8009dfa:	af00      	add	r7, sp, #0
 8009dfc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009e02:	697b      	ldr	r3, [r7, #20]
 8009e04:	781b      	ldrb	r3, [r3, #0]
 8009e06:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009e08:	697b      	ldr	r3, [r7, #20]
 8009e0a:	3301      	adds	r3, #1
 8009e0c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009e0e:	697b      	ldr	r3, [r7, #20]
 8009e10:	781b      	ldrb	r3, [r3, #0]
 8009e12:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009e14:	8a3b      	ldrh	r3, [r7, #16]
 8009e16:	021b      	lsls	r3, r3, #8
 8009e18:	b21a      	sxth	r2, r3
 8009e1a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009e1e:	4313      	orrs	r3, r2
 8009e20:	b21b      	sxth	r3, r3
 8009e22:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009e24:	89fb      	ldrh	r3, [r7, #14]
}
 8009e26:	4618      	mov	r0, r3
 8009e28:	371c      	adds	r7, #28
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e30:	4770      	bx	lr
	...

08009e34 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	b084      	sub	sp, #16
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
 8009e3c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009e42:	683b      	ldr	r3, [r7, #0]
 8009e44:	781b      	ldrb	r3, [r3, #0]
 8009e46:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009e4a:	2b40      	cmp	r3, #64	@ 0x40
 8009e4c:	d005      	beq.n	8009e5a <USBD_StdDevReq+0x26>
 8009e4e:	2b40      	cmp	r3, #64	@ 0x40
 8009e50:	d857      	bhi.n	8009f02 <USBD_StdDevReq+0xce>
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d00f      	beq.n	8009e76 <USBD_StdDevReq+0x42>
 8009e56:	2b20      	cmp	r3, #32
 8009e58:	d153      	bne.n	8009f02 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	32ae      	adds	r2, #174	@ 0xae
 8009e64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e68:	689b      	ldr	r3, [r3, #8]
 8009e6a:	6839      	ldr	r1, [r7, #0]
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	4798      	blx	r3
 8009e70:	4603      	mov	r3, r0
 8009e72:	73fb      	strb	r3, [r7, #15]
      break;
 8009e74:	e04a      	b.n	8009f0c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	785b      	ldrb	r3, [r3, #1]
 8009e7a:	2b09      	cmp	r3, #9
 8009e7c:	d83b      	bhi.n	8009ef6 <USBD_StdDevReq+0xc2>
 8009e7e:	a201      	add	r2, pc, #4	@ (adr r2, 8009e84 <USBD_StdDevReq+0x50>)
 8009e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e84:	08009ed9 	.word	0x08009ed9
 8009e88:	08009eed 	.word	0x08009eed
 8009e8c:	08009ef7 	.word	0x08009ef7
 8009e90:	08009ee3 	.word	0x08009ee3
 8009e94:	08009ef7 	.word	0x08009ef7
 8009e98:	08009eb7 	.word	0x08009eb7
 8009e9c:	08009ead 	.word	0x08009ead
 8009ea0:	08009ef7 	.word	0x08009ef7
 8009ea4:	08009ecf 	.word	0x08009ecf
 8009ea8:	08009ec1 	.word	0x08009ec1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009eac:	6839      	ldr	r1, [r7, #0]
 8009eae:	6878      	ldr	r0, [r7, #4]
 8009eb0:	f000 fa3c 	bl	800a32c <USBD_GetDescriptor>
          break;
 8009eb4:	e024      	b.n	8009f00 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009eb6:	6839      	ldr	r1, [r7, #0]
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f000 fba1 	bl	800a600 <USBD_SetAddress>
          break;
 8009ebe:	e01f      	b.n	8009f00 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009ec0:	6839      	ldr	r1, [r7, #0]
 8009ec2:	6878      	ldr	r0, [r7, #4]
 8009ec4:	f000 fbe0 	bl	800a688 <USBD_SetConfig>
 8009ec8:	4603      	mov	r3, r0
 8009eca:	73fb      	strb	r3, [r7, #15]
          break;
 8009ecc:	e018      	b.n	8009f00 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009ece:	6839      	ldr	r1, [r7, #0]
 8009ed0:	6878      	ldr	r0, [r7, #4]
 8009ed2:	f000 fc83 	bl	800a7dc <USBD_GetConfig>
          break;
 8009ed6:	e013      	b.n	8009f00 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009ed8:	6839      	ldr	r1, [r7, #0]
 8009eda:	6878      	ldr	r0, [r7, #4]
 8009edc:	f000 fcb4 	bl	800a848 <USBD_GetStatus>
          break;
 8009ee0:	e00e      	b.n	8009f00 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009ee2:	6839      	ldr	r1, [r7, #0]
 8009ee4:	6878      	ldr	r0, [r7, #4]
 8009ee6:	f000 fce3 	bl	800a8b0 <USBD_SetFeature>
          break;
 8009eea:	e009      	b.n	8009f00 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009eec:	6839      	ldr	r1, [r7, #0]
 8009eee:	6878      	ldr	r0, [r7, #4]
 8009ef0:	f000 fd07 	bl	800a902 <USBD_ClrFeature>
          break;
 8009ef4:	e004      	b.n	8009f00 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009ef6:	6839      	ldr	r1, [r7, #0]
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	f000 fd5e 	bl	800a9ba <USBD_CtlError>
          break;
 8009efe:	bf00      	nop
      }
      break;
 8009f00:	e004      	b.n	8009f0c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009f02:	6839      	ldr	r1, [r7, #0]
 8009f04:	6878      	ldr	r0, [r7, #4]
 8009f06:	f000 fd58 	bl	800a9ba <USBD_CtlError>
      break;
 8009f0a:	bf00      	nop
  }

  return ret;
 8009f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f0e:	4618      	mov	r0, r3
 8009f10:	3710      	adds	r7, #16
 8009f12:	46bd      	mov	sp, r7
 8009f14:	bd80      	pop	{r7, pc}
 8009f16:	bf00      	nop

08009f18 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b084      	sub	sp, #16
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
 8009f20:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009f22:	2300      	movs	r3, #0
 8009f24:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	781b      	ldrb	r3, [r3, #0]
 8009f2a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009f2e:	2b40      	cmp	r3, #64	@ 0x40
 8009f30:	d005      	beq.n	8009f3e <USBD_StdItfReq+0x26>
 8009f32:	2b40      	cmp	r3, #64	@ 0x40
 8009f34:	d852      	bhi.n	8009fdc <USBD_StdItfReq+0xc4>
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d001      	beq.n	8009f3e <USBD_StdItfReq+0x26>
 8009f3a:	2b20      	cmp	r3, #32
 8009f3c:	d14e      	bne.n	8009fdc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f44:	b2db      	uxtb	r3, r3
 8009f46:	3b01      	subs	r3, #1
 8009f48:	2b02      	cmp	r3, #2
 8009f4a:	d840      	bhi.n	8009fce <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	889b      	ldrh	r3, [r3, #4]
 8009f50:	b2db      	uxtb	r3, r3
 8009f52:	2b01      	cmp	r3, #1
 8009f54:	d836      	bhi.n	8009fc4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009f56:	683b      	ldr	r3, [r7, #0]
 8009f58:	889b      	ldrh	r3, [r3, #4]
 8009f5a:	b2db      	uxtb	r3, r3
 8009f5c:	4619      	mov	r1, r3
 8009f5e:	6878      	ldr	r0, [r7, #4]
 8009f60:	f7ff fedb 	bl	8009d1a <USBD_CoreFindIF>
 8009f64:	4603      	mov	r3, r0
 8009f66:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009f68:	7bbb      	ldrb	r3, [r7, #14]
 8009f6a:	2bff      	cmp	r3, #255	@ 0xff
 8009f6c:	d01d      	beq.n	8009faa <USBD_StdItfReq+0x92>
 8009f6e:	7bbb      	ldrb	r3, [r7, #14]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d11a      	bne.n	8009faa <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009f74:	7bba      	ldrb	r2, [r7, #14]
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	32ae      	adds	r2, #174	@ 0xae
 8009f7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f7e:	689b      	ldr	r3, [r3, #8]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d00f      	beq.n	8009fa4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009f84:	7bba      	ldrb	r2, [r7, #14]
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009f8c:	7bba      	ldrb	r2, [r7, #14]
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	32ae      	adds	r2, #174	@ 0xae
 8009f92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f96:	689b      	ldr	r3, [r3, #8]
 8009f98:	6839      	ldr	r1, [r7, #0]
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	4798      	blx	r3
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009fa2:	e004      	b.n	8009fae <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009fa4:	2303      	movs	r3, #3
 8009fa6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009fa8:	e001      	b.n	8009fae <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009faa:	2303      	movs	r3, #3
 8009fac:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	88db      	ldrh	r3, [r3, #6]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d110      	bne.n	8009fd8 <USBD_StdItfReq+0xc0>
 8009fb6:	7bfb      	ldrb	r3, [r7, #15]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d10d      	bne.n	8009fd8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009fbc:	6878      	ldr	r0, [r7, #4]
 8009fbe:	f000 fdc7 	bl	800ab50 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009fc2:	e009      	b.n	8009fd8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009fc4:	6839      	ldr	r1, [r7, #0]
 8009fc6:	6878      	ldr	r0, [r7, #4]
 8009fc8:	f000 fcf7 	bl	800a9ba <USBD_CtlError>
          break;
 8009fcc:	e004      	b.n	8009fd8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009fce:	6839      	ldr	r1, [r7, #0]
 8009fd0:	6878      	ldr	r0, [r7, #4]
 8009fd2:	f000 fcf2 	bl	800a9ba <USBD_CtlError>
          break;
 8009fd6:	e000      	b.n	8009fda <USBD_StdItfReq+0xc2>
          break;
 8009fd8:	bf00      	nop
      }
      break;
 8009fda:	e004      	b.n	8009fe6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009fdc:	6839      	ldr	r1, [r7, #0]
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f000 fceb 	bl	800a9ba <USBD_CtlError>
      break;
 8009fe4:	bf00      	nop
  }

  return ret;
 8009fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	3710      	adds	r7, #16
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bd80      	pop	{r7, pc}

08009ff0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b084      	sub	sp, #16
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
 8009ff8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009ffe:	683b      	ldr	r3, [r7, #0]
 800a000:	889b      	ldrh	r3, [r3, #4]
 800a002:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	781b      	ldrb	r3, [r3, #0]
 800a008:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a00c:	2b40      	cmp	r3, #64	@ 0x40
 800a00e:	d007      	beq.n	800a020 <USBD_StdEPReq+0x30>
 800a010:	2b40      	cmp	r3, #64	@ 0x40
 800a012:	f200 817f 	bhi.w	800a314 <USBD_StdEPReq+0x324>
 800a016:	2b00      	cmp	r3, #0
 800a018:	d02a      	beq.n	800a070 <USBD_StdEPReq+0x80>
 800a01a:	2b20      	cmp	r3, #32
 800a01c:	f040 817a 	bne.w	800a314 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a020:	7bbb      	ldrb	r3, [r7, #14]
 800a022:	4619      	mov	r1, r3
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f7ff fe85 	bl	8009d34 <USBD_CoreFindEP>
 800a02a:	4603      	mov	r3, r0
 800a02c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a02e:	7b7b      	ldrb	r3, [r7, #13]
 800a030:	2bff      	cmp	r3, #255	@ 0xff
 800a032:	f000 8174 	beq.w	800a31e <USBD_StdEPReq+0x32e>
 800a036:	7b7b      	ldrb	r3, [r7, #13]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	f040 8170 	bne.w	800a31e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a03e:	7b7a      	ldrb	r2, [r7, #13]
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a046:	7b7a      	ldrb	r2, [r7, #13]
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	32ae      	adds	r2, #174	@ 0xae
 800a04c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a050:	689b      	ldr	r3, [r3, #8]
 800a052:	2b00      	cmp	r3, #0
 800a054:	f000 8163 	beq.w	800a31e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a058:	7b7a      	ldrb	r2, [r7, #13]
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	32ae      	adds	r2, #174	@ 0xae
 800a05e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a062:	689b      	ldr	r3, [r3, #8]
 800a064:	6839      	ldr	r1, [r7, #0]
 800a066:	6878      	ldr	r0, [r7, #4]
 800a068:	4798      	blx	r3
 800a06a:	4603      	mov	r3, r0
 800a06c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a06e:	e156      	b.n	800a31e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	785b      	ldrb	r3, [r3, #1]
 800a074:	2b03      	cmp	r3, #3
 800a076:	d008      	beq.n	800a08a <USBD_StdEPReq+0x9a>
 800a078:	2b03      	cmp	r3, #3
 800a07a:	f300 8145 	bgt.w	800a308 <USBD_StdEPReq+0x318>
 800a07e:	2b00      	cmp	r3, #0
 800a080:	f000 809b 	beq.w	800a1ba <USBD_StdEPReq+0x1ca>
 800a084:	2b01      	cmp	r3, #1
 800a086:	d03c      	beq.n	800a102 <USBD_StdEPReq+0x112>
 800a088:	e13e      	b.n	800a308 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a090:	b2db      	uxtb	r3, r3
 800a092:	2b02      	cmp	r3, #2
 800a094:	d002      	beq.n	800a09c <USBD_StdEPReq+0xac>
 800a096:	2b03      	cmp	r3, #3
 800a098:	d016      	beq.n	800a0c8 <USBD_StdEPReq+0xd8>
 800a09a:	e02c      	b.n	800a0f6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a09c:	7bbb      	ldrb	r3, [r7, #14]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d00d      	beq.n	800a0be <USBD_StdEPReq+0xce>
 800a0a2:	7bbb      	ldrb	r3, [r7, #14]
 800a0a4:	2b80      	cmp	r3, #128	@ 0x80
 800a0a6:	d00a      	beq.n	800a0be <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a0a8:	7bbb      	ldrb	r3, [r7, #14]
 800a0aa:	4619      	mov	r1, r3
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f001 f8d7 	bl	800b260 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a0b2:	2180      	movs	r1, #128	@ 0x80
 800a0b4:	6878      	ldr	r0, [r7, #4]
 800a0b6:	f001 f8d3 	bl	800b260 <USBD_LL_StallEP>
 800a0ba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a0bc:	e020      	b.n	800a100 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a0be:	6839      	ldr	r1, [r7, #0]
 800a0c0:	6878      	ldr	r0, [r7, #4]
 800a0c2:	f000 fc7a 	bl	800a9ba <USBD_CtlError>
              break;
 800a0c6:	e01b      	b.n	800a100 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	885b      	ldrh	r3, [r3, #2]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d10e      	bne.n	800a0ee <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a0d0:	7bbb      	ldrb	r3, [r7, #14]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d00b      	beq.n	800a0ee <USBD_StdEPReq+0xfe>
 800a0d6:	7bbb      	ldrb	r3, [r7, #14]
 800a0d8:	2b80      	cmp	r3, #128	@ 0x80
 800a0da:	d008      	beq.n	800a0ee <USBD_StdEPReq+0xfe>
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	88db      	ldrh	r3, [r3, #6]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d104      	bne.n	800a0ee <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a0e4:	7bbb      	ldrb	r3, [r7, #14]
 800a0e6:	4619      	mov	r1, r3
 800a0e8:	6878      	ldr	r0, [r7, #4]
 800a0ea:	f001 f8b9 	bl	800b260 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a0ee:	6878      	ldr	r0, [r7, #4]
 800a0f0:	f000 fd2e 	bl	800ab50 <USBD_CtlSendStatus>

              break;
 800a0f4:	e004      	b.n	800a100 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a0f6:	6839      	ldr	r1, [r7, #0]
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f000 fc5e 	bl	800a9ba <USBD_CtlError>
              break;
 800a0fe:	bf00      	nop
          }
          break;
 800a100:	e107      	b.n	800a312 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a108:	b2db      	uxtb	r3, r3
 800a10a:	2b02      	cmp	r3, #2
 800a10c:	d002      	beq.n	800a114 <USBD_StdEPReq+0x124>
 800a10e:	2b03      	cmp	r3, #3
 800a110:	d016      	beq.n	800a140 <USBD_StdEPReq+0x150>
 800a112:	e04b      	b.n	800a1ac <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a114:	7bbb      	ldrb	r3, [r7, #14]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d00d      	beq.n	800a136 <USBD_StdEPReq+0x146>
 800a11a:	7bbb      	ldrb	r3, [r7, #14]
 800a11c:	2b80      	cmp	r3, #128	@ 0x80
 800a11e:	d00a      	beq.n	800a136 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a120:	7bbb      	ldrb	r3, [r7, #14]
 800a122:	4619      	mov	r1, r3
 800a124:	6878      	ldr	r0, [r7, #4]
 800a126:	f001 f89b 	bl	800b260 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a12a:	2180      	movs	r1, #128	@ 0x80
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	f001 f897 	bl	800b260 <USBD_LL_StallEP>
 800a132:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a134:	e040      	b.n	800a1b8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a136:	6839      	ldr	r1, [r7, #0]
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 fc3e 	bl	800a9ba <USBD_CtlError>
              break;
 800a13e:	e03b      	b.n	800a1b8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	885b      	ldrh	r3, [r3, #2]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d136      	bne.n	800a1b6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a148:	7bbb      	ldrb	r3, [r7, #14]
 800a14a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d004      	beq.n	800a15c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a152:	7bbb      	ldrb	r3, [r7, #14]
 800a154:	4619      	mov	r1, r3
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f001 f8a1 	bl	800b29e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a15c:	6878      	ldr	r0, [r7, #4]
 800a15e:	f000 fcf7 	bl	800ab50 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a162:	7bbb      	ldrb	r3, [r7, #14]
 800a164:	4619      	mov	r1, r3
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	f7ff fde4 	bl	8009d34 <USBD_CoreFindEP>
 800a16c:	4603      	mov	r3, r0
 800a16e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a170:	7b7b      	ldrb	r3, [r7, #13]
 800a172:	2bff      	cmp	r3, #255	@ 0xff
 800a174:	d01f      	beq.n	800a1b6 <USBD_StdEPReq+0x1c6>
 800a176:	7b7b      	ldrb	r3, [r7, #13]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d11c      	bne.n	800a1b6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a17c:	7b7a      	ldrb	r2, [r7, #13]
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a184:	7b7a      	ldrb	r2, [r7, #13]
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	32ae      	adds	r2, #174	@ 0xae
 800a18a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a18e:	689b      	ldr	r3, [r3, #8]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d010      	beq.n	800a1b6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a194:	7b7a      	ldrb	r2, [r7, #13]
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	32ae      	adds	r2, #174	@ 0xae
 800a19a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a19e:	689b      	ldr	r3, [r3, #8]
 800a1a0:	6839      	ldr	r1, [r7, #0]
 800a1a2:	6878      	ldr	r0, [r7, #4]
 800a1a4:	4798      	blx	r3
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a1aa:	e004      	b.n	800a1b6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a1ac:	6839      	ldr	r1, [r7, #0]
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	f000 fc03 	bl	800a9ba <USBD_CtlError>
              break;
 800a1b4:	e000      	b.n	800a1b8 <USBD_StdEPReq+0x1c8>
              break;
 800a1b6:	bf00      	nop
          }
          break;
 800a1b8:	e0ab      	b.n	800a312 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1c0:	b2db      	uxtb	r3, r3
 800a1c2:	2b02      	cmp	r3, #2
 800a1c4:	d002      	beq.n	800a1cc <USBD_StdEPReq+0x1dc>
 800a1c6:	2b03      	cmp	r3, #3
 800a1c8:	d032      	beq.n	800a230 <USBD_StdEPReq+0x240>
 800a1ca:	e097      	b.n	800a2fc <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a1cc:	7bbb      	ldrb	r3, [r7, #14]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d007      	beq.n	800a1e2 <USBD_StdEPReq+0x1f2>
 800a1d2:	7bbb      	ldrb	r3, [r7, #14]
 800a1d4:	2b80      	cmp	r3, #128	@ 0x80
 800a1d6:	d004      	beq.n	800a1e2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a1d8:	6839      	ldr	r1, [r7, #0]
 800a1da:	6878      	ldr	r0, [r7, #4]
 800a1dc:	f000 fbed 	bl	800a9ba <USBD_CtlError>
                break;
 800a1e0:	e091      	b.n	800a306 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a1e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	da0b      	bge.n	800a202 <USBD_StdEPReq+0x212>
 800a1ea:	7bbb      	ldrb	r3, [r7, #14]
 800a1ec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a1f0:	4613      	mov	r3, r2
 800a1f2:	009b      	lsls	r3, r3, #2
 800a1f4:	4413      	add	r3, r2
 800a1f6:	009b      	lsls	r3, r3, #2
 800a1f8:	3310      	adds	r3, #16
 800a1fa:	687a      	ldr	r2, [r7, #4]
 800a1fc:	4413      	add	r3, r2
 800a1fe:	3304      	adds	r3, #4
 800a200:	e00b      	b.n	800a21a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a202:	7bbb      	ldrb	r3, [r7, #14]
 800a204:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a208:	4613      	mov	r3, r2
 800a20a:	009b      	lsls	r3, r3, #2
 800a20c:	4413      	add	r3, r2
 800a20e:	009b      	lsls	r3, r3, #2
 800a210:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a214:	687a      	ldr	r2, [r7, #4]
 800a216:	4413      	add	r3, r2
 800a218:	3304      	adds	r3, #4
 800a21a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	2200      	movs	r2, #0
 800a220:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a222:	68bb      	ldr	r3, [r7, #8]
 800a224:	2202      	movs	r2, #2
 800a226:	4619      	mov	r1, r3
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	f000 fc37 	bl	800aa9c <USBD_CtlSendData>
              break;
 800a22e:	e06a      	b.n	800a306 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a230:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a234:	2b00      	cmp	r3, #0
 800a236:	da11      	bge.n	800a25c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a238:	7bbb      	ldrb	r3, [r7, #14]
 800a23a:	f003 020f 	and.w	r2, r3, #15
 800a23e:	6879      	ldr	r1, [r7, #4]
 800a240:	4613      	mov	r3, r2
 800a242:	009b      	lsls	r3, r3, #2
 800a244:	4413      	add	r3, r2
 800a246:	009b      	lsls	r3, r3, #2
 800a248:	440b      	add	r3, r1
 800a24a:	3324      	adds	r3, #36	@ 0x24
 800a24c:	881b      	ldrh	r3, [r3, #0]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d117      	bne.n	800a282 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a252:	6839      	ldr	r1, [r7, #0]
 800a254:	6878      	ldr	r0, [r7, #4]
 800a256:	f000 fbb0 	bl	800a9ba <USBD_CtlError>
                  break;
 800a25a:	e054      	b.n	800a306 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a25c:	7bbb      	ldrb	r3, [r7, #14]
 800a25e:	f003 020f 	and.w	r2, r3, #15
 800a262:	6879      	ldr	r1, [r7, #4]
 800a264:	4613      	mov	r3, r2
 800a266:	009b      	lsls	r3, r3, #2
 800a268:	4413      	add	r3, r2
 800a26a:	009b      	lsls	r3, r3, #2
 800a26c:	440b      	add	r3, r1
 800a26e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a272:	881b      	ldrh	r3, [r3, #0]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d104      	bne.n	800a282 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a278:	6839      	ldr	r1, [r7, #0]
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	f000 fb9d 	bl	800a9ba <USBD_CtlError>
                  break;
 800a280:	e041      	b.n	800a306 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a282:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a286:	2b00      	cmp	r3, #0
 800a288:	da0b      	bge.n	800a2a2 <USBD_StdEPReq+0x2b2>
 800a28a:	7bbb      	ldrb	r3, [r7, #14]
 800a28c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a290:	4613      	mov	r3, r2
 800a292:	009b      	lsls	r3, r3, #2
 800a294:	4413      	add	r3, r2
 800a296:	009b      	lsls	r3, r3, #2
 800a298:	3310      	adds	r3, #16
 800a29a:	687a      	ldr	r2, [r7, #4]
 800a29c:	4413      	add	r3, r2
 800a29e:	3304      	adds	r3, #4
 800a2a0:	e00b      	b.n	800a2ba <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a2a2:	7bbb      	ldrb	r3, [r7, #14]
 800a2a4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a2a8:	4613      	mov	r3, r2
 800a2aa:	009b      	lsls	r3, r3, #2
 800a2ac:	4413      	add	r3, r2
 800a2ae:	009b      	lsls	r3, r3, #2
 800a2b0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a2b4:	687a      	ldr	r2, [r7, #4]
 800a2b6:	4413      	add	r3, r2
 800a2b8:	3304      	adds	r3, #4
 800a2ba:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a2bc:	7bbb      	ldrb	r3, [r7, #14]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d002      	beq.n	800a2c8 <USBD_StdEPReq+0x2d8>
 800a2c2:	7bbb      	ldrb	r3, [r7, #14]
 800a2c4:	2b80      	cmp	r3, #128	@ 0x80
 800a2c6:	d103      	bne.n	800a2d0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	601a      	str	r2, [r3, #0]
 800a2ce:	e00e      	b.n	800a2ee <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a2d0:	7bbb      	ldrb	r3, [r7, #14]
 800a2d2:	4619      	mov	r1, r3
 800a2d4:	6878      	ldr	r0, [r7, #4]
 800a2d6:	f001 f801 	bl	800b2dc <USBD_LL_IsStallEP>
 800a2da:	4603      	mov	r3, r0
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d003      	beq.n	800a2e8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a2e0:	68bb      	ldr	r3, [r7, #8]
 800a2e2:	2201      	movs	r2, #1
 800a2e4:	601a      	str	r2, [r3, #0]
 800a2e6:	e002      	b.n	800a2ee <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a2e8:	68bb      	ldr	r3, [r7, #8]
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a2ee:	68bb      	ldr	r3, [r7, #8]
 800a2f0:	2202      	movs	r2, #2
 800a2f2:	4619      	mov	r1, r3
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	f000 fbd1 	bl	800aa9c <USBD_CtlSendData>
              break;
 800a2fa:	e004      	b.n	800a306 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a2fc:	6839      	ldr	r1, [r7, #0]
 800a2fe:	6878      	ldr	r0, [r7, #4]
 800a300:	f000 fb5b 	bl	800a9ba <USBD_CtlError>
              break;
 800a304:	bf00      	nop
          }
          break;
 800a306:	e004      	b.n	800a312 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a308:	6839      	ldr	r1, [r7, #0]
 800a30a:	6878      	ldr	r0, [r7, #4]
 800a30c:	f000 fb55 	bl	800a9ba <USBD_CtlError>
          break;
 800a310:	bf00      	nop
      }
      break;
 800a312:	e005      	b.n	800a320 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a314:	6839      	ldr	r1, [r7, #0]
 800a316:	6878      	ldr	r0, [r7, #4]
 800a318:	f000 fb4f 	bl	800a9ba <USBD_CtlError>
      break;
 800a31c:	e000      	b.n	800a320 <USBD_StdEPReq+0x330>
      break;
 800a31e:	bf00      	nop
  }

  return ret;
 800a320:	7bfb      	ldrb	r3, [r7, #15]
}
 800a322:	4618      	mov	r0, r3
 800a324:	3710      	adds	r7, #16
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}
	...

0800a32c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b084      	sub	sp, #16
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
 800a334:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a336:	2300      	movs	r3, #0
 800a338:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a33a:	2300      	movs	r3, #0
 800a33c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a33e:	2300      	movs	r3, #0
 800a340:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a342:	683b      	ldr	r3, [r7, #0]
 800a344:	885b      	ldrh	r3, [r3, #2]
 800a346:	0a1b      	lsrs	r3, r3, #8
 800a348:	b29b      	uxth	r3, r3
 800a34a:	3b01      	subs	r3, #1
 800a34c:	2b06      	cmp	r3, #6
 800a34e:	f200 8128 	bhi.w	800a5a2 <USBD_GetDescriptor+0x276>
 800a352:	a201      	add	r2, pc, #4	@ (adr r2, 800a358 <USBD_GetDescriptor+0x2c>)
 800a354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a358:	0800a375 	.word	0x0800a375
 800a35c:	0800a38d 	.word	0x0800a38d
 800a360:	0800a3cd 	.word	0x0800a3cd
 800a364:	0800a5a3 	.word	0x0800a5a3
 800a368:	0800a5a3 	.word	0x0800a5a3
 800a36c:	0800a543 	.word	0x0800a543
 800a370:	0800a56f 	.word	0x0800a56f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	687a      	ldr	r2, [r7, #4]
 800a37e:	7c12      	ldrb	r2, [r2, #16]
 800a380:	f107 0108 	add.w	r1, r7, #8
 800a384:	4610      	mov	r0, r2
 800a386:	4798      	blx	r3
 800a388:	60f8      	str	r0, [r7, #12]
      break;
 800a38a:	e112      	b.n	800a5b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	7c1b      	ldrb	r3, [r3, #16]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d10d      	bne.n	800a3b0 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a39a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a39c:	f107 0208 	add.w	r2, r7, #8
 800a3a0:	4610      	mov	r0, r2
 800a3a2:	4798      	blx	r3
 800a3a4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	3301      	adds	r3, #1
 800a3aa:	2202      	movs	r2, #2
 800a3ac:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a3ae:	e100      	b.n	800a5b2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3b8:	f107 0208 	add.w	r2, r7, #8
 800a3bc:	4610      	mov	r0, r2
 800a3be:	4798      	blx	r3
 800a3c0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	3301      	adds	r3, #1
 800a3c6:	2202      	movs	r2, #2
 800a3c8:	701a      	strb	r2, [r3, #0]
      break;
 800a3ca:	e0f2      	b.n	800a5b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	885b      	ldrh	r3, [r3, #2]
 800a3d0:	b2db      	uxtb	r3, r3
 800a3d2:	2b05      	cmp	r3, #5
 800a3d4:	f200 80ac 	bhi.w	800a530 <USBD_GetDescriptor+0x204>
 800a3d8:	a201      	add	r2, pc, #4	@ (adr r2, 800a3e0 <USBD_GetDescriptor+0xb4>)
 800a3da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3de:	bf00      	nop
 800a3e0:	0800a3f9 	.word	0x0800a3f9
 800a3e4:	0800a42d 	.word	0x0800a42d
 800a3e8:	0800a461 	.word	0x0800a461
 800a3ec:	0800a495 	.word	0x0800a495
 800a3f0:	0800a4c9 	.word	0x0800a4c9
 800a3f4:	0800a4fd 	.word	0x0800a4fd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a3fe:	685b      	ldr	r3, [r3, #4]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d00b      	beq.n	800a41c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a40a:	685b      	ldr	r3, [r3, #4]
 800a40c:	687a      	ldr	r2, [r7, #4]
 800a40e:	7c12      	ldrb	r2, [r2, #16]
 800a410:	f107 0108 	add.w	r1, r7, #8
 800a414:	4610      	mov	r0, r2
 800a416:	4798      	blx	r3
 800a418:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a41a:	e091      	b.n	800a540 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a41c:	6839      	ldr	r1, [r7, #0]
 800a41e:	6878      	ldr	r0, [r7, #4]
 800a420:	f000 facb 	bl	800a9ba <USBD_CtlError>
            err++;
 800a424:	7afb      	ldrb	r3, [r7, #11]
 800a426:	3301      	adds	r3, #1
 800a428:	72fb      	strb	r3, [r7, #11]
          break;
 800a42a:	e089      	b.n	800a540 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a432:	689b      	ldr	r3, [r3, #8]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d00b      	beq.n	800a450 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a43e:	689b      	ldr	r3, [r3, #8]
 800a440:	687a      	ldr	r2, [r7, #4]
 800a442:	7c12      	ldrb	r2, [r2, #16]
 800a444:	f107 0108 	add.w	r1, r7, #8
 800a448:	4610      	mov	r0, r2
 800a44a:	4798      	blx	r3
 800a44c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a44e:	e077      	b.n	800a540 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a450:	6839      	ldr	r1, [r7, #0]
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f000 fab1 	bl	800a9ba <USBD_CtlError>
            err++;
 800a458:	7afb      	ldrb	r3, [r7, #11]
 800a45a:	3301      	adds	r3, #1
 800a45c:	72fb      	strb	r3, [r7, #11]
          break;
 800a45e:	e06f      	b.n	800a540 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a466:	68db      	ldr	r3, [r3, #12]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d00b      	beq.n	800a484 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a472:	68db      	ldr	r3, [r3, #12]
 800a474:	687a      	ldr	r2, [r7, #4]
 800a476:	7c12      	ldrb	r2, [r2, #16]
 800a478:	f107 0108 	add.w	r1, r7, #8
 800a47c:	4610      	mov	r0, r2
 800a47e:	4798      	blx	r3
 800a480:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a482:	e05d      	b.n	800a540 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a484:	6839      	ldr	r1, [r7, #0]
 800a486:	6878      	ldr	r0, [r7, #4]
 800a488:	f000 fa97 	bl	800a9ba <USBD_CtlError>
            err++;
 800a48c:	7afb      	ldrb	r3, [r7, #11]
 800a48e:	3301      	adds	r3, #1
 800a490:	72fb      	strb	r3, [r7, #11]
          break;
 800a492:	e055      	b.n	800a540 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a49a:	691b      	ldr	r3, [r3, #16]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d00b      	beq.n	800a4b8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a4a6:	691b      	ldr	r3, [r3, #16]
 800a4a8:	687a      	ldr	r2, [r7, #4]
 800a4aa:	7c12      	ldrb	r2, [r2, #16]
 800a4ac:	f107 0108 	add.w	r1, r7, #8
 800a4b0:	4610      	mov	r0, r2
 800a4b2:	4798      	blx	r3
 800a4b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a4b6:	e043      	b.n	800a540 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a4b8:	6839      	ldr	r1, [r7, #0]
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	f000 fa7d 	bl	800a9ba <USBD_CtlError>
            err++;
 800a4c0:	7afb      	ldrb	r3, [r7, #11]
 800a4c2:	3301      	adds	r3, #1
 800a4c4:	72fb      	strb	r3, [r7, #11]
          break;
 800a4c6:	e03b      	b.n	800a540 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a4ce:	695b      	ldr	r3, [r3, #20]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d00b      	beq.n	800a4ec <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a4da:	695b      	ldr	r3, [r3, #20]
 800a4dc:	687a      	ldr	r2, [r7, #4]
 800a4de:	7c12      	ldrb	r2, [r2, #16]
 800a4e0:	f107 0108 	add.w	r1, r7, #8
 800a4e4:	4610      	mov	r0, r2
 800a4e6:	4798      	blx	r3
 800a4e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a4ea:	e029      	b.n	800a540 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a4ec:	6839      	ldr	r1, [r7, #0]
 800a4ee:	6878      	ldr	r0, [r7, #4]
 800a4f0:	f000 fa63 	bl	800a9ba <USBD_CtlError>
            err++;
 800a4f4:	7afb      	ldrb	r3, [r7, #11]
 800a4f6:	3301      	adds	r3, #1
 800a4f8:	72fb      	strb	r3, [r7, #11]
          break;
 800a4fa:	e021      	b.n	800a540 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a502:	699b      	ldr	r3, [r3, #24]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d00b      	beq.n	800a520 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a50e:	699b      	ldr	r3, [r3, #24]
 800a510:	687a      	ldr	r2, [r7, #4]
 800a512:	7c12      	ldrb	r2, [r2, #16]
 800a514:	f107 0108 	add.w	r1, r7, #8
 800a518:	4610      	mov	r0, r2
 800a51a:	4798      	blx	r3
 800a51c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a51e:	e00f      	b.n	800a540 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a520:	6839      	ldr	r1, [r7, #0]
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f000 fa49 	bl	800a9ba <USBD_CtlError>
            err++;
 800a528:	7afb      	ldrb	r3, [r7, #11]
 800a52a:	3301      	adds	r3, #1
 800a52c:	72fb      	strb	r3, [r7, #11]
          break;
 800a52e:	e007      	b.n	800a540 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a530:	6839      	ldr	r1, [r7, #0]
 800a532:	6878      	ldr	r0, [r7, #4]
 800a534:	f000 fa41 	bl	800a9ba <USBD_CtlError>
          err++;
 800a538:	7afb      	ldrb	r3, [r7, #11]
 800a53a:	3301      	adds	r3, #1
 800a53c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a53e:	bf00      	nop
      }
      break;
 800a540:	e037      	b.n	800a5b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	7c1b      	ldrb	r3, [r3, #16]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d109      	bne.n	800a55e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a550:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a552:	f107 0208 	add.w	r2, r7, #8
 800a556:	4610      	mov	r0, r2
 800a558:	4798      	blx	r3
 800a55a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a55c:	e029      	b.n	800a5b2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a55e:	6839      	ldr	r1, [r7, #0]
 800a560:	6878      	ldr	r0, [r7, #4]
 800a562:	f000 fa2a 	bl	800a9ba <USBD_CtlError>
        err++;
 800a566:	7afb      	ldrb	r3, [r7, #11]
 800a568:	3301      	adds	r3, #1
 800a56a:	72fb      	strb	r3, [r7, #11]
      break;
 800a56c:	e021      	b.n	800a5b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	7c1b      	ldrb	r3, [r3, #16]
 800a572:	2b00      	cmp	r3, #0
 800a574:	d10d      	bne.n	800a592 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a57c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a57e:	f107 0208 	add.w	r2, r7, #8
 800a582:	4610      	mov	r0, r2
 800a584:	4798      	blx	r3
 800a586:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	3301      	adds	r3, #1
 800a58c:	2207      	movs	r2, #7
 800a58e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a590:	e00f      	b.n	800a5b2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a592:	6839      	ldr	r1, [r7, #0]
 800a594:	6878      	ldr	r0, [r7, #4]
 800a596:	f000 fa10 	bl	800a9ba <USBD_CtlError>
        err++;
 800a59a:	7afb      	ldrb	r3, [r7, #11]
 800a59c:	3301      	adds	r3, #1
 800a59e:	72fb      	strb	r3, [r7, #11]
      break;
 800a5a0:	e007      	b.n	800a5b2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a5a2:	6839      	ldr	r1, [r7, #0]
 800a5a4:	6878      	ldr	r0, [r7, #4]
 800a5a6:	f000 fa08 	bl	800a9ba <USBD_CtlError>
      err++;
 800a5aa:	7afb      	ldrb	r3, [r7, #11]
 800a5ac:	3301      	adds	r3, #1
 800a5ae:	72fb      	strb	r3, [r7, #11]
      break;
 800a5b0:	bf00      	nop
  }

  if (err != 0U)
 800a5b2:	7afb      	ldrb	r3, [r7, #11]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d11e      	bne.n	800a5f6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	88db      	ldrh	r3, [r3, #6]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d016      	beq.n	800a5ee <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a5c0:	893b      	ldrh	r3, [r7, #8]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d00e      	beq.n	800a5e4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a5c6:	683b      	ldr	r3, [r7, #0]
 800a5c8:	88da      	ldrh	r2, [r3, #6]
 800a5ca:	893b      	ldrh	r3, [r7, #8]
 800a5cc:	4293      	cmp	r3, r2
 800a5ce:	bf28      	it	cs
 800a5d0:	4613      	movcs	r3, r2
 800a5d2:	b29b      	uxth	r3, r3
 800a5d4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a5d6:	893b      	ldrh	r3, [r7, #8]
 800a5d8:	461a      	mov	r2, r3
 800a5da:	68f9      	ldr	r1, [r7, #12]
 800a5dc:	6878      	ldr	r0, [r7, #4]
 800a5de:	f000 fa5d 	bl	800aa9c <USBD_CtlSendData>
 800a5e2:	e009      	b.n	800a5f8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a5e4:	6839      	ldr	r1, [r7, #0]
 800a5e6:	6878      	ldr	r0, [r7, #4]
 800a5e8:	f000 f9e7 	bl	800a9ba <USBD_CtlError>
 800a5ec:	e004      	b.n	800a5f8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a5ee:	6878      	ldr	r0, [r7, #4]
 800a5f0:	f000 faae 	bl	800ab50 <USBD_CtlSendStatus>
 800a5f4:	e000      	b.n	800a5f8 <USBD_GetDescriptor+0x2cc>
    return;
 800a5f6:	bf00      	nop
  }
}
 800a5f8:	3710      	adds	r7, #16
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	bd80      	pop	{r7, pc}
 800a5fe:	bf00      	nop

0800a600 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b084      	sub	sp, #16
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
 800a608:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	889b      	ldrh	r3, [r3, #4]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d131      	bne.n	800a676 <USBD_SetAddress+0x76>
 800a612:	683b      	ldr	r3, [r7, #0]
 800a614:	88db      	ldrh	r3, [r3, #6]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d12d      	bne.n	800a676 <USBD_SetAddress+0x76>
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	885b      	ldrh	r3, [r3, #2]
 800a61e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a620:	d829      	bhi.n	800a676 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	885b      	ldrh	r3, [r3, #2]
 800a626:	b2db      	uxtb	r3, r3
 800a628:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a62c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a634:	b2db      	uxtb	r3, r3
 800a636:	2b03      	cmp	r3, #3
 800a638:	d104      	bne.n	800a644 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a63a:	6839      	ldr	r1, [r7, #0]
 800a63c:	6878      	ldr	r0, [r7, #4]
 800a63e:	f000 f9bc 	bl	800a9ba <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a642:	e01d      	b.n	800a680 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	7bfa      	ldrb	r2, [r7, #15]
 800a648:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a64c:	7bfb      	ldrb	r3, [r7, #15]
 800a64e:	4619      	mov	r1, r3
 800a650:	6878      	ldr	r0, [r7, #4]
 800a652:	f000 fe6f 	bl	800b334 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f000 fa7a 	bl	800ab50 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a65c:	7bfb      	ldrb	r3, [r7, #15]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d004      	beq.n	800a66c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2202      	movs	r2, #2
 800a666:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a66a:	e009      	b.n	800a680 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2201      	movs	r2, #1
 800a670:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a674:	e004      	b.n	800a680 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a676:	6839      	ldr	r1, [r7, #0]
 800a678:	6878      	ldr	r0, [r7, #4]
 800a67a:	f000 f99e 	bl	800a9ba <USBD_CtlError>
  }
}
 800a67e:	bf00      	nop
 800a680:	bf00      	nop
 800a682:	3710      	adds	r7, #16
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}

0800a688 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b084      	sub	sp, #16
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
 800a690:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a692:	2300      	movs	r3, #0
 800a694:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	885b      	ldrh	r3, [r3, #2]
 800a69a:	b2da      	uxtb	r2, r3
 800a69c:	4b4e      	ldr	r3, [pc, #312]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a69e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a6a0:	4b4d      	ldr	r3, [pc, #308]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a6a2:	781b      	ldrb	r3, [r3, #0]
 800a6a4:	2b01      	cmp	r3, #1
 800a6a6:	d905      	bls.n	800a6b4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a6a8:	6839      	ldr	r1, [r7, #0]
 800a6aa:	6878      	ldr	r0, [r7, #4]
 800a6ac:	f000 f985 	bl	800a9ba <USBD_CtlError>
    return USBD_FAIL;
 800a6b0:	2303      	movs	r3, #3
 800a6b2:	e08c      	b.n	800a7ce <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6ba:	b2db      	uxtb	r3, r3
 800a6bc:	2b02      	cmp	r3, #2
 800a6be:	d002      	beq.n	800a6c6 <USBD_SetConfig+0x3e>
 800a6c0:	2b03      	cmp	r3, #3
 800a6c2:	d029      	beq.n	800a718 <USBD_SetConfig+0x90>
 800a6c4:	e075      	b.n	800a7b2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a6c6:	4b44      	ldr	r3, [pc, #272]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a6c8:	781b      	ldrb	r3, [r3, #0]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d020      	beq.n	800a710 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a6ce:	4b42      	ldr	r3, [pc, #264]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a6d0:	781b      	ldrb	r3, [r3, #0]
 800a6d2:	461a      	mov	r2, r3
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a6d8:	4b3f      	ldr	r3, [pc, #252]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a6da:	781b      	ldrb	r3, [r3, #0]
 800a6dc:	4619      	mov	r1, r3
 800a6de:	6878      	ldr	r0, [r7, #4]
 800a6e0:	f7fe ffe3 	bl	80096aa <USBD_SetClassConfig>
 800a6e4:	4603      	mov	r3, r0
 800a6e6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a6e8:	7bfb      	ldrb	r3, [r7, #15]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d008      	beq.n	800a700 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a6ee:	6839      	ldr	r1, [r7, #0]
 800a6f0:	6878      	ldr	r0, [r7, #4]
 800a6f2:	f000 f962 	bl	800a9ba <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	2202      	movs	r2, #2
 800a6fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a6fe:	e065      	b.n	800a7cc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a700:	6878      	ldr	r0, [r7, #4]
 800a702:	f000 fa25 	bl	800ab50 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2203      	movs	r2, #3
 800a70a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a70e:	e05d      	b.n	800a7cc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a710:	6878      	ldr	r0, [r7, #4]
 800a712:	f000 fa1d 	bl	800ab50 <USBD_CtlSendStatus>
      break;
 800a716:	e059      	b.n	800a7cc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a718:	4b2f      	ldr	r3, [pc, #188]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a71a:	781b      	ldrb	r3, [r3, #0]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d112      	bne.n	800a746 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	2202      	movs	r2, #2
 800a724:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a728:	4b2b      	ldr	r3, [pc, #172]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a72a:	781b      	ldrb	r3, [r3, #0]
 800a72c:	461a      	mov	r2, r3
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a732:	4b29      	ldr	r3, [pc, #164]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a734:	781b      	ldrb	r3, [r3, #0]
 800a736:	4619      	mov	r1, r3
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f7fe ffd2 	bl	80096e2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f000 fa06 	bl	800ab50 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a744:	e042      	b.n	800a7cc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a746:	4b24      	ldr	r3, [pc, #144]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a748:	781b      	ldrb	r3, [r3, #0]
 800a74a:	461a      	mov	r2, r3
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	685b      	ldr	r3, [r3, #4]
 800a750:	429a      	cmp	r2, r3
 800a752:	d02a      	beq.n	800a7aa <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	685b      	ldr	r3, [r3, #4]
 800a758:	b2db      	uxtb	r3, r3
 800a75a:	4619      	mov	r1, r3
 800a75c:	6878      	ldr	r0, [r7, #4]
 800a75e:	f7fe ffc0 	bl	80096e2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a762:	4b1d      	ldr	r3, [pc, #116]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a764:	781b      	ldrb	r3, [r3, #0]
 800a766:	461a      	mov	r2, r3
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a76c:	4b1a      	ldr	r3, [pc, #104]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a76e:	781b      	ldrb	r3, [r3, #0]
 800a770:	4619      	mov	r1, r3
 800a772:	6878      	ldr	r0, [r7, #4]
 800a774:	f7fe ff99 	bl	80096aa <USBD_SetClassConfig>
 800a778:	4603      	mov	r3, r0
 800a77a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a77c:	7bfb      	ldrb	r3, [r7, #15]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d00f      	beq.n	800a7a2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a782:	6839      	ldr	r1, [r7, #0]
 800a784:	6878      	ldr	r0, [r7, #4]
 800a786:	f000 f918 	bl	800a9ba <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	685b      	ldr	r3, [r3, #4]
 800a78e:	b2db      	uxtb	r3, r3
 800a790:	4619      	mov	r1, r3
 800a792:	6878      	ldr	r0, [r7, #4]
 800a794:	f7fe ffa5 	bl	80096e2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2202      	movs	r2, #2
 800a79c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a7a0:	e014      	b.n	800a7cc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a7a2:	6878      	ldr	r0, [r7, #4]
 800a7a4:	f000 f9d4 	bl	800ab50 <USBD_CtlSendStatus>
      break;
 800a7a8:	e010      	b.n	800a7cc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a7aa:	6878      	ldr	r0, [r7, #4]
 800a7ac:	f000 f9d0 	bl	800ab50 <USBD_CtlSendStatus>
      break;
 800a7b0:	e00c      	b.n	800a7cc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a7b2:	6839      	ldr	r1, [r7, #0]
 800a7b4:	6878      	ldr	r0, [r7, #4]
 800a7b6:	f000 f900 	bl	800a9ba <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a7ba:	4b07      	ldr	r3, [pc, #28]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a7bc:	781b      	ldrb	r3, [r3, #0]
 800a7be:	4619      	mov	r1, r3
 800a7c0:	6878      	ldr	r0, [r7, #4]
 800a7c2:	f7fe ff8e 	bl	80096e2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a7c6:	2303      	movs	r3, #3
 800a7c8:	73fb      	strb	r3, [r7, #15]
      break;
 800a7ca:	bf00      	nop
  }

  return ret;
 800a7cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	3710      	adds	r7, #16
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bd80      	pop	{r7, pc}
 800a7d6:	bf00      	nop
 800a7d8:	2000060c 	.word	0x2000060c

0800a7dc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b082      	sub	sp, #8
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	6078      	str	r0, [r7, #4]
 800a7e4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	88db      	ldrh	r3, [r3, #6]
 800a7ea:	2b01      	cmp	r3, #1
 800a7ec:	d004      	beq.n	800a7f8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a7ee:	6839      	ldr	r1, [r7, #0]
 800a7f0:	6878      	ldr	r0, [r7, #4]
 800a7f2:	f000 f8e2 	bl	800a9ba <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a7f6:	e023      	b.n	800a840 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7fe:	b2db      	uxtb	r3, r3
 800a800:	2b02      	cmp	r3, #2
 800a802:	dc02      	bgt.n	800a80a <USBD_GetConfig+0x2e>
 800a804:	2b00      	cmp	r3, #0
 800a806:	dc03      	bgt.n	800a810 <USBD_GetConfig+0x34>
 800a808:	e015      	b.n	800a836 <USBD_GetConfig+0x5a>
 800a80a:	2b03      	cmp	r3, #3
 800a80c:	d00b      	beq.n	800a826 <USBD_GetConfig+0x4a>
 800a80e:	e012      	b.n	800a836 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2200      	movs	r2, #0
 800a814:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	3308      	adds	r3, #8
 800a81a:	2201      	movs	r2, #1
 800a81c:	4619      	mov	r1, r3
 800a81e:	6878      	ldr	r0, [r7, #4]
 800a820:	f000 f93c 	bl	800aa9c <USBD_CtlSendData>
        break;
 800a824:	e00c      	b.n	800a840 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	3304      	adds	r3, #4
 800a82a:	2201      	movs	r2, #1
 800a82c:	4619      	mov	r1, r3
 800a82e:	6878      	ldr	r0, [r7, #4]
 800a830:	f000 f934 	bl	800aa9c <USBD_CtlSendData>
        break;
 800a834:	e004      	b.n	800a840 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a836:	6839      	ldr	r1, [r7, #0]
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	f000 f8be 	bl	800a9ba <USBD_CtlError>
        break;
 800a83e:	bf00      	nop
}
 800a840:	bf00      	nop
 800a842:	3708      	adds	r7, #8
 800a844:	46bd      	mov	sp, r7
 800a846:	bd80      	pop	{r7, pc}

0800a848 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b082      	sub	sp, #8
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
 800a850:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a858:	b2db      	uxtb	r3, r3
 800a85a:	3b01      	subs	r3, #1
 800a85c:	2b02      	cmp	r3, #2
 800a85e:	d81e      	bhi.n	800a89e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a860:	683b      	ldr	r3, [r7, #0]
 800a862:	88db      	ldrh	r3, [r3, #6]
 800a864:	2b02      	cmp	r3, #2
 800a866:	d004      	beq.n	800a872 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a868:	6839      	ldr	r1, [r7, #0]
 800a86a:	6878      	ldr	r0, [r7, #4]
 800a86c:	f000 f8a5 	bl	800a9ba <USBD_CtlError>
        break;
 800a870:	e01a      	b.n	800a8a8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	2201      	movs	r2, #1
 800a876:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d005      	beq.n	800a88e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	68db      	ldr	r3, [r3, #12]
 800a886:	f043 0202 	orr.w	r2, r3, #2
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	330c      	adds	r3, #12
 800a892:	2202      	movs	r2, #2
 800a894:	4619      	mov	r1, r3
 800a896:	6878      	ldr	r0, [r7, #4]
 800a898:	f000 f900 	bl	800aa9c <USBD_CtlSendData>
      break;
 800a89c:	e004      	b.n	800a8a8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a89e:	6839      	ldr	r1, [r7, #0]
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f000 f88a 	bl	800a9ba <USBD_CtlError>
      break;
 800a8a6:	bf00      	nop
  }
}
 800a8a8:	bf00      	nop
 800a8aa:	3708      	adds	r7, #8
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bd80      	pop	{r7, pc}

0800a8b0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b082      	sub	sp, #8
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
 800a8b8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	885b      	ldrh	r3, [r3, #2]
 800a8be:	2b01      	cmp	r3, #1
 800a8c0:	d107      	bne.n	800a8d2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2201      	movs	r2, #1
 800a8c6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a8ca:	6878      	ldr	r0, [r7, #4]
 800a8cc:	f000 f940 	bl	800ab50 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a8d0:	e013      	b.n	800a8fa <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	885b      	ldrh	r3, [r3, #2]
 800a8d6:	2b02      	cmp	r3, #2
 800a8d8:	d10b      	bne.n	800a8f2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a8da:	683b      	ldr	r3, [r7, #0]
 800a8dc:	889b      	ldrh	r3, [r3, #4]
 800a8de:	0a1b      	lsrs	r3, r3, #8
 800a8e0:	b29b      	uxth	r3, r3
 800a8e2:	b2da      	uxtb	r2, r3
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a8ea:	6878      	ldr	r0, [r7, #4]
 800a8ec:	f000 f930 	bl	800ab50 <USBD_CtlSendStatus>
}
 800a8f0:	e003      	b.n	800a8fa <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a8f2:	6839      	ldr	r1, [r7, #0]
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f000 f860 	bl	800a9ba <USBD_CtlError>
}
 800a8fa:	bf00      	nop
 800a8fc:	3708      	adds	r7, #8
 800a8fe:	46bd      	mov	sp, r7
 800a900:	bd80      	pop	{r7, pc}

0800a902 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a902:	b580      	push	{r7, lr}
 800a904:	b082      	sub	sp, #8
 800a906:	af00      	add	r7, sp, #0
 800a908:	6078      	str	r0, [r7, #4]
 800a90a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a912:	b2db      	uxtb	r3, r3
 800a914:	3b01      	subs	r3, #1
 800a916:	2b02      	cmp	r3, #2
 800a918:	d80b      	bhi.n	800a932 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	885b      	ldrh	r3, [r3, #2]
 800a91e:	2b01      	cmp	r3, #1
 800a920:	d10c      	bne.n	800a93c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	2200      	movs	r2, #0
 800a926:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a92a:	6878      	ldr	r0, [r7, #4]
 800a92c:	f000 f910 	bl	800ab50 <USBD_CtlSendStatus>
      }
      break;
 800a930:	e004      	b.n	800a93c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a932:	6839      	ldr	r1, [r7, #0]
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f000 f840 	bl	800a9ba <USBD_CtlError>
      break;
 800a93a:	e000      	b.n	800a93e <USBD_ClrFeature+0x3c>
      break;
 800a93c:	bf00      	nop
  }
}
 800a93e:	bf00      	nop
 800a940:	3708      	adds	r7, #8
 800a942:	46bd      	mov	sp, r7
 800a944:	bd80      	pop	{r7, pc}

0800a946 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a946:	b580      	push	{r7, lr}
 800a948:	b084      	sub	sp, #16
 800a94a:	af00      	add	r7, sp, #0
 800a94c:	6078      	str	r0, [r7, #4]
 800a94e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	781a      	ldrb	r2, [r3, #0]
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	3301      	adds	r3, #1
 800a960:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	781a      	ldrb	r2, [r3, #0]
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	3301      	adds	r3, #1
 800a96e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a970:	68f8      	ldr	r0, [r7, #12]
 800a972:	f7ff fa40 	bl	8009df6 <SWAPBYTE>
 800a976:	4603      	mov	r3, r0
 800a978:	461a      	mov	r2, r3
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	3301      	adds	r3, #1
 800a982:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	3301      	adds	r3, #1
 800a988:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a98a:	68f8      	ldr	r0, [r7, #12]
 800a98c:	f7ff fa33 	bl	8009df6 <SWAPBYTE>
 800a990:	4603      	mov	r3, r0
 800a992:	461a      	mov	r2, r3
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	3301      	adds	r3, #1
 800a99c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	3301      	adds	r3, #1
 800a9a2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a9a4:	68f8      	ldr	r0, [r7, #12]
 800a9a6:	f7ff fa26 	bl	8009df6 <SWAPBYTE>
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	461a      	mov	r2, r3
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	80da      	strh	r2, [r3, #6]
}
 800a9b2:	bf00      	nop
 800a9b4:	3710      	adds	r7, #16
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	bd80      	pop	{r7, pc}

0800a9ba <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9ba:	b580      	push	{r7, lr}
 800a9bc:	b082      	sub	sp, #8
 800a9be:	af00      	add	r7, sp, #0
 800a9c0:	6078      	str	r0, [r7, #4]
 800a9c2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a9c4:	2180      	movs	r1, #128	@ 0x80
 800a9c6:	6878      	ldr	r0, [r7, #4]
 800a9c8:	f000 fc4a 	bl	800b260 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a9cc:	2100      	movs	r1, #0
 800a9ce:	6878      	ldr	r0, [r7, #4]
 800a9d0:	f000 fc46 	bl	800b260 <USBD_LL_StallEP>
}
 800a9d4:	bf00      	nop
 800a9d6:	3708      	adds	r7, #8
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	bd80      	pop	{r7, pc}

0800a9dc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b086      	sub	sp, #24
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	60f8      	str	r0, [r7, #12]
 800a9e4:	60b9      	str	r1, [r7, #8]
 800a9e6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d036      	beq.n	800aa60 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a9f6:	6938      	ldr	r0, [r7, #16]
 800a9f8:	f000 f836 	bl	800aa68 <USBD_GetLen>
 800a9fc:	4603      	mov	r3, r0
 800a9fe:	3301      	adds	r3, #1
 800aa00:	b29b      	uxth	r3, r3
 800aa02:	005b      	lsls	r3, r3, #1
 800aa04:	b29a      	uxth	r2, r3
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800aa0a:	7dfb      	ldrb	r3, [r7, #23]
 800aa0c:	68ba      	ldr	r2, [r7, #8]
 800aa0e:	4413      	add	r3, r2
 800aa10:	687a      	ldr	r2, [r7, #4]
 800aa12:	7812      	ldrb	r2, [r2, #0]
 800aa14:	701a      	strb	r2, [r3, #0]
  idx++;
 800aa16:	7dfb      	ldrb	r3, [r7, #23]
 800aa18:	3301      	adds	r3, #1
 800aa1a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800aa1c:	7dfb      	ldrb	r3, [r7, #23]
 800aa1e:	68ba      	ldr	r2, [r7, #8]
 800aa20:	4413      	add	r3, r2
 800aa22:	2203      	movs	r2, #3
 800aa24:	701a      	strb	r2, [r3, #0]
  idx++;
 800aa26:	7dfb      	ldrb	r3, [r7, #23]
 800aa28:	3301      	adds	r3, #1
 800aa2a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800aa2c:	e013      	b.n	800aa56 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800aa2e:	7dfb      	ldrb	r3, [r7, #23]
 800aa30:	68ba      	ldr	r2, [r7, #8]
 800aa32:	4413      	add	r3, r2
 800aa34:	693a      	ldr	r2, [r7, #16]
 800aa36:	7812      	ldrb	r2, [r2, #0]
 800aa38:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800aa3a:	693b      	ldr	r3, [r7, #16]
 800aa3c:	3301      	adds	r3, #1
 800aa3e:	613b      	str	r3, [r7, #16]
    idx++;
 800aa40:	7dfb      	ldrb	r3, [r7, #23]
 800aa42:	3301      	adds	r3, #1
 800aa44:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800aa46:	7dfb      	ldrb	r3, [r7, #23]
 800aa48:	68ba      	ldr	r2, [r7, #8]
 800aa4a:	4413      	add	r3, r2
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	701a      	strb	r2, [r3, #0]
    idx++;
 800aa50:	7dfb      	ldrb	r3, [r7, #23]
 800aa52:	3301      	adds	r3, #1
 800aa54:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800aa56:	693b      	ldr	r3, [r7, #16]
 800aa58:	781b      	ldrb	r3, [r3, #0]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d1e7      	bne.n	800aa2e <USBD_GetString+0x52>
 800aa5e:	e000      	b.n	800aa62 <USBD_GetString+0x86>
    return;
 800aa60:	bf00      	nop
  }
}
 800aa62:	3718      	adds	r7, #24
 800aa64:	46bd      	mov	sp, r7
 800aa66:	bd80      	pop	{r7, pc}

0800aa68 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800aa68:	b480      	push	{r7}
 800aa6a:	b085      	sub	sp, #20
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800aa70:	2300      	movs	r3, #0
 800aa72:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800aa78:	e005      	b.n	800aa86 <USBD_GetLen+0x1e>
  {
    len++;
 800aa7a:	7bfb      	ldrb	r3, [r7, #15]
 800aa7c:	3301      	adds	r3, #1
 800aa7e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800aa80:	68bb      	ldr	r3, [r7, #8]
 800aa82:	3301      	adds	r3, #1
 800aa84:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	781b      	ldrb	r3, [r3, #0]
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d1f5      	bne.n	800aa7a <USBD_GetLen+0x12>
  }

  return len;
 800aa8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa90:	4618      	mov	r0, r3
 800aa92:	3714      	adds	r7, #20
 800aa94:	46bd      	mov	sp, r7
 800aa96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9a:	4770      	bx	lr

0800aa9c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b084      	sub	sp, #16
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	60f8      	str	r0, [r7, #12]
 800aaa4:	60b9      	str	r1, [r7, #8]
 800aaa6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	2202      	movs	r2, #2
 800aaac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	687a      	ldr	r2, [r7, #4]
 800aab4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	687a      	ldr	r2, [r7, #4]
 800aaba:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	68ba      	ldr	r2, [r7, #8]
 800aac0:	2100      	movs	r1, #0
 800aac2:	68f8      	ldr	r0, [r7, #12]
 800aac4:	f000 fc55 	bl	800b372 <USBD_LL_Transmit>

  return USBD_OK;
 800aac8:	2300      	movs	r3, #0
}
 800aaca:	4618      	mov	r0, r3
 800aacc:	3710      	adds	r7, #16
 800aace:	46bd      	mov	sp, r7
 800aad0:	bd80      	pop	{r7, pc}

0800aad2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800aad2:	b580      	push	{r7, lr}
 800aad4:	b084      	sub	sp, #16
 800aad6:	af00      	add	r7, sp, #0
 800aad8:	60f8      	str	r0, [r7, #12]
 800aada:	60b9      	str	r1, [r7, #8]
 800aadc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	68ba      	ldr	r2, [r7, #8]
 800aae2:	2100      	movs	r1, #0
 800aae4:	68f8      	ldr	r0, [r7, #12]
 800aae6:	f000 fc44 	bl	800b372 <USBD_LL_Transmit>

  return USBD_OK;
 800aaea:	2300      	movs	r3, #0
}
 800aaec:	4618      	mov	r0, r3
 800aaee:	3710      	adds	r7, #16
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bd80      	pop	{r7, pc}

0800aaf4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b084      	sub	sp, #16
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	60f8      	str	r0, [r7, #12]
 800aafc:	60b9      	str	r1, [r7, #8]
 800aafe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	2203      	movs	r2, #3
 800ab04:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	687a      	ldr	r2, [r7, #4]
 800ab0c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	687a      	ldr	r2, [r7, #4]
 800ab14:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	68ba      	ldr	r2, [r7, #8]
 800ab1c:	2100      	movs	r1, #0
 800ab1e:	68f8      	ldr	r0, [r7, #12]
 800ab20:	f000 fc48 	bl	800b3b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ab24:	2300      	movs	r3, #0
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	3710      	adds	r7, #16
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	bd80      	pop	{r7, pc}

0800ab2e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ab2e:	b580      	push	{r7, lr}
 800ab30:	b084      	sub	sp, #16
 800ab32:	af00      	add	r7, sp, #0
 800ab34:	60f8      	str	r0, [r7, #12]
 800ab36:	60b9      	str	r1, [r7, #8]
 800ab38:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	68ba      	ldr	r2, [r7, #8]
 800ab3e:	2100      	movs	r1, #0
 800ab40:	68f8      	ldr	r0, [r7, #12]
 800ab42:	f000 fc37 	bl	800b3b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ab46:	2300      	movs	r3, #0
}
 800ab48:	4618      	mov	r0, r3
 800ab4a:	3710      	adds	r7, #16
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	bd80      	pop	{r7, pc}

0800ab50 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b082      	sub	sp, #8
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	2204      	movs	r2, #4
 800ab5c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ab60:	2300      	movs	r3, #0
 800ab62:	2200      	movs	r2, #0
 800ab64:	2100      	movs	r1, #0
 800ab66:	6878      	ldr	r0, [r7, #4]
 800ab68:	f000 fc03 	bl	800b372 <USBD_LL_Transmit>

  return USBD_OK;
 800ab6c:	2300      	movs	r3, #0
}
 800ab6e:	4618      	mov	r0, r3
 800ab70:	3708      	adds	r7, #8
 800ab72:	46bd      	mov	sp, r7
 800ab74:	bd80      	pop	{r7, pc}

0800ab76 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ab76:	b580      	push	{r7, lr}
 800ab78:	b082      	sub	sp, #8
 800ab7a:	af00      	add	r7, sp, #0
 800ab7c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	2205      	movs	r2, #5
 800ab82:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ab86:	2300      	movs	r3, #0
 800ab88:	2200      	movs	r2, #0
 800ab8a:	2100      	movs	r1, #0
 800ab8c:	6878      	ldr	r0, [r7, #4]
 800ab8e:	f000 fc11 	bl	800b3b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ab92:	2300      	movs	r3, #0
}
 800ab94:	4618      	mov	r0, r3
 800ab96:	3708      	adds	r7, #8
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	bd80      	pop	{r7, pc}

0800ab9c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800aba0:	2200      	movs	r2, #0
 800aba2:	4912      	ldr	r1, [pc, #72]	@ (800abec <MX_USB_DEVICE_Init+0x50>)
 800aba4:	4812      	ldr	r0, [pc, #72]	@ (800abf0 <MX_USB_DEVICE_Init+0x54>)
 800aba6:	f7fe fd03 	bl	80095b0 <USBD_Init>
 800abaa:	4603      	mov	r3, r0
 800abac:	2b00      	cmp	r3, #0
 800abae:	d001      	beq.n	800abb4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800abb0:	f7f7 fa76 	bl	80020a0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 800abb4:	490f      	ldr	r1, [pc, #60]	@ (800abf4 <MX_USB_DEVICE_Init+0x58>)
 800abb6:	480e      	ldr	r0, [pc, #56]	@ (800abf0 <MX_USB_DEVICE_Init+0x54>)
 800abb8:	f7fe fd2a 	bl	8009610 <USBD_RegisterClass>
 800abbc:	4603      	mov	r3, r0
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d001      	beq.n	800abc6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800abc2:	f7f7 fa6d 	bl	80020a0 <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 800abc6:	490c      	ldr	r1, [pc, #48]	@ (800abf8 <MX_USB_DEVICE_Init+0x5c>)
 800abc8:	4809      	ldr	r0, [pc, #36]	@ (800abf0 <MX_USB_DEVICE_Init+0x54>)
 800abca:	f7fe fcd7 	bl	800957c <USBD_CUSTOM_HID_RegisterInterface>
 800abce:	4603      	mov	r3, r0
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d001      	beq.n	800abd8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800abd4:	f7f7 fa64 	bl	80020a0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800abd8:	4805      	ldr	r0, [pc, #20]	@ (800abf0 <MX_USB_DEVICE_Init+0x54>)
 800abda:	f7fe fd4f 	bl	800967c <USBD_Start>
 800abde:	4603      	mov	r3, r0
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d001      	beq.n	800abe8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800abe4:	f7f7 fa5c 	bl	80020a0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800abe8:	bf00      	nop
 800abea:	bd80      	pop	{r7, pc}
 800abec:	200000bc 	.word	0x200000bc
 800abf0:	20000610 	.word	0x20000610
 800abf4:	2000000c 	.word	0x2000000c
 800abf8:	200000ac 	.word	0x200000ac

0800abfc <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 800abfc:	b480      	push	{r7}
 800abfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ac00:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ac02:	4618      	mov	r0, r3
 800ac04:	46bd      	mov	sp, r7
 800ac06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0a:	4770      	bx	lr

0800ac0c <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 800ac0c:	b480      	push	{r7}
 800ac0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800ac10:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ac12:	4618      	mov	r0, r3
 800ac14:	46bd      	mov	sp, r7
 800ac16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1a:	4770      	bx	lr

0800ac1c <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 800ac1c:	b4f0      	push	{r4, r5, r6, r7}
 800ac1e:	b082      	sub	sp, #8
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	4603      	mov	r3, r0
 800ac24:	460a      	mov	r2, r1
 800ac26:	71fb      	strb	r3, [r7, #7]
 800ac28:	4613      	mov	r3, r2
 800ac2a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN 6 */

	memcpy(report_buffer, state, 64);
 800ac2c:	79bb      	ldrb	r3, [r7, #6]
 800ac2e:	4a0e      	ldr	r2, [pc, #56]	@ (800ac68 <CUSTOM_HID_OutEvent_FS+0x4c>)
 800ac30:	4610      	mov	r0, r2
 800ac32:	f103 0440 	add.w	r4, r3, #64	@ 0x40
 800ac36:	4602      	mov	r2, r0
 800ac38:	4619      	mov	r1, r3
 800ac3a:	f8d1 c000 	ldr.w	ip, [r1]
 800ac3e:	684e      	ldr	r6, [r1, #4]
 800ac40:	688d      	ldr	r5, [r1, #8]
 800ac42:	68c9      	ldr	r1, [r1, #12]
 800ac44:	f8c2 c000 	str.w	ip, [r2]
 800ac48:	6056      	str	r6, [r2, #4]
 800ac4a:	6095      	str	r5, [r2, #8]
 800ac4c:	60d1      	str	r1, [r2, #12]
 800ac4e:	3310      	adds	r3, #16
 800ac50:	3010      	adds	r0, #16
 800ac52:	42a3      	cmp	r3, r4
 800ac54:	d1ef      	bne.n	800ac36 <CUSTOM_HID_OutEvent_FS+0x1a>

	flag_rx = 1;
 800ac56:	4b05      	ldr	r3, [pc, #20]	@ (800ac6c <CUSTOM_HID_OutEvent_FS+0x50>)
 800ac58:	2201      	movs	r2, #1
 800ac5a:	701a      	strb	r2, [r3, #0]

	return (USBD_OK);
 800ac5c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ac5e:	4618      	mov	r0, r3
 800ac60:	3708      	adds	r7, #8
 800ac62:	46bd      	mov	sp, r7
 800ac64:	bcf0      	pop	{r4, r5, r6, r7}
 800ac66:	4770      	bx	lr
 800ac68:	200002f0 	.word	0x200002f0
 800ac6c:	20000330 	.word	0x20000330

0800ac70 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac70:	b480      	push	{r7}
 800ac72:	b083      	sub	sp, #12
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	4603      	mov	r3, r0
 800ac78:	6039      	str	r1, [r7, #0]
 800ac7a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	2212      	movs	r2, #18
 800ac80:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ac82:	4b03      	ldr	r3, [pc, #12]	@ (800ac90 <USBD_FS_DeviceDescriptor+0x20>)
}
 800ac84:	4618      	mov	r0, r3
 800ac86:	370c      	adds	r7, #12
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8e:	4770      	bx	lr
 800ac90:	200000d8 	.word	0x200000d8

0800ac94 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac94:	b480      	push	{r7}
 800ac96:	b083      	sub	sp, #12
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	4603      	mov	r3, r0
 800ac9c:	6039      	str	r1, [r7, #0]
 800ac9e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800aca0:	683b      	ldr	r3, [r7, #0]
 800aca2:	2204      	movs	r2, #4
 800aca4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800aca6:	4b03      	ldr	r3, [pc, #12]	@ (800acb4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800aca8:	4618      	mov	r0, r3
 800acaa:	370c      	adds	r7, #12
 800acac:	46bd      	mov	sp, r7
 800acae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb2:	4770      	bx	lr
 800acb4:	200000ec 	.word	0x200000ec

0800acb8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800acb8:	b580      	push	{r7, lr}
 800acba:	b082      	sub	sp, #8
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	4603      	mov	r3, r0
 800acc0:	6039      	str	r1, [r7, #0]
 800acc2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800acc4:	79fb      	ldrb	r3, [r7, #7]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d105      	bne.n	800acd6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800acca:	683a      	ldr	r2, [r7, #0]
 800accc:	4907      	ldr	r1, [pc, #28]	@ (800acec <USBD_FS_ProductStrDescriptor+0x34>)
 800acce:	4808      	ldr	r0, [pc, #32]	@ (800acf0 <USBD_FS_ProductStrDescriptor+0x38>)
 800acd0:	f7ff fe84 	bl	800a9dc <USBD_GetString>
 800acd4:	e004      	b.n	800ace0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800acd6:	683a      	ldr	r2, [r7, #0]
 800acd8:	4904      	ldr	r1, [pc, #16]	@ (800acec <USBD_FS_ProductStrDescriptor+0x34>)
 800acda:	4805      	ldr	r0, [pc, #20]	@ (800acf0 <USBD_FS_ProductStrDescriptor+0x38>)
 800acdc:	f7ff fe7e 	bl	800a9dc <USBD_GetString>
  }
  return USBD_StrDesc;
 800ace0:	4b02      	ldr	r3, [pc, #8]	@ (800acec <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ace2:	4618      	mov	r0, r3
 800ace4:	3708      	adds	r7, #8
 800ace6:	46bd      	mov	sp, r7
 800ace8:	bd80      	pop	{r7, pc}
 800acea:	bf00      	nop
 800acec:	200008ec 	.word	0x200008ec
 800acf0:	0800e8d0 	.word	0x0800e8d0

0800acf4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800acf4:	b580      	push	{r7, lr}
 800acf6:	b082      	sub	sp, #8
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	4603      	mov	r3, r0
 800acfc:	6039      	str	r1, [r7, #0]
 800acfe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ad00:	683a      	ldr	r2, [r7, #0]
 800ad02:	4904      	ldr	r1, [pc, #16]	@ (800ad14 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ad04:	4804      	ldr	r0, [pc, #16]	@ (800ad18 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ad06:	f7ff fe69 	bl	800a9dc <USBD_GetString>
  return USBD_StrDesc;
 800ad0a:	4b02      	ldr	r3, [pc, #8]	@ (800ad14 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	3708      	adds	r7, #8
 800ad10:	46bd      	mov	sp, r7
 800ad12:	bd80      	pop	{r7, pc}
 800ad14:	200008ec 	.word	0x200008ec
 800ad18:	0800e8f0 	.word	0x0800e8f0

0800ad1c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b082      	sub	sp, #8
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	4603      	mov	r3, r0
 800ad24:	6039      	str	r1, [r7, #0]
 800ad26:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	221a      	movs	r2, #26
 800ad2c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ad2e:	f000 f843 	bl	800adb8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ad32:	4b02      	ldr	r3, [pc, #8]	@ (800ad3c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ad34:	4618      	mov	r0, r3
 800ad36:	3708      	adds	r7, #8
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	bd80      	pop	{r7, pc}
 800ad3c:	200000f0 	.word	0x200000f0

0800ad40 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b082      	sub	sp, #8
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	4603      	mov	r3, r0
 800ad48:	6039      	str	r1, [r7, #0]
 800ad4a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ad4c:	79fb      	ldrb	r3, [r7, #7]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d105      	bne.n	800ad5e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ad52:	683a      	ldr	r2, [r7, #0]
 800ad54:	4907      	ldr	r1, [pc, #28]	@ (800ad74 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ad56:	4808      	ldr	r0, [pc, #32]	@ (800ad78 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ad58:	f7ff fe40 	bl	800a9dc <USBD_GetString>
 800ad5c:	e004      	b.n	800ad68 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ad5e:	683a      	ldr	r2, [r7, #0]
 800ad60:	4904      	ldr	r1, [pc, #16]	@ (800ad74 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ad62:	4805      	ldr	r0, [pc, #20]	@ (800ad78 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ad64:	f7ff fe3a 	bl	800a9dc <USBD_GetString>
  }
  return USBD_StrDesc;
 800ad68:	4b02      	ldr	r3, [pc, #8]	@ (800ad74 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	3708      	adds	r7, #8
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	bd80      	pop	{r7, pc}
 800ad72:	bf00      	nop
 800ad74:	200008ec 	.word	0x200008ec
 800ad78:	0800e904 	.word	0x0800e904

0800ad7c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b082      	sub	sp, #8
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	4603      	mov	r3, r0
 800ad84:	6039      	str	r1, [r7, #0]
 800ad86:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ad88:	79fb      	ldrb	r3, [r7, #7]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d105      	bne.n	800ad9a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ad8e:	683a      	ldr	r2, [r7, #0]
 800ad90:	4907      	ldr	r1, [pc, #28]	@ (800adb0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ad92:	4808      	ldr	r0, [pc, #32]	@ (800adb4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ad94:	f7ff fe22 	bl	800a9dc <USBD_GetString>
 800ad98:	e004      	b.n	800ada4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ad9a:	683a      	ldr	r2, [r7, #0]
 800ad9c:	4904      	ldr	r1, [pc, #16]	@ (800adb0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ad9e:	4805      	ldr	r0, [pc, #20]	@ (800adb4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ada0:	f7ff fe1c 	bl	800a9dc <USBD_GetString>
  }
  return USBD_StrDesc;
 800ada4:	4b02      	ldr	r3, [pc, #8]	@ (800adb0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ada6:	4618      	mov	r0, r3
 800ada8:	3708      	adds	r7, #8
 800adaa:	46bd      	mov	sp, r7
 800adac:	bd80      	pop	{r7, pc}
 800adae:	bf00      	nop
 800adb0:	200008ec 	.word	0x200008ec
 800adb4:	0800e918 	.word	0x0800e918

0800adb8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b084      	sub	sp, #16
 800adbc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800adbe:	4b0f      	ldr	r3, [pc, #60]	@ (800adfc <Get_SerialNum+0x44>)
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800adc4:	4b0e      	ldr	r3, [pc, #56]	@ (800ae00 <Get_SerialNum+0x48>)
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800adca:	4b0e      	ldr	r3, [pc, #56]	@ (800ae04 <Get_SerialNum+0x4c>)
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800add0:	68fa      	ldr	r2, [r7, #12]
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	4413      	add	r3, r2
 800add6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	2b00      	cmp	r3, #0
 800addc:	d009      	beq.n	800adf2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800adde:	2208      	movs	r2, #8
 800ade0:	4909      	ldr	r1, [pc, #36]	@ (800ae08 <Get_SerialNum+0x50>)
 800ade2:	68f8      	ldr	r0, [r7, #12]
 800ade4:	f000 f814 	bl	800ae10 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ade8:	2204      	movs	r2, #4
 800adea:	4908      	ldr	r1, [pc, #32]	@ (800ae0c <Get_SerialNum+0x54>)
 800adec:	68b8      	ldr	r0, [r7, #8]
 800adee:	f000 f80f 	bl	800ae10 <IntToUnicode>
  }
}
 800adf2:	bf00      	nop
 800adf4:	3710      	adds	r7, #16
 800adf6:	46bd      	mov	sp, r7
 800adf8:	bd80      	pop	{r7, pc}
 800adfa:	bf00      	nop
 800adfc:	1fff7a10 	.word	0x1fff7a10
 800ae00:	1fff7a14 	.word	0x1fff7a14
 800ae04:	1fff7a18 	.word	0x1fff7a18
 800ae08:	200000f2 	.word	0x200000f2
 800ae0c:	20000102 	.word	0x20000102

0800ae10 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ae10:	b480      	push	{r7}
 800ae12:	b087      	sub	sp, #28
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	60f8      	str	r0, [r7, #12]
 800ae18:	60b9      	str	r1, [r7, #8]
 800ae1a:	4613      	mov	r3, r2
 800ae1c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ae1e:	2300      	movs	r3, #0
 800ae20:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ae22:	2300      	movs	r3, #0
 800ae24:	75fb      	strb	r3, [r7, #23]
 800ae26:	e027      	b.n	800ae78 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	0f1b      	lsrs	r3, r3, #28
 800ae2c:	2b09      	cmp	r3, #9
 800ae2e:	d80b      	bhi.n	800ae48 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	0f1b      	lsrs	r3, r3, #28
 800ae34:	b2da      	uxtb	r2, r3
 800ae36:	7dfb      	ldrb	r3, [r7, #23]
 800ae38:	005b      	lsls	r3, r3, #1
 800ae3a:	4619      	mov	r1, r3
 800ae3c:	68bb      	ldr	r3, [r7, #8]
 800ae3e:	440b      	add	r3, r1
 800ae40:	3230      	adds	r2, #48	@ 0x30
 800ae42:	b2d2      	uxtb	r2, r2
 800ae44:	701a      	strb	r2, [r3, #0]
 800ae46:	e00a      	b.n	800ae5e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	0f1b      	lsrs	r3, r3, #28
 800ae4c:	b2da      	uxtb	r2, r3
 800ae4e:	7dfb      	ldrb	r3, [r7, #23]
 800ae50:	005b      	lsls	r3, r3, #1
 800ae52:	4619      	mov	r1, r3
 800ae54:	68bb      	ldr	r3, [r7, #8]
 800ae56:	440b      	add	r3, r1
 800ae58:	3237      	adds	r2, #55	@ 0x37
 800ae5a:	b2d2      	uxtb	r2, r2
 800ae5c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	011b      	lsls	r3, r3, #4
 800ae62:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ae64:	7dfb      	ldrb	r3, [r7, #23]
 800ae66:	005b      	lsls	r3, r3, #1
 800ae68:	3301      	adds	r3, #1
 800ae6a:	68ba      	ldr	r2, [r7, #8]
 800ae6c:	4413      	add	r3, r2
 800ae6e:	2200      	movs	r2, #0
 800ae70:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ae72:	7dfb      	ldrb	r3, [r7, #23]
 800ae74:	3301      	adds	r3, #1
 800ae76:	75fb      	strb	r3, [r7, #23]
 800ae78:	7dfa      	ldrb	r2, [r7, #23]
 800ae7a:	79fb      	ldrb	r3, [r7, #7]
 800ae7c:	429a      	cmp	r2, r3
 800ae7e:	d3d3      	bcc.n	800ae28 <IntToUnicode+0x18>
  }
}
 800ae80:	bf00      	nop
 800ae82:	bf00      	nop
 800ae84:	371c      	adds	r7, #28
 800ae86:	46bd      	mov	sp, r7
 800ae88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8c:	4770      	bx	lr
	...

0800ae90 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b08a      	sub	sp, #40	@ 0x28
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ae98:	f107 0314 	add.w	r3, r7, #20
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	601a      	str	r2, [r3, #0]
 800aea0:	605a      	str	r2, [r3, #4]
 800aea2:	609a      	str	r2, [r3, #8]
 800aea4:	60da      	str	r2, [r3, #12]
 800aea6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aeb0:	d13a      	bne.n	800af28 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	613b      	str	r3, [r7, #16]
 800aeb6:	4b1e      	ldr	r3, [pc, #120]	@ (800af30 <HAL_PCD_MspInit+0xa0>)
 800aeb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aeba:	4a1d      	ldr	r2, [pc, #116]	@ (800af30 <HAL_PCD_MspInit+0xa0>)
 800aebc:	f043 0301 	orr.w	r3, r3, #1
 800aec0:	6313      	str	r3, [r2, #48]	@ 0x30
 800aec2:	4b1b      	ldr	r3, [pc, #108]	@ (800af30 <HAL_PCD_MspInit+0xa0>)
 800aec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aec6:	f003 0301 	and.w	r3, r3, #1
 800aeca:	613b      	str	r3, [r7, #16]
 800aecc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800aece:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800aed2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aed4:	2302      	movs	r3, #2
 800aed6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aed8:	2300      	movs	r3, #0
 800aeda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aedc:	2303      	movs	r3, #3
 800aede:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800aee0:	230a      	movs	r3, #10
 800aee2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aee4:	f107 0314 	add.w	r3, r7, #20
 800aee8:	4619      	mov	r1, r3
 800aeea:	4812      	ldr	r0, [pc, #72]	@ (800af34 <HAL_PCD_MspInit+0xa4>)
 800aeec:	f7f8 f814 	bl	8002f18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800aef0:	4b0f      	ldr	r3, [pc, #60]	@ (800af30 <HAL_PCD_MspInit+0xa0>)
 800aef2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aef4:	4a0e      	ldr	r2, [pc, #56]	@ (800af30 <HAL_PCD_MspInit+0xa0>)
 800aef6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aefa:	6353      	str	r3, [r2, #52]	@ 0x34
 800aefc:	2300      	movs	r3, #0
 800aefe:	60fb      	str	r3, [r7, #12]
 800af00:	4b0b      	ldr	r3, [pc, #44]	@ (800af30 <HAL_PCD_MspInit+0xa0>)
 800af02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af04:	4a0a      	ldr	r2, [pc, #40]	@ (800af30 <HAL_PCD_MspInit+0xa0>)
 800af06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800af0a:	6453      	str	r3, [r2, #68]	@ 0x44
 800af0c:	4b08      	ldr	r3, [pc, #32]	@ (800af30 <HAL_PCD_MspInit+0xa0>)
 800af0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800af14:	60fb      	str	r3, [r7, #12]
 800af16:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800af18:	2200      	movs	r2, #0
 800af1a:	2100      	movs	r1, #0
 800af1c:	2043      	movs	r0, #67	@ 0x43
 800af1e:	f7f7 ffc4 	bl	8002eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800af22:	2043      	movs	r0, #67	@ 0x43
 800af24:	f7f7 ffdd 	bl	8002ee2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800af28:	bf00      	nop
 800af2a:	3728      	adds	r7, #40	@ 0x28
 800af2c:	46bd      	mov	sp, r7
 800af2e:	bd80      	pop	{r7, pc}
 800af30:	40023800 	.word	0x40023800
 800af34:	40020000 	.word	0x40020000

0800af38 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b082      	sub	sp, #8
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800af4c:	4619      	mov	r1, r3
 800af4e:	4610      	mov	r0, r2
 800af50:	f7fe fbe1 	bl	8009716 <USBD_LL_SetupStage>
}
 800af54:	bf00      	nop
 800af56:	3708      	adds	r7, #8
 800af58:	46bd      	mov	sp, r7
 800af5a:	bd80      	pop	{r7, pc}

0800af5c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b082      	sub	sp, #8
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
 800af64:	460b      	mov	r3, r1
 800af66:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800af6e:	78fa      	ldrb	r2, [r7, #3]
 800af70:	6879      	ldr	r1, [r7, #4]
 800af72:	4613      	mov	r3, r2
 800af74:	00db      	lsls	r3, r3, #3
 800af76:	4413      	add	r3, r2
 800af78:	009b      	lsls	r3, r3, #2
 800af7a:	440b      	add	r3, r1
 800af7c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800af80:	681a      	ldr	r2, [r3, #0]
 800af82:	78fb      	ldrb	r3, [r7, #3]
 800af84:	4619      	mov	r1, r3
 800af86:	f7fe fc1b 	bl	80097c0 <USBD_LL_DataOutStage>
}
 800af8a:	bf00      	nop
 800af8c:	3708      	adds	r7, #8
 800af8e:	46bd      	mov	sp, r7
 800af90:	bd80      	pop	{r7, pc}

0800af92 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af92:	b580      	push	{r7, lr}
 800af94:	b082      	sub	sp, #8
 800af96:	af00      	add	r7, sp, #0
 800af98:	6078      	str	r0, [r7, #4]
 800af9a:	460b      	mov	r3, r1
 800af9c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800afa4:	78fa      	ldrb	r2, [r7, #3]
 800afa6:	6879      	ldr	r1, [r7, #4]
 800afa8:	4613      	mov	r3, r2
 800afaa:	00db      	lsls	r3, r3, #3
 800afac:	4413      	add	r3, r2
 800afae:	009b      	lsls	r3, r3, #2
 800afb0:	440b      	add	r3, r1
 800afb2:	3320      	adds	r3, #32
 800afb4:	681a      	ldr	r2, [r3, #0]
 800afb6:	78fb      	ldrb	r3, [r7, #3]
 800afb8:	4619      	mov	r1, r3
 800afba:	f7fe fcb4 	bl	8009926 <USBD_LL_DataInStage>
}
 800afbe:	bf00      	nop
 800afc0:	3708      	adds	r7, #8
 800afc2:	46bd      	mov	sp, r7
 800afc4:	bd80      	pop	{r7, pc}

0800afc6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afc6:	b580      	push	{r7, lr}
 800afc8:	b082      	sub	sp, #8
 800afca:	af00      	add	r7, sp, #0
 800afcc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800afd4:	4618      	mov	r0, r3
 800afd6:	f7fe fdee 	bl	8009bb6 <USBD_LL_SOF>
}
 800afda:	bf00      	nop
 800afdc:	3708      	adds	r7, #8
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}

0800afe2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afe2:	b580      	push	{r7, lr}
 800afe4:	b084      	sub	sp, #16
 800afe6:	af00      	add	r7, sp, #0
 800afe8:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800afea:	2301      	movs	r3, #1
 800afec:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	79db      	ldrb	r3, [r3, #7]
 800aff2:	2b02      	cmp	r3, #2
 800aff4:	d001      	beq.n	800affa <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800aff6:	f7f7 f853 	bl	80020a0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b000:	7bfa      	ldrb	r2, [r7, #15]
 800b002:	4611      	mov	r1, r2
 800b004:	4618      	mov	r0, r3
 800b006:	f7fe fd92 	bl	8009b2e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b010:	4618      	mov	r0, r3
 800b012:	f7fe fd3a 	bl	8009a8a <USBD_LL_Reset>
}
 800b016:	bf00      	nop
 800b018:	3710      	adds	r7, #16
 800b01a:	46bd      	mov	sp, r7
 800b01c:	bd80      	pop	{r7, pc}
	...

0800b020 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b082      	sub	sp, #8
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b02e:	4618      	mov	r0, r3
 800b030:	f7fe fd8d 	bl	8009b4e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	687a      	ldr	r2, [r7, #4]
 800b040:	6812      	ldr	r2, [r2, #0]
 800b042:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b046:	f043 0301 	orr.w	r3, r3, #1
 800b04a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	7adb      	ldrb	r3, [r3, #11]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d005      	beq.n	800b060 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b054:	4b04      	ldr	r3, [pc, #16]	@ (800b068 <HAL_PCD_SuspendCallback+0x48>)
 800b056:	691b      	ldr	r3, [r3, #16]
 800b058:	4a03      	ldr	r2, [pc, #12]	@ (800b068 <HAL_PCD_SuspendCallback+0x48>)
 800b05a:	f043 0306 	orr.w	r3, r3, #6
 800b05e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b060:	bf00      	nop
 800b062:	3708      	adds	r7, #8
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}
 800b068:	e000ed00 	.word	0xe000ed00

0800b06c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b06c:	b580      	push	{r7, lr}
 800b06e:	b082      	sub	sp, #8
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b07a:	4618      	mov	r0, r3
 800b07c:	f7fe fd83 	bl	8009b86 <USBD_LL_Resume>
}
 800b080:	bf00      	nop
 800b082:	3708      	adds	r7, #8
 800b084:	46bd      	mov	sp, r7
 800b086:	bd80      	pop	{r7, pc}

0800b088 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b082      	sub	sp, #8
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]
 800b090:	460b      	mov	r3, r1
 800b092:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b09a:	78fa      	ldrb	r2, [r7, #3]
 800b09c:	4611      	mov	r1, r2
 800b09e:	4618      	mov	r0, r3
 800b0a0:	f7fe fddb 	bl	8009c5a <USBD_LL_IsoOUTIncomplete>
}
 800b0a4:	bf00      	nop
 800b0a6:	3708      	adds	r7, #8
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	bd80      	pop	{r7, pc}

0800b0ac <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b082      	sub	sp, #8
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]
 800b0b4:	460b      	mov	r3, r1
 800b0b6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b0be:	78fa      	ldrb	r2, [r7, #3]
 800b0c0:	4611      	mov	r1, r2
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	f7fe fd97 	bl	8009bf6 <USBD_LL_IsoINIncomplete>
}
 800b0c8:	bf00      	nop
 800b0ca:	3708      	adds	r7, #8
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	bd80      	pop	{r7, pc}

0800b0d0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b082      	sub	sp, #8
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b0de:	4618      	mov	r0, r3
 800b0e0:	f7fe fded 	bl	8009cbe <USBD_LL_DevConnected>
}
 800b0e4:	bf00      	nop
 800b0e6:	3708      	adds	r7, #8
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	bd80      	pop	{r7, pc}

0800b0ec <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	b082      	sub	sp, #8
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	f7fe fdea 	bl	8009cd4 <USBD_LL_DevDisconnected>
}
 800b100:	bf00      	nop
 800b102:	3708      	adds	r7, #8
 800b104:	46bd      	mov	sp, r7
 800b106:	bd80      	pop	{r7, pc}

0800b108 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b082      	sub	sp, #8
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	781b      	ldrb	r3, [r3, #0]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d13c      	bne.n	800b192 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b118:	4a20      	ldr	r2, [pc, #128]	@ (800b19c <USBD_LL_Init+0x94>)
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	4a1e      	ldr	r2, [pc, #120]	@ (800b19c <USBD_LL_Init+0x94>)
 800b124:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b128:	4b1c      	ldr	r3, [pc, #112]	@ (800b19c <USBD_LL_Init+0x94>)
 800b12a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b12e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b130:	4b1a      	ldr	r3, [pc, #104]	@ (800b19c <USBD_LL_Init+0x94>)
 800b132:	2204      	movs	r2, #4
 800b134:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b136:	4b19      	ldr	r3, [pc, #100]	@ (800b19c <USBD_LL_Init+0x94>)
 800b138:	2202      	movs	r2, #2
 800b13a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b13c:	4b17      	ldr	r3, [pc, #92]	@ (800b19c <USBD_LL_Init+0x94>)
 800b13e:	2200      	movs	r2, #0
 800b140:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b142:	4b16      	ldr	r3, [pc, #88]	@ (800b19c <USBD_LL_Init+0x94>)
 800b144:	2202      	movs	r2, #2
 800b146:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b148:	4b14      	ldr	r3, [pc, #80]	@ (800b19c <USBD_LL_Init+0x94>)
 800b14a:	2200      	movs	r2, #0
 800b14c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b14e:	4b13      	ldr	r3, [pc, #76]	@ (800b19c <USBD_LL_Init+0x94>)
 800b150:	2200      	movs	r2, #0
 800b152:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b154:	4b11      	ldr	r3, [pc, #68]	@ (800b19c <USBD_LL_Init+0x94>)
 800b156:	2200      	movs	r2, #0
 800b158:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b15a:	4b10      	ldr	r3, [pc, #64]	@ (800b19c <USBD_LL_Init+0x94>)
 800b15c:	2200      	movs	r2, #0
 800b15e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b160:	4b0e      	ldr	r3, [pc, #56]	@ (800b19c <USBD_LL_Init+0x94>)
 800b162:	2200      	movs	r2, #0
 800b164:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b166:	480d      	ldr	r0, [pc, #52]	@ (800b19c <USBD_LL_Init+0x94>)
 800b168:	f7f9 f886 	bl	8004278 <HAL_PCD_Init>
 800b16c:	4603      	mov	r3, r0
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d001      	beq.n	800b176 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b172:	f7f6 ff95 	bl	80020a0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b176:	2180      	movs	r1, #128	@ 0x80
 800b178:	4808      	ldr	r0, [pc, #32]	@ (800b19c <USBD_LL_Init+0x94>)
 800b17a:	f7fa fa98 	bl	80056ae <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b17e:	2240      	movs	r2, #64	@ 0x40
 800b180:	2100      	movs	r1, #0
 800b182:	4806      	ldr	r0, [pc, #24]	@ (800b19c <USBD_LL_Init+0x94>)
 800b184:	f7fa fa4c 	bl	8005620 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b188:	2280      	movs	r2, #128	@ 0x80
 800b18a:	2101      	movs	r1, #1
 800b18c:	4803      	ldr	r0, [pc, #12]	@ (800b19c <USBD_LL_Init+0x94>)
 800b18e:	f7fa fa47 	bl	8005620 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b192:	2300      	movs	r3, #0
}
 800b194:	4618      	mov	r0, r3
 800b196:	3708      	adds	r7, #8
 800b198:	46bd      	mov	sp, r7
 800b19a:	bd80      	pop	{r7, pc}
 800b19c:	20000aec 	.word	0x20000aec

0800b1a0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b084      	sub	sp, #16
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f7f9 f96d 	bl	8004496 <HAL_PCD_Start>
 800b1bc:	4603      	mov	r3, r0
 800b1be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b1c0:	7bfb      	ldrb	r3, [r7, #15]
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	f000 f930 	bl	800b428 <USBD_Get_USB_Status>
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b1cc:	7bbb      	ldrb	r3, [r7, #14]
}
 800b1ce:	4618      	mov	r0, r3
 800b1d0:	3710      	adds	r7, #16
 800b1d2:	46bd      	mov	sp, r7
 800b1d4:	bd80      	pop	{r7, pc}

0800b1d6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b1d6:	b580      	push	{r7, lr}
 800b1d8:	b084      	sub	sp, #16
 800b1da:	af00      	add	r7, sp, #0
 800b1dc:	6078      	str	r0, [r7, #4]
 800b1de:	4608      	mov	r0, r1
 800b1e0:	4611      	mov	r1, r2
 800b1e2:	461a      	mov	r2, r3
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	70fb      	strb	r3, [r7, #3]
 800b1e8:	460b      	mov	r3, r1
 800b1ea:	70bb      	strb	r3, [r7, #2]
 800b1ec:	4613      	mov	r3, r2
 800b1ee:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b1fe:	78bb      	ldrb	r3, [r7, #2]
 800b200:	883a      	ldrh	r2, [r7, #0]
 800b202:	78f9      	ldrb	r1, [r7, #3]
 800b204:	f7f9 fe41 	bl	8004e8a <HAL_PCD_EP_Open>
 800b208:	4603      	mov	r3, r0
 800b20a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b20c:	7bfb      	ldrb	r3, [r7, #15]
 800b20e:	4618      	mov	r0, r3
 800b210:	f000 f90a 	bl	800b428 <USBD_Get_USB_Status>
 800b214:	4603      	mov	r3, r0
 800b216:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b218:	7bbb      	ldrb	r3, [r7, #14]
}
 800b21a:	4618      	mov	r0, r3
 800b21c:	3710      	adds	r7, #16
 800b21e:	46bd      	mov	sp, r7
 800b220:	bd80      	pop	{r7, pc}

0800b222 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b222:	b580      	push	{r7, lr}
 800b224:	b084      	sub	sp, #16
 800b226:	af00      	add	r7, sp, #0
 800b228:	6078      	str	r0, [r7, #4]
 800b22a:	460b      	mov	r3, r1
 800b22c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b22e:	2300      	movs	r3, #0
 800b230:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b232:	2300      	movs	r3, #0
 800b234:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b23c:	78fa      	ldrb	r2, [r7, #3]
 800b23e:	4611      	mov	r1, r2
 800b240:	4618      	mov	r0, r3
 800b242:	f7f9 fe8a 	bl	8004f5a <HAL_PCD_EP_Close>
 800b246:	4603      	mov	r3, r0
 800b248:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b24a:	7bfb      	ldrb	r3, [r7, #15]
 800b24c:	4618      	mov	r0, r3
 800b24e:	f000 f8eb 	bl	800b428 <USBD_Get_USB_Status>
 800b252:	4603      	mov	r3, r0
 800b254:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b256:	7bbb      	ldrb	r3, [r7, #14]
}
 800b258:	4618      	mov	r0, r3
 800b25a:	3710      	adds	r7, #16
 800b25c:	46bd      	mov	sp, r7
 800b25e:	bd80      	pop	{r7, pc}

0800b260 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b260:	b580      	push	{r7, lr}
 800b262:	b084      	sub	sp, #16
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
 800b268:	460b      	mov	r3, r1
 800b26a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b26c:	2300      	movs	r3, #0
 800b26e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b270:	2300      	movs	r3, #0
 800b272:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b27a:	78fa      	ldrb	r2, [r7, #3]
 800b27c:	4611      	mov	r1, r2
 800b27e:	4618      	mov	r0, r3
 800b280:	f7f9 ff2a 	bl	80050d8 <HAL_PCD_EP_SetStall>
 800b284:	4603      	mov	r3, r0
 800b286:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b288:	7bfb      	ldrb	r3, [r7, #15]
 800b28a:	4618      	mov	r0, r3
 800b28c:	f000 f8cc 	bl	800b428 <USBD_Get_USB_Status>
 800b290:	4603      	mov	r3, r0
 800b292:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b294:	7bbb      	ldrb	r3, [r7, #14]
}
 800b296:	4618      	mov	r0, r3
 800b298:	3710      	adds	r7, #16
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bd80      	pop	{r7, pc}

0800b29e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b29e:	b580      	push	{r7, lr}
 800b2a0:	b084      	sub	sp, #16
 800b2a2:	af00      	add	r7, sp, #0
 800b2a4:	6078      	str	r0, [r7, #4]
 800b2a6:	460b      	mov	r3, r1
 800b2a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b2b8:	78fa      	ldrb	r2, [r7, #3]
 800b2ba:	4611      	mov	r1, r2
 800b2bc:	4618      	mov	r0, r3
 800b2be:	f7f9 ff6e 	bl	800519e <HAL_PCD_EP_ClrStall>
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b2c6:	7bfb      	ldrb	r3, [r7, #15]
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	f000 f8ad 	bl	800b428 <USBD_Get_USB_Status>
 800b2ce:	4603      	mov	r3, r0
 800b2d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b2d2:	7bbb      	ldrb	r3, [r7, #14]
}
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	3710      	adds	r7, #16
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bd80      	pop	{r7, pc}

0800b2dc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b2dc:	b480      	push	{r7}
 800b2de:	b085      	sub	sp, #20
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
 800b2e4:	460b      	mov	r3, r1
 800b2e6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b2ee:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b2f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	da0b      	bge.n	800b310 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b2f8:	78fb      	ldrb	r3, [r7, #3]
 800b2fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b2fe:	68f9      	ldr	r1, [r7, #12]
 800b300:	4613      	mov	r3, r2
 800b302:	00db      	lsls	r3, r3, #3
 800b304:	4413      	add	r3, r2
 800b306:	009b      	lsls	r3, r3, #2
 800b308:	440b      	add	r3, r1
 800b30a:	3316      	adds	r3, #22
 800b30c:	781b      	ldrb	r3, [r3, #0]
 800b30e:	e00b      	b.n	800b328 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b310:	78fb      	ldrb	r3, [r7, #3]
 800b312:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b316:	68f9      	ldr	r1, [r7, #12]
 800b318:	4613      	mov	r3, r2
 800b31a:	00db      	lsls	r3, r3, #3
 800b31c:	4413      	add	r3, r2
 800b31e:	009b      	lsls	r3, r3, #2
 800b320:	440b      	add	r3, r1
 800b322:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b326:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b328:	4618      	mov	r0, r3
 800b32a:	3714      	adds	r7, #20
 800b32c:	46bd      	mov	sp, r7
 800b32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b332:	4770      	bx	lr

0800b334 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b334:	b580      	push	{r7, lr}
 800b336:	b084      	sub	sp, #16
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
 800b33c:	460b      	mov	r3, r1
 800b33e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b340:	2300      	movs	r3, #0
 800b342:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b344:	2300      	movs	r3, #0
 800b346:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b34e:	78fa      	ldrb	r2, [r7, #3]
 800b350:	4611      	mov	r1, r2
 800b352:	4618      	mov	r0, r3
 800b354:	f7f9 fd75 	bl	8004e42 <HAL_PCD_SetAddress>
 800b358:	4603      	mov	r3, r0
 800b35a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b35c:	7bfb      	ldrb	r3, [r7, #15]
 800b35e:	4618      	mov	r0, r3
 800b360:	f000 f862 	bl	800b428 <USBD_Get_USB_Status>
 800b364:	4603      	mov	r3, r0
 800b366:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b368:	7bbb      	ldrb	r3, [r7, #14]
}
 800b36a:	4618      	mov	r0, r3
 800b36c:	3710      	adds	r7, #16
 800b36e:	46bd      	mov	sp, r7
 800b370:	bd80      	pop	{r7, pc}

0800b372 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b372:	b580      	push	{r7, lr}
 800b374:	b086      	sub	sp, #24
 800b376:	af00      	add	r7, sp, #0
 800b378:	60f8      	str	r0, [r7, #12]
 800b37a:	607a      	str	r2, [r7, #4]
 800b37c:	603b      	str	r3, [r7, #0]
 800b37e:	460b      	mov	r3, r1
 800b380:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b382:	2300      	movs	r3, #0
 800b384:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b386:	2300      	movs	r3, #0
 800b388:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b390:	7af9      	ldrb	r1, [r7, #11]
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	687a      	ldr	r2, [r7, #4]
 800b396:	f7f9 fe65 	bl	8005064 <HAL_PCD_EP_Transmit>
 800b39a:	4603      	mov	r3, r0
 800b39c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b39e:	7dfb      	ldrb	r3, [r7, #23]
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	f000 f841 	bl	800b428 <USBD_Get_USB_Status>
 800b3a6:	4603      	mov	r3, r0
 800b3a8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b3aa:	7dbb      	ldrb	r3, [r7, #22]
}
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	3718      	adds	r7, #24
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	bd80      	pop	{r7, pc}

0800b3b4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b3b4:	b580      	push	{r7, lr}
 800b3b6:	b086      	sub	sp, #24
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	60f8      	str	r0, [r7, #12]
 800b3bc:	607a      	str	r2, [r7, #4]
 800b3be:	603b      	str	r3, [r7, #0]
 800b3c0:	460b      	mov	r3, r1
 800b3c2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b3d2:	7af9      	ldrb	r1, [r7, #11]
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	687a      	ldr	r2, [r7, #4]
 800b3d8:	f7f9 fe09 	bl	8004fee <HAL_PCD_EP_Receive>
 800b3dc:	4603      	mov	r3, r0
 800b3de:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b3e0:	7dfb      	ldrb	r3, [r7, #23]
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	f000 f820 	bl	800b428 <USBD_Get_USB_Status>
 800b3e8:	4603      	mov	r3, r0
 800b3ea:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b3ec:	7dbb      	ldrb	r3, [r7, #22]
}
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	3718      	adds	r7, #24
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	bd80      	pop	{r7, pc}
	...

0800b3f8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b3f8:	b480      	push	{r7}
 800b3fa:	b083      	sub	sp, #12
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 800b400:	4b03      	ldr	r3, [pc, #12]	@ (800b410 <USBD_static_malloc+0x18>)
}
 800b402:	4618      	mov	r0, r3
 800b404:	370c      	adds	r7, #12
 800b406:	46bd      	mov	sp, r7
 800b408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40c:	4770      	bx	lr
 800b40e:	bf00      	nop
 800b410:	20000fd0 	.word	0x20000fd0

0800b414 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b414:	b480      	push	{r7}
 800b416:	b083      	sub	sp, #12
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]

}
 800b41c:	bf00      	nop
 800b41e:	370c      	adds	r7, #12
 800b420:	46bd      	mov	sp, r7
 800b422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b426:	4770      	bx	lr

0800b428 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b428:	b480      	push	{r7}
 800b42a:	b085      	sub	sp, #20
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	4603      	mov	r3, r0
 800b430:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b432:	2300      	movs	r3, #0
 800b434:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b436:	79fb      	ldrb	r3, [r7, #7]
 800b438:	2b03      	cmp	r3, #3
 800b43a:	d817      	bhi.n	800b46c <USBD_Get_USB_Status+0x44>
 800b43c:	a201      	add	r2, pc, #4	@ (adr r2, 800b444 <USBD_Get_USB_Status+0x1c>)
 800b43e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b442:	bf00      	nop
 800b444:	0800b455 	.word	0x0800b455
 800b448:	0800b45b 	.word	0x0800b45b
 800b44c:	0800b461 	.word	0x0800b461
 800b450:	0800b467 	.word	0x0800b467
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b454:	2300      	movs	r3, #0
 800b456:	73fb      	strb	r3, [r7, #15]
    break;
 800b458:	e00b      	b.n	800b472 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b45a:	2303      	movs	r3, #3
 800b45c:	73fb      	strb	r3, [r7, #15]
    break;
 800b45e:	e008      	b.n	800b472 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b460:	2301      	movs	r3, #1
 800b462:	73fb      	strb	r3, [r7, #15]
    break;
 800b464:	e005      	b.n	800b472 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b466:	2303      	movs	r3, #3
 800b468:	73fb      	strb	r3, [r7, #15]
    break;
 800b46a:	e002      	b.n	800b472 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b46c:	2303      	movs	r3, #3
 800b46e:	73fb      	strb	r3, [r7, #15]
    break;
 800b470:	bf00      	nop
  }
  return usb_status;
 800b472:	7bfb      	ldrb	r3, [r7, #15]
}
 800b474:	4618      	mov	r0, r3
 800b476:	3714      	adds	r7, #20
 800b478:	46bd      	mov	sp, r7
 800b47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47e:	4770      	bx	lr

0800b480 <__cvt>:
 800b480:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b484:	ec57 6b10 	vmov	r6, r7, d0
 800b488:	2f00      	cmp	r7, #0
 800b48a:	460c      	mov	r4, r1
 800b48c:	4619      	mov	r1, r3
 800b48e:	463b      	mov	r3, r7
 800b490:	bfbb      	ittet	lt
 800b492:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b496:	461f      	movlt	r7, r3
 800b498:	2300      	movge	r3, #0
 800b49a:	232d      	movlt	r3, #45	@ 0x2d
 800b49c:	700b      	strb	r3, [r1, #0]
 800b49e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b4a0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b4a4:	4691      	mov	r9, r2
 800b4a6:	f023 0820 	bic.w	r8, r3, #32
 800b4aa:	bfbc      	itt	lt
 800b4ac:	4632      	movlt	r2, r6
 800b4ae:	4616      	movlt	r6, r2
 800b4b0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b4b4:	d005      	beq.n	800b4c2 <__cvt+0x42>
 800b4b6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b4ba:	d100      	bne.n	800b4be <__cvt+0x3e>
 800b4bc:	3401      	adds	r4, #1
 800b4be:	2102      	movs	r1, #2
 800b4c0:	e000      	b.n	800b4c4 <__cvt+0x44>
 800b4c2:	2103      	movs	r1, #3
 800b4c4:	ab03      	add	r3, sp, #12
 800b4c6:	9301      	str	r3, [sp, #4]
 800b4c8:	ab02      	add	r3, sp, #8
 800b4ca:	9300      	str	r3, [sp, #0]
 800b4cc:	ec47 6b10 	vmov	d0, r6, r7
 800b4d0:	4653      	mov	r3, sl
 800b4d2:	4622      	mov	r2, r4
 800b4d4:	f000 ff3c 	bl	800c350 <_dtoa_r>
 800b4d8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b4dc:	4605      	mov	r5, r0
 800b4de:	d119      	bne.n	800b514 <__cvt+0x94>
 800b4e0:	f019 0f01 	tst.w	r9, #1
 800b4e4:	d00e      	beq.n	800b504 <__cvt+0x84>
 800b4e6:	eb00 0904 	add.w	r9, r0, r4
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	4630      	mov	r0, r6
 800b4f0:	4639      	mov	r1, r7
 800b4f2:	f7f5 faf1 	bl	8000ad8 <__aeabi_dcmpeq>
 800b4f6:	b108      	cbz	r0, 800b4fc <__cvt+0x7c>
 800b4f8:	f8cd 900c 	str.w	r9, [sp, #12]
 800b4fc:	2230      	movs	r2, #48	@ 0x30
 800b4fe:	9b03      	ldr	r3, [sp, #12]
 800b500:	454b      	cmp	r3, r9
 800b502:	d31e      	bcc.n	800b542 <__cvt+0xc2>
 800b504:	9b03      	ldr	r3, [sp, #12]
 800b506:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b508:	1b5b      	subs	r3, r3, r5
 800b50a:	4628      	mov	r0, r5
 800b50c:	6013      	str	r3, [r2, #0]
 800b50e:	b004      	add	sp, #16
 800b510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b514:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b518:	eb00 0904 	add.w	r9, r0, r4
 800b51c:	d1e5      	bne.n	800b4ea <__cvt+0x6a>
 800b51e:	7803      	ldrb	r3, [r0, #0]
 800b520:	2b30      	cmp	r3, #48	@ 0x30
 800b522:	d10a      	bne.n	800b53a <__cvt+0xba>
 800b524:	2200      	movs	r2, #0
 800b526:	2300      	movs	r3, #0
 800b528:	4630      	mov	r0, r6
 800b52a:	4639      	mov	r1, r7
 800b52c:	f7f5 fad4 	bl	8000ad8 <__aeabi_dcmpeq>
 800b530:	b918      	cbnz	r0, 800b53a <__cvt+0xba>
 800b532:	f1c4 0401 	rsb	r4, r4, #1
 800b536:	f8ca 4000 	str.w	r4, [sl]
 800b53a:	f8da 3000 	ldr.w	r3, [sl]
 800b53e:	4499      	add	r9, r3
 800b540:	e7d3      	b.n	800b4ea <__cvt+0x6a>
 800b542:	1c59      	adds	r1, r3, #1
 800b544:	9103      	str	r1, [sp, #12]
 800b546:	701a      	strb	r2, [r3, #0]
 800b548:	e7d9      	b.n	800b4fe <__cvt+0x7e>

0800b54a <__exponent>:
 800b54a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b54c:	2900      	cmp	r1, #0
 800b54e:	bfba      	itte	lt
 800b550:	4249      	neglt	r1, r1
 800b552:	232d      	movlt	r3, #45	@ 0x2d
 800b554:	232b      	movge	r3, #43	@ 0x2b
 800b556:	2909      	cmp	r1, #9
 800b558:	7002      	strb	r2, [r0, #0]
 800b55a:	7043      	strb	r3, [r0, #1]
 800b55c:	dd29      	ble.n	800b5b2 <__exponent+0x68>
 800b55e:	f10d 0307 	add.w	r3, sp, #7
 800b562:	461d      	mov	r5, r3
 800b564:	270a      	movs	r7, #10
 800b566:	461a      	mov	r2, r3
 800b568:	fbb1 f6f7 	udiv	r6, r1, r7
 800b56c:	fb07 1416 	mls	r4, r7, r6, r1
 800b570:	3430      	adds	r4, #48	@ 0x30
 800b572:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b576:	460c      	mov	r4, r1
 800b578:	2c63      	cmp	r4, #99	@ 0x63
 800b57a:	f103 33ff 	add.w	r3, r3, #4294967295
 800b57e:	4631      	mov	r1, r6
 800b580:	dcf1      	bgt.n	800b566 <__exponent+0x1c>
 800b582:	3130      	adds	r1, #48	@ 0x30
 800b584:	1e94      	subs	r4, r2, #2
 800b586:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b58a:	1c41      	adds	r1, r0, #1
 800b58c:	4623      	mov	r3, r4
 800b58e:	42ab      	cmp	r3, r5
 800b590:	d30a      	bcc.n	800b5a8 <__exponent+0x5e>
 800b592:	f10d 0309 	add.w	r3, sp, #9
 800b596:	1a9b      	subs	r3, r3, r2
 800b598:	42ac      	cmp	r4, r5
 800b59a:	bf88      	it	hi
 800b59c:	2300      	movhi	r3, #0
 800b59e:	3302      	adds	r3, #2
 800b5a0:	4403      	add	r3, r0
 800b5a2:	1a18      	subs	r0, r3, r0
 800b5a4:	b003      	add	sp, #12
 800b5a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5a8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b5ac:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b5b0:	e7ed      	b.n	800b58e <__exponent+0x44>
 800b5b2:	2330      	movs	r3, #48	@ 0x30
 800b5b4:	3130      	adds	r1, #48	@ 0x30
 800b5b6:	7083      	strb	r3, [r0, #2]
 800b5b8:	70c1      	strb	r1, [r0, #3]
 800b5ba:	1d03      	adds	r3, r0, #4
 800b5bc:	e7f1      	b.n	800b5a2 <__exponent+0x58>
	...

0800b5c0 <_printf_float>:
 800b5c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5c4:	b08d      	sub	sp, #52	@ 0x34
 800b5c6:	460c      	mov	r4, r1
 800b5c8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b5cc:	4616      	mov	r6, r2
 800b5ce:	461f      	mov	r7, r3
 800b5d0:	4605      	mov	r5, r0
 800b5d2:	f000 fdad 	bl	800c130 <_localeconv_r>
 800b5d6:	6803      	ldr	r3, [r0, #0]
 800b5d8:	9304      	str	r3, [sp, #16]
 800b5da:	4618      	mov	r0, r3
 800b5dc:	f7f4 fe50 	bl	8000280 <strlen>
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b5e4:	f8d8 3000 	ldr.w	r3, [r8]
 800b5e8:	9005      	str	r0, [sp, #20]
 800b5ea:	3307      	adds	r3, #7
 800b5ec:	f023 0307 	bic.w	r3, r3, #7
 800b5f0:	f103 0208 	add.w	r2, r3, #8
 800b5f4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b5f8:	f8d4 b000 	ldr.w	fp, [r4]
 800b5fc:	f8c8 2000 	str.w	r2, [r8]
 800b600:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b604:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b608:	9307      	str	r3, [sp, #28]
 800b60a:	f8cd 8018 	str.w	r8, [sp, #24]
 800b60e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b612:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b616:	4b9c      	ldr	r3, [pc, #624]	@ (800b888 <_printf_float+0x2c8>)
 800b618:	f04f 32ff 	mov.w	r2, #4294967295
 800b61c:	f7f5 fa8e 	bl	8000b3c <__aeabi_dcmpun>
 800b620:	bb70      	cbnz	r0, 800b680 <_printf_float+0xc0>
 800b622:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b626:	4b98      	ldr	r3, [pc, #608]	@ (800b888 <_printf_float+0x2c8>)
 800b628:	f04f 32ff 	mov.w	r2, #4294967295
 800b62c:	f7f5 fa68 	bl	8000b00 <__aeabi_dcmple>
 800b630:	bb30      	cbnz	r0, 800b680 <_printf_float+0xc0>
 800b632:	2200      	movs	r2, #0
 800b634:	2300      	movs	r3, #0
 800b636:	4640      	mov	r0, r8
 800b638:	4649      	mov	r1, r9
 800b63a:	f7f5 fa57 	bl	8000aec <__aeabi_dcmplt>
 800b63e:	b110      	cbz	r0, 800b646 <_printf_float+0x86>
 800b640:	232d      	movs	r3, #45	@ 0x2d
 800b642:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b646:	4a91      	ldr	r2, [pc, #580]	@ (800b88c <_printf_float+0x2cc>)
 800b648:	4b91      	ldr	r3, [pc, #580]	@ (800b890 <_printf_float+0x2d0>)
 800b64a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b64e:	bf94      	ite	ls
 800b650:	4690      	movls	r8, r2
 800b652:	4698      	movhi	r8, r3
 800b654:	2303      	movs	r3, #3
 800b656:	6123      	str	r3, [r4, #16]
 800b658:	f02b 0304 	bic.w	r3, fp, #4
 800b65c:	6023      	str	r3, [r4, #0]
 800b65e:	f04f 0900 	mov.w	r9, #0
 800b662:	9700      	str	r7, [sp, #0]
 800b664:	4633      	mov	r3, r6
 800b666:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b668:	4621      	mov	r1, r4
 800b66a:	4628      	mov	r0, r5
 800b66c:	f000 f9d2 	bl	800ba14 <_printf_common>
 800b670:	3001      	adds	r0, #1
 800b672:	f040 808d 	bne.w	800b790 <_printf_float+0x1d0>
 800b676:	f04f 30ff 	mov.w	r0, #4294967295
 800b67a:	b00d      	add	sp, #52	@ 0x34
 800b67c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b680:	4642      	mov	r2, r8
 800b682:	464b      	mov	r3, r9
 800b684:	4640      	mov	r0, r8
 800b686:	4649      	mov	r1, r9
 800b688:	f7f5 fa58 	bl	8000b3c <__aeabi_dcmpun>
 800b68c:	b140      	cbz	r0, 800b6a0 <_printf_float+0xe0>
 800b68e:	464b      	mov	r3, r9
 800b690:	2b00      	cmp	r3, #0
 800b692:	bfbc      	itt	lt
 800b694:	232d      	movlt	r3, #45	@ 0x2d
 800b696:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b69a:	4a7e      	ldr	r2, [pc, #504]	@ (800b894 <_printf_float+0x2d4>)
 800b69c:	4b7e      	ldr	r3, [pc, #504]	@ (800b898 <_printf_float+0x2d8>)
 800b69e:	e7d4      	b.n	800b64a <_printf_float+0x8a>
 800b6a0:	6863      	ldr	r3, [r4, #4]
 800b6a2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b6a6:	9206      	str	r2, [sp, #24]
 800b6a8:	1c5a      	adds	r2, r3, #1
 800b6aa:	d13b      	bne.n	800b724 <_printf_float+0x164>
 800b6ac:	2306      	movs	r3, #6
 800b6ae:	6063      	str	r3, [r4, #4]
 800b6b0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	6022      	str	r2, [r4, #0]
 800b6b8:	9303      	str	r3, [sp, #12]
 800b6ba:	ab0a      	add	r3, sp, #40	@ 0x28
 800b6bc:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b6c0:	ab09      	add	r3, sp, #36	@ 0x24
 800b6c2:	9300      	str	r3, [sp, #0]
 800b6c4:	6861      	ldr	r1, [r4, #4]
 800b6c6:	ec49 8b10 	vmov	d0, r8, r9
 800b6ca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b6ce:	4628      	mov	r0, r5
 800b6d0:	f7ff fed6 	bl	800b480 <__cvt>
 800b6d4:	9b06      	ldr	r3, [sp, #24]
 800b6d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b6d8:	2b47      	cmp	r3, #71	@ 0x47
 800b6da:	4680      	mov	r8, r0
 800b6dc:	d129      	bne.n	800b732 <_printf_float+0x172>
 800b6de:	1cc8      	adds	r0, r1, #3
 800b6e0:	db02      	blt.n	800b6e8 <_printf_float+0x128>
 800b6e2:	6863      	ldr	r3, [r4, #4]
 800b6e4:	4299      	cmp	r1, r3
 800b6e6:	dd41      	ble.n	800b76c <_printf_float+0x1ac>
 800b6e8:	f1aa 0a02 	sub.w	sl, sl, #2
 800b6ec:	fa5f fa8a 	uxtb.w	sl, sl
 800b6f0:	3901      	subs	r1, #1
 800b6f2:	4652      	mov	r2, sl
 800b6f4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b6f8:	9109      	str	r1, [sp, #36]	@ 0x24
 800b6fa:	f7ff ff26 	bl	800b54a <__exponent>
 800b6fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b700:	1813      	adds	r3, r2, r0
 800b702:	2a01      	cmp	r2, #1
 800b704:	4681      	mov	r9, r0
 800b706:	6123      	str	r3, [r4, #16]
 800b708:	dc02      	bgt.n	800b710 <_printf_float+0x150>
 800b70a:	6822      	ldr	r2, [r4, #0]
 800b70c:	07d2      	lsls	r2, r2, #31
 800b70e:	d501      	bpl.n	800b714 <_printf_float+0x154>
 800b710:	3301      	adds	r3, #1
 800b712:	6123      	str	r3, [r4, #16]
 800b714:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d0a2      	beq.n	800b662 <_printf_float+0xa2>
 800b71c:	232d      	movs	r3, #45	@ 0x2d
 800b71e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b722:	e79e      	b.n	800b662 <_printf_float+0xa2>
 800b724:	9a06      	ldr	r2, [sp, #24]
 800b726:	2a47      	cmp	r2, #71	@ 0x47
 800b728:	d1c2      	bne.n	800b6b0 <_printf_float+0xf0>
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d1c0      	bne.n	800b6b0 <_printf_float+0xf0>
 800b72e:	2301      	movs	r3, #1
 800b730:	e7bd      	b.n	800b6ae <_printf_float+0xee>
 800b732:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b736:	d9db      	bls.n	800b6f0 <_printf_float+0x130>
 800b738:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b73c:	d118      	bne.n	800b770 <_printf_float+0x1b0>
 800b73e:	2900      	cmp	r1, #0
 800b740:	6863      	ldr	r3, [r4, #4]
 800b742:	dd0b      	ble.n	800b75c <_printf_float+0x19c>
 800b744:	6121      	str	r1, [r4, #16]
 800b746:	b913      	cbnz	r3, 800b74e <_printf_float+0x18e>
 800b748:	6822      	ldr	r2, [r4, #0]
 800b74a:	07d0      	lsls	r0, r2, #31
 800b74c:	d502      	bpl.n	800b754 <_printf_float+0x194>
 800b74e:	3301      	adds	r3, #1
 800b750:	440b      	add	r3, r1
 800b752:	6123      	str	r3, [r4, #16]
 800b754:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b756:	f04f 0900 	mov.w	r9, #0
 800b75a:	e7db      	b.n	800b714 <_printf_float+0x154>
 800b75c:	b913      	cbnz	r3, 800b764 <_printf_float+0x1a4>
 800b75e:	6822      	ldr	r2, [r4, #0]
 800b760:	07d2      	lsls	r2, r2, #31
 800b762:	d501      	bpl.n	800b768 <_printf_float+0x1a8>
 800b764:	3302      	adds	r3, #2
 800b766:	e7f4      	b.n	800b752 <_printf_float+0x192>
 800b768:	2301      	movs	r3, #1
 800b76a:	e7f2      	b.n	800b752 <_printf_float+0x192>
 800b76c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b770:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b772:	4299      	cmp	r1, r3
 800b774:	db05      	blt.n	800b782 <_printf_float+0x1c2>
 800b776:	6823      	ldr	r3, [r4, #0]
 800b778:	6121      	str	r1, [r4, #16]
 800b77a:	07d8      	lsls	r0, r3, #31
 800b77c:	d5ea      	bpl.n	800b754 <_printf_float+0x194>
 800b77e:	1c4b      	adds	r3, r1, #1
 800b780:	e7e7      	b.n	800b752 <_printf_float+0x192>
 800b782:	2900      	cmp	r1, #0
 800b784:	bfd4      	ite	le
 800b786:	f1c1 0202 	rsble	r2, r1, #2
 800b78a:	2201      	movgt	r2, #1
 800b78c:	4413      	add	r3, r2
 800b78e:	e7e0      	b.n	800b752 <_printf_float+0x192>
 800b790:	6823      	ldr	r3, [r4, #0]
 800b792:	055a      	lsls	r2, r3, #21
 800b794:	d407      	bmi.n	800b7a6 <_printf_float+0x1e6>
 800b796:	6923      	ldr	r3, [r4, #16]
 800b798:	4642      	mov	r2, r8
 800b79a:	4631      	mov	r1, r6
 800b79c:	4628      	mov	r0, r5
 800b79e:	47b8      	blx	r7
 800b7a0:	3001      	adds	r0, #1
 800b7a2:	d12b      	bne.n	800b7fc <_printf_float+0x23c>
 800b7a4:	e767      	b.n	800b676 <_printf_float+0xb6>
 800b7a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b7aa:	f240 80dd 	bls.w	800b968 <_printf_float+0x3a8>
 800b7ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	f7f5 f98f 	bl	8000ad8 <__aeabi_dcmpeq>
 800b7ba:	2800      	cmp	r0, #0
 800b7bc:	d033      	beq.n	800b826 <_printf_float+0x266>
 800b7be:	4a37      	ldr	r2, [pc, #220]	@ (800b89c <_printf_float+0x2dc>)
 800b7c0:	2301      	movs	r3, #1
 800b7c2:	4631      	mov	r1, r6
 800b7c4:	4628      	mov	r0, r5
 800b7c6:	47b8      	blx	r7
 800b7c8:	3001      	adds	r0, #1
 800b7ca:	f43f af54 	beq.w	800b676 <_printf_float+0xb6>
 800b7ce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b7d2:	4543      	cmp	r3, r8
 800b7d4:	db02      	blt.n	800b7dc <_printf_float+0x21c>
 800b7d6:	6823      	ldr	r3, [r4, #0]
 800b7d8:	07d8      	lsls	r0, r3, #31
 800b7da:	d50f      	bpl.n	800b7fc <_printf_float+0x23c>
 800b7dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7e0:	4631      	mov	r1, r6
 800b7e2:	4628      	mov	r0, r5
 800b7e4:	47b8      	blx	r7
 800b7e6:	3001      	adds	r0, #1
 800b7e8:	f43f af45 	beq.w	800b676 <_printf_float+0xb6>
 800b7ec:	f04f 0900 	mov.w	r9, #0
 800b7f0:	f108 38ff 	add.w	r8, r8, #4294967295
 800b7f4:	f104 0a1a 	add.w	sl, r4, #26
 800b7f8:	45c8      	cmp	r8, r9
 800b7fa:	dc09      	bgt.n	800b810 <_printf_float+0x250>
 800b7fc:	6823      	ldr	r3, [r4, #0]
 800b7fe:	079b      	lsls	r3, r3, #30
 800b800:	f100 8103 	bmi.w	800ba0a <_printf_float+0x44a>
 800b804:	68e0      	ldr	r0, [r4, #12]
 800b806:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b808:	4298      	cmp	r0, r3
 800b80a:	bfb8      	it	lt
 800b80c:	4618      	movlt	r0, r3
 800b80e:	e734      	b.n	800b67a <_printf_float+0xba>
 800b810:	2301      	movs	r3, #1
 800b812:	4652      	mov	r2, sl
 800b814:	4631      	mov	r1, r6
 800b816:	4628      	mov	r0, r5
 800b818:	47b8      	blx	r7
 800b81a:	3001      	adds	r0, #1
 800b81c:	f43f af2b 	beq.w	800b676 <_printf_float+0xb6>
 800b820:	f109 0901 	add.w	r9, r9, #1
 800b824:	e7e8      	b.n	800b7f8 <_printf_float+0x238>
 800b826:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b828:	2b00      	cmp	r3, #0
 800b82a:	dc39      	bgt.n	800b8a0 <_printf_float+0x2e0>
 800b82c:	4a1b      	ldr	r2, [pc, #108]	@ (800b89c <_printf_float+0x2dc>)
 800b82e:	2301      	movs	r3, #1
 800b830:	4631      	mov	r1, r6
 800b832:	4628      	mov	r0, r5
 800b834:	47b8      	blx	r7
 800b836:	3001      	adds	r0, #1
 800b838:	f43f af1d 	beq.w	800b676 <_printf_float+0xb6>
 800b83c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b840:	ea59 0303 	orrs.w	r3, r9, r3
 800b844:	d102      	bne.n	800b84c <_printf_float+0x28c>
 800b846:	6823      	ldr	r3, [r4, #0]
 800b848:	07d9      	lsls	r1, r3, #31
 800b84a:	d5d7      	bpl.n	800b7fc <_printf_float+0x23c>
 800b84c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b850:	4631      	mov	r1, r6
 800b852:	4628      	mov	r0, r5
 800b854:	47b8      	blx	r7
 800b856:	3001      	adds	r0, #1
 800b858:	f43f af0d 	beq.w	800b676 <_printf_float+0xb6>
 800b85c:	f04f 0a00 	mov.w	sl, #0
 800b860:	f104 0b1a 	add.w	fp, r4, #26
 800b864:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b866:	425b      	negs	r3, r3
 800b868:	4553      	cmp	r3, sl
 800b86a:	dc01      	bgt.n	800b870 <_printf_float+0x2b0>
 800b86c:	464b      	mov	r3, r9
 800b86e:	e793      	b.n	800b798 <_printf_float+0x1d8>
 800b870:	2301      	movs	r3, #1
 800b872:	465a      	mov	r2, fp
 800b874:	4631      	mov	r1, r6
 800b876:	4628      	mov	r0, r5
 800b878:	47b8      	blx	r7
 800b87a:	3001      	adds	r0, #1
 800b87c:	f43f aefb 	beq.w	800b676 <_printf_float+0xb6>
 800b880:	f10a 0a01 	add.w	sl, sl, #1
 800b884:	e7ee      	b.n	800b864 <_printf_float+0x2a4>
 800b886:	bf00      	nop
 800b888:	7fefffff 	.word	0x7fefffff
 800b88c:	0800e948 	.word	0x0800e948
 800b890:	0800e94c 	.word	0x0800e94c
 800b894:	0800e950 	.word	0x0800e950
 800b898:	0800e954 	.word	0x0800e954
 800b89c:	0800e958 	.word	0x0800e958
 800b8a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b8a2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b8a6:	4553      	cmp	r3, sl
 800b8a8:	bfa8      	it	ge
 800b8aa:	4653      	movge	r3, sl
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	4699      	mov	r9, r3
 800b8b0:	dc36      	bgt.n	800b920 <_printf_float+0x360>
 800b8b2:	f04f 0b00 	mov.w	fp, #0
 800b8b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b8ba:	f104 021a 	add.w	r2, r4, #26
 800b8be:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b8c0:	9306      	str	r3, [sp, #24]
 800b8c2:	eba3 0309 	sub.w	r3, r3, r9
 800b8c6:	455b      	cmp	r3, fp
 800b8c8:	dc31      	bgt.n	800b92e <_printf_float+0x36e>
 800b8ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8cc:	459a      	cmp	sl, r3
 800b8ce:	dc3a      	bgt.n	800b946 <_printf_float+0x386>
 800b8d0:	6823      	ldr	r3, [r4, #0]
 800b8d2:	07da      	lsls	r2, r3, #31
 800b8d4:	d437      	bmi.n	800b946 <_printf_float+0x386>
 800b8d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8d8:	ebaa 0903 	sub.w	r9, sl, r3
 800b8dc:	9b06      	ldr	r3, [sp, #24]
 800b8de:	ebaa 0303 	sub.w	r3, sl, r3
 800b8e2:	4599      	cmp	r9, r3
 800b8e4:	bfa8      	it	ge
 800b8e6:	4699      	movge	r9, r3
 800b8e8:	f1b9 0f00 	cmp.w	r9, #0
 800b8ec:	dc33      	bgt.n	800b956 <_printf_float+0x396>
 800b8ee:	f04f 0800 	mov.w	r8, #0
 800b8f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b8f6:	f104 0b1a 	add.w	fp, r4, #26
 800b8fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8fc:	ebaa 0303 	sub.w	r3, sl, r3
 800b900:	eba3 0309 	sub.w	r3, r3, r9
 800b904:	4543      	cmp	r3, r8
 800b906:	f77f af79 	ble.w	800b7fc <_printf_float+0x23c>
 800b90a:	2301      	movs	r3, #1
 800b90c:	465a      	mov	r2, fp
 800b90e:	4631      	mov	r1, r6
 800b910:	4628      	mov	r0, r5
 800b912:	47b8      	blx	r7
 800b914:	3001      	adds	r0, #1
 800b916:	f43f aeae 	beq.w	800b676 <_printf_float+0xb6>
 800b91a:	f108 0801 	add.w	r8, r8, #1
 800b91e:	e7ec      	b.n	800b8fa <_printf_float+0x33a>
 800b920:	4642      	mov	r2, r8
 800b922:	4631      	mov	r1, r6
 800b924:	4628      	mov	r0, r5
 800b926:	47b8      	blx	r7
 800b928:	3001      	adds	r0, #1
 800b92a:	d1c2      	bne.n	800b8b2 <_printf_float+0x2f2>
 800b92c:	e6a3      	b.n	800b676 <_printf_float+0xb6>
 800b92e:	2301      	movs	r3, #1
 800b930:	4631      	mov	r1, r6
 800b932:	4628      	mov	r0, r5
 800b934:	9206      	str	r2, [sp, #24]
 800b936:	47b8      	blx	r7
 800b938:	3001      	adds	r0, #1
 800b93a:	f43f ae9c 	beq.w	800b676 <_printf_float+0xb6>
 800b93e:	9a06      	ldr	r2, [sp, #24]
 800b940:	f10b 0b01 	add.w	fp, fp, #1
 800b944:	e7bb      	b.n	800b8be <_printf_float+0x2fe>
 800b946:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b94a:	4631      	mov	r1, r6
 800b94c:	4628      	mov	r0, r5
 800b94e:	47b8      	blx	r7
 800b950:	3001      	adds	r0, #1
 800b952:	d1c0      	bne.n	800b8d6 <_printf_float+0x316>
 800b954:	e68f      	b.n	800b676 <_printf_float+0xb6>
 800b956:	9a06      	ldr	r2, [sp, #24]
 800b958:	464b      	mov	r3, r9
 800b95a:	4442      	add	r2, r8
 800b95c:	4631      	mov	r1, r6
 800b95e:	4628      	mov	r0, r5
 800b960:	47b8      	blx	r7
 800b962:	3001      	adds	r0, #1
 800b964:	d1c3      	bne.n	800b8ee <_printf_float+0x32e>
 800b966:	e686      	b.n	800b676 <_printf_float+0xb6>
 800b968:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b96c:	f1ba 0f01 	cmp.w	sl, #1
 800b970:	dc01      	bgt.n	800b976 <_printf_float+0x3b6>
 800b972:	07db      	lsls	r3, r3, #31
 800b974:	d536      	bpl.n	800b9e4 <_printf_float+0x424>
 800b976:	2301      	movs	r3, #1
 800b978:	4642      	mov	r2, r8
 800b97a:	4631      	mov	r1, r6
 800b97c:	4628      	mov	r0, r5
 800b97e:	47b8      	blx	r7
 800b980:	3001      	adds	r0, #1
 800b982:	f43f ae78 	beq.w	800b676 <_printf_float+0xb6>
 800b986:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b98a:	4631      	mov	r1, r6
 800b98c:	4628      	mov	r0, r5
 800b98e:	47b8      	blx	r7
 800b990:	3001      	adds	r0, #1
 800b992:	f43f ae70 	beq.w	800b676 <_printf_float+0xb6>
 800b996:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b99a:	2200      	movs	r2, #0
 800b99c:	2300      	movs	r3, #0
 800b99e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b9a2:	f7f5 f899 	bl	8000ad8 <__aeabi_dcmpeq>
 800b9a6:	b9c0      	cbnz	r0, 800b9da <_printf_float+0x41a>
 800b9a8:	4653      	mov	r3, sl
 800b9aa:	f108 0201 	add.w	r2, r8, #1
 800b9ae:	4631      	mov	r1, r6
 800b9b0:	4628      	mov	r0, r5
 800b9b2:	47b8      	blx	r7
 800b9b4:	3001      	adds	r0, #1
 800b9b6:	d10c      	bne.n	800b9d2 <_printf_float+0x412>
 800b9b8:	e65d      	b.n	800b676 <_printf_float+0xb6>
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	465a      	mov	r2, fp
 800b9be:	4631      	mov	r1, r6
 800b9c0:	4628      	mov	r0, r5
 800b9c2:	47b8      	blx	r7
 800b9c4:	3001      	adds	r0, #1
 800b9c6:	f43f ae56 	beq.w	800b676 <_printf_float+0xb6>
 800b9ca:	f108 0801 	add.w	r8, r8, #1
 800b9ce:	45d0      	cmp	r8, sl
 800b9d0:	dbf3      	blt.n	800b9ba <_printf_float+0x3fa>
 800b9d2:	464b      	mov	r3, r9
 800b9d4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b9d8:	e6df      	b.n	800b79a <_printf_float+0x1da>
 800b9da:	f04f 0800 	mov.w	r8, #0
 800b9de:	f104 0b1a 	add.w	fp, r4, #26
 800b9e2:	e7f4      	b.n	800b9ce <_printf_float+0x40e>
 800b9e4:	2301      	movs	r3, #1
 800b9e6:	4642      	mov	r2, r8
 800b9e8:	e7e1      	b.n	800b9ae <_printf_float+0x3ee>
 800b9ea:	2301      	movs	r3, #1
 800b9ec:	464a      	mov	r2, r9
 800b9ee:	4631      	mov	r1, r6
 800b9f0:	4628      	mov	r0, r5
 800b9f2:	47b8      	blx	r7
 800b9f4:	3001      	adds	r0, #1
 800b9f6:	f43f ae3e 	beq.w	800b676 <_printf_float+0xb6>
 800b9fa:	f108 0801 	add.w	r8, r8, #1
 800b9fe:	68e3      	ldr	r3, [r4, #12]
 800ba00:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ba02:	1a5b      	subs	r3, r3, r1
 800ba04:	4543      	cmp	r3, r8
 800ba06:	dcf0      	bgt.n	800b9ea <_printf_float+0x42a>
 800ba08:	e6fc      	b.n	800b804 <_printf_float+0x244>
 800ba0a:	f04f 0800 	mov.w	r8, #0
 800ba0e:	f104 0919 	add.w	r9, r4, #25
 800ba12:	e7f4      	b.n	800b9fe <_printf_float+0x43e>

0800ba14 <_printf_common>:
 800ba14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba18:	4616      	mov	r6, r2
 800ba1a:	4698      	mov	r8, r3
 800ba1c:	688a      	ldr	r2, [r1, #8]
 800ba1e:	690b      	ldr	r3, [r1, #16]
 800ba20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ba24:	4293      	cmp	r3, r2
 800ba26:	bfb8      	it	lt
 800ba28:	4613      	movlt	r3, r2
 800ba2a:	6033      	str	r3, [r6, #0]
 800ba2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ba30:	4607      	mov	r7, r0
 800ba32:	460c      	mov	r4, r1
 800ba34:	b10a      	cbz	r2, 800ba3a <_printf_common+0x26>
 800ba36:	3301      	adds	r3, #1
 800ba38:	6033      	str	r3, [r6, #0]
 800ba3a:	6823      	ldr	r3, [r4, #0]
 800ba3c:	0699      	lsls	r1, r3, #26
 800ba3e:	bf42      	ittt	mi
 800ba40:	6833      	ldrmi	r3, [r6, #0]
 800ba42:	3302      	addmi	r3, #2
 800ba44:	6033      	strmi	r3, [r6, #0]
 800ba46:	6825      	ldr	r5, [r4, #0]
 800ba48:	f015 0506 	ands.w	r5, r5, #6
 800ba4c:	d106      	bne.n	800ba5c <_printf_common+0x48>
 800ba4e:	f104 0a19 	add.w	sl, r4, #25
 800ba52:	68e3      	ldr	r3, [r4, #12]
 800ba54:	6832      	ldr	r2, [r6, #0]
 800ba56:	1a9b      	subs	r3, r3, r2
 800ba58:	42ab      	cmp	r3, r5
 800ba5a:	dc26      	bgt.n	800baaa <_printf_common+0x96>
 800ba5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ba60:	6822      	ldr	r2, [r4, #0]
 800ba62:	3b00      	subs	r3, #0
 800ba64:	bf18      	it	ne
 800ba66:	2301      	movne	r3, #1
 800ba68:	0692      	lsls	r2, r2, #26
 800ba6a:	d42b      	bmi.n	800bac4 <_printf_common+0xb0>
 800ba6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ba70:	4641      	mov	r1, r8
 800ba72:	4638      	mov	r0, r7
 800ba74:	47c8      	blx	r9
 800ba76:	3001      	adds	r0, #1
 800ba78:	d01e      	beq.n	800bab8 <_printf_common+0xa4>
 800ba7a:	6823      	ldr	r3, [r4, #0]
 800ba7c:	6922      	ldr	r2, [r4, #16]
 800ba7e:	f003 0306 	and.w	r3, r3, #6
 800ba82:	2b04      	cmp	r3, #4
 800ba84:	bf02      	ittt	eq
 800ba86:	68e5      	ldreq	r5, [r4, #12]
 800ba88:	6833      	ldreq	r3, [r6, #0]
 800ba8a:	1aed      	subeq	r5, r5, r3
 800ba8c:	68a3      	ldr	r3, [r4, #8]
 800ba8e:	bf0c      	ite	eq
 800ba90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ba94:	2500      	movne	r5, #0
 800ba96:	4293      	cmp	r3, r2
 800ba98:	bfc4      	itt	gt
 800ba9a:	1a9b      	subgt	r3, r3, r2
 800ba9c:	18ed      	addgt	r5, r5, r3
 800ba9e:	2600      	movs	r6, #0
 800baa0:	341a      	adds	r4, #26
 800baa2:	42b5      	cmp	r5, r6
 800baa4:	d11a      	bne.n	800badc <_printf_common+0xc8>
 800baa6:	2000      	movs	r0, #0
 800baa8:	e008      	b.n	800babc <_printf_common+0xa8>
 800baaa:	2301      	movs	r3, #1
 800baac:	4652      	mov	r2, sl
 800baae:	4641      	mov	r1, r8
 800bab0:	4638      	mov	r0, r7
 800bab2:	47c8      	blx	r9
 800bab4:	3001      	adds	r0, #1
 800bab6:	d103      	bne.n	800bac0 <_printf_common+0xac>
 800bab8:	f04f 30ff 	mov.w	r0, #4294967295
 800babc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bac0:	3501      	adds	r5, #1
 800bac2:	e7c6      	b.n	800ba52 <_printf_common+0x3e>
 800bac4:	18e1      	adds	r1, r4, r3
 800bac6:	1c5a      	adds	r2, r3, #1
 800bac8:	2030      	movs	r0, #48	@ 0x30
 800baca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bace:	4422      	add	r2, r4
 800bad0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bad4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bad8:	3302      	adds	r3, #2
 800bada:	e7c7      	b.n	800ba6c <_printf_common+0x58>
 800badc:	2301      	movs	r3, #1
 800bade:	4622      	mov	r2, r4
 800bae0:	4641      	mov	r1, r8
 800bae2:	4638      	mov	r0, r7
 800bae4:	47c8      	blx	r9
 800bae6:	3001      	adds	r0, #1
 800bae8:	d0e6      	beq.n	800bab8 <_printf_common+0xa4>
 800baea:	3601      	adds	r6, #1
 800baec:	e7d9      	b.n	800baa2 <_printf_common+0x8e>
	...

0800baf0 <_printf_i>:
 800baf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800baf4:	7e0f      	ldrb	r7, [r1, #24]
 800baf6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800baf8:	2f78      	cmp	r7, #120	@ 0x78
 800bafa:	4691      	mov	r9, r2
 800bafc:	4680      	mov	r8, r0
 800bafe:	460c      	mov	r4, r1
 800bb00:	469a      	mov	sl, r3
 800bb02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bb06:	d807      	bhi.n	800bb18 <_printf_i+0x28>
 800bb08:	2f62      	cmp	r7, #98	@ 0x62
 800bb0a:	d80a      	bhi.n	800bb22 <_printf_i+0x32>
 800bb0c:	2f00      	cmp	r7, #0
 800bb0e:	f000 80d2 	beq.w	800bcb6 <_printf_i+0x1c6>
 800bb12:	2f58      	cmp	r7, #88	@ 0x58
 800bb14:	f000 80b9 	beq.w	800bc8a <_printf_i+0x19a>
 800bb18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bb1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bb20:	e03a      	b.n	800bb98 <_printf_i+0xa8>
 800bb22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bb26:	2b15      	cmp	r3, #21
 800bb28:	d8f6      	bhi.n	800bb18 <_printf_i+0x28>
 800bb2a:	a101      	add	r1, pc, #4	@ (adr r1, 800bb30 <_printf_i+0x40>)
 800bb2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bb30:	0800bb89 	.word	0x0800bb89
 800bb34:	0800bb9d 	.word	0x0800bb9d
 800bb38:	0800bb19 	.word	0x0800bb19
 800bb3c:	0800bb19 	.word	0x0800bb19
 800bb40:	0800bb19 	.word	0x0800bb19
 800bb44:	0800bb19 	.word	0x0800bb19
 800bb48:	0800bb9d 	.word	0x0800bb9d
 800bb4c:	0800bb19 	.word	0x0800bb19
 800bb50:	0800bb19 	.word	0x0800bb19
 800bb54:	0800bb19 	.word	0x0800bb19
 800bb58:	0800bb19 	.word	0x0800bb19
 800bb5c:	0800bc9d 	.word	0x0800bc9d
 800bb60:	0800bbc7 	.word	0x0800bbc7
 800bb64:	0800bc57 	.word	0x0800bc57
 800bb68:	0800bb19 	.word	0x0800bb19
 800bb6c:	0800bb19 	.word	0x0800bb19
 800bb70:	0800bcbf 	.word	0x0800bcbf
 800bb74:	0800bb19 	.word	0x0800bb19
 800bb78:	0800bbc7 	.word	0x0800bbc7
 800bb7c:	0800bb19 	.word	0x0800bb19
 800bb80:	0800bb19 	.word	0x0800bb19
 800bb84:	0800bc5f 	.word	0x0800bc5f
 800bb88:	6833      	ldr	r3, [r6, #0]
 800bb8a:	1d1a      	adds	r2, r3, #4
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	6032      	str	r2, [r6, #0]
 800bb90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bb94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bb98:	2301      	movs	r3, #1
 800bb9a:	e09d      	b.n	800bcd8 <_printf_i+0x1e8>
 800bb9c:	6833      	ldr	r3, [r6, #0]
 800bb9e:	6820      	ldr	r0, [r4, #0]
 800bba0:	1d19      	adds	r1, r3, #4
 800bba2:	6031      	str	r1, [r6, #0]
 800bba4:	0606      	lsls	r6, r0, #24
 800bba6:	d501      	bpl.n	800bbac <_printf_i+0xbc>
 800bba8:	681d      	ldr	r5, [r3, #0]
 800bbaa:	e003      	b.n	800bbb4 <_printf_i+0xc4>
 800bbac:	0645      	lsls	r5, r0, #25
 800bbae:	d5fb      	bpl.n	800bba8 <_printf_i+0xb8>
 800bbb0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bbb4:	2d00      	cmp	r5, #0
 800bbb6:	da03      	bge.n	800bbc0 <_printf_i+0xd0>
 800bbb8:	232d      	movs	r3, #45	@ 0x2d
 800bbba:	426d      	negs	r5, r5
 800bbbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bbc0:	4859      	ldr	r0, [pc, #356]	@ (800bd28 <_printf_i+0x238>)
 800bbc2:	230a      	movs	r3, #10
 800bbc4:	e011      	b.n	800bbea <_printf_i+0xfa>
 800bbc6:	6821      	ldr	r1, [r4, #0]
 800bbc8:	6833      	ldr	r3, [r6, #0]
 800bbca:	0608      	lsls	r0, r1, #24
 800bbcc:	f853 5b04 	ldr.w	r5, [r3], #4
 800bbd0:	d402      	bmi.n	800bbd8 <_printf_i+0xe8>
 800bbd2:	0649      	lsls	r1, r1, #25
 800bbd4:	bf48      	it	mi
 800bbd6:	b2ad      	uxthmi	r5, r5
 800bbd8:	2f6f      	cmp	r7, #111	@ 0x6f
 800bbda:	4853      	ldr	r0, [pc, #332]	@ (800bd28 <_printf_i+0x238>)
 800bbdc:	6033      	str	r3, [r6, #0]
 800bbde:	bf14      	ite	ne
 800bbe0:	230a      	movne	r3, #10
 800bbe2:	2308      	moveq	r3, #8
 800bbe4:	2100      	movs	r1, #0
 800bbe6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bbea:	6866      	ldr	r6, [r4, #4]
 800bbec:	60a6      	str	r6, [r4, #8]
 800bbee:	2e00      	cmp	r6, #0
 800bbf0:	bfa2      	ittt	ge
 800bbf2:	6821      	ldrge	r1, [r4, #0]
 800bbf4:	f021 0104 	bicge.w	r1, r1, #4
 800bbf8:	6021      	strge	r1, [r4, #0]
 800bbfa:	b90d      	cbnz	r5, 800bc00 <_printf_i+0x110>
 800bbfc:	2e00      	cmp	r6, #0
 800bbfe:	d04b      	beq.n	800bc98 <_printf_i+0x1a8>
 800bc00:	4616      	mov	r6, r2
 800bc02:	fbb5 f1f3 	udiv	r1, r5, r3
 800bc06:	fb03 5711 	mls	r7, r3, r1, r5
 800bc0a:	5dc7      	ldrb	r7, [r0, r7]
 800bc0c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bc10:	462f      	mov	r7, r5
 800bc12:	42bb      	cmp	r3, r7
 800bc14:	460d      	mov	r5, r1
 800bc16:	d9f4      	bls.n	800bc02 <_printf_i+0x112>
 800bc18:	2b08      	cmp	r3, #8
 800bc1a:	d10b      	bne.n	800bc34 <_printf_i+0x144>
 800bc1c:	6823      	ldr	r3, [r4, #0]
 800bc1e:	07df      	lsls	r7, r3, #31
 800bc20:	d508      	bpl.n	800bc34 <_printf_i+0x144>
 800bc22:	6923      	ldr	r3, [r4, #16]
 800bc24:	6861      	ldr	r1, [r4, #4]
 800bc26:	4299      	cmp	r1, r3
 800bc28:	bfde      	ittt	le
 800bc2a:	2330      	movle	r3, #48	@ 0x30
 800bc2c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bc30:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bc34:	1b92      	subs	r2, r2, r6
 800bc36:	6122      	str	r2, [r4, #16]
 800bc38:	f8cd a000 	str.w	sl, [sp]
 800bc3c:	464b      	mov	r3, r9
 800bc3e:	aa03      	add	r2, sp, #12
 800bc40:	4621      	mov	r1, r4
 800bc42:	4640      	mov	r0, r8
 800bc44:	f7ff fee6 	bl	800ba14 <_printf_common>
 800bc48:	3001      	adds	r0, #1
 800bc4a:	d14a      	bne.n	800bce2 <_printf_i+0x1f2>
 800bc4c:	f04f 30ff 	mov.w	r0, #4294967295
 800bc50:	b004      	add	sp, #16
 800bc52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc56:	6823      	ldr	r3, [r4, #0]
 800bc58:	f043 0320 	orr.w	r3, r3, #32
 800bc5c:	6023      	str	r3, [r4, #0]
 800bc5e:	4833      	ldr	r0, [pc, #204]	@ (800bd2c <_printf_i+0x23c>)
 800bc60:	2778      	movs	r7, #120	@ 0x78
 800bc62:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bc66:	6823      	ldr	r3, [r4, #0]
 800bc68:	6831      	ldr	r1, [r6, #0]
 800bc6a:	061f      	lsls	r7, r3, #24
 800bc6c:	f851 5b04 	ldr.w	r5, [r1], #4
 800bc70:	d402      	bmi.n	800bc78 <_printf_i+0x188>
 800bc72:	065f      	lsls	r7, r3, #25
 800bc74:	bf48      	it	mi
 800bc76:	b2ad      	uxthmi	r5, r5
 800bc78:	6031      	str	r1, [r6, #0]
 800bc7a:	07d9      	lsls	r1, r3, #31
 800bc7c:	bf44      	itt	mi
 800bc7e:	f043 0320 	orrmi.w	r3, r3, #32
 800bc82:	6023      	strmi	r3, [r4, #0]
 800bc84:	b11d      	cbz	r5, 800bc8e <_printf_i+0x19e>
 800bc86:	2310      	movs	r3, #16
 800bc88:	e7ac      	b.n	800bbe4 <_printf_i+0xf4>
 800bc8a:	4827      	ldr	r0, [pc, #156]	@ (800bd28 <_printf_i+0x238>)
 800bc8c:	e7e9      	b.n	800bc62 <_printf_i+0x172>
 800bc8e:	6823      	ldr	r3, [r4, #0]
 800bc90:	f023 0320 	bic.w	r3, r3, #32
 800bc94:	6023      	str	r3, [r4, #0]
 800bc96:	e7f6      	b.n	800bc86 <_printf_i+0x196>
 800bc98:	4616      	mov	r6, r2
 800bc9a:	e7bd      	b.n	800bc18 <_printf_i+0x128>
 800bc9c:	6833      	ldr	r3, [r6, #0]
 800bc9e:	6825      	ldr	r5, [r4, #0]
 800bca0:	6961      	ldr	r1, [r4, #20]
 800bca2:	1d18      	adds	r0, r3, #4
 800bca4:	6030      	str	r0, [r6, #0]
 800bca6:	062e      	lsls	r6, r5, #24
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	d501      	bpl.n	800bcb0 <_printf_i+0x1c0>
 800bcac:	6019      	str	r1, [r3, #0]
 800bcae:	e002      	b.n	800bcb6 <_printf_i+0x1c6>
 800bcb0:	0668      	lsls	r0, r5, #25
 800bcb2:	d5fb      	bpl.n	800bcac <_printf_i+0x1bc>
 800bcb4:	8019      	strh	r1, [r3, #0]
 800bcb6:	2300      	movs	r3, #0
 800bcb8:	6123      	str	r3, [r4, #16]
 800bcba:	4616      	mov	r6, r2
 800bcbc:	e7bc      	b.n	800bc38 <_printf_i+0x148>
 800bcbe:	6833      	ldr	r3, [r6, #0]
 800bcc0:	1d1a      	adds	r2, r3, #4
 800bcc2:	6032      	str	r2, [r6, #0]
 800bcc4:	681e      	ldr	r6, [r3, #0]
 800bcc6:	6862      	ldr	r2, [r4, #4]
 800bcc8:	2100      	movs	r1, #0
 800bcca:	4630      	mov	r0, r6
 800bccc:	f7f4 fa88 	bl	80001e0 <memchr>
 800bcd0:	b108      	cbz	r0, 800bcd6 <_printf_i+0x1e6>
 800bcd2:	1b80      	subs	r0, r0, r6
 800bcd4:	6060      	str	r0, [r4, #4]
 800bcd6:	6863      	ldr	r3, [r4, #4]
 800bcd8:	6123      	str	r3, [r4, #16]
 800bcda:	2300      	movs	r3, #0
 800bcdc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bce0:	e7aa      	b.n	800bc38 <_printf_i+0x148>
 800bce2:	6923      	ldr	r3, [r4, #16]
 800bce4:	4632      	mov	r2, r6
 800bce6:	4649      	mov	r1, r9
 800bce8:	4640      	mov	r0, r8
 800bcea:	47d0      	blx	sl
 800bcec:	3001      	adds	r0, #1
 800bcee:	d0ad      	beq.n	800bc4c <_printf_i+0x15c>
 800bcf0:	6823      	ldr	r3, [r4, #0]
 800bcf2:	079b      	lsls	r3, r3, #30
 800bcf4:	d413      	bmi.n	800bd1e <_printf_i+0x22e>
 800bcf6:	68e0      	ldr	r0, [r4, #12]
 800bcf8:	9b03      	ldr	r3, [sp, #12]
 800bcfa:	4298      	cmp	r0, r3
 800bcfc:	bfb8      	it	lt
 800bcfe:	4618      	movlt	r0, r3
 800bd00:	e7a6      	b.n	800bc50 <_printf_i+0x160>
 800bd02:	2301      	movs	r3, #1
 800bd04:	4632      	mov	r2, r6
 800bd06:	4649      	mov	r1, r9
 800bd08:	4640      	mov	r0, r8
 800bd0a:	47d0      	blx	sl
 800bd0c:	3001      	adds	r0, #1
 800bd0e:	d09d      	beq.n	800bc4c <_printf_i+0x15c>
 800bd10:	3501      	adds	r5, #1
 800bd12:	68e3      	ldr	r3, [r4, #12]
 800bd14:	9903      	ldr	r1, [sp, #12]
 800bd16:	1a5b      	subs	r3, r3, r1
 800bd18:	42ab      	cmp	r3, r5
 800bd1a:	dcf2      	bgt.n	800bd02 <_printf_i+0x212>
 800bd1c:	e7eb      	b.n	800bcf6 <_printf_i+0x206>
 800bd1e:	2500      	movs	r5, #0
 800bd20:	f104 0619 	add.w	r6, r4, #25
 800bd24:	e7f5      	b.n	800bd12 <_printf_i+0x222>
 800bd26:	bf00      	nop
 800bd28:	0800e95a 	.word	0x0800e95a
 800bd2c:	0800e96b 	.word	0x0800e96b

0800bd30 <std>:
 800bd30:	2300      	movs	r3, #0
 800bd32:	b510      	push	{r4, lr}
 800bd34:	4604      	mov	r4, r0
 800bd36:	e9c0 3300 	strd	r3, r3, [r0]
 800bd3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bd3e:	6083      	str	r3, [r0, #8]
 800bd40:	8181      	strh	r1, [r0, #12]
 800bd42:	6643      	str	r3, [r0, #100]	@ 0x64
 800bd44:	81c2      	strh	r2, [r0, #14]
 800bd46:	6183      	str	r3, [r0, #24]
 800bd48:	4619      	mov	r1, r3
 800bd4a:	2208      	movs	r2, #8
 800bd4c:	305c      	adds	r0, #92	@ 0x5c
 800bd4e:	f000 f9e7 	bl	800c120 <memset>
 800bd52:	4b0d      	ldr	r3, [pc, #52]	@ (800bd88 <std+0x58>)
 800bd54:	6263      	str	r3, [r4, #36]	@ 0x24
 800bd56:	4b0d      	ldr	r3, [pc, #52]	@ (800bd8c <std+0x5c>)
 800bd58:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bd5a:	4b0d      	ldr	r3, [pc, #52]	@ (800bd90 <std+0x60>)
 800bd5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bd5e:	4b0d      	ldr	r3, [pc, #52]	@ (800bd94 <std+0x64>)
 800bd60:	6323      	str	r3, [r4, #48]	@ 0x30
 800bd62:	4b0d      	ldr	r3, [pc, #52]	@ (800bd98 <std+0x68>)
 800bd64:	6224      	str	r4, [r4, #32]
 800bd66:	429c      	cmp	r4, r3
 800bd68:	d006      	beq.n	800bd78 <std+0x48>
 800bd6a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bd6e:	4294      	cmp	r4, r2
 800bd70:	d002      	beq.n	800bd78 <std+0x48>
 800bd72:	33d0      	adds	r3, #208	@ 0xd0
 800bd74:	429c      	cmp	r4, r3
 800bd76:	d105      	bne.n	800bd84 <std+0x54>
 800bd78:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bd7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd80:	f000 ba4a 	b.w	800c218 <__retarget_lock_init_recursive>
 800bd84:	bd10      	pop	{r4, pc}
 800bd86:	bf00      	nop
 800bd88:	0800bf71 	.word	0x0800bf71
 800bd8c:	0800bf93 	.word	0x0800bf93
 800bd90:	0800bfcb 	.word	0x0800bfcb
 800bd94:	0800bfef 	.word	0x0800bfef
 800bd98:	20000ff8 	.word	0x20000ff8

0800bd9c <stdio_exit_handler>:
 800bd9c:	4a02      	ldr	r2, [pc, #8]	@ (800bda8 <stdio_exit_handler+0xc>)
 800bd9e:	4903      	ldr	r1, [pc, #12]	@ (800bdac <stdio_exit_handler+0x10>)
 800bda0:	4803      	ldr	r0, [pc, #12]	@ (800bdb0 <stdio_exit_handler+0x14>)
 800bda2:	f000 b869 	b.w	800be78 <_fwalk_sglue>
 800bda6:	bf00      	nop
 800bda8:	2000010c 	.word	0x2000010c
 800bdac:	0800d8e5 	.word	0x0800d8e5
 800bdb0:	2000011c 	.word	0x2000011c

0800bdb4 <cleanup_stdio>:
 800bdb4:	6841      	ldr	r1, [r0, #4]
 800bdb6:	4b0c      	ldr	r3, [pc, #48]	@ (800bde8 <cleanup_stdio+0x34>)
 800bdb8:	4299      	cmp	r1, r3
 800bdba:	b510      	push	{r4, lr}
 800bdbc:	4604      	mov	r4, r0
 800bdbe:	d001      	beq.n	800bdc4 <cleanup_stdio+0x10>
 800bdc0:	f001 fd90 	bl	800d8e4 <_fflush_r>
 800bdc4:	68a1      	ldr	r1, [r4, #8]
 800bdc6:	4b09      	ldr	r3, [pc, #36]	@ (800bdec <cleanup_stdio+0x38>)
 800bdc8:	4299      	cmp	r1, r3
 800bdca:	d002      	beq.n	800bdd2 <cleanup_stdio+0x1e>
 800bdcc:	4620      	mov	r0, r4
 800bdce:	f001 fd89 	bl	800d8e4 <_fflush_r>
 800bdd2:	68e1      	ldr	r1, [r4, #12]
 800bdd4:	4b06      	ldr	r3, [pc, #24]	@ (800bdf0 <cleanup_stdio+0x3c>)
 800bdd6:	4299      	cmp	r1, r3
 800bdd8:	d004      	beq.n	800bde4 <cleanup_stdio+0x30>
 800bdda:	4620      	mov	r0, r4
 800bddc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bde0:	f001 bd80 	b.w	800d8e4 <_fflush_r>
 800bde4:	bd10      	pop	{r4, pc}
 800bde6:	bf00      	nop
 800bde8:	20000ff8 	.word	0x20000ff8
 800bdec:	20001060 	.word	0x20001060
 800bdf0:	200010c8 	.word	0x200010c8

0800bdf4 <global_stdio_init.part.0>:
 800bdf4:	b510      	push	{r4, lr}
 800bdf6:	4b0b      	ldr	r3, [pc, #44]	@ (800be24 <global_stdio_init.part.0+0x30>)
 800bdf8:	4c0b      	ldr	r4, [pc, #44]	@ (800be28 <global_stdio_init.part.0+0x34>)
 800bdfa:	4a0c      	ldr	r2, [pc, #48]	@ (800be2c <global_stdio_init.part.0+0x38>)
 800bdfc:	601a      	str	r2, [r3, #0]
 800bdfe:	4620      	mov	r0, r4
 800be00:	2200      	movs	r2, #0
 800be02:	2104      	movs	r1, #4
 800be04:	f7ff ff94 	bl	800bd30 <std>
 800be08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800be0c:	2201      	movs	r2, #1
 800be0e:	2109      	movs	r1, #9
 800be10:	f7ff ff8e 	bl	800bd30 <std>
 800be14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800be18:	2202      	movs	r2, #2
 800be1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be1e:	2112      	movs	r1, #18
 800be20:	f7ff bf86 	b.w	800bd30 <std>
 800be24:	20001130 	.word	0x20001130
 800be28:	20000ff8 	.word	0x20000ff8
 800be2c:	0800bd9d 	.word	0x0800bd9d

0800be30 <__sfp_lock_acquire>:
 800be30:	4801      	ldr	r0, [pc, #4]	@ (800be38 <__sfp_lock_acquire+0x8>)
 800be32:	f000 b9f2 	b.w	800c21a <__retarget_lock_acquire_recursive>
 800be36:	bf00      	nop
 800be38:	20001139 	.word	0x20001139

0800be3c <__sfp_lock_release>:
 800be3c:	4801      	ldr	r0, [pc, #4]	@ (800be44 <__sfp_lock_release+0x8>)
 800be3e:	f000 b9ed 	b.w	800c21c <__retarget_lock_release_recursive>
 800be42:	bf00      	nop
 800be44:	20001139 	.word	0x20001139

0800be48 <__sinit>:
 800be48:	b510      	push	{r4, lr}
 800be4a:	4604      	mov	r4, r0
 800be4c:	f7ff fff0 	bl	800be30 <__sfp_lock_acquire>
 800be50:	6a23      	ldr	r3, [r4, #32]
 800be52:	b11b      	cbz	r3, 800be5c <__sinit+0x14>
 800be54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be58:	f7ff bff0 	b.w	800be3c <__sfp_lock_release>
 800be5c:	4b04      	ldr	r3, [pc, #16]	@ (800be70 <__sinit+0x28>)
 800be5e:	6223      	str	r3, [r4, #32]
 800be60:	4b04      	ldr	r3, [pc, #16]	@ (800be74 <__sinit+0x2c>)
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	2b00      	cmp	r3, #0
 800be66:	d1f5      	bne.n	800be54 <__sinit+0xc>
 800be68:	f7ff ffc4 	bl	800bdf4 <global_stdio_init.part.0>
 800be6c:	e7f2      	b.n	800be54 <__sinit+0xc>
 800be6e:	bf00      	nop
 800be70:	0800bdb5 	.word	0x0800bdb5
 800be74:	20001130 	.word	0x20001130

0800be78 <_fwalk_sglue>:
 800be78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be7c:	4607      	mov	r7, r0
 800be7e:	4688      	mov	r8, r1
 800be80:	4614      	mov	r4, r2
 800be82:	2600      	movs	r6, #0
 800be84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800be88:	f1b9 0901 	subs.w	r9, r9, #1
 800be8c:	d505      	bpl.n	800be9a <_fwalk_sglue+0x22>
 800be8e:	6824      	ldr	r4, [r4, #0]
 800be90:	2c00      	cmp	r4, #0
 800be92:	d1f7      	bne.n	800be84 <_fwalk_sglue+0xc>
 800be94:	4630      	mov	r0, r6
 800be96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be9a:	89ab      	ldrh	r3, [r5, #12]
 800be9c:	2b01      	cmp	r3, #1
 800be9e:	d907      	bls.n	800beb0 <_fwalk_sglue+0x38>
 800bea0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bea4:	3301      	adds	r3, #1
 800bea6:	d003      	beq.n	800beb0 <_fwalk_sglue+0x38>
 800bea8:	4629      	mov	r1, r5
 800beaa:	4638      	mov	r0, r7
 800beac:	47c0      	blx	r8
 800beae:	4306      	orrs	r6, r0
 800beb0:	3568      	adds	r5, #104	@ 0x68
 800beb2:	e7e9      	b.n	800be88 <_fwalk_sglue+0x10>

0800beb4 <_puts_r>:
 800beb4:	6a03      	ldr	r3, [r0, #32]
 800beb6:	b570      	push	{r4, r5, r6, lr}
 800beb8:	6884      	ldr	r4, [r0, #8]
 800beba:	4605      	mov	r5, r0
 800bebc:	460e      	mov	r6, r1
 800bebe:	b90b      	cbnz	r3, 800bec4 <_puts_r+0x10>
 800bec0:	f7ff ffc2 	bl	800be48 <__sinit>
 800bec4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bec6:	07db      	lsls	r3, r3, #31
 800bec8:	d405      	bmi.n	800bed6 <_puts_r+0x22>
 800beca:	89a3      	ldrh	r3, [r4, #12]
 800becc:	0598      	lsls	r0, r3, #22
 800bece:	d402      	bmi.n	800bed6 <_puts_r+0x22>
 800bed0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bed2:	f000 f9a2 	bl	800c21a <__retarget_lock_acquire_recursive>
 800bed6:	89a3      	ldrh	r3, [r4, #12]
 800bed8:	0719      	lsls	r1, r3, #28
 800beda:	d502      	bpl.n	800bee2 <_puts_r+0x2e>
 800bedc:	6923      	ldr	r3, [r4, #16]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d135      	bne.n	800bf4e <_puts_r+0x9a>
 800bee2:	4621      	mov	r1, r4
 800bee4:	4628      	mov	r0, r5
 800bee6:	f000 f8c5 	bl	800c074 <__swsetup_r>
 800beea:	b380      	cbz	r0, 800bf4e <_puts_r+0x9a>
 800beec:	f04f 35ff 	mov.w	r5, #4294967295
 800bef0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bef2:	07da      	lsls	r2, r3, #31
 800bef4:	d405      	bmi.n	800bf02 <_puts_r+0x4e>
 800bef6:	89a3      	ldrh	r3, [r4, #12]
 800bef8:	059b      	lsls	r3, r3, #22
 800befa:	d402      	bmi.n	800bf02 <_puts_r+0x4e>
 800befc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800befe:	f000 f98d 	bl	800c21c <__retarget_lock_release_recursive>
 800bf02:	4628      	mov	r0, r5
 800bf04:	bd70      	pop	{r4, r5, r6, pc}
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	da04      	bge.n	800bf14 <_puts_r+0x60>
 800bf0a:	69a2      	ldr	r2, [r4, #24]
 800bf0c:	429a      	cmp	r2, r3
 800bf0e:	dc17      	bgt.n	800bf40 <_puts_r+0x8c>
 800bf10:	290a      	cmp	r1, #10
 800bf12:	d015      	beq.n	800bf40 <_puts_r+0x8c>
 800bf14:	6823      	ldr	r3, [r4, #0]
 800bf16:	1c5a      	adds	r2, r3, #1
 800bf18:	6022      	str	r2, [r4, #0]
 800bf1a:	7019      	strb	r1, [r3, #0]
 800bf1c:	68a3      	ldr	r3, [r4, #8]
 800bf1e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bf22:	3b01      	subs	r3, #1
 800bf24:	60a3      	str	r3, [r4, #8]
 800bf26:	2900      	cmp	r1, #0
 800bf28:	d1ed      	bne.n	800bf06 <_puts_r+0x52>
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	da11      	bge.n	800bf52 <_puts_r+0x9e>
 800bf2e:	4622      	mov	r2, r4
 800bf30:	210a      	movs	r1, #10
 800bf32:	4628      	mov	r0, r5
 800bf34:	f000 f85f 	bl	800bff6 <__swbuf_r>
 800bf38:	3001      	adds	r0, #1
 800bf3a:	d0d7      	beq.n	800beec <_puts_r+0x38>
 800bf3c:	250a      	movs	r5, #10
 800bf3e:	e7d7      	b.n	800bef0 <_puts_r+0x3c>
 800bf40:	4622      	mov	r2, r4
 800bf42:	4628      	mov	r0, r5
 800bf44:	f000 f857 	bl	800bff6 <__swbuf_r>
 800bf48:	3001      	adds	r0, #1
 800bf4a:	d1e7      	bne.n	800bf1c <_puts_r+0x68>
 800bf4c:	e7ce      	b.n	800beec <_puts_r+0x38>
 800bf4e:	3e01      	subs	r6, #1
 800bf50:	e7e4      	b.n	800bf1c <_puts_r+0x68>
 800bf52:	6823      	ldr	r3, [r4, #0]
 800bf54:	1c5a      	adds	r2, r3, #1
 800bf56:	6022      	str	r2, [r4, #0]
 800bf58:	220a      	movs	r2, #10
 800bf5a:	701a      	strb	r2, [r3, #0]
 800bf5c:	e7ee      	b.n	800bf3c <_puts_r+0x88>
	...

0800bf60 <puts>:
 800bf60:	4b02      	ldr	r3, [pc, #8]	@ (800bf6c <puts+0xc>)
 800bf62:	4601      	mov	r1, r0
 800bf64:	6818      	ldr	r0, [r3, #0]
 800bf66:	f7ff bfa5 	b.w	800beb4 <_puts_r>
 800bf6a:	bf00      	nop
 800bf6c:	20000118 	.word	0x20000118

0800bf70 <__sread>:
 800bf70:	b510      	push	{r4, lr}
 800bf72:	460c      	mov	r4, r1
 800bf74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf78:	f000 f900 	bl	800c17c <_read_r>
 800bf7c:	2800      	cmp	r0, #0
 800bf7e:	bfab      	itete	ge
 800bf80:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bf82:	89a3      	ldrhlt	r3, [r4, #12]
 800bf84:	181b      	addge	r3, r3, r0
 800bf86:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bf8a:	bfac      	ite	ge
 800bf8c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bf8e:	81a3      	strhlt	r3, [r4, #12]
 800bf90:	bd10      	pop	{r4, pc}

0800bf92 <__swrite>:
 800bf92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf96:	461f      	mov	r7, r3
 800bf98:	898b      	ldrh	r3, [r1, #12]
 800bf9a:	05db      	lsls	r3, r3, #23
 800bf9c:	4605      	mov	r5, r0
 800bf9e:	460c      	mov	r4, r1
 800bfa0:	4616      	mov	r6, r2
 800bfa2:	d505      	bpl.n	800bfb0 <__swrite+0x1e>
 800bfa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfa8:	2302      	movs	r3, #2
 800bfaa:	2200      	movs	r2, #0
 800bfac:	f000 f8d4 	bl	800c158 <_lseek_r>
 800bfb0:	89a3      	ldrh	r3, [r4, #12]
 800bfb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bfb6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bfba:	81a3      	strh	r3, [r4, #12]
 800bfbc:	4632      	mov	r2, r6
 800bfbe:	463b      	mov	r3, r7
 800bfc0:	4628      	mov	r0, r5
 800bfc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bfc6:	f000 b8eb 	b.w	800c1a0 <_write_r>

0800bfca <__sseek>:
 800bfca:	b510      	push	{r4, lr}
 800bfcc:	460c      	mov	r4, r1
 800bfce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfd2:	f000 f8c1 	bl	800c158 <_lseek_r>
 800bfd6:	1c43      	adds	r3, r0, #1
 800bfd8:	89a3      	ldrh	r3, [r4, #12]
 800bfda:	bf15      	itete	ne
 800bfdc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bfde:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bfe2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bfe6:	81a3      	strheq	r3, [r4, #12]
 800bfe8:	bf18      	it	ne
 800bfea:	81a3      	strhne	r3, [r4, #12]
 800bfec:	bd10      	pop	{r4, pc}

0800bfee <__sclose>:
 800bfee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bff2:	f000 b8a1 	b.w	800c138 <_close_r>

0800bff6 <__swbuf_r>:
 800bff6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bff8:	460e      	mov	r6, r1
 800bffa:	4614      	mov	r4, r2
 800bffc:	4605      	mov	r5, r0
 800bffe:	b118      	cbz	r0, 800c008 <__swbuf_r+0x12>
 800c000:	6a03      	ldr	r3, [r0, #32]
 800c002:	b90b      	cbnz	r3, 800c008 <__swbuf_r+0x12>
 800c004:	f7ff ff20 	bl	800be48 <__sinit>
 800c008:	69a3      	ldr	r3, [r4, #24]
 800c00a:	60a3      	str	r3, [r4, #8]
 800c00c:	89a3      	ldrh	r3, [r4, #12]
 800c00e:	071a      	lsls	r2, r3, #28
 800c010:	d501      	bpl.n	800c016 <__swbuf_r+0x20>
 800c012:	6923      	ldr	r3, [r4, #16]
 800c014:	b943      	cbnz	r3, 800c028 <__swbuf_r+0x32>
 800c016:	4621      	mov	r1, r4
 800c018:	4628      	mov	r0, r5
 800c01a:	f000 f82b 	bl	800c074 <__swsetup_r>
 800c01e:	b118      	cbz	r0, 800c028 <__swbuf_r+0x32>
 800c020:	f04f 37ff 	mov.w	r7, #4294967295
 800c024:	4638      	mov	r0, r7
 800c026:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c028:	6823      	ldr	r3, [r4, #0]
 800c02a:	6922      	ldr	r2, [r4, #16]
 800c02c:	1a98      	subs	r0, r3, r2
 800c02e:	6963      	ldr	r3, [r4, #20]
 800c030:	b2f6      	uxtb	r6, r6
 800c032:	4283      	cmp	r3, r0
 800c034:	4637      	mov	r7, r6
 800c036:	dc05      	bgt.n	800c044 <__swbuf_r+0x4e>
 800c038:	4621      	mov	r1, r4
 800c03a:	4628      	mov	r0, r5
 800c03c:	f001 fc52 	bl	800d8e4 <_fflush_r>
 800c040:	2800      	cmp	r0, #0
 800c042:	d1ed      	bne.n	800c020 <__swbuf_r+0x2a>
 800c044:	68a3      	ldr	r3, [r4, #8]
 800c046:	3b01      	subs	r3, #1
 800c048:	60a3      	str	r3, [r4, #8]
 800c04a:	6823      	ldr	r3, [r4, #0]
 800c04c:	1c5a      	adds	r2, r3, #1
 800c04e:	6022      	str	r2, [r4, #0]
 800c050:	701e      	strb	r6, [r3, #0]
 800c052:	6962      	ldr	r2, [r4, #20]
 800c054:	1c43      	adds	r3, r0, #1
 800c056:	429a      	cmp	r2, r3
 800c058:	d004      	beq.n	800c064 <__swbuf_r+0x6e>
 800c05a:	89a3      	ldrh	r3, [r4, #12]
 800c05c:	07db      	lsls	r3, r3, #31
 800c05e:	d5e1      	bpl.n	800c024 <__swbuf_r+0x2e>
 800c060:	2e0a      	cmp	r6, #10
 800c062:	d1df      	bne.n	800c024 <__swbuf_r+0x2e>
 800c064:	4621      	mov	r1, r4
 800c066:	4628      	mov	r0, r5
 800c068:	f001 fc3c 	bl	800d8e4 <_fflush_r>
 800c06c:	2800      	cmp	r0, #0
 800c06e:	d0d9      	beq.n	800c024 <__swbuf_r+0x2e>
 800c070:	e7d6      	b.n	800c020 <__swbuf_r+0x2a>
	...

0800c074 <__swsetup_r>:
 800c074:	b538      	push	{r3, r4, r5, lr}
 800c076:	4b29      	ldr	r3, [pc, #164]	@ (800c11c <__swsetup_r+0xa8>)
 800c078:	4605      	mov	r5, r0
 800c07a:	6818      	ldr	r0, [r3, #0]
 800c07c:	460c      	mov	r4, r1
 800c07e:	b118      	cbz	r0, 800c088 <__swsetup_r+0x14>
 800c080:	6a03      	ldr	r3, [r0, #32]
 800c082:	b90b      	cbnz	r3, 800c088 <__swsetup_r+0x14>
 800c084:	f7ff fee0 	bl	800be48 <__sinit>
 800c088:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c08c:	0719      	lsls	r1, r3, #28
 800c08e:	d422      	bmi.n	800c0d6 <__swsetup_r+0x62>
 800c090:	06da      	lsls	r2, r3, #27
 800c092:	d407      	bmi.n	800c0a4 <__swsetup_r+0x30>
 800c094:	2209      	movs	r2, #9
 800c096:	602a      	str	r2, [r5, #0]
 800c098:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c09c:	81a3      	strh	r3, [r4, #12]
 800c09e:	f04f 30ff 	mov.w	r0, #4294967295
 800c0a2:	e033      	b.n	800c10c <__swsetup_r+0x98>
 800c0a4:	0758      	lsls	r0, r3, #29
 800c0a6:	d512      	bpl.n	800c0ce <__swsetup_r+0x5a>
 800c0a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c0aa:	b141      	cbz	r1, 800c0be <__swsetup_r+0x4a>
 800c0ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c0b0:	4299      	cmp	r1, r3
 800c0b2:	d002      	beq.n	800c0ba <__swsetup_r+0x46>
 800c0b4:	4628      	mov	r0, r5
 800c0b6:	f000 ff0f 	bl	800ced8 <_free_r>
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	6363      	str	r3, [r4, #52]	@ 0x34
 800c0be:	89a3      	ldrh	r3, [r4, #12]
 800c0c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c0c4:	81a3      	strh	r3, [r4, #12]
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	6063      	str	r3, [r4, #4]
 800c0ca:	6923      	ldr	r3, [r4, #16]
 800c0cc:	6023      	str	r3, [r4, #0]
 800c0ce:	89a3      	ldrh	r3, [r4, #12]
 800c0d0:	f043 0308 	orr.w	r3, r3, #8
 800c0d4:	81a3      	strh	r3, [r4, #12]
 800c0d6:	6923      	ldr	r3, [r4, #16]
 800c0d8:	b94b      	cbnz	r3, 800c0ee <__swsetup_r+0x7a>
 800c0da:	89a3      	ldrh	r3, [r4, #12]
 800c0dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c0e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c0e4:	d003      	beq.n	800c0ee <__swsetup_r+0x7a>
 800c0e6:	4621      	mov	r1, r4
 800c0e8:	4628      	mov	r0, r5
 800c0ea:	f001 fc49 	bl	800d980 <__smakebuf_r>
 800c0ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0f2:	f013 0201 	ands.w	r2, r3, #1
 800c0f6:	d00a      	beq.n	800c10e <__swsetup_r+0x9a>
 800c0f8:	2200      	movs	r2, #0
 800c0fa:	60a2      	str	r2, [r4, #8]
 800c0fc:	6962      	ldr	r2, [r4, #20]
 800c0fe:	4252      	negs	r2, r2
 800c100:	61a2      	str	r2, [r4, #24]
 800c102:	6922      	ldr	r2, [r4, #16]
 800c104:	b942      	cbnz	r2, 800c118 <__swsetup_r+0xa4>
 800c106:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c10a:	d1c5      	bne.n	800c098 <__swsetup_r+0x24>
 800c10c:	bd38      	pop	{r3, r4, r5, pc}
 800c10e:	0799      	lsls	r1, r3, #30
 800c110:	bf58      	it	pl
 800c112:	6962      	ldrpl	r2, [r4, #20]
 800c114:	60a2      	str	r2, [r4, #8]
 800c116:	e7f4      	b.n	800c102 <__swsetup_r+0x8e>
 800c118:	2000      	movs	r0, #0
 800c11a:	e7f7      	b.n	800c10c <__swsetup_r+0x98>
 800c11c:	20000118 	.word	0x20000118

0800c120 <memset>:
 800c120:	4402      	add	r2, r0
 800c122:	4603      	mov	r3, r0
 800c124:	4293      	cmp	r3, r2
 800c126:	d100      	bne.n	800c12a <memset+0xa>
 800c128:	4770      	bx	lr
 800c12a:	f803 1b01 	strb.w	r1, [r3], #1
 800c12e:	e7f9      	b.n	800c124 <memset+0x4>

0800c130 <_localeconv_r>:
 800c130:	4800      	ldr	r0, [pc, #0]	@ (800c134 <_localeconv_r+0x4>)
 800c132:	4770      	bx	lr
 800c134:	20000258 	.word	0x20000258

0800c138 <_close_r>:
 800c138:	b538      	push	{r3, r4, r5, lr}
 800c13a:	4d06      	ldr	r5, [pc, #24]	@ (800c154 <_close_r+0x1c>)
 800c13c:	2300      	movs	r3, #0
 800c13e:	4604      	mov	r4, r0
 800c140:	4608      	mov	r0, r1
 800c142:	602b      	str	r3, [r5, #0]
 800c144:	f7f6 f9f6 	bl	8002534 <_close>
 800c148:	1c43      	adds	r3, r0, #1
 800c14a:	d102      	bne.n	800c152 <_close_r+0x1a>
 800c14c:	682b      	ldr	r3, [r5, #0]
 800c14e:	b103      	cbz	r3, 800c152 <_close_r+0x1a>
 800c150:	6023      	str	r3, [r4, #0]
 800c152:	bd38      	pop	{r3, r4, r5, pc}
 800c154:	20001134 	.word	0x20001134

0800c158 <_lseek_r>:
 800c158:	b538      	push	{r3, r4, r5, lr}
 800c15a:	4d07      	ldr	r5, [pc, #28]	@ (800c178 <_lseek_r+0x20>)
 800c15c:	4604      	mov	r4, r0
 800c15e:	4608      	mov	r0, r1
 800c160:	4611      	mov	r1, r2
 800c162:	2200      	movs	r2, #0
 800c164:	602a      	str	r2, [r5, #0]
 800c166:	461a      	mov	r2, r3
 800c168:	f7f6 fa0b 	bl	8002582 <_lseek>
 800c16c:	1c43      	adds	r3, r0, #1
 800c16e:	d102      	bne.n	800c176 <_lseek_r+0x1e>
 800c170:	682b      	ldr	r3, [r5, #0]
 800c172:	b103      	cbz	r3, 800c176 <_lseek_r+0x1e>
 800c174:	6023      	str	r3, [r4, #0]
 800c176:	bd38      	pop	{r3, r4, r5, pc}
 800c178:	20001134 	.word	0x20001134

0800c17c <_read_r>:
 800c17c:	b538      	push	{r3, r4, r5, lr}
 800c17e:	4d07      	ldr	r5, [pc, #28]	@ (800c19c <_read_r+0x20>)
 800c180:	4604      	mov	r4, r0
 800c182:	4608      	mov	r0, r1
 800c184:	4611      	mov	r1, r2
 800c186:	2200      	movs	r2, #0
 800c188:	602a      	str	r2, [r5, #0]
 800c18a:	461a      	mov	r2, r3
 800c18c:	f7f6 f999 	bl	80024c2 <_read>
 800c190:	1c43      	adds	r3, r0, #1
 800c192:	d102      	bne.n	800c19a <_read_r+0x1e>
 800c194:	682b      	ldr	r3, [r5, #0]
 800c196:	b103      	cbz	r3, 800c19a <_read_r+0x1e>
 800c198:	6023      	str	r3, [r4, #0]
 800c19a:	bd38      	pop	{r3, r4, r5, pc}
 800c19c:	20001134 	.word	0x20001134

0800c1a0 <_write_r>:
 800c1a0:	b538      	push	{r3, r4, r5, lr}
 800c1a2:	4d07      	ldr	r5, [pc, #28]	@ (800c1c0 <_write_r+0x20>)
 800c1a4:	4604      	mov	r4, r0
 800c1a6:	4608      	mov	r0, r1
 800c1a8:	4611      	mov	r1, r2
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	602a      	str	r2, [r5, #0]
 800c1ae:	461a      	mov	r2, r3
 800c1b0:	f7f6 f9a4 	bl	80024fc <_write>
 800c1b4:	1c43      	adds	r3, r0, #1
 800c1b6:	d102      	bne.n	800c1be <_write_r+0x1e>
 800c1b8:	682b      	ldr	r3, [r5, #0]
 800c1ba:	b103      	cbz	r3, 800c1be <_write_r+0x1e>
 800c1bc:	6023      	str	r3, [r4, #0]
 800c1be:	bd38      	pop	{r3, r4, r5, pc}
 800c1c0:	20001134 	.word	0x20001134

0800c1c4 <__errno>:
 800c1c4:	4b01      	ldr	r3, [pc, #4]	@ (800c1cc <__errno+0x8>)
 800c1c6:	6818      	ldr	r0, [r3, #0]
 800c1c8:	4770      	bx	lr
 800c1ca:	bf00      	nop
 800c1cc:	20000118 	.word	0x20000118

0800c1d0 <__libc_init_array>:
 800c1d0:	b570      	push	{r4, r5, r6, lr}
 800c1d2:	4d0d      	ldr	r5, [pc, #52]	@ (800c208 <__libc_init_array+0x38>)
 800c1d4:	4c0d      	ldr	r4, [pc, #52]	@ (800c20c <__libc_init_array+0x3c>)
 800c1d6:	1b64      	subs	r4, r4, r5
 800c1d8:	10a4      	asrs	r4, r4, #2
 800c1da:	2600      	movs	r6, #0
 800c1dc:	42a6      	cmp	r6, r4
 800c1de:	d109      	bne.n	800c1f4 <__libc_init_array+0x24>
 800c1e0:	4d0b      	ldr	r5, [pc, #44]	@ (800c210 <__libc_init_array+0x40>)
 800c1e2:	4c0c      	ldr	r4, [pc, #48]	@ (800c214 <__libc_init_array+0x44>)
 800c1e4:	f002 fb64 	bl	800e8b0 <_init>
 800c1e8:	1b64      	subs	r4, r4, r5
 800c1ea:	10a4      	asrs	r4, r4, #2
 800c1ec:	2600      	movs	r6, #0
 800c1ee:	42a6      	cmp	r6, r4
 800c1f0:	d105      	bne.n	800c1fe <__libc_init_array+0x2e>
 800c1f2:	bd70      	pop	{r4, r5, r6, pc}
 800c1f4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c1f8:	4798      	blx	r3
 800c1fa:	3601      	adds	r6, #1
 800c1fc:	e7ee      	b.n	800c1dc <__libc_init_array+0xc>
 800c1fe:	f855 3b04 	ldr.w	r3, [r5], #4
 800c202:	4798      	blx	r3
 800c204:	3601      	adds	r6, #1
 800c206:	e7f2      	b.n	800c1ee <__libc_init_array+0x1e>
 800c208:	0800f090 	.word	0x0800f090
 800c20c:	0800f090 	.word	0x0800f090
 800c210:	0800f090 	.word	0x0800f090
 800c214:	0800f094 	.word	0x0800f094

0800c218 <__retarget_lock_init_recursive>:
 800c218:	4770      	bx	lr

0800c21a <__retarget_lock_acquire_recursive>:
 800c21a:	4770      	bx	lr

0800c21c <__retarget_lock_release_recursive>:
 800c21c:	4770      	bx	lr

0800c21e <memcpy>:
 800c21e:	440a      	add	r2, r1
 800c220:	4291      	cmp	r1, r2
 800c222:	f100 33ff 	add.w	r3, r0, #4294967295
 800c226:	d100      	bne.n	800c22a <memcpy+0xc>
 800c228:	4770      	bx	lr
 800c22a:	b510      	push	{r4, lr}
 800c22c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c230:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c234:	4291      	cmp	r1, r2
 800c236:	d1f9      	bne.n	800c22c <memcpy+0xe>
 800c238:	bd10      	pop	{r4, pc}

0800c23a <quorem>:
 800c23a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c23e:	6903      	ldr	r3, [r0, #16]
 800c240:	690c      	ldr	r4, [r1, #16]
 800c242:	42a3      	cmp	r3, r4
 800c244:	4607      	mov	r7, r0
 800c246:	db7e      	blt.n	800c346 <quorem+0x10c>
 800c248:	3c01      	subs	r4, #1
 800c24a:	f101 0814 	add.w	r8, r1, #20
 800c24e:	00a3      	lsls	r3, r4, #2
 800c250:	f100 0514 	add.w	r5, r0, #20
 800c254:	9300      	str	r3, [sp, #0]
 800c256:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c25a:	9301      	str	r3, [sp, #4]
 800c25c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c260:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c264:	3301      	adds	r3, #1
 800c266:	429a      	cmp	r2, r3
 800c268:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c26c:	fbb2 f6f3 	udiv	r6, r2, r3
 800c270:	d32e      	bcc.n	800c2d0 <quorem+0x96>
 800c272:	f04f 0a00 	mov.w	sl, #0
 800c276:	46c4      	mov	ip, r8
 800c278:	46ae      	mov	lr, r5
 800c27a:	46d3      	mov	fp, sl
 800c27c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c280:	b298      	uxth	r0, r3
 800c282:	fb06 a000 	mla	r0, r6, r0, sl
 800c286:	0c02      	lsrs	r2, r0, #16
 800c288:	0c1b      	lsrs	r3, r3, #16
 800c28a:	fb06 2303 	mla	r3, r6, r3, r2
 800c28e:	f8de 2000 	ldr.w	r2, [lr]
 800c292:	b280      	uxth	r0, r0
 800c294:	b292      	uxth	r2, r2
 800c296:	1a12      	subs	r2, r2, r0
 800c298:	445a      	add	r2, fp
 800c29a:	f8de 0000 	ldr.w	r0, [lr]
 800c29e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c2a2:	b29b      	uxth	r3, r3
 800c2a4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c2a8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c2ac:	b292      	uxth	r2, r2
 800c2ae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c2b2:	45e1      	cmp	r9, ip
 800c2b4:	f84e 2b04 	str.w	r2, [lr], #4
 800c2b8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c2bc:	d2de      	bcs.n	800c27c <quorem+0x42>
 800c2be:	9b00      	ldr	r3, [sp, #0]
 800c2c0:	58eb      	ldr	r3, [r5, r3]
 800c2c2:	b92b      	cbnz	r3, 800c2d0 <quorem+0x96>
 800c2c4:	9b01      	ldr	r3, [sp, #4]
 800c2c6:	3b04      	subs	r3, #4
 800c2c8:	429d      	cmp	r5, r3
 800c2ca:	461a      	mov	r2, r3
 800c2cc:	d32f      	bcc.n	800c32e <quorem+0xf4>
 800c2ce:	613c      	str	r4, [r7, #16]
 800c2d0:	4638      	mov	r0, r7
 800c2d2:	f001 f97b 	bl	800d5cc <__mcmp>
 800c2d6:	2800      	cmp	r0, #0
 800c2d8:	db25      	blt.n	800c326 <quorem+0xec>
 800c2da:	4629      	mov	r1, r5
 800c2dc:	2000      	movs	r0, #0
 800c2de:	f858 2b04 	ldr.w	r2, [r8], #4
 800c2e2:	f8d1 c000 	ldr.w	ip, [r1]
 800c2e6:	fa1f fe82 	uxth.w	lr, r2
 800c2ea:	fa1f f38c 	uxth.w	r3, ip
 800c2ee:	eba3 030e 	sub.w	r3, r3, lr
 800c2f2:	4403      	add	r3, r0
 800c2f4:	0c12      	lsrs	r2, r2, #16
 800c2f6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c2fa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c2fe:	b29b      	uxth	r3, r3
 800c300:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c304:	45c1      	cmp	r9, r8
 800c306:	f841 3b04 	str.w	r3, [r1], #4
 800c30a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c30e:	d2e6      	bcs.n	800c2de <quorem+0xa4>
 800c310:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c314:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c318:	b922      	cbnz	r2, 800c324 <quorem+0xea>
 800c31a:	3b04      	subs	r3, #4
 800c31c:	429d      	cmp	r5, r3
 800c31e:	461a      	mov	r2, r3
 800c320:	d30b      	bcc.n	800c33a <quorem+0x100>
 800c322:	613c      	str	r4, [r7, #16]
 800c324:	3601      	adds	r6, #1
 800c326:	4630      	mov	r0, r6
 800c328:	b003      	add	sp, #12
 800c32a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c32e:	6812      	ldr	r2, [r2, #0]
 800c330:	3b04      	subs	r3, #4
 800c332:	2a00      	cmp	r2, #0
 800c334:	d1cb      	bne.n	800c2ce <quorem+0x94>
 800c336:	3c01      	subs	r4, #1
 800c338:	e7c6      	b.n	800c2c8 <quorem+0x8e>
 800c33a:	6812      	ldr	r2, [r2, #0]
 800c33c:	3b04      	subs	r3, #4
 800c33e:	2a00      	cmp	r2, #0
 800c340:	d1ef      	bne.n	800c322 <quorem+0xe8>
 800c342:	3c01      	subs	r4, #1
 800c344:	e7ea      	b.n	800c31c <quorem+0xe2>
 800c346:	2000      	movs	r0, #0
 800c348:	e7ee      	b.n	800c328 <quorem+0xee>
 800c34a:	0000      	movs	r0, r0
 800c34c:	0000      	movs	r0, r0
	...

0800c350 <_dtoa_r>:
 800c350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c354:	69c7      	ldr	r7, [r0, #28]
 800c356:	b099      	sub	sp, #100	@ 0x64
 800c358:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c35c:	ec55 4b10 	vmov	r4, r5, d0
 800c360:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800c362:	9109      	str	r1, [sp, #36]	@ 0x24
 800c364:	4683      	mov	fp, r0
 800c366:	920e      	str	r2, [sp, #56]	@ 0x38
 800c368:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c36a:	b97f      	cbnz	r7, 800c38c <_dtoa_r+0x3c>
 800c36c:	2010      	movs	r0, #16
 800c36e:	f000 fdfd 	bl	800cf6c <malloc>
 800c372:	4602      	mov	r2, r0
 800c374:	f8cb 001c 	str.w	r0, [fp, #28]
 800c378:	b920      	cbnz	r0, 800c384 <_dtoa_r+0x34>
 800c37a:	4ba7      	ldr	r3, [pc, #668]	@ (800c618 <_dtoa_r+0x2c8>)
 800c37c:	21ef      	movs	r1, #239	@ 0xef
 800c37e:	48a7      	ldr	r0, [pc, #668]	@ (800c61c <_dtoa_r+0x2cc>)
 800c380:	f001 fb6c 	bl	800da5c <__assert_func>
 800c384:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c388:	6007      	str	r7, [r0, #0]
 800c38a:	60c7      	str	r7, [r0, #12]
 800c38c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c390:	6819      	ldr	r1, [r3, #0]
 800c392:	b159      	cbz	r1, 800c3ac <_dtoa_r+0x5c>
 800c394:	685a      	ldr	r2, [r3, #4]
 800c396:	604a      	str	r2, [r1, #4]
 800c398:	2301      	movs	r3, #1
 800c39a:	4093      	lsls	r3, r2
 800c39c:	608b      	str	r3, [r1, #8]
 800c39e:	4658      	mov	r0, fp
 800c3a0:	f000 feda 	bl	800d158 <_Bfree>
 800c3a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c3a8:	2200      	movs	r2, #0
 800c3aa:	601a      	str	r2, [r3, #0]
 800c3ac:	1e2b      	subs	r3, r5, #0
 800c3ae:	bfb9      	ittee	lt
 800c3b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c3b4:	9303      	strlt	r3, [sp, #12]
 800c3b6:	2300      	movge	r3, #0
 800c3b8:	6033      	strge	r3, [r6, #0]
 800c3ba:	9f03      	ldr	r7, [sp, #12]
 800c3bc:	4b98      	ldr	r3, [pc, #608]	@ (800c620 <_dtoa_r+0x2d0>)
 800c3be:	bfbc      	itt	lt
 800c3c0:	2201      	movlt	r2, #1
 800c3c2:	6032      	strlt	r2, [r6, #0]
 800c3c4:	43bb      	bics	r3, r7
 800c3c6:	d112      	bne.n	800c3ee <_dtoa_r+0x9e>
 800c3c8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c3ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c3ce:	6013      	str	r3, [r2, #0]
 800c3d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c3d4:	4323      	orrs	r3, r4
 800c3d6:	f000 854d 	beq.w	800ce74 <_dtoa_r+0xb24>
 800c3da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c3dc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800c634 <_dtoa_r+0x2e4>
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	f000 854f 	beq.w	800ce84 <_dtoa_r+0xb34>
 800c3e6:	f10a 0303 	add.w	r3, sl, #3
 800c3ea:	f000 bd49 	b.w	800ce80 <_dtoa_r+0xb30>
 800c3ee:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c3f2:	2200      	movs	r2, #0
 800c3f4:	ec51 0b17 	vmov	r0, r1, d7
 800c3f8:	2300      	movs	r3, #0
 800c3fa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800c3fe:	f7f4 fb6b 	bl	8000ad8 <__aeabi_dcmpeq>
 800c402:	4680      	mov	r8, r0
 800c404:	b158      	cbz	r0, 800c41e <_dtoa_r+0xce>
 800c406:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c408:	2301      	movs	r3, #1
 800c40a:	6013      	str	r3, [r2, #0]
 800c40c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c40e:	b113      	cbz	r3, 800c416 <_dtoa_r+0xc6>
 800c410:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c412:	4b84      	ldr	r3, [pc, #528]	@ (800c624 <_dtoa_r+0x2d4>)
 800c414:	6013      	str	r3, [r2, #0]
 800c416:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800c638 <_dtoa_r+0x2e8>
 800c41a:	f000 bd33 	b.w	800ce84 <_dtoa_r+0xb34>
 800c41e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c422:	aa16      	add	r2, sp, #88	@ 0x58
 800c424:	a917      	add	r1, sp, #92	@ 0x5c
 800c426:	4658      	mov	r0, fp
 800c428:	f001 f980 	bl	800d72c <__d2b>
 800c42c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c430:	4681      	mov	r9, r0
 800c432:	2e00      	cmp	r6, #0
 800c434:	d077      	beq.n	800c526 <_dtoa_r+0x1d6>
 800c436:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c438:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800c43c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c440:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c444:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c448:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c44c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c450:	4619      	mov	r1, r3
 800c452:	2200      	movs	r2, #0
 800c454:	4b74      	ldr	r3, [pc, #464]	@ (800c628 <_dtoa_r+0x2d8>)
 800c456:	f7f3 ff1f 	bl	8000298 <__aeabi_dsub>
 800c45a:	a369      	add	r3, pc, #420	@ (adr r3, 800c600 <_dtoa_r+0x2b0>)
 800c45c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c460:	f7f4 f8d2 	bl	8000608 <__aeabi_dmul>
 800c464:	a368      	add	r3, pc, #416	@ (adr r3, 800c608 <_dtoa_r+0x2b8>)
 800c466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c46a:	f7f3 ff17 	bl	800029c <__adddf3>
 800c46e:	4604      	mov	r4, r0
 800c470:	4630      	mov	r0, r6
 800c472:	460d      	mov	r5, r1
 800c474:	f7f4 f85e 	bl	8000534 <__aeabi_i2d>
 800c478:	a365      	add	r3, pc, #404	@ (adr r3, 800c610 <_dtoa_r+0x2c0>)
 800c47a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c47e:	f7f4 f8c3 	bl	8000608 <__aeabi_dmul>
 800c482:	4602      	mov	r2, r0
 800c484:	460b      	mov	r3, r1
 800c486:	4620      	mov	r0, r4
 800c488:	4629      	mov	r1, r5
 800c48a:	f7f3 ff07 	bl	800029c <__adddf3>
 800c48e:	4604      	mov	r4, r0
 800c490:	460d      	mov	r5, r1
 800c492:	f7f4 fb69 	bl	8000b68 <__aeabi_d2iz>
 800c496:	2200      	movs	r2, #0
 800c498:	4607      	mov	r7, r0
 800c49a:	2300      	movs	r3, #0
 800c49c:	4620      	mov	r0, r4
 800c49e:	4629      	mov	r1, r5
 800c4a0:	f7f4 fb24 	bl	8000aec <__aeabi_dcmplt>
 800c4a4:	b140      	cbz	r0, 800c4b8 <_dtoa_r+0x168>
 800c4a6:	4638      	mov	r0, r7
 800c4a8:	f7f4 f844 	bl	8000534 <__aeabi_i2d>
 800c4ac:	4622      	mov	r2, r4
 800c4ae:	462b      	mov	r3, r5
 800c4b0:	f7f4 fb12 	bl	8000ad8 <__aeabi_dcmpeq>
 800c4b4:	b900      	cbnz	r0, 800c4b8 <_dtoa_r+0x168>
 800c4b6:	3f01      	subs	r7, #1
 800c4b8:	2f16      	cmp	r7, #22
 800c4ba:	d851      	bhi.n	800c560 <_dtoa_r+0x210>
 800c4bc:	4b5b      	ldr	r3, [pc, #364]	@ (800c62c <_dtoa_r+0x2dc>)
 800c4be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c4c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c4ca:	f7f4 fb0f 	bl	8000aec <__aeabi_dcmplt>
 800c4ce:	2800      	cmp	r0, #0
 800c4d0:	d048      	beq.n	800c564 <_dtoa_r+0x214>
 800c4d2:	3f01      	subs	r7, #1
 800c4d4:	2300      	movs	r3, #0
 800c4d6:	9312      	str	r3, [sp, #72]	@ 0x48
 800c4d8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c4da:	1b9b      	subs	r3, r3, r6
 800c4dc:	1e5a      	subs	r2, r3, #1
 800c4de:	bf44      	itt	mi
 800c4e0:	f1c3 0801 	rsbmi	r8, r3, #1
 800c4e4:	2300      	movmi	r3, #0
 800c4e6:	9208      	str	r2, [sp, #32]
 800c4e8:	bf54      	ite	pl
 800c4ea:	f04f 0800 	movpl.w	r8, #0
 800c4ee:	9308      	strmi	r3, [sp, #32]
 800c4f0:	2f00      	cmp	r7, #0
 800c4f2:	db39      	blt.n	800c568 <_dtoa_r+0x218>
 800c4f4:	9b08      	ldr	r3, [sp, #32]
 800c4f6:	970f      	str	r7, [sp, #60]	@ 0x3c
 800c4f8:	443b      	add	r3, r7
 800c4fa:	9308      	str	r3, [sp, #32]
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	930a      	str	r3, [sp, #40]	@ 0x28
 800c500:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c502:	2b09      	cmp	r3, #9
 800c504:	d864      	bhi.n	800c5d0 <_dtoa_r+0x280>
 800c506:	2b05      	cmp	r3, #5
 800c508:	bfc4      	itt	gt
 800c50a:	3b04      	subgt	r3, #4
 800c50c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800c50e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c510:	f1a3 0302 	sub.w	r3, r3, #2
 800c514:	bfcc      	ite	gt
 800c516:	2400      	movgt	r4, #0
 800c518:	2401      	movle	r4, #1
 800c51a:	2b03      	cmp	r3, #3
 800c51c:	d863      	bhi.n	800c5e6 <_dtoa_r+0x296>
 800c51e:	e8df f003 	tbb	[pc, r3]
 800c522:	372a      	.short	0x372a
 800c524:	5535      	.short	0x5535
 800c526:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800c52a:	441e      	add	r6, r3
 800c52c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c530:	2b20      	cmp	r3, #32
 800c532:	bfc1      	itttt	gt
 800c534:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c538:	409f      	lslgt	r7, r3
 800c53a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c53e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c542:	bfd6      	itet	le
 800c544:	f1c3 0320 	rsble	r3, r3, #32
 800c548:	ea47 0003 	orrgt.w	r0, r7, r3
 800c54c:	fa04 f003 	lslle.w	r0, r4, r3
 800c550:	f7f3 ffe0 	bl	8000514 <__aeabi_ui2d>
 800c554:	2201      	movs	r2, #1
 800c556:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c55a:	3e01      	subs	r6, #1
 800c55c:	9214      	str	r2, [sp, #80]	@ 0x50
 800c55e:	e777      	b.n	800c450 <_dtoa_r+0x100>
 800c560:	2301      	movs	r3, #1
 800c562:	e7b8      	b.n	800c4d6 <_dtoa_r+0x186>
 800c564:	9012      	str	r0, [sp, #72]	@ 0x48
 800c566:	e7b7      	b.n	800c4d8 <_dtoa_r+0x188>
 800c568:	427b      	negs	r3, r7
 800c56a:	930a      	str	r3, [sp, #40]	@ 0x28
 800c56c:	2300      	movs	r3, #0
 800c56e:	eba8 0807 	sub.w	r8, r8, r7
 800c572:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c574:	e7c4      	b.n	800c500 <_dtoa_r+0x1b0>
 800c576:	2300      	movs	r3, #0
 800c578:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c57a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	dc35      	bgt.n	800c5ec <_dtoa_r+0x29c>
 800c580:	2301      	movs	r3, #1
 800c582:	9300      	str	r3, [sp, #0]
 800c584:	9307      	str	r3, [sp, #28]
 800c586:	461a      	mov	r2, r3
 800c588:	920e      	str	r2, [sp, #56]	@ 0x38
 800c58a:	e00b      	b.n	800c5a4 <_dtoa_r+0x254>
 800c58c:	2301      	movs	r3, #1
 800c58e:	e7f3      	b.n	800c578 <_dtoa_r+0x228>
 800c590:	2300      	movs	r3, #0
 800c592:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c594:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c596:	18fb      	adds	r3, r7, r3
 800c598:	9300      	str	r3, [sp, #0]
 800c59a:	3301      	adds	r3, #1
 800c59c:	2b01      	cmp	r3, #1
 800c59e:	9307      	str	r3, [sp, #28]
 800c5a0:	bfb8      	it	lt
 800c5a2:	2301      	movlt	r3, #1
 800c5a4:	f8db 001c 	ldr.w	r0, [fp, #28]
 800c5a8:	2100      	movs	r1, #0
 800c5aa:	2204      	movs	r2, #4
 800c5ac:	f102 0514 	add.w	r5, r2, #20
 800c5b0:	429d      	cmp	r5, r3
 800c5b2:	d91f      	bls.n	800c5f4 <_dtoa_r+0x2a4>
 800c5b4:	6041      	str	r1, [r0, #4]
 800c5b6:	4658      	mov	r0, fp
 800c5b8:	f000 fd8e 	bl	800d0d8 <_Balloc>
 800c5bc:	4682      	mov	sl, r0
 800c5be:	2800      	cmp	r0, #0
 800c5c0:	d13c      	bne.n	800c63c <_dtoa_r+0x2ec>
 800c5c2:	4b1b      	ldr	r3, [pc, #108]	@ (800c630 <_dtoa_r+0x2e0>)
 800c5c4:	4602      	mov	r2, r0
 800c5c6:	f240 11af 	movw	r1, #431	@ 0x1af
 800c5ca:	e6d8      	b.n	800c37e <_dtoa_r+0x2e>
 800c5cc:	2301      	movs	r3, #1
 800c5ce:	e7e0      	b.n	800c592 <_dtoa_r+0x242>
 800c5d0:	2401      	movs	r4, #1
 800c5d2:	2300      	movs	r3, #0
 800c5d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c5d6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c5d8:	f04f 33ff 	mov.w	r3, #4294967295
 800c5dc:	9300      	str	r3, [sp, #0]
 800c5de:	9307      	str	r3, [sp, #28]
 800c5e0:	2200      	movs	r2, #0
 800c5e2:	2312      	movs	r3, #18
 800c5e4:	e7d0      	b.n	800c588 <_dtoa_r+0x238>
 800c5e6:	2301      	movs	r3, #1
 800c5e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c5ea:	e7f5      	b.n	800c5d8 <_dtoa_r+0x288>
 800c5ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c5ee:	9300      	str	r3, [sp, #0]
 800c5f0:	9307      	str	r3, [sp, #28]
 800c5f2:	e7d7      	b.n	800c5a4 <_dtoa_r+0x254>
 800c5f4:	3101      	adds	r1, #1
 800c5f6:	0052      	lsls	r2, r2, #1
 800c5f8:	e7d8      	b.n	800c5ac <_dtoa_r+0x25c>
 800c5fa:	bf00      	nop
 800c5fc:	f3af 8000 	nop.w
 800c600:	636f4361 	.word	0x636f4361
 800c604:	3fd287a7 	.word	0x3fd287a7
 800c608:	8b60c8b3 	.word	0x8b60c8b3
 800c60c:	3fc68a28 	.word	0x3fc68a28
 800c610:	509f79fb 	.word	0x509f79fb
 800c614:	3fd34413 	.word	0x3fd34413
 800c618:	0800e989 	.word	0x0800e989
 800c61c:	0800e9a0 	.word	0x0800e9a0
 800c620:	7ff00000 	.word	0x7ff00000
 800c624:	0800e959 	.word	0x0800e959
 800c628:	3ff80000 	.word	0x3ff80000
 800c62c:	0800ea98 	.word	0x0800ea98
 800c630:	0800e9f8 	.word	0x0800e9f8
 800c634:	0800e985 	.word	0x0800e985
 800c638:	0800e958 	.word	0x0800e958
 800c63c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c640:	6018      	str	r0, [r3, #0]
 800c642:	9b07      	ldr	r3, [sp, #28]
 800c644:	2b0e      	cmp	r3, #14
 800c646:	f200 80a4 	bhi.w	800c792 <_dtoa_r+0x442>
 800c64a:	2c00      	cmp	r4, #0
 800c64c:	f000 80a1 	beq.w	800c792 <_dtoa_r+0x442>
 800c650:	2f00      	cmp	r7, #0
 800c652:	dd33      	ble.n	800c6bc <_dtoa_r+0x36c>
 800c654:	4bad      	ldr	r3, [pc, #692]	@ (800c90c <_dtoa_r+0x5bc>)
 800c656:	f007 020f 	and.w	r2, r7, #15
 800c65a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c65e:	ed93 7b00 	vldr	d7, [r3]
 800c662:	05f8      	lsls	r0, r7, #23
 800c664:	ed8d 7b04 	vstr	d7, [sp, #16]
 800c668:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c66c:	d516      	bpl.n	800c69c <_dtoa_r+0x34c>
 800c66e:	4ba8      	ldr	r3, [pc, #672]	@ (800c910 <_dtoa_r+0x5c0>)
 800c670:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c674:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c678:	f7f4 f8f0 	bl	800085c <__aeabi_ddiv>
 800c67c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c680:	f004 040f 	and.w	r4, r4, #15
 800c684:	2603      	movs	r6, #3
 800c686:	4da2      	ldr	r5, [pc, #648]	@ (800c910 <_dtoa_r+0x5c0>)
 800c688:	b954      	cbnz	r4, 800c6a0 <_dtoa_r+0x350>
 800c68a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c68e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c692:	f7f4 f8e3 	bl	800085c <__aeabi_ddiv>
 800c696:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c69a:	e028      	b.n	800c6ee <_dtoa_r+0x39e>
 800c69c:	2602      	movs	r6, #2
 800c69e:	e7f2      	b.n	800c686 <_dtoa_r+0x336>
 800c6a0:	07e1      	lsls	r1, r4, #31
 800c6a2:	d508      	bpl.n	800c6b6 <_dtoa_r+0x366>
 800c6a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c6ac:	f7f3 ffac 	bl	8000608 <__aeabi_dmul>
 800c6b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c6b4:	3601      	adds	r6, #1
 800c6b6:	1064      	asrs	r4, r4, #1
 800c6b8:	3508      	adds	r5, #8
 800c6ba:	e7e5      	b.n	800c688 <_dtoa_r+0x338>
 800c6bc:	f000 80d2 	beq.w	800c864 <_dtoa_r+0x514>
 800c6c0:	427c      	negs	r4, r7
 800c6c2:	4b92      	ldr	r3, [pc, #584]	@ (800c90c <_dtoa_r+0x5bc>)
 800c6c4:	4d92      	ldr	r5, [pc, #584]	@ (800c910 <_dtoa_r+0x5c0>)
 800c6c6:	f004 020f 	and.w	r2, r4, #15
 800c6ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c6d6:	f7f3 ff97 	bl	8000608 <__aeabi_dmul>
 800c6da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c6de:	1124      	asrs	r4, r4, #4
 800c6e0:	2300      	movs	r3, #0
 800c6e2:	2602      	movs	r6, #2
 800c6e4:	2c00      	cmp	r4, #0
 800c6e6:	f040 80b2 	bne.w	800c84e <_dtoa_r+0x4fe>
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d1d3      	bne.n	800c696 <_dtoa_r+0x346>
 800c6ee:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c6f0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	f000 80b7 	beq.w	800c868 <_dtoa_r+0x518>
 800c6fa:	4b86      	ldr	r3, [pc, #536]	@ (800c914 <_dtoa_r+0x5c4>)
 800c6fc:	2200      	movs	r2, #0
 800c6fe:	4620      	mov	r0, r4
 800c700:	4629      	mov	r1, r5
 800c702:	f7f4 f9f3 	bl	8000aec <__aeabi_dcmplt>
 800c706:	2800      	cmp	r0, #0
 800c708:	f000 80ae 	beq.w	800c868 <_dtoa_r+0x518>
 800c70c:	9b07      	ldr	r3, [sp, #28]
 800c70e:	2b00      	cmp	r3, #0
 800c710:	f000 80aa 	beq.w	800c868 <_dtoa_r+0x518>
 800c714:	9b00      	ldr	r3, [sp, #0]
 800c716:	2b00      	cmp	r3, #0
 800c718:	dd37      	ble.n	800c78a <_dtoa_r+0x43a>
 800c71a:	1e7b      	subs	r3, r7, #1
 800c71c:	9304      	str	r3, [sp, #16]
 800c71e:	4620      	mov	r0, r4
 800c720:	4b7d      	ldr	r3, [pc, #500]	@ (800c918 <_dtoa_r+0x5c8>)
 800c722:	2200      	movs	r2, #0
 800c724:	4629      	mov	r1, r5
 800c726:	f7f3 ff6f 	bl	8000608 <__aeabi_dmul>
 800c72a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c72e:	9c00      	ldr	r4, [sp, #0]
 800c730:	3601      	adds	r6, #1
 800c732:	4630      	mov	r0, r6
 800c734:	f7f3 fefe 	bl	8000534 <__aeabi_i2d>
 800c738:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c73c:	f7f3 ff64 	bl	8000608 <__aeabi_dmul>
 800c740:	4b76      	ldr	r3, [pc, #472]	@ (800c91c <_dtoa_r+0x5cc>)
 800c742:	2200      	movs	r2, #0
 800c744:	f7f3 fdaa 	bl	800029c <__adddf3>
 800c748:	4605      	mov	r5, r0
 800c74a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c74e:	2c00      	cmp	r4, #0
 800c750:	f040 808d 	bne.w	800c86e <_dtoa_r+0x51e>
 800c754:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c758:	4b71      	ldr	r3, [pc, #452]	@ (800c920 <_dtoa_r+0x5d0>)
 800c75a:	2200      	movs	r2, #0
 800c75c:	f7f3 fd9c 	bl	8000298 <__aeabi_dsub>
 800c760:	4602      	mov	r2, r0
 800c762:	460b      	mov	r3, r1
 800c764:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c768:	462a      	mov	r2, r5
 800c76a:	4633      	mov	r3, r6
 800c76c:	f7f4 f9dc 	bl	8000b28 <__aeabi_dcmpgt>
 800c770:	2800      	cmp	r0, #0
 800c772:	f040 828b 	bne.w	800cc8c <_dtoa_r+0x93c>
 800c776:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c77a:	462a      	mov	r2, r5
 800c77c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c780:	f7f4 f9b4 	bl	8000aec <__aeabi_dcmplt>
 800c784:	2800      	cmp	r0, #0
 800c786:	f040 8128 	bne.w	800c9da <_dtoa_r+0x68a>
 800c78a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800c78e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800c792:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c794:	2b00      	cmp	r3, #0
 800c796:	f2c0 815a 	blt.w	800ca4e <_dtoa_r+0x6fe>
 800c79a:	2f0e      	cmp	r7, #14
 800c79c:	f300 8157 	bgt.w	800ca4e <_dtoa_r+0x6fe>
 800c7a0:	4b5a      	ldr	r3, [pc, #360]	@ (800c90c <_dtoa_r+0x5bc>)
 800c7a2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c7a6:	ed93 7b00 	vldr	d7, [r3]
 800c7aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	ed8d 7b00 	vstr	d7, [sp]
 800c7b2:	da03      	bge.n	800c7bc <_dtoa_r+0x46c>
 800c7b4:	9b07      	ldr	r3, [sp, #28]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	f340 8101 	ble.w	800c9be <_dtoa_r+0x66e>
 800c7bc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c7c0:	4656      	mov	r6, sl
 800c7c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7c6:	4620      	mov	r0, r4
 800c7c8:	4629      	mov	r1, r5
 800c7ca:	f7f4 f847 	bl	800085c <__aeabi_ddiv>
 800c7ce:	f7f4 f9cb 	bl	8000b68 <__aeabi_d2iz>
 800c7d2:	4680      	mov	r8, r0
 800c7d4:	f7f3 feae 	bl	8000534 <__aeabi_i2d>
 800c7d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7dc:	f7f3 ff14 	bl	8000608 <__aeabi_dmul>
 800c7e0:	4602      	mov	r2, r0
 800c7e2:	460b      	mov	r3, r1
 800c7e4:	4620      	mov	r0, r4
 800c7e6:	4629      	mov	r1, r5
 800c7e8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c7ec:	f7f3 fd54 	bl	8000298 <__aeabi_dsub>
 800c7f0:	f806 4b01 	strb.w	r4, [r6], #1
 800c7f4:	9d07      	ldr	r5, [sp, #28]
 800c7f6:	eba6 040a 	sub.w	r4, r6, sl
 800c7fa:	42a5      	cmp	r5, r4
 800c7fc:	4602      	mov	r2, r0
 800c7fe:	460b      	mov	r3, r1
 800c800:	f040 8117 	bne.w	800ca32 <_dtoa_r+0x6e2>
 800c804:	f7f3 fd4a 	bl	800029c <__adddf3>
 800c808:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c80c:	4604      	mov	r4, r0
 800c80e:	460d      	mov	r5, r1
 800c810:	f7f4 f98a 	bl	8000b28 <__aeabi_dcmpgt>
 800c814:	2800      	cmp	r0, #0
 800c816:	f040 80f9 	bne.w	800ca0c <_dtoa_r+0x6bc>
 800c81a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c81e:	4620      	mov	r0, r4
 800c820:	4629      	mov	r1, r5
 800c822:	f7f4 f959 	bl	8000ad8 <__aeabi_dcmpeq>
 800c826:	b118      	cbz	r0, 800c830 <_dtoa_r+0x4e0>
 800c828:	f018 0f01 	tst.w	r8, #1
 800c82c:	f040 80ee 	bne.w	800ca0c <_dtoa_r+0x6bc>
 800c830:	4649      	mov	r1, r9
 800c832:	4658      	mov	r0, fp
 800c834:	f000 fc90 	bl	800d158 <_Bfree>
 800c838:	2300      	movs	r3, #0
 800c83a:	7033      	strb	r3, [r6, #0]
 800c83c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c83e:	3701      	adds	r7, #1
 800c840:	601f      	str	r7, [r3, #0]
 800c842:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c844:	2b00      	cmp	r3, #0
 800c846:	f000 831d 	beq.w	800ce84 <_dtoa_r+0xb34>
 800c84a:	601e      	str	r6, [r3, #0]
 800c84c:	e31a      	b.n	800ce84 <_dtoa_r+0xb34>
 800c84e:	07e2      	lsls	r2, r4, #31
 800c850:	d505      	bpl.n	800c85e <_dtoa_r+0x50e>
 800c852:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c856:	f7f3 fed7 	bl	8000608 <__aeabi_dmul>
 800c85a:	3601      	adds	r6, #1
 800c85c:	2301      	movs	r3, #1
 800c85e:	1064      	asrs	r4, r4, #1
 800c860:	3508      	adds	r5, #8
 800c862:	e73f      	b.n	800c6e4 <_dtoa_r+0x394>
 800c864:	2602      	movs	r6, #2
 800c866:	e742      	b.n	800c6ee <_dtoa_r+0x39e>
 800c868:	9c07      	ldr	r4, [sp, #28]
 800c86a:	9704      	str	r7, [sp, #16]
 800c86c:	e761      	b.n	800c732 <_dtoa_r+0x3e2>
 800c86e:	4b27      	ldr	r3, [pc, #156]	@ (800c90c <_dtoa_r+0x5bc>)
 800c870:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c872:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c876:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c87a:	4454      	add	r4, sl
 800c87c:	2900      	cmp	r1, #0
 800c87e:	d053      	beq.n	800c928 <_dtoa_r+0x5d8>
 800c880:	4928      	ldr	r1, [pc, #160]	@ (800c924 <_dtoa_r+0x5d4>)
 800c882:	2000      	movs	r0, #0
 800c884:	f7f3 ffea 	bl	800085c <__aeabi_ddiv>
 800c888:	4633      	mov	r3, r6
 800c88a:	462a      	mov	r2, r5
 800c88c:	f7f3 fd04 	bl	8000298 <__aeabi_dsub>
 800c890:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c894:	4656      	mov	r6, sl
 800c896:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c89a:	f7f4 f965 	bl	8000b68 <__aeabi_d2iz>
 800c89e:	4605      	mov	r5, r0
 800c8a0:	f7f3 fe48 	bl	8000534 <__aeabi_i2d>
 800c8a4:	4602      	mov	r2, r0
 800c8a6:	460b      	mov	r3, r1
 800c8a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c8ac:	f7f3 fcf4 	bl	8000298 <__aeabi_dsub>
 800c8b0:	3530      	adds	r5, #48	@ 0x30
 800c8b2:	4602      	mov	r2, r0
 800c8b4:	460b      	mov	r3, r1
 800c8b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c8ba:	f806 5b01 	strb.w	r5, [r6], #1
 800c8be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c8c2:	f7f4 f913 	bl	8000aec <__aeabi_dcmplt>
 800c8c6:	2800      	cmp	r0, #0
 800c8c8:	d171      	bne.n	800c9ae <_dtoa_r+0x65e>
 800c8ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c8ce:	4911      	ldr	r1, [pc, #68]	@ (800c914 <_dtoa_r+0x5c4>)
 800c8d0:	2000      	movs	r0, #0
 800c8d2:	f7f3 fce1 	bl	8000298 <__aeabi_dsub>
 800c8d6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c8da:	f7f4 f907 	bl	8000aec <__aeabi_dcmplt>
 800c8de:	2800      	cmp	r0, #0
 800c8e0:	f040 8095 	bne.w	800ca0e <_dtoa_r+0x6be>
 800c8e4:	42a6      	cmp	r6, r4
 800c8e6:	f43f af50 	beq.w	800c78a <_dtoa_r+0x43a>
 800c8ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c8ee:	4b0a      	ldr	r3, [pc, #40]	@ (800c918 <_dtoa_r+0x5c8>)
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	f7f3 fe89 	bl	8000608 <__aeabi_dmul>
 800c8f6:	4b08      	ldr	r3, [pc, #32]	@ (800c918 <_dtoa_r+0x5c8>)
 800c8f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c902:	f7f3 fe81 	bl	8000608 <__aeabi_dmul>
 800c906:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c90a:	e7c4      	b.n	800c896 <_dtoa_r+0x546>
 800c90c:	0800ea98 	.word	0x0800ea98
 800c910:	0800ea70 	.word	0x0800ea70
 800c914:	3ff00000 	.word	0x3ff00000
 800c918:	40240000 	.word	0x40240000
 800c91c:	401c0000 	.word	0x401c0000
 800c920:	40140000 	.word	0x40140000
 800c924:	3fe00000 	.word	0x3fe00000
 800c928:	4631      	mov	r1, r6
 800c92a:	4628      	mov	r0, r5
 800c92c:	f7f3 fe6c 	bl	8000608 <__aeabi_dmul>
 800c930:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c934:	9415      	str	r4, [sp, #84]	@ 0x54
 800c936:	4656      	mov	r6, sl
 800c938:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c93c:	f7f4 f914 	bl	8000b68 <__aeabi_d2iz>
 800c940:	4605      	mov	r5, r0
 800c942:	f7f3 fdf7 	bl	8000534 <__aeabi_i2d>
 800c946:	4602      	mov	r2, r0
 800c948:	460b      	mov	r3, r1
 800c94a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c94e:	f7f3 fca3 	bl	8000298 <__aeabi_dsub>
 800c952:	3530      	adds	r5, #48	@ 0x30
 800c954:	f806 5b01 	strb.w	r5, [r6], #1
 800c958:	4602      	mov	r2, r0
 800c95a:	460b      	mov	r3, r1
 800c95c:	42a6      	cmp	r6, r4
 800c95e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c962:	f04f 0200 	mov.w	r2, #0
 800c966:	d124      	bne.n	800c9b2 <_dtoa_r+0x662>
 800c968:	4bac      	ldr	r3, [pc, #688]	@ (800cc1c <_dtoa_r+0x8cc>)
 800c96a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c96e:	f7f3 fc95 	bl	800029c <__adddf3>
 800c972:	4602      	mov	r2, r0
 800c974:	460b      	mov	r3, r1
 800c976:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c97a:	f7f4 f8d5 	bl	8000b28 <__aeabi_dcmpgt>
 800c97e:	2800      	cmp	r0, #0
 800c980:	d145      	bne.n	800ca0e <_dtoa_r+0x6be>
 800c982:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c986:	49a5      	ldr	r1, [pc, #660]	@ (800cc1c <_dtoa_r+0x8cc>)
 800c988:	2000      	movs	r0, #0
 800c98a:	f7f3 fc85 	bl	8000298 <__aeabi_dsub>
 800c98e:	4602      	mov	r2, r0
 800c990:	460b      	mov	r3, r1
 800c992:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c996:	f7f4 f8a9 	bl	8000aec <__aeabi_dcmplt>
 800c99a:	2800      	cmp	r0, #0
 800c99c:	f43f aef5 	beq.w	800c78a <_dtoa_r+0x43a>
 800c9a0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800c9a2:	1e73      	subs	r3, r6, #1
 800c9a4:	9315      	str	r3, [sp, #84]	@ 0x54
 800c9a6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c9aa:	2b30      	cmp	r3, #48	@ 0x30
 800c9ac:	d0f8      	beq.n	800c9a0 <_dtoa_r+0x650>
 800c9ae:	9f04      	ldr	r7, [sp, #16]
 800c9b0:	e73e      	b.n	800c830 <_dtoa_r+0x4e0>
 800c9b2:	4b9b      	ldr	r3, [pc, #620]	@ (800cc20 <_dtoa_r+0x8d0>)
 800c9b4:	f7f3 fe28 	bl	8000608 <__aeabi_dmul>
 800c9b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c9bc:	e7bc      	b.n	800c938 <_dtoa_r+0x5e8>
 800c9be:	d10c      	bne.n	800c9da <_dtoa_r+0x68a>
 800c9c0:	4b98      	ldr	r3, [pc, #608]	@ (800cc24 <_dtoa_r+0x8d4>)
 800c9c2:	2200      	movs	r2, #0
 800c9c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c9c8:	f7f3 fe1e 	bl	8000608 <__aeabi_dmul>
 800c9cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c9d0:	f7f4 f8a0 	bl	8000b14 <__aeabi_dcmpge>
 800c9d4:	2800      	cmp	r0, #0
 800c9d6:	f000 8157 	beq.w	800cc88 <_dtoa_r+0x938>
 800c9da:	2400      	movs	r4, #0
 800c9dc:	4625      	mov	r5, r4
 800c9de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c9e0:	43db      	mvns	r3, r3
 800c9e2:	9304      	str	r3, [sp, #16]
 800c9e4:	4656      	mov	r6, sl
 800c9e6:	2700      	movs	r7, #0
 800c9e8:	4621      	mov	r1, r4
 800c9ea:	4658      	mov	r0, fp
 800c9ec:	f000 fbb4 	bl	800d158 <_Bfree>
 800c9f0:	2d00      	cmp	r5, #0
 800c9f2:	d0dc      	beq.n	800c9ae <_dtoa_r+0x65e>
 800c9f4:	b12f      	cbz	r7, 800ca02 <_dtoa_r+0x6b2>
 800c9f6:	42af      	cmp	r7, r5
 800c9f8:	d003      	beq.n	800ca02 <_dtoa_r+0x6b2>
 800c9fa:	4639      	mov	r1, r7
 800c9fc:	4658      	mov	r0, fp
 800c9fe:	f000 fbab 	bl	800d158 <_Bfree>
 800ca02:	4629      	mov	r1, r5
 800ca04:	4658      	mov	r0, fp
 800ca06:	f000 fba7 	bl	800d158 <_Bfree>
 800ca0a:	e7d0      	b.n	800c9ae <_dtoa_r+0x65e>
 800ca0c:	9704      	str	r7, [sp, #16]
 800ca0e:	4633      	mov	r3, r6
 800ca10:	461e      	mov	r6, r3
 800ca12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ca16:	2a39      	cmp	r2, #57	@ 0x39
 800ca18:	d107      	bne.n	800ca2a <_dtoa_r+0x6da>
 800ca1a:	459a      	cmp	sl, r3
 800ca1c:	d1f8      	bne.n	800ca10 <_dtoa_r+0x6c0>
 800ca1e:	9a04      	ldr	r2, [sp, #16]
 800ca20:	3201      	adds	r2, #1
 800ca22:	9204      	str	r2, [sp, #16]
 800ca24:	2230      	movs	r2, #48	@ 0x30
 800ca26:	f88a 2000 	strb.w	r2, [sl]
 800ca2a:	781a      	ldrb	r2, [r3, #0]
 800ca2c:	3201      	adds	r2, #1
 800ca2e:	701a      	strb	r2, [r3, #0]
 800ca30:	e7bd      	b.n	800c9ae <_dtoa_r+0x65e>
 800ca32:	4b7b      	ldr	r3, [pc, #492]	@ (800cc20 <_dtoa_r+0x8d0>)
 800ca34:	2200      	movs	r2, #0
 800ca36:	f7f3 fde7 	bl	8000608 <__aeabi_dmul>
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	4604      	mov	r4, r0
 800ca40:	460d      	mov	r5, r1
 800ca42:	f7f4 f849 	bl	8000ad8 <__aeabi_dcmpeq>
 800ca46:	2800      	cmp	r0, #0
 800ca48:	f43f aebb 	beq.w	800c7c2 <_dtoa_r+0x472>
 800ca4c:	e6f0      	b.n	800c830 <_dtoa_r+0x4e0>
 800ca4e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ca50:	2a00      	cmp	r2, #0
 800ca52:	f000 80db 	beq.w	800cc0c <_dtoa_r+0x8bc>
 800ca56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca58:	2a01      	cmp	r2, #1
 800ca5a:	f300 80bf 	bgt.w	800cbdc <_dtoa_r+0x88c>
 800ca5e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ca60:	2a00      	cmp	r2, #0
 800ca62:	f000 80b7 	beq.w	800cbd4 <_dtoa_r+0x884>
 800ca66:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ca6a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ca6c:	4646      	mov	r6, r8
 800ca6e:	9a08      	ldr	r2, [sp, #32]
 800ca70:	2101      	movs	r1, #1
 800ca72:	441a      	add	r2, r3
 800ca74:	4658      	mov	r0, fp
 800ca76:	4498      	add	r8, r3
 800ca78:	9208      	str	r2, [sp, #32]
 800ca7a:	f000 fc21 	bl	800d2c0 <__i2b>
 800ca7e:	4605      	mov	r5, r0
 800ca80:	b15e      	cbz	r6, 800ca9a <_dtoa_r+0x74a>
 800ca82:	9b08      	ldr	r3, [sp, #32]
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	dd08      	ble.n	800ca9a <_dtoa_r+0x74a>
 800ca88:	42b3      	cmp	r3, r6
 800ca8a:	9a08      	ldr	r2, [sp, #32]
 800ca8c:	bfa8      	it	ge
 800ca8e:	4633      	movge	r3, r6
 800ca90:	eba8 0803 	sub.w	r8, r8, r3
 800ca94:	1af6      	subs	r6, r6, r3
 800ca96:	1ad3      	subs	r3, r2, r3
 800ca98:	9308      	str	r3, [sp, #32]
 800ca9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca9c:	b1f3      	cbz	r3, 800cadc <_dtoa_r+0x78c>
 800ca9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	f000 80b7 	beq.w	800cc14 <_dtoa_r+0x8c4>
 800caa6:	b18c      	cbz	r4, 800cacc <_dtoa_r+0x77c>
 800caa8:	4629      	mov	r1, r5
 800caaa:	4622      	mov	r2, r4
 800caac:	4658      	mov	r0, fp
 800caae:	f000 fcc7 	bl	800d440 <__pow5mult>
 800cab2:	464a      	mov	r2, r9
 800cab4:	4601      	mov	r1, r0
 800cab6:	4605      	mov	r5, r0
 800cab8:	4658      	mov	r0, fp
 800caba:	f000 fc17 	bl	800d2ec <__multiply>
 800cabe:	4649      	mov	r1, r9
 800cac0:	9004      	str	r0, [sp, #16]
 800cac2:	4658      	mov	r0, fp
 800cac4:	f000 fb48 	bl	800d158 <_Bfree>
 800cac8:	9b04      	ldr	r3, [sp, #16]
 800caca:	4699      	mov	r9, r3
 800cacc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cace:	1b1a      	subs	r2, r3, r4
 800cad0:	d004      	beq.n	800cadc <_dtoa_r+0x78c>
 800cad2:	4649      	mov	r1, r9
 800cad4:	4658      	mov	r0, fp
 800cad6:	f000 fcb3 	bl	800d440 <__pow5mult>
 800cada:	4681      	mov	r9, r0
 800cadc:	2101      	movs	r1, #1
 800cade:	4658      	mov	r0, fp
 800cae0:	f000 fbee 	bl	800d2c0 <__i2b>
 800cae4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cae6:	4604      	mov	r4, r0
 800cae8:	2b00      	cmp	r3, #0
 800caea:	f000 81cf 	beq.w	800ce8c <_dtoa_r+0xb3c>
 800caee:	461a      	mov	r2, r3
 800caf0:	4601      	mov	r1, r0
 800caf2:	4658      	mov	r0, fp
 800caf4:	f000 fca4 	bl	800d440 <__pow5mult>
 800caf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cafa:	2b01      	cmp	r3, #1
 800cafc:	4604      	mov	r4, r0
 800cafe:	f300 8095 	bgt.w	800cc2c <_dtoa_r+0x8dc>
 800cb02:	9b02      	ldr	r3, [sp, #8]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	f040 8087 	bne.w	800cc18 <_dtoa_r+0x8c8>
 800cb0a:	9b03      	ldr	r3, [sp, #12]
 800cb0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	f040 8089 	bne.w	800cc28 <_dtoa_r+0x8d8>
 800cb16:	9b03      	ldr	r3, [sp, #12]
 800cb18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cb1c:	0d1b      	lsrs	r3, r3, #20
 800cb1e:	051b      	lsls	r3, r3, #20
 800cb20:	b12b      	cbz	r3, 800cb2e <_dtoa_r+0x7de>
 800cb22:	9b08      	ldr	r3, [sp, #32]
 800cb24:	3301      	adds	r3, #1
 800cb26:	9308      	str	r3, [sp, #32]
 800cb28:	f108 0801 	add.w	r8, r8, #1
 800cb2c:	2301      	movs	r3, #1
 800cb2e:	930a      	str	r3, [sp, #40]	@ 0x28
 800cb30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	f000 81b0 	beq.w	800ce98 <_dtoa_r+0xb48>
 800cb38:	6923      	ldr	r3, [r4, #16]
 800cb3a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cb3e:	6918      	ldr	r0, [r3, #16]
 800cb40:	f000 fb72 	bl	800d228 <__hi0bits>
 800cb44:	f1c0 0020 	rsb	r0, r0, #32
 800cb48:	9b08      	ldr	r3, [sp, #32]
 800cb4a:	4418      	add	r0, r3
 800cb4c:	f010 001f 	ands.w	r0, r0, #31
 800cb50:	d077      	beq.n	800cc42 <_dtoa_r+0x8f2>
 800cb52:	f1c0 0320 	rsb	r3, r0, #32
 800cb56:	2b04      	cmp	r3, #4
 800cb58:	dd6b      	ble.n	800cc32 <_dtoa_r+0x8e2>
 800cb5a:	9b08      	ldr	r3, [sp, #32]
 800cb5c:	f1c0 001c 	rsb	r0, r0, #28
 800cb60:	4403      	add	r3, r0
 800cb62:	4480      	add	r8, r0
 800cb64:	4406      	add	r6, r0
 800cb66:	9308      	str	r3, [sp, #32]
 800cb68:	f1b8 0f00 	cmp.w	r8, #0
 800cb6c:	dd05      	ble.n	800cb7a <_dtoa_r+0x82a>
 800cb6e:	4649      	mov	r1, r9
 800cb70:	4642      	mov	r2, r8
 800cb72:	4658      	mov	r0, fp
 800cb74:	f000 fcbe 	bl	800d4f4 <__lshift>
 800cb78:	4681      	mov	r9, r0
 800cb7a:	9b08      	ldr	r3, [sp, #32]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	dd05      	ble.n	800cb8c <_dtoa_r+0x83c>
 800cb80:	4621      	mov	r1, r4
 800cb82:	461a      	mov	r2, r3
 800cb84:	4658      	mov	r0, fp
 800cb86:	f000 fcb5 	bl	800d4f4 <__lshift>
 800cb8a:	4604      	mov	r4, r0
 800cb8c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d059      	beq.n	800cc46 <_dtoa_r+0x8f6>
 800cb92:	4621      	mov	r1, r4
 800cb94:	4648      	mov	r0, r9
 800cb96:	f000 fd19 	bl	800d5cc <__mcmp>
 800cb9a:	2800      	cmp	r0, #0
 800cb9c:	da53      	bge.n	800cc46 <_dtoa_r+0x8f6>
 800cb9e:	1e7b      	subs	r3, r7, #1
 800cba0:	9304      	str	r3, [sp, #16]
 800cba2:	4649      	mov	r1, r9
 800cba4:	2300      	movs	r3, #0
 800cba6:	220a      	movs	r2, #10
 800cba8:	4658      	mov	r0, fp
 800cbaa:	f000 faf7 	bl	800d19c <__multadd>
 800cbae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cbb0:	4681      	mov	r9, r0
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	f000 8172 	beq.w	800ce9c <_dtoa_r+0xb4c>
 800cbb8:	2300      	movs	r3, #0
 800cbba:	4629      	mov	r1, r5
 800cbbc:	220a      	movs	r2, #10
 800cbbe:	4658      	mov	r0, fp
 800cbc0:	f000 faec 	bl	800d19c <__multadd>
 800cbc4:	9b00      	ldr	r3, [sp, #0]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	4605      	mov	r5, r0
 800cbca:	dc67      	bgt.n	800cc9c <_dtoa_r+0x94c>
 800cbcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbce:	2b02      	cmp	r3, #2
 800cbd0:	dc41      	bgt.n	800cc56 <_dtoa_r+0x906>
 800cbd2:	e063      	b.n	800cc9c <_dtoa_r+0x94c>
 800cbd4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800cbd6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cbda:	e746      	b.n	800ca6a <_dtoa_r+0x71a>
 800cbdc:	9b07      	ldr	r3, [sp, #28]
 800cbde:	1e5c      	subs	r4, r3, #1
 800cbe0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cbe2:	42a3      	cmp	r3, r4
 800cbe4:	bfbf      	itttt	lt
 800cbe6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800cbe8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800cbea:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800cbec:	1ae3      	sublt	r3, r4, r3
 800cbee:	bfb4      	ite	lt
 800cbf0:	18d2      	addlt	r2, r2, r3
 800cbf2:	1b1c      	subge	r4, r3, r4
 800cbf4:	9b07      	ldr	r3, [sp, #28]
 800cbf6:	bfbc      	itt	lt
 800cbf8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800cbfa:	2400      	movlt	r4, #0
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	bfb5      	itete	lt
 800cc00:	eba8 0603 	sublt.w	r6, r8, r3
 800cc04:	9b07      	ldrge	r3, [sp, #28]
 800cc06:	2300      	movlt	r3, #0
 800cc08:	4646      	movge	r6, r8
 800cc0a:	e730      	b.n	800ca6e <_dtoa_r+0x71e>
 800cc0c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800cc0e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800cc10:	4646      	mov	r6, r8
 800cc12:	e735      	b.n	800ca80 <_dtoa_r+0x730>
 800cc14:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cc16:	e75c      	b.n	800cad2 <_dtoa_r+0x782>
 800cc18:	2300      	movs	r3, #0
 800cc1a:	e788      	b.n	800cb2e <_dtoa_r+0x7de>
 800cc1c:	3fe00000 	.word	0x3fe00000
 800cc20:	40240000 	.word	0x40240000
 800cc24:	40140000 	.word	0x40140000
 800cc28:	9b02      	ldr	r3, [sp, #8]
 800cc2a:	e780      	b.n	800cb2e <_dtoa_r+0x7de>
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	930a      	str	r3, [sp, #40]	@ 0x28
 800cc30:	e782      	b.n	800cb38 <_dtoa_r+0x7e8>
 800cc32:	d099      	beq.n	800cb68 <_dtoa_r+0x818>
 800cc34:	9a08      	ldr	r2, [sp, #32]
 800cc36:	331c      	adds	r3, #28
 800cc38:	441a      	add	r2, r3
 800cc3a:	4498      	add	r8, r3
 800cc3c:	441e      	add	r6, r3
 800cc3e:	9208      	str	r2, [sp, #32]
 800cc40:	e792      	b.n	800cb68 <_dtoa_r+0x818>
 800cc42:	4603      	mov	r3, r0
 800cc44:	e7f6      	b.n	800cc34 <_dtoa_r+0x8e4>
 800cc46:	9b07      	ldr	r3, [sp, #28]
 800cc48:	9704      	str	r7, [sp, #16]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	dc20      	bgt.n	800cc90 <_dtoa_r+0x940>
 800cc4e:	9300      	str	r3, [sp, #0]
 800cc50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc52:	2b02      	cmp	r3, #2
 800cc54:	dd1e      	ble.n	800cc94 <_dtoa_r+0x944>
 800cc56:	9b00      	ldr	r3, [sp, #0]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	f47f aec0 	bne.w	800c9de <_dtoa_r+0x68e>
 800cc5e:	4621      	mov	r1, r4
 800cc60:	2205      	movs	r2, #5
 800cc62:	4658      	mov	r0, fp
 800cc64:	f000 fa9a 	bl	800d19c <__multadd>
 800cc68:	4601      	mov	r1, r0
 800cc6a:	4604      	mov	r4, r0
 800cc6c:	4648      	mov	r0, r9
 800cc6e:	f000 fcad 	bl	800d5cc <__mcmp>
 800cc72:	2800      	cmp	r0, #0
 800cc74:	f77f aeb3 	ble.w	800c9de <_dtoa_r+0x68e>
 800cc78:	4656      	mov	r6, sl
 800cc7a:	2331      	movs	r3, #49	@ 0x31
 800cc7c:	f806 3b01 	strb.w	r3, [r6], #1
 800cc80:	9b04      	ldr	r3, [sp, #16]
 800cc82:	3301      	adds	r3, #1
 800cc84:	9304      	str	r3, [sp, #16]
 800cc86:	e6ae      	b.n	800c9e6 <_dtoa_r+0x696>
 800cc88:	9c07      	ldr	r4, [sp, #28]
 800cc8a:	9704      	str	r7, [sp, #16]
 800cc8c:	4625      	mov	r5, r4
 800cc8e:	e7f3      	b.n	800cc78 <_dtoa_r+0x928>
 800cc90:	9b07      	ldr	r3, [sp, #28]
 800cc92:	9300      	str	r3, [sp, #0]
 800cc94:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	f000 8104 	beq.w	800cea4 <_dtoa_r+0xb54>
 800cc9c:	2e00      	cmp	r6, #0
 800cc9e:	dd05      	ble.n	800ccac <_dtoa_r+0x95c>
 800cca0:	4629      	mov	r1, r5
 800cca2:	4632      	mov	r2, r6
 800cca4:	4658      	mov	r0, fp
 800cca6:	f000 fc25 	bl	800d4f4 <__lshift>
 800ccaa:	4605      	mov	r5, r0
 800ccac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d05a      	beq.n	800cd68 <_dtoa_r+0xa18>
 800ccb2:	6869      	ldr	r1, [r5, #4]
 800ccb4:	4658      	mov	r0, fp
 800ccb6:	f000 fa0f 	bl	800d0d8 <_Balloc>
 800ccba:	4606      	mov	r6, r0
 800ccbc:	b928      	cbnz	r0, 800ccca <_dtoa_r+0x97a>
 800ccbe:	4b84      	ldr	r3, [pc, #528]	@ (800ced0 <_dtoa_r+0xb80>)
 800ccc0:	4602      	mov	r2, r0
 800ccc2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ccc6:	f7ff bb5a 	b.w	800c37e <_dtoa_r+0x2e>
 800ccca:	692a      	ldr	r2, [r5, #16]
 800cccc:	3202      	adds	r2, #2
 800ccce:	0092      	lsls	r2, r2, #2
 800ccd0:	f105 010c 	add.w	r1, r5, #12
 800ccd4:	300c      	adds	r0, #12
 800ccd6:	f7ff faa2 	bl	800c21e <memcpy>
 800ccda:	2201      	movs	r2, #1
 800ccdc:	4631      	mov	r1, r6
 800ccde:	4658      	mov	r0, fp
 800cce0:	f000 fc08 	bl	800d4f4 <__lshift>
 800cce4:	f10a 0301 	add.w	r3, sl, #1
 800cce8:	9307      	str	r3, [sp, #28]
 800ccea:	9b00      	ldr	r3, [sp, #0]
 800ccec:	4453      	add	r3, sl
 800ccee:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ccf0:	9b02      	ldr	r3, [sp, #8]
 800ccf2:	f003 0301 	and.w	r3, r3, #1
 800ccf6:	462f      	mov	r7, r5
 800ccf8:	930a      	str	r3, [sp, #40]	@ 0x28
 800ccfa:	4605      	mov	r5, r0
 800ccfc:	9b07      	ldr	r3, [sp, #28]
 800ccfe:	4621      	mov	r1, r4
 800cd00:	3b01      	subs	r3, #1
 800cd02:	4648      	mov	r0, r9
 800cd04:	9300      	str	r3, [sp, #0]
 800cd06:	f7ff fa98 	bl	800c23a <quorem>
 800cd0a:	4639      	mov	r1, r7
 800cd0c:	9002      	str	r0, [sp, #8]
 800cd0e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800cd12:	4648      	mov	r0, r9
 800cd14:	f000 fc5a 	bl	800d5cc <__mcmp>
 800cd18:	462a      	mov	r2, r5
 800cd1a:	9008      	str	r0, [sp, #32]
 800cd1c:	4621      	mov	r1, r4
 800cd1e:	4658      	mov	r0, fp
 800cd20:	f000 fc70 	bl	800d604 <__mdiff>
 800cd24:	68c2      	ldr	r2, [r0, #12]
 800cd26:	4606      	mov	r6, r0
 800cd28:	bb02      	cbnz	r2, 800cd6c <_dtoa_r+0xa1c>
 800cd2a:	4601      	mov	r1, r0
 800cd2c:	4648      	mov	r0, r9
 800cd2e:	f000 fc4d 	bl	800d5cc <__mcmp>
 800cd32:	4602      	mov	r2, r0
 800cd34:	4631      	mov	r1, r6
 800cd36:	4658      	mov	r0, fp
 800cd38:	920e      	str	r2, [sp, #56]	@ 0x38
 800cd3a:	f000 fa0d 	bl	800d158 <_Bfree>
 800cd3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd40:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cd42:	9e07      	ldr	r6, [sp, #28]
 800cd44:	ea43 0102 	orr.w	r1, r3, r2
 800cd48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd4a:	4319      	orrs	r1, r3
 800cd4c:	d110      	bne.n	800cd70 <_dtoa_r+0xa20>
 800cd4e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800cd52:	d029      	beq.n	800cda8 <_dtoa_r+0xa58>
 800cd54:	9b08      	ldr	r3, [sp, #32]
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	dd02      	ble.n	800cd60 <_dtoa_r+0xa10>
 800cd5a:	9b02      	ldr	r3, [sp, #8]
 800cd5c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800cd60:	9b00      	ldr	r3, [sp, #0]
 800cd62:	f883 8000 	strb.w	r8, [r3]
 800cd66:	e63f      	b.n	800c9e8 <_dtoa_r+0x698>
 800cd68:	4628      	mov	r0, r5
 800cd6a:	e7bb      	b.n	800cce4 <_dtoa_r+0x994>
 800cd6c:	2201      	movs	r2, #1
 800cd6e:	e7e1      	b.n	800cd34 <_dtoa_r+0x9e4>
 800cd70:	9b08      	ldr	r3, [sp, #32]
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	db04      	blt.n	800cd80 <_dtoa_r+0xa30>
 800cd76:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cd78:	430b      	orrs	r3, r1
 800cd7a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cd7c:	430b      	orrs	r3, r1
 800cd7e:	d120      	bne.n	800cdc2 <_dtoa_r+0xa72>
 800cd80:	2a00      	cmp	r2, #0
 800cd82:	dded      	ble.n	800cd60 <_dtoa_r+0xa10>
 800cd84:	4649      	mov	r1, r9
 800cd86:	2201      	movs	r2, #1
 800cd88:	4658      	mov	r0, fp
 800cd8a:	f000 fbb3 	bl	800d4f4 <__lshift>
 800cd8e:	4621      	mov	r1, r4
 800cd90:	4681      	mov	r9, r0
 800cd92:	f000 fc1b 	bl	800d5cc <__mcmp>
 800cd96:	2800      	cmp	r0, #0
 800cd98:	dc03      	bgt.n	800cda2 <_dtoa_r+0xa52>
 800cd9a:	d1e1      	bne.n	800cd60 <_dtoa_r+0xa10>
 800cd9c:	f018 0f01 	tst.w	r8, #1
 800cda0:	d0de      	beq.n	800cd60 <_dtoa_r+0xa10>
 800cda2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800cda6:	d1d8      	bne.n	800cd5a <_dtoa_r+0xa0a>
 800cda8:	9a00      	ldr	r2, [sp, #0]
 800cdaa:	2339      	movs	r3, #57	@ 0x39
 800cdac:	7013      	strb	r3, [r2, #0]
 800cdae:	4633      	mov	r3, r6
 800cdb0:	461e      	mov	r6, r3
 800cdb2:	3b01      	subs	r3, #1
 800cdb4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cdb8:	2a39      	cmp	r2, #57	@ 0x39
 800cdba:	d052      	beq.n	800ce62 <_dtoa_r+0xb12>
 800cdbc:	3201      	adds	r2, #1
 800cdbe:	701a      	strb	r2, [r3, #0]
 800cdc0:	e612      	b.n	800c9e8 <_dtoa_r+0x698>
 800cdc2:	2a00      	cmp	r2, #0
 800cdc4:	dd07      	ble.n	800cdd6 <_dtoa_r+0xa86>
 800cdc6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800cdca:	d0ed      	beq.n	800cda8 <_dtoa_r+0xa58>
 800cdcc:	9a00      	ldr	r2, [sp, #0]
 800cdce:	f108 0301 	add.w	r3, r8, #1
 800cdd2:	7013      	strb	r3, [r2, #0]
 800cdd4:	e608      	b.n	800c9e8 <_dtoa_r+0x698>
 800cdd6:	9b07      	ldr	r3, [sp, #28]
 800cdd8:	9a07      	ldr	r2, [sp, #28]
 800cdda:	f803 8c01 	strb.w	r8, [r3, #-1]
 800cdde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cde0:	4293      	cmp	r3, r2
 800cde2:	d028      	beq.n	800ce36 <_dtoa_r+0xae6>
 800cde4:	4649      	mov	r1, r9
 800cde6:	2300      	movs	r3, #0
 800cde8:	220a      	movs	r2, #10
 800cdea:	4658      	mov	r0, fp
 800cdec:	f000 f9d6 	bl	800d19c <__multadd>
 800cdf0:	42af      	cmp	r7, r5
 800cdf2:	4681      	mov	r9, r0
 800cdf4:	f04f 0300 	mov.w	r3, #0
 800cdf8:	f04f 020a 	mov.w	r2, #10
 800cdfc:	4639      	mov	r1, r7
 800cdfe:	4658      	mov	r0, fp
 800ce00:	d107      	bne.n	800ce12 <_dtoa_r+0xac2>
 800ce02:	f000 f9cb 	bl	800d19c <__multadd>
 800ce06:	4607      	mov	r7, r0
 800ce08:	4605      	mov	r5, r0
 800ce0a:	9b07      	ldr	r3, [sp, #28]
 800ce0c:	3301      	adds	r3, #1
 800ce0e:	9307      	str	r3, [sp, #28]
 800ce10:	e774      	b.n	800ccfc <_dtoa_r+0x9ac>
 800ce12:	f000 f9c3 	bl	800d19c <__multadd>
 800ce16:	4629      	mov	r1, r5
 800ce18:	4607      	mov	r7, r0
 800ce1a:	2300      	movs	r3, #0
 800ce1c:	220a      	movs	r2, #10
 800ce1e:	4658      	mov	r0, fp
 800ce20:	f000 f9bc 	bl	800d19c <__multadd>
 800ce24:	4605      	mov	r5, r0
 800ce26:	e7f0      	b.n	800ce0a <_dtoa_r+0xaba>
 800ce28:	9b00      	ldr	r3, [sp, #0]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	bfcc      	ite	gt
 800ce2e:	461e      	movgt	r6, r3
 800ce30:	2601      	movle	r6, #1
 800ce32:	4456      	add	r6, sl
 800ce34:	2700      	movs	r7, #0
 800ce36:	4649      	mov	r1, r9
 800ce38:	2201      	movs	r2, #1
 800ce3a:	4658      	mov	r0, fp
 800ce3c:	f000 fb5a 	bl	800d4f4 <__lshift>
 800ce40:	4621      	mov	r1, r4
 800ce42:	4681      	mov	r9, r0
 800ce44:	f000 fbc2 	bl	800d5cc <__mcmp>
 800ce48:	2800      	cmp	r0, #0
 800ce4a:	dcb0      	bgt.n	800cdae <_dtoa_r+0xa5e>
 800ce4c:	d102      	bne.n	800ce54 <_dtoa_r+0xb04>
 800ce4e:	f018 0f01 	tst.w	r8, #1
 800ce52:	d1ac      	bne.n	800cdae <_dtoa_r+0xa5e>
 800ce54:	4633      	mov	r3, r6
 800ce56:	461e      	mov	r6, r3
 800ce58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ce5c:	2a30      	cmp	r2, #48	@ 0x30
 800ce5e:	d0fa      	beq.n	800ce56 <_dtoa_r+0xb06>
 800ce60:	e5c2      	b.n	800c9e8 <_dtoa_r+0x698>
 800ce62:	459a      	cmp	sl, r3
 800ce64:	d1a4      	bne.n	800cdb0 <_dtoa_r+0xa60>
 800ce66:	9b04      	ldr	r3, [sp, #16]
 800ce68:	3301      	adds	r3, #1
 800ce6a:	9304      	str	r3, [sp, #16]
 800ce6c:	2331      	movs	r3, #49	@ 0x31
 800ce6e:	f88a 3000 	strb.w	r3, [sl]
 800ce72:	e5b9      	b.n	800c9e8 <_dtoa_r+0x698>
 800ce74:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ce76:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ced4 <_dtoa_r+0xb84>
 800ce7a:	b11b      	cbz	r3, 800ce84 <_dtoa_r+0xb34>
 800ce7c:	f10a 0308 	add.w	r3, sl, #8
 800ce80:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ce82:	6013      	str	r3, [r2, #0]
 800ce84:	4650      	mov	r0, sl
 800ce86:	b019      	add	sp, #100	@ 0x64
 800ce88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce8e:	2b01      	cmp	r3, #1
 800ce90:	f77f ae37 	ble.w	800cb02 <_dtoa_r+0x7b2>
 800ce94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce96:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce98:	2001      	movs	r0, #1
 800ce9a:	e655      	b.n	800cb48 <_dtoa_r+0x7f8>
 800ce9c:	9b00      	ldr	r3, [sp, #0]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	f77f aed6 	ble.w	800cc50 <_dtoa_r+0x900>
 800cea4:	4656      	mov	r6, sl
 800cea6:	4621      	mov	r1, r4
 800cea8:	4648      	mov	r0, r9
 800ceaa:	f7ff f9c6 	bl	800c23a <quorem>
 800ceae:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ceb2:	f806 8b01 	strb.w	r8, [r6], #1
 800ceb6:	9b00      	ldr	r3, [sp, #0]
 800ceb8:	eba6 020a 	sub.w	r2, r6, sl
 800cebc:	4293      	cmp	r3, r2
 800cebe:	ddb3      	ble.n	800ce28 <_dtoa_r+0xad8>
 800cec0:	4649      	mov	r1, r9
 800cec2:	2300      	movs	r3, #0
 800cec4:	220a      	movs	r2, #10
 800cec6:	4658      	mov	r0, fp
 800cec8:	f000 f968 	bl	800d19c <__multadd>
 800cecc:	4681      	mov	r9, r0
 800cece:	e7ea      	b.n	800cea6 <_dtoa_r+0xb56>
 800ced0:	0800e9f8 	.word	0x0800e9f8
 800ced4:	0800e97c 	.word	0x0800e97c

0800ced8 <_free_r>:
 800ced8:	b538      	push	{r3, r4, r5, lr}
 800ceda:	4605      	mov	r5, r0
 800cedc:	2900      	cmp	r1, #0
 800cede:	d041      	beq.n	800cf64 <_free_r+0x8c>
 800cee0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cee4:	1f0c      	subs	r4, r1, #4
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	bfb8      	it	lt
 800ceea:	18e4      	addlt	r4, r4, r3
 800ceec:	f000 f8e8 	bl	800d0c0 <__malloc_lock>
 800cef0:	4a1d      	ldr	r2, [pc, #116]	@ (800cf68 <_free_r+0x90>)
 800cef2:	6813      	ldr	r3, [r2, #0]
 800cef4:	b933      	cbnz	r3, 800cf04 <_free_r+0x2c>
 800cef6:	6063      	str	r3, [r4, #4]
 800cef8:	6014      	str	r4, [r2, #0]
 800cefa:	4628      	mov	r0, r5
 800cefc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf00:	f000 b8e4 	b.w	800d0cc <__malloc_unlock>
 800cf04:	42a3      	cmp	r3, r4
 800cf06:	d908      	bls.n	800cf1a <_free_r+0x42>
 800cf08:	6820      	ldr	r0, [r4, #0]
 800cf0a:	1821      	adds	r1, r4, r0
 800cf0c:	428b      	cmp	r3, r1
 800cf0e:	bf01      	itttt	eq
 800cf10:	6819      	ldreq	r1, [r3, #0]
 800cf12:	685b      	ldreq	r3, [r3, #4]
 800cf14:	1809      	addeq	r1, r1, r0
 800cf16:	6021      	streq	r1, [r4, #0]
 800cf18:	e7ed      	b.n	800cef6 <_free_r+0x1e>
 800cf1a:	461a      	mov	r2, r3
 800cf1c:	685b      	ldr	r3, [r3, #4]
 800cf1e:	b10b      	cbz	r3, 800cf24 <_free_r+0x4c>
 800cf20:	42a3      	cmp	r3, r4
 800cf22:	d9fa      	bls.n	800cf1a <_free_r+0x42>
 800cf24:	6811      	ldr	r1, [r2, #0]
 800cf26:	1850      	adds	r0, r2, r1
 800cf28:	42a0      	cmp	r0, r4
 800cf2a:	d10b      	bne.n	800cf44 <_free_r+0x6c>
 800cf2c:	6820      	ldr	r0, [r4, #0]
 800cf2e:	4401      	add	r1, r0
 800cf30:	1850      	adds	r0, r2, r1
 800cf32:	4283      	cmp	r3, r0
 800cf34:	6011      	str	r1, [r2, #0]
 800cf36:	d1e0      	bne.n	800cefa <_free_r+0x22>
 800cf38:	6818      	ldr	r0, [r3, #0]
 800cf3a:	685b      	ldr	r3, [r3, #4]
 800cf3c:	6053      	str	r3, [r2, #4]
 800cf3e:	4408      	add	r0, r1
 800cf40:	6010      	str	r0, [r2, #0]
 800cf42:	e7da      	b.n	800cefa <_free_r+0x22>
 800cf44:	d902      	bls.n	800cf4c <_free_r+0x74>
 800cf46:	230c      	movs	r3, #12
 800cf48:	602b      	str	r3, [r5, #0]
 800cf4a:	e7d6      	b.n	800cefa <_free_r+0x22>
 800cf4c:	6820      	ldr	r0, [r4, #0]
 800cf4e:	1821      	adds	r1, r4, r0
 800cf50:	428b      	cmp	r3, r1
 800cf52:	bf04      	itt	eq
 800cf54:	6819      	ldreq	r1, [r3, #0]
 800cf56:	685b      	ldreq	r3, [r3, #4]
 800cf58:	6063      	str	r3, [r4, #4]
 800cf5a:	bf04      	itt	eq
 800cf5c:	1809      	addeq	r1, r1, r0
 800cf5e:	6021      	streq	r1, [r4, #0]
 800cf60:	6054      	str	r4, [r2, #4]
 800cf62:	e7ca      	b.n	800cefa <_free_r+0x22>
 800cf64:	bd38      	pop	{r3, r4, r5, pc}
 800cf66:	bf00      	nop
 800cf68:	20001140 	.word	0x20001140

0800cf6c <malloc>:
 800cf6c:	4b02      	ldr	r3, [pc, #8]	@ (800cf78 <malloc+0xc>)
 800cf6e:	4601      	mov	r1, r0
 800cf70:	6818      	ldr	r0, [r3, #0]
 800cf72:	f000 b825 	b.w	800cfc0 <_malloc_r>
 800cf76:	bf00      	nop
 800cf78:	20000118 	.word	0x20000118

0800cf7c <sbrk_aligned>:
 800cf7c:	b570      	push	{r4, r5, r6, lr}
 800cf7e:	4e0f      	ldr	r6, [pc, #60]	@ (800cfbc <sbrk_aligned+0x40>)
 800cf80:	460c      	mov	r4, r1
 800cf82:	6831      	ldr	r1, [r6, #0]
 800cf84:	4605      	mov	r5, r0
 800cf86:	b911      	cbnz	r1, 800cf8e <sbrk_aligned+0x12>
 800cf88:	f000 fd58 	bl	800da3c <_sbrk_r>
 800cf8c:	6030      	str	r0, [r6, #0]
 800cf8e:	4621      	mov	r1, r4
 800cf90:	4628      	mov	r0, r5
 800cf92:	f000 fd53 	bl	800da3c <_sbrk_r>
 800cf96:	1c43      	adds	r3, r0, #1
 800cf98:	d103      	bne.n	800cfa2 <sbrk_aligned+0x26>
 800cf9a:	f04f 34ff 	mov.w	r4, #4294967295
 800cf9e:	4620      	mov	r0, r4
 800cfa0:	bd70      	pop	{r4, r5, r6, pc}
 800cfa2:	1cc4      	adds	r4, r0, #3
 800cfa4:	f024 0403 	bic.w	r4, r4, #3
 800cfa8:	42a0      	cmp	r0, r4
 800cfaa:	d0f8      	beq.n	800cf9e <sbrk_aligned+0x22>
 800cfac:	1a21      	subs	r1, r4, r0
 800cfae:	4628      	mov	r0, r5
 800cfb0:	f000 fd44 	bl	800da3c <_sbrk_r>
 800cfb4:	3001      	adds	r0, #1
 800cfb6:	d1f2      	bne.n	800cf9e <sbrk_aligned+0x22>
 800cfb8:	e7ef      	b.n	800cf9a <sbrk_aligned+0x1e>
 800cfba:	bf00      	nop
 800cfbc:	2000113c 	.word	0x2000113c

0800cfc0 <_malloc_r>:
 800cfc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cfc4:	1ccd      	adds	r5, r1, #3
 800cfc6:	f025 0503 	bic.w	r5, r5, #3
 800cfca:	3508      	adds	r5, #8
 800cfcc:	2d0c      	cmp	r5, #12
 800cfce:	bf38      	it	cc
 800cfd0:	250c      	movcc	r5, #12
 800cfd2:	2d00      	cmp	r5, #0
 800cfd4:	4606      	mov	r6, r0
 800cfd6:	db01      	blt.n	800cfdc <_malloc_r+0x1c>
 800cfd8:	42a9      	cmp	r1, r5
 800cfda:	d904      	bls.n	800cfe6 <_malloc_r+0x26>
 800cfdc:	230c      	movs	r3, #12
 800cfde:	6033      	str	r3, [r6, #0]
 800cfe0:	2000      	movs	r0, #0
 800cfe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cfe6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d0bc <_malloc_r+0xfc>
 800cfea:	f000 f869 	bl	800d0c0 <__malloc_lock>
 800cfee:	f8d8 3000 	ldr.w	r3, [r8]
 800cff2:	461c      	mov	r4, r3
 800cff4:	bb44      	cbnz	r4, 800d048 <_malloc_r+0x88>
 800cff6:	4629      	mov	r1, r5
 800cff8:	4630      	mov	r0, r6
 800cffa:	f7ff ffbf 	bl	800cf7c <sbrk_aligned>
 800cffe:	1c43      	adds	r3, r0, #1
 800d000:	4604      	mov	r4, r0
 800d002:	d158      	bne.n	800d0b6 <_malloc_r+0xf6>
 800d004:	f8d8 4000 	ldr.w	r4, [r8]
 800d008:	4627      	mov	r7, r4
 800d00a:	2f00      	cmp	r7, #0
 800d00c:	d143      	bne.n	800d096 <_malloc_r+0xd6>
 800d00e:	2c00      	cmp	r4, #0
 800d010:	d04b      	beq.n	800d0aa <_malloc_r+0xea>
 800d012:	6823      	ldr	r3, [r4, #0]
 800d014:	4639      	mov	r1, r7
 800d016:	4630      	mov	r0, r6
 800d018:	eb04 0903 	add.w	r9, r4, r3
 800d01c:	f000 fd0e 	bl	800da3c <_sbrk_r>
 800d020:	4581      	cmp	r9, r0
 800d022:	d142      	bne.n	800d0aa <_malloc_r+0xea>
 800d024:	6821      	ldr	r1, [r4, #0]
 800d026:	1a6d      	subs	r5, r5, r1
 800d028:	4629      	mov	r1, r5
 800d02a:	4630      	mov	r0, r6
 800d02c:	f7ff ffa6 	bl	800cf7c <sbrk_aligned>
 800d030:	3001      	adds	r0, #1
 800d032:	d03a      	beq.n	800d0aa <_malloc_r+0xea>
 800d034:	6823      	ldr	r3, [r4, #0]
 800d036:	442b      	add	r3, r5
 800d038:	6023      	str	r3, [r4, #0]
 800d03a:	f8d8 3000 	ldr.w	r3, [r8]
 800d03e:	685a      	ldr	r2, [r3, #4]
 800d040:	bb62      	cbnz	r2, 800d09c <_malloc_r+0xdc>
 800d042:	f8c8 7000 	str.w	r7, [r8]
 800d046:	e00f      	b.n	800d068 <_malloc_r+0xa8>
 800d048:	6822      	ldr	r2, [r4, #0]
 800d04a:	1b52      	subs	r2, r2, r5
 800d04c:	d420      	bmi.n	800d090 <_malloc_r+0xd0>
 800d04e:	2a0b      	cmp	r2, #11
 800d050:	d917      	bls.n	800d082 <_malloc_r+0xc2>
 800d052:	1961      	adds	r1, r4, r5
 800d054:	42a3      	cmp	r3, r4
 800d056:	6025      	str	r5, [r4, #0]
 800d058:	bf18      	it	ne
 800d05a:	6059      	strne	r1, [r3, #4]
 800d05c:	6863      	ldr	r3, [r4, #4]
 800d05e:	bf08      	it	eq
 800d060:	f8c8 1000 	streq.w	r1, [r8]
 800d064:	5162      	str	r2, [r4, r5]
 800d066:	604b      	str	r3, [r1, #4]
 800d068:	4630      	mov	r0, r6
 800d06a:	f000 f82f 	bl	800d0cc <__malloc_unlock>
 800d06e:	f104 000b 	add.w	r0, r4, #11
 800d072:	1d23      	adds	r3, r4, #4
 800d074:	f020 0007 	bic.w	r0, r0, #7
 800d078:	1ac2      	subs	r2, r0, r3
 800d07a:	bf1c      	itt	ne
 800d07c:	1a1b      	subne	r3, r3, r0
 800d07e:	50a3      	strne	r3, [r4, r2]
 800d080:	e7af      	b.n	800cfe2 <_malloc_r+0x22>
 800d082:	6862      	ldr	r2, [r4, #4]
 800d084:	42a3      	cmp	r3, r4
 800d086:	bf0c      	ite	eq
 800d088:	f8c8 2000 	streq.w	r2, [r8]
 800d08c:	605a      	strne	r2, [r3, #4]
 800d08e:	e7eb      	b.n	800d068 <_malloc_r+0xa8>
 800d090:	4623      	mov	r3, r4
 800d092:	6864      	ldr	r4, [r4, #4]
 800d094:	e7ae      	b.n	800cff4 <_malloc_r+0x34>
 800d096:	463c      	mov	r4, r7
 800d098:	687f      	ldr	r7, [r7, #4]
 800d09a:	e7b6      	b.n	800d00a <_malloc_r+0x4a>
 800d09c:	461a      	mov	r2, r3
 800d09e:	685b      	ldr	r3, [r3, #4]
 800d0a0:	42a3      	cmp	r3, r4
 800d0a2:	d1fb      	bne.n	800d09c <_malloc_r+0xdc>
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	6053      	str	r3, [r2, #4]
 800d0a8:	e7de      	b.n	800d068 <_malloc_r+0xa8>
 800d0aa:	230c      	movs	r3, #12
 800d0ac:	6033      	str	r3, [r6, #0]
 800d0ae:	4630      	mov	r0, r6
 800d0b0:	f000 f80c 	bl	800d0cc <__malloc_unlock>
 800d0b4:	e794      	b.n	800cfe0 <_malloc_r+0x20>
 800d0b6:	6005      	str	r5, [r0, #0]
 800d0b8:	e7d6      	b.n	800d068 <_malloc_r+0xa8>
 800d0ba:	bf00      	nop
 800d0bc:	20001140 	.word	0x20001140

0800d0c0 <__malloc_lock>:
 800d0c0:	4801      	ldr	r0, [pc, #4]	@ (800d0c8 <__malloc_lock+0x8>)
 800d0c2:	f7ff b8aa 	b.w	800c21a <__retarget_lock_acquire_recursive>
 800d0c6:	bf00      	nop
 800d0c8:	20001138 	.word	0x20001138

0800d0cc <__malloc_unlock>:
 800d0cc:	4801      	ldr	r0, [pc, #4]	@ (800d0d4 <__malloc_unlock+0x8>)
 800d0ce:	f7ff b8a5 	b.w	800c21c <__retarget_lock_release_recursive>
 800d0d2:	bf00      	nop
 800d0d4:	20001138 	.word	0x20001138

0800d0d8 <_Balloc>:
 800d0d8:	b570      	push	{r4, r5, r6, lr}
 800d0da:	69c6      	ldr	r6, [r0, #28]
 800d0dc:	4604      	mov	r4, r0
 800d0de:	460d      	mov	r5, r1
 800d0e0:	b976      	cbnz	r6, 800d100 <_Balloc+0x28>
 800d0e2:	2010      	movs	r0, #16
 800d0e4:	f7ff ff42 	bl	800cf6c <malloc>
 800d0e8:	4602      	mov	r2, r0
 800d0ea:	61e0      	str	r0, [r4, #28]
 800d0ec:	b920      	cbnz	r0, 800d0f8 <_Balloc+0x20>
 800d0ee:	4b18      	ldr	r3, [pc, #96]	@ (800d150 <_Balloc+0x78>)
 800d0f0:	4818      	ldr	r0, [pc, #96]	@ (800d154 <_Balloc+0x7c>)
 800d0f2:	216b      	movs	r1, #107	@ 0x6b
 800d0f4:	f000 fcb2 	bl	800da5c <__assert_func>
 800d0f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d0fc:	6006      	str	r6, [r0, #0]
 800d0fe:	60c6      	str	r6, [r0, #12]
 800d100:	69e6      	ldr	r6, [r4, #28]
 800d102:	68f3      	ldr	r3, [r6, #12]
 800d104:	b183      	cbz	r3, 800d128 <_Balloc+0x50>
 800d106:	69e3      	ldr	r3, [r4, #28]
 800d108:	68db      	ldr	r3, [r3, #12]
 800d10a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d10e:	b9b8      	cbnz	r0, 800d140 <_Balloc+0x68>
 800d110:	2101      	movs	r1, #1
 800d112:	fa01 f605 	lsl.w	r6, r1, r5
 800d116:	1d72      	adds	r2, r6, #5
 800d118:	0092      	lsls	r2, r2, #2
 800d11a:	4620      	mov	r0, r4
 800d11c:	f000 fcbc 	bl	800da98 <_calloc_r>
 800d120:	b160      	cbz	r0, 800d13c <_Balloc+0x64>
 800d122:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d126:	e00e      	b.n	800d146 <_Balloc+0x6e>
 800d128:	2221      	movs	r2, #33	@ 0x21
 800d12a:	2104      	movs	r1, #4
 800d12c:	4620      	mov	r0, r4
 800d12e:	f000 fcb3 	bl	800da98 <_calloc_r>
 800d132:	69e3      	ldr	r3, [r4, #28]
 800d134:	60f0      	str	r0, [r6, #12]
 800d136:	68db      	ldr	r3, [r3, #12]
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d1e4      	bne.n	800d106 <_Balloc+0x2e>
 800d13c:	2000      	movs	r0, #0
 800d13e:	bd70      	pop	{r4, r5, r6, pc}
 800d140:	6802      	ldr	r2, [r0, #0]
 800d142:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d146:	2300      	movs	r3, #0
 800d148:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d14c:	e7f7      	b.n	800d13e <_Balloc+0x66>
 800d14e:	bf00      	nop
 800d150:	0800e989 	.word	0x0800e989
 800d154:	0800ea09 	.word	0x0800ea09

0800d158 <_Bfree>:
 800d158:	b570      	push	{r4, r5, r6, lr}
 800d15a:	69c6      	ldr	r6, [r0, #28]
 800d15c:	4605      	mov	r5, r0
 800d15e:	460c      	mov	r4, r1
 800d160:	b976      	cbnz	r6, 800d180 <_Bfree+0x28>
 800d162:	2010      	movs	r0, #16
 800d164:	f7ff ff02 	bl	800cf6c <malloc>
 800d168:	4602      	mov	r2, r0
 800d16a:	61e8      	str	r0, [r5, #28]
 800d16c:	b920      	cbnz	r0, 800d178 <_Bfree+0x20>
 800d16e:	4b09      	ldr	r3, [pc, #36]	@ (800d194 <_Bfree+0x3c>)
 800d170:	4809      	ldr	r0, [pc, #36]	@ (800d198 <_Bfree+0x40>)
 800d172:	218f      	movs	r1, #143	@ 0x8f
 800d174:	f000 fc72 	bl	800da5c <__assert_func>
 800d178:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d17c:	6006      	str	r6, [r0, #0]
 800d17e:	60c6      	str	r6, [r0, #12]
 800d180:	b13c      	cbz	r4, 800d192 <_Bfree+0x3a>
 800d182:	69eb      	ldr	r3, [r5, #28]
 800d184:	6862      	ldr	r2, [r4, #4]
 800d186:	68db      	ldr	r3, [r3, #12]
 800d188:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d18c:	6021      	str	r1, [r4, #0]
 800d18e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d192:	bd70      	pop	{r4, r5, r6, pc}
 800d194:	0800e989 	.word	0x0800e989
 800d198:	0800ea09 	.word	0x0800ea09

0800d19c <__multadd>:
 800d19c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1a0:	690d      	ldr	r5, [r1, #16]
 800d1a2:	4607      	mov	r7, r0
 800d1a4:	460c      	mov	r4, r1
 800d1a6:	461e      	mov	r6, r3
 800d1a8:	f101 0c14 	add.w	ip, r1, #20
 800d1ac:	2000      	movs	r0, #0
 800d1ae:	f8dc 3000 	ldr.w	r3, [ip]
 800d1b2:	b299      	uxth	r1, r3
 800d1b4:	fb02 6101 	mla	r1, r2, r1, r6
 800d1b8:	0c1e      	lsrs	r6, r3, #16
 800d1ba:	0c0b      	lsrs	r3, r1, #16
 800d1bc:	fb02 3306 	mla	r3, r2, r6, r3
 800d1c0:	b289      	uxth	r1, r1
 800d1c2:	3001      	adds	r0, #1
 800d1c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d1c8:	4285      	cmp	r5, r0
 800d1ca:	f84c 1b04 	str.w	r1, [ip], #4
 800d1ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d1d2:	dcec      	bgt.n	800d1ae <__multadd+0x12>
 800d1d4:	b30e      	cbz	r6, 800d21a <__multadd+0x7e>
 800d1d6:	68a3      	ldr	r3, [r4, #8]
 800d1d8:	42ab      	cmp	r3, r5
 800d1da:	dc19      	bgt.n	800d210 <__multadd+0x74>
 800d1dc:	6861      	ldr	r1, [r4, #4]
 800d1de:	4638      	mov	r0, r7
 800d1e0:	3101      	adds	r1, #1
 800d1e2:	f7ff ff79 	bl	800d0d8 <_Balloc>
 800d1e6:	4680      	mov	r8, r0
 800d1e8:	b928      	cbnz	r0, 800d1f6 <__multadd+0x5a>
 800d1ea:	4602      	mov	r2, r0
 800d1ec:	4b0c      	ldr	r3, [pc, #48]	@ (800d220 <__multadd+0x84>)
 800d1ee:	480d      	ldr	r0, [pc, #52]	@ (800d224 <__multadd+0x88>)
 800d1f0:	21ba      	movs	r1, #186	@ 0xba
 800d1f2:	f000 fc33 	bl	800da5c <__assert_func>
 800d1f6:	6922      	ldr	r2, [r4, #16]
 800d1f8:	3202      	adds	r2, #2
 800d1fa:	f104 010c 	add.w	r1, r4, #12
 800d1fe:	0092      	lsls	r2, r2, #2
 800d200:	300c      	adds	r0, #12
 800d202:	f7ff f80c 	bl	800c21e <memcpy>
 800d206:	4621      	mov	r1, r4
 800d208:	4638      	mov	r0, r7
 800d20a:	f7ff ffa5 	bl	800d158 <_Bfree>
 800d20e:	4644      	mov	r4, r8
 800d210:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d214:	3501      	adds	r5, #1
 800d216:	615e      	str	r6, [r3, #20]
 800d218:	6125      	str	r5, [r4, #16]
 800d21a:	4620      	mov	r0, r4
 800d21c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d220:	0800e9f8 	.word	0x0800e9f8
 800d224:	0800ea09 	.word	0x0800ea09

0800d228 <__hi0bits>:
 800d228:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d22c:	4603      	mov	r3, r0
 800d22e:	bf36      	itet	cc
 800d230:	0403      	lslcc	r3, r0, #16
 800d232:	2000      	movcs	r0, #0
 800d234:	2010      	movcc	r0, #16
 800d236:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d23a:	bf3c      	itt	cc
 800d23c:	021b      	lslcc	r3, r3, #8
 800d23e:	3008      	addcc	r0, #8
 800d240:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d244:	bf3c      	itt	cc
 800d246:	011b      	lslcc	r3, r3, #4
 800d248:	3004      	addcc	r0, #4
 800d24a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d24e:	bf3c      	itt	cc
 800d250:	009b      	lslcc	r3, r3, #2
 800d252:	3002      	addcc	r0, #2
 800d254:	2b00      	cmp	r3, #0
 800d256:	db05      	blt.n	800d264 <__hi0bits+0x3c>
 800d258:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d25c:	f100 0001 	add.w	r0, r0, #1
 800d260:	bf08      	it	eq
 800d262:	2020      	moveq	r0, #32
 800d264:	4770      	bx	lr

0800d266 <__lo0bits>:
 800d266:	6803      	ldr	r3, [r0, #0]
 800d268:	4602      	mov	r2, r0
 800d26a:	f013 0007 	ands.w	r0, r3, #7
 800d26e:	d00b      	beq.n	800d288 <__lo0bits+0x22>
 800d270:	07d9      	lsls	r1, r3, #31
 800d272:	d421      	bmi.n	800d2b8 <__lo0bits+0x52>
 800d274:	0798      	lsls	r0, r3, #30
 800d276:	bf49      	itett	mi
 800d278:	085b      	lsrmi	r3, r3, #1
 800d27a:	089b      	lsrpl	r3, r3, #2
 800d27c:	2001      	movmi	r0, #1
 800d27e:	6013      	strmi	r3, [r2, #0]
 800d280:	bf5c      	itt	pl
 800d282:	6013      	strpl	r3, [r2, #0]
 800d284:	2002      	movpl	r0, #2
 800d286:	4770      	bx	lr
 800d288:	b299      	uxth	r1, r3
 800d28a:	b909      	cbnz	r1, 800d290 <__lo0bits+0x2a>
 800d28c:	0c1b      	lsrs	r3, r3, #16
 800d28e:	2010      	movs	r0, #16
 800d290:	b2d9      	uxtb	r1, r3
 800d292:	b909      	cbnz	r1, 800d298 <__lo0bits+0x32>
 800d294:	3008      	adds	r0, #8
 800d296:	0a1b      	lsrs	r3, r3, #8
 800d298:	0719      	lsls	r1, r3, #28
 800d29a:	bf04      	itt	eq
 800d29c:	091b      	lsreq	r3, r3, #4
 800d29e:	3004      	addeq	r0, #4
 800d2a0:	0799      	lsls	r1, r3, #30
 800d2a2:	bf04      	itt	eq
 800d2a4:	089b      	lsreq	r3, r3, #2
 800d2a6:	3002      	addeq	r0, #2
 800d2a8:	07d9      	lsls	r1, r3, #31
 800d2aa:	d403      	bmi.n	800d2b4 <__lo0bits+0x4e>
 800d2ac:	085b      	lsrs	r3, r3, #1
 800d2ae:	f100 0001 	add.w	r0, r0, #1
 800d2b2:	d003      	beq.n	800d2bc <__lo0bits+0x56>
 800d2b4:	6013      	str	r3, [r2, #0]
 800d2b6:	4770      	bx	lr
 800d2b8:	2000      	movs	r0, #0
 800d2ba:	4770      	bx	lr
 800d2bc:	2020      	movs	r0, #32
 800d2be:	4770      	bx	lr

0800d2c0 <__i2b>:
 800d2c0:	b510      	push	{r4, lr}
 800d2c2:	460c      	mov	r4, r1
 800d2c4:	2101      	movs	r1, #1
 800d2c6:	f7ff ff07 	bl	800d0d8 <_Balloc>
 800d2ca:	4602      	mov	r2, r0
 800d2cc:	b928      	cbnz	r0, 800d2da <__i2b+0x1a>
 800d2ce:	4b05      	ldr	r3, [pc, #20]	@ (800d2e4 <__i2b+0x24>)
 800d2d0:	4805      	ldr	r0, [pc, #20]	@ (800d2e8 <__i2b+0x28>)
 800d2d2:	f240 1145 	movw	r1, #325	@ 0x145
 800d2d6:	f000 fbc1 	bl	800da5c <__assert_func>
 800d2da:	2301      	movs	r3, #1
 800d2dc:	6144      	str	r4, [r0, #20]
 800d2de:	6103      	str	r3, [r0, #16]
 800d2e0:	bd10      	pop	{r4, pc}
 800d2e2:	bf00      	nop
 800d2e4:	0800e9f8 	.word	0x0800e9f8
 800d2e8:	0800ea09 	.word	0x0800ea09

0800d2ec <__multiply>:
 800d2ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2f0:	4614      	mov	r4, r2
 800d2f2:	690a      	ldr	r2, [r1, #16]
 800d2f4:	6923      	ldr	r3, [r4, #16]
 800d2f6:	429a      	cmp	r2, r3
 800d2f8:	bfa8      	it	ge
 800d2fa:	4623      	movge	r3, r4
 800d2fc:	460f      	mov	r7, r1
 800d2fe:	bfa4      	itt	ge
 800d300:	460c      	movge	r4, r1
 800d302:	461f      	movge	r7, r3
 800d304:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800d308:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800d30c:	68a3      	ldr	r3, [r4, #8]
 800d30e:	6861      	ldr	r1, [r4, #4]
 800d310:	eb0a 0609 	add.w	r6, sl, r9
 800d314:	42b3      	cmp	r3, r6
 800d316:	b085      	sub	sp, #20
 800d318:	bfb8      	it	lt
 800d31a:	3101      	addlt	r1, #1
 800d31c:	f7ff fedc 	bl	800d0d8 <_Balloc>
 800d320:	b930      	cbnz	r0, 800d330 <__multiply+0x44>
 800d322:	4602      	mov	r2, r0
 800d324:	4b44      	ldr	r3, [pc, #272]	@ (800d438 <__multiply+0x14c>)
 800d326:	4845      	ldr	r0, [pc, #276]	@ (800d43c <__multiply+0x150>)
 800d328:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d32c:	f000 fb96 	bl	800da5c <__assert_func>
 800d330:	f100 0514 	add.w	r5, r0, #20
 800d334:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d338:	462b      	mov	r3, r5
 800d33a:	2200      	movs	r2, #0
 800d33c:	4543      	cmp	r3, r8
 800d33e:	d321      	bcc.n	800d384 <__multiply+0x98>
 800d340:	f107 0114 	add.w	r1, r7, #20
 800d344:	f104 0214 	add.w	r2, r4, #20
 800d348:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800d34c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800d350:	9302      	str	r3, [sp, #8]
 800d352:	1b13      	subs	r3, r2, r4
 800d354:	3b15      	subs	r3, #21
 800d356:	f023 0303 	bic.w	r3, r3, #3
 800d35a:	3304      	adds	r3, #4
 800d35c:	f104 0715 	add.w	r7, r4, #21
 800d360:	42ba      	cmp	r2, r7
 800d362:	bf38      	it	cc
 800d364:	2304      	movcc	r3, #4
 800d366:	9301      	str	r3, [sp, #4]
 800d368:	9b02      	ldr	r3, [sp, #8]
 800d36a:	9103      	str	r1, [sp, #12]
 800d36c:	428b      	cmp	r3, r1
 800d36e:	d80c      	bhi.n	800d38a <__multiply+0x9e>
 800d370:	2e00      	cmp	r6, #0
 800d372:	dd03      	ble.n	800d37c <__multiply+0x90>
 800d374:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d05b      	beq.n	800d434 <__multiply+0x148>
 800d37c:	6106      	str	r6, [r0, #16]
 800d37e:	b005      	add	sp, #20
 800d380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d384:	f843 2b04 	str.w	r2, [r3], #4
 800d388:	e7d8      	b.n	800d33c <__multiply+0x50>
 800d38a:	f8b1 a000 	ldrh.w	sl, [r1]
 800d38e:	f1ba 0f00 	cmp.w	sl, #0
 800d392:	d024      	beq.n	800d3de <__multiply+0xf2>
 800d394:	f104 0e14 	add.w	lr, r4, #20
 800d398:	46a9      	mov	r9, r5
 800d39a:	f04f 0c00 	mov.w	ip, #0
 800d39e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d3a2:	f8d9 3000 	ldr.w	r3, [r9]
 800d3a6:	fa1f fb87 	uxth.w	fp, r7
 800d3aa:	b29b      	uxth	r3, r3
 800d3ac:	fb0a 330b 	mla	r3, sl, fp, r3
 800d3b0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800d3b4:	f8d9 7000 	ldr.w	r7, [r9]
 800d3b8:	4463      	add	r3, ip
 800d3ba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d3be:	fb0a c70b 	mla	r7, sl, fp, ip
 800d3c2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800d3c6:	b29b      	uxth	r3, r3
 800d3c8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d3cc:	4572      	cmp	r2, lr
 800d3ce:	f849 3b04 	str.w	r3, [r9], #4
 800d3d2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d3d6:	d8e2      	bhi.n	800d39e <__multiply+0xb2>
 800d3d8:	9b01      	ldr	r3, [sp, #4]
 800d3da:	f845 c003 	str.w	ip, [r5, r3]
 800d3de:	9b03      	ldr	r3, [sp, #12]
 800d3e0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d3e4:	3104      	adds	r1, #4
 800d3e6:	f1b9 0f00 	cmp.w	r9, #0
 800d3ea:	d021      	beq.n	800d430 <__multiply+0x144>
 800d3ec:	682b      	ldr	r3, [r5, #0]
 800d3ee:	f104 0c14 	add.w	ip, r4, #20
 800d3f2:	46ae      	mov	lr, r5
 800d3f4:	f04f 0a00 	mov.w	sl, #0
 800d3f8:	f8bc b000 	ldrh.w	fp, [ip]
 800d3fc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800d400:	fb09 770b 	mla	r7, r9, fp, r7
 800d404:	4457      	add	r7, sl
 800d406:	b29b      	uxth	r3, r3
 800d408:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d40c:	f84e 3b04 	str.w	r3, [lr], #4
 800d410:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d414:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d418:	f8be 3000 	ldrh.w	r3, [lr]
 800d41c:	fb09 330a 	mla	r3, r9, sl, r3
 800d420:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800d424:	4562      	cmp	r2, ip
 800d426:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d42a:	d8e5      	bhi.n	800d3f8 <__multiply+0x10c>
 800d42c:	9f01      	ldr	r7, [sp, #4]
 800d42e:	51eb      	str	r3, [r5, r7]
 800d430:	3504      	adds	r5, #4
 800d432:	e799      	b.n	800d368 <__multiply+0x7c>
 800d434:	3e01      	subs	r6, #1
 800d436:	e79b      	b.n	800d370 <__multiply+0x84>
 800d438:	0800e9f8 	.word	0x0800e9f8
 800d43c:	0800ea09 	.word	0x0800ea09

0800d440 <__pow5mult>:
 800d440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d444:	4615      	mov	r5, r2
 800d446:	f012 0203 	ands.w	r2, r2, #3
 800d44a:	4607      	mov	r7, r0
 800d44c:	460e      	mov	r6, r1
 800d44e:	d007      	beq.n	800d460 <__pow5mult+0x20>
 800d450:	4c25      	ldr	r4, [pc, #148]	@ (800d4e8 <__pow5mult+0xa8>)
 800d452:	3a01      	subs	r2, #1
 800d454:	2300      	movs	r3, #0
 800d456:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d45a:	f7ff fe9f 	bl	800d19c <__multadd>
 800d45e:	4606      	mov	r6, r0
 800d460:	10ad      	asrs	r5, r5, #2
 800d462:	d03d      	beq.n	800d4e0 <__pow5mult+0xa0>
 800d464:	69fc      	ldr	r4, [r7, #28]
 800d466:	b97c      	cbnz	r4, 800d488 <__pow5mult+0x48>
 800d468:	2010      	movs	r0, #16
 800d46a:	f7ff fd7f 	bl	800cf6c <malloc>
 800d46e:	4602      	mov	r2, r0
 800d470:	61f8      	str	r0, [r7, #28]
 800d472:	b928      	cbnz	r0, 800d480 <__pow5mult+0x40>
 800d474:	4b1d      	ldr	r3, [pc, #116]	@ (800d4ec <__pow5mult+0xac>)
 800d476:	481e      	ldr	r0, [pc, #120]	@ (800d4f0 <__pow5mult+0xb0>)
 800d478:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d47c:	f000 faee 	bl	800da5c <__assert_func>
 800d480:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d484:	6004      	str	r4, [r0, #0]
 800d486:	60c4      	str	r4, [r0, #12]
 800d488:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d48c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d490:	b94c      	cbnz	r4, 800d4a6 <__pow5mult+0x66>
 800d492:	f240 2171 	movw	r1, #625	@ 0x271
 800d496:	4638      	mov	r0, r7
 800d498:	f7ff ff12 	bl	800d2c0 <__i2b>
 800d49c:	2300      	movs	r3, #0
 800d49e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d4a2:	4604      	mov	r4, r0
 800d4a4:	6003      	str	r3, [r0, #0]
 800d4a6:	f04f 0900 	mov.w	r9, #0
 800d4aa:	07eb      	lsls	r3, r5, #31
 800d4ac:	d50a      	bpl.n	800d4c4 <__pow5mult+0x84>
 800d4ae:	4631      	mov	r1, r6
 800d4b0:	4622      	mov	r2, r4
 800d4b2:	4638      	mov	r0, r7
 800d4b4:	f7ff ff1a 	bl	800d2ec <__multiply>
 800d4b8:	4631      	mov	r1, r6
 800d4ba:	4680      	mov	r8, r0
 800d4bc:	4638      	mov	r0, r7
 800d4be:	f7ff fe4b 	bl	800d158 <_Bfree>
 800d4c2:	4646      	mov	r6, r8
 800d4c4:	106d      	asrs	r5, r5, #1
 800d4c6:	d00b      	beq.n	800d4e0 <__pow5mult+0xa0>
 800d4c8:	6820      	ldr	r0, [r4, #0]
 800d4ca:	b938      	cbnz	r0, 800d4dc <__pow5mult+0x9c>
 800d4cc:	4622      	mov	r2, r4
 800d4ce:	4621      	mov	r1, r4
 800d4d0:	4638      	mov	r0, r7
 800d4d2:	f7ff ff0b 	bl	800d2ec <__multiply>
 800d4d6:	6020      	str	r0, [r4, #0]
 800d4d8:	f8c0 9000 	str.w	r9, [r0]
 800d4dc:	4604      	mov	r4, r0
 800d4de:	e7e4      	b.n	800d4aa <__pow5mult+0x6a>
 800d4e0:	4630      	mov	r0, r6
 800d4e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d4e6:	bf00      	nop
 800d4e8:	0800ea64 	.word	0x0800ea64
 800d4ec:	0800e989 	.word	0x0800e989
 800d4f0:	0800ea09 	.word	0x0800ea09

0800d4f4 <__lshift>:
 800d4f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4f8:	460c      	mov	r4, r1
 800d4fa:	6849      	ldr	r1, [r1, #4]
 800d4fc:	6923      	ldr	r3, [r4, #16]
 800d4fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d502:	68a3      	ldr	r3, [r4, #8]
 800d504:	4607      	mov	r7, r0
 800d506:	4691      	mov	r9, r2
 800d508:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d50c:	f108 0601 	add.w	r6, r8, #1
 800d510:	42b3      	cmp	r3, r6
 800d512:	db0b      	blt.n	800d52c <__lshift+0x38>
 800d514:	4638      	mov	r0, r7
 800d516:	f7ff fddf 	bl	800d0d8 <_Balloc>
 800d51a:	4605      	mov	r5, r0
 800d51c:	b948      	cbnz	r0, 800d532 <__lshift+0x3e>
 800d51e:	4602      	mov	r2, r0
 800d520:	4b28      	ldr	r3, [pc, #160]	@ (800d5c4 <__lshift+0xd0>)
 800d522:	4829      	ldr	r0, [pc, #164]	@ (800d5c8 <__lshift+0xd4>)
 800d524:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d528:	f000 fa98 	bl	800da5c <__assert_func>
 800d52c:	3101      	adds	r1, #1
 800d52e:	005b      	lsls	r3, r3, #1
 800d530:	e7ee      	b.n	800d510 <__lshift+0x1c>
 800d532:	2300      	movs	r3, #0
 800d534:	f100 0114 	add.w	r1, r0, #20
 800d538:	f100 0210 	add.w	r2, r0, #16
 800d53c:	4618      	mov	r0, r3
 800d53e:	4553      	cmp	r3, sl
 800d540:	db33      	blt.n	800d5aa <__lshift+0xb6>
 800d542:	6920      	ldr	r0, [r4, #16]
 800d544:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d548:	f104 0314 	add.w	r3, r4, #20
 800d54c:	f019 091f 	ands.w	r9, r9, #31
 800d550:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d554:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d558:	d02b      	beq.n	800d5b2 <__lshift+0xbe>
 800d55a:	f1c9 0e20 	rsb	lr, r9, #32
 800d55e:	468a      	mov	sl, r1
 800d560:	2200      	movs	r2, #0
 800d562:	6818      	ldr	r0, [r3, #0]
 800d564:	fa00 f009 	lsl.w	r0, r0, r9
 800d568:	4310      	orrs	r0, r2
 800d56a:	f84a 0b04 	str.w	r0, [sl], #4
 800d56e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d572:	459c      	cmp	ip, r3
 800d574:	fa22 f20e 	lsr.w	r2, r2, lr
 800d578:	d8f3      	bhi.n	800d562 <__lshift+0x6e>
 800d57a:	ebac 0304 	sub.w	r3, ip, r4
 800d57e:	3b15      	subs	r3, #21
 800d580:	f023 0303 	bic.w	r3, r3, #3
 800d584:	3304      	adds	r3, #4
 800d586:	f104 0015 	add.w	r0, r4, #21
 800d58a:	4584      	cmp	ip, r0
 800d58c:	bf38      	it	cc
 800d58e:	2304      	movcc	r3, #4
 800d590:	50ca      	str	r2, [r1, r3]
 800d592:	b10a      	cbz	r2, 800d598 <__lshift+0xa4>
 800d594:	f108 0602 	add.w	r6, r8, #2
 800d598:	3e01      	subs	r6, #1
 800d59a:	4638      	mov	r0, r7
 800d59c:	612e      	str	r6, [r5, #16]
 800d59e:	4621      	mov	r1, r4
 800d5a0:	f7ff fdda 	bl	800d158 <_Bfree>
 800d5a4:	4628      	mov	r0, r5
 800d5a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5aa:	f842 0f04 	str.w	r0, [r2, #4]!
 800d5ae:	3301      	adds	r3, #1
 800d5b0:	e7c5      	b.n	800d53e <__lshift+0x4a>
 800d5b2:	3904      	subs	r1, #4
 800d5b4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d5b8:	f841 2f04 	str.w	r2, [r1, #4]!
 800d5bc:	459c      	cmp	ip, r3
 800d5be:	d8f9      	bhi.n	800d5b4 <__lshift+0xc0>
 800d5c0:	e7ea      	b.n	800d598 <__lshift+0xa4>
 800d5c2:	bf00      	nop
 800d5c4:	0800e9f8 	.word	0x0800e9f8
 800d5c8:	0800ea09 	.word	0x0800ea09

0800d5cc <__mcmp>:
 800d5cc:	690a      	ldr	r2, [r1, #16]
 800d5ce:	4603      	mov	r3, r0
 800d5d0:	6900      	ldr	r0, [r0, #16]
 800d5d2:	1a80      	subs	r0, r0, r2
 800d5d4:	b530      	push	{r4, r5, lr}
 800d5d6:	d10e      	bne.n	800d5f6 <__mcmp+0x2a>
 800d5d8:	3314      	adds	r3, #20
 800d5da:	3114      	adds	r1, #20
 800d5dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d5e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d5e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d5e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d5ec:	4295      	cmp	r5, r2
 800d5ee:	d003      	beq.n	800d5f8 <__mcmp+0x2c>
 800d5f0:	d205      	bcs.n	800d5fe <__mcmp+0x32>
 800d5f2:	f04f 30ff 	mov.w	r0, #4294967295
 800d5f6:	bd30      	pop	{r4, r5, pc}
 800d5f8:	42a3      	cmp	r3, r4
 800d5fa:	d3f3      	bcc.n	800d5e4 <__mcmp+0x18>
 800d5fc:	e7fb      	b.n	800d5f6 <__mcmp+0x2a>
 800d5fe:	2001      	movs	r0, #1
 800d600:	e7f9      	b.n	800d5f6 <__mcmp+0x2a>
	...

0800d604 <__mdiff>:
 800d604:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d608:	4689      	mov	r9, r1
 800d60a:	4606      	mov	r6, r0
 800d60c:	4611      	mov	r1, r2
 800d60e:	4648      	mov	r0, r9
 800d610:	4614      	mov	r4, r2
 800d612:	f7ff ffdb 	bl	800d5cc <__mcmp>
 800d616:	1e05      	subs	r5, r0, #0
 800d618:	d112      	bne.n	800d640 <__mdiff+0x3c>
 800d61a:	4629      	mov	r1, r5
 800d61c:	4630      	mov	r0, r6
 800d61e:	f7ff fd5b 	bl	800d0d8 <_Balloc>
 800d622:	4602      	mov	r2, r0
 800d624:	b928      	cbnz	r0, 800d632 <__mdiff+0x2e>
 800d626:	4b3f      	ldr	r3, [pc, #252]	@ (800d724 <__mdiff+0x120>)
 800d628:	f240 2137 	movw	r1, #567	@ 0x237
 800d62c:	483e      	ldr	r0, [pc, #248]	@ (800d728 <__mdiff+0x124>)
 800d62e:	f000 fa15 	bl	800da5c <__assert_func>
 800d632:	2301      	movs	r3, #1
 800d634:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d638:	4610      	mov	r0, r2
 800d63a:	b003      	add	sp, #12
 800d63c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d640:	bfbc      	itt	lt
 800d642:	464b      	movlt	r3, r9
 800d644:	46a1      	movlt	r9, r4
 800d646:	4630      	mov	r0, r6
 800d648:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d64c:	bfba      	itte	lt
 800d64e:	461c      	movlt	r4, r3
 800d650:	2501      	movlt	r5, #1
 800d652:	2500      	movge	r5, #0
 800d654:	f7ff fd40 	bl	800d0d8 <_Balloc>
 800d658:	4602      	mov	r2, r0
 800d65a:	b918      	cbnz	r0, 800d664 <__mdiff+0x60>
 800d65c:	4b31      	ldr	r3, [pc, #196]	@ (800d724 <__mdiff+0x120>)
 800d65e:	f240 2145 	movw	r1, #581	@ 0x245
 800d662:	e7e3      	b.n	800d62c <__mdiff+0x28>
 800d664:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d668:	6926      	ldr	r6, [r4, #16]
 800d66a:	60c5      	str	r5, [r0, #12]
 800d66c:	f109 0310 	add.w	r3, r9, #16
 800d670:	f109 0514 	add.w	r5, r9, #20
 800d674:	f104 0e14 	add.w	lr, r4, #20
 800d678:	f100 0b14 	add.w	fp, r0, #20
 800d67c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d680:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d684:	9301      	str	r3, [sp, #4]
 800d686:	46d9      	mov	r9, fp
 800d688:	f04f 0c00 	mov.w	ip, #0
 800d68c:	9b01      	ldr	r3, [sp, #4]
 800d68e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d692:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d696:	9301      	str	r3, [sp, #4]
 800d698:	fa1f f38a 	uxth.w	r3, sl
 800d69c:	4619      	mov	r1, r3
 800d69e:	b283      	uxth	r3, r0
 800d6a0:	1acb      	subs	r3, r1, r3
 800d6a2:	0c00      	lsrs	r0, r0, #16
 800d6a4:	4463      	add	r3, ip
 800d6a6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d6aa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d6ae:	b29b      	uxth	r3, r3
 800d6b0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d6b4:	4576      	cmp	r6, lr
 800d6b6:	f849 3b04 	str.w	r3, [r9], #4
 800d6ba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d6be:	d8e5      	bhi.n	800d68c <__mdiff+0x88>
 800d6c0:	1b33      	subs	r3, r6, r4
 800d6c2:	3b15      	subs	r3, #21
 800d6c4:	f023 0303 	bic.w	r3, r3, #3
 800d6c8:	3415      	adds	r4, #21
 800d6ca:	3304      	adds	r3, #4
 800d6cc:	42a6      	cmp	r6, r4
 800d6ce:	bf38      	it	cc
 800d6d0:	2304      	movcc	r3, #4
 800d6d2:	441d      	add	r5, r3
 800d6d4:	445b      	add	r3, fp
 800d6d6:	461e      	mov	r6, r3
 800d6d8:	462c      	mov	r4, r5
 800d6da:	4544      	cmp	r4, r8
 800d6dc:	d30e      	bcc.n	800d6fc <__mdiff+0xf8>
 800d6de:	f108 0103 	add.w	r1, r8, #3
 800d6e2:	1b49      	subs	r1, r1, r5
 800d6e4:	f021 0103 	bic.w	r1, r1, #3
 800d6e8:	3d03      	subs	r5, #3
 800d6ea:	45a8      	cmp	r8, r5
 800d6ec:	bf38      	it	cc
 800d6ee:	2100      	movcc	r1, #0
 800d6f0:	440b      	add	r3, r1
 800d6f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d6f6:	b191      	cbz	r1, 800d71e <__mdiff+0x11a>
 800d6f8:	6117      	str	r7, [r2, #16]
 800d6fa:	e79d      	b.n	800d638 <__mdiff+0x34>
 800d6fc:	f854 1b04 	ldr.w	r1, [r4], #4
 800d700:	46e6      	mov	lr, ip
 800d702:	0c08      	lsrs	r0, r1, #16
 800d704:	fa1c fc81 	uxtah	ip, ip, r1
 800d708:	4471      	add	r1, lr
 800d70a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d70e:	b289      	uxth	r1, r1
 800d710:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d714:	f846 1b04 	str.w	r1, [r6], #4
 800d718:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d71c:	e7dd      	b.n	800d6da <__mdiff+0xd6>
 800d71e:	3f01      	subs	r7, #1
 800d720:	e7e7      	b.n	800d6f2 <__mdiff+0xee>
 800d722:	bf00      	nop
 800d724:	0800e9f8 	.word	0x0800e9f8
 800d728:	0800ea09 	.word	0x0800ea09

0800d72c <__d2b>:
 800d72c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d730:	460f      	mov	r7, r1
 800d732:	2101      	movs	r1, #1
 800d734:	ec59 8b10 	vmov	r8, r9, d0
 800d738:	4616      	mov	r6, r2
 800d73a:	f7ff fccd 	bl	800d0d8 <_Balloc>
 800d73e:	4604      	mov	r4, r0
 800d740:	b930      	cbnz	r0, 800d750 <__d2b+0x24>
 800d742:	4602      	mov	r2, r0
 800d744:	4b23      	ldr	r3, [pc, #140]	@ (800d7d4 <__d2b+0xa8>)
 800d746:	4824      	ldr	r0, [pc, #144]	@ (800d7d8 <__d2b+0xac>)
 800d748:	f240 310f 	movw	r1, #783	@ 0x30f
 800d74c:	f000 f986 	bl	800da5c <__assert_func>
 800d750:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d754:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d758:	b10d      	cbz	r5, 800d75e <__d2b+0x32>
 800d75a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d75e:	9301      	str	r3, [sp, #4]
 800d760:	f1b8 0300 	subs.w	r3, r8, #0
 800d764:	d023      	beq.n	800d7ae <__d2b+0x82>
 800d766:	4668      	mov	r0, sp
 800d768:	9300      	str	r3, [sp, #0]
 800d76a:	f7ff fd7c 	bl	800d266 <__lo0bits>
 800d76e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d772:	b1d0      	cbz	r0, 800d7aa <__d2b+0x7e>
 800d774:	f1c0 0320 	rsb	r3, r0, #32
 800d778:	fa02 f303 	lsl.w	r3, r2, r3
 800d77c:	430b      	orrs	r3, r1
 800d77e:	40c2      	lsrs	r2, r0
 800d780:	6163      	str	r3, [r4, #20]
 800d782:	9201      	str	r2, [sp, #4]
 800d784:	9b01      	ldr	r3, [sp, #4]
 800d786:	61a3      	str	r3, [r4, #24]
 800d788:	2b00      	cmp	r3, #0
 800d78a:	bf0c      	ite	eq
 800d78c:	2201      	moveq	r2, #1
 800d78e:	2202      	movne	r2, #2
 800d790:	6122      	str	r2, [r4, #16]
 800d792:	b1a5      	cbz	r5, 800d7be <__d2b+0x92>
 800d794:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d798:	4405      	add	r5, r0
 800d79a:	603d      	str	r5, [r7, #0]
 800d79c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d7a0:	6030      	str	r0, [r6, #0]
 800d7a2:	4620      	mov	r0, r4
 800d7a4:	b003      	add	sp, #12
 800d7a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d7aa:	6161      	str	r1, [r4, #20]
 800d7ac:	e7ea      	b.n	800d784 <__d2b+0x58>
 800d7ae:	a801      	add	r0, sp, #4
 800d7b0:	f7ff fd59 	bl	800d266 <__lo0bits>
 800d7b4:	9b01      	ldr	r3, [sp, #4]
 800d7b6:	6163      	str	r3, [r4, #20]
 800d7b8:	3020      	adds	r0, #32
 800d7ba:	2201      	movs	r2, #1
 800d7bc:	e7e8      	b.n	800d790 <__d2b+0x64>
 800d7be:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d7c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d7c6:	6038      	str	r0, [r7, #0]
 800d7c8:	6918      	ldr	r0, [r3, #16]
 800d7ca:	f7ff fd2d 	bl	800d228 <__hi0bits>
 800d7ce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d7d2:	e7e5      	b.n	800d7a0 <__d2b+0x74>
 800d7d4:	0800e9f8 	.word	0x0800e9f8
 800d7d8:	0800ea09 	.word	0x0800ea09

0800d7dc <__sflush_r>:
 800d7dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d7e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7e4:	0716      	lsls	r6, r2, #28
 800d7e6:	4605      	mov	r5, r0
 800d7e8:	460c      	mov	r4, r1
 800d7ea:	d454      	bmi.n	800d896 <__sflush_r+0xba>
 800d7ec:	684b      	ldr	r3, [r1, #4]
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	dc02      	bgt.n	800d7f8 <__sflush_r+0x1c>
 800d7f2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	dd48      	ble.n	800d88a <__sflush_r+0xae>
 800d7f8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d7fa:	2e00      	cmp	r6, #0
 800d7fc:	d045      	beq.n	800d88a <__sflush_r+0xae>
 800d7fe:	2300      	movs	r3, #0
 800d800:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d804:	682f      	ldr	r7, [r5, #0]
 800d806:	6a21      	ldr	r1, [r4, #32]
 800d808:	602b      	str	r3, [r5, #0]
 800d80a:	d030      	beq.n	800d86e <__sflush_r+0x92>
 800d80c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d80e:	89a3      	ldrh	r3, [r4, #12]
 800d810:	0759      	lsls	r1, r3, #29
 800d812:	d505      	bpl.n	800d820 <__sflush_r+0x44>
 800d814:	6863      	ldr	r3, [r4, #4]
 800d816:	1ad2      	subs	r2, r2, r3
 800d818:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d81a:	b10b      	cbz	r3, 800d820 <__sflush_r+0x44>
 800d81c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d81e:	1ad2      	subs	r2, r2, r3
 800d820:	2300      	movs	r3, #0
 800d822:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d824:	6a21      	ldr	r1, [r4, #32]
 800d826:	4628      	mov	r0, r5
 800d828:	47b0      	blx	r6
 800d82a:	1c43      	adds	r3, r0, #1
 800d82c:	89a3      	ldrh	r3, [r4, #12]
 800d82e:	d106      	bne.n	800d83e <__sflush_r+0x62>
 800d830:	6829      	ldr	r1, [r5, #0]
 800d832:	291d      	cmp	r1, #29
 800d834:	d82b      	bhi.n	800d88e <__sflush_r+0xb2>
 800d836:	4a2a      	ldr	r2, [pc, #168]	@ (800d8e0 <__sflush_r+0x104>)
 800d838:	410a      	asrs	r2, r1
 800d83a:	07d6      	lsls	r6, r2, #31
 800d83c:	d427      	bmi.n	800d88e <__sflush_r+0xb2>
 800d83e:	2200      	movs	r2, #0
 800d840:	6062      	str	r2, [r4, #4]
 800d842:	04d9      	lsls	r1, r3, #19
 800d844:	6922      	ldr	r2, [r4, #16]
 800d846:	6022      	str	r2, [r4, #0]
 800d848:	d504      	bpl.n	800d854 <__sflush_r+0x78>
 800d84a:	1c42      	adds	r2, r0, #1
 800d84c:	d101      	bne.n	800d852 <__sflush_r+0x76>
 800d84e:	682b      	ldr	r3, [r5, #0]
 800d850:	b903      	cbnz	r3, 800d854 <__sflush_r+0x78>
 800d852:	6560      	str	r0, [r4, #84]	@ 0x54
 800d854:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d856:	602f      	str	r7, [r5, #0]
 800d858:	b1b9      	cbz	r1, 800d88a <__sflush_r+0xae>
 800d85a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d85e:	4299      	cmp	r1, r3
 800d860:	d002      	beq.n	800d868 <__sflush_r+0x8c>
 800d862:	4628      	mov	r0, r5
 800d864:	f7ff fb38 	bl	800ced8 <_free_r>
 800d868:	2300      	movs	r3, #0
 800d86a:	6363      	str	r3, [r4, #52]	@ 0x34
 800d86c:	e00d      	b.n	800d88a <__sflush_r+0xae>
 800d86e:	2301      	movs	r3, #1
 800d870:	4628      	mov	r0, r5
 800d872:	47b0      	blx	r6
 800d874:	4602      	mov	r2, r0
 800d876:	1c50      	adds	r0, r2, #1
 800d878:	d1c9      	bne.n	800d80e <__sflush_r+0x32>
 800d87a:	682b      	ldr	r3, [r5, #0]
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d0c6      	beq.n	800d80e <__sflush_r+0x32>
 800d880:	2b1d      	cmp	r3, #29
 800d882:	d001      	beq.n	800d888 <__sflush_r+0xac>
 800d884:	2b16      	cmp	r3, #22
 800d886:	d11e      	bne.n	800d8c6 <__sflush_r+0xea>
 800d888:	602f      	str	r7, [r5, #0]
 800d88a:	2000      	movs	r0, #0
 800d88c:	e022      	b.n	800d8d4 <__sflush_r+0xf8>
 800d88e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d892:	b21b      	sxth	r3, r3
 800d894:	e01b      	b.n	800d8ce <__sflush_r+0xf2>
 800d896:	690f      	ldr	r7, [r1, #16]
 800d898:	2f00      	cmp	r7, #0
 800d89a:	d0f6      	beq.n	800d88a <__sflush_r+0xae>
 800d89c:	0793      	lsls	r3, r2, #30
 800d89e:	680e      	ldr	r6, [r1, #0]
 800d8a0:	bf08      	it	eq
 800d8a2:	694b      	ldreq	r3, [r1, #20]
 800d8a4:	600f      	str	r7, [r1, #0]
 800d8a6:	bf18      	it	ne
 800d8a8:	2300      	movne	r3, #0
 800d8aa:	eba6 0807 	sub.w	r8, r6, r7
 800d8ae:	608b      	str	r3, [r1, #8]
 800d8b0:	f1b8 0f00 	cmp.w	r8, #0
 800d8b4:	dde9      	ble.n	800d88a <__sflush_r+0xae>
 800d8b6:	6a21      	ldr	r1, [r4, #32]
 800d8b8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d8ba:	4643      	mov	r3, r8
 800d8bc:	463a      	mov	r2, r7
 800d8be:	4628      	mov	r0, r5
 800d8c0:	47b0      	blx	r6
 800d8c2:	2800      	cmp	r0, #0
 800d8c4:	dc08      	bgt.n	800d8d8 <__sflush_r+0xfc>
 800d8c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d8ce:	81a3      	strh	r3, [r4, #12]
 800d8d0:	f04f 30ff 	mov.w	r0, #4294967295
 800d8d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8d8:	4407      	add	r7, r0
 800d8da:	eba8 0800 	sub.w	r8, r8, r0
 800d8de:	e7e7      	b.n	800d8b0 <__sflush_r+0xd4>
 800d8e0:	dfbffffe 	.word	0xdfbffffe

0800d8e4 <_fflush_r>:
 800d8e4:	b538      	push	{r3, r4, r5, lr}
 800d8e6:	690b      	ldr	r3, [r1, #16]
 800d8e8:	4605      	mov	r5, r0
 800d8ea:	460c      	mov	r4, r1
 800d8ec:	b913      	cbnz	r3, 800d8f4 <_fflush_r+0x10>
 800d8ee:	2500      	movs	r5, #0
 800d8f0:	4628      	mov	r0, r5
 800d8f2:	bd38      	pop	{r3, r4, r5, pc}
 800d8f4:	b118      	cbz	r0, 800d8fe <_fflush_r+0x1a>
 800d8f6:	6a03      	ldr	r3, [r0, #32]
 800d8f8:	b90b      	cbnz	r3, 800d8fe <_fflush_r+0x1a>
 800d8fa:	f7fe faa5 	bl	800be48 <__sinit>
 800d8fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d902:	2b00      	cmp	r3, #0
 800d904:	d0f3      	beq.n	800d8ee <_fflush_r+0xa>
 800d906:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d908:	07d0      	lsls	r0, r2, #31
 800d90a:	d404      	bmi.n	800d916 <_fflush_r+0x32>
 800d90c:	0599      	lsls	r1, r3, #22
 800d90e:	d402      	bmi.n	800d916 <_fflush_r+0x32>
 800d910:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d912:	f7fe fc82 	bl	800c21a <__retarget_lock_acquire_recursive>
 800d916:	4628      	mov	r0, r5
 800d918:	4621      	mov	r1, r4
 800d91a:	f7ff ff5f 	bl	800d7dc <__sflush_r>
 800d91e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d920:	07da      	lsls	r2, r3, #31
 800d922:	4605      	mov	r5, r0
 800d924:	d4e4      	bmi.n	800d8f0 <_fflush_r+0xc>
 800d926:	89a3      	ldrh	r3, [r4, #12]
 800d928:	059b      	lsls	r3, r3, #22
 800d92a:	d4e1      	bmi.n	800d8f0 <_fflush_r+0xc>
 800d92c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d92e:	f7fe fc75 	bl	800c21c <__retarget_lock_release_recursive>
 800d932:	e7dd      	b.n	800d8f0 <_fflush_r+0xc>

0800d934 <__swhatbuf_r>:
 800d934:	b570      	push	{r4, r5, r6, lr}
 800d936:	460c      	mov	r4, r1
 800d938:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d93c:	2900      	cmp	r1, #0
 800d93e:	b096      	sub	sp, #88	@ 0x58
 800d940:	4615      	mov	r5, r2
 800d942:	461e      	mov	r6, r3
 800d944:	da0d      	bge.n	800d962 <__swhatbuf_r+0x2e>
 800d946:	89a3      	ldrh	r3, [r4, #12]
 800d948:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d94c:	f04f 0100 	mov.w	r1, #0
 800d950:	bf14      	ite	ne
 800d952:	2340      	movne	r3, #64	@ 0x40
 800d954:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d958:	2000      	movs	r0, #0
 800d95a:	6031      	str	r1, [r6, #0]
 800d95c:	602b      	str	r3, [r5, #0]
 800d95e:	b016      	add	sp, #88	@ 0x58
 800d960:	bd70      	pop	{r4, r5, r6, pc}
 800d962:	466a      	mov	r2, sp
 800d964:	f000 f848 	bl	800d9f8 <_fstat_r>
 800d968:	2800      	cmp	r0, #0
 800d96a:	dbec      	blt.n	800d946 <__swhatbuf_r+0x12>
 800d96c:	9901      	ldr	r1, [sp, #4]
 800d96e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d972:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d976:	4259      	negs	r1, r3
 800d978:	4159      	adcs	r1, r3
 800d97a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d97e:	e7eb      	b.n	800d958 <__swhatbuf_r+0x24>

0800d980 <__smakebuf_r>:
 800d980:	898b      	ldrh	r3, [r1, #12]
 800d982:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d984:	079d      	lsls	r5, r3, #30
 800d986:	4606      	mov	r6, r0
 800d988:	460c      	mov	r4, r1
 800d98a:	d507      	bpl.n	800d99c <__smakebuf_r+0x1c>
 800d98c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d990:	6023      	str	r3, [r4, #0]
 800d992:	6123      	str	r3, [r4, #16]
 800d994:	2301      	movs	r3, #1
 800d996:	6163      	str	r3, [r4, #20]
 800d998:	b003      	add	sp, #12
 800d99a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d99c:	ab01      	add	r3, sp, #4
 800d99e:	466a      	mov	r2, sp
 800d9a0:	f7ff ffc8 	bl	800d934 <__swhatbuf_r>
 800d9a4:	9f00      	ldr	r7, [sp, #0]
 800d9a6:	4605      	mov	r5, r0
 800d9a8:	4639      	mov	r1, r7
 800d9aa:	4630      	mov	r0, r6
 800d9ac:	f7ff fb08 	bl	800cfc0 <_malloc_r>
 800d9b0:	b948      	cbnz	r0, 800d9c6 <__smakebuf_r+0x46>
 800d9b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9b6:	059a      	lsls	r2, r3, #22
 800d9b8:	d4ee      	bmi.n	800d998 <__smakebuf_r+0x18>
 800d9ba:	f023 0303 	bic.w	r3, r3, #3
 800d9be:	f043 0302 	orr.w	r3, r3, #2
 800d9c2:	81a3      	strh	r3, [r4, #12]
 800d9c4:	e7e2      	b.n	800d98c <__smakebuf_r+0xc>
 800d9c6:	89a3      	ldrh	r3, [r4, #12]
 800d9c8:	6020      	str	r0, [r4, #0]
 800d9ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d9ce:	81a3      	strh	r3, [r4, #12]
 800d9d0:	9b01      	ldr	r3, [sp, #4]
 800d9d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d9d6:	b15b      	cbz	r3, 800d9f0 <__smakebuf_r+0x70>
 800d9d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d9dc:	4630      	mov	r0, r6
 800d9de:	f000 f81d 	bl	800da1c <_isatty_r>
 800d9e2:	b128      	cbz	r0, 800d9f0 <__smakebuf_r+0x70>
 800d9e4:	89a3      	ldrh	r3, [r4, #12]
 800d9e6:	f023 0303 	bic.w	r3, r3, #3
 800d9ea:	f043 0301 	orr.w	r3, r3, #1
 800d9ee:	81a3      	strh	r3, [r4, #12]
 800d9f0:	89a3      	ldrh	r3, [r4, #12]
 800d9f2:	431d      	orrs	r5, r3
 800d9f4:	81a5      	strh	r5, [r4, #12]
 800d9f6:	e7cf      	b.n	800d998 <__smakebuf_r+0x18>

0800d9f8 <_fstat_r>:
 800d9f8:	b538      	push	{r3, r4, r5, lr}
 800d9fa:	4d07      	ldr	r5, [pc, #28]	@ (800da18 <_fstat_r+0x20>)
 800d9fc:	2300      	movs	r3, #0
 800d9fe:	4604      	mov	r4, r0
 800da00:	4608      	mov	r0, r1
 800da02:	4611      	mov	r1, r2
 800da04:	602b      	str	r3, [r5, #0]
 800da06:	f7f4 fda1 	bl	800254c <_fstat>
 800da0a:	1c43      	adds	r3, r0, #1
 800da0c:	d102      	bne.n	800da14 <_fstat_r+0x1c>
 800da0e:	682b      	ldr	r3, [r5, #0]
 800da10:	b103      	cbz	r3, 800da14 <_fstat_r+0x1c>
 800da12:	6023      	str	r3, [r4, #0]
 800da14:	bd38      	pop	{r3, r4, r5, pc}
 800da16:	bf00      	nop
 800da18:	20001134 	.word	0x20001134

0800da1c <_isatty_r>:
 800da1c:	b538      	push	{r3, r4, r5, lr}
 800da1e:	4d06      	ldr	r5, [pc, #24]	@ (800da38 <_isatty_r+0x1c>)
 800da20:	2300      	movs	r3, #0
 800da22:	4604      	mov	r4, r0
 800da24:	4608      	mov	r0, r1
 800da26:	602b      	str	r3, [r5, #0]
 800da28:	f7f4 fda0 	bl	800256c <_isatty>
 800da2c:	1c43      	adds	r3, r0, #1
 800da2e:	d102      	bne.n	800da36 <_isatty_r+0x1a>
 800da30:	682b      	ldr	r3, [r5, #0]
 800da32:	b103      	cbz	r3, 800da36 <_isatty_r+0x1a>
 800da34:	6023      	str	r3, [r4, #0]
 800da36:	bd38      	pop	{r3, r4, r5, pc}
 800da38:	20001134 	.word	0x20001134

0800da3c <_sbrk_r>:
 800da3c:	b538      	push	{r3, r4, r5, lr}
 800da3e:	4d06      	ldr	r5, [pc, #24]	@ (800da58 <_sbrk_r+0x1c>)
 800da40:	2300      	movs	r3, #0
 800da42:	4604      	mov	r4, r0
 800da44:	4608      	mov	r0, r1
 800da46:	602b      	str	r3, [r5, #0]
 800da48:	f7f4 fda8 	bl	800259c <_sbrk>
 800da4c:	1c43      	adds	r3, r0, #1
 800da4e:	d102      	bne.n	800da56 <_sbrk_r+0x1a>
 800da50:	682b      	ldr	r3, [r5, #0]
 800da52:	b103      	cbz	r3, 800da56 <_sbrk_r+0x1a>
 800da54:	6023      	str	r3, [r4, #0]
 800da56:	bd38      	pop	{r3, r4, r5, pc}
 800da58:	20001134 	.word	0x20001134

0800da5c <__assert_func>:
 800da5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800da5e:	4614      	mov	r4, r2
 800da60:	461a      	mov	r2, r3
 800da62:	4b09      	ldr	r3, [pc, #36]	@ (800da88 <__assert_func+0x2c>)
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	4605      	mov	r5, r0
 800da68:	68d8      	ldr	r0, [r3, #12]
 800da6a:	b954      	cbnz	r4, 800da82 <__assert_func+0x26>
 800da6c:	4b07      	ldr	r3, [pc, #28]	@ (800da8c <__assert_func+0x30>)
 800da6e:	461c      	mov	r4, r3
 800da70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800da74:	9100      	str	r1, [sp, #0]
 800da76:	462b      	mov	r3, r5
 800da78:	4905      	ldr	r1, [pc, #20]	@ (800da90 <__assert_func+0x34>)
 800da7a:	f000 f841 	bl	800db00 <fiprintf>
 800da7e:	f000 f851 	bl	800db24 <abort>
 800da82:	4b04      	ldr	r3, [pc, #16]	@ (800da94 <__assert_func+0x38>)
 800da84:	e7f4      	b.n	800da70 <__assert_func+0x14>
 800da86:	bf00      	nop
 800da88:	20000118 	.word	0x20000118
 800da8c:	0800eba5 	.word	0x0800eba5
 800da90:	0800eb77 	.word	0x0800eb77
 800da94:	0800eb6a 	.word	0x0800eb6a

0800da98 <_calloc_r>:
 800da98:	b570      	push	{r4, r5, r6, lr}
 800da9a:	fba1 5402 	umull	r5, r4, r1, r2
 800da9e:	b93c      	cbnz	r4, 800dab0 <_calloc_r+0x18>
 800daa0:	4629      	mov	r1, r5
 800daa2:	f7ff fa8d 	bl	800cfc0 <_malloc_r>
 800daa6:	4606      	mov	r6, r0
 800daa8:	b928      	cbnz	r0, 800dab6 <_calloc_r+0x1e>
 800daaa:	2600      	movs	r6, #0
 800daac:	4630      	mov	r0, r6
 800daae:	bd70      	pop	{r4, r5, r6, pc}
 800dab0:	220c      	movs	r2, #12
 800dab2:	6002      	str	r2, [r0, #0]
 800dab4:	e7f9      	b.n	800daaa <_calloc_r+0x12>
 800dab6:	462a      	mov	r2, r5
 800dab8:	4621      	mov	r1, r4
 800daba:	f7fe fb31 	bl	800c120 <memset>
 800dabe:	e7f5      	b.n	800daac <_calloc_r+0x14>

0800dac0 <__ascii_mbtowc>:
 800dac0:	b082      	sub	sp, #8
 800dac2:	b901      	cbnz	r1, 800dac6 <__ascii_mbtowc+0x6>
 800dac4:	a901      	add	r1, sp, #4
 800dac6:	b142      	cbz	r2, 800dada <__ascii_mbtowc+0x1a>
 800dac8:	b14b      	cbz	r3, 800dade <__ascii_mbtowc+0x1e>
 800daca:	7813      	ldrb	r3, [r2, #0]
 800dacc:	600b      	str	r3, [r1, #0]
 800dace:	7812      	ldrb	r2, [r2, #0]
 800dad0:	1e10      	subs	r0, r2, #0
 800dad2:	bf18      	it	ne
 800dad4:	2001      	movne	r0, #1
 800dad6:	b002      	add	sp, #8
 800dad8:	4770      	bx	lr
 800dada:	4610      	mov	r0, r2
 800dadc:	e7fb      	b.n	800dad6 <__ascii_mbtowc+0x16>
 800dade:	f06f 0001 	mvn.w	r0, #1
 800dae2:	e7f8      	b.n	800dad6 <__ascii_mbtowc+0x16>

0800dae4 <__ascii_wctomb>:
 800dae4:	4603      	mov	r3, r0
 800dae6:	4608      	mov	r0, r1
 800dae8:	b141      	cbz	r1, 800dafc <__ascii_wctomb+0x18>
 800daea:	2aff      	cmp	r2, #255	@ 0xff
 800daec:	d904      	bls.n	800daf8 <__ascii_wctomb+0x14>
 800daee:	228a      	movs	r2, #138	@ 0x8a
 800daf0:	601a      	str	r2, [r3, #0]
 800daf2:	f04f 30ff 	mov.w	r0, #4294967295
 800daf6:	4770      	bx	lr
 800daf8:	700a      	strb	r2, [r1, #0]
 800dafa:	2001      	movs	r0, #1
 800dafc:	4770      	bx	lr
	...

0800db00 <fiprintf>:
 800db00:	b40e      	push	{r1, r2, r3}
 800db02:	b503      	push	{r0, r1, lr}
 800db04:	4601      	mov	r1, r0
 800db06:	ab03      	add	r3, sp, #12
 800db08:	4805      	ldr	r0, [pc, #20]	@ (800db20 <fiprintf+0x20>)
 800db0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800db0e:	6800      	ldr	r0, [r0, #0]
 800db10:	9301      	str	r3, [sp, #4]
 800db12:	f000 f837 	bl	800db84 <_vfiprintf_r>
 800db16:	b002      	add	sp, #8
 800db18:	f85d eb04 	ldr.w	lr, [sp], #4
 800db1c:	b003      	add	sp, #12
 800db1e:	4770      	bx	lr
 800db20:	20000118 	.word	0x20000118

0800db24 <abort>:
 800db24:	b508      	push	{r3, lr}
 800db26:	2006      	movs	r0, #6
 800db28:	f000 f96c 	bl	800de04 <raise>
 800db2c:	2001      	movs	r0, #1
 800db2e:	f7f4 fcbd 	bl	80024ac <_exit>

0800db32 <__sfputc_r>:
 800db32:	6893      	ldr	r3, [r2, #8]
 800db34:	3b01      	subs	r3, #1
 800db36:	2b00      	cmp	r3, #0
 800db38:	b410      	push	{r4}
 800db3a:	6093      	str	r3, [r2, #8]
 800db3c:	da08      	bge.n	800db50 <__sfputc_r+0x1e>
 800db3e:	6994      	ldr	r4, [r2, #24]
 800db40:	42a3      	cmp	r3, r4
 800db42:	db01      	blt.n	800db48 <__sfputc_r+0x16>
 800db44:	290a      	cmp	r1, #10
 800db46:	d103      	bne.n	800db50 <__sfputc_r+0x1e>
 800db48:	f85d 4b04 	ldr.w	r4, [sp], #4
 800db4c:	f7fe ba53 	b.w	800bff6 <__swbuf_r>
 800db50:	6813      	ldr	r3, [r2, #0]
 800db52:	1c58      	adds	r0, r3, #1
 800db54:	6010      	str	r0, [r2, #0]
 800db56:	7019      	strb	r1, [r3, #0]
 800db58:	4608      	mov	r0, r1
 800db5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800db5e:	4770      	bx	lr

0800db60 <__sfputs_r>:
 800db60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db62:	4606      	mov	r6, r0
 800db64:	460f      	mov	r7, r1
 800db66:	4614      	mov	r4, r2
 800db68:	18d5      	adds	r5, r2, r3
 800db6a:	42ac      	cmp	r4, r5
 800db6c:	d101      	bne.n	800db72 <__sfputs_r+0x12>
 800db6e:	2000      	movs	r0, #0
 800db70:	e007      	b.n	800db82 <__sfputs_r+0x22>
 800db72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db76:	463a      	mov	r2, r7
 800db78:	4630      	mov	r0, r6
 800db7a:	f7ff ffda 	bl	800db32 <__sfputc_r>
 800db7e:	1c43      	adds	r3, r0, #1
 800db80:	d1f3      	bne.n	800db6a <__sfputs_r+0xa>
 800db82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800db84 <_vfiprintf_r>:
 800db84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db88:	460d      	mov	r5, r1
 800db8a:	b09d      	sub	sp, #116	@ 0x74
 800db8c:	4614      	mov	r4, r2
 800db8e:	4698      	mov	r8, r3
 800db90:	4606      	mov	r6, r0
 800db92:	b118      	cbz	r0, 800db9c <_vfiprintf_r+0x18>
 800db94:	6a03      	ldr	r3, [r0, #32]
 800db96:	b90b      	cbnz	r3, 800db9c <_vfiprintf_r+0x18>
 800db98:	f7fe f956 	bl	800be48 <__sinit>
 800db9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800db9e:	07d9      	lsls	r1, r3, #31
 800dba0:	d405      	bmi.n	800dbae <_vfiprintf_r+0x2a>
 800dba2:	89ab      	ldrh	r3, [r5, #12]
 800dba4:	059a      	lsls	r2, r3, #22
 800dba6:	d402      	bmi.n	800dbae <_vfiprintf_r+0x2a>
 800dba8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dbaa:	f7fe fb36 	bl	800c21a <__retarget_lock_acquire_recursive>
 800dbae:	89ab      	ldrh	r3, [r5, #12]
 800dbb0:	071b      	lsls	r3, r3, #28
 800dbb2:	d501      	bpl.n	800dbb8 <_vfiprintf_r+0x34>
 800dbb4:	692b      	ldr	r3, [r5, #16]
 800dbb6:	b99b      	cbnz	r3, 800dbe0 <_vfiprintf_r+0x5c>
 800dbb8:	4629      	mov	r1, r5
 800dbba:	4630      	mov	r0, r6
 800dbbc:	f7fe fa5a 	bl	800c074 <__swsetup_r>
 800dbc0:	b170      	cbz	r0, 800dbe0 <_vfiprintf_r+0x5c>
 800dbc2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dbc4:	07dc      	lsls	r4, r3, #31
 800dbc6:	d504      	bpl.n	800dbd2 <_vfiprintf_r+0x4e>
 800dbc8:	f04f 30ff 	mov.w	r0, #4294967295
 800dbcc:	b01d      	add	sp, #116	@ 0x74
 800dbce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbd2:	89ab      	ldrh	r3, [r5, #12]
 800dbd4:	0598      	lsls	r0, r3, #22
 800dbd6:	d4f7      	bmi.n	800dbc8 <_vfiprintf_r+0x44>
 800dbd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dbda:	f7fe fb1f 	bl	800c21c <__retarget_lock_release_recursive>
 800dbde:	e7f3      	b.n	800dbc8 <_vfiprintf_r+0x44>
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	9309      	str	r3, [sp, #36]	@ 0x24
 800dbe4:	2320      	movs	r3, #32
 800dbe6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dbea:	f8cd 800c 	str.w	r8, [sp, #12]
 800dbee:	2330      	movs	r3, #48	@ 0x30
 800dbf0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800dda0 <_vfiprintf_r+0x21c>
 800dbf4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dbf8:	f04f 0901 	mov.w	r9, #1
 800dbfc:	4623      	mov	r3, r4
 800dbfe:	469a      	mov	sl, r3
 800dc00:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dc04:	b10a      	cbz	r2, 800dc0a <_vfiprintf_r+0x86>
 800dc06:	2a25      	cmp	r2, #37	@ 0x25
 800dc08:	d1f9      	bne.n	800dbfe <_vfiprintf_r+0x7a>
 800dc0a:	ebba 0b04 	subs.w	fp, sl, r4
 800dc0e:	d00b      	beq.n	800dc28 <_vfiprintf_r+0xa4>
 800dc10:	465b      	mov	r3, fp
 800dc12:	4622      	mov	r2, r4
 800dc14:	4629      	mov	r1, r5
 800dc16:	4630      	mov	r0, r6
 800dc18:	f7ff ffa2 	bl	800db60 <__sfputs_r>
 800dc1c:	3001      	adds	r0, #1
 800dc1e:	f000 80a7 	beq.w	800dd70 <_vfiprintf_r+0x1ec>
 800dc22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc24:	445a      	add	r2, fp
 800dc26:	9209      	str	r2, [sp, #36]	@ 0x24
 800dc28:	f89a 3000 	ldrb.w	r3, [sl]
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	f000 809f 	beq.w	800dd70 <_vfiprintf_r+0x1ec>
 800dc32:	2300      	movs	r3, #0
 800dc34:	f04f 32ff 	mov.w	r2, #4294967295
 800dc38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dc3c:	f10a 0a01 	add.w	sl, sl, #1
 800dc40:	9304      	str	r3, [sp, #16]
 800dc42:	9307      	str	r3, [sp, #28]
 800dc44:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dc48:	931a      	str	r3, [sp, #104]	@ 0x68
 800dc4a:	4654      	mov	r4, sl
 800dc4c:	2205      	movs	r2, #5
 800dc4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc52:	4853      	ldr	r0, [pc, #332]	@ (800dda0 <_vfiprintf_r+0x21c>)
 800dc54:	f7f2 fac4 	bl	80001e0 <memchr>
 800dc58:	9a04      	ldr	r2, [sp, #16]
 800dc5a:	b9d8      	cbnz	r0, 800dc94 <_vfiprintf_r+0x110>
 800dc5c:	06d1      	lsls	r1, r2, #27
 800dc5e:	bf44      	itt	mi
 800dc60:	2320      	movmi	r3, #32
 800dc62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dc66:	0713      	lsls	r3, r2, #28
 800dc68:	bf44      	itt	mi
 800dc6a:	232b      	movmi	r3, #43	@ 0x2b
 800dc6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dc70:	f89a 3000 	ldrb.w	r3, [sl]
 800dc74:	2b2a      	cmp	r3, #42	@ 0x2a
 800dc76:	d015      	beq.n	800dca4 <_vfiprintf_r+0x120>
 800dc78:	9a07      	ldr	r2, [sp, #28]
 800dc7a:	4654      	mov	r4, sl
 800dc7c:	2000      	movs	r0, #0
 800dc7e:	f04f 0c0a 	mov.w	ip, #10
 800dc82:	4621      	mov	r1, r4
 800dc84:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dc88:	3b30      	subs	r3, #48	@ 0x30
 800dc8a:	2b09      	cmp	r3, #9
 800dc8c:	d94b      	bls.n	800dd26 <_vfiprintf_r+0x1a2>
 800dc8e:	b1b0      	cbz	r0, 800dcbe <_vfiprintf_r+0x13a>
 800dc90:	9207      	str	r2, [sp, #28]
 800dc92:	e014      	b.n	800dcbe <_vfiprintf_r+0x13a>
 800dc94:	eba0 0308 	sub.w	r3, r0, r8
 800dc98:	fa09 f303 	lsl.w	r3, r9, r3
 800dc9c:	4313      	orrs	r3, r2
 800dc9e:	9304      	str	r3, [sp, #16]
 800dca0:	46a2      	mov	sl, r4
 800dca2:	e7d2      	b.n	800dc4a <_vfiprintf_r+0xc6>
 800dca4:	9b03      	ldr	r3, [sp, #12]
 800dca6:	1d19      	adds	r1, r3, #4
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	9103      	str	r1, [sp, #12]
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	bfbb      	ittet	lt
 800dcb0:	425b      	neglt	r3, r3
 800dcb2:	f042 0202 	orrlt.w	r2, r2, #2
 800dcb6:	9307      	strge	r3, [sp, #28]
 800dcb8:	9307      	strlt	r3, [sp, #28]
 800dcba:	bfb8      	it	lt
 800dcbc:	9204      	strlt	r2, [sp, #16]
 800dcbe:	7823      	ldrb	r3, [r4, #0]
 800dcc0:	2b2e      	cmp	r3, #46	@ 0x2e
 800dcc2:	d10a      	bne.n	800dcda <_vfiprintf_r+0x156>
 800dcc4:	7863      	ldrb	r3, [r4, #1]
 800dcc6:	2b2a      	cmp	r3, #42	@ 0x2a
 800dcc8:	d132      	bne.n	800dd30 <_vfiprintf_r+0x1ac>
 800dcca:	9b03      	ldr	r3, [sp, #12]
 800dccc:	1d1a      	adds	r2, r3, #4
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	9203      	str	r2, [sp, #12]
 800dcd2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dcd6:	3402      	adds	r4, #2
 800dcd8:	9305      	str	r3, [sp, #20]
 800dcda:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ddb0 <_vfiprintf_r+0x22c>
 800dcde:	7821      	ldrb	r1, [r4, #0]
 800dce0:	2203      	movs	r2, #3
 800dce2:	4650      	mov	r0, sl
 800dce4:	f7f2 fa7c 	bl	80001e0 <memchr>
 800dce8:	b138      	cbz	r0, 800dcfa <_vfiprintf_r+0x176>
 800dcea:	9b04      	ldr	r3, [sp, #16]
 800dcec:	eba0 000a 	sub.w	r0, r0, sl
 800dcf0:	2240      	movs	r2, #64	@ 0x40
 800dcf2:	4082      	lsls	r2, r0
 800dcf4:	4313      	orrs	r3, r2
 800dcf6:	3401      	adds	r4, #1
 800dcf8:	9304      	str	r3, [sp, #16]
 800dcfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcfe:	4829      	ldr	r0, [pc, #164]	@ (800dda4 <_vfiprintf_r+0x220>)
 800dd00:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dd04:	2206      	movs	r2, #6
 800dd06:	f7f2 fa6b 	bl	80001e0 <memchr>
 800dd0a:	2800      	cmp	r0, #0
 800dd0c:	d03f      	beq.n	800dd8e <_vfiprintf_r+0x20a>
 800dd0e:	4b26      	ldr	r3, [pc, #152]	@ (800dda8 <_vfiprintf_r+0x224>)
 800dd10:	bb1b      	cbnz	r3, 800dd5a <_vfiprintf_r+0x1d6>
 800dd12:	9b03      	ldr	r3, [sp, #12]
 800dd14:	3307      	adds	r3, #7
 800dd16:	f023 0307 	bic.w	r3, r3, #7
 800dd1a:	3308      	adds	r3, #8
 800dd1c:	9303      	str	r3, [sp, #12]
 800dd1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd20:	443b      	add	r3, r7
 800dd22:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd24:	e76a      	b.n	800dbfc <_vfiprintf_r+0x78>
 800dd26:	fb0c 3202 	mla	r2, ip, r2, r3
 800dd2a:	460c      	mov	r4, r1
 800dd2c:	2001      	movs	r0, #1
 800dd2e:	e7a8      	b.n	800dc82 <_vfiprintf_r+0xfe>
 800dd30:	2300      	movs	r3, #0
 800dd32:	3401      	adds	r4, #1
 800dd34:	9305      	str	r3, [sp, #20]
 800dd36:	4619      	mov	r1, r3
 800dd38:	f04f 0c0a 	mov.w	ip, #10
 800dd3c:	4620      	mov	r0, r4
 800dd3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd42:	3a30      	subs	r2, #48	@ 0x30
 800dd44:	2a09      	cmp	r2, #9
 800dd46:	d903      	bls.n	800dd50 <_vfiprintf_r+0x1cc>
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d0c6      	beq.n	800dcda <_vfiprintf_r+0x156>
 800dd4c:	9105      	str	r1, [sp, #20]
 800dd4e:	e7c4      	b.n	800dcda <_vfiprintf_r+0x156>
 800dd50:	fb0c 2101 	mla	r1, ip, r1, r2
 800dd54:	4604      	mov	r4, r0
 800dd56:	2301      	movs	r3, #1
 800dd58:	e7f0      	b.n	800dd3c <_vfiprintf_r+0x1b8>
 800dd5a:	ab03      	add	r3, sp, #12
 800dd5c:	9300      	str	r3, [sp, #0]
 800dd5e:	462a      	mov	r2, r5
 800dd60:	4b12      	ldr	r3, [pc, #72]	@ (800ddac <_vfiprintf_r+0x228>)
 800dd62:	a904      	add	r1, sp, #16
 800dd64:	4630      	mov	r0, r6
 800dd66:	f7fd fc2b 	bl	800b5c0 <_printf_float>
 800dd6a:	4607      	mov	r7, r0
 800dd6c:	1c78      	adds	r0, r7, #1
 800dd6e:	d1d6      	bne.n	800dd1e <_vfiprintf_r+0x19a>
 800dd70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dd72:	07d9      	lsls	r1, r3, #31
 800dd74:	d405      	bmi.n	800dd82 <_vfiprintf_r+0x1fe>
 800dd76:	89ab      	ldrh	r3, [r5, #12]
 800dd78:	059a      	lsls	r2, r3, #22
 800dd7a:	d402      	bmi.n	800dd82 <_vfiprintf_r+0x1fe>
 800dd7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dd7e:	f7fe fa4d 	bl	800c21c <__retarget_lock_release_recursive>
 800dd82:	89ab      	ldrh	r3, [r5, #12]
 800dd84:	065b      	lsls	r3, r3, #25
 800dd86:	f53f af1f 	bmi.w	800dbc8 <_vfiprintf_r+0x44>
 800dd8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dd8c:	e71e      	b.n	800dbcc <_vfiprintf_r+0x48>
 800dd8e:	ab03      	add	r3, sp, #12
 800dd90:	9300      	str	r3, [sp, #0]
 800dd92:	462a      	mov	r2, r5
 800dd94:	4b05      	ldr	r3, [pc, #20]	@ (800ddac <_vfiprintf_r+0x228>)
 800dd96:	a904      	add	r1, sp, #16
 800dd98:	4630      	mov	r0, r6
 800dd9a:	f7fd fea9 	bl	800baf0 <_printf_i>
 800dd9e:	e7e4      	b.n	800dd6a <_vfiprintf_r+0x1e6>
 800dda0:	0800eca7 	.word	0x0800eca7
 800dda4:	0800ecb1 	.word	0x0800ecb1
 800dda8:	0800b5c1 	.word	0x0800b5c1
 800ddac:	0800db61 	.word	0x0800db61
 800ddb0:	0800ecad 	.word	0x0800ecad

0800ddb4 <_raise_r>:
 800ddb4:	291f      	cmp	r1, #31
 800ddb6:	b538      	push	{r3, r4, r5, lr}
 800ddb8:	4605      	mov	r5, r0
 800ddba:	460c      	mov	r4, r1
 800ddbc:	d904      	bls.n	800ddc8 <_raise_r+0x14>
 800ddbe:	2316      	movs	r3, #22
 800ddc0:	6003      	str	r3, [r0, #0]
 800ddc2:	f04f 30ff 	mov.w	r0, #4294967295
 800ddc6:	bd38      	pop	{r3, r4, r5, pc}
 800ddc8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ddca:	b112      	cbz	r2, 800ddd2 <_raise_r+0x1e>
 800ddcc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ddd0:	b94b      	cbnz	r3, 800dde6 <_raise_r+0x32>
 800ddd2:	4628      	mov	r0, r5
 800ddd4:	f000 f830 	bl	800de38 <_getpid_r>
 800ddd8:	4622      	mov	r2, r4
 800ddda:	4601      	mov	r1, r0
 800dddc:	4628      	mov	r0, r5
 800ddde:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dde2:	f000 b817 	b.w	800de14 <_kill_r>
 800dde6:	2b01      	cmp	r3, #1
 800dde8:	d00a      	beq.n	800de00 <_raise_r+0x4c>
 800ddea:	1c59      	adds	r1, r3, #1
 800ddec:	d103      	bne.n	800ddf6 <_raise_r+0x42>
 800ddee:	2316      	movs	r3, #22
 800ddf0:	6003      	str	r3, [r0, #0]
 800ddf2:	2001      	movs	r0, #1
 800ddf4:	e7e7      	b.n	800ddc6 <_raise_r+0x12>
 800ddf6:	2100      	movs	r1, #0
 800ddf8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ddfc:	4620      	mov	r0, r4
 800ddfe:	4798      	blx	r3
 800de00:	2000      	movs	r0, #0
 800de02:	e7e0      	b.n	800ddc6 <_raise_r+0x12>

0800de04 <raise>:
 800de04:	4b02      	ldr	r3, [pc, #8]	@ (800de10 <raise+0xc>)
 800de06:	4601      	mov	r1, r0
 800de08:	6818      	ldr	r0, [r3, #0]
 800de0a:	f7ff bfd3 	b.w	800ddb4 <_raise_r>
 800de0e:	bf00      	nop
 800de10:	20000118 	.word	0x20000118

0800de14 <_kill_r>:
 800de14:	b538      	push	{r3, r4, r5, lr}
 800de16:	4d07      	ldr	r5, [pc, #28]	@ (800de34 <_kill_r+0x20>)
 800de18:	2300      	movs	r3, #0
 800de1a:	4604      	mov	r4, r0
 800de1c:	4608      	mov	r0, r1
 800de1e:	4611      	mov	r1, r2
 800de20:	602b      	str	r3, [r5, #0]
 800de22:	f7f4 fb33 	bl	800248c <_kill>
 800de26:	1c43      	adds	r3, r0, #1
 800de28:	d102      	bne.n	800de30 <_kill_r+0x1c>
 800de2a:	682b      	ldr	r3, [r5, #0]
 800de2c:	b103      	cbz	r3, 800de30 <_kill_r+0x1c>
 800de2e:	6023      	str	r3, [r4, #0]
 800de30:	bd38      	pop	{r3, r4, r5, pc}
 800de32:	bf00      	nop
 800de34:	20001134 	.word	0x20001134

0800de38 <_getpid_r>:
 800de38:	f7f4 bb20 	b.w	800247c <_getpid>

0800de3c <sinf>:
 800de3c:	ee10 3a10 	vmov	r3, s0
 800de40:	b507      	push	{r0, r1, r2, lr}
 800de42:	4a1f      	ldr	r2, [pc, #124]	@ (800dec0 <sinf+0x84>)
 800de44:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800de48:	4293      	cmp	r3, r2
 800de4a:	d807      	bhi.n	800de5c <sinf+0x20>
 800de4c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800dec4 <sinf+0x88>
 800de50:	2000      	movs	r0, #0
 800de52:	b003      	add	sp, #12
 800de54:	f85d eb04 	ldr.w	lr, [sp], #4
 800de58:	f000 b88e 	b.w	800df78 <__kernel_sinf>
 800de5c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800de60:	d304      	bcc.n	800de6c <sinf+0x30>
 800de62:	ee30 0a40 	vsub.f32	s0, s0, s0
 800de66:	b003      	add	sp, #12
 800de68:	f85d fb04 	ldr.w	pc, [sp], #4
 800de6c:	4668      	mov	r0, sp
 800de6e:	f000 f8cb 	bl	800e008 <__ieee754_rem_pio2f>
 800de72:	f000 0003 	and.w	r0, r0, #3
 800de76:	2801      	cmp	r0, #1
 800de78:	d00a      	beq.n	800de90 <sinf+0x54>
 800de7a:	2802      	cmp	r0, #2
 800de7c:	d00f      	beq.n	800de9e <sinf+0x62>
 800de7e:	b9c0      	cbnz	r0, 800deb2 <sinf+0x76>
 800de80:	eddd 0a01 	vldr	s1, [sp, #4]
 800de84:	ed9d 0a00 	vldr	s0, [sp]
 800de88:	2001      	movs	r0, #1
 800de8a:	f000 f875 	bl	800df78 <__kernel_sinf>
 800de8e:	e7ea      	b.n	800de66 <sinf+0x2a>
 800de90:	eddd 0a01 	vldr	s1, [sp, #4]
 800de94:	ed9d 0a00 	vldr	s0, [sp]
 800de98:	f000 f816 	bl	800dec8 <__kernel_cosf>
 800de9c:	e7e3      	b.n	800de66 <sinf+0x2a>
 800de9e:	eddd 0a01 	vldr	s1, [sp, #4]
 800dea2:	ed9d 0a00 	vldr	s0, [sp]
 800dea6:	2001      	movs	r0, #1
 800dea8:	f000 f866 	bl	800df78 <__kernel_sinf>
 800deac:	eeb1 0a40 	vneg.f32	s0, s0
 800deb0:	e7d9      	b.n	800de66 <sinf+0x2a>
 800deb2:	eddd 0a01 	vldr	s1, [sp, #4]
 800deb6:	ed9d 0a00 	vldr	s0, [sp]
 800deba:	f000 f805 	bl	800dec8 <__kernel_cosf>
 800debe:	e7f5      	b.n	800deac <sinf+0x70>
 800dec0:	3f490fd8 	.word	0x3f490fd8
 800dec4:	00000000 	.word	0x00000000

0800dec8 <__kernel_cosf>:
 800dec8:	ee10 3a10 	vmov	r3, s0
 800decc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ded0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800ded4:	eef0 6a40 	vmov.f32	s13, s0
 800ded8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800dedc:	d204      	bcs.n	800dee8 <__kernel_cosf+0x20>
 800dede:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800dee2:	ee17 2a90 	vmov	r2, s15
 800dee6:	b342      	cbz	r2, 800df3a <__kernel_cosf+0x72>
 800dee8:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800deec:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800df58 <__kernel_cosf+0x90>
 800def0:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800df5c <__kernel_cosf+0x94>
 800def4:	4a1a      	ldr	r2, [pc, #104]	@ (800df60 <__kernel_cosf+0x98>)
 800def6:	eea7 6a27 	vfma.f32	s12, s14, s15
 800defa:	4293      	cmp	r3, r2
 800defc:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800df64 <__kernel_cosf+0x9c>
 800df00:	eee6 7a07 	vfma.f32	s15, s12, s14
 800df04:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800df68 <__kernel_cosf+0xa0>
 800df08:	eea7 6a87 	vfma.f32	s12, s15, s14
 800df0c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800df6c <__kernel_cosf+0xa4>
 800df10:	eee6 7a07 	vfma.f32	s15, s12, s14
 800df14:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800df70 <__kernel_cosf+0xa8>
 800df18:	eea7 6a87 	vfma.f32	s12, s15, s14
 800df1c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800df20:	ee26 6a07 	vmul.f32	s12, s12, s14
 800df24:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800df28:	eee7 0a06 	vfma.f32	s1, s14, s12
 800df2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df30:	d804      	bhi.n	800df3c <__kernel_cosf+0x74>
 800df32:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800df36:	ee30 0a67 	vsub.f32	s0, s0, s15
 800df3a:	4770      	bx	lr
 800df3c:	4a0d      	ldr	r2, [pc, #52]	@ (800df74 <__kernel_cosf+0xac>)
 800df3e:	4293      	cmp	r3, r2
 800df40:	bf9a      	itte	ls
 800df42:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800df46:	ee07 3a10 	vmovls	s14, r3
 800df4a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800df4e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800df52:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800df56:	e7ec      	b.n	800df32 <__kernel_cosf+0x6a>
 800df58:	ad47d74e 	.word	0xad47d74e
 800df5c:	310f74f6 	.word	0x310f74f6
 800df60:	3e999999 	.word	0x3e999999
 800df64:	b493f27c 	.word	0xb493f27c
 800df68:	37d00d01 	.word	0x37d00d01
 800df6c:	bab60b61 	.word	0xbab60b61
 800df70:	3d2aaaab 	.word	0x3d2aaaab
 800df74:	3f480000 	.word	0x3f480000

0800df78 <__kernel_sinf>:
 800df78:	ee10 3a10 	vmov	r3, s0
 800df7c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800df80:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800df84:	d204      	bcs.n	800df90 <__kernel_sinf+0x18>
 800df86:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800df8a:	ee17 3a90 	vmov	r3, s15
 800df8e:	b35b      	cbz	r3, 800dfe8 <__kernel_sinf+0x70>
 800df90:	ee20 7a00 	vmul.f32	s14, s0, s0
 800df94:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800dfec <__kernel_sinf+0x74>
 800df98:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800dff0 <__kernel_sinf+0x78>
 800df9c:	eea7 6a27 	vfma.f32	s12, s14, s15
 800dfa0:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800dff4 <__kernel_sinf+0x7c>
 800dfa4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800dfa8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800dff8 <__kernel_sinf+0x80>
 800dfac:	eea7 6a87 	vfma.f32	s12, s15, s14
 800dfb0:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800dffc <__kernel_sinf+0x84>
 800dfb4:	ee60 6a07 	vmul.f32	s13, s0, s14
 800dfb8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800dfbc:	b930      	cbnz	r0, 800dfcc <__kernel_sinf+0x54>
 800dfbe:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800e000 <__kernel_sinf+0x88>
 800dfc2:	eea7 6a27 	vfma.f32	s12, s14, s15
 800dfc6:	eea6 0a26 	vfma.f32	s0, s12, s13
 800dfca:	4770      	bx	lr
 800dfcc:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800dfd0:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800dfd4:	eee0 7a86 	vfma.f32	s15, s1, s12
 800dfd8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800dfdc:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800e004 <__kernel_sinf+0x8c>
 800dfe0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800dfe4:	ee30 0a60 	vsub.f32	s0, s0, s1
 800dfe8:	4770      	bx	lr
 800dfea:	bf00      	nop
 800dfec:	2f2ec9d3 	.word	0x2f2ec9d3
 800dff0:	b2d72f34 	.word	0xb2d72f34
 800dff4:	3638ef1b 	.word	0x3638ef1b
 800dff8:	b9500d01 	.word	0xb9500d01
 800dffc:	3c088889 	.word	0x3c088889
 800e000:	be2aaaab 	.word	0xbe2aaaab
 800e004:	3e2aaaab 	.word	0x3e2aaaab

0800e008 <__ieee754_rem_pio2f>:
 800e008:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e00a:	ee10 6a10 	vmov	r6, s0
 800e00e:	4b88      	ldr	r3, [pc, #544]	@ (800e230 <__ieee754_rem_pio2f+0x228>)
 800e010:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800e014:	429d      	cmp	r5, r3
 800e016:	b087      	sub	sp, #28
 800e018:	4604      	mov	r4, r0
 800e01a:	d805      	bhi.n	800e028 <__ieee754_rem_pio2f+0x20>
 800e01c:	2300      	movs	r3, #0
 800e01e:	ed80 0a00 	vstr	s0, [r0]
 800e022:	6043      	str	r3, [r0, #4]
 800e024:	2000      	movs	r0, #0
 800e026:	e022      	b.n	800e06e <__ieee754_rem_pio2f+0x66>
 800e028:	4b82      	ldr	r3, [pc, #520]	@ (800e234 <__ieee754_rem_pio2f+0x22c>)
 800e02a:	429d      	cmp	r5, r3
 800e02c:	d83a      	bhi.n	800e0a4 <__ieee754_rem_pio2f+0x9c>
 800e02e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800e032:	2e00      	cmp	r6, #0
 800e034:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800e238 <__ieee754_rem_pio2f+0x230>
 800e038:	4a80      	ldr	r2, [pc, #512]	@ (800e23c <__ieee754_rem_pio2f+0x234>)
 800e03a:	f023 030f 	bic.w	r3, r3, #15
 800e03e:	dd18      	ble.n	800e072 <__ieee754_rem_pio2f+0x6a>
 800e040:	4293      	cmp	r3, r2
 800e042:	ee70 7a47 	vsub.f32	s15, s0, s14
 800e046:	bf09      	itett	eq
 800e048:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800e240 <__ieee754_rem_pio2f+0x238>
 800e04c:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800e244 <__ieee754_rem_pio2f+0x23c>
 800e050:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800e248 <__ieee754_rem_pio2f+0x240>
 800e054:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800e058:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800e05c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e060:	ed80 7a00 	vstr	s14, [r0]
 800e064:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e068:	edc0 7a01 	vstr	s15, [r0, #4]
 800e06c:	2001      	movs	r0, #1
 800e06e:	b007      	add	sp, #28
 800e070:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e072:	4293      	cmp	r3, r2
 800e074:	ee70 7a07 	vadd.f32	s15, s0, s14
 800e078:	bf09      	itett	eq
 800e07a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800e240 <__ieee754_rem_pio2f+0x238>
 800e07e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800e244 <__ieee754_rem_pio2f+0x23c>
 800e082:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800e248 <__ieee754_rem_pio2f+0x240>
 800e086:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800e08a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e08e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e092:	ed80 7a00 	vstr	s14, [r0]
 800e096:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e09a:	edc0 7a01 	vstr	s15, [r0, #4]
 800e09e:	f04f 30ff 	mov.w	r0, #4294967295
 800e0a2:	e7e4      	b.n	800e06e <__ieee754_rem_pio2f+0x66>
 800e0a4:	4b69      	ldr	r3, [pc, #420]	@ (800e24c <__ieee754_rem_pio2f+0x244>)
 800e0a6:	429d      	cmp	r5, r3
 800e0a8:	d873      	bhi.n	800e192 <__ieee754_rem_pio2f+0x18a>
 800e0aa:	f000 f8dd 	bl	800e268 <fabsf>
 800e0ae:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800e250 <__ieee754_rem_pio2f+0x248>
 800e0b2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e0b6:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e0ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e0be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e0c2:	ee17 0a90 	vmov	r0, s15
 800e0c6:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800e238 <__ieee754_rem_pio2f+0x230>
 800e0ca:	eea7 0a67 	vfms.f32	s0, s14, s15
 800e0ce:	281f      	cmp	r0, #31
 800e0d0:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800e244 <__ieee754_rem_pio2f+0x23c>
 800e0d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e0d8:	eeb1 6a47 	vneg.f32	s12, s14
 800e0dc:	ee70 6a67 	vsub.f32	s13, s0, s15
 800e0e0:	ee16 1a90 	vmov	r1, s13
 800e0e4:	dc09      	bgt.n	800e0fa <__ieee754_rem_pio2f+0xf2>
 800e0e6:	4a5b      	ldr	r2, [pc, #364]	@ (800e254 <__ieee754_rem_pio2f+0x24c>)
 800e0e8:	1e47      	subs	r7, r0, #1
 800e0ea:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800e0ee:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800e0f2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800e0f6:	4293      	cmp	r3, r2
 800e0f8:	d107      	bne.n	800e10a <__ieee754_rem_pio2f+0x102>
 800e0fa:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800e0fe:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800e102:	2a08      	cmp	r2, #8
 800e104:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800e108:	dc14      	bgt.n	800e134 <__ieee754_rem_pio2f+0x12c>
 800e10a:	6021      	str	r1, [r4, #0]
 800e10c:	ed94 7a00 	vldr	s14, [r4]
 800e110:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e114:	2e00      	cmp	r6, #0
 800e116:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e11a:	ed84 0a01 	vstr	s0, [r4, #4]
 800e11e:	daa6      	bge.n	800e06e <__ieee754_rem_pio2f+0x66>
 800e120:	eeb1 7a47 	vneg.f32	s14, s14
 800e124:	eeb1 0a40 	vneg.f32	s0, s0
 800e128:	ed84 7a00 	vstr	s14, [r4]
 800e12c:	ed84 0a01 	vstr	s0, [r4, #4]
 800e130:	4240      	negs	r0, r0
 800e132:	e79c      	b.n	800e06e <__ieee754_rem_pio2f+0x66>
 800e134:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800e240 <__ieee754_rem_pio2f+0x238>
 800e138:	eef0 6a40 	vmov.f32	s13, s0
 800e13c:	eee6 6a25 	vfma.f32	s13, s12, s11
 800e140:	ee70 7a66 	vsub.f32	s15, s0, s13
 800e144:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e148:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800e248 <__ieee754_rem_pio2f+0x240>
 800e14c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800e150:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800e154:	ee15 2a90 	vmov	r2, s11
 800e158:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800e15c:	1a5b      	subs	r3, r3, r1
 800e15e:	2b19      	cmp	r3, #25
 800e160:	dc04      	bgt.n	800e16c <__ieee754_rem_pio2f+0x164>
 800e162:	edc4 5a00 	vstr	s11, [r4]
 800e166:	eeb0 0a66 	vmov.f32	s0, s13
 800e16a:	e7cf      	b.n	800e10c <__ieee754_rem_pio2f+0x104>
 800e16c:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800e258 <__ieee754_rem_pio2f+0x250>
 800e170:	eeb0 0a66 	vmov.f32	s0, s13
 800e174:	eea6 0a25 	vfma.f32	s0, s12, s11
 800e178:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800e17c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800e25c <__ieee754_rem_pio2f+0x254>
 800e180:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e184:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800e188:	ee30 7a67 	vsub.f32	s14, s0, s15
 800e18c:	ed84 7a00 	vstr	s14, [r4]
 800e190:	e7bc      	b.n	800e10c <__ieee754_rem_pio2f+0x104>
 800e192:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800e196:	d306      	bcc.n	800e1a6 <__ieee754_rem_pio2f+0x19e>
 800e198:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e19c:	edc0 7a01 	vstr	s15, [r0, #4]
 800e1a0:	edc0 7a00 	vstr	s15, [r0]
 800e1a4:	e73e      	b.n	800e024 <__ieee754_rem_pio2f+0x1c>
 800e1a6:	15ea      	asrs	r2, r5, #23
 800e1a8:	3a86      	subs	r2, #134	@ 0x86
 800e1aa:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800e1ae:	ee07 3a90 	vmov	s15, r3
 800e1b2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e1b6:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800e260 <__ieee754_rem_pio2f+0x258>
 800e1ba:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e1be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e1c2:	ed8d 7a03 	vstr	s14, [sp, #12]
 800e1c6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e1ca:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e1ce:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e1d2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e1d6:	ed8d 7a04 	vstr	s14, [sp, #16]
 800e1da:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e1de:	eef5 7a40 	vcmp.f32	s15, #0.0
 800e1e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1e6:	edcd 7a05 	vstr	s15, [sp, #20]
 800e1ea:	d11e      	bne.n	800e22a <__ieee754_rem_pio2f+0x222>
 800e1ec:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e1f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1f4:	bf0c      	ite	eq
 800e1f6:	2301      	moveq	r3, #1
 800e1f8:	2302      	movne	r3, #2
 800e1fa:	491a      	ldr	r1, [pc, #104]	@ (800e264 <__ieee754_rem_pio2f+0x25c>)
 800e1fc:	9101      	str	r1, [sp, #4]
 800e1fe:	2102      	movs	r1, #2
 800e200:	9100      	str	r1, [sp, #0]
 800e202:	a803      	add	r0, sp, #12
 800e204:	4621      	mov	r1, r4
 800e206:	f000 f837 	bl	800e278 <__kernel_rem_pio2f>
 800e20a:	2e00      	cmp	r6, #0
 800e20c:	f6bf af2f 	bge.w	800e06e <__ieee754_rem_pio2f+0x66>
 800e210:	edd4 7a00 	vldr	s15, [r4]
 800e214:	eef1 7a67 	vneg.f32	s15, s15
 800e218:	edc4 7a00 	vstr	s15, [r4]
 800e21c:	edd4 7a01 	vldr	s15, [r4, #4]
 800e220:	eef1 7a67 	vneg.f32	s15, s15
 800e224:	edc4 7a01 	vstr	s15, [r4, #4]
 800e228:	e782      	b.n	800e130 <__ieee754_rem_pio2f+0x128>
 800e22a:	2303      	movs	r3, #3
 800e22c:	e7e5      	b.n	800e1fa <__ieee754_rem_pio2f+0x1f2>
 800e22e:	bf00      	nop
 800e230:	3f490fd8 	.word	0x3f490fd8
 800e234:	4016cbe3 	.word	0x4016cbe3
 800e238:	3fc90f80 	.word	0x3fc90f80
 800e23c:	3fc90fd0 	.word	0x3fc90fd0
 800e240:	37354400 	.word	0x37354400
 800e244:	37354443 	.word	0x37354443
 800e248:	2e85a308 	.word	0x2e85a308
 800e24c:	43490f80 	.word	0x43490f80
 800e250:	3f22f984 	.word	0x3f22f984
 800e254:	0800ecb8 	.word	0x0800ecb8
 800e258:	2e85a300 	.word	0x2e85a300
 800e25c:	248d3132 	.word	0x248d3132
 800e260:	43800000 	.word	0x43800000
 800e264:	0800ed38 	.word	0x0800ed38

0800e268 <fabsf>:
 800e268:	ee10 3a10 	vmov	r3, s0
 800e26c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e270:	ee00 3a10 	vmov	s0, r3
 800e274:	4770      	bx	lr
	...

0800e278 <__kernel_rem_pio2f>:
 800e278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e27c:	ed2d 8b04 	vpush	{d8-d9}
 800e280:	b0d9      	sub	sp, #356	@ 0x164
 800e282:	4690      	mov	r8, r2
 800e284:	9001      	str	r0, [sp, #4]
 800e286:	4ab9      	ldr	r2, [pc, #740]	@ (800e56c <__kernel_rem_pio2f+0x2f4>)
 800e288:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800e28a:	f118 0f04 	cmn.w	r8, #4
 800e28e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800e292:	460f      	mov	r7, r1
 800e294:	f103 3bff 	add.w	fp, r3, #4294967295
 800e298:	db27      	blt.n	800e2ea <__kernel_rem_pio2f+0x72>
 800e29a:	f1b8 0203 	subs.w	r2, r8, #3
 800e29e:	bf48      	it	mi
 800e2a0:	f108 0204 	addmi.w	r2, r8, #4
 800e2a4:	10d2      	asrs	r2, r2, #3
 800e2a6:	1c55      	adds	r5, r2, #1
 800e2a8:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800e2aa:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 800e57c <__kernel_rem_pio2f+0x304>
 800e2ae:	00e8      	lsls	r0, r5, #3
 800e2b0:	eba2 060b 	sub.w	r6, r2, fp
 800e2b4:	9002      	str	r0, [sp, #8]
 800e2b6:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800e2ba:	eb0a 0c0b 	add.w	ip, sl, fp
 800e2be:	ac1c      	add	r4, sp, #112	@ 0x70
 800e2c0:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800e2c4:	2000      	movs	r0, #0
 800e2c6:	4560      	cmp	r0, ip
 800e2c8:	dd11      	ble.n	800e2ee <__kernel_rem_pio2f+0x76>
 800e2ca:	a91c      	add	r1, sp, #112	@ 0x70
 800e2cc:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800e2d0:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800e2d4:	f04f 0c00 	mov.w	ip, #0
 800e2d8:	45d4      	cmp	ip, sl
 800e2da:	dc27      	bgt.n	800e32c <__kernel_rem_pio2f+0xb4>
 800e2dc:	f8dd e004 	ldr.w	lr, [sp, #4]
 800e2e0:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 800e57c <__kernel_rem_pio2f+0x304>
 800e2e4:	4606      	mov	r6, r0
 800e2e6:	2400      	movs	r4, #0
 800e2e8:	e016      	b.n	800e318 <__kernel_rem_pio2f+0xa0>
 800e2ea:	2200      	movs	r2, #0
 800e2ec:	e7db      	b.n	800e2a6 <__kernel_rem_pio2f+0x2e>
 800e2ee:	42c6      	cmn	r6, r0
 800e2f0:	bf5d      	ittte	pl
 800e2f2:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800e2f6:	ee07 1a90 	vmovpl	s15, r1
 800e2fa:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800e2fe:	eef0 7a47 	vmovmi.f32	s15, s14
 800e302:	ece4 7a01 	vstmia	r4!, {s15}
 800e306:	3001      	adds	r0, #1
 800e308:	e7dd      	b.n	800e2c6 <__kernel_rem_pio2f+0x4e>
 800e30a:	ecfe 6a01 	vldmia	lr!, {s13}
 800e30e:	ed96 7a00 	vldr	s14, [r6]
 800e312:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e316:	3401      	adds	r4, #1
 800e318:	455c      	cmp	r4, fp
 800e31a:	f1a6 0604 	sub.w	r6, r6, #4
 800e31e:	ddf4      	ble.n	800e30a <__kernel_rem_pio2f+0x92>
 800e320:	ece9 7a01 	vstmia	r9!, {s15}
 800e324:	f10c 0c01 	add.w	ip, ip, #1
 800e328:	3004      	adds	r0, #4
 800e32a:	e7d5      	b.n	800e2d8 <__kernel_rem_pio2f+0x60>
 800e32c:	a908      	add	r1, sp, #32
 800e32e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e332:	9104      	str	r1, [sp, #16]
 800e334:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800e336:	eddf 8a90 	vldr	s17, [pc, #576]	@ 800e578 <__kernel_rem_pio2f+0x300>
 800e33a:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 800e574 <__kernel_rem_pio2f+0x2fc>
 800e33e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800e342:	9203      	str	r2, [sp, #12]
 800e344:	4654      	mov	r4, sl
 800e346:	00a2      	lsls	r2, r4, #2
 800e348:	9205      	str	r2, [sp, #20]
 800e34a:	aa58      	add	r2, sp, #352	@ 0x160
 800e34c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800e350:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800e354:	a944      	add	r1, sp, #272	@ 0x110
 800e356:	aa08      	add	r2, sp, #32
 800e358:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800e35c:	4694      	mov	ip, r2
 800e35e:	4626      	mov	r6, r4
 800e360:	2e00      	cmp	r6, #0
 800e362:	f1a0 0004 	sub.w	r0, r0, #4
 800e366:	dc4c      	bgt.n	800e402 <__kernel_rem_pio2f+0x18a>
 800e368:	4628      	mov	r0, r5
 800e36a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e36e:	f000 f9f5 	bl	800e75c <scalbnf>
 800e372:	eeb0 8a40 	vmov.f32	s16, s0
 800e376:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800e37a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800e37e:	f000 fa53 	bl	800e828 <floorf>
 800e382:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800e386:	eea0 8a67 	vfms.f32	s16, s0, s15
 800e38a:	2d00      	cmp	r5, #0
 800e38c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e390:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800e394:	ee17 9a90 	vmov	r9, s15
 800e398:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e39c:	ee38 8a67 	vsub.f32	s16, s16, s15
 800e3a0:	dd41      	ble.n	800e426 <__kernel_rem_pio2f+0x1ae>
 800e3a2:	f104 3cff 	add.w	ip, r4, #4294967295
 800e3a6:	a908      	add	r1, sp, #32
 800e3a8:	f1c5 0e08 	rsb	lr, r5, #8
 800e3ac:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800e3b0:	fa46 f00e 	asr.w	r0, r6, lr
 800e3b4:	4481      	add	r9, r0
 800e3b6:	fa00 f00e 	lsl.w	r0, r0, lr
 800e3ba:	1a36      	subs	r6, r6, r0
 800e3bc:	f1c5 0007 	rsb	r0, r5, #7
 800e3c0:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800e3c4:	4106      	asrs	r6, r0
 800e3c6:	2e00      	cmp	r6, #0
 800e3c8:	dd3c      	ble.n	800e444 <__kernel_rem_pio2f+0x1cc>
 800e3ca:	f04f 0e00 	mov.w	lr, #0
 800e3ce:	f109 0901 	add.w	r9, r9, #1
 800e3d2:	4670      	mov	r0, lr
 800e3d4:	4574      	cmp	r4, lr
 800e3d6:	dc68      	bgt.n	800e4aa <__kernel_rem_pio2f+0x232>
 800e3d8:	2d00      	cmp	r5, #0
 800e3da:	dd03      	ble.n	800e3e4 <__kernel_rem_pio2f+0x16c>
 800e3dc:	2d01      	cmp	r5, #1
 800e3de:	d074      	beq.n	800e4ca <__kernel_rem_pio2f+0x252>
 800e3e0:	2d02      	cmp	r5, #2
 800e3e2:	d07d      	beq.n	800e4e0 <__kernel_rem_pio2f+0x268>
 800e3e4:	2e02      	cmp	r6, #2
 800e3e6:	d12d      	bne.n	800e444 <__kernel_rem_pio2f+0x1cc>
 800e3e8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e3ec:	ee30 8a48 	vsub.f32	s16, s0, s16
 800e3f0:	b340      	cbz	r0, 800e444 <__kernel_rem_pio2f+0x1cc>
 800e3f2:	4628      	mov	r0, r5
 800e3f4:	9306      	str	r3, [sp, #24]
 800e3f6:	f000 f9b1 	bl	800e75c <scalbnf>
 800e3fa:	9b06      	ldr	r3, [sp, #24]
 800e3fc:	ee38 8a40 	vsub.f32	s16, s16, s0
 800e400:	e020      	b.n	800e444 <__kernel_rem_pio2f+0x1cc>
 800e402:	ee60 7a28 	vmul.f32	s15, s0, s17
 800e406:	3e01      	subs	r6, #1
 800e408:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e40c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e410:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800e414:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e418:	ecac 0a01 	vstmia	ip!, {s0}
 800e41c:	ed90 0a00 	vldr	s0, [r0]
 800e420:	ee37 0a80 	vadd.f32	s0, s15, s0
 800e424:	e79c      	b.n	800e360 <__kernel_rem_pio2f+0xe8>
 800e426:	d105      	bne.n	800e434 <__kernel_rem_pio2f+0x1bc>
 800e428:	1e60      	subs	r0, r4, #1
 800e42a:	a908      	add	r1, sp, #32
 800e42c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800e430:	11f6      	asrs	r6, r6, #7
 800e432:	e7c8      	b.n	800e3c6 <__kernel_rem_pio2f+0x14e>
 800e434:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e438:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800e43c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e440:	da31      	bge.n	800e4a6 <__kernel_rem_pio2f+0x22e>
 800e442:	2600      	movs	r6, #0
 800e444:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e448:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e44c:	f040 8098 	bne.w	800e580 <__kernel_rem_pio2f+0x308>
 800e450:	1e60      	subs	r0, r4, #1
 800e452:	2200      	movs	r2, #0
 800e454:	4550      	cmp	r0, sl
 800e456:	da4b      	bge.n	800e4f0 <__kernel_rem_pio2f+0x278>
 800e458:	2a00      	cmp	r2, #0
 800e45a:	d065      	beq.n	800e528 <__kernel_rem_pio2f+0x2b0>
 800e45c:	3c01      	subs	r4, #1
 800e45e:	ab08      	add	r3, sp, #32
 800e460:	3d08      	subs	r5, #8
 800e462:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800e466:	2b00      	cmp	r3, #0
 800e468:	d0f8      	beq.n	800e45c <__kernel_rem_pio2f+0x1e4>
 800e46a:	4628      	mov	r0, r5
 800e46c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e470:	f000 f974 	bl	800e75c <scalbnf>
 800e474:	1c63      	adds	r3, r4, #1
 800e476:	aa44      	add	r2, sp, #272	@ 0x110
 800e478:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800e578 <__kernel_rem_pio2f+0x300>
 800e47c:	0099      	lsls	r1, r3, #2
 800e47e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800e482:	4623      	mov	r3, r4
 800e484:	2b00      	cmp	r3, #0
 800e486:	f280 80a9 	bge.w	800e5dc <__kernel_rem_pio2f+0x364>
 800e48a:	4623      	mov	r3, r4
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	f2c0 80c7 	blt.w	800e620 <__kernel_rem_pio2f+0x3a8>
 800e492:	aa44      	add	r2, sp, #272	@ 0x110
 800e494:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800e498:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800e570 <__kernel_rem_pio2f+0x2f8>
 800e49c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800e57c <__kernel_rem_pio2f+0x304>
 800e4a0:	2000      	movs	r0, #0
 800e4a2:	1ae2      	subs	r2, r4, r3
 800e4a4:	e0b1      	b.n	800e60a <__kernel_rem_pio2f+0x392>
 800e4a6:	2602      	movs	r6, #2
 800e4a8:	e78f      	b.n	800e3ca <__kernel_rem_pio2f+0x152>
 800e4aa:	f852 1b04 	ldr.w	r1, [r2], #4
 800e4ae:	b948      	cbnz	r0, 800e4c4 <__kernel_rem_pio2f+0x24c>
 800e4b0:	b121      	cbz	r1, 800e4bc <__kernel_rem_pio2f+0x244>
 800e4b2:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800e4b6:	f842 1c04 	str.w	r1, [r2, #-4]
 800e4ba:	2101      	movs	r1, #1
 800e4bc:	f10e 0e01 	add.w	lr, lr, #1
 800e4c0:	4608      	mov	r0, r1
 800e4c2:	e787      	b.n	800e3d4 <__kernel_rem_pio2f+0x15c>
 800e4c4:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800e4c8:	e7f5      	b.n	800e4b6 <__kernel_rem_pio2f+0x23e>
 800e4ca:	f104 3cff 	add.w	ip, r4, #4294967295
 800e4ce:	aa08      	add	r2, sp, #32
 800e4d0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800e4d4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e4d8:	a908      	add	r1, sp, #32
 800e4da:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800e4de:	e781      	b.n	800e3e4 <__kernel_rem_pio2f+0x16c>
 800e4e0:	f104 3cff 	add.w	ip, r4, #4294967295
 800e4e4:	aa08      	add	r2, sp, #32
 800e4e6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800e4ea:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800e4ee:	e7f3      	b.n	800e4d8 <__kernel_rem_pio2f+0x260>
 800e4f0:	a908      	add	r1, sp, #32
 800e4f2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800e4f6:	3801      	subs	r0, #1
 800e4f8:	430a      	orrs	r2, r1
 800e4fa:	e7ab      	b.n	800e454 <__kernel_rem_pio2f+0x1dc>
 800e4fc:	3201      	adds	r2, #1
 800e4fe:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800e502:	2e00      	cmp	r6, #0
 800e504:	d0fa      	beq.n	800e4fc <__kernel_rem_pio2f+0x284>
 800e506:	9905      	ldr	r1, [sp, #20]
 800e508:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800e50c:	eb0d 0001 	add.w	r0, sp, r1
 800e510:	18e6      	adds	r6, r4, r3
 800e512:	a91c      	add	r1, sp, #112	@ 0x70
 800e514:	f104 0c01 	add.w	ip, r4, #1
 800e518:	384c      	subs	r0, #76	@ 0x4c
 800e51a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800e51e:	4422      	add	r2, r4
 800e520:	4562      	cmp	r2, ip
 800e522:	da04      	bge.n	800e52e <__kernel_rem_pio2f+0x2b6>
 800e524:	4614      	mov	r4, r2
 800e526:	e70e      	b.n	800e346 <__kernel_rem_pio2f+0xce>
 800e528:	9804      	ldr	r0, [sp, #16]
 800e52a:	2201      	movs	r2, #1
 800e52c:	e7e7      	b.n	800e4fe <__kernel_rem_pio2f+0x286>
 800e52e:	9903      	ldr	r1, [sp, #12]
 800e530:	f8dd e004 	ldr.w	lr, [sp, #4]
 800e534:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800e538:	9105      	str	r1, [sp, #20]
 800e53a:	ee07 1a90 	vmov	s15, r1
 800e53e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e542:	2400      	movs	r4, #0
 800e544:	ece6 7a01 	vstmia	r6!, {s15}
 800e548:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800e57c <__kernel_rem_pio2f+0x304>
 800e54c:	46b1      	mov	r9, r6
 800e54e:	455c      	cmp	r4, fp
 800e550:	dd04      	ble.n	800e55c <__kernel_rem_pio2f+0x2e4>
 800e552:	ece0 7a01 	vstmia	r0!, {s15}
 800e556:	f10c 0c01 	add.w	ip, ip, #1
 800e55a:	e7e1      	b.n	800e520 <__kernel_rem_pio2f+0x2a8>
 800e55c:	ecfe 6a01 	vldmia	lr!, {s13}
 800e560:	ed39 7a01 	vldmdb	r9!, {s14}
 800e564:	3401      	adds	r4, #1
 800e566:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e56a:	e7f0      	b.n	800e54e <__kernel_rem_pio2f+0x2d6>
 800e56c:	0800f07c 	.word	0x0800f07c
 800e570:	0800f050 	.word	0x0800f050
 800e574:	43800000 	.word	0x43800000
 800e578:	3b800000 	.word	0x3b800000
 800e57c:	00000000 	.word	0x00000000
 800e580:	9b02      	ldr	r3, [sp, #8]
 800e582:	eeb0 0a48 	vmov.f32	s0, s16
 800e586:	eba3 0008 	sub.w	r0, r3, r8
 800e58a:	f000 f8e7 	bl	800e75c <scalbnf>
 800e58e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800e574 <__kernel_rem_pio2f+0x2fc>
 800e592:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800e596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e59a:	db19      	blt.n	800e5d0 <__kernel_rem_pio2f+0x358>
 800e59c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800e578 <__kernel_rem_pio2f+0x300>
 800e5a0:	ee60 7a27 	vmul.f32	s15, s0, s15
 800e5a4:	aa08      	add	r2, sp, #32
 800e5a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e5aa:	3508      	adds	r5, #8
 800e5ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e5b0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800e5b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e5b8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e5bc:	ee10 3a10 	vmov	r3, s0
 800e5c0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800e5c4:	ee17 3a90 	vmov	r3, s15
 800e5c8:	3401      	adds	r4, #1
 800e5ca:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800e5ce:	e74c      	b.n	800e46a <__kernel_rem_pio2f+0x1f2>
 800e5d0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e5d4:	aa08      	add	r2, sp, #32
 800e5d6:	ee10 3a10 	vmov	r3, s0
 800e5da:	e7f6      	b.n	800e5ca <__kernel_rem_pio2f+0x352>
 800e5dc:	a808      	add	r0, sp, #32
 800e5de:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800e5e2:	9001      	str	r0, [sp, #4]
 800e5e4:	ee07 0a90 	vmov	s15, r0
 800e5e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e5ec:	3b01      	subs	r3, #1
 800e5ee:	ee67 7a80 	vmul.f32	s15, s15, s0
 800e5f2:	ee20 0a07 	vmul.f32	s0, s0, s14
 800e5f6:	ed62 7a01 	vstmdb	r2!, {s15}
 800e5fa:	e743      	b.n	800e484 <__kernel_rem_pio2f+0x20c>
 800e5fc:	ecfc 6a01 	vldmia	ip!, {s13}
 800e600:	ecb5 7a01 	vldmia	r5!, {s14}
 800e604:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e608:	3001      	adds	r0, #1
 800e60a:	4550      	cmp	r0, sl
 800e60c:	dc01      	bgt.n	800e612 <__kernel_rem_pio2f+0x39a>
 800e60e:	4282      	cmp	r2, r0
 800e610:	daf4      	bge.n	800e5fc <__kernel_rem_pio2f+0x384>
 800e612:	a858      	add	r0, sp, #352	@ 0x160
 800e614:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800e618:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800e61c:	3b01      	subs	r3, #1
 800e61e:	e735      	b.n	800e48c <__kernel_rem_pio2f+0x214>
 800e620:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800e622:	2b02      	cmp	r3, #2
 800e624:	dc09      	bgt.n	800e63a <__kernel_rem_pio2f+0x3c2>
 800e626:	2b00      	cmp	r3, #0
 800e628:	dc2b      	bgt.n	800e682 <__kernel_rem_pio2f+0x40a>
 800e62a:	d044      	beq.n	800e6b6 <__kernel_rem_pio2f+0x43e>
 800e62c:	f009 0007 	and.w	r0, r9, #7
 800e630:	b059      	add	sp, #356	@ 0x164
 800e632:	ecbd 8b04 	vpop	{d8-d9}
 800e636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e63a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800e63c:	2b03      	cmp	r3, #3
 800e63e:	d1f5      	bne.n	800e62c <__kernel_rem_pio2f+0x3b4>
 800e640:	aa30      	add	r2, sp, #192	@ 0xc0
 800e642:	1f0b      	subs	r3, r1, #4
 800e644:	4413      	add	r3, r2
 800e646:	461a      	mov	r2, r3
 800e648:	4620      	mov	r0, r4
 800e64a:	2800      	cmp	r0, #0
 800e64c:	f1a2 0204 	sub.w	r2, r2, #4
 800e650:	dc52      	bgt.n	800e6f8 <__kernel_rem_pio2f+0x480>
 800e652:	4622      	mov	r2, r4
 800e654:	2a01      	cmp	r2, #1
 800e656:	f1a3 0304 	sub.w	r3, r3, #4
 800e65a:	dc5d      	bgt.n	800e718 <__kernel_rem_pio2f+0x4a0>
 800e65c:	ab30      	add	r3, sp, #192	@ 0xc0
 800e65e:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 800e57c <__kernel_rem_pio2f+0x304>
 800e662:	440b      	add	r3, r1
 800e664:	2c01      	cmp	r4, #1
 800e666:	dc67      	bgt.n	800e738 <__kernel_rem_pio2f+0x4c0>
 800e668:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800e66c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800e670:	2e00      	cmp	r6, #0
 800e672:	d167      	bne.n	800e744 <__kernel_rem_pio2f+0x4cc>
 800e674:	edc7 6a00 	vstr	s13, [r7]
 800e678:	ed87 7a01 	vstr	s14, [r7, #4]
 800e67c:	edc7 7a02 	vstr	s15, [r7, #8]
 800e680:	e7d4      	b.n	800e62c <__kernel_rem_pio2f+0x3b4>
 800e682:	ab30      	add	r3, sp, #192	@ 0xc0
 800e684:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 800e57c <__kernel_rem_pio2f+0x304>
 800e688:	440b      	add	r3, r1
 800e68a:	4622      	mov	r2, r4
 800e68c:	2a00      	cmp	r2, #0
 800e68e:	da24      	bge.n	800e6da <__kernel_rem_pio2f+0x462>
 800e690:	b34e      	cbz	r6, 800e6e6 <__kernel_rem_pio2f+0x46e>
 800e692:	eef1 7a47 	vneg.f32	s15, s14
 800e696:	edc7 7a00 	vstr	s15, [r7]
 800e69a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800e69e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e6a2:	aa31      	add	r2, sp, #196	@ 0xc4
 800e6a4:	2301      	movs	r3, #1
 800e6a6:	429c      	cmp	r4, r3
 800e6a8:	da20      	bge.n	800e6ec <__kernel_rem_pio2f+0x474>
 800e6aa:	b10e      	cbz	r6, 800e6b0 <__kernel_rem_pio2f+0x438>
 800e6ac:	eef1 7a67 	vneg.f32	s15, s15
 800e6b0:	edc7 7a01 	vstr	s15, [r7, #4]
 800e6b4:	e7ba      	b.n	800e62c <__kernel_rem_pio2f+0x3b4>
 800e6b6:	ab30      	add	r3, sp, #192	@ 0xc0
 800e6b8:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 800e57c <__kernel_rem_pio2f+0x304>
 800e6bc:	440b      	add	r3, r1
 800e6be:	2c00      	cmp	r4, #0
 800e6c0:	da05      	bge.n	800e6ce <__kernel_rem_pio2f+0x456>
 800e6c2:	b10e      	cbz	r6, 800e6c8 <__kernel_rem_pio2f+0x450>
 800e6c4:	eef1 7a67 	vneg.f32	s15, s15
 800e6c8:	edc7 7a00 	vstr	s15, [r7]
 800e6cc:	e7ae      	b.n	800e62c <__kernel_rem_pio2f+0x3b4>
 800e6ce:	ed33 7a01 	vldmdb	r3!, {s14}
 800e6d2:	3c01      	subs	r4, #1
 800e6d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e6d8:	e7f1      	b.n	800e6be <__kernel_rem_pio2f+0x446>
 800e6da:	ed73 7a01 	vldmdb	r3!, {s15}
 800e6de:	3a01      	subs	r2, #1
 800e6e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e6e4:	e7d2      	b.n	800e68c <__kernel_rem_pio2f+0x414>
 800e6e6:	eef0 7a47 	vmov.f32	s15, s14
 800e6ea:	e7d4      	b.n	800e696 <__kernel_rem_pio2f+0x41e>
 800e6ec:	ecb2 7a01 	vldmia	r2!, {s14}
 800e6f0:	3301      	adds	r3, #1
 800e6f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e6f6:	e7d6      	b.n	800e6a6 <__kernel_rem_pio2f+0x42e>
 800e6f8:	edd2 7a00 	vldr	s15, [r2]
 800e6fc:	edd2 6a01 	vldr	s13, [r2, #4]
 800e700:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e704:	3801      	subs	r0, #1
 800e706:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e70a:	ed82 7a00 	vstr	s14, [r2]
 800e70e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e712:	edc2 7a01 	vstr	s15, [r2, #4]
 800e716:	e798      	b.n	800e64a <__kernel_rem_pio2f+0x3d2>
 800e718:	edd3 7a00 	vldr	s15, [r3]
 800e71c:	edd3 6a01 	vldr	s13, [r3, #4]
 800e720:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e724:	3a01      	subs	r2, #1
 800e726:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e72a:	ed83 7a00 	vstr	s14, [r3]
 800e72e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e732:	edc3 7a01 	vstr	s15, [r3, #4]
 800e736:	e78d      	b.n	800e654 <__kernel_rem_pio2f+0x3dc>
 800e738:	ed33 7a01 	vldmdb	r3!, {s14}
 800e73c:	3c01      	subs	r4, #1
 800e73e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e742:	e78f      	b.n	800e664 <__kernel_rem_pio2f+0x3ec>
 800e744:	eef1 6a66 	vneg.f32	s13, s13
 800e748:	eeb1 7a47 	vneg.f32	s14, s14
 800e74c:	edc7 6a00 	vstr	s13, [r7]
 800e750:	ed87 7a01 	vstr	s14, [r7, #4]
 800e754:	eef1 7a67 	vneg.f32	s15, s15
 800e758:	e790      	b.n	800e67c <__kernel_rem_pio2f+0x404>
 800e75a:	bf00      	nop

0800e75c <scalbnf>:
 800e75c:	ee10 3a10 	vmov	r3, s0
 800e760:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800e764:	d02b      	beq.n	800e7be <scalbnf+0x62>
 800e766:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800e76a:	d302      	bcc.n	800e772 <scalbnf+0x16>
 800e76c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e770:	4770      	bx	lr
 800e772:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800e776:	d123      	bne.n	800e7c0 <scalbnf+0x64>
 800e778:	4b24      	ldr	r3, [pc, #144]	@ (800e80c <scalbnf+0xb0>)
 800e77a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800e810 <scalbnf+0xb4>
 800e77e:	4298      	cmp	r0, r3
 800e780:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e784:	db17      	blt.n	800e7b6 <scalbnf+0x5a>
 800e786:	ee10 3a10 	vmov	r3, s0
 800e78a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e78e:	3a19      	subs	r2, #25
 800e790:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800e794:	4288      	cmp	r0, r1
 800e796:	dd15      	ble.n	800e7c4 <scalbnf+0x68>
 800e798:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800e814 <scalbnf+0xb8>
 800e79c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800e818 <scalbnf+0xbc>
 800e7a0:	ee10 3a10 	vmov	r3, s0
 800e7a4:	eeb0 7a67 	vmov.f32	s14, s15
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	bfb8      	it	lt
 800e7ac:	eef0 7a66 	vmovlt.f32	s15, s13
 800e7b0:	ee27 0a87 	vmul.f32	s0, s15, s14
 800e7b4:	4770      	bx	lr
 800e7b6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e81c <scalbnf+0xc0>
 800e7ba:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e7be:	4770      	bx	lr
 800e7c0:	0dd2      	lsrs	r2, r2, #23
 800e7c2:	e7e5      	b.n	800e790 <scalbnf+0x34>
 800e7c4:	4410      	add	r0, r2
 800e7c6:	28fe      	cmp	r0, #254	@ 0xfe
 800e7c8:	dce6      	bgt.n	800e798 <scalbnf+0x3c>
 800e7ca:	2800      	cmp	r0, #0
 800e7cc:	dd06      	ble.n	800e7dc <scalbnf+0x80>
 800e7ce:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e7d2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e7d6:	ee00 3a10 	vmov	s0, r3
 800e7da:	4770      	bx	lr
 800e7dc:	f110 0f16 	cmn.w	r0, #22
 800e7e0:	da09      	bge.n	800e7f6 <scalbnf+0x9a>
 800e7e2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800e81c <scalbnf+0xc0>
 800e7e6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800e820 <scalbnf+0xc4>
 800e7ea:	ee10 3a10 	vmov	r3, s0
 800e7ee:	eeb0 7a67 	vmov.f32	s14, s15
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	e7d9      	b.n	800e7aa <scalbnf+0x4e>
 800e7f6:	3019      	adds	r0, #25
 800e7f8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e7fc:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e800:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800e824 <scalbnf+0xc8>
 800e804:	ee07 3a90 	vmov	s15, r3
 800e808:	e7d7      	b.n	800e7ba <scalbnf+0x5e>
 800e80a:	bf00      	nop
 800e80c:	ffff3cb0 	.word	0xffff3cb0
 800e810:	4c000000 	.word	0x4c000000
 800e814:	7149f2ca 	.word	0x7149f2ca
 800e818:	f149f2ca 	.word	0xf149f2ca
 800e81c:	0da24260 	.word	0x0da24260
 800e820:	8da24260 	.word	0x8da24260
 800e824:	33000000 	.word	0x33000000

0800e828 <floorf>:
 800e828:	ee10 3a10 	vmov	r3, s0
 800e82c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e830:	3a7f      	subs	r2, #127	@ 0x7f
 800e832:	2a16      	cmp	r2, #22
 800e834:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e838:	dc2b      	bgt.n	800e892 <floorf+0x6a>
 800e83a:	2a00      	cmp	r2, #0
 800e83c:	da12      	bge.n	800e864 <floorf+0x3c>
 800e83e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e8a4 <floorf+0x7c>
 800e842:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e846:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e84a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e84e:	dd06      	ble.n	800e85e <floorf+0x36>
 800e850:	2b00      	cmp	r3, #0
 800e852:	da24      	bge.n	800e89e <floorf+0x76>
 800e854:	2900      	cmp	r1, #0
 800e856:	4b14      	ldr	r3, [pc, #80]	@ (800e8a8 <floorf+0x80>)
 800e858:	bf08      	it	eq
 800e85a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800e85e:	ee00 3a10 	vmov	s0, r3
 800e862:	4770      	bx	lr
 800e864:	4911      	ldr	r1, [pc, #68]	@ (800e8ac <floorf+0x84>)
 800e866:	4111      	asrs	r1, r2
 800e868:	420b      	tst	r3, r1
 800e86a:	d0fa      	beq.n	800e862 <floorf+0x3a>
 800e86c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800e8a4 <floorf+0x7c>
 800e870:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e874:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e87c:	ddef      	ble.n	800e85e <floorf+0x36>
 800e87e:	2b00      	cmp	r3, #0
 800e880:	bfbe      	ittt	lt
 800e882:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800e886:	fa40 f202 	asrlt.w	r2, r0, r2
 800e88a:	189b      	addlt	r3, r3, r2
 800e88c:	ea23 0301 	bic.w	r3, r3, r1
 800e890:	e7e5      	b.n	800e85e <floorf+0x36>
 800e892:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800e896:	d3e4      	bcc.n	800e862 <floorf+0x3a>
 800e898:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e89c:	4770      	bx	lr
 800e89e:	2300      	movs	r3, #0
 800e8a0:	e7dd      	b.n	800e85e <floorf+0x36>
 800e8a2:	bf00      	nop
 800e8a4:	7149f2ca 	.word	0x7149f2ca
 800e8a8:	bf800000 	.word	0xbf800000
 800e8ac:	007fffff 	.word	0x007fffff

0800e8b0 <_init>:
 800e8b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8b2:	bf00      	nop
 800e8b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e8b6:	bc08      	pop	{r3}
 800e8b8:	469e      	mov	lr, r3
 800e8ba:	4770      	bx	lr

0800e8bc <_fini>:
 800e8bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8be:	bf00      	nop
 800e8c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e8c2:	bc08      	pop	{r3}
 800e8c4:	469e      	mov	lr, r3
 800e8c6:	4770      	bx	lr
