

================================================================
== Vivado HLS Report for 'DCT_Loop_3_proc'
================================================================
* Date:           Fri Oct 30 11:21:18 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.46|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  131|  131|  131|  131|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  130|  130|         2|          -|          -|    65|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     43|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      8|
|Register         |        -|      -|      19|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      19|     51|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |write_idx_1_fu_67_p2  |     +    |      0|  0|   7|           7|           1|
    |Y_din                 |  Select  |      0|  0|  32|           1|           1|
    |exitcond_fu_61_p2     |   icmp   |      0|  0|   3|           7|           7|
    |ap_sig_bdd_62         |    or    |      0|  0|   1|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  43|          16|          10|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |   1|          4|    1|          4|
    |write_idx_reg_49  |   7|          2|    7|         14|
    +------------------+----+-----------+-----+-----------+
    |Total             |   8|          6|    8|         18|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  3|   0|    3|          0|
    |ap_done_reg          |  1|   0|    1|          0|
    |tmp_1_reg_110        |  1|   0|    1|          0|
    |write_idx_1_reg_105  |  7|   0|    7|          0|
    |write_idx_reg_49     |  7|   0|    7|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 19|   0|   19|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------+-----+-----+------------+-----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | DCT_Loop_3_proc | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | DCT_Loop_3_proc | return value |
|ap_start       |  in |    1| ap_ctrl_hs | DCT_Loop_3_proc | return value |
|ap_done        | out |    1| ap_ctrl_hs | DCT_Loop_3_proc | return value |
|ap_continue    |  in |    1| ap_ctrl_hs | DCT_Loop_3_proc | return value |
|ap_idle        | out |    1| ap_ctrl_hs | DCT_Loop_3_proc | return value |
|ap_ready       | out |    1| ap_ctrl_hs | DCT_Loop_3_proc | return value |
|Y_din          | out |   32|   ap_fifo  |        Y        |    pointer   |
|Y_full_n       |  in |    1|   ap_fifo  |        Y        |    pointer   |
|Y_write        | out |    1|   ap_fifo  |        Y        |    pointer   |
|Ymat_address0  | out |    6|  ap_memory |       Ymat      |     array    |
|Ymat_ce0       | out |    1|  ap_memory |       Ymat      |     array    |
|Ymat_q0        |  in |   32|  ap_memory |       Ymat      |     array    |
+---------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_4 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i32* %Y, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_1: stg_5 [1/1] 1.57ns
newFuncRoot:1  br label %0


 <State 2>: 2.71ns
ST_2: write_idx [1/1] 0.00ns
:0  %write_idx = phi i7 [ 0, %newFuncRoot ], [ %write_idx_1, %_ifconv ]

ST_2: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65, i64 65, i64 65) nounwind

ST_2: exitcond [1/1] 1.97ns
:2  %exitcond = icmp eq i7 %write_idx, -63

ST_2: write_idx_1 [1/1] 1.72ns
:3  %write_idx_1 = add i7 %write_idx, 1

ST_2: stg_10 [1/1] 0.00ns
:4  br i1 %exitcond, label %.exitStub, label %_ifconv

ST_2: tmp_1 [1/1] 0.00ns
_ifconv:0  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %write_idx, i32 6)

ST_2: tmp_2 [1/1] 0.00ns
_ifconv:1  %tmp_2 = trunc i7 %write_idx to i6

ST_2: tmp_5 [1/1] 0.00ns
_ifconv:2  %tmp_5 = zext i6 %tmp_2 to i64

ST_2: Ymat_addr [1/1] 0.00ns
_ifconv:3  %Ymat_addr = getelementptr [64 x float]* %Ymat, i64 0, i64 %tmp_5

ST_2: tempval [2/2] 2.71ns
_ifconv:4  %tempval = load float* %Ymat_addr, align 4

ST_2: stg_16 [1/1] 0.00ns
.exitStub:0  ret void


 <State 3>: 8.46ns
ST_3: tempval [1/2] 2.71ns
_ifconv:4  %tempval = load float* %Ymat_addr, align 4

ST_3: tmp [1/1] 0.00ns
_ifconv:5  %tmp = bitcast float %tempval to i32

ST_3: tempout [1/1] 1.37ns
_ifconv:6  %tempout = select i1 %tmp_1, i32 0, i32 %tmp

ST_3: stg_20 [1/1] 4.38ns
_ifconv:7  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %Y, i32 %tempout) nounwind

ST_3: stg_21 [1/1] 0.00ns
_ifconv:8  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xa5a90f0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Ymat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xa5a9180; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4       (specinterface    ) [ 0000]
stg_5       (br               ) [ 0111]
write_idx   (phi              ) [ 0010]
empty       (speclooptripcount) [ 0000]
exitcond    (icmp             ) [ 0011]
write_idx_1 (add              ) [ 0111]
stg_10      (br               ) [ 0000]
tmp_1       (bitselect        ) [ 0001]
tmp_2       (trunc            ) [ 0000]
tmp_5       (zext             ) [ 0000]
Ymat_addr   (getelementptr    ) [ 0001]
stg_16      (ret              ) [ 0000]
tempval     (load             ) [ 0000]
tmp         (bitcast          ) [ 0000]
tempout     (select           ) [ 0000]
stg_20      (write            ) [ 0000]
stg_21      (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Ymat">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ymat"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="stg_20_write_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="0" index="2" bw="32" slack="0"/>
<pin id="34" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_20/3 "/>
</bind>
</comp>

<comp id="37" class="1004" name="Ymat_addr_gep_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="32" slack="0"/>
<pin id="39" dir="0" index="1" bw="1" slack="0"/>
<pin id="40" dir="0" index="2" bw="6" slack="0"/>
<pin id="41" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ymat_addr/2 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_access_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="6" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tempval/2 "/>
</bind>
</comp>

<comp id="49" class="1005" name="write_idx_reg_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="7" slack="1"/>
<pin id="51" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="write_idx (phireg) "/>
</bind>
</comp>

<comp id="53" class="1004" name="write_idx_phi_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="1" slack="1"/>
<pin id="55" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="7" slack="0"/>
<pin id="57" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_idx/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="exitcond_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="7" slack="0"/>
<pin id="63" dir="0" index="1" bw="7" slack="0"/>
<pin id="64" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="write_idx_1_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="7" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="write_idx_1/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="tmp_1_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="7" slack="0"/>
<pin id="76" dir="0" index="2" bw="4" slack="0"/>
<pin id="77" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_2_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="7" slack="0"/>
<pin id="83" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="tmp_5_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="0"/>
<pin id="87" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tempout_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tempout/3 "/>
</bind>
</comp>

<comp id="105" class="1005" name="write_idx_1_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="write_idx_1 "/>
</bind>
</comp>

<comp id="110" class="1005" name="tmp_1_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="115" class="1005" name="Ymat_addr_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="1"/>
<pin id="117" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Ymat_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="28" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="43"><net_src comp="26" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="48"><net_src comp="37" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="59"><net_src comp="49" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="65"><net_src comp="53" pin="4"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="71"><net_src comp="53" pin="4"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="53" pin="4"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="84"><net_src comp="53" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="37" pin=2"/></net>

<net id="93"><net_src comp="44" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="101"><net_src comp="94" pin="3"/><net_sink comp="30" pin=2"/></net>

<net id="108"><net_src comp="67" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="113"><net_src comp="73" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="118"><net_src comp="37" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="44" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Y | {3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		write_idx_1 : 1
		stg_10 : 2
		tmp_1 : 1
		tmp_2 : 1
		tmp_5 : 2
		Ymat_addr : 3
		tempval : 4
	State 3
		tmp : 1
		tempout : 2
		stg_20 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|  select  |    tempout_fu_94   |    0    |    32   |
|----------|--------------------|---------|---------|
|    add   |  write_idx_1_fu_67 |    0    |    7    |
|----------|--------------------|---------|---------|
|   icmp   |   exitcond_fu_61   |    0    |    3    |
|----------|--------------------|---------|---------|
|   write  | stg_20_write_fu_30 |    0    |    0    |
|----------|--------------------|---------|---------|
| bitselect|     tmp_1_fu_73    |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |     tmp_2_fu_81    |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |     tmp_5_fu_85    |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    42   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| Ymat_addr_reg_115 |    6   |
|   tmp_1_reg_110   |    1   |
|write_idx_1_reg_105|    7   |
|  write_idx_reg_49 |    7   |
+-------------------+--------+
|       Total       |   21   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_44 |  p0  |   2  |   6  |   12   ||    6    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.571  ||    6    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   42   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    6   |
|  Register |    -   |   21   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   21   |   48   |
+-----------+--------+--------+--------+
