{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688010109531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688010109532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 23:41:49 2023 " "Processing started: Wed Jun 28 23:41:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688010109532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688010109532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CEG3156Lab2 -c CEG3156Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3156Lab2 -c CEG3156Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688010109532 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1688010109622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enASdFF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enASdFF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enASdFF-rtl " "Found design unit 1: enASdFF-rtl" {  } { { "enASdFF.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/enASdFF.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109827 ""} { "Info" "ISGN_ENTITY_NAME" "1 enASdFF " "Found entity 1: enASdFF" {  } { { "enASdFF.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/enASdFF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enARdFF_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enARdFF_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enARdFF_2.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/enARdFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109827 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enARdFF_2.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/enARdFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneBitSubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneBitSubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitSubtractor-rtl " "Found design unit 1: oneBitSubtractor-rtl" {  } { { "oneBitSubtractor.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/oneBitSubtractor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109828 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitSubtractor " "Found entity 1: oneBitSubtractor" {  } { { "oneBitSubtractor.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/oneBitSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftLeft2Unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftLeft2Unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft2Unit-rtl " "Found design unit 1: shiftLeft2Unit-rtl" {  } { { "shiftLeft2Unit.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/shiftLeft2Unit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109828 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2Unit " "Found entity 1: shiftLeft2Unit" {  } { { "shiftLeft2Unit.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/shiftLeft2Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signExtendUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signExtendUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtendUnit-rtl " "Found design unit 1: signExtendUnit-rtl" {  } { { "signExtendUnit.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/signExtendUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109828 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtendUnit " "Found entity 1: signExtendUnit" {  } { { "signExtendUnit.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/signExtendUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegister-structural " "Found design unit 1: eightBitRegister-structural" {  } { { "eightBitRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/eightBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109829 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightBitRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/eightBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-structural " "Found design unit 1: registerFile-structural" {  } { { "registerFile.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/registerFile.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109829 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightBitSubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightBitSubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitSubtractor-structural " "Found design unit 1: eightBitSubtractor-structural" {  } { { "eightBitSubtractor.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/eightBitSubtractor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109830 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitSubtractor " "Found entity 1: eightBitSubtractor" {  } { { "eightBitSubtractor.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/eightBitSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightBitAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightBitAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-structural " "Found design unit 1: eightBitAdder-structural" {  } { { "eightBitAdder.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/eightBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109830 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-rtl " "Found design unit 1: mux2x1-rtl" {  } { { "mux2x1.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/mux2x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109830 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcAdder8Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcAdder8Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcAdder8Bit-structural " "Found design unit 1: pcAdder8Bit-structural" {  } { { "pcAdder8Bit.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcAdder8Bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109831 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcAdder8Bit " "Found entity 1: pcAdder8Bit" {  } { { "pcAdder8Bit.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcAdder8Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluControlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aluControlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluControlUnit-rtl " "Found design unit 1: aluControlUnit-rtl" {  } { { "aluControlUnit.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/aluControlUnit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109831 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluControlUnit " "Found entity 1: aluControlUnit" {  } { { "aluControlUnit.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/aluControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dFF_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dFF_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_2-rtl " "Found design unit 1: dFF_2-rtl" {  } { { "dFF_2.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/dFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109831 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_2 " "Found entity 1: dFF_2" {  } { { "dFF_2.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/dFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "onebitadder.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/onebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109832 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "onebitadder.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/onebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threeToEightDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threeToEightDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeToEightDecoder-Structural " "Found design unit 1: threeToEightDecoder-Structural" {  } { { "threeToEightDecoder.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/threeToEightDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109832 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeToEightDecoder " "Found entity 1: threeToEightDecoder" {  } { { "threeToEightDecoder.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/threeToEightDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1EightBit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x1EightBit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1EightBit-Structural " "Found design unit 1: mux8x1EightBit-Structural" {  } { { "mux8x1EightBit.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/mux8x1EightBit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109833 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1EightBit " "Found entity 1: mux8x1EightBit" {  } { { "mux8x1EightBit.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/mux8x1EightBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlLogicUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlLogicUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlLogicUnit-rtl " "Found design unit 1: controlLogicUnit-rtl" {  } { { "controlLogicUnit.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/controlLogicUnit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109833 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlLogicUnit " "Found entity 1: controlLogicUnit" {  } { { "controlLogicUnit.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/controlLogicUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-structural " "Found design unit 1: instructionMemory-structural" {  } { { "instructionMemory.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/instructionMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109833 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/instructionMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-structural " "Found design unit 1: dataMemory-structural" {  } { { "dataMemory.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/dataMemory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109834 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/dataMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7x7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux7x7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux7x7-structural " "Found design unit 1: mux7x7-structural" {  } { { "mux7x7.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/mux7x7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109834 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux7x7 " "Found entity 1: mux7x7" {  } { { "mux7x7.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/mux7x7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x8-structural " "Found design unit 1: mux8x8-structural" {  } { { "mux8x8.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/mux8x8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109835 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x8 " "Found entity 1: mux8x8" {  } { { "mux8x8.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/mux8x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5x5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5x5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5x5-structural " "Found design unit 1: mux5x5-structural" {  } { { "mux5x5.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/mux5x5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109835 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5x5 " "Found entity 1: mux5x5" {  } { { "mux5x5.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/mux5x5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUmain.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALUmain.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUmain-structural " "Found design unit 1: ALUmain-structural" {  } { { "ALUmain.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/ALUmain.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109835 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUmain " "Found entity 1: ALUmain" {  } { { "ALUmain.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/ALUmain.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "onebitcomparator.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109836 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "onebitcomparator.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightBitComparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightBitComparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eighBitComparator-rtl " "Found design unit 1: eighBitComparator-rtl" {  } { { "eightBitComparator.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/eightBitComparator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109836 ""} { "Info" "ISGN_ENTITY_NAME" "1 eighBitComparator " "Found entity 1: eighBitComparator" {  } { { "eightBitComparator.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/eightBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcRegister-structural " "Found design unit 1: pcRegister-structural" {  } { { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109837 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcRegister " "Found entity 1: pcRegister" {  } { { "pcRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singleCycleTopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singleCycleTopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleCycleTopLevel-structural " "Found design unit 1: singleCycleTopLevel-structural" {  } { { "singleCycleTopLevel.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/singleCycleTopLevel.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109837 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleCycleTopLevel " "Found entity 1: singleCycleTopLevel" {  } { { "singleCycleTopLevel.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/singleCycleTopLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singleCycleTopLevel " "Elaborating entity \"singleCycleTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1688010109872 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluResultToMux_conn singleCycleTopLevel.vhd(23) " "Verilog HDL or VHDL warning at singleCycleTopLevel.vhd(23): object \"aluResultToMux_conn\" assigned a value but never read" {  } { { "singleCycleTopLevel.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/singleCycleTopLevel.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688010109874 "|singleCycleTopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcRegister pcRegister:pcRegisterVal " "Elaborating entity \"pcRegister\" for hierarchy \"pcRegister:pcRegisterVal\"" {  } { { "singleCycleTopLevel.vhd" "pcRegisterVal" { Text "/home/kavin/Github/CEG3156Lab2/singleCycleTopLevel.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister pcRegister:pcRegisterVal\|eightBitRegister:pcVal " "Elaborating entity \"eightBitRegister\" for hierarchy \"pcRegister:pcRegisterVal\|eightBitRegister:pcVal\"" {  } { { "pcRegister.vhd" "pcVal" { Text "/home/kavin/Github/CEG3156Lab2/pcRegister.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109876 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notOutputs eightBitRegister.vhd(16) " "Verilog HDL or VHDL warning at eightBitRegister.vhd(16): object \"notOutputs\" assigned a value but never read" {  } { { "eightBitRegister.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/eightBitRegister.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688010109876 "|singleCycleTopLevel|pcRegister:pcRegisterVal|eightBitRegister:pcVal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 pcRegister:pcRegisterVal\|eightBitRegister:pcVal\|enARdFF_2:bit0 " "Elaborating entity \"enARdFF_2\" for hierarchy \"pcRegister:pcRegisterVal\|eightBitRegister:pcVal\|enARdFF_2:bit0\"" {  } { { "eightBitRegister.vhd" "bit0" { Text "/home/kavin/Github/CEG3156Lab2/eightBitRegister.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:instructionMem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:instructionMem\"" {  } { { "singleCycleTopLevel.vhd" "instructionMem" { Text "/home/kavin/Github/CEG3156Lab2/singleCycleTopLevel.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborating entity \"LPM_ROM\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "instructionMem" { Text "/home/kavin/Github/CEG3156Lab2/instructionMemory.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/instructionMemory.vhd" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688010109883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Instantiated megafunction \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instructionMemory.mif " "Parameter \"LPM_FILE\" = \"instructionMemory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109883 ""}  } { { "instructionMemory.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/instructionMemory.vhd" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688010109883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109917 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "instructionMemory.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/instructionMemory.vhd" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109927 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "altrom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "instructionMemory.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/instructionMemory.vhd" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1d11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1d11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1d11 " "Found entity 1: altsyncram_1d11" {  } { { "db/altsyncram_1d11.tdf" "" { Text "/home/kavin/Github/CEG3156Lab2/db/altsyncram_1d11.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010109962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010109962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1d11 instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_1d11:auto_generated " "Elaborating entity \"altsyncram_1d11\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_1d11:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109962 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "6 256 6 6 " "6 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 6 warnings found, and 6 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "/home/kavin/Github/CEG3156Lab2/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688010109966 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "/home/kavin/Github/CEG3156Lab2/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688010109966 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "/home/kavin/Github/CEG3156Lab2/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688010109966 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "12 " "Memory Initialization File address 12 is reinitialized" {  } { { "" "" { Text "/home/kavin/Github/CEG3156Lab2/" 18 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688010109966 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "16 " "Memory Initialization File address 16 is reinitialized" {  } { { "" "" { Text "/home/kavin/Github/CEG3156Lab2/" 19 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688010109966 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "20 " "Memory Initialization File address 20 is reinitialized" {  } { { "" "" { Text "/home/kavin/Github/CEG3156Lab2/" 20 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688010109966 ""}  } { { "/home/kavin/Github/CEG3156Lab2/instructionMemory.mif" "" { Text "/home/kavin/Github/CEG3156Lab2/instructionMemory.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1688010109966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5x5 mux5x5:mux5x5Out " "Elaborating entity \"mux5x5\" for hierarchy \"mux5x5:mux5x5Out\"" {  } { { "singleCycleTopLevel.vhd" "mux5x5Out" { Text "/home/kavin/Github/CEG3156Lab2/singleCycleTopLevel.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux5x5:mux5x5Out\|mux2x1:msb " "Elaborating entity \"mux2x1\" for hierarchy \"mux5x5:mux5x5Out\|mux2x1:msb\"" {  } { { "mux5x5.vhd" "msb" { Text "/home/kavin/Github/CEG3156Lab2/mux5x5.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:regFile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:regFile\"" {  } { { "singleCycleTopLevel.vhd" "regFile" { Text "/home/kavin/Github/CEG3156Lab2/singleCycleTopLevel.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeToEightDecoder registerFile:regFile\|threeToEightDecoder:writeDecoder " "Elaborating entity \"threeToEightDecoder\" for hierarchy \"registerFile:regFile\|threeToEightDecoder:writeDecoder\"" {  } { { "registerFile.vhd" "writeDecoder" { Text "/home/kavin/Github/CEG3156Lab2/registerFile.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1EightBit registerFile:regFile\|mux8x1EightBit:readRegister1 " "Elaborating entity \"mux8x1EightBit\" for hierarchy \"registerFile:regFile\|mux8x1EightBit:readRegister1\"" {  } { { "registerFile.vhd" "readRegister1" { Text "/home/kavin/Github/CEG3156Lab2/registerFile.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtendUnit signExtendUnit:signExt " "Elaborating entity \"signExtendUnit\" for hierarchy \"signExtendUnit:signExt\"" {  } { { "singleCycleTopLevel.vhd" "signExt" { Text "/home/kavin/Github/CEG3156Lab2/singleCycleTopLevel.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluControlUnit aluControlUnit:aluCont " "Elaborating entity \"aluControlUnit\" for hierarchy \"aluControlUnit:aluCont\"" {  } { { "singleCycleTopLevel.vhd" "aluCont" { Text "/home/kavin/Github/CEG3156Lab2/singleCycleTopLevel.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x8 mux8x8:mux8Bit " "Elaborating entity \"mux8x8\" for hierarchy \"mux8x8:mux8Bit\"" {  } { { "singleCycleTopLevel.vhd" "mux8Bit" { Text "/home/kavin/Github/CEG3156Lab2/singleCycleTopLevel.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUmain ALUmain:alu " "Elaborating entity \"ALUmain\" for hierarchy \"ALUmain:alu\"" {  } { { "singleCycleTopLevel.vhd" "alu" { Text "/home/kavin/Github/CEG3156Lab2/singleCycleTopLevel.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109999 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryOut ALUmain.vhd(19) " "Verilog HDL or VHDL warning at ALUmain.vhd(19): object \"carryOut\" assigned a value but never read" {  } { { "ALUmain.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/ALUmain.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688010109999 "|singleCycleTopLevel|ALUmain:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAdder ALUmain:alu\|eightBitAdder:adder " "Elaborating entity \"eightBitAdder\" for hierarchy \"ALUmain:alu\|eightBitAdder:adder\"" {  } { { "ALUmain.vhd" "adder" { Text "/home/kavin/Github/CEG3156Lab2/ALUmain.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010109999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder ALUmain:alu\|eightBitAdder:adder\|oneBitAdder:MSB " "Elaborating entity \"oneBitAdder\" for hierarchy \"ALUmain:alu\|eightBitAdder:adder\|oneBitAdder:MSB\"" {  } { { "eightBitAdder.vhd" "MSB" { Text "/home/kavin/Github/CEG3156Lab2/eightBitAdder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitSubtractor ALUmain:alu\|eightBitSubtractor:subtractor " "Elaborating entity \"eightBitSubtractor\" for hierarchy \"ALUmain:alu\|eightBitSubtractor:subtractor\"" {  } { { "ALUmain.vhd" "subtractor" { Text "/home/kavin/Github/CEG3156Lab2/ALUmain.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitSubtractor ALUmain:alu\|eightBitSubtractor:subtractor\|oneBitSubtractor:MSB " "Elaborating entity \"oneBitSubtractor\" for hierarchy \"ALUmain:alu\|eightBitSubtractor:subtractor\|oneBitSubtractor:MSB\"" {  } { { "eightBitSubtractor.vhd" "MSB" { Text "/home/kavin/Github/CEG3156Lab2/eightBitSubtractor.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eighBitComparator ALUmain:alu\|eighBitComparator:stl " "Elaborating entity \"eighBitComparator\" for hierarchy \"ALUmain:alu\|eighBitComparator:stl\"" {  } { { "ALUmain.vhd" "stl" { Text "/home/kavin/Github/CEG3156Lab2/ALUmain.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator ALUmain:alu\|eighBitComparator:stl\|oneBitComparator:comp7 " "Elaborating entity \"oneBitComparator\" for hierarchy \"ALUmain:alu\|eighBitComparator:stl\|oneBitComparator:comp7\"" {  } { { "eightBitComparator.vhd" "comp7" { Text "/home/kavin/Github/CEG3156Lab2/eightBitComparator.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:dataMem " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:dataMem\"" {  } { { "singleCycleTopLevel.vhd" "dataMem" { Text "/home/kavin/Github/CEG3156Lab2/singleCycleTopLevel.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ dataMemory:dataMem\|LPM_RAM_DQ:dataMem " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\"" {  } { { "dataMemory.vhd" "dataMem" { Text "/home/kavin/Github/CEG3156Lab2/dataMemory.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMemory:dataMem\|LPM_RAM_DQ:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\"" {  } { { "dataMemory.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/dataMemory.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688010110012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMemory:dataMem\|LPM_RAM_DQ:dataMem " "Instantiated megafunction \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE dataMemory.mif " "Parameter \"LPM_FILE\" = \"dataMemory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110012 ""}  } { { "dataMemory.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/dataMemory.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688010110012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110015 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/dataMemory.vhd" 63 0 0 } } { "singleCycleTopLevel.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/singleCycleTopLevel.vhd" 196 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1688010110015 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram dataMemory:dataMem\|LPM_RAM_DQ:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram\", which is child of megafunction instantiation \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\"" {  } { { "lpm_ram_dq.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/dataMemory.vhd" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110018 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram\|altsyncram:ram_block dataMemory:dataMem\|LPM_RAM_DQ:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\"" {  } { { "altram.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "dataMemory.vhd" "" { Text "/home/kavin/Github/CEG3156Lab2/dataMemory.vhd" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_45a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_45a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_45a1 " "Found entity 1: altsyncram_45a1" {  } { { "db/altsyncram_45a1.tdf" "" { Text "/home/kavin/Github/CEG3156Lab2/db/altsyncram_45a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688010110047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688010110047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_45a1 dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_45a1:auto_generated " "Elaborating entity \"altsyncram_45a1\" for hierarchy \"dataMemory:dataMem\|LPM_RAM_DQ:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_45a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110047 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "2 256 2 2 " "2 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "/home/kavin/Github/CEG3156Lab2/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688010110048 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "/home/kavin/Github/CEG3156Lab2/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688010110048 ""}  } { { "/home/kavin/Github/CEG3156Lab2/dataMemory.mif" "" { Text "/home/kavin/Github/CEG3156Lab2/dataMemory.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1688010110048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlLogicUnit controlLogicUnit:controlUnit " "Elaborating entity \"controlLogicUnit\" for hierarchy \"controlLogicUnit:controlUnit\"" {  } { { "singleCycleTopLevel.vhd" "controlUnit" { Text "/home/kavin/Github/CEG3156Lab2/singleCycleTopLevel.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft2Unit shiftLeft2Unit:shiftLeftBranch " "Elaborating entity \"shiftLeft2Unit\" for hierarchy \"shiftLeft2Unit:shiftLeftBranch\"" {  } { { "singleCycleTopLevel.vhd" "shiftLeftBranch" { Text "/home/kavin/Github/CEG3156Lab2/singleCycleTopLevel.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688010110057 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1688010110489 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] instructionOut\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"instructionOut\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] instructionOut\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"instructionOut\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] instructionOut\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"instructionOut\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] instructionOut\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"instructionOut\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] instructionOut\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"instructionOut\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] instructionOut\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"instructionOut\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] instructionOut\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"instructionOut\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] instructionOut\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"instructionOut\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] instructionOut\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"instructionOut\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] instructionOut\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"instructionOut\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] instructionOut\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"instructionOut\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] instructionOut\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"instructionOut\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] instructionOut\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"instructionOut\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] instructionOut\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"instructionOut\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] instructionOut\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"instructionOut\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] instructionOut\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"instructionOut\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] instructionOut\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"instructionOut\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] instructionOut\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"instructionOut\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] instructionOut\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"instructionOut\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] instructionOut\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"instructionOut\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] instructionOut\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"instructionOut\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] instructionOut\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"instructionOut\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] instructionOut\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"instructionOut\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] instructionOut\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"instructionOut\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] instructionOut\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"instructionOut\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] instructionOut\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"instructionOut\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] instructionOut\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"instructionOut\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] instructionOut\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"instructionOut\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] instructionOut\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"instructionOut\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] instructionOut\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"instructionOut\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] instructionOut\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"instructionOut\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] instructionOut\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"instructionOut\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] mux5x5:mux5x5Out\|mux2x1:lsb\|o_m " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"mux5x5:mux5x5Out\|mux2x1:lsb\|o_m\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] mux5x5:mux5x5Out\|mux2x1:bit2\|o_m " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"mux5x5:mux5x5Out\|mux2x1:bit2\|o_m\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] mux5x5:mux5x5Out\|mux2x1:bit3\|o_m " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"mux5x5:mux5x5Out\|mux2x1:bit3\|o_m\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] mux5x5:mux5x5Out\|mux2x1:bit4\|o_m " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"mux5x5:mux5x5Out\|mux2x1:bit4\|o_m\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] mux5x5:mux5x5Out\|mux2x1:bit4\|o_m " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"mux5x5:mux5x5Out\|mux2x1:bit4\|o_m\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] mux5x5:mux5x5Out\|mux2x1:msb\|o_m " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"mux5x5:mux5x5Out\|mux2x1:msb\|o_m\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] mux5x5:mux5x5Out\|mux2x1:msb\|o_m " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"mux5x5:mux5x5Out\|mux2x1:msb\|o_m\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1688010110522 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1688010110522 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] aluControlUnit:aluCont\|aluCntrlOut\[1\] " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"aluControlUnit:aluCont\|aluCntrlOut\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] controlLogicUnit:controlUnit\|memRead " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"controlLogicUnit:controlUnit\|memRead\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] controlLogicUnit:controlUnit\|lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"controlLogicUnit:controlUnit\|lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] controlLogicUnit:controlUnit\|beq " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"controlLogicUnit:controlUnit\|beq\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] controlLogicUnit:controlUnit\|lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"controlLogicUnit:controlUnit\|lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] controlLogicUnit:controlUnit\|lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"controlLogicUnit:controlUnit\|lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] controlLogicUnit:controlUnit\|rFormat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"controlLogicUnit:controlUnit\|rFormat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] aluControlUnit:aluCont\|sig1 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"aluControlUnit:aluCont\|sig1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] aluControlUnit:aluCont\|sig1 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"aluControlUnit:aluCont\|sig1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] registerFile:regFile\|mux8x1EightBit:readRegister1\|o " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"registerFile:regFile\|mux8x1EightBit:readRegister1\|o\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] registerFile:regFile\|mux8x1EightBit:readRegister1\|o " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"registerFile:regFile\|mux8x1EightBit:readRegister1\|o\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] registerFile:regFile\|mux8x1EightBit:readRegister1\|o " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"registerFile:regFile\|mux8x1EightBit:readRegister1\|o\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] registerFile:regFile\|mux8x1EightBit:readRegister2\|o " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"registerFile:regFile\|mux8x1EightBit:readRegister2\|o\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] registerFile:regFile\|mux8x1EightBit:readRegister2\|o " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"registerFile:regFile\|mux8x1EightBit:readRegister2\|o\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] registerFile:regFile\|mux8x1EightBit:readRegister2\|o " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"registerFile:regFile\|mux8x1EightBit:readRegister2\|o\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] aluControlUnit:aluCont\|sig0 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"aluControlUnit:aluCont\|sig0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] mux8x8:mux8Bit\|mux2x1:bit5\|o_m " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"mux8x8:mux8Bit\|mux2x1:bit5\|o_m\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] mux8x8:mux8Bit\|mux2x1:msb\|o_m " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"mux8x8:mux8Bit\|mux2x1:msb\|o_m\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] mux8x8:mux8Bit\|mux2x1:bit7\|o_m " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"mux8x8:mux8Bit\|mux2x1:bit7\|o_m\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] mux8x8:mux8Bit\|mux2x1:bit6\|o_m " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"mux8x8:mux8Bit\|mux2x1:bit6\|o_m\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "/home/kavin/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1688010110523 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1688010110523 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1688010110673 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1688010110996 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688010110996 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "420 " "Implemented 420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1688010111045 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1688010111045 ""} { "Info" "ICUT_CUT_TM_LCELLS" "330 " "Implemented 330 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1688010111045 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1688010111045 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1688010111045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688010111052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 23:41:51 2023 " "Processing ended: Wed Jun 28 23:41:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688010111052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688010111052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688010111052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688010111052 ""}
