# Python To Verilog

## Docs

`python3 -m pydoc -b`

## TODO

- not require different i names for range
- add state machines support  
- test verilog somehow? assert against python output
- auto-generate verilog testbench
- create python test interface using `for .. in`
  - various numerical patterns
- streamline python test framework, output `ast.dump`, python output and verilog output
