target: system-verilog
simulator: ncsim

# I think this is required for all systemverilog that uses read_domain
dump_waveforms: True
