
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22972
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1129.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/TOP.vhd:20]
	Parameter sensibilidad bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'tratamientoseniales' declared at 'C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/tratamientoseniales.vhd:6' bound to instance 'insta_tratamientoseniales' of component 'tratamientoseniales' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/TOP.vhd:88]
INFO: [Synth 8-638] synthesizing module 'tratamientoseniales' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/tratamientoseniales.vhd:16]
	Parameter sensibilidad bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'sincronizador' declared at 'C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/sincronizador.vhd:4' bound to instance 'instanciasincronizador' of component 'sincronizador' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/tratamientoseniales.vhd:36]
INFO: [Synth 8-638] synthesizing module 'sincronizador' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/sincronizador.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sincronizador' (1#1) [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/sincronizador.vhd:11]
	Parameter sensibilidad bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'detectorflancos' declared at 'C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/detectorflancos.vhd:7' bound to instance 'instanciaflancos' of component 'detectorflancos' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/tratamientoseniales.vhd:41]
INFO: [Synth 8-638] synthesizing module 'detectorflancos' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/detectorflancos.vhd:16]
	Parameter sensibilidad bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'detectorflancos' (2#1) [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/detectorflancos.vhd:16]
INFO: [Synth 8-3491] module 'sincronizador' declared at 'C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/sincronizador.vhd:4' bound to instance 'instanciasincronizador' of component 'sincronizador' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/tratamientoseniales.vhd:36]
	Parameter sensibilidad bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'detectorflancos' declared at 'C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/detectorflancos.vhd:7' bound to instance 'instanciaflancos' of component 'detectorflancos' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/tratamientoseniales.vhd:41]
INFO: [Synth 8-3491] module 'sincronizador' declared at 'C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/sincronizador.vhd:4' bound to instance 'instanciasincronizador' of component 'sincronizador' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/tratamientoseniales.vhd:36]
	Parameter sensibilidad bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'detectorflancos' declared at 'C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/detectorflancos.vhd:7' bound to instance 'instanciaflancos' of component 'detectorflancos' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/tratamientoseniales.vhd:41]
INFO: [Synth 8-3491] module 'sincronizador' declared at 'C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/sincronizador.vhd:4' bound to instance 'instanciasincronizador' of component 'sincronizador' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/tratamientoseniales.vhd:36]
	Parameter sensibilidad bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'detectorflancos' declared at 'C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/detectorflancos.vhd:7' bound to instance 'instanciaflancos' of component 'detectorflancos' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/tratamientoseniales.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'tratamientoseniales' (3#1) [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/tratamientoseniales.vhd:16]
INFO: [Synth 8-3491] module 'monedero' declared at 'C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/monedero.vhd:34' bound to instance 'insta_monedero' of component 'monedero' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/TOP.vhd:96]
INFO: [Synth 8-638] synthesizing module 'monedero' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/monedero.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'monedero' (4#1) [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/monedero.vhd:47]
INFO: [Synth 8-3491] module 'Selector_producto' declared at 'C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/Selector_producto.vhd:7' bound to instance 'insta_Selector_producto' of component 'Selector_producto' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/TOP.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Selector_producto' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/Selector_producto.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Selector_producto' (5#1) [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/Selector_producto.vhd:17]
INFO: [Synth 8-3491] module 'motor_salida' declared at 'C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/motor_salida.vhd:6' bound to instance 'insta_motor_salida' of component 'motor_salida' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/TOP.vhd:115]
INFO: [Synth 8-638] synthesizing module 'motor_salida' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/motor_salida.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'motor_salida' (6#1) [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/motor_salida.vhd:14]
	Parameter frecuenciarelojKHz bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/FSM.vhd:11' bound to instance 'insta_fsm' of component 'FSM' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/TOP.vhd:122]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/FSM.vhd:31]
	Parameter frecuenciarelojKHz bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FSM' (7#1) [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/FSM.vhd:31]
INFO: [Synth 8-3491] module 'display' declared at 'C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/display.vhd:8' bound to instance 'insta_display' of component 'display' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/TOP.vhd:140]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/display.vhd:18]
INFO: [Synth 8-3491] module 'decodificador' declared at 'C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/decodificador.vhd:6' bound to instance 'instancia_decodificador' of component 'decodificador' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/display.vhd:34]
INFO: [Synth 8-638] synthesizing module 'decodificador' [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/decodificador.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'decodificador' (8#1) [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/decodificador.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/display.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'display' (9#1) [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/display.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'TOP' (10#1) [C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.srcs/sources_1/new/TOP.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1129.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1129.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1129.926 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1129.926 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/shuos/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/shuos/Desktop/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/shuos/Desktop/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1141.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1141.332 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1141.332 ; gain = 11.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1141.332 ; gain = 11.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1141.332 ; gain = 11.406
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s1 |                               01 |                               01
                      s3 |                               10 |                               11
                      s2 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1141.332 ; gain = 11.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 2     
	  20 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   9 Input    7 Bit        Muxes := 2     
	   5 Input    6 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 18    
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1141.332 ; gain = 11.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1141.332 ; gain = 11.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1144.027 ; gain = 14.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1154.926 ; gain = 25.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1154.926 ; gain = 25.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1154.926 ; gain = 25.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1154.926 ; gain = 25.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1154.926 ; gain = 25.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1154.926 ; gain = 25.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1154.926 ; gain = 25.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   139|
|3     |LUT1   |    22|
|4     |LUT2   |   206|
|5     |LUT3   |   153|
|6     |LUT4   |   192|
|7     |LUT5   |    45|
|8     |LUT6   |   123|
|9     |MUXF7  |     3|
|10    |FDCE   |    10|
|11    |FDRE   |   197|
|12    |IBUF   |    10|
|13    |OBUF   |    21|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1154.926 ; gain = 25.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1154.926 ; gain = 13.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1154.926 ; gain = 25.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1163.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1170.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a6d865f
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1170.477 ; gain = 40.551
INFO: [Common 17-1381] The checkpoint 'C:/Users/shuos/Desktop/TRABAJO_SED/TRABAJO_SED.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 17 12:55:57 2022...
