Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: PongNexys3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PongNexys3.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PongNexys3"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : PongNexys3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\ECE433\ECE433\Pong Project\Part2\Source Files\UniversalCounter2019fall.v" into library work
Parsing module <UniversalCounter2019fall>.
Analyzing Verilog file "E:\ECE433\ECE433\Pong Project\Part2\Source Files\ClockedNegativeOneShot.v" into library work
Parsing module <ClockedNegativeOneShot>.
Analyzing Verilog file "E:\ECE433\ECE433\Pong Project\Part2\Source Files\vsyncModule2019fallTemplate.v" into library work
Parsing module <vsyncModule2019fallTemplate>.
Analyzing Verilog file "E:\ECE433\ECE433\Pong Project\Part2\Source Files\hsyncModule2019fall.v" into library work
Parsing module <hsyncModule2019fall>.
Analyzing Verilog file "E:\ECE433\ECE433\Pong Project\Part2\Source Files\CRTClock2019Template.v" into library work
Parsing module <CRTClock2019Template>.
Analyzing Verilog file "E:\ECE433\ECE433\Pong Project\Part2\Source Files\Game2019fall.v" into library work
Parsing module <game2019fall>.
Analyzing Verilog file "E:\ECE433\ECE433\Pong Project\Part2\Source Files\CRTcontroller2019fall.v" into library work
Parsing module <CRTcontroller2019fall>.
INFO:HDLCompiler:693 - "E:\ECE433\ECE433\Pong Project\Part2\Source Files\CRTcontroller2019fall.v" Line 24. parameter declaration becomes local in CRTcontroller2019fall with formal parameter declaration list
INFO:HDLCompiler:693 - "E:\ECE433\ECE433\Pong Project\Part2\Source Files\CRTcontroller2019fall.v" Line 28. parameter declaration becomes local in CRTcontroller2019fall with formal parameter declaration list
Analyzing Verilog file "E:\ECE433\ECE433\Pong Project\Part2\Source Files\PongGame2019fall_JJS_JJS.v" into library work
Parsing module <PongNexys3>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <PongNexys3>.

Elaborating module <CRTcontroller2019fall>.

Elaborating module <hsyncModule2019fall>.

Elaborating module <ClockedNegativeOneShot>.

Elaborating module <UniversalCounter2019fall>.

Elaborating module <vsyncModule2019fallTemplate>.

Elaborating module <CRTClock2019Template>.

Elaborating module <game2019fall>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PongNexys3>.
    Related source file is "E:\ECE433\ECE433\Pong Project\Part2\Source Files\PongGame2019fall_JJS_JJS.v".
        NumberofPixels = 10'b1010000000
        NumberofLines = 10'b0111100000
        SystemClock = 10'b0001100100
        CRTClock = 10'b0000011001
    Summary:
	no macro.
Unit <PongNexys3> synthesized.

Synthesizing Unit <CRTcontroller2019fall>.
    Related source file is "E:\ECE433\ECE433\Pong Project\Part2\Source Files\CRTcontroller2019fall.v".
        ResolutionSize = 10
        SystemClockSize = 10
    Summary:
	no macro.
Unit <CRTcontroller2019fall> synthesized.

Synthesizing Unit <hsyncModule2019fall>.
    Related source file is "E:\ECE433\ECE433\Pong Project\Part2\Source Files\hsyncModule2019fall.v".
        xresolution = 10
INFO:Xst:3210 - "E:\ECE433\ECE433\Pong Project\Part2\Source Files\hsyncModule2019fall.v" line 35: Output port <TerminalCount> of the instance <XPositionCounter> is unconnected or connected to loadless signal.
    Found 10-bit comparator lessequal for signal <n0005> created at line 27
    Found 10-bit comparator lessequal for signal <n0008> created at line 27
    Summary:
	inferred   2 Comparator(s).
Unit <hsyncModule2019fall> synthesized.

Synthesizing Unit <ClockedNegativeOneShot>.
    Related source file is "E:\ECE433\ECE433\Pong Project\Part2\Source Files\ClockedNegativeOneShot.v".
        State0 = 0
        State1 = 1
        State2 = 2
        State3 = 3
    Found 2-bit register for signal <State>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | CLOCK (rising_edge)                            |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 01                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <ClockedNegativeOneShot> synthesized.

Synthesizing Unit <UniversalCounter2019fall>.
    Related source file is "E:\ECE433\ECE433\Pong Project\Part2\Source Files\UniversalCounter2019fall.v".
        length = 10
    Found 10-bit register for signal <Q>.
    Found 10-bit subtractor for signal <Q[9]_GND_5_o_sub_9_OUT> created at line 27.
    Found 10-bit adder for signal <Q[9]_GND_5_o_add_5_OUT> created at line 24.
    Found 1-bit 4-to-1 multiplexer for signal <TerminalCount> created at line 21.
    Found 10-bit comparator lessequal for signal <n0002> created at line 23
    Found 10-bit comparator equal for signal <Q[9]_BeginCount[9]_equal_8_o> created at line 26
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <UniversalCounter2019fall> synthesized.

Synthesizing Unit <vsyncModule2019fallTemplate>.
    Related source file is "E:\ECE433\ECE433\Pong Project\Part2\Source Files\vsyncModule2019fallTemplate.v".
        yresolution = 10
INFO:Xst:3210 - "E:\ECE433\ECE433\Pong Project\Part2\Source Files\vsyncModule2019fallTemplate.v" line 35: Output port <TerminalCount> of the instance <YPositionCounter> is unconnected or connected to loadless signal.
    Found 10-bit comparator greater for signal <ActiveVideo[9]_ycount[9]_LessThan_6_o> created at line 25
    Found 10-bit comparator lessequal for signal <n0007> created at line 25
    Summary:
	inferred   2 Comparator(s).
Unit <vsyncModule2019fallTemplate> synthesized.

Synthesizing Unit <CRTClock2019Template>.
    Related source file is "E:\ECE433\ECE433\Pong Project\Part2\Source Files\CRTClock2019Template.v".
        SystemClockSize = 10
    Found 16-bit register for signal <PixelCount>.
    Found 1-bit register for signal <PixelClock>.
    Found 16-bit adder for signal <PixelCount[15]_GND_7_o_add_4_OUT> created at line 29.
    Found 16-bit comparator equal for signal <GND_7_o_GND_7_o_equal_4_o> created at line 24
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <CRTClock2019Template> synthesized.

Synthesizing Unit <div_10u_11u>.
    Related source file is "".
    Found 20-bit adder for signal <n0448> created at line 0.
    Found 20-bit adder for signal <GND_8_o_b[10]_add_3_OUT> created at line 0.
    Found 19-bit adder for signal <n0452> created at line 0.
    Found 19-bit adder for signal <GND_8_o_b[10]_add_5_OUT> created at line 0.
    Found 18-bit adder for signal <n0456> created at line 0.
    Found 18-bit adder for signal <GND_8_o_b[10]_add_7_OUT> created at line 0.
    Found 17-bit adder for signal <n0460> created at line 0.
    Found 17-bit adder for signal <GND_8_o_b[10]_add_9_OUT> created at line 0.
    Found 16-bit adder for signal <n0464> created at line 0.
    Found 16-bit adder for signal <GND_8_o_b[10]_add_11_OUT> created at line 0.
    Found 15-bit adder for signal <n0468> created at line 0.
    Found 15-bit adder for signal <GND_8_o_b[10]_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <n0472> created at line 0.
    Found 14-bit adder for signal <GND_8_o_b[10]_add_15_OUT> created at line 0.
    Found 13-bit adder for signal <n0476> created at line 0.
    Found 13-bit adder for signal <GND_8_o_b[10]_add_17_OUT> created at line 0.
    Found 12-bit adder for signal <n0480> created at line 0.
    Found 12-bit adder for signal <GND_8_o_b[10]_add_19_OUT> created at line 0.
    Found 21-bit adder for signal <GND_8_o_b[10]_add_1_OUT> created at line 0.
    Found 21-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0011> created at line 0
    Summary:
	inferred  19 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred 100 Multiplexer(s).
Unit <div_10u_11u> synthesized.

Synthesizing Unit <game2019fall>.
    Related source file is "E:\ECE433\ECE433\Pong Project\Part2\Source Files\Game2019fall.v".
    Found 3-bit register for signal <quadBr>.
    Found 9-bit register for signal <paddlePosition>.
    Found 10-bit register for signal <ballX>.
    Found 9-bit register for signal <ballY>.
    Found 1-bit register for signal <bounceX>.
    Found 1-bit register for signal <bounceY>.
    Found 6-bit register for signal <missTimer>.
    Found 1-bit register for signal <ballXdir>.
    Found 1-bit register for signal <ballYdir>.
    Found 3-bit register for signal <quadAr>.
    Found 9-bit subtractor for signal <paddlePosition[8]_GND_9_o_sub_10_OUT> created at line 34.
    Found 10-bit subtractor for signal <ballX[9]_GND_9_o_sub_22_OUT> created at line 66.
    Found 9-bit subtractor for signal <ballY[8]_GND_9_o_sub_25_OUT> created at line 71.
    Found 6-bit subtractor for signal <missTimer[5]_GND_9_o_sub_59_OUT> created at line 123.
    Found 10-bit adder for signal <ballX[9]_GND_9_o_add_20_OUT> created at line 64.
    Found 9-bit adder for signal <ballY[8]_GND_9_o_add_23_OUT> created at line 69.
    Found 10-bit adder for signal <n0166> created at line 88.
    Found 10-bit adder for signal <n0167> created at line 88.
    Found 11-bit adder for signal <n0169> created at line 89.
    Found 10-bit adder for signal <n0171> created at line 89.
    Found 9-bit comparator lessequal for signal <paddlePosition[8]_PWR_10_o_LessThan_6_o> created at line 27
    Found 9-bit comparator lessequal for signal <GND_9_o_paddlePosition[8]_LessThan_9_o> created at line 33
    Found 10-bit comparator greater for signal <xpos[9]_PWR_10_o_LessThan_35_o> created at line 82
    Found 10-bit comparator greater for signal <ypos[9]_GND_9_o_LessThan_36_o> created at line 82
    Found 10-bit comparator lessequal for signal <n0040> created at line 83
    Found 10-bit comparator lessequal for signal <n0043> created at line 84
    Found 10-bit comparator lessequal for signal <n0046> created at line 85
    Found 10-bit comparator lessequal for signal <n0049> created at line 86
    Found 10-bit comparator lessequal for signal <n0056> created at line 88
    Found 10-bit comparator lessequal for signal <n0059> created at line 88
    Found 10-bit comparator lessequal for signal <n0062> created at line 88
    Found 10-bit comparator lessequal for signal <n0065> created at line 88
    Found 10-bit comparator lessequal for signal <n0068> created at line 89
    Found 11-bit comparator lessequal for signal <n0071> created at line 89
    Found 10-bit comparator lessequal for signal <n0074> created at line 89
    Found 10-bit comparator lessequal for signal <n0078> created at line 89
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <game2019fall> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 30
 10-bit adder                                          : 3
 10-bit addsub                                         : 3
 11-bit adder                                          : 1
 12-bit adder                                          : 2
 13-bit adder                                          : 2
 14-bit adder                                          : 2
 15-bit adder                                          : 2
 16-bit adder                                          : 3
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 19-bit adder                                          : 2
 20-bit adder                                          : 2
 21-bit adder                                          : 1
 6-bit subtractor                                      : 1
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 1
# Registers                                            : 14
 1-bit register                                        : 5
 10-bit register                                       : 3
 16-bit register                                       : 1
 3-bit register                                        : 2
 6-bit register                                        : 1
 9-bit register                                        : 2
# Comparators                                          : 36
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 16
 11-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 125
 1-bit 2-to-1 multiplexer                              : 100
 1-bit 4-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 19
 16-bit 2-to-1 multiplexer                             : 2
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2
# Xors                                                 : 5
 1-bit xor2                                            : 4
 1-bit xor4                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <game2019fall>.
The following registers are absorbed into counter <missTimer>: 1 register on signal <missTimer>.
Unit <game2019fall> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 20
 10-bit adder                                          : 4
 10-bit adder carry in                                 : 9
 10-bit addsub                                         : 3
 11-bit adder                                          : 1
 16-bit adder                                          : 1
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 1
# Counters                                             : 1
 6-bit down counter                                    : 1
# Registers                                            : 75
 Flip-Flops                                            : 75
# Comparators                                          : 36
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 16
 11-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 125
 1-bit 2-to-1 multiplexer                              : 100
 1-bit 4-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 19
 16-bit 2-to-1 multiplexer                             : 2
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2
# Xors                                                 : 5
 1-bit xor2                                            : 4
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <VGAdisplay/hsyncModule/FSM_0> on signal <State[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 01    | 001
 00    | 010
 11    | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <VGAdisplay/vsyncUnit/FSM_0> on signal <State[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 01    | 001
 00    | 010
 11    | 100
-------------------
WARNING:Xst:1710 - FF/Latch <paddlePosition_0> (without init value) has a constant value of 0 in block <game2019fall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <paddlePosition_1> (without init value) has a constant value of 0 in block <game2019fall>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <PongNexys3> ...

Optimizing unit <game2019fall> ...

Optimizing unit <hsyncModule2019fall> ...

Optimizing unit <UniversalCounter2019fall> ...

Optimizing unit <vsyncModule2019fallTemplate> ...

Optimizing unit <CRTClock2019Template> ...
WARNING:Xst:1710 - FF/Latch <gameUnit/ballY_0> (without init value) has a constant value of 0 in block <PongNexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gameUnit/ballX_0> (without init value) has a constant value of 0 in block <PongNexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGAdisplay/CRTclockUnit/PixelCount_15> (without init value) has a constant value of 0 in block <PongNexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGAdisplay/CRTclockUnit/PixelCount_14> (without init value) has a constant value of 0 in block <PongNexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGAdisplay/CRTclockUnit/PixelCount_13> (without init value) has a constant value of 0 in block <PongNexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGAdisplay/CRTclockUnit/PixelCount_12> (without init value) has a constant value of 0 in block <PongNexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGAdisplay/CRTclockUnit/PixelCount_11> (without init value) has a constant value of 0 in block <PongNexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGAdisplay/CRTclockUnit/PixelCount_10> (without init value) has a constant value of 0 in block <PongNexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGAdisplay/CRTclockUnit/PixelCount_9> (without init value) has a constant value of 0 in block <PongNexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGAdisplay/CRTclockUnit/PixelCount_8> (without init value) has a constant value of 0 in block <PongNexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGAdisplay/CRTclockUnit/PixelCount_7> (without init value) has a constant value of 0 in block <PongNexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGAdisplay/CRTclockUnit/PixelCount_6> (without init value) has a constant value of 0 in block <PongNexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGAdisplay/CRTclockUnit/PixelCount_5> (without init value) has a constant value of 0 in block <PongNexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGAdisplay/CRTclockUnit/PixelCount_4> (without init value) has a constant value of 0 in block <PongNexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGAdisplay/CRTclockUnit/PixelCount_3> (without init value) has a constant value of 0 in block <PongNexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGAdisplay/CRTclockUnit/PixelCount_2> (without init value) has a constant value of 0 in block <PongNexys3>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <gameUnit/ballY_1> in Unit <PongNexys3> is equivalent to the following FF/Latch, which will be removed : <gameUnit/ballX_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PongNexys3, actual ratio is 3.
FlipFlop VGAdisplay/vsyncUnit/YPositionCounter/Q_4 has been replicated 1 time(s)
FlipFlop VGAdisplay/vsyncUnit/YPositionCounter/Q_5 has been replicated 1 time(s)
FlipFlop VGAdisplay/vsyncUnit/YPositionCounter/Q_7 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <PongNexys3> :
	Found 2-bit shift register for signal <gameUnit/quadAr_1>.
	Found 2-bit shift register for signal <gameUnit/quadBr_1>.
Unit <PongNexys3> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 65
 Flip-Flops                                            : 65
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PongNexys3.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 373
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 1
#      LUT2                        : 34
#      LUT3                        : 32
#      LUT4                        : 78
#      LUT5                        : 72
#      LUT6                        : 92
#      MUXCY                       : 48
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 2
# FlipFlops/Latches                : 67
#      FD                          : 10
#      FDE                         : 32
#      FDR                         : 4
#      FDRE                        : 17
#      FDS                         : 2
#      FDSE                        : 2
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 3
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              67  out of  18224     0%  
 Number of Slice LUTs:                  317  out of   9112     3%  
    Number used as Logic:               315  out of   9112     3%  
    Number used as Memory:                2  out of   2176     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    323
   Number with an unused Flip Flop:     256  out of    323    79%  
   Number with an unused LUT:             6  out of    323     1%  
   Number of fully used LUT-FF pairs:    61  out of    323    18%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 69    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.865ns (Maximum Frequency: 145.664MHz)
   Minimum input arrival time before clock: 4.415ns
   Maximum output required time after clock: 9.913ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 6.865ns (frequency: 145.664MHz)
  Total number of paths / destination ports: 10958 / 120
-------------------------------------------------------------------------
Delay:               6.865ns (Levels of Logic = 6)
  Source:            VGAdisplay/vsyncUnit/YPositionCounter/Q_9 (FF)
  Destination:       VGAdisplay/vsyncUnit/YPositionCounter/Q_9 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: VGAdisplay/vsyncUnit/YPositionCounter/Q_9 to VGAdisplay/vsyncUnit/YPositionCounter/Q_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             15   0.447   1.326  VGAdisplay/vsyncUnit/YPositionCounter/Q_9 (VGAdisplay/vsyncUnit/YPositionCounter/Q_9)
     LUT5:I0->O            1   0.203   0.580  VGAdisplay/vsyncUnit/YPositionCounter/Q[9]_BeginCount[9]_equal_8_o10_SW0 (N18)
     LUT6:I5->O           18   0.205   1.278  VGAdisplay/vsyncUnit/YPositionCounter/Q[9]_BeginCount[9]_equal_8_o10 (VGAdisplay/vsyncUnit/YPositionCounter/Q[9]_BeginCount[9]_equal_8_o)
     LUT5:I2->O            1   0.205   0.580  VGAdisplay/vsyncUnit/YPositionCounter/Mmux_NextQ_rs_cy<3>11_SW0 (N106)
     LUT6:I5->O            6   0.205   0.745  VGAdisplay/vsyncUnit/YPositionCounter/Mmux_NextQ_rs_cy<3>11 (VGAdisplay/vsyncUnit/YPositionCounter/Mmux_NextQ_rs_cy<3>)
     LUT6:I5->O            1   0.205   0.580  VGAdisplay/vsyncUnit/YPositionCounter/Mmux_NextQ[9]_BeginCount[9]_mux_2_OUT101_SW0 (N113)
     LUT6:I5->O            1   0.205   0.000  VGAdisplay/vsyncUnit/YPositionCounter/Mmux_NextQ[9]_BeginCount[9]_mux_2_OUT101 (VGAdisplay/vsyncUnit/YPositionCounter/NextQ[9]_BeginCount[9]_mux_2_OUT<9>)
     FDE:D                     0.102          VGAdisplay/vsyncUnit/YPositionCounter/Q_9
    ----------------------------------------
    Total                      6.865ns (1.777ns logic, 5.088ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 73 / 71
-------------------------------------------------------------------------
Offset:              4.415ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       VGAdisplay/vsyncUnit/YPositionCounter/Q_0 (FF)
  Destination Clock: Clock rising

  Data Path: Reset to VGAdisplay/vsyncUnit/YPositionCounter/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            47   1.222   1.733  Reset_IBUF (Reset_IBUF)
     LUT3:I0->O           13   0.205   0.932  VGAdisplay/vsyncUnit/YPositionCounter/_n0036_inv1 (VGAdisplay/vsyncUnit/YPositionCounter/_n0036_inv)
     FDE:CE                    0.322          VGAdisplay/vsyncUnit/YPositionCounter/Q_0
    ----------------------------------------
    Total                      4.415ns (1.749ns logic, 2.666ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 1653 / 6
-------------------------------------------------------------------------
Offset:              9.913ns (Levels of Logic = 7)
  Source:            gameUnit/ballY_1 (FF)
  Destination:       blue<0> (PAD)
  Source Clock:      Clock rising

  Data Path: gameUnit/ballY_1 to blue<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            27   0.447   1.221  gameUnit/ballY_1 (gameUnit/ballY_1)
     LUT5:I4->O            4   0.205   0.684  gameUnit/Madd_n0169_cy<5>11 (gameUnit/Madd_n0169_cy<5>)
     LUT5:I4->O            2   0.205   0.961  gameUnit/Madd_n0169_xor<9>11 (gameUnit/n0169<9>)
     LUT5:I0->O            0   0.203   0.000  gameUnit/Mcompar_GND_9_o_BUS_0006_LessThan_49_o_lutdi4 (gameUnit/Mcompar_GND_9_o_BUS_0006_LessThan_49_o_lutdi4)
     MUXCY:DI->O           9   0.339   1.077  gameUnit/Mcompar_GND_9_o_BUS_0006_LessThan_49_o_cy<4> (gameUnit/GND_9_o_BUS_0006_LessThan_49_o)
     LUT4:I0->O            3   0.203   1.015  gameUnit/ball1 (gameUnit/ball)
     LUT6:I0->O            1   0.203   0.579  gameUnit/blue<0> (blue_0_OBUF)
     OBUF:I->O                 2.571          blue_0_OBUF (blue<0>)
    ----------------------------------------
    Total                      9.913ns (4.376ns logic, 5.537ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    6.865|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.31 secs
 
--> 

Total memory usage is 4502976 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    4 (   0 filtered)

