

# ğŸ”§ SPI Master Interface â€“ VHDL Design & Simulation ğŸŒŸ

A complete **VHDL implementation and simulation** of a **Serial Peripheral Interface (SPI) Master**. This project demonstrates digital communication protocol design using a **Finite State Machine (FSM)** model in VHDL with **CPOL = 0** and **CPHA = 1**.

---


### ğŸ“· Demo Snapshot

![Screenshot](https://github.com/user-attachments/assets/48bb4e5b-787e-4ca7-bfe3-35e23e5639f2)

---

## ğŸ”Œ About SPI (Serial Peripheral Interface)

> SPI is a synchronous, full-duplex communication protocol widely used in embedded systems for interfacing peripherals like sensors, ADCs, memory, and display controllers.

### ğŸ“š Key SPI Concepts:

| Signal | Direction | Description                              |
|--------|-----------|------------------------------------------|
| **SCLK** | Output    | Serial Clock â€“ Drives timing (synchronous) |
| **MOSI** | Output    | Master Out Slave In â€“ Data from Master   |
| **MISO** | Input     | Master In Slave Out â€“ Data from Slave    |
| **SSÌ… (CS)** | Output    | Slave Select â€“ Activates the slave device |

---

### ğŸ§  Why Use SPI?

âœ… **Full Duplex Communication**  
âœ… **Faster than UART & I2C** (16â€“32 Mbps typical)  
âœ… **Supports Multiple Slaves**  
âœ… **Widely Supported in ICs**  

âš ï¸ **More Pin Usage**  
âš ï¸ **Not Ideal for Long Distances**  
âš ï¸ **Many Variants and Modes**  

---

## âš™ï¸ SPI Modes (CPOL / CPHA)

| **Mode** | **CPOL** | **CPHA** | **Clock Idle** | **Sampling Edge**        |
|----------|----------|----------|----------------|---------------------------|
| 0        | 0        | 0        | LOW            | Rising Edge               |
| 1 âœ…     | 0        | 1        | LOW            | Falling Edge *(Used)*     |
| 2        | 1        | 0        | HIGH           | Falling Edge              |
| 3        | 1        | 1        | HIGH           | Rising Edge               |

> ğŸ“ *This project uses SPI Mode 1: CPOL = 0, CPHA = 1.*

---

## ğŸ› ï¸ Project Features

- âœ… SPI Master designed as a **finite state machine (FSM)** in VHDL  
- âœ… Fully simulated using **Vivado testbench**  
- âœ… Data transmitted and received using `sndData` and `rcvData` signals  
- âœ… Simulated 8-bit transfer (configurable via `USPI_SIZE` generic)  
- âœ… Clean timing and signal transitions observed in waveform

---

## ğŸ§± FSM State Overview

| **State**      | **Description**                                 |
|----------------|-------------------------------------------------|
| `sidle`        | Idle, waits for `start = 1`                     |
| `sstartx`      | Initializes write buffer                        |
| `sstart_lo`    | Drives first bit of data and sets clock high    |
| `sclk_hi`      | Transfers MSB, shifts output                    |
| `sclk_lo`      | Receives data on falling edge                  |
| `sstop_hi`     | Sends final bit                                 |
| `sstop_lo`     | Deselects slave, returns to idle                |

---

## ğŸ§ª Simulation Setup

### âœ… Testbench Highlights

- Simulates clock (`bclk`), reset (`resetn`), start control, and `sdi/sdo` logic  
- Uses a **clock divider** to make SPI clock observable in simulation  
- Implements data loopback (e.g., `sdi <= NOT sdo`)  
- Tests transmission of `x"5A"` from master to (simulated) slave

```vhdl
signal sndData : std_logic_vector(7 downto 0) := x"5A";
signal rcvData : std_logic_vector(7 downto 0);
- ğŸ§ª **Debugging Tools:** Logic Analyzer, ILA (Integrated Logic Analyzer)
- ğŸ“Š **Visualization:** Vivado Waveform Viewer

---

âœ… Transmission complete when done = '1'

| **Tool**        | **Description**                             |
| --------------- | ------------------------------------------- |
| ğŸ§  FPGA Target  | ZYNQ-7000 SoC (Xilinx) *(for hardware use)* |
| ğŸ’¾ HDL Language | VHDL                                        |
| ğŸ§ª Testbench    | Written in VHDL                             |
| ğŸ› ï¸ Simulator   | Vivado Simulation & Waveform Viewer         |
| ğŸ“ FSM Tool     | FiZZiM *(for FSM design & visualization)*   |

ğŸ“Œ Result & Conclusion
âœ… Successfully simulated an SPI Master in VHDL using a structured FSM
âœ… Verified 8-bit SPI Mode 1 (CPOL=0, CPHA=1) communication
âœ… Demonstrated timing accuracy and FSM transitions
âœ… Ready for integration with real hardware or IP cores


