add_file_target(FILE logicbox.sim.v SCANNER_TYPE verilog)
v2x_test_both(NAME logicbox TOP_MODULE logicbox)
