
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nsenter_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401528 <.init>:
  401528:	stp	x29, x30, [sp, #-16]!
  40152c:	mov	x29, sp
  401530:	bl	4019b0 <ferror@plt+0x60>
  401534:	ldp	x29, x30, [sp], #16
  401538:	ret

Disassembly of section .plt:

0000000000401540 <memcpy@plt-0x20>:
  401540:	stp	x16, x30, [sp, #-16]!
  401544:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401548:	ldr	x17, [x16, #4088]
  40154c:	add	x16, x16, #0xff8
  401550:	br	x17
  401554:	nop
  401558:	nop
  40155c:	nop

0000000000401560 <memcpy@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401564:	ldr	x17, [x16]
  401568:	add	x16, x16, #0x0
  40156c:	br	x17

0000000000401570 <_exit@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401574:	ldr	x17, [x16, #8]
  401578:	add	x16, x16, #0x8
  40157c:	br	x17

0000000000401580 <setuid@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401584:	ldr	x17, [x16, #16]
  401588:	add	x16, x16, #0x10
  40158c:	br	x17

0000000000401590 <strtoul@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401594:	ldr	x17, [x16, #24]
  401598:	add	x16, x16, #0x18
  40159c:	br	x17

00000000004015a0 <strlen@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4015a4:	ldr	x17, [x16, #32]
  4015a8:	add	x16, x16, #0x20
  4015ac:	br	x17

00000000004015b0 <fputs@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4015b4:	ldr	x17, [x16, #40]
  4015b8:	add	x16, x16, #0x28
  4015bc:	br	x17

00000000004015c0 <exit@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4015c4:	ldr	x17, [x16, #48]
  4015c8:	add	x16, x16, #0x30
  4015cc:	br	x17

00000000004015d0 <dup@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4015d4:	ldr	x17, [x16, #56]
  4015d8:	add	x16, x16, #0x38
  4015dc:	br	x17

00000000004015e0 <fchdir@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4015e4:	ldr	x17, [x16, #64]
  4015e8:	add	x16, x16, #0x40
  4015ec:	br	x17

00000000004015f0 <execl@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4015f4:	ldr	x17, [x16, #72]
  4015f8:	add	x16, x16, #0x48
  4015fc:	br	x17

0000000000401600 <strtod@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401604:	ldr	x17, [x16, #80]
  401608:	add	x16, x16, #0x50
  40160c:	br	x17

0000000000401610 <__cxa_atexit@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401614:	ldr	x17, [x16, #88]
  401618:	add	x16, x16, #0x58
  40161c:	br	x17

0000000000401620 <fputc@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401624:	ldr	x17, [x16, #96]
  401628:	add	x16, x16, #0x60
  40162c:	br	x17

0000000000401630 <kill@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401634:	ldr	x17, [x16, #104]
  401638:	add	x16, x16, #0x68
  40163c:	br	x17

0000000000401640 <fork@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401644:	ldr	x17, [x16, #112]
  401648:	add	x16, x16, #0x70
  40164c:	br	x17

0000000000401650 <snprintf@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401654:	ldr	x17, [x16, #120]
  401658:	add	x16, x16, #0x78
  40165c:	br	x17

0000000000401660 <localeconv@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401664:	ldr	x17, [x16, #128]
  401668:	add	x16, x16, #0x80
  40166c:	br	x17

0000000000401670 <fileno@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401674:	ldr	x17, [x16, #136]
  401678:	add	x16, x16, #0x88
  40167c:	br	x17

0000000000401680 <getpid@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401684:	ldr	x17, [x16, #144]
  401688:	add	x16, x16, #0x90
  40168c:	br	x17

0000000000401690 <malloc@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401694:	ldr	x17, [x16, #152]
  401698:	add	x16, x16, #0x98
  40169c:	br	x17

00000000004016a0 <open@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4016a4:	ldr	x17, [x16, #160]
  4016a8:	add	x16, x16, #0xa0
  4016ac:	br	x17

00000000004016b0 <__strtol_internal@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4016b4:	ldr	x17, [x16, #168]
  4016b8:	add	x16, x16, #0xa8
  4016bc:	br	x17

00000000004016c0 <strncmp@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4016c4:	ldr	x17, [x16, #176]
  4016c8:	add	x16, x16, #0xb0
  4016cc:	br	x17

00000000004016d0 <bindtextdomain@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4016d4:	ldr	x17, [x16, #184]
  4016d8:	add	x16, x16, #0xb8
  4016dc:	br	x17

00000000004016e0 <__libc_start_main@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4016e4:	ldr	x17, [x16, #192]
  4016e8:	add	x16, x16, #0xc0
  4016ec:	br	x17

00000000004016f0 <fgetc@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4016f4:	ldr	x17, [x16, #200]
  4016f8:	add	x16, x16, #0xc8
  4016fc:	br	x17

0000000000401700 <__strtoul_internal@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401704:	ldr	x17, [x16, #208]
  401708:	add	x16, x16, #0xd0
  40170c:	br	x17

0000000000401710 <__xpg_basename@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401714:	ldr	x17, [x16, #216]
  401718:	add	x16, x16, #0xd8
  40171c:	br	x17

0000000000401720 <strdup@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401724:	ldr	x17, [x16, #224]
  401728:	add	x16, x16, #0xe0
  40172c:	br	x17

0000000000401730 <close@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401734:	ldr	x17, [x16, #232]
  401738:	add	x16, x16, #0xe8
  40173c:	br	x17

0000000000401740 <__gmon_start__@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401744:	ldr	x17, [x16, #240]
  401748:	add	x16, x16, #0xf0
  40174c:	br	x17

0000000000401750 <abort@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401754:	ldr	x17, [x16, #248]
  401758:	add	x16, x16, #0xf8
  40175c:	br	x17

0000000000401760 <setgid@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401764:	ldr	x17, [x16, #256]
  401768:	add	x16, x16, #0x100
  40176c:	br	x17

0000000000401770 <textdomain@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401774:	ldr	x17, [x16, #264]
  401778:	add	x16, x16, #0x108
  40177c:	br	x17

0000000000401780 <getopt_long@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401784:	ldr	x17, [x16, #272]
  401788:	add	x16, x16, #0x110
  40178c:	br	x17

0000000000401790 <execvp@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401794:	ldr	x17, [x16, #280]
  401798:	add	x16, x16, #0x118
  40179c:	br	x17

00000000004017a0 <strcmp@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4017a4:	ldr	x17, [x16, #288]
  4017a8:	add	x16, x16, #0x120
  4017ac:	br	x17

00000000004017b0 <warn@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4017b4:	ldr	x17, [x16, #296]
  4017b8:	add	x16, x16, #0x128
  4017bc:	br	x17

00000000004017c0 <__ctype_b_loc@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4017c4:	ldr	x17, [x16, #304]
  4017c8:	add	x16, x16, #0x130
  4017cc:	br	x17

00000000004017d0 <strtol@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4017d4:	ldr	x17, [x16, #312]
  4017d8:	add	x16, x16, #0x138
  4017dc:	br	x17

00000000004017e0 <free@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4017e4:	ldr	x17, [x16, #320]
  4017e8:	add	x16, x16, #0x140
  4017ec:	br	x17

00000000004017f0 <vasprintf@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4017f4:	ldr	x17, [x16, #328]
  4017f8:	add	x16, x16, #0x148
  4017fc:	br	x17

0000000000401800 <strndup@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401804:	ldr	x17, [x16, #336]
  401808:	add	x16, x16, #0x150
  40180c:	br	x17

0000000000401810 <strspn@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401814:	ldr	x17, [x16, #344]
  401818:	add	x16, x16, #0x158
  40181c:	br	x17

0000000000401820 <strchr@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401824:	ldr	x17, [x16, #352]
  401828:	add	x16, x16, #0x160
  40182c:	br	x17

0000000000401830 <setgroups@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401834:	ldr	x17, [x16, #360]
  401838:	add	x16, x16, #0x168
  40183c:	br	x17

0000000000401840 <fflush@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401844:	ldr	x17, [x16, #368]
  401848:	add	x16, x16, #0x170
  40184c:	br	x17

0000000000401850 <strcpy@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401854:	ldr	x17, [x16, #376]
  401858:	add	x16, x16, #0x178
  40185c:	br	x17

0000000000401860 <chroot@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401864:	ldr	x17, [x16, #384]
  401868:	add	x16, x16, #0x180
  40186c:	br	x17

0000000000401870 <setns@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401874:	ldr	x17, [x16, #392]
  401878:	add	x16, x16, #0x188
  40187c:	br	x17

0000000000401880 <warnx@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401884:	ldr	x17, [x16, #400]
  401888:	add	x16, x16, #0x190
  40188c:	br	x17

0000000000401890 <dcgettext@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401894:	ldr	x17, [x16, #408]
  401898:	add	x16, x16, #0x198
  40189c:	br	x17

00000000004018a0 <errx@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4018a4:	ldr	x17, [x16, #416]
  4018a8:	add	x16, x16, #0x1a0
  4018ac:	br	x17

00000000004018b0 <strcspn@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4018b4:	ldr	x17, [x16, #424]
  4018b8:	add	x16, x16, #0x1a8
  4018bc:	br	x17

00000000004018c0 <printf@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4018c4:	ldr	x17, [x16, #432]
  4018c8:	add	x16, x16, #0x1b0
  4018cc:	br	x17

00000000004018d0 <__assert_fail@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4018d4:	ldr	x17, [x16, #440]
  4018d8:	add	x16, x16, #0x1b8
  4018dc:	br	x17

00000000004018e0 <__errno_location@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4018e4:	ldr	x17, [x16, #448]
  4018e8:	add	x16, x16, #0x1c0
  4018ec:	br	x17

00000000004018f0 <getenv@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x156b0>
  4018f4:	ldr	x17, [x16, #456]
  4018f8:	add	x16, x16, #0x1c8
  4018fc:	br	x17

0000000000401900 <__xstat@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401904:	ldr	x17, [x16, #464]
  401908:	add	x16, x16, #0x1d0
  40190c:	br	x17

0000000000401910 <waitpid@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401914:	ldr	x17, [x16, #472]
  401918:	add	x16, x16, #0x1d8
  40191c:	br	x17

0000000000401920 <fprintf@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401924:	ldr	x17, [x16, #480]
  401928:	add	x16, x16, #0x1e0
  40192c:	br	x17

0000000000401930 <err@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401934:	ldr	x17, [x16, #488]
  401938:	add	x16, x16, #0x1e8
  40193c:	br	x17

0000000000401940 <setlocale@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401944:	ldr	x17, [x16, #496]
  401948:	add	x16, x16, #0x1f0
  40194c:	br	x17

0000000000401950 <ferror@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x156b0>
  401954:	ldr	x17, [x16, #504]
  401958:	add	x16, x16, #0x1f8
  40195c:	br	x17

Disassembly of section .text:

0000000000401960 <.text>:
  401960:	mov	x29, #0x0                   	// #0
  401964:	mov	x30, #0x0                   	// #0
  401968:	mov	x5, x0
  40196c:	ldr	x1, [sp]
  401970:	add	x2, sp, #0x8
  401974:	mov	x6, sp
  401978:	movz	x0, #0x0, lsl #48
  40197c:	movk	x0, #0x0, lsl #32
  401980:	movk	x0, #0x40, lsl #16
  401984:	movk	x0, #0x1e2c
  401988:	movz	x3, #0x0, lsl #48
  40198c:	movk	x3, #0x0, lsl #32
  401990:	movk	x3, #0x40, lsl #16
  401994:	movk	x3, #0x46f8
  401998:	movz	x4, #0x0, lsl #48
  40199c:	movk	x4, #0x0, lsl #32
  4019a0:	movk	x4, #0x40, lsl #16
  4019a4:	movk	x4, #0x4778
  4019a8:	bl	4016e0 <__libc_start_main@plt>
  4019ac:	bl	401750 <abort@plt>
  4019b0:	adrp	x0, 416000 <ferror@plt+0x146b0>
  4019b4:	ldr	x0, [x0, #4064]
  4019b8:	cbz	x0, 4019c0 <ferror@plt+0x70>
  4019bc:	b	401740 <__gmon_start__@plt>
  4019c0:	ret
  4019c4:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4019c8:	add	x0, x0, #0x2e0
  4019cc:	adrp	x1, 417000 <ferror@plt+0x156b0>
  4019d0:	add	x1, x1, #0x2e0
  4019d4:	cmp	x0, x1
  4019d8:	b.eq	401a0c <ferror@plt+0xbc>  // b.none
  4019dc:	stp	x29, x30, [sp, #-32]!
  4019e0:	mov	x29, sp
  4019e4:	adrp	x0, 404000 <ferror@plt+0x26b0>
  4019e8:	ldr	x0, [x0, #1960]
  4019ec:	str	x0, [sp, #24]
  4019f0:	mov	x1, x0
  4019f4:	cbz	x1, 401a04 <ferror@plt+0xb4>
  4019f8:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4019fc:	add	x0, x0, #0x2e0
  401a00:	blr	x1
  401a04:	ldp	x29, x30, [sp], #32
  401a08:	ret
  401a0c:	ret
  401a10:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401a14:	add	x0, x0, #0x2e0
  401a18:	adrp	x1, 417000 <ferror@plt+0x156b0>
  401a1c:	add	x1, x1, #0x2e0
  401a20:	sub	x0, x0, x1
  401a24:	lsr	x1, x0, #63
  401a28:	add	x0, x1, x0, asr #3
  401a2c:	cmp	xzr, x0, asr #1
  401a30:	b.eq	401a68 <ferror@plt+0x118>  // b.none
  401a34:	stp	x29, x30, [sp, #-32]!
  401a38:	mov	x29, sp
  401a3c:	asr	x1, x0, #1
  401a40:	adrp	x0, 404000 <ferror@plt+0x26b0>
  401a44:	ldr	x0, [x0, #1968]
  401a48:	str	x0, [sp, #24]
  401a4c:	mov	x2, x0
  401a50:	cbz	x2, 401a60 <ferror@plt+0x110>
  401a54:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401a58:	add	x0, x0, #0x2e0
  401a5c:	blr	x2
  401a60:	ldp	x29, x30, [sp], #32
  401a64:	ret
  401a68:	ret
  401a6c:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401a70:	ldrb	w0, [x0, #776]
  401a74:	cbnz	w0, 401a98 <ferror@plt+0x148>
  401a78:	stp	x29, x30, [sp, #-16]!
  401a7c:	mov	x29, sp
  401a80:	bl	4019c4 <ferror@plt+0x74>
  401a84:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401a88:	mov	w1, #0x1                   	// #1
  401a8c:	strb	w1, [x0, #776]
  401a90:	ldp	x29, x30, [sp], #16
  401a94:	ret
  401a98:	ret
  401a9c:	stp	x29, x30, [sp, #-16]!
  401aa0:	mov	x29, sp
  401aa4:	bl	401a10 <ferror@plt+0xc0>
  401aa8:	ldp	x29, x30, [sp], #16
  401aac:	ret
  401ab0:	mov	x12, #0x1030                	// #4144
  401ab4:	sub	sp, sp, x12
  401ab8:	stp	x29, x30, [sp]
  401abc:	mov	x29, sp
  401ac0:	stp	x19, x20, [sp, #16]
  401ac4:	mov	x20, x0
  401ac8:	mov	x19, x2
  401acc:	cbz	x2, 401b00 <ferror@plt+0x1b0>
  401ad0:	ldr	w0, [x20]
  401ad4:	tbz	w0, #31, 401b5c <ferror@plt+0x20c>
  401ad8:	mov	w1, #0x0                   	// #0
  401adc:	mov	x0, x19
  401ae0:	bl	4016a0 <open@plt>
  401ae4:	str	w0, [x20]
  401ae8:	tbnz	w0, #31, 401b64 <ferror@plt+0x214>
  401aec:	ldp	x19, x20, [sp, #16]
  401af0:	ldp	x29, x30, [sp]
  401af4:	mov	x12, #0x1030                	// #4144
  401af8:	add	sp, sp, x12
  401afc:	ret
  401b00:	str	x21, [sp, #32]
  401b04:	mov	x21, x1
  401b08:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401b0c:	ldr	w3, [x0, #780]
  401b10:	cbnz	w3, 401b38 <ferror@plt+0x1e8>
  401b14:	mov	w2, #0x5                   	// #5
  401b18:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401b1c:	add	x1, x1, #0x7d8
  401b20:	mov	x0, #0x0                   	// #0
  401b24:	bl	401890 <dcgettext@plt>
  401b28:	mov	x2, x21
  401b2c:	mov	x1, x0
  401b30:	mov	w0, #0x1                   	// #1
  401b34:	bl	4018a0 <errx@plt>
  401b38:	mov	x4, x1
  401b3c:	adrp	x2, 404000 <ferror@plt+0x26b0>
  401b40:	add	x2, x2, #0x7b8
  401b44:	mov	x1, #0x1000                	// #4096
  401b48:	add	x0, sp, #0x30
  401b4c:	bl	401650 <snprintf@plt>
  401b50:	add	x19, sp, #0x30
  401b54:	ldr	x21, [sp, #32]
  401b58:	b	401ad0 <ferror@plt+0x180>
  401b5c:	bl	401730 <close@plt>
  401b60:	b	401ad8 <ferror@plt+0x188>
  401b64:	str	x21, [sp, #32]
  401b68:	mov	w2, #0x5                   	// #5
  401b6c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401b70:	add	x1, x1, #0x7c8
  401b74:	mov	x0, #0x0                   	// #0
  401b78:	bl	401890 <dcgettext@plt>
  401b7c:	mov	x2, x19
  401b80:	mov	x1, x0
  401b84:	mov	w0, #0x1                   	// #1
  401b88:	bl	401930 <err@plt>
  401b8c:	stp	x29, x30, [sp, #-160]!
  401b90:	mov	x29, sp
  401b94:	str	x19, [sp, #16]
  401b98:	mov	x19, x1
  401b9c:	add	x2, sp, #0x20
  401ba0:	mov	x1, x0
  401ba4:	mov	w0, #0x0                   	// #0
  401ba8:	bl	401900 <__xstat@plt>
  401bac:	cbnz	w0, 401bc4 <ferror@plt+0x274>
  401bb0:	ldr	x1, [sp, #40]
  401bb4:	str	x1, [x19]
  401bb8:	ldr	x19, [sp, #16]
  401bbc:	ldp	x29, x30, [sp], #160
  401bc0:	ret
  401bc4:	bl	4018e0 <__errno_location@plt>
  401bc8:	ldr	w0, [x0]
  401bcc:	neg	w0, w0
  401bd0:	b	401bb8 <ferror@plt+0x268>
  401bd4:	mov	x12, #0x1030                	// #4144
  401bd8:	sub	sp, sp, x12
  401bdc:	stp	x29, x30, [sp]
  401be0:	mov	x29, sp
  401be4:	stp	x19, x20, [sp, #16]
  401be8:	mov	w20, w1
  401bec:	mov	x19, x2
  401bf0:	str	xzr, [sp, #40]
  401bf4:	str	xzr, [sp, #32]
  401bf8:	mov	x4, x2
  401bfc:	mov	w3, w0
  401c00:	adrp	x2, 404000 <ferror@plt+0x26b0>
  401c04:	add	x2, x2, #0x7b8
  401c08:	mov	x1, #0x1000                	// #4096
  401c0c:	add	x0, sp, #0x30
  401c10:	bl	401650 <snprintf@plt>
  401c14:	add	x1, sp, #0x28
  401c18:	add	x0, sp, #0x30
  401c1c:	bl	401b8c <ferror@plt+0x23c>
  401c20:	cbnz	w0, 401c74 <ferror@plt+0x324>
  401c24:	mov	x4, x19
  401c28:	mov	w3, w20
  401c2c:	adrp	x2, 404000 <ferror@plt+0x26b0>
  401c30:	add	x2, x2, #0x7b8
  401c34:	mov	x1, #0x1000                	// #4096
  401c38:	add	x0, sp, #0x30
  401c3c:	bl	401650 <snprintf@plt>
  401c40:	add	x1, sp, #0x20
  401c44:	add	x0, sp, #0x30
  401c48:	bl	401b8c <ferror@plt+0x23c>
  401c4c:	cbnz	w0, 401c98 <ferror@plt+0x348>
  401c50:	ldr	x1, [sp, #40]
  401c54:	ldr	x0, [sp, #32]
  401c58:	cmp	x1, x0
  401c5c:	cset	w0, eq  // eq = none
  401c60:	ldp	x19, x20, [sp, #16]
  401c64:	ldp	x29, x30, [sp]
  401c68:	mov	x12, #0x1030                	// #4144
  401c6c:	add	sp, sp, x12
  401c70:	ret
  401c74:	mov	w2, #0x5                   	// #5
  401c78:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401c7c:	add	x1, x1, #0x808
  401c80:	mov	x0, #0x0                   	// #0
  401c84:	bl	401890 <dcgettext@plt>
  401c88:	add	x2, sp, #0x30
  401c8c:	mov	x1, x0
  401c90:	mov	w0, #0x1                   	// #1
  401c94:	bl	401930 <err@plt>
  401c98:	mov	w2, #0x5                   	// #5
  401c9c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401ca0:	add	x1, x1, #0x808
  401ca4:	mov	x0, #0x0                   	// #0
  401ca8:	bl	401890 <dcgettext@plt>
  401cac:	add	x2, sp, #0x30
  401cb0:	mov	x1, x0
  401cb4:	mov	w0, #0x1                   	// #1
  401cb8:	bl	401930 <err@plt>
  401cbc:	stp	x29, x30, [sp, #-16]!
  401cc0:	mov	x29, sp
  401cc4:	mov	x2, x1
  401cc8:	adrp	x1, 417000 <ferror@plt+0x156b0>
  401ccc:	ldr	w4, [x1, #528]
  401cd0:	cbz	w4, 401ce8 <ferror@plt+0x398>
  401cd4:	add	x3, x1, #0x210
  401cd8:	cmp	w0, w4
  401cdc:	b.eq	401d08 <ferror@plt+0x3b8>  // b.none
  401ce0:	ldr	w4, [x3, #24]!
  401ce4:	cbnz	w4, 401cd8 <ferror@plt+0x388>
  401ce8:	adrp	x3, 405000 <ferror@plt+0x36b0>
  401cec:	add	x3, x3, #0x38
  401cf0:	mov	w2, #0x90                  	// #144
  401cf4:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401cf8:	add	x1, x1, #0x820
  401cfc:	adrp	x0, 404000 <ferror@plt+0x26b0>
  401d00:	add	x0, x0, #0x838
  401d04:	bl	4018d0 <__assert_fail@plt>
  401d08:	ldr	x1, [x3, #8]
  401d0c:	add	x0, x3, #0x10
  401d10:	bl	401ab0 <ferror@plt+0x160>
  401d14:	ldp	x29, x30, [sp], #16
  401d18:	ret
  401d1c:	stp	x29, x30, [sp, #-32]!
  401d20:	mov	x29, sp
  401d24:	stp	x19, x20, [sp, #16]
  401d28:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401d2c:	ldr	x20, [x0, #760]
  401d30:	bl	4018e0 <__errno_location@plt>
  401d34:	mov	x19, x0
  401d38:	str	wzr, [x0]
  401d3c:	mov	x0, x20
  401d40:	bl	401950 <ferror@plt>
  401d44:	cbz	w0, 401d8c <ferror@plt+0x43c>
  401d48:	ldr	w0, [x19]
  401d4c:	cmp	w0, #0x9
  401d50:	b.eq	401d5c <ferror@plt+0x40c>  // b.none
  401d54:	cmp	w0, #0x20
  401d58:	b.ne	401db8 <ferror@plt+0x468>  // b.any
  401d5c:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401d60:	ldr	x20, [x0, #736]
  401d64:	str	wzr, [x19]
  401d68:	mov	x0, x20
  401d6c:	bl	401950 <ferror@plt>
  401d70:	cbz	w0, 401df8 <ferror@plt+0x4a8>
  401d74:	ldr	w0, [x19]
  401d78:	cmp	w0, #0x9
  401d7c:	b.ne	401e24 <ferror@plt+0x4d4>  // b.any
  401d80:	ldp	x19, x20, [sp, #16]
  401d84:	ldp	x29, x30, [sp], #32
  401d88:	ret
  401d8c:	mov	x0, x20
  401d90:	bl	401840 <fflush@plt>
  401d94:	cbnz	w0, 401d48 <ferror@plt+0x3f8>
  401d98:	mov	x0, x20
  401d9c:	bl	401670 <fileno@plt>
  401da0:	tbnz	w0, #31, 401d48 <ferror@plt+0x3f8>
  401da4:	bl	4015d0 <dup@plt>
  401da8:	tbnz	w0, #31, 401d48 <ferror@plt+0x3f8>
  401dac:	bl	401730 <close@plt>
  401db0:	cbz	w0, 401d5c <ferror@plt+0x40c>
  401db4:	b	401d48 <ferror@plt+0x3f8>
  401db8:	cbz	w0, 401ddc <ferror@plt+0x48c>
  401dbc:	mov	w2, #0x5                   	// #5
  401dc0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401dc4:	add	x1, x1, #0x848
  401dc8:	mov	x0, #0x0                   	// #0
  401dcc:	bl	401890 <dcgettext@plt>
  401dd0:	bl	4017b0 <warn@plt>
  401dd4:	mov	w0, #0x1                   	// #1
  401dd8:	bl	401570 <_exit@plt>
  401ddc:	mov	w2, #0x5                   	// #5
  401de0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401de4:	add	x1, x1, #0x848
  401de8:	mov	x0, #0x0                   	// #0
  401dec:	bl	401890 <dcgettext@plt>
  401df0:	bl	401880 <warnx@plt>
  401df4:	b	401dd4 <ferror@plt+0x484>
  401df8:	mov	x0, x20
  401dfc:	bl	401840 <fflush@plt>
  401e00:	cbnz	w0, 401d74 <ferror@plt+0x424>
  401e04:	mov	x0, x20
  401e08:	bl	401670 <fileno@plt>
  401e0c:	tbnz	w0, #31, 401d74 <ferror@plt+0x424>
  401e10:	bl	4015d0 <dup@plt>
  401e14:	tbnz	w0, #31, 401d74 <ferror@plt+0x424>
  401e18:	bl	401730 <close@plt>
  401e1c:	cbz	w0, 401d80 <ferror@plt+0x430>
  401e20:	b	401d74 <ferror@plt+0x424>
  401e24:	mov	w0, #0x1                   	// #1
  401e28:	bl	401570 <_exit@plt>
  401e2c:	stp	x29, x30, [sp, #-160]!
  401e30:	mov	x29, sp
  401e34:	stp	x19, x20, [sp, #16]
  401e38:	stp	x21, x22, [sp, #32]
  401e3c:	stp	x23, x24, [sp, #48]
  401e40:	stp	x25, x26, [sp, #64]
  401e44:	stp	x27, x28, [sp, #80]
  401e48:	mov	w21, w0
  401e4c:	mov	x20, x1
  401e50:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401e54:	add	x1, x1, #0x8e0
  401e58:	mov	w0, #0x6                   	// #6
  401e5c:	bl	401940 <setlocale@plt>
  401e60:	adrp	x19, 404000 <ferror@plt+0x26b0>
  401e64:	add	x19, x19, #0x870
  401e68:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401e6c:	add	x1, x1, #0x858
  401e70:	mov	x0, x19
  401e74:	bl	4016d0 <bindtextdomain@plt>
  401e78:	mov	x0, x19
  401e7c:	bl	401770 <textdomain@plt>
  401e80:	adrp	x0, 401000 <memcpy@plt-0x560>
  401e84:	add	x0, x0, #0xd1c
  401e88:	bl	404780 <ferror@plt+0x2e30>
  401e8c:	str	wzr, [sp, #124]
  401e90:	str	wzr, [sp, #120]
  401e94:	mov	w24, #0xffffffff            	// #-1
  401e98:	mov	w27, #0x0                   	// #0
  401e9c:	str	wzr, [sp, #112]
  401ea0:	str	wzr, [sp, #104]
  401ea4:	str	wzr, [sp, #128]
  401ea8:	str	wzr, [sp, #132]
  401eac:	mov	w25, #0x0                   	// #0
  401eb0:	mov	w23, #0x0                   	// #0
  401eb4:	adrp	x19, 405000 <ferror@plt+0x36b0>
  401eb8:	add	x19, x19, #0x38
  401ebc:	add	x19, x19, #0x18
  401ec0:	adrp	x22, 404000 <ferror@plt+0x26b0>
  401ec4:	add	x22, x22, #0xd70
  401ec8:	adrp	x26, 417000 <ferror@plt+0x156b0>
  401ecc:	add	x26, x26, #0x210
  401ed0:	add	x28, x26, #0xc4
  401ed4:	mov	x4, #0x0                   	// #0
  401ed8:	mov	x3, x19
  401edc:	mov	x2, x22
  401ee0:	mov	x1, x20
  401ee4:	mov	w0, w21
  401ee8:	bl	401780 <getopt_long@plt>
  401eec:	cmn	w0, #0x1
  401ef0:	b.eq	402438 <ferror@plt+0xae8>  // b.none
  401ef4:	sub	w0, w0, #0x43
  401ef8:	cmp	w0, #0x3d
  401efc:	b.hi	4023d8 <ferror@plt+0xa88>  // b.pmore
  401f00:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401f04:	add	x1, x1, #0xfb8
  401f08:	ldrh	w0, [x1, w0, uxtw #1]
  401f0c:	adr	x1, 401f18 <ferror@plt+0x5c8>
  401f10:	add	x0, x1, w0, sxth #2
  401f14:	br	x0
  401f18:	mov	w24, #0x0                   	// #0
  401f1c:	b	401ed4 <ferror@plt+0x584>
  401f20:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401f24:	ldr	x0, [x0, #744]
  401f28:	str	x0, [sp, #136]
  401f2c:	mov	w2, #0x5                   	// #5
  401f30:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401f34:	add	x1, x1, #0x880
  401f38:	mov	x0, #0x0                   	// #0
  401f3c:	bl	401890 <dcgettext@plt>
  401f40:	mov	x1, x0
  401f44:	ldr	x0, [sp, #136]
  401f48:	bl	4036dc <ferror@plt+0x1d8c>
  401f4c:	adrp	x1, 417000 <ferror@plt+0x156b0>
  401f50:	str	w0, [x1, #780]
  401f54:	b	401ed4 <ferror@plt+0x584>
  401f58:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401f5c:	ldr	x1, [x0, #744]
  401f60:	cbz	x1, 401f70 <ferror@plt+0x620>
  401f64:	mov	w0, #0x20000               	// #131072
  401f68:	bl	401cbc <ferror@plt+0x36c>
  401f6c:	b	401ed4 <ferror@plt+0x584>
  401f70:	orr	w23, w23, #0x20000
  401f74:	b	401ed4 <ferror@plt+0x584>
  401f78:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401f7c:	ldr	x1, [x0, #744]
  401f80:	cbz	x1, 401f90 <ferror@plt+0x640>
  401f84:	mov	w0, #0x4000000             	// #67108864
  401f88:	bl	401cbc <ferror@plt+0x36c>
  401f8c:	b	401ed4 <ferror@plt+0x584>
  401f90:	orr	w23, w23, #0x4000000
  401f94:	b	401ed4 <ferror@plt+0x584>
  401f98:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401f9c:	ldr	x1, [x0, #744]
  401fa0:	cbz	x1, 401fb0 <ferror@plt+0x660>
  401fa4:	mov	w0, #0x8000000             	// #134217728
  401fa8:	bl	401cbc <ferror@plt+0x36c>
  401fac:	b	401ed4 <ferror@plt+0x584>
  401fb0:	orr	w23, w23, #0x8000000
  401fb4:	b	401ed4 <ferror@plt+0x584>
  401fb8:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401fbc:	ldr	x1, [x0, #744]
  401fc0:	cbz	x1, 401fd0 <ferror@plt+0x680>
  401fc4:	mov	w0, #0x40000000            	// #1073741824
  401fc8:	bl	401cbc <ferror@plt+0x36c>
  401fcc:	b	401ed4 <ferror@plt+0x584>
  401fd0:	orr	w23, w23, #0x40000000
  401fd4:	b	401ed4 <ferror@plt+0x584>
  401fd8:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401fdc:	ldr	x1, [x0, #744]
  401fe0:	cbz	x1, 401ff0 <ferror@plt+0x6a0>
  401fe4:	mov	w0, #0x20000000            	// #536870912
  401fe8:	bl	401cbc <ferror@plt+0x36c>
  401fec:	b	401ed4 <ferror@plt+0x584>
  401ff0:	orr	w23, w23, #0x20000000
  401ff4:	b	401ed4 <ferror@plt+0x584>
  401ff8:	adrp	x0, 417000 <ferror@plt+0x156b0>
  401ffc:	ldr	x1, [x0, #744]
  402000:	cbz	x1, 402010 <ferror@plt+0x6c0>
  402004:	mov	w0, #0x2000000             	// #33554432
  402008:	bl	401cbc <ferror@plt+0x36c>
  40200c:	b	401ed4 <ferror@plt+0x584>
  402010:	orr	w23, w23, #0x2000000
  402014:	b	401ed4 <ferror@plt+0x584>
  402018:	adrp	x0, 417000 <ferror@plt+0x156b0>
  40201c:	ldr	x1, [x0, #744]
  402020:	cbz	x1, 402030 <ferror@plt+0x6e0>
  402024:	mov	w0, #0x10000000            	// #268435456
  402028:	bl	401cbc <ferror@plt+0x36c>
  40202c:	b	401ed4 <ferror@plt+0x584>
  402030:	orr	w23, w23, #0x10000000
  402034:	b	401ed4 <ferror@plt+0x584>
  402038:	adrp	x0, 417000 <ferror@plt+0x156b0>
  40203c:	ldr	x0, [x0, #744]
  402040:	str	x0, [sp, #104]
  402044:	mov	w2, #0x5                   	// #5
  402048:	adrp	x1, 404000 <ferror@plt+0x26b0>
  40204c:	add	x1, x1, #0x898
  402050:	mov	x0, #0x0                   	// #0
  402054:	bl	401890 <dcgettext@plt>
  402058:	mov	x1, x0
  40205c:	ldr	x0, [sp, #104]
  402060:	bl	4036dc <ferror@plt+0x1d8c>
  402064:	str	w0, [sp, #120]
  402068:	mov	w0, #0x1                   	// #1
  40206c:	str	w0, [sp, #104]
  402070:	b	401ed4 <ferror@plt+0x584>
  402074:	adrp	x0, 417000 <ferror@plt+0x156b0>
  402078:	ldr	x0, [x0, #744]
  40207c:	str	x0, [sp, #112]
  402080:	mov	w2, #0x5                   	// #5
  402084:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402088:	add	x1, x1, #0x8b0
  40208c:	mov	x0, #0x0                   	// #0
  402090:	bl	401890 <dcgettext@plt>
  402094:	mov	x1, x0
  402098:	ldr	x0, [sp, #112]
  40209c:	bl	4036dc <ferror@plt+0x1d8c>
  4020a0:	str	w0, [sp, #124]
  4020a4:	mov	w0, #0x1                   	// #1
  4020a8:	str	w0, [sp, #112]
  4020ac:	b	401ed4 <ferror@plt+0x584>
  4020b0:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4020b4:	ldr	x2, [x0, #744]
  4020b8:	cbz	x2, 402420 <ferror@plt+0xad0>
  4020bc:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4020c0:	add	x1, x1, #0x8c8
  4020c4:	add	x0, x26, #0xc0
  4020c8:	bl	401ab0 <ferror@plt+0x160>
  4020cc:	b	401ed4 <ferror@plt+0x584>
  4020d0:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4020d4:	ldr	x2, [x0, #744]
  4020d8:	cbz	x2, 40242c <ferror@plt+0xadc>
  4020dc:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4020e0:	add	x1, x1, #0x8d0
  4020e4:	mov	x0, x28
  4020e8:	bl	401ab0 <ferror@plt+0x160>
  4020ec:	b	401ed4 <ferror@plt+0x584>
  4020f0:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4020f4:	ldr	x19, [x0, #760]
  4020f8:	mov	w2, #0x5                   	// #5
  4020fc:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402100:	add	x1, x1, #0x8d8
  402104:	mov	x0, #0x0                   	// #0
  402108:	bl	401890 <dcgettext@plt>
  40210c:	mov	x1, x19
  402110:	bl	4015b0 <fputs@plt>
  402114:	mov	w2, #0x5                   	// #5
  402118:	adrp	x1, 404000 <ferror@plt+0x26b0>
  40211c:	add	x1, x1, #0x8e8
  402120:	mov	x0, #0x0                   	// #0
  402124:	bl	401890 <dcgettext@plt>
  402128:	adrp	x1, 417000 <ferror@plt+0x156b0>
  40212c:	ldr	x2, [x1, #768]
  402130:	mov	x1, x0
  402134:	mov	x0, x19
  402138:	bl	401920 <fprintf@plt>
  40213c:	mov	x1, x19
  402140:	mov	w0, #0xa                   	// #10
  402144:	bl	401620 <fputc@plt>
  402148:	mov	w2, #0x5                   	// #5
  40214c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402150:	add	x1, x1, #0x918
  402154:	mov	x0, #0x0                   	// #0
  402158:	bl	401890 <dcgettext@plt>
  40215c:	mov	x1, x19
  402160:	bl	4015b0 <fputs@plt>
  402164:	mov	w2, #0x5                   	// #5
  402168:	adrp	x1, 404000 <ferror@plt+0x26b0>
  40216c:	add	x1, x1, #0x950
  402170:	mov	x0, #0x0                   	// #0
  402174:	bl	401890 <dcgettext@plt>
  402178:	mov	x1, x19
  40217c:	bl	4015b0 <fputs@plt>
  402180:	mov	w2, #0x5                   	// #5
  402184:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402188:	add	x1, x1, #0x960
  40218c:	mov	x0, #0x0                   	// #0
  402190:	bl	401890 <dcgettext@plt>
  402194:	mov	x1, x19
  402198:	bl	4015b0 <fputs@plt>
  40219c:	mov	w2, #0x5                   	// #5
  4021a0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4021a4:	add	x1, x1, #0x990
  4021a8:	mov	x0, #0x0                   	// #0
  4021ac:	bl	401890 <dcgettext@plt>
  4021b0:	mov	x1, x19
  4021b4:	bl	4015b0 <fputs@plt>
  4021b8:	mov	w2, #0x5                   	// #5
  4021bc:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4021c0:	add	x1, x1, #0x9d0
  4021c4:	mov	x0, #0x0                   	// #0
  4021c8:	bl	401890 <dcgettext@plt>
  4021cc:	mov	x1, x19
  4021d0:	bl	4015b0 <fputs@plt>
  4021d4:	mov	w2, #0x5                   	// #5
  4021d8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4021dc:	add	x1, x1, #0xa00
  4021e0:	mov	x0, #0x0                   	// #0
  4021e4:	bl	401890 <dcgettext@plt>
  4021e8:	mov	x1, x19
  4021ec:	bl	4015b0 <fputs@plt>
  4021f0:	mov	w2, #0x5                   	// #5
  4021f4:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4021f8:	add	x1, x1, #0xa40
  4021fc:	mov	x0, #0x0                   	// #0
  402200:	bl	401890 <dcgettext@plt>
  402204:	mov	x1, x19
  402208:	bl	4015b0 <fputs@plt>
  40220c:	mov	w2, #0x5                   	// #5
  402210:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402214:	add	x1, x1, #0xa78
  402218:	mov	x0, #0x0                   	// #0
  40221c:	bl	401890 <dcgettext@plt>
  402220:	mov	x1, x19
  402224:	bl	4015b0 <fputs@plt>
  402228:	mov	w2, #0x5                   	// #5
  40222c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402230:	add	x1, x1, #0xab0
  402234:	mov	x0, #0x0                   	// #0
  402238:	bl	401890 <dcgettext@plt>
  40223c:	mov	x1, x19
  402240:	bl	4015b0 <fputs@plt>
  402244:	mov	w2, #0x5                   	// #5
  402248:	adrp	x1, 404000 <ferror@plt+0x26b0>
  40224c:	add	x1, x1, #0xae0
  402250:	mov	x0, #0x0                   	// #0
  402254:	bl	401890 <dcgettext@plt>
  402258:	mov	x1, x19
  40225c:	bl	4015b0 <fputs@plt>
  402260:	mov	w2, #0x5                   	// #5
  402264:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402268:	add	x1, x1, #0xb10
  40226c:	mov	x0, #0x0                   	// #0
  402270:	bl	401890 <dcgettext@plt>
  402274:	mov	x1, x19
  402278:	bl	4015b0 <fputs@plt>
  40227c:	mov	w2, #0x5                   	// #5
  402280:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402284:	add	x1, x1, #0xb40
  402288:	mov	x0, #0x0                   	// #0
  40228c:	bl	401890 <dcgettext@plt>
  402290:	mov	x1, x19
  402294:	bl	4015b0 <fputs@plt>
  402298:	mov	w2, #0x5                   	// #5
  40229c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4022a0:	add	x1, x1, #0xb78
  4022a4:	mov	x0, #0x0                   	// #0
  4022a8:	bl	401890 <dcgettext@plt>
  4022ac:	mov	x1, x19
  4022b0:	bl	4015b0 <fputs@plt>
  4022b4:	mov	w2, #0x5                   	// #5
  4022b8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4022bc:	add	x1, x1, #0xbb0
  4022c0:	mov	x0, #0x0                   	// #0
  4022c4:	bl	401890 <dcgettext@plt>
  4022c8:	mov	x1, x19
  4022cc:	bl	4015b0 <fputs@plt>
  4022d0:	mov	w2, #0x5                   	// #5
  4022d4:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4022d8:	add	x1, x1, #0xbe8
  4022dc:	mov	x0, #0x0                   	// #0
  4022e0:	bl	401890 <dcgettext@plt>
  4022e4:	mov	x1, x19
  4022e8:	bl	4015b0 <fputs@plt>
  4022ec:	mov	w2, #0x5                   	// #5
  4022f0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4022f4:	add	x1, x1, #0xc18
  4022f8:	mov	x0, #0x0                   	// #0
  4022fc:	bl	401890 <dcgettext@plt>
  402300:	mov	x1, x19
  402304:	bl	4015b0 <fputs@plt>
  402308:	mov	w2, #0x5                   	// #5
  40230c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402310:	add	x1, x1, #0xc50
  402314:	mov	x0, #0x0                   	// #0
  402318:	bl	401890 <dcgettext@plt>
  40231c:	mov	x1, x19
  402320:	bl	4015b0 <fputs@plt>
  402324:	mov	x1, x19
  402328:	mov	w0, #0xa                   	// #10
  40232c:	bl	401620 <fputc@plt>
  402330:	mov	w2, #0x5                   	// #5
  402334:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402338:	add	x1, x1, #0xc90
  40233c:	mov	x0, #0x0                   	// #0
  402340:	bl	401890 <dcgettext@plt>
  402344:	mov	x19, x0
  402348:	mov	w2, #0x5                   	// #5
  40234c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402350:	add	x1, x1, #0xca8
  402354:	mov	x0, #0x0                   	// #0
  402358:	bl	401890 <dcgettext@plt>
  40235c:	mov	x4, x0
  402360:	adrp	x3, 404000 <ferror@plt+0x26b0>
  402364:	add	x3, x3, #0xcb8
  402368:	mov	x2, x19
  40236c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402370:	add	x1, x1, #0xcc8
  402374:	adrp	x0, 404000 <ferror@plt+0x26b0>
  402378:	add	x0, x0, #0xcd8
  40237c:	bl	4018c0 <printf@plt>
  402380:	mov	w2, #0x5                   	// #5
  402384:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402388:	add	x1, x1, #0xcf0
  40238c:	mov	x0, #0x0                   	// #0
  402390:	bl	401890 <dcgettext@plt>
  402394:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402398:	add	x1, x1, #0xd10
  40239c:	bl	4018c0 <printf@plt>
  4023a0:	mov	w0, #0x0                   	// #0
  4023a4:	bl	4015c0 <exit@plt>
  4023a8:	mov	w2, #0x5                   	// #5
  4023ac:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4023b0:	add	x1, x1, #0xd20
  4023b4:	mov	x0, #0x0                   	// #0
  4023b8:	bl	401890 <dcgettext@plt>
  4023bc:	adrp	x2, 404000 <ferror@plt+0x26b0>
  4023c0:	add	x2, x2, #0xd30
  4023c4:	adrp	x1, 417000 <ferror@plt+0x156b0>
  4023c8:	ldr	x1, [x1, #768]
  4023cc:	bl	4018c0 <printf@plt>
  4023d0:	mov	w0, #0x0                   	// #0
  4023d4:	bl	4015c0 <exit@plt>
  4023d8:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4023dc:	ldr	x19, [x0, #736]
  4023e0:	mov	w2, #0x5                   	// #5
  4023e4:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4023e8:	add	x1, x1, #0xd48
  4023ec:	mov	x0, #0x0                   	// #0
  4023f0:	bl	401890 <dcgettext@plt>
  4023f4:	adrp	x1, 417000 <ferror@plt+0x156b0>
  4023f8:	ldr	x2, [x1, #768]
  4023fc:	mov	x1, x0
  402400:	mov	x0, x19
  402404:	bl	401920 <fprintf@plt>
  402408:	mov	w0, #0x1                   	// #1
  40240c:	bl	4015c0 <exit@plt>
  402410:	mov	w27, #0x1                   	// #1
  402414:	b	401ed4 <ferror@plt+0x584>
  402418:	mov	w25, #0x1                   	// #1
  40241c:	b	401ed4 <ferror@plt+0x584>
  402420:	mov	w0, #0x1                   	// #1
  402424:	str	w0, [sp, #132]
  402428:	b	401ed4 <ferror@plt+0x584>
  40242c:	mov	w0, #0x1                   	// #1
  402430:	str	w0, [sp, #128]
  402434:	b	401ed4 <ferror@plt+0x584>
  402438:	cbz	w27, 4024b4 <ferror@plt+0xb64>
  40243c:	adrp	x0, 417000 <ferror@plt+0x156b0>
  402440:	ldr	w0, [x0, #780]
  402444:	cbz	w0, 40245c <ferror@plt+0xb0c>
  402448:	adrp	x19, 417000 <ferror@plt+0x156b0>
  40244c:	add	x19, x19, #0x210
  402450:	adrp	x22, 417000 <ferror@plt+0x156b0>
  402454:	add	x22, x22, #0x30c
  402458:	b	402488 <ferror@plt+0xb38>
  40245c:	mov	w2, #0x5                   	// #5
  402460:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402464:	add	x1, x1, #0xd98
  402468:	mov	x0, #0x0                   	// #0
  40246c:	bl	401890 <dcgettext@plt>
  402470:	mov	x1, x0
  402474:	mov	w0, #0x1                   	// #1
  402478:	bl	4018a0 <errx@plt>
  40247c:	ldr	w0, [x19]
  402480:	orr	w23, w23, w0
  402484:	add	x19, x19, #0x18
  402488:	ldr	w0, [x19]
  40248c:	cbz	w0, 4024b4 <ferror@plt+0xb64>
  402490:	ldr	w1, [x19, #16]
  402494:	tbz	w1, #31, 402484 <ferror@plt+0xb34>
  402498:	tbz	w0, #28, 40247c <ferror@plt+0xb2c>
  40249c:	bl	401680 <getpid@plt>
  4024a0:	ldr	x2, [x19, #8]
  4024a4:	ldr	w1, [x22]
  4024a8:	bl	401bd4 <ferror@plt+0x284>
  4024ac:	cbz	w0, 40247c <ferror@plt+0xb2c>
  4024b0:	b	402484 <ferror@plt+0xb34>
  4024b4:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4024b8:	ldr	w0, [x0, #528]
  4024bc:	cbz	w0, 4024e8 <ferror@plt+0xb98>
  4024c0:	adrp	x19, 417000 <ferror@plt+0x156b0>
  4024c4:	add	x19, x19, #0x210
  4024c8:	b	4024d4 <ferror@plt+0xb84>
  4024cc:	ldr	w0, [x19, #24]!
  4024d0:	cbz	w0, 4024e8 <ferror@plt+0xb98>
  4024d4:	tst	w23, w0
  4024d8:	b.eq	4024cc <ferror@plt+0xb7c>  // b.none
  4024dc:	mov	x1, #0x0                   	// #0
  4024e0:	bl	401cbc <ferror@plt+0x36c>
  4024e4:	b	4024cc <ferror@plt+0xb7c>
  4024e8:	ldr	w0, [sp, #132]
  4024ec:	cbnz	w0, 402554 <ferror@plt+0xc04>
  4024f0:	ldr	w0, [sp, #128]
  4024f4:	cbnz	w0, 402574 <ferror@plt+0xc24>
  4024f8:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4024fc:	ldr	w0, [x0, #528]
  402500:	cbz	w0, 402524 <ferror@plt+0xbd4>
  402504:	adrp	x1, 417000 <ferror@plt+0x156b0>
  402508:	add	x1, x1, #0x210
  40250c:	ldr	w2, [x1, #16]
  402510:	orr	w0, w23, w0
  402514:	cmp	w2, #0x0
  402518:	csel	w23, w0, w23, ge  // ge = tcont
  40251c:	ldr	w0, [x1, #24]!
  402520:	cbnz	w0, 40250c <ferror@plt+0xbbc>
  402524:	ubfx	x23, x23, #28, #1
  402528:	eor	w25, w25, #0x1
  40252c:	ands	w23, w25, w23
  402530:	b.ne	402594 <ferror@plt+0xc44>  // b.any
  402534:	mov	w26, #0x0                   	// #0
  402538:	adrp	x19, 417000 <ferror@plt+0x156b0>
  40253c:	add	x19, x19, #0x210
  402540:	add	x19, x19, #0x18
  402544:	mov	w23, #0x20000000            	// #536870912
  402548:	mov	w22, #0x1                   	// #1
  40254c:	mov	w25, #0xffffffff            	// #-1
  402550:	b	4025b8 <ferror@plt+0xc68>
  402554:	mov	x2, #0x0                   	// #0
  402558:	adrp	x1, 404000 <ferror@plt+0x26b0>
  40255c:	add	x1, x1, #0x8c8
  402560:	adrp	x0, 417000 <ferror@plt+0x156b0>
  402564:	add	x0, x0, #0x210
  402568:	add	x0, x0, #0xc0
  40256c:	bl	401ab0 <ferror@plt+0x160>
  402570:	b	4024f0 <ferror@plt+0xba0>
  402574:	mov	x2, #0x0                   	// #0
  402578:	adrp	x1, 404000 <ferror@plt+0x26b0>
  40257c:	add	x1, x1, #0x8d0
  402580:	adrp	x0, 417000 <ferror@plt+0x156b0>
  402584:	add	x0, x0, #0x210
  402588:	add	x0, x0, #0xc4
  40258c:	bl	401ab0 <ferror@plt+0x160>
  402590:	b	4024f8 <ferror@plt+0xba8>
  402594:	mov	x1, #0x0                   	// #0
  402598:	mov	x0, #0x0                   	// #0
  40259c:	bl	401830 <setgroups@plt>
  4025a0:	cmp	w0, #0x0
  4025a4:	cset	w26, ne  // ne = any
  4025a8:	str	w23, [sp, #112]
  4025ac:	str	w23, [sp, #104]
  4025b0:	b	402538 <ferror@plt+0xbe8>
  4025b4:	add	x19, x19, #0x18
  4025b8:	ldr	w1, [x19]
  4025bc:	cbz	w1, 402644 <ferror@plt+0xcf4>
  4025c0:	ldr	w0, [x19, #16]
  4025c4:	tbnz	w0, #31, 4025b4 <ferror@plt+0xc64>
  4025c8:	cmp	w1, w23
  4025cc:	ccmn	w24, #0x1, #0x0, eq  // eq = none
  4025d0:	csel	w24, w24, w22, ne  // ne = any
  4025d4:	bl	401870 <setns@plt>
  4025d8:	cbnz	w0, 4025b4 <ferror@plt+0xc64>
  4025dc:	ldr	w0, [x19, #16]
  4025e0:	bl	401730 <close@plt>
  4025e4:	str	w25, [x19, #16]
  4025e8:	b	4025b4 <ferror@plt+0xc64>
  4025ec:	ldr	w0, [x19, #16]
  4025f0:	bl	401730 <close@plt>
  4025f4:	str	w25, [x19, #16]
  4025f8:	add	x19, x19, #0x18
  4025fc:	ldr	w1, [x19]
  402600:	cbz	w1, 40265c <ferror@plt+0xd0c>
  402604:	ldr	w0, [x19, #16]
  402608:	tbnz	w0, #31, 4025f8 <ferror@plt+0xca8>
  40260c:	cmp	w1, w23
  402610:	ccmn	w24, #0x1, #0x0, eq  // eq = none
  402614:	csel	w24, w24, w22, ne  // ne = any
  402618:	bl	401870 <setns@plt>
  40261c:	cbz	w0, 4025ec <ferror@plt+0xc9c>
  402620:	mov	w2, #0x5                   	// #5
  402624:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402628:	add	x1, x1, #0xdc0
  40262c:	mov	x0, #0x0                   	// #0
  402630:	bl	401890 <dcgettext@plt>
  402634:	ldr	x2, [x19, #8]
  402638:	mov	x1, x0
  40263c:	mov	w0, #0x1                   	// #1
  402640:	bl	401930 <err@plt>
  402644:	adrp	x19, 417000 <ferror@plt+0x156b0>
  402648:	add	x19, x19, #0x210
  40264c:	mov	w23, #0x20000000            	// #536870912
  402650:	mov	w22, #0x1                   	// #1
  402654:	mov	w25, #0xffffffff            	// #-1
  402658:	b	4025fc <ferror@plt+0xcac>
  40265c:	adrp	x0, 417000 <ferror@plt+0x156b0>
  402660:	ldr	w0, [x0, #720]
  402664:	tbnz	w0, #31, 4026a4 <ferror@plt+0xd54>
  402668:	adrp	x1, 417000 <ferror@plt+0x156b0>
  40266c:	ldr	w1, [x1, #724]
  402670:	tbnz	w1, #31, 4026fc <ferror@plt+0xdac>
  402674:	bl	4015e0 <fchdir@plt>
  402678:	tbnz	w0, #31, 402770 <ferror@plt+0xe20>
  40267c:	adrp	x0, 404000 <ferror@plt+0x26b0>
  402680:	add	x0, x0, #0xde8
  402684:	bl	401860 <chroot@plt>
  402688:	tbnz	w0, #31, 402790 <ferror@plt+0xe40>
  40268c:	adrp	x19, 417000 <ferror@plt+0x156b0>
  402690:	add	x19, x19, #0x210
  402694:	ldr	w0, [x19, #192]
  402698:	bl	401730 <close@plt>
  40269c:	mov	w0, #0xffffffff            	// #-1
  4026a0:	str	w0, [x19, #192]
  4026a4:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4026a8:	ldr	w1, [x0, #724]
  4026ac:	tbz	w1, #31, 402728 <ferror@plt+0xdd8>
  4026b0:	cmp	w24, #0x1
  4026b4:	b.eq	4027d0 <ferror@plt+0xe80>  // b.none
  4026b8:	ldr	w0, [sp, #104]
  4026bc:	cmp	w0, #0x0
  4026c0:	ldr	w0, [sp, #112]
  4026c4:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  4026c8:	b.eq	4028bc <ferror@plt+0xf6c>  // b.none
  4026cc:	cbnz	w0, 402890 <ferror@plt+0xf40>
  4026d0:	ldr	w0, [sp, #120]
  4026d4:	bl	401580 <setuid@plt>
  4026d8:	tbz	w0, #31, 4028bc <ferror@plt+0xf6c>
  4026dc:	mov	w2, #0x5                   	// #5
  4026e0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4026e4:	add	x1, x1, #0xed0
  4026e8:	mov	x0, #0x0                   	// #0
  4026ec:	bl	401890 <dcgettext@plt>
  4026f0:	mov	x1, x0
  4026f4:	mov	w0, #0x1                   	// #1
  4026f8:	bl	401930 <err@plt>
  4026fc:	mov	w1, #0x0                   	// #0
  402700:	adrp	x0, 404000 <ferror@plt+0x26b0>
  402704:	add	x0, x0, #0xde8
  402708:	bl	4016a0 <open@plt>
  40270c:	mov	w1, w0
  402710:	adrp	x0, 417000 <ferror@plt+0x156b0>
  402714:	str	w1, [x0, #724]
  402718:	tbnz	w1, #31, 402750 <ferror@plt+0xe00>
  40271c:	adrp	x0, 417000 <ferror@plt+0x156b0>
  402720:	ldr	w0, [x0, #720]
  402724:	tbz	w0, #31, 402674 <ferror@plt+0xd24>
  402728:	mov	w0, w1
  40272c:	bl	4015e0 <fchdir@plt>
  402730:	tbnz	w0, #31, 4027b0 <ferror@plt+0xe60>
  402734:	adrp	x19, 417000 <ferror@plt+0x156b0>
  402738:	add	x19, x19, #0x210
  40273c:	ldr	w0, [x19, #196]
  402740:	bl	401730 <close@plt>
  402744:	mov	w0, #0xffffffff            	// #-1
  402748:	str	w0, [x19, #196]
  40274c:	b	4026b0 <ferror@plt+0xd60>
  402750:	mov	w2, #0x5                   	// #5
  402754:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402758:	add	x1, x1, #0xdf0
  40275c:	mov	x0, #0x0                   	// #0
  402760:	bl	401890 <dcgettext@plt>
  402764:	mov	x1, x0
  402768:	mov	w0, #0x1                   	// #1
  40276c:	bl	401930 <err@plt>
  402770:	mov	w2, #0x5                   	// #5
  402774:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402778:	add	x1, x1, #0xe18
  40277c:	mov	x0, #0x0                   	// #0
  402780:	bl	401890 <dcgettext@plt>
  402784:	mov	x1, x0
  402788:	mov	w0, #0x1                   	// #1
  40278c:	bl	401930 <err@plt>
  402790:	mov	w2, #0x5                   	// #5
  402794:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402798:	add	x1, x1, #0xe48
  40279c:	mov	x0, #0x0                   	// #0
  4027a0:	bl	401890 <dcgettext@plt>
  4027a4:	mov	x1, x0
  4027a8:	mov	w0, #0x1                   	// #1
  4027ac:	bl	401930 <err@plt>
  4027b0:	mov	w2, #0x5                   	// #5
  4027b4:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4027b8:	add	x1, x1, #0xe58
  4027bc:	mov	x0, #0x0                   	// #0
  4027c0:	bl	401890 <dcgettext@plt>
  4027c4:	mov	x1, x0
  4027c8:	mov	w0, #0x1                   	// #1
  4027cc:	bl	401930 <err@plt>
  4027d0:	bl	401640 <fork@plt>
  4027d4:	mov	w19, w0
  4027d8:	tbnz	w0, #31, 4027f0 <ferror@plt+0xea0>
  4027dc:	cbz	w0, 4026b8 <ferror@plt+0xd68>
  4027e0:	mov	w20, #0x2                   	// #2
  4027e4:	mov	w22, #0x13                  	// #19
  4027e8:	mov	w21, #0x12                  	// #18
  4027ec:	b	402828 <ferror@plt+0xed8>
  4027f0:	mov	w2, #0x5                   	// #5
  4027f4:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4027f8:	add	x1, x1, #0xe98
  4027fc:	mov	x0, #0x0                   	// #0
  402800:	bl	401890 <dcgettext@plt>
  402804:	mov	x1, x0
  402808:	mov	w0, #0x1                   	// #1
  40280c:	bl	401930 <err@plt>
  402810:	bl	401680 <getpid@plt>
  402814:	mov	w1, w22
  402818:	bl	401630 <kill@plt>
  40281c:	mov	w1, w21
  402820:	mov	w0, w19
  402824:	bl	401630 <kill@plt>
  402828:	mov	w2, w20
  40282c:	add	x1, sp, #0x9c
  402830:	mov	w0, w19
  402834:	bl	401910 <waitpid@plt>
  402838:	cmp	w19, w0
  40283c:	b.ne	40284c <ferror@plt+0xefc>  // b.any
  402840:	ldrb	w0, [sp, #156]
  402844:	cmp	w0, #0x7f
  402848:	b.eq	402810 <ferror@plt+0xec0>  // b.none
  40284c:	ldr	w0, [sp, #156]
  402850:	tst	x0, #0x7f
  402854:	b.eq	402874 <ferror@plt+0xf24>  // b.none
  402858:	and	w0, w0, #0x7f
  40285c:	add	w0, w0, #0x1
  402860:	sbfx	x0, x0, #1, #7
  402864:	cmp	w0, #0x0
  402868:	b.gt	40287c <ferror@plt+0xf2c>
  40286c:	mov	w0, #0x1                   	// #1
  402870:	bl	4015c0 <exit@plt>
  402874:	ubfx	x0, x0, #8, #8
  402878:	bl	4015c0 <exit@plt>
  40287c:	bl	401680 <getpid@plt>
  402880:	ldr	w1, [sp, #156]
  402884:	and	w1, w1, #0x7f
  402888:	bl	401630 <kill@plt>
  40288c:	b	40286c <ferror@plt+0xf1c>
  402890:	mov	x1, #0x0                   	// #0
  402894:	mov	x0, #0x0                   	// #0
  402898:	bl	401830 <setgroups@plt>
  40289c:	cmp	w26, #0x0
  4028a0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4028a4:	b.ne	402918 <ferror@plt+0xfc8>  // b.any
  4028a8:	ldr	w0, [sp, #124]
  4028ac:	bl	401760 <setgid@plt>
  4028b0:	tbnz	w0, #31, 402938 <ferror@plt+0xfe8>
  4028b4:	ldr	w0, [sp, #104]
  4028b8:	cbnz	w0, 4026d0 <ferror@plt+0xd80>
  4028bc:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4028c0:	ldr	w0, [x0, #752]
  4028c4:	cmp	w0, w21
  4028c8:	b.ge	402958 <ferror@plt+0x1008>  // b.tcont
  4028cc:	add	x1, x20, w0, sxtw #3
  4028d0:	ldr	x0, [x20, w0, sxtw #3]
  4028d4:	bl	401790 <execvp@plt>
  4028d8:	bl	4018e0 <__errno_location@plt>
  4028dc:	ldr	w0, [x0]
  4028e0:	cmp	w0, #0x2
  4028e4:	cset	w19, eq  // eq = none
  4028e8:	add	w19, w19, #0x7e
  4028ec:	mov	w2, #0x5                   	// #5
  4028f0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4028f4:	add	x1, x1, #0xee0
  4028f8:	mov	x0, #0x0                   	// #0
  4028fc:	bl	401890 <dcgettext@plt>
  402900:	adrp	x1, 417000 <ferror@plt+0x156b0>
  402904:	ldrsw	x1, [x1, #752]
  402908:	ldr	x2, [x20, x1, lsl #3]
  40290c:	mov	x1, x0
  402910:	mov	w0, w19
  402914:	bl	401930 <err@plt>
  402918:	mov	w2, #0x5                   	// #5
  40291c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402920:	add	x1, x1, #0xea8
  402924:	mov	x0, #0x0                   	// #0
  402928:	bl	401890 <dcgettext@plt>
  40292c:	mov	x1, x0
  402930:	mov	w0, #0x1                   	// #1
  402934:	bl	401930 <err@plt>
  402938:	mov	w2, #0x5                   	// #5
  40293c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402940:	add	x1, x1, #0xec0
  402944:	mov	x0, #0x0                   	// #0
  402948:	bl	401890 <dcgettext@plt>
  40294c:	mov	x1, x0
  402950:	mov	w0, #0x1                   	// #1
  402954:	bl	401930 <err@plt>
  402958:	bl	40461c <ferror@plt+0x2ccc>
  40295c:	str	xzr, [x1]
  402960:	cbnz	x0, 40296c <ferror@plt+0x101c>
  402964:	b	4029c4 <ferror@plt+0x1074>
  402968:	add	x0, x0, #0x1
  40296c:	ldrsb	w2, [x0]
  402970:	cmp	w2, #0x2f
  402974:	b.ne	402984 <ferror@plt+0x1034>  // b.any
  402978:	ldrsb	w2, [x0, #1]
  40297c:	cmp	w2, #0x2f
  402980:	b.eq	402968 <ferror@plt+0x1018>  // b.none
  402984:	ldrsb	w2, [x0]
  402988:	cbz	w2, 4029c8 <ferror@plt+0x1078>
  40298c:	mov	x2, #0x1                   	// #1
  402990:	str	x2, [x1]
  402994:	add	x3, x0, x2
  402998:	ldrsb	w2, [x0, #1]
  40299c:	cmp	w2, #0x2f
  4029a0:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4029a4:	b.eq	4029c4 <ferror@plt+0x1074>  // b.none
  4029a8:	ldr	x2, [x1]
  4029ac:	add	x2, x2, #0x1
  4029b0:	str	x2, [x1]
  4029b4:	ldrsb	w2, [x3, #1]!
  4029b8:	cmp	w2, #0x2f
  4029bc:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4029c0:	b.ne	4029a8 <ferror@plt+0x1058>  // b.any
  4029c4:	ret
  4029c8:	mov	x0, #0x0                   	// #0
  4029cc:	b	4029c4 <ferror@plt+0x1074>
  4029d0:	stp	x29, x30, [sp, #-80]!
  4029d4:	mov	x29, sp
  4029d8:	stp	x19, x20, [sp, #16]
  4029dc:	stp	x21, x22, [sp, #32]
  4029e0:	stp	x23, x24, [sp, #48]
  4029e4:	mov	x24, x1
  4029e8:	ldrsb	w1, [x0]
  4029ec:	cbz	w1, 402a6c <ferror@plt+0x111c>
  4029f0:	str	x25, [sp, #64]
  4029f4:	mov	x19, #0x1                   	// #1
  4029f8:	mov	w21, #0x0                   	// #0
  4029fc:	mov	w23, #0x0                   	// #0
  402a00:	mov	w25, #0x1                   	// #1
  402a04:	sub	x22, x0, #0x1
  402a08:	b	402a20 <ferror@plt+0x10d0>
  402a0c:	mov	w21, w23
  402a10:	mov	w20, w19
  402a14:	add	x19, x19, #0x1
  402a18:	ldrsb	w1, [x22, x19]
  402a1c:	cbz	w1, 402a4c <ferror@plt+0x10fc>
  402a20:	sub	w20, w19, #0x1
  402a24:	cbnz	w21, 402a0c <ferror@plt+0x10bc>
  402a28:	cmp	w1, #0x5c
  402a2c:	b.eq	402a44 <ferror@plt+0x10f4>  // b.none
  402a30:	mov	x0, x24
  402a34:	bl	401820 <strchr@plt>
  402a38:	cbz	x0, 402a10 <ferror@plt+0x10c0>
  402a3c:	ldr	x25, [sp, #64]
  402a40:	b	402a50 <ferror@plt+0x1100>
  402a44:	mov	w21, w25
  402a48:	b	402a10 <ferror@plt+0x10c0>
  402a4c:	ldr	x25, [sp, #64]
  402a50:	sub	w0, w20, w21
  402a54:	sxtw	x0, w0
  402a58:	ldp	x19, x20, [sp, #16]
  402a5c:	ldp	x21, x22, [sp, #32]
  402a60:	ldp	x23, x24, [sp, #48]
  402a64:	ldp	x29, x30, [sp], #80
  402a68:	ret
  402a6c:	mov	w20, #0x0                   	// #0
  402a70:	mov	w21, #0x0                   	// #0
  402a74:	b	402a50 <ferror@plt+0x1100>
  402a78:	stp	x29, x30, [sp, #-64]!
  402a7c:	mov	x29, sp
  402a80:	stp	x19, x20, [sp, #16]
  402a84:	stp	x21, x22, [sp, #32]
  402a88:	mov	x19, x0
  402a8c:	mov	x22, x1
  402a90:	mov	w21, w2
  402a94:	str	xzr, [sp, #56]
  402a98:	bl	4018e0 <__errno_location@plt>
  402a9c:	str	wzr, [x0]
  402aa0:	cbz	x19, 402ab0 <ferror@plt+0x1160>
  402aa4:	mov	x20, x0
  402aa8:	ldrsb	w0, [x19]
  402aac:	cbnz	w0, 402acc <ferror@plt+0x117c>
  402ab0:	mov	x3, x19
  402ab4:	mov	x2, x22
  402ab8:	adrp	x1, 405000 <ferror@plt+0x36b0>
  402abc:	add	x1, x1, #0x290
  402ac0:	adrp	x0, 417000 <ferror@plt+0x156b0>
  402ac4:	ldr	w0, [x0, #728]
  402ac8:	bl	4018a0 <errx@plt>
  402acc:	mov	w3, #0x0                   	// #0
  402ad0:	mov	w2, w21
  402ad4:	add	x1, sp, #0x38
  402ad8:	mov	x0, x19
  402adc:	bl	401700 <__strtoul_internal@plt>
  402ae0:	ldr	w1, [x20]
  402ae4:	cbnz	w1, 402b10 <ferror@plt+0x11c0>
  402ae8:	ldr	x1, [sp, #56]
  402aec:	cmp	x1, x19
  402af0:	b.eq	402ab0 <ferror@plt+0x1160>  // b.none
  402af4:	cbz	x1, 402b00 <ferror@plt+0x11b0>
  402af8:	ldrsb	w1, [x1]
  402afc:	cbnz	w1, 402ab0 <ferror@plt+0x1160>
  402b00:	ldp	x19, x20, [sp, #16]
  402b04:	ldp	x21, x22, [sp, #32]
  402b08:	ldp	x29, x30, [sp], #64
  402b0c:	ret
  402b10:	cmp	w1, #0x22
  402b14:	b.ne	402ab0 <ferror@plt+0x1160>  // b.any
  402b18:	mov	x3, x19
  402b1c:	mov	x2, x22
  402b20:	adrp	x1, 405000 <ferror@plt+0x36b0>
  402b24:	add	x1, x1, #0x290
  402b28:	adrp	x0, 417000 <ferror@plt+0x156b0>
  402b2c:	ldr	w0, [x0, #728]
  402b30:	bl	401930 <err@plt>
  402b34:	stp	x29, x30, [sp, #-32]!
  402b38:	mov	x29, sp
  402b3c:	stp	x19, x20, [sp, #16]
  402b40:	mov	x20, x0
  402b44:	mov	x19, x1
  402b48:	bl	402a78 <ferror@plt+0x1128>
  402b4c:	mov	x1, #0xffffffff            	// #4294967295
  402b50:	cmp	x0, x1
  402b54:	b.hi	402b64 <ferror@plt+0x1214>  // b.pmore
  402b58:	ldp	x19, x20, [sp, #16]
  402b5c:	ldp	x29, x30, [sp], #32
  402b60:	ret
  402b64:	bl	4018e0 <__errno_location@plt>
  402b68:	mov	w1, #0x22                  	// #34
  402b6c:	str	w1, [x0]
  402b70:	mov	x3, x20
  402b74:	mov	x2, x19
  402b78:	adrp	x1, 405000 <ferror@plt+0x36b0>
  402b7c:	add	x1, x1, #0x290
  402b80:	adrp	x0, 417000 <ferror@plt+0x156b0>
  402b84:	ldr	w0, [x0, #728]
  402b88:	bl	401930 <err@plt>
  402b8c:	stp	x29, x30, [sp, #-32]!
  402b90:	mov	x29, sp
  402b94:	stp	x19, x20, [sp, #16]
  402b98:	mov	x20, x0
  402b9c:	mov	x19, x1
  402ba0:	bl	402b34 <ferror@plt+0x11e4>
  402ba4:	mov	w1, #0xffff                	// #65535
  402ba8:	cmp	w0, w1
  402bac:	b.hi	402bbc <ferror@plt+0x126c>  // b.pmore
  402bb0:	ldp	x19, x20, [sp, #16]
  402bb4:	ldp	x29, x30, [sp], #32
  402bb8:	ret
  402bbc:	bl	4018e0 <__errno_location@plt>
  402bc0:	mov	w1, #0x22                  	// #34
  402bc4:	str	w1, [x0]
  402bc8:	mov	x3, x20
  402bcc:	mov	x2, x19
  402bd0:	adrp	x1, 405000 <ferror@plt+0x36b0>
  402bd4:	add	x1, x1, #0x290
  402bd8:	adrp	x0, 417000 <ferror@plt+0x156b0>
  402bdc:	ldr	w0, [x0, #728]
  402be0:	bl	401930 <err@plt>
  402be4:	adrp	x1, 417000 <ferror@plt+0x156b0>
  402be8:	str	w0, [x1, #728]
  402bec:	ret
  402bf0:	stp	x29, x30, [sp, #-128]!
  402bf4:	mov	x29, sp
  402bf8:	stp	x19, x20, [sp, #16]
  402bfc:	str	xzr, [x1]
  402c00:	cbz	x0, 403010 <ferror@plt+0x16c0>
  402c04:	stp	x21, x22, [sp, #32]
  402c08:	mov	x19, x0
  402c0c:	mov	x21, x1
  402c10:	mov	x22, x2
  402c14:	ldrsb	w0, [x0]
  402c18:	cbz	w0, 403018 <ferror@plt+0x16c8>
  402c1c:	stp	x23, x24, [sp, #48]
  402c20:	bl	4017c0 <__ctype_b_loc@plt>
  402c24:	mov	x24, x0
  402c28:	ldr	x4, [x0]
  402c2c:	mov	x1, x19
  402c30:	ldrsb	w2, [x1]
  402c34:	and	x0, x2, #0xff
  402c38:	ldrh	w3, [x4, x0, lsl #1]
  402c3c:	tbz	w3, #13, 402c48 <ferror@plt+0x12f8>
  402c40:	add	x1, x1, #0x1
  402c44:	b	402c30 <ferror@plt+0x12e0>
  402c48:	cmp	w2, #0x2d
  402c4c:	b.eq	40303c <ferror@plt+0x16ec>  // b.none
  402c50:	stp	x25, x26, [sp, #64]
  402c54:	bl	4018e0 <__errno_location@plt>
  402c58:	mov	x25, x0
  402c5c:	str	wzr, [x0]
  402c60:	str	xzr, [sp, #120]
  402c64:	mov	w3, #0x0                   	// #0
  402c68:	mov	w2, #0x0                   	// #0
  402c6c:	add	x1, sp, #0x78
  402c70:	mov	x0, x19
  402c74:	bl	401700 <__strtoul_internal@plt>
  402c78:	mov	x26, x0
  402c7c:	ldr	x20, [sp, #120]
  402c80:	cmp	x20, x19
  402c84:	b.eq	402cc0 <ferror@plt+0x1370>  // b.none
  402c88:	ldr	w0, [x25]
  402c8c:	cbz	w0, 402c9c <ferror@plt+0x134c>
  402c90:	sub	x1, x26, #0x1
  402c94:	cmn	x1, #0x3
  402c98:	b.hi	402cdc <ferror@plt+0x138c>  // b.pmore
  402c9c:	cbz	x20, 402fdc <ferror@plt+0x168c>
  402ca0:	ldrsb	w0, [x20]
  402ca4:	cbz	w0, 402fe4 <ferror@plt+0x1694>
  402ca8:	stp	x27, x28, [sp, #80]
  402cac:	mov	w19, #0x0                   	// #0
  402cb0:	mov	x27, #0x0                   	// #0
  402cb4:	add	x0, sp, #0x78
  402cb8:	str	x0, [sp, #104]
  402cbc:	b	402dc8 <ferror@plt+0x1478>
  402cc0:	ldr	w0, [x25]
  402cc4:	mov	w20, #0xffffffea            	// #-22
  402cc8:	cbnz	w0, 402cdc <ferror@plt+0x138c>
  402ccc:	ldp	x21, x22, [sp, #32]
  402cd0:	ldp	x23, x24, [sp, #48]
  402cd4:	ldp	x25, x26, [sp, #64]
  402cd8:	b	403020 <ferror@plt+0x16d0>
  402cdc:	neg	w20, w0
  402ce0:	b	402fec <ferror@plt+0x169c>
  402ce4:	ldrsb	w0, [x20, #2]
  402ce8:	and	w0, w0, #0xffffffdf
  402cec:	cmp	w0, #0x42
  402cf0:	b.ne	402de8 <ferror@plt+0x1498>  // b.any
  402cf4:	ldrsb	w0, [x20, #3]
  402cf8:	cbnz	w0, 402de8 <ferror@plt+0x1498>
  402cfc:	mov	w23, #0x400                 	// #1024
  402d00:	b	402d0c <ferror@plt+0x13bc>
  402d04:	cbnz	w0, 402de8 <ferror@plt+0x1498>
  402d08:	mov	w23, #0x400                 	// #1024
  402d0c:	ldrsb	w20, [x20]
  402d10:	mov	w1, w20
  402d14:	adrp	x0, 405000 <ferror@plt+0x36b0>
  402d18:	add	x0, x0, #0x2a0
  402d1c:	bl	401820 <strchr@plt>
  402d20:	cbz	x0, 402ec4 <ferror@plt+0x1574>
  402d24:	adrp	x2, 405000 <ferror@plt+0x36b0>
  402d28:	add	x2, x2, #0x2a0
  402d2c:	sub	x0, x0, x2
  402d30:	add	w2, w0, #0x1
  402d34:	cbz	w2, 4030dc <ferror@plt+0x178c>
  402d38:	sxtw	x3, w23
  402d3c:	umulh	x0, x26, x3
  402d40:	cbnz	x0, 402f0c <ferror@plt+0x15bc>
  402d44:	sub	w1, w2, #0x2
  402d48:	mul	x26, x26, x3
  402d4c:	cmn	w1, #0x1
  402d50:	b.eq	402eec <ferror@plt+0x159c>  // b.none
  402d54:	umulh	x0, x26, x3
  402d58:	sub	w1, w1, #0x1
  402d5c:	cbz	x0, 402d48 <ferror@plt+0x13f8>
  402d60:	mov	w20, #0xffffffde            	// #-34
  402d64:	b	402ef0 <ferror@plt+0x15a0>
  402d68:	ldrsb	w0, [x20]
  402d6c:	cbz	w0, 40307c <ferror@plt+0x172c>
  402d70:	mov	x2, x23
  402d74:	mov	x1, x20
  402d78:	mov	x0, x28
  402d7c:	bl	4016c0 <strncmp@plt>
  402d80:	cbnz	w0, 403094 <ferror@plt+0x1744>
  402d84:	add	x1, x20, x23
  402d88:	ldrsb	w0, [x20, x23]
  402d8c:	cmp	w0, #0x30
  402d90:	b.ne	402e20 <ferror@plt+0x14d0>  // b.any
  402d94:	mov	x20, x1
  402d98:	add	w2, w19, #0x1
  402d9c:	sub	w19, w20, w1
  402da0:	add	w19, w19, w2
  402da4:	ldrsb	w0, [x20, #1]!
  402da8:	cmp	w0, #0x30
  402dac:	b.eq	402d9c <ferror@plt+0x144c>  // b.none
  402db0:	sxtb	x0, w0
  402db4:	ldr	x1, [x24]
  402db8:	ldrh	w0, [x1, x0, lsl #1]
  402dbc:	tbnz	w0, #11, 402e28 <ferror@plt+0x14d8>
  402dc0:	str	x20, [sp, #120]
  402dc4:	ldr	x20, [sp, #120]
  402dc8:	ldrsb	w0, [x20, #1]
  402dcc:	cmp	w0, #0x69
  402dd0:	b.eq	402ce4 <ferror@plt+0x1394>  // b.none
  402dd4:	and	w1, w0, #0xffffffdf
  402dd8:	cmp	w1, #0x42
  402ddc:	b.ne	402d04 <ferror@plt+0x13b4>  // b.any
  402de0:	ldrsb	w0, [x20, #2]
  402de4:	cbz	w0, 402ebc <ferror@plt+0x156c>
  402de8:	bl	401660 <localeconv@plt>
  402dec:	cbz	x0, 40304c <ferror@plt+0x16fc>
  402df0:	ldr	x28, [x0]
  402df4:	cbz	x28, 403064 <ferror@plt+0x1714>
  402df8:	mov	x0, x28
  402dfc:	bl	4015a0 <strlen@plt>
  402e00:	mov	x23, x0
  402e04:	cbz	x27, 402d68 <ferror@plt+0x1418>
  402e08:	mov	w20, #0xffffffea            	// #-22
  402e0c:	ldp	x21, x22, [sp, #32]
  402e10:	ldp	x23, x24, [sp, #48]
  402e14:	ldp	x25, x26, [sp, #64]
  402e18:	ldp	x27, x28, [sp, #80]
  402e1c:	b	403020 <ferror@plt+0x16d0>
  402e20:	mov	x20, x1
  402e24:	b	402db0 <ferror@plt+0x1460>
  402e28:	str	wzr, [x25]
  402e2c:	str	xzr, [sp, #120]
  402e30:	mov	w3, #0x0                   	// #0
  402e34:	mov	w2, #0x0                   	// #0
  402e38:	ldr	x1, [sp, #104]
  402e3c:	mov	x0, x20
  402e40:	bl	401700 <__strtoul_internal@plt>
  402e44:	mov	x27, x0
  402e48:	ldr	x0, [sp, #120]
  402e4c:	cmp	x0, x20
  402e50:	b.eq	402e90 <ferror@plt+0x1540>  // b.none
  402e54:	ldr	w1, [x25]
  402e58:	cbz	w1, 402e68 <ferror@plt+0x1518>
  402e5c:	sub	x2, x27, #0x1
  402e60:	cmn	x2, #0x3
  402e64:	b.hi	402eb0 <ferror@plt+0x1560>  // b.pmore
  402e68:	cbz	x27, 402dc4 <ferror@plt+0x1474>
  402e6c:	cbz	x0, 4030ac <ferror@plt+0x175c>
  402e70:	ldrsb	w0, [x0]
  402e74:	cbnz	w0, 402dc4 <ferror@plt+0x1474>
  402e78:	mov	w20, #0xffffffea            	// #-22
  402e7c:	ldp	x21, x22, [sp, #32]
  402e80:	ldp	x23, x24, [sp, #48]
  402e84:	ldp	x25, x26, [sp, #64]
  402e88:	ldp	x27, x28, [sp, #80]
  402e8c:	b	403020 <ferror@plt+0x16d0>
  402e90:	ldr	w1, [x25]
  402e94:	mov	w20, #0xffffffea            	// #-22
  402e98:	cbnz	w1, 402eb0 <ferror@plt+0x1560>
  402e9c:	ldp	x21, x22, [sp, #32]
  402ea0:	ldp	x23, x24, [sp, #48]
  402ea4:	ldp	x25, x26, [sp, #64]
  402ea8:	ldp	x27, x28, [sp, #80]
  402eac:	b	403020 <ferror@plt+0x16d0>
  402eb0:	neg	w20, w1
  402eb4:	ldp	x27, x28, [sp, #80]
  402eb8:	b	402fec <ferror@plt+0x169c>
  402ebc:	mov	w23, #0x3e8                 	// #1000
  402ec0:	b	402d0c <ferror@plt+0x13bc>
  402ec4:	mov	w1, w20
  402ec8:	adrp	x0, 405000 <ferror@plt+0x36b0>
  402ecc:	add	x0, x0, #0x2b0
  402ed0:	bl	401820 <strchr@plt>
  402ed4:	cbz	x0, 4030c4 <ferror@plt+0x1774>
  402ed8:	adrp	x2, 405000 <ferror@plt+0x36b0>
  402edc:	add	x2, x2, #0x2b0
  402ee0:	sub	x0, x0, x2
  402ee4:	add	w2, w0, #0x1
  402ee8:	b	402d34 <ferror@plt+0x13e4>
  402eec:	mov	w20, #0x0                   	// #0
  402ef0:	cbz	x22, 402ef8 <ferror@plt+0x15a8>
  402ef4:	str	w2, [x22]
  402ef8:	cmp	x27, #0x0
  402efc:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402f00:	b.ne	402f14 <ferror@plt+0x15c4>  // b.any
  402f04:	ldp	x27, x28, [sp, #80]
  402f08:	b	402fe8 <ferror@plt+0x1698>
  402f0c:	mov	w20, #0xffffffde            	// #-34
  402f10:	b	402ef0 <ferror@plt+0x15a0>
  402f14:	sxtw	x23, w23
  402f18:	sub	w0, w2, #0x2
  402f1c:	mov	x4, #0x1                   	// #1
  402f20:	mul	x4, x4, x23
  402f24:	cmn	w0, #0x1
  402f28:	b.eq	402f38 <ferror@plt+0x15e8>  // b.none
  402f2c:	umulh	x1, x4, x23
  402f30:	sub	w0, w0, #0x1
  402f34:	cbz	x1, 402f20 <ferror@plt+0x15d0>
  402f38:	cmp	x27, #0xa
  402f3c:	b.ls	402f88 <ferror@plt+0x1638>  // b.plast
  402f40:	mov	x0, #0xa                   	// #10
  402f44:	add	x0, x0, x0, lsl #2
  402f48:	lsl	x1, x0, #1
  402f4c:	mov	x0, x1
  402f50:	cmp	x27, x1
  402f54:	b.hi	402f44 <ferror@plt+0x15f4>  // b.pmore
  402f58:	cmp	w19, #0x0
  402f5c:	b.le	402f78 <ferror@plt+0x1628>
  402f60:	mov	w1, #0x0                   	// #0
  402f64:	add	x0, x0, x0, lsl #2
  402f68:	lsl	x0, x0, #1
  402f6c:	add	w1, w1, #0x1
  402f70:	cmp	w19, w1
  402f74:	b.ne	402f64 <ferror@plt+0x1614>  // b.any
  402f78:	mov	x2, #0x1                   	// #1
  402f7c:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  402f80:	movk	x6, #0xcccd
  402f84:	b	402f98 <ferror@plt+0x1648>
  402f88:	mov	x0, #0xa                   	// #10
  402f8c:	b	402f58 <ferror@plt+0x1608>
  402f90:	cmp	x5, #0x9
  402f94:	b.ls	402fd4 <ferror@plt+0x1684>  // b.plast
  402f98:	umulh	x3, x27, x6
  402f9c:	lsr	x1, x3, #3
  402fa0:	add	x1, x1, x1, lsl #2
  402fa4:	sub	x1, x27, x1, lsl #1
  402fa8:	mov	x5, x27
  402fac:	lsr	x27, x3, #3
  402fb0:	mov	x3, x2
  402fb4:	add	x2, x2, x2, lsl #2
  402fb8:	lsl	x2, x2, #1
  402fbc:	cbz	w1, 402f90 <ferror@plt+0x1640>
  402fc0:	udiv	x3, x0, x3
  402fc4:	udiv	x1, x3, x1
  402fc8:	udiv	x1, x4, x1
  402fcc:	add	x26, x26, x1
  402fd0:	b	402f90 <ferror@plt+0x1640>
  402fd4:	ldp	x27, x28, [sp, #80]
  402fd8:	b	402fe8 <ferror@plt+0x1698>
  402fdc:	mov	w20, #0x0                   	// #0
  402fe0:	b	402fe8 <ferror@plt+0x1698>
  402fe4:	mov	w20, #0x0                   	// #0
  402fe8:	str	x26, [x21]
  402fec:	tbnz	w20, #31, 403000 <ferror@plt+0x16b0>
  402ff0:	ldp	x21, x22, [sp, #32]
  402ff4:	ldp	x23, x24, [sp, #48]
  402ff8:	ldp	x25, x26, [sp, #64]
  402ffc:	b	40302c <ferror@plt+0x16dc>
  403000:	ldp	x21, x22, [sp, #32]
  403004:	ldp	x23, x24, [sp, #48]
  403008:	ldp	x25, x26, [sp, #64]
  40300c:	b	403020 <ferror@plt+0x16d0>
  403010:	mov	w20, #0xffffffea            	// #-22
  403014:	b	403020 <ferror@plt+0x16d0>
  403018:	mov	w20, #0xffffffea            	// #-22
  40301c:	ldp	x21, x22, [sp, #32]
  403020:	bl	4018e0 <__errno_location@plt>
  403024:	neg	w1, w20
  403028:	str	w1, [x0]
  40302c:	mov	w0, w20
  403030:	ldp	x19, x20, [sp, #16]
  403034:	ldp	x29, x30, [sp], #128
  403038:	ret
  40303c:	mov	w20, #0xffffffea            	// #-22
  403040:	ldp	x21, x22, [sp, #32]
  403044:	ldp	x23, x24, [sp, #48]
  403048:	b	403020 <ferror@plt+0x16d0>
  40304c:	mov	w20, #0xffffffea            	// #-22
  403050:	ldp	x21, x22, [sp, #32]
  403054:	ldp	x23, x24, [sp, #48]
  403058:	ldp	x25, x26, [sp, #64]
  40305c:	ldp	x27, x28, [sp, #80]
  403060:	b	403020 <ferror@plt+0x16d0>
  403064:	mov	w20, #0xffffffea            	// #-22
  403068:	ldp	x21, x22, [sp, #32]
  40306c:	ldp	x23, x24, [sp, #48]
  403070:	ldp	x25, x26, [sp, #64]
  403074:	ldp	x27, x28, [sp, #80]
  403078:	b	403020 <ferror@plt+0x16d0>
  40307c:	mov	w20, #0xffffffea            	// #-22
  403080:	ldp	x21, x22, [sp, #32]
  403084:	ldp	x23, x24, [sp, #48]
  403088:	ldp	x25, x26, [sp, #64]
  40308c:	ldp	x27, x28, [sp, #80]
  403090:	b	403020 <ferror@plt+0x16d0>
  403094:	mov	w20, #0xffffffea            	// #-22
  403098:	ldp	x21, x22, [sp, #32]
  40309c:	ldp	x23, x24, [sp, #48]
  4030a0:	ldp	x25, x26, [sp, #64]
  4030a4:	ldp	x27, x28, [sp, #80]
  4030a8:	b	403020 <ferror@plt+0x16d0>
  4030ac:	mov	w20, #0xffffffea            	// #-22
  4030b0:	ldp	x21, x22, [sp, #32]
  4030b4:	ldp	x23, x24, [sp, #48]
  4030b8:	ldp	x25, x26, [sp, #64]
  4030bc:	ldp	x27, x28, [sp, #80]
  4030c0:	b	403020 <ferror@plt+0x16d0>
  4030c4:	mov	w20, #0xffffffea            	// #-22
  4030c8:	ldp	x21, x22, [sp, #32]
  4030cc:	ldp	x23, x24, [sp, #48]
  4030d0:	ldp	x25, x26, [sp, #64]
  4030d4:	ldp	x27, x28, [sp, #80]
  4030d8:	b	403020 <ferror@plt+0x16d0>
  4030dc:	mov	w20, w2
  4030e0:	cbnz	x22, 402ef4 <ferror@plt+0x15a4>
  4030e4:	ldp	x27, x28, [sp, #80]
  4030e8:	b	402fe8 <ferror@plt+0x1698>
  4030ec:	stp	x29, x30, [sp, #-16]!
  4030f0:	mov	x29, sp
  4030f4:	mov	x2, #0x0                   	// #0
  4030f8:	bl	402bf0 <ferror@plt+0x12a0>
  4030fc:	ldp	x29, x30, [sp], #16
  403100:	ret
  403104:	stp	x29, x30, [sp, #-48]!
  403108:	mov	x29, sp
  40310c:	stp	x19, x20, [sp, #16]
  403110:	stp	x21, x22, [sp, #32]
  403114:	mov	x21, x0
  403118:	mov	x22, x1
  40311c:	mov	x20, x0
  403120:	cbnz	x0, 403134 <ferror@plt+0x17e4>
  403124:	cbnz	x1, 403154 <ferror@plt+0x1804>
  403128:	mov	w0, #0x0                   	// #0
  40312c:	b	403174 <ferror@plt+0x1824>
  403130:	add	x20, x20, #0x1
  403134:	ldrsb	w19, [x20]
  403138:	cbz	w19, 403150 <ferror@plt+0x1800>
  40313c:	bl	4017c0 <__ctype_b_loc@plt>
  403140:	and	x19, x19, #0xff
  403144:	ldr	x2, [x0]
  403148:	ldrh	w2, [x2, x19, lsl #1]
  40314c:	tbnz	w2, #11, 403130 <ferror@plt+0x17e0>
  403150:	cbz	x22, 403158 <ferror@plt+0x1808>
  403154:	str	x20, [x22]
  403158:	cmp	x20, #0x0
  40315c:	mov	w0, #0x0                   	// #0
  403160:	ccmp	x21, x20, #0x2, ne  // ne = any
  403164:	b.cs	403174 <ferror@plt+0x1824>  // b.hs, b.nlast
  403168:	ldrsb	w0, [x20]
  40316c:	cmp	w0, #0x0
  403170:	cset	w0, eq  // eq = none
  403174:	ldp	x19, x20, [sp, #16]
  403178:	ldp	x21, x22, [sp, #32]
  40317c:	ldp	x29, x30, [sp], #48
  403180:	ret
  403184:	stp	x29, x30, [sp, #-48]!
  403188:	mov	x29, sp
  40318c:	stp	x19, x20, [sp, #16]
  403190:	stp	x21, x22, [sp, #32]
  403194:	mov	x21, x0
  403198:	mov	x22, x1
  40319c:	mov	x20, x0
  4031a0:	cbnz	x0, 4031b4 <ferror@plt+0x1864>
  4031a4:	cbnz	x1, 4031d4 <ferror@plt+0x1884>
  4031a8:	mov	w0, #0x0                   	// #0
  4031ac:	b	4031f4 <ferror@plt+0x18a4>
  4031b0:	add	x20, x20, #0x1
  4031b4:	ldrsb	w19, [x20]
  4031b8:	cbz	w19, 4031d0 <ferror@plt+0x1880>
  4031bc:	bl	4017c0 <__ctype_b_loc@plt>
  4031c0:	and	x19, x19, #0xff
  4031c4:	ldr	x2, [x0]
  4031c8:	ldrh	w2, [x2, x19, lsl #1]
  4031cc:	tbnz	w2, #12, 4031b0 <ferror@plt+0x1860>
  4031d0:	cbz	x22, 4031d8 <ferror@plt+0x1888>
  4031d4:	str	x20, [x22]
  4031d8:	cmp	x20, #0x0
  4031dc:	mov	w0, #0x0                   	// #0
  4031e0:	ccmp	x21, x20, #0x2, ne  // ne = any
  4031e4:	b.cs	4031f4 <ferror@plt+0x18a4>  // b.hs, b.nlast
  4031e8:	ldrsb	w0, [x20]
  4031ec:	cmp	w0, #0x0
  4031f0:	cset	w0, eq  // eq = none
  4031f4:	ldp	x19, x20, [sp, #16]
  4031f8:	ldp	x21, x22, [sp, #32]
  4031fc:	ldp	x29, x30, [sp], #48
  403200:	ret
  403204:	stp	x29, x30, [sp, #-128]!
  403208:	mov	x29, sp
  40320c:	stp	x19, x20, [sp, #16]
  403210:	stp	x21, x22, [sp, #32]
  403214:	mov	x20, x0
  403218:	mov	x22, x1
  40321c:	str	x2, [sp, #80]
  403220:	str	x3, [sp, #88]
  403224:	str	x4, [sp, #96]
  403228:	str	x5, [sp, #104]
  40322c:	str	x6, [sp, #112]
  403230:	str	x7, [sp, #120]
  403234:	add	x0, sp, #0x80
  403238:	str	x0, [sp, #48]
  40323c:	str	x0, [sp, #56]
  403240:	add	x0, sp, #0x50
  403244:	str	x0, [sp, #64]
  403248:	mov	w0, #0xffffffd0            	// #-48
  40324c:	str	w0, [sp, #72]
  403250:	str	wzr, [sp, #76]
  403254:	add	x21, sp, #0x80
  403258:	b	4032f8 <ferror@plt+0x19a8>
  40325c:	add	w0, w3, #0x8
  403260:	str	w0, [sp, #72]
  403264:	cmp	w0, #0x0
  403268:	b.le	40327c <ferror@plt+0x192c>
  40326c:	add	x0, x2, #0xf
  403270:	and	x0, x0, #0xfffffffffffffff8
  403274:	str	x0, [sp, #48]
  403278:	b	403310 <ferror@plt+0x19c0>
  40327c:	ldr	x1, [x21, w3, sxtw]
  403280:	cbz	x1, 403318 <ferror@plt+0x19c8>
  403284:	cbz	w0, 4032c8 <ferror@plt+0x1978>
  403288:	add	w3, w3, #0x10
  40328c:	str	w3, [sp, #72]
  403290:	cmp	w3, #0x0
  403294:	b.le	4032a8 <ferror@plt+0x1958>
  403298:	add	x0, x2, #0xf
  40329c:	and	x0, x0, #0xfffffffffffffff8
  4032a0:	str	x0, [sp, #48]
  4032a4:	b	4032d4 <ferror@plt+0x1984>
  4032a8:	add	x2, x21, w0, sxtw
  4032ac:	b	4032d4 <ferror@plt+0x1984>
  4032b0:	mov	w0, #0x1                   	// #1
  4032b4:	ldp	x19, x20, [sp, #16]
  4032b8:	ldp	x21, x22, [sp, #32]
  4032bc:	ldp	x29, x30, [sp], #128
  4032c0:	ret
  4032c4:	ldr	x2, [sp, #48]
  4032c8:	add	x0, x2, #0xf
  4032cc:	and	x0, x0, #0xfffffffffffffff8
  4032d0:	str	x0, [sp, #48]
  4032d4:	ldr	x19, [x2]
  4032d8:	cbz	x19, 403318 <ferror@plt+0x19c8>
  4032dc:	mov	x0, x20
  4032e0:	bl	4017a0 <strcmp@plt>
  4032e4:	cbz	w0, 4032b0 <ferror@plt+0x1960>
  4032e8:	mov	x1, x19
  4032ec:	mov	x0, x20
  4032f0:	bl	4017a0 <strcmp@plt>
  4032f4:	cbz	w0, 4032b4 <ferror@plt+0x1964>
  4032f8:	ldr	w3, [sp, #72]
  4032fc:	ldr	x2, [sp, #48]
  403300:	tbnz	w3, #31, 40325c <ferror@plt+0x190c>
  403304:	add	x0, x2, #0xf
  403308:	and	x0, x0, #0xfffffffffffffff8
  40330c:	str	x0, [sp, #48]
  403310:	ldr	x1, [x2]
  403314:	cbnz	x1, 4032c4 <ferror@plt+0x1974>
  403318:	mov	x3, x20
  40331c:	mov	x2, x22
  403320:	adrp	x1, 405000 <ferror@plt+0x36b0>
  403324:	add	x1, x1, #0x290
  403328:	adrp	x0, 417000 <ferror@plt+0x156b0>
  40332c:	ldr	w0, [x0, #728]
  403330:	bl	4018a0 <errx@plt>
  403334:	cbz	x1, 40336c <ferror@plt+0x1a1c>
  403338:	add	x3, x0, x1
  40333c:	sxtb	w2, w2
  403340:	ldrsb	w1, [x0]
  403344:	cbz	w1, 403364 <ferror@plt+0x1a14>
  403348:	cmp	w2, w1
  40334c:	b.eq	403368 <ferror@plt+0x1a18>  // b.none
  403350:	add	x0, x0, #0x1
  403354:	cmp	x3, x0
  403358:	b.ne	403340 <ferror@plt+0x19f0>  // b.any
  40335c:	mov	x0, #0x0                   	// #0
  403360:	b	403368 <ferror@plt+0x1a18>
  403364:	mov	x0, #0x0                   	// #0
  403368:	ret
  40336c:	mov	x0, #0x0                   	// #0
  403370:	b	403368 <ferror@plt+0x1a18>
  403374:	stp	x29, x30, [sp, #-16]!
  403378:	mov	x29, sp
  40337c:	mov	w2, #0xa                   	// #10
  403380:	bl	402b8c <ferror@plt+0x123c>
  403384:	ldp	x29, x30, [sp], #16
  403388:	ret
  40338c:	stp	x29, x30, [sp, #-16]!
  403390:	mov	x29, sp
  403394:	mov	w2, #0x10                  	// #16
  403398:	bl	402b8c <ferror@plt+0x123c>
  40339c:	ldp	x29, x30, [sp], #16
  4033a0:	ret
  4033a4:	stp	x29, x30, [sp, #-16]!
  4033a8:	mov	x29, sp
  4033ac:	mov	w2, #0xa                   	// #10
  4033b0:	bl	402b34 <ferror@plt+0x11e4>
  4033b4:	ldp	x29, x30, [sp], #16
  4033b8:	ret
  4033bc:	stp	x29, x30, [sp, #-16]!
  4033c0:	mov	x29, sp
  4033c4:	mov	w2, #0x10                  	// #16
  4033c8:	bl	402b34 <ferror@plt+0x11e4>
  4033cc:	ldp	x29, x30, [sp], #16
  4033d0:	ret
  4033d4:	stp	x29, x30, [sp, #-64]!
  4033d8:	mov	x29, sp
  4033dc:	stp	x19, x20, [sp, #16]
  4033e0:	str	x21, [sp, #32]
  4033e4:	mov	x19, x0
  4033e8:	mov	x21, x1
  4033ec:	str	xzr, [sp, #56]
  4033f0:	bl	4018e0 <__errno_location@plt>
  4033f4:	str	wzr, [x0]
  4033f8:	cbz	x19, 403408 <ferror@plt+0x1ab8>
  4033fc:	mov	x20, x0
  403400:	ldrsb	w0, [x19]
  403404:	cbnz	w0, 403424 <ferror@plt+0x1ad4>
  403408:	mov	x3, x19
  40340c:	mov	x2, x21
  403410:	adrp	x1, 405000 <ferror@plt+0x36b0>
  403414:	add	x1, x1, #0x290
  403418:	adrp	x0, 417000 <ferror@plt+0x156b0>
  40341c:	ldr	w0, [x0, #728]
  403420:	bl	4018a0 <errx@plt>
  403424:	mov	w3, #0x0                   	// #0
  403428:	mov	w2, #0xa                   	// #10
  40342c:	add	x1, sp, #0x38
  403430:	mov	x0, x19
  403434:	bl	4016b0 <__strtol_internal@plt>
  403438:	ldr	w1, [x20]
  40343c:	cbnz	w1, 403468 <ferror@plt+0x1b18>
  403440:	ldr	x1, [sp, #56]
  403444:	cmp	x1, x19
  403448:	b.eq	403408 <ferror@plt+0x1ab8>  // b.none
  40344c:	cbz	x1, 403458 <ferror@plt+0x1b08>
  403450:	ldrsb	w1, [x1]
  403454:	cbnz	w1, 403408 <ferror@plt+0x1ab8>
  403458:	ldp	x19, x20, [sp, #16]
  40345c:	ldr	x21, [sp, #32]
  403460:	ldp	x29, x30, [sp], #64
  403464:	ret
  403468:	cmp	w1, #0x22
  40346c:	b.ne	403408 <ferror@plt+0x1ab8>  // b.any
  403470:	mov	x3, x19
  403474:	mov	x2, x21
  403478:	adrp	x1, 405000 <ferror@plt+0x36b0>
  40347c:	add	x1, x1, #0x290
  403480:	adrp	x0, 417000 <ferror@plt+0x156b0>
  403484:	ldr	w0, [x0, #728]
  403488:	bl	401930 <err@plt>
  40348c:	stp	x29, x30, [sp, #-32]!
  403490:	mov	x29, sp
  403494:	stp	x19, x20, [sp, #16]
  403498:	mov	x20, x0
  40349c:	mov	x19, x1
  4034a0:	bl	4033d4 <ferror@plt+0x1a84>
  4034a4:	mov	x2, #0x80000000            	// #2147483648
  4034a8:	add	x2, x0, x2
  4034ac:	mov	x1, #0xffffffff            	// #4294967295
  4034b0:	cmp	x2, x1
  4034b4:	b.hi	4034c4 <ferror@plt+0x1b74>  // b.pmore
  4034b8:	ldp	x19, x20, [sp, #16]
  4034bc:	ldp	x29, x30, [sp], #32
  4034c0:	ret
  4034c4:	bl	4018e0 <__errno_location@plt>
  4034c8:	mov	w1, #0x22                  	// #34
  4034cc:	str	w1, [x0]
  4034d0:	mov	x3, x20
  4034d4:	mov	x2, x19
  4034d8:	adrp	x1, 405000 <ferror@plt+0x36b0>
  4034dc:	add	x1, x1, #0x290
  4034e0:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4034e4:	ldr	w0, [x0, #728]
  4034e8:	bl	401930 <err@plt>
  4034ec:	stp	x29, x30, [sp, #-32]!
  4034f0:	mov	x29, sp
  4034f4:	stp	x19, x20, [sp, #16]
  4034f8:	mov	x20, x0
  4034fc:	mov	x19, x1
  403500:	bl	40348c <ferror@plt+0x1b3c>
  403504:	add	w2, w0, #0x8, lsl #12
  403508:	mov	w1, #0xffff                	// #65535
  40350c:	cmp	w2, w1
  403510:	b.hi	403520 <ferror@plt+0x1bd0>  // b.pmore
  403514:	ldp	x19, x20, [sp, #16]
  403518:	ldp	x29, x30, [sp], #32
  40351c:	ret
  403520:	bl	4018e0 <__errno_location@plt>
  403524:	mov	w1, #0x22                  	// #34
  403528:	str	w1, [x0]
  40352c:	mov	x3, x20
  403530:	mov	x2, x19
  403534:	adrp	x1, 405000 <ferror@plt+0x36b0>
  403538:	add	x1, x1, #0x290
  40353c:	adrp	x0, 417000 <ferror@plt+0x156b0>
  403540:	ldr	w0, [x0, #728]
  403544:	bl	401930 <err@plt>
  403548:	stp	x29, x30, [sp, #-16]!
  40354c:	mov	x29, sp
  403550:	mov	w2, #0xa                   	// #10
  403554:	bl	402a78 <ferror@plt+0x1128>
  403558:	ldp	x29, x30, [sp], #16
  40355c:	ret
  403560:	stp	x29, x30, [sp, #-16]!
  403564:	mov	x29, sp
  403568:	mov	w2, #0x10                  	// #16
  40356c:	bl	402a78 <ferror@plt+0x1128>
  403570:	ldp	x29, x30, [sp], #16
  403574:	ret
  403578:	stp	x29, x30, [sp, #-64]!
  40357c:	mov	x29, sp
  403580:	stp	x19, x20, [sp, #16]
  403584:	str	x21, [sp, #32]
  403588:	mov	x19, x0
  40358c:	mov	x21, x1
  403590:	str	xzr, [sp, #56]
  403594:	bl	4018e0 <__errno_location@plt>
  403598:	str	wzr, [x0]
  40359c:	cbz	x19, 4035ac <ferror@plt+0x1c5c>
  4035a0:	mov	x20, x0
  4035a4:	ldrsb	w0, [x19]
  4035a8:	cbnz	w0, 4035c8 <ferror@plt+0x1c78>
  4035ac:	mov	x3, x19
  4035b0:	mov	x2, x21
  4035b4:	adrp	x1, 405000 <ferror@plt+0x36b0>
  4035b8:	add	x1, x1, #0x290
  4035bc:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4035c0:	ldr	w0, [x0, #728]
  4035c4:	bl	4018a0 <errx@plt>
  4035c8:	add	x1, sp, #0x38
  4035cc:	mov	x0, x19
  4035d0:	bl	401600 <strtod@plt>
  4035d4:	ldr	w0, [x20]
  4035d8:	cbnz	w0, 403604 <ferror@plt+0x1cb4>
  4035dc:	ldr	x0, [sp, #56]
  4035e0:	cmp	x0, x19
  4035e4:	b.eq	4035ac <ferror@plt+0x1c5c>  // b.none
  4035e8:	cbz	x0, 4035f4 <ferror@plt+0x1ca4>
  4035ec:	ldrsb	w0, [x0]
  4035f0:	cbnz	w0, 4035ac <ferror@plt+0x1c5c>
  4035f4:	ldp	x19, x20, [sp, #16]
  4035f8:	ldr	x21, [sp, #32]
  4035fc:	ldp	x29, x30, [sp], #64
  403600:	ret
  403604:	cmp	w0, #0x22
  403608:	b.ne	4035ac <ferror@plt+0x1c5c>  // b.any
  40360c:	mov	x3, x19
  403610:	mov	x2, x21
  403614:	adrp	x1, 405000 <ferror@plt+0x36b0>
  403618:	add	x1, x1, #0x290
  40361c:	adrp	x0, 417000 <ferror@plt+0x156b0>
  403620:	ldr	w0, [x0, #728]
  403624:	bl	401930 <err@plt>
  403628:	stp	x29, x30, [sp, #-64]!
  40362c:	mov	x29, sp
  403630:	stp	x19, x20, [sp, #16]
  403634:	str	x21, [sp, #32]
  403638:	mov	x19, x0
  40363c:	mov	x21, x1
  403640:	str	xzr, [sp, #56]
  403644:	bl	4018e0 <__errno_location@plt>
  403648:	str	wzr, [x0]
  40364c:	cbz	x19, 40365c <ferror@plt+0x1d0c>
  403650:	mov	x20, x0
  403654:	ldrsb	w0, [x19]
  403658:	cbnz	w0, 403678 <ferror@plt+0x1d28>
  40365c:	mov	x3, x19
  403660:	mov	x2, x21
  403664:	adrp	x1, 405000 <ferror@plt+0x36b0>
  403668:	add	x1, x1, #0x290
  40366c:	adrp	x0, 417000 <ferror@plt+0x156b0>
  403670:	ldr	w0, [x0, #728]
  403674:	bl	4018a0 <errx@plt>
  403678:	mov	w2, #0xa                   	// #10
  40367c:	add	x1, sp, #0x38
  403680:	mov	x0, x19
  403684:	bl	4017d0 <strtol@plt>
  403688:	ldr	w1, [x20]
  40368c:	cbnz	w1, 4036b8 <ferror@plt+0x1d68>
  403690:	ldr	x1, [sp, #56]
  403694:	cmp	x1, x19
  403698:	b.eq	40365c <ferror@plt+0x1d0c>  // b.none
  40369c:	cbz	x1, 4036a8 <ferror@plt+0x1d58>
  4036a0:	ldrsb	w1, [x1]
  4036a4:	cbnz	w1, 40365c <ferror@plt+0x1d0c>
  4036a8:	ldp	x19, x20, [sp, #16]
  4036ac:	ldr	x21, [sp, #32]
  4036b0:	ldp	x29, x30, [sp], #64
  4036b4:	ret
  4036b8:	cmp	w1, #0x22
  4036bc:	b.ne	40365c <ferror@plt+0x1d0c>  // b.any
  4036c0:	mov	x3, x19
  4036c4:	mov	x2, x21
  4036c8:	adrp	x1, 405000 <ferror@plt+0x36b0>
  4036cc:	add	x1, x1, #0x290
  4036d0:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4036d4:	ldr	w0, [x0, #728]
  4036d8:	bl	401930 <err@plt>
  4036dc:	stp	x29, x30, [sp, #-64]!
  4036e0:	mov	x29, sp
  4036e4:	stp	x19, x20, [sp, #16]
  4036e8:	str	x21, [sp, #32]
  4036ec:	mov	x19, x0
  4036f0:	mov	x21, x1
  4036f4:	str	xzr, [sp, #56]
  4036f8:	bl	4018e0 <__errno_location@plt>
  4036fc:	str	wzr, [x0]
  403700:	cbz	x19, 403710 <ferror@plt+0x1dc0>
  403704:	mov	x20, x0
  403708:	ldrsb	w0, [x19]
  40370c:	cbnz	w0, 40372c <ferror@plt+0x1ddc>
  403710:	mov	x3, x19
  403714:	mov	x2, x21
  403718:	adrp	x1, 405000 <ferror@plt+0x36b0>
  40371c:	add	x1, x1, #0x290
  403720:	adrp	x0, 417000 <ferror@plt+0x156b0>
  403724:	ldr	w0, [x0, #728]
  403728:	bl	4018a0 <errx@plt>
  40372c:	mov	w2, #0xa                   	// #10
  403730:	add	x1, sp, #0x38
  403734:	mov	x0, x19
  403738:	bl	401590 <strtoul@plt>
  40373c:	ldr	w1, [x20]
  403740:	cbnz	w1, 40376c <ferror@plt+0x1e1c>
  403744:	ldr	x1, [sp, #56]
  403748:	cmp	x1, x19
  40374c:	b.eq	403710 <ferror@plt+0x1dc0>  // b.none
  403750:	cbz	x1, 40375c <ferror@plt+0x1e0c>
  403754:	ldrsb	w1, [x1]
  403758:	cbnz	w1, 403710 <ferror@plt+0x1dc0>
  40375c:	ldp	x19, x20, [sp, #16]
  403760:	ldr	x21, [sp, #32]
  403764:	ldp	x29, x30, [sp], #64
  403768:	ret
  40376c:	cmp	w1, #0x22
  403770:	b.ne	403710 <ferror@plt+0x1dc0>  // b.any
  403774:	mov	x3, x19
  403778:	mov	x2, x21
  40377c:	adrp	x1, 405000 <ferror@plt+0x36b0>
  403780:	add	x1, x1, #0x290
  403784:	adrp	x0, 417000 <ferror@plt+0x156b0>
  403788:	ldr	w0, [x0, #728]
  40378c:	bl	401930 <err@plt>
  403790:	stp	x29, x30, [sp, #-48]!
  403794:	mov	x29, sp
  403798:	stp	x19, x20, [sp, #16]
  40379c:	mov	x20, x0
  4037a0:	mov	x19, x1
  4037a4:	add	x1, sp, #0x28
  4037a8:	bl	4030ec <ferror@plt+0x179c>
  4037ac:	cbz	w0, 4037d8 <ferror@plt+0x1e88>
  4037b0:	bl	4018e0 <__errno_location@plt>
  4037b4:	ldr	w0, [x0]
  4037b8:	cbz	w0, 4037e8 <ferror@plt+0x1e98>
  4037bc:	mov	x3, x20
  4037c0:	mov	x2, x19
  4037c4:	adrp	x1, 405000 <ferror@plt+0x36b0>
  4037c8:	add	x1, x1, #0x290
  4037cc:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4037d0:	ldr	w0, [x0, #728]
  4037d4:	bl	401930 <err@plt>
  4037d8:	ldr	x0, [sp, #40]
  4037dc:	ldp	x19, x20, [sp, #16]
  4037e0:	ldp	x29, x30, [sp], #48
  4037e4:	ret
  4037e8:	mov	x3, x20
  4037ec:	mov	x2, x19
  4037f0:	adrp	x1, 405000 <ferror@plt+0x36b0>
  4037f4:	add	x1, x1, #0x290
  4037f8:	adrp	x0, 417000 <ferror@plt+0x156b0>
  4037fc:	ldr	w0, [x0, #728]
  403800:	bl	4018a0 <errx@plt>
  403804:	stp	x29, x30, [sp, #-32]!
  403808:	mov	x29, sp
  40380c:	str	x19, [sp, #16]
  403810:	mov	x19, x1
  403814:	mov	x1, x2
  403818:	bl	403578 <ferror@plt+0x1c28>
  40381c:	fcvtzs	d1, d0
  403820:	str	d1, [x19]
  403824:	scvtf	d1, d1
  403828:	fsub	d0, d0, d1
  40382c:	mov	x0, #0x848000000000        	// #145685290680320
  403830:	movk	x0, #0x412e, lsl #48
  403834:	fmov	d1, x0
  403838:	fmul	d0, d0, d1
  40383c:	fcvtzs	d0, d0
  403840:	str	d0, [x19, #8]
  403844:	ldr	x19, [sp, #16]
  403848:	ldp	x29, x30, [sp], #32
  40384c:	ret
  403850:	mov	w2, w0
  403854:	mov	x0, x1
  403858:	and	w1, w2, #0xf000
  40385c:	cmp	w1, #0x4, lsl #12
  403860:	b.eq	4038a8 <ferror@plt+0x1f58>  // b.none
  403864:	cmp	w1, #0xa, lsl #12
  403868:	b.eq	4039d4 <ferror@plt+0x2084>  // b.none
  40386c:	cmp	w1, #0x2, lsl #12
  403870:	b.eq	4039e4 <ferror@plt+0x2094>  // b.none
  403874:	cmp	w1, #0x6, lsl #12
  403878:	b.eq	4039f4 <ferror@plt+0x20a4>  // b.none
  40387c:	cmp	w1, #0xc, lsl #12
  403880:	b.eq	403a04 <ferror@plt+0x20b4>  // b.none
  403884:	cmp	w1, #0x1, lsl #12
  403888:	b.eq	403a14 <ferror@plt+0x20c4>  // b.none
  40388c:	mov	w3, #0x0                   	// #0
  403890:	cmp	w1, #0x8, lsl #12
  403894:	b.ne	4038b4 <ferror@plt+0x1f64>  // b.any
  403898:	mov	w1, #0x2d                  	// #45
  40389c:	strb	w1, [x0]
  4038a0:	mov	w3, #0x1                   	// #1
  4038a4:	b	4038b4 <ferror@plt+0x1f64>
  4038a8:	mov	w1, #0x64                  	// #100
  4038ac:	strb	w1, [x0]
  4038b0:	mov	w3, #0x1                   	// #1
  4038b4:	tst	x2, #0x100
  4038b8:	mov	w1, #0x72                  	// #114
  4038bc:	mov	w4, #0x2d                  	// #45
  4038c0:	csel	w1, w1, w4, ne  // ne = any
  4038c4:	add	w4, w3, #0x1
  4038c8:	and	x5, x3, #0xffff
  4038cc:	strb	w1, [x0, x5]
  4038d0:	tst	x2, #0x80
  4038d4:	mov	w5, #0x77                  	// #119
  4038d8:	mov	w1, #0x2d                  	// #45
  4038dc:	csel	w5, w5, w1, ne  // ne = any
  4038e0:	add	w1, w3, #0x2
  4038e4:	and	w1, w1, #0xffff
  4038e8:	and	x4, x4, #0x3
  4038ec:	strb	w5, [x0, x4]
  4038f0:	tbz	w2, #11, 403a24 <ferror@plt+0x20d4>
  4038f4:	tst	x2, #0x40
  4038f8:	mov	w5, #0x73                  	// #115
  4038fc:	mov	w4, #0x53                  	// #83
  403900:	csel	w5, w5, w4, ne  // ne = any
  403904:	add	w4, w3, #0x3
  403908:	and	x1, x1, #0xffff
  40390c:	strb	w5, [x0, x1]
  403910:	tst	x2, #0x20
  403914:	mov	w5, #0x72                  	// #114
  403918:	mov	w1, #0x2d                  	// #45
  40391c:	csel	w5, w5, w1, ne  // ne = any
  403920:	add	w1, w3, #0x4
  403924:	and	x4, x4, #0x7
  403928:	strb	w5, [x0, x4]
  40392c:	tst	x2, #0x10
  403930:	mov	w5, #0x77                  	// #119
  403934:	mov	w4, #0x2d                  	// #45
  403938:	csel	w5, w5, w4, ne  // ne = any
  40393c:	add	w4, w3, #0x5
  403940:	and	w4, w4, #0xffff
  403944:	and	x1, x1, #0xf
  403948:	strb	w5, [x0, x1]
  40394c:	tbz	w2, #10, 403a38 <ferror@plt+0x20e8>
  403950:	tst	x2, #0x8
  403954:	mov	w5, #0x73                  	// #115
  403958:	mov	w1, #0x53                  	// #83
  40395c:	csel	w5, w5, w1, ne  // ne = any
  403960:	add	w1, w3, #0x6
  403964:	and	x4, x4, #0xffff
  403968:	strb	w5, [x0, x4]
  40396c:	tst	x2, #0x4
  403970:	mov	w5, #0x72                  	// #114
  403974:	mov	w4, #0x2d                  	// #45
  403978:	csel	w5, w5, w4, ne  // ne = any
  40397c:	add	w4, w3, #0x7
  403980:	and	x1, x1, #0xf
  403984:	strb	w5, [x0, x1]
  403988:	tst	x2, #0x2
  40398c:	mov	w5, #0x77                  	// #119
  403990:	mov	w1, #0x2d                  	// #45
  403994:	csel	w5, w5, w1, ne  // ne = any
  403998:	add	w1, w3, #0x8
  40399c:	and	w1, w1, #0xffff
  4039a0:	and	x4, x4, #0xf
  4039a4:	strb	w5, [x0, x4]
  4039a8:	tbz	w2, #9, 403a4c <ferror@plt+0x20fc>
  4039ac:	tst	x2, #0x1
  4039b0:	mov	w2, #0x74                  	// #116
  4039b4:	mov	w4, #0x54                  	// #84
  4039b8:	csel	w2, w2, w4, ne  // ne = any
  4039bc:	and	x1, x1, #0xffff
  4039c0:	strb	w2, [x0, x1]
  4039c4:	add	w3, w3, #0x9
  4039c8:	and	x3, x3, #0xffff
  4039cc:	strb	wzr, [x0, x3]
  4039d0:	ret
  4039d4:	mov	w1, #0x6c                  	// #108
  4039d8:	strb	w1, [x0]
  4039dc:	mov	w3, #0x1                   	// #1
  4039e0:	b	4038b4 <ferror@plt+0x1f64>
  4039e4:	mov	w1, #0x63                  	// #99
  4039e8:	strb	w1, [x0]
  4039ec:	mov	w3, #0x1                   	// #1
  4039f0:	b	4038b4 <ferror@plt+0x1f64>
  4039f4:	mov	w1, #0x62                  	// #98
  4039f8:	strb	w1, [x0]
  4039fc:	mov	w3, #0x1                   	// #1
  403a00:	b	4038b4 <ferror@plt+0x1f64>
  403a04:	mov	w1, #0x73                  	// #115
  403a08:	strb	w1, [x0]
  403a0c:	mov	w3, #0x1                   	// #1
  403a10:	b	4038b4 <ferror@plt+0x1f64>
  403a14:	mov	w1, #0x70                  	// #112
  403a18:	strb	w1, [x0]
  403a1c:	mov	w3, #0x1                   	// #1
  403a20:	b	4038b4 <ferror@plt+0x1f64>
  403a24:	tst	x2, #0x40
  403a28:	mov	w5, #0x78                  	// #120
  403a2c:	mov	w4, #0x2d                  	// #45
  403a30:	csel	w5, w5, w4, ne  // ne = any
  403a34:	b	403904 <ferror@plt+0x1fb4>
  403a38:	tst	x2, #0x8
  403a3c:	mov	w5, #0x78                  	// #120
  403a40:	mov	w1, #0x2d                  	// #45
  403a44:	csel	w5, w5, w1, ne  // ne = any
  403a48:	b	403960 <ferror@plt+0x2010>
  403a4c:	tst	x2, #0x1
  403a50:	mov	w2, #0x78                  	// #120
  403a54:	mov	w4, #0x2d                  	// #45
  403a58:	csel	w2, w2, w4, ne  // ne = any
  403a5c:	b	4039bc <ferror@plt+0x206c>
  403a60:	stp	x29, x30, [sp, #-80]!
  403a64:	mov	x29, sp
  403a68:	stp	x19, x20, [sp, #16]
  403a6c:	add	x5, sp, #0x28
  403a70:	tbz	w0, #1, 403a80 <ferror@plt+0x2130>
  403a74:	mov	w2, #0x20                  	// #32
  403a78:	strb	w2, [sp, #40]
  403a7c:	add	x5, sp, #0x29
  403a80:	cmp	x1, #0x3ff
  403a84:	b.ls	403c14 <ferror@plt+0x22c4>  // b.plast
  403a88:	mov	x2, #0xfffff               	// #1048575
  403a8c:	cmp	x1, x2
  403a90:	b.ls	403b2c <ferror@plt+0x21dc>  // b.plast
  403a94:	mov	x2, #0x3fffffff            	// #1073741823
  403a98:	cmp	x1, x2
  403a9c:	b.ls	403b34 <ferror@plt+0x21e4>  // b.plast
  403aa0:	mov	x2, #0xffffffffff          	// #1099511627775
  403aa4:	cmp	x1, x2
  403aa8:	b.ls	403b3c <ferror@plt+0x21ec>  // b.plast
  403aac:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  403ab0:	cmp	x1, x2
  403ab4:	b.ls	403b44 <ferror@plt+0x21f4>  // b.plast
  403ab8:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  403abc:	cmp	x1, x2
  403ac0:	mov	w19, #0x3c                  	// #60
  403ac4:	mov	w2, #0x46                  	// #70
  403ac8:	csel	w19, w19, w2, ls  // ls = plast
  403acc:	sub	w4, w19, #0xa
  403ad0:	mov	w3, #0x6667                	// #26215
  403ad4:	movk	w3, #0x6666, lsl #16
  403ad8:	smull	x3, w4, w3
  403adc:	asr	x3, x3, #34
  403ae0:	sub	w3, w3, w4, asr #31
  403ae4:	adrp	x2, 405000 <ferror@plt+0x36b0>
  403ae8:	add	x2, x2, #0x2c0
  403aec:	ldrsb	w3, [x2, w3, sxtw]
  403af0:	lsr	x20, x1, x4
  403af4:	mov	x2, #0xffffffffffffffff    	// #-1
  403af8:	lsl	x2, x2, x4
  403afc:	bic	x1, x1, x2
  403b00:	strb	w3, [x5]
  403b04:	and	w2, w0, #0x1
  403b08:	cmp	w3, #0x42
  403b0c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  403b10:	b.eq	403c28 <ferror@plt+0x22d8>  // b.none
  403b14:	mov	w2, #0x69                  	// #105
  403b18:	strb	w2, [x5, #1]
  403b1c:	add	x2, x5, #0x3
  403b20:	mov	w3, #0x42                  	// #66
  403b24:	strb	w3, [x5, #2]
  403b28:	b	403c2c <ferror@plt+0x22dc>
  403b2c:	mov	w19, #0x14                  	// #20
  403b30:	b	403acc <ferror@plt+0x217c>
  403b34:	mov	w19, #0x1e                  	// #30
  403b38:	b	403acc <ferror@plt+0x217c>
  403b3c:	mov	w19, #0x28                  	// #40
  403b40:	b	403acc <ferror@plt+0x217c>
  403b44:	mov	w19, #0x32                  	// #50
  403b48:	b	403acc <ferror@plt+0x217c>
  403b4c:	sub	w19, w19, #0x14
  403b50:	lsr	x19, x1, x19
  403b54:	add	x19, x19, #0x32
  403b58:	lsr	x19, x19, #2
  403b5c:	mov	x0, #0xf5c3                	// #62915
  403b60:	movk	x0, #0x5c28, lsl #16
  403b64:	movk	x0, #0xc28f, lsl #32
  403b68:	movk	x0, #0x28f5, lsl #48
  403b6c:	umulh	x19, x19, x0
  403b70:	lsr	x19, x19, #2
  403b74:	cmp	x19, #0xa
  403b78:	b.eq	403bc8 <ferror@plt+0x2278>  // b.none
  403b7c:	cbz	x19, 403bcc <ferror@plt+0x227c>
  403b80:	bl	401660 <localeconv@plt>
  403b84:	cbz	x0, 403bfc <ferror@plt+0x22ac>
  403b88:	ldr	x4, [x0]
  403b8c:	cbz	x4, 403c08 <ferror@plt+0x22b8>
  403b90:	ldrsb	w1, [x4]
  403b94:	adrp	x0, 404000 <ferror@plt+0x26b0>
  403b98:	add	x0, x0, #0xde8
  403b9c:	cmp	w1, #0x0
  403ba0:	csel	x4, x0, x4, eq  // eq = none
  403ba4:	add	x6, sp, #0x28
  403ba8:	mov	x5, x19
  403bac:	mov	w3, w20
  403bb0:	adrp	x2, 405000 <ferror@plt+0x36b0>
  403bb4:	add	x2, x2, #0x2c8
  403bb8:	mov	x1, #0x20                  	// #32
  403bbc:	add	x0, sp, #0x30
  403bc0:	bl	401650 <snprintf@plt>
  403bc4:	b	403be8 <ferror@plt+0x2298>
  403bc8:	add	w20, w20, #0x1
  403bcc:	add	x4, sp, #0x28
  403bd0:	mov	w3, w20
  403bd4:	adrp	x2, 405000 <ferror@plt+0x36b0>
  403bd8:	add	x2, x2, #0x2d8
  403bdc:	mov	x1, #0x20                  	// #32
  403be0:	add	x0, sp, #0x30
  403be4:	bl	401650 <snprintf@plt>
  403be8:	add	x0, sp, #0x30
  403bec:	bl	401720 <strdup@plt>
  403bf0:	ldp	x19, x20, [sp, #16]
  403bf4:	ldp	x29, x30, [sp], #80
  403bf8:	ret
  403bfc:	adrp	x4, 404000 <ferror@plt+0x26b0>
  403c00:	add	x4, x4, #0xde8
  403c04:	b	403ba4 <ferror@plt+0x2254>
  403c08:	adrp	x4, 404000 <ferror@plt+0x26b0>
  403c0c:	add	x4, x4, #0xde8
  403c10:	b	403ba4 <ferror@plt+0x2254>
  403c14:	mov	w20, w1
  403c18:	mov	w1, #0x42                  	// #66
  403c1c:	strb	w1, [x5]
  403c20:	mov	w19, #0xa                   	// #10
  403c24:	mov	x1, #0x0                   	// #0
  403c28:	add	x2, x5, #0x1
  403c2c:	strb	wzr, [x2]
  403c30:	cbz	x1, 403bcc <ferror@plt+0x227c>
  403c34:	tbz	w0, #2, 403b4c <ferror@plt+0x21fc>
  403c38:	sub	w19, w19, #0x14
  403c3c:	lsr	x19, x1, x19
  403c40:	add	x19, x19, #0x5
  403c44:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403c48:	movk	x0, #0xcccd
  403c4c:	umulh	x19, x19, x0
  403c50:	lsr	x19, x19, #3
  403c54:	umulh	x0, x19, x0
  403c58:	lsr	x0, x0, #3
  403c5c:	add	x0, x0, x0, lsl #2
  403c60:	cmp	x19, x0, lsl #1
  403c64:	b.ne	403b7c <ferror@plt+0x222c>  // b.any
  403c68:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403c6c:	movk	x0, #0xcccd
  403c70:	umulh	x19, x19, x0
  403c74:	lsr	x19, x19, #3
  403c78:	b	403b7c <ferror@plt+0x222c>
  403c7c:	cbz	x0, 403d5c <ferror@plt+0x240c>
  403c80:	stp	x29, x30, [sp, #-64]!
  403c84:	mov	x29, sp
  403c88:	stp	x19, x20, [sp, #16]
  403c8c:	stp	x21, x22, [sp, #32]
  403c90:	stp	x23, x24, [sp, #48]
  403c94:	mov	x19, x0
  403c98:	mov	x24, x1
  403c9c:	mov	x22, x2
  403ca0:	mov	x23, x3
  403ca4:	ldrsb	w4, [x0]
  403ca8:	cbz	w4, 403d64 <ferror@plt+0x2414>
  403cac:	cmp	x1, #0x0
  403cb0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403cb4:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403cb8:	b.eq	403d6c <ferror@plt+0x241c>  // b.none
  403cbc:	mov	x21, #0x0                   	// #0
  403cc0:	mov	x0, #0x0                   	// #0
  403cc4:	b	403d1c <ferror@plt+0x23cc>
  403cc8:	ldrsb	w1, [x19, #1]
  403ccc:	mov	x20, x19
  403cd0:	cbnz	w1, 403cd8 <ferror@plt+0x2388>
  403cd4:	add	x20, x19, #0x1
  403cd8:	cmp	x0, #0x0
  403cdc:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403ce0:	b.eq	403d14 <ferror@plt+0x23c4>  // b.none
  403ce4:	cmp	x0, x20
  403ce8:	b.cs	403d7c <ferror@plt+0x242c>  // b.hs, b.nlast
  403cec:	sub	x1, x20, x0
  403cf0:	blr	x23
  403cf4:	cmn	w0, #0x1
  403cf8:	b.eq	403d48 <ferror@plt+0x23f8>  // b.none
  403cfc:	add	x1, x21, #0x1
  403d00:	str	w0, [x24, x21, lsl #2]
  403d04:	ldrsb	w0, [x20]
  403d08:	cbz	w0, 403d40 <ferror@plt+0x23f0>
  403d0c:	mov	x21, x1
  403d10:	mov	x0, #0x0                   	// #0
  403d14:	ldrsb	w4, [x19, #1]!
  403d18:	cbz	w4, 403d44 <ferror@plt+0x23f4>
  403d1c:	cmp	x22, x21
  403d20:	b.ls	403d74 <ferror@plt+0x2424>  // b.plast
  403d24:	cmp	x0, #0x0
  403d28:	csel	x0, x0, x19, ne  // ne = any
  403d2c:	cmp	w4, #0x2c
  403d30:	b.eq	403cc8 <ferror@plt+0x2378>  // b.none
  403d34:	ldrsb	w1, [x19, #1]
  403d38:	cbz	w1, 403cd4 <ferror@plt+0x2384>
  403d3c:	b	403d14 <ferror@plt+0x23c4>
  403d40:	mov	x21, x1
  403d44:	mov	w0, w21
  403d48:	ldp	x19, x20, [sp, #16]
  403d4c:	ldp	x21, x22, [sp, #32]
  403d50:	ldp	x23, x24, [sp, #48]
  403d54:	ldp	x29, x30, [sp], #64
  403d58:	ret
  403d5c:	mov	w0, #0xffffffff            	// #-1
  403d60:	ret
  403d64:	mov	w0, #0xffffffff            	// #-1
  403d68:	b	403d48 <ferror@plt+0x23f8>
  403d6c:	mov	w0, #0xffffffff            	// #-1
  403d70:	b	403d48 <ferror@plt+0x23f8>
  403d74:	mov	w0, #0xfffffffe            	// #-2
  403d78:	b	403d48 <ferror@plt+0x23f8>
  403d7c:	mov	w0, #0xffffffff            	// #-1
  403d80:	b	403d48 <ferror@plt+0x23f8>
  403d84:	cbz	x0, 403dfc <ferror@plt+0x24ac>
  403d88:	stp	x29, x30, [sp, #-32]!
  403d8c:	mov	x29, sp
  403d90:	str	x19, [sp, #16]
  403d94:	mov	x19, x3
  403d98:	mov	x3, x4
  403d9c:	ldrsb	w4, [x0]
  403da0:	cmp	x19, #0x0
  403da4:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403da8:	b.eq	403e04 <ferror@plt+0x24b4>  // b.none
  403dac:	ldr	x5, [x19]
  403db0:	cmp	x5, x2
  403db4:	b.hi	403e0c <ferror@plt+0x24bc>  // b.pmore
  403db8:	cmp	w4, #0x2b
  403dbc:	b.eq	403df4 <ferror@plt+0x24a4>  // b.none
  403dc0:	str	xzr, [x19]
  403dc4:	ldr	x4, [x19]
  403dc8:	sub	x2, x2, x4
  403dcc:	add	x1, x1, x4, lsl #2
  403dd0:	bl	403c7c <ferror@plt+0x232c>
  403dd4:	cmp	w0, #0x0
  403dd8:	b.le	403de8 <ferror@plt+0x2498>
  403ddc:	ldr	x1, [x19]
  403de0:	add	x1, x1, w0, sxtw
  403de4:	str	x1, [x19]
  403de8:	ldr	x19, [sp, #16]
  403dec:	ldp	x29, x30, [sp], #32
  403df0:	ret
  403df4:	add	x0, x0, #0x1
  403df8:	b	403dc4 <ferror@plt+0x2474>
  403dfc:	mov	w0, #0xffffffff            	// #-1
  403e00:	ret
  403e04:	mov	w0, #0xffffffff            	// #-1
  403e08:	b	403de8 <ferror@plt+0x2498>
  403e0c:	mov	w0, #0xffffffff            	// #-1
  403e10:	b	403de8 <ferror@plt+0x2498>
  403e14:	cmp	x2, #0x0
  403e18:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403e1c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403e20:	b.eq	403efc <ferror@plt+0x25ac>  // b.none
  403e24:	stp	x29, x30, [sp, #-64]!
  403e28:	mov	x29, sp
  403e2c:	stp	x19, x20, [sp, #16]
  403e30:	stp	x21, x22, [sp, #32]
  403e34:	str	x23, [sp, #48]
  403e38:	mov	x19, x0
  403e3c:	mov	x21, x1
  403e40:	mov	x22, x2
  403e44:	mov	x0, #0x0                   	// #0
  403e48:	mov	w23, #0x1                   	// #1
  403e4c:	b	403ec0 <ferror@plt+0x2570>
  403e50:	ldrsb	w1, [x19, #1]
  403e54:	mov	x20, x19
  403e58:	cbnz	w1, 403e60 <ferror@plt+0x2510>
  403e5c:	add	x20, x19, #0x1
  403e60:	cmp	x0, #0x0
  403e64:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403e68:	b.eq	403ebc <ferror@plt+0x256c>  // b.none
  403e6c:	cmp	x0, x20
  403e70:	b.cs	403f04 <ferror@plt+0x25b4>  // b.hs, b.nlast
  403e74:	sub	x1, x20, x0
  403e78:	blr	x22
  403e7c:	tbnz	w0, #31, 403ee8 <ferror@plt+0x2598>
  403e80:	add	w1, w0, #0x7
  403e84:	cmp	w0, #0x0
  403e88:	csel	w1, w1, w0, lt  // lt = tstop
  403e8c:	asr	w1, w1, #3
  403e90:	negs	w3, w0
  403e94:	and	w0, w0, #0x7
  403e98:	and	w3, w3, #0x7
  403e9c:	csneg	w0, w0, w3, mi  // mi = first
  403ea0:	lsl	w3, w23, w0
  403ea4:	ldrb	w0, [x21, w1, sxtw]
  403ea8:	orr	w3, w3, w0
  403eac:	strb	w3, [x21, w1, sxtw]
  403eb0:	ldrsb	w0, [x20]
  403eb4:	cbz	w0, 403f0c <ferror@plt+0x25bc>
  403eb8:	mov	x0, #0x0                   	// #0
  403ebc:	add	x19, x19, #0x1
  403ec0:	ldrsb	w1, [x19]
  403ec4:	cbz	w1, 403ee4 <ferror@plt+0x2594>
  403ec8:	cmp	x0, #0x0
  403ecc:	csel	x0, x0, x19, ne  // ne = any
  403ed0:	cmp	w1, #0x2c
  403ed4:	b.eq	403e50 <ferror@plt+0x2500>  // b.none
  403ed8:	ldrsb	w1, [x19, #1]
  403edc:	cbz	w1, 403e5c <ferror@plt+0x250c>
  403ee0:	b	403ebc <ferror@plt+0x256c>
  403ee4:	mov	w0, #0x0                   	// #0
  403ee8:	ldp	x19, x20, [sp, #16]
  403eec:	ldp	x21, x22, [sp, #32]
  403ef0:	ldr	x23, [sp, #48]
  403ef4:	ldp	x29, x30, [sp], #64
  403ef8:	ret
  403efc:	mov	w0, #0xffffffea            	// #-22
  403f00:	ret
  403f04:	mov	w0, #0xffffffff            	// #-1
  403f08:	b	403ee8 <ferror@plt+0x2598>
  403f0c:	mov	w0, #0x0                   	// #0
  403f10:	b	403ee8 <ferror@plt+0x2598>
  403f14:	cmp	x2, #0x0
  403f18:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403f1c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403f20:	b.eq	403fcc <ferror@plt+0x267c>  // b.none
  403f24:	stp	x29, x30, [sp, #-48]!
  403f28:	mov	x29, sp
  403f2c:	stp	x19, x20, [sp, #16]
  403f30:	stp	x21, x22, [sp, #32]
  403f34:	mov	x19, x0
  403f38:	mov	x21, x1
  403f3c:	mov	x22, x2
  403f40:	mov	x0, #0x0                   	// #0
  403f44:	b	403f94 <ferror@plt+0x2644>
  403f48:	ldrsb	w1, [x19, #1]
  403f4c:	mov	x20, x19
  403f50:	cbnz	w1, 403f58 <ferror@plt+0x2608>
  403f54:	add	x20, x19, #0x1
  403f58:	cmp	x0, #0x0
  403f5c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403f60:	b.eq	403f90 <ferror@plt+0x2640>  // b.none
  403f64:	cmp	x0, x20
  403f68:	b.cs	403fd4 <ferror@plt+0x2684>  // b.hs, b.nlast
  403f6c:	sub	x1, x20, x0
  403f70:	blr	x22
  403f74:	tbnz	x0, #63, 403fbc <ferror@plt+0x266c>
  403f78:	ldr	x3, [x21]
  403f7c:	orr	x0, x3, x0
  403f80:	str	x0, [x21]
  403f84:	ldrsb	w0, [x20]
  403f88:	cbz	w0, 403fdc <ferror@plt+0x268c>
  403f8c:	mov	x0, #0x0                   	// #0
  403f90:	add	x19, x19, #0x1
  403f94:	ldrsb	w3, [x19]
  403f98:	cbz	w3, 403fb8 <ferror@plt+0x2668>
  403f9c:	cmp	x0, #0x0
  403fa0:	csel	x0, x0, x19, ne  // ne = any
  403fa4:	cmp	w3, #0x2c
  403fa8:	b.eq	403f48 <ferror@plt+0x25f8>  // b.none
  403fac:	ldrsb	w1, [x19, #1]
  403fb0:	cbz	w1, 403f54 <ferror@plt+0x2604>
  403fb4:	b	403f90 <ferror@plt+0x2640>
  403fb8:	mov	w0, #0x0                   	// #0
  403fbc:	ldp	x19, x20, [sp, #16]
  403fc0:	ldp	x21, x22, [sp, #32]
  403fc4:	ldp	x29, x30, [sp], #48
  403fc8:	ret
  403fcc:	mov	w0, #0xffffffea            	// #-22
  403fd0:	ret
  403fd4:	mov	w0, #0xffffffff            	// #-1
  403fd8:	b	403fbc <ferror@plt+0x266c>
  403fdc:	mov	w0, #0x0                   	// #0
  403fe0:	b	403fbc <ferror@plt+0x266c>
  403fe4:	stp	x29, x30, [sp, #-80]!
  403fe8:	mov	x29, sp
  403fec:	str	xzr, [sp, #72]
  403ff0:	cbz	x0, 40413c <ferror@plt+0x27ec>
  403ff4:	stp	x19, x20, [sp, #16]
  403ff8:	stp	x21, x22, [sp, #32]
  403ffc:	str	x23, [sp, #48]
  404000:	mov	x19, x0
  404004:	mov	x23, x1
  404008:	mov	x20, x2
  40400c:	mov	w21, w3
  404010:	str	w3, [x1]
  404014:	str	w3, [x2]
  404018:	bl	4018e0 <__errno_location@plt>
  40401c:	mov	x22, x0
  404020:	str	wzr, [x0]
  404024:	ldrsb	w0, [x19]
  404028:	cmp	w0, #0x3a
  40402c:	b.eq	404088 <ferror@plt+0x2738>  // b.none
  404030:	mov	w2, #0xa                   	// #10
  404034:	add	x1, sp, #0x48
  404038:	mov	x0, x19
  40403c:	bl	4017d0 <strtol@plt>
  404040:	str	w0, [x23]
  404044:	str	w0, [x20]
  404048:	ldr	w0, [x22]
  40404c:	cbnz	w0, 40416c <ferror@plt+0x281c>
  404050:	ldr	x1, [sp, #72]
  404054:	cmp	x1, #0x0
  404058:	ccmp	x1, x19, #0x4, ne  // ne = any
  40405c:	b.eq	404180 <ferror@plt+0x2830>  // b.none
  404060:	ldrsb	w2, [x1]
  404064:	cmp	w2, #0x3a
  404068:	b.eq	4040d0 <ferror@plt+0x2780>  // b.none
  40406c:	cmp	w2, #0x2d
  404070:	b.eq	4040ec <ferror@plt+0x279c>  // b.none
  404074:	ldp	x19, x20, [sp, #16]
  404078:	ldp	x21, x22, [sp, #32]
  40407c:	ldr	x23, [sp, #48]
  404080:	ldp	x29, x30, [sp], #80
  404084:	ret
  404088:	add	x19, x19, #0x1
  40408c:	mov	w2, #0xa                   	// #10
  404090:	add	x1, sp, #0x48
  404094:	mov	x0, x19
  404098:	bl	4017d0 <strtol@plt>
  40409c:	str	w0, [x20]
  4040a0:	ldr	w0, [x22]
  4040a4:	cbnz	w0, 404144 <ferror@plt+0x27f4>
  4040a8:	ldr	x0, [sp, #72]
  4040ac:	cbz	x0, 404158 <ferror@plt+0x2808>
  4040b0:	ldrsb	w1, [x0]
  4040b4:	cmp	w1, #0x0
  4040b8:	ccmp	x0, x19, #0x4, eq  // eq = none
  4040bc:	csetm	w0, eq  // eq = none
  4040c0:	ldp	x19, x20, [sp, #16]
  4040c4:	ldp	x21, x22, [sp, #32]
  4040c8:	ldr	x23, [sp, #48]
  4040cc:	b	404080 <ferror@plt+0x2730>
  4040d0:	ldrsb	w2, [x1, #1]
  4040d4:	cbnz	w2, 4040ec <ferror@plt+0x279c>
  4040d8:	str	w21, [x20]
  4040dc:	ldp	x19, x20, [sp, #16]
  4040e0:	ldp	x21, x22, [sp, #32]
  4040e4:	ldr	x23, [sp, #48]
  4040e8:	b	404080 <ferror@plt+0x2730>
  4040ec:	add	x19, x1, #0x1
  4040f0:	str	xzr, [sp, #72]
  4040f4:	str	wzr, [x22]
  4040f8:	mov	w2, #0xa                   	// #10
  4040fc:	add	x1, sp, #0x48
  404100:	mov	x0, x19
  404104:	bl	4017d0 <strtol@plt>
  404108:	str	w0, [x20]
  40410c:	ldr	w0, [x22]
  404110:	cbnz	w0, 404194 <ferror@plt+0x2844>
  404114:	ldr	x0, [sp, #72]
  404118:	cbz	x0, 4041a8 <ferror@plt+0x2858>
  40411c:	ldrsb	w1, [x0]
  404120:	cmp	w1, #0x0
  404124:	ccmp	x0, x19, #0x4, eq  // eq = none
  404128:	csetm	w0, eq  // eq = none
  40412c:	ldp	x19, x20, [sp, #16]
  404130:	ldp	x21, x22, [sp, #32]
  404134:	ldr	x23, [sp, #48]
  404138:	b	404080 <ferror@plt+0x2730>
  40413c:	mov	w0, #0x0                   	// #0
  404140:	b	404080 <ferror@plt+0x2730>
  404144:	mov	w0, #0xffffffff            	// #-1
  404148:	ldp	x19, x20, [sp, #16]
  40414c:	ldp	x21, x22, [sp, #32]
  404150:	ldr	x23, [sp, #48]
  404154:	b	404080 <ferror@plt+0x2730>
  404158:	mov	w0, #0xffffffff            	// #-1
  40415c:	ldp	x19, x20, [sp, #16]
  404160:	ldp	x21, x22, [sp, #32]
  404164:	ldr	x23, [sp, #48]
  404168:	b	404080 <ferror@plt+0x2730>
  40416c:	mov	w0, #0xffffffff            	// #-1
  404170:	ldp	x19, x20, [sp, #16]
  404174:	ldp	x21, x22, [sp, #32]
  404178:	ldr	x23, [sp, #48]
  40417c:	b	404080 <ferror@plt+0x2730>
  404180:	mov	w0, #0xffffffff            	// #-1
  404184:	ldp	x19, x20, [sp, #16]
  404188:	ldp	x21, x22, [sp, #32]
  40418c:	ldr	x23, [sp, #48]
  404190:	b	404080 <ferror@plt+0x2730>
  404194:	mov	w0, #0xffffffff            	// #-1
  404198:	ldp	x19, x20, [sp, #16]
  40419c:	ldp	x21, x22, [sp, #32]
  4041a0:	ldr	x23, [sp, #48]
  4041a4:	b	404080 <ferror@plt+0x2730>
  4041a8:	mov	w0, #0xffffffff            	// #-1
  4041ac:	ldp	x19, x20, [sp, #16]
  4041b0:	ldp	x21, x22, [sp, #32]
  4041b4:	ldr	x23, [sp, #48]
  4041b8:	b	404080 <ferror@plt+0x2730>
  4041bc:	cmp	x0, #0x0
  4041c0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4041c4:	b.eq	40428c <ferror@plt+0x293c>  // b.none
  4041c8:	stp	x29, x30, [sp, #-80]!
  4041cc:	mov	x29, sp
  4041d0:	stp	x19, x20, [sp, #16]
  4041d4:	stp	x21, x22, [sp, #32]
  4041d8:	stp	x23, x24, [sp, #48]
  4041dc:	mov	x20, x1
  4041e0:	add	x24, sp, #0x40
  4041e4:	add	x23, sp, #0x48
  4041e8:	b	404218 <ferror@plt+0x28c8>
  4041ec:	cmp	x19, #0x0
  4041f0:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4041f4:	ccmp	x21, x22, #0x0, ne  // ne = any
  4041f8:	b.ne	404274 <ferror@plt+0x2924>  // b.any
  4041fc:	mov	x2, x21
  404200:	mov	x1, x20
  404204:	mov	x0, x19
  404208:	bl	4016c0 <strncmp@plt>
  40420c:	cbnz	w0, 404274 <ferror@plt+0x2924>
  404210:	add	x0, x19, x21
  404214:	add	x20, x20, x22
  404218:	mov	x1, x24
  40421c:	bl	40295c <ferror@plt+0x100c>
  404220:	mov	x19, x0
  404224:	mov	x1, x23
  404228:	mov	x0, x20
  40422c:	bl	40295c <ferror@plt+0x100c>
  404230:	mov	x20, x0
  404234:	ldr	x21, [sp, #64]
  404238:	ldr	x22, [sp, #72]
  40423c:	adds	x0, x21, x22
  404240:	b.eq	40426c <ferror@plt+0x291c>  // b.none
  404244:	cmp	x0, #0x1
  404248:	b.ne	4041ec <ferror@plt+0x289c>  // b.any
  40424c:	cbz	x19, 40425c <ferror@plt+0x290c>
  404250:	ldrsb	w0, [x19]
  404254:	cmp	w0, #0x2f
  404258:	b.eq	40426c <ferror@plt+0x291c>  // b.none
  40425c:	cbz	x20, 404274 <ferror@plt+0x2924>
  404260:	ldrsb	w0, [x20]
  404264:	cmp	w0, #0x2f
  404268:	b.ne	4041ec <ferror@plt+0x289c>  // b.any
  40426c:	mov	w0, #0x1                   	// #1
  404270:	b	404278 <ferror@plt+0x2928>
  404274:	mov	w0, #0x0                   	// #0
  404278:	ldp	x19, x20, [sp, #16]
  40427c:	ldp	x21, x22, [sp, #32]
  404280:	ldp	x23, x24, [sp, #48]
  404284:	ldp	x29, x30, [sp], #80
  404288:	ret
  40428c:	mov	w0, #0x0                   	// #0
  404290:	ret
  404294:	stp	x29, x30, [sp, #-64]!
  404298:	mov	x29, sp
  40429c:	stp	x19, x20, [sp, #16]
  4042a0:	mov	x19, x0
  4042a4:	orr	x0, x0, x1
  4042a8:	cbz	x0, 40432c <ferror@plt+0x29dc>
  4042ac:	stp	x21, x22, [sp, #32]
  4042b0:	mov	x21, x1
  4042b4:	mov	x22, x2
  4042b8:	cbz	x19, 404340 <ferror@plt+0x29f0>
  4042bc:	cbz	x1, 404358 <ferror@plt+0x2a08>
  4042c0:	stp	x23, x24, [sp, #48]
  4042c4:	mov	x0, x19
  4042c8:	bl	4015a0 <strlen@plt>
  4042cc:	mov	x23, x0
  4042d0:	mvn	x0, x0
  4042d4:	mov	x20, #0x0                   	// #0
  4042d8:	cmp	x0, x22
  4042dc:	b.cc	40436c <ferror@plt+0x2a1c>  // b.lo, b.ul, b.last
  4042e0:	add	x24, x23, x22
  4042e4:	add	x0, x24, #0x1
  4042e8:	bl	401690 <malloc@plt>
  4042ec:	mov	x20, x0
  4042f0:	cbz	x0, 404378 <ferror@plt+0x2a28>
  4042f4:	mov	x2, x23
  4042f8:	mov	x1, x19
  4042fc:	bl	401560 <memcpy@plt>
  404300:	mov	x2, x22
  404304:	mov	x1, x21
  404308:	add	x0, x20, x23
  40430c:	bl	401560 <memcpy@plt>
  404310:	strb	wzr, [x20, x24]
  404314:	ldp	x21, x22, [sp, #32]
  404318:	ldp	x23, x24, [sp, #48]
  40431c:	mov	x0, x20
  404320:	ldp	x19, x20, [sp, #16]
  404324:	ldp	x29, x30, [sp], #64
  404328:	ret
  40432c:	adrp	x0, 404000 <ferror@plt+0x26b0>
  404330:	add	x0, x0, #0x8e0
  404334:	bl	401720 <strdup@plt>
  404338:	mov	x20, x0
  40433c:	b	40431c <ferror@plt+0x29cc>
  404340:	mov	x1, x2
  404344:	mov	x0, x21
  404348:	bl	401800 <strndup@plt>
  40434c:	mov	x20, x0
  404350:	ldp	x21, x22, [sp, #32]
  404354:	b	40431c <ferror@plt+0x29cc>
  404358:	mov	x0, x19
  40435c:	bl	401720 <strdup@plt>
  404360:	mov	x20, x0
  404364:	ldp	x21, x22, [sp, #32]
  404368:	b	40431c <ferror@plt+0x29cc>
  40436c:	ldp	x21, x22, [sp, #32]
  404370:	ldp	x23, x24, [sp, #48]
  404374:	b	40431c <ferror@plt+0x29cc>
  404378:	ldp	x21, x22, [sp, #32]
  40437c:	ldp	x23, x24, [sp, #48]
  404380:	b	40431c <ferror@plt+0x29cc>
  404384:	stp	x29, x30, [sp, #-32]!
  404388:	mov	x29, sp
  40438c:	stp	x19, x20, [sp, #16]
  404390:	mov	x20, x0
  404394:	mov	x19, x1
  404398:	mov	x2, #0x0                   	// #0
  40439c:	cbz	x1, 4043ac <ferror@plt+0x2a5c>
  4043a0:	mov	x0, x1
  4043a4:	bl	4015a0 <strlen@plt>
  4043a8:	mov	x2, x0
  4043ac:	mov	x1, x19
  4043b0:	mov	x0, x20
  4043b4:	bl	404294 <ferror@plt+0x2944>
  4043b8:	ldp	x19, x20, [sp, #16]
  4043bc:	ldp	x29, x30, [sp], #32
  4043c0:	ret
  4043c4:	stp	x29, x30, [sp, #-288]!
  4043c8:	mov	x29, sp
  4043cc:	str	x19, [sp, #16]
  4043d0:	mov	x19, x0
  4043d4:	str	x2, [sp, #240]
  4043d8:	str	x3, [sp, #248]
  4043dc:	str	x4, [sp, #256]
  4043e0:	str	x5, [sp, #264]
  4043e4:	str	x6, [sp, #272]
  4043e8:	str	x7, [sp, #280]
  4043ec:	str	q0, [sp, #112]
  4043f0:	str	q1, [sp, #128]
  4043f4:	str	q2, [sp, #144]
  4043f8:	str	q3, [sp, #160]
  4043fc:	str	q4, [sp, #176]
  404400:	str	q5, [sp, #192]
  404404:	str	q6, [sp, #208]
  404408:	str	q7, [sp, #224]
  40440c:	add	x0, sp, #0x120
  404410:	str	x0, [sp, #80]
  404414:	str	x0, [sp, #88]
  404418:	add	x0, sp, #0xf0
  40441c:	str	x0, [sp, #96]
  404420:	mov	w0, #0xffffffd0            	// #-48
  404424:	str	w0, [sp, #104]
  404428:	mov	w0, #0xffffff80            	// #-128
  40442c:	str	w0, [sp, #108]
  404430:	ldp	x2, x3, [sp, #80]
  404434:	stp	x2, x3, [sp, #32]
  404438:	ldp	x2, x3, [sp, #96]
  40443c:	stp	x2, x3, [sp, #48]
  404440:	add	x2, sp, #0x20
  404444:	add	x0, sp, #0x48
  404448:	bl	4017f0 <vasprintf@plt>
  40444c:	tbnz	w0, #31, 40447c <ferror@plt+0x2b2c>
  404450:	sxtw	x2, w0
  404454:	ldr	x1, [sp, #72]
  404458:	mov	x0, x19
  40445c:	bl	404294 <ferror@plt+0x2944>
  404460:	mov	x19, x0
  404464:	ldr	x0, [sp, #72]
  404468:	bl	4017e0 <free@plt>
  40446c:	mov	x0, x19
  404470:	ldr	x19, [sp, #16]
  404474:	ldp	x29, x30, [sp], #288
  404478:	ret
  40447c:	mov	x19, #0x0                   	// #0
  404480:	b	40446c <ferror@plt+0x2b1c>
  404484:	stp	x29, x30, [sp, #-80]!
  404488:	mov	x29, sp
  40448c:	stp	x19, x20, [sp, #16]
  404490:	stp	x21, x22, [sp, #32]
  404494:	mov	x19, x0
  404498:	ldr	x21, [x0]
  40449c:	ldrsb	w0, [x21]
  4044a0:	cbz	w0, 4045d4 <ferror@plt+0x2c84>
  4044a4:	stp	x23, x24, [sp, #48]
  4044a8:	mov	x24, x1
  4044ac:	mov	x22, x2
  4044b0:	mov	w23, w3
  4044b4:	mov	x1, x2
  4044b8:	mov	x0, x21
  4044bc:	bl	401810 <strspn@plt>
  4044c0:	add	x20, x21, x0
  4044c4:	ldrsb	w21, [x21, x0]
  4044c8:	cbz	w21, 404540 <ferror@plt+0x2bf0>
  4044cc:	cbz	w23, 4045a4 <ferror@plt+0x2c54>
  4044d0:	mov	w1, w21
  4044d4:	adrp	x0, 405000 <ferror@plt+0x36b0>
  4044d8:	add	x0, x0, #0x2e0
  4044dc:	bl	401820 <strchr@plt>
  4044e0:	cbz	x0, 404560 <ferror@plt+0x2c10>
  4044e4:	strb	w21, [sp, #72]
  4044e8:	strb	wzr, [sp, #73]
  4044ec:	add	x23, x20, #0x1
  4044f0:	add	x1, sp, #0x48
  4044f4:	mov	x0, x23
  4044f8:	bl	4029d0 <ferror@plt+0x1080>
  4044fc:	str	x0, [x24]
  404500:	add	x1, x20, x0
  404504:	ldrsb	w1, [x1, #1]
  404508:	cmp	w1, #0x0
  40450c:	ccmp	w21, w1, #0x0, ne  // ne = any
  404510:	b.ne	404550 <ferror@plt+0x2c00>  // b.any
  404514:	add	x0, x0, #0x2
  404518:	add	x21, x20, x0
  40451c:	ldrsb	w1, [x20, x0]
  404520:	cbz	w1, 404530 <ferror@plt+0x2be0>
  404524:	mov	x0, x22
  404528:	bl	401820 <strchr@plt>
  40452c:	cbz	x0, 404550 <ferror@plt+0x2c00>
  404530:	str	x21, [x19]
  404534:	mov	x20, x23
  404538:	ldp	x23, x24, [sp, #48]
  40453c:	b	4045c0 <ferror@plt+0x2c70>
  404540:	str	x20, [x19]
  404544:	mov	x20, #0x0                   	// #0
  404548:	ldp	x23, x24, [sp, #48]
  40454c:	b	4045c0 <ferror@plt+0x2c70>
  404550:	str	x20, [x19]
  404554:	mov	x20, #0x0                   	// #0
  404558:	ldp	x23, x24, [sp, #48]
  40455c:	b	4045c0 <ferror@plt+0x2c70>
  404560:	mov	x1, x22
  404564:	mov	x0, x20
  404568:	bl	4029d0 <ferror@plt+0x1080>
  40456c:	str	x0, [x24]
  404570:	add	x21, x20, x0
  404574:	ldrsb	w1, [x20, x0]
  404578:	cbz	w1, 404588 <ferror@plt+0x2c38>
  40457c:	mov	x0, x22
  404580:	bl	401820 <strchr@plt>
  404584:	cbz	x0, 404594 <ferror@plt+0x2c44>
  404588:	str	x21, [x19]
  40458c:	ldp	x23, x24, [sp, #48]
  404590:	b	4045c0 <ferror@plt+0x2c70>
  404594:	str	x20, [x19]
  404598:	mov	x20, x0
  40459c:	ldp	x23, x24, [sp, #48]
  4045a0:	b	4045c0 <ferror@plt+0x2c70>
  4045a4:	mov	x1, x22
  4045a8:	mov	x0, x20
  4045ac:	bl	4018b0 <strcspn@plt>
  4045b0:	str	x0, [x24]
  4045b4:	add	x0, x20, x0
  4045b8:	str	x0, [x19]
  4045bc:	ldp	x23, x24, [sp, #48]
  4045c0:	mov	x0, x20
  4045c4:	ldp	x19, x20, [sp, #16]
  4045c8:	ldp	x21, x22, [sp, #32]
  4045cc:	ldp	x29, x30, [sp], #80
  4045d0:	ret
  4045d4:	mov	x20, #0x0                   	// #0
  4045d8:	b	4045c0 <ferror@plt+0x2c70>
  4045dc:	stp	x29, x30, [sp, #-32]!
  4045e0:	mov	x29, sp
  4045e4:	str	x19, [sp, #16]
  4045e8:	mov	x19, x0
  4045ec:	mov	x0, x19
  4045f0:	bl	4016f0 <fgetc@plt>
  4045f4:	cmn	w0, #0x1
  4045f8:	b.eq	40460c <ferror@plt+0x2cbc>  // b.none
  4045fc:	cmp	w0, #0xa
  404600:	b.ne	4045ec <ferror@plt+0x2c9c>  // b.any
  404604:	mov	w0, #0x0                   	// #0
  404608:	b	404610 <ferror@plt+0x2cc0>
  40460c:	mov	w0, #0x1                   	// #1
  404610:	ldr	x19, [sp, #16]
  404614:	ldp	x29, x30, [sp], #32
  404618:	ret
  40461c:	stp	x29, x30, [sp, #-48]!
  404620:	mov	x29, sp
  404624:	stp	x19, x20, [sp, #16]
  404628:	adrp	x0, 405000 <ferror@plt+0x36b0>
  40462c:	add	x0, x0, #0x2f0
  404630:	bl	4018f0 <getenv@plt>
  404634:	mov	x19, x0
  404638:	adrp	x0, 405000 <ferror@plt+0x36b0>
  40463c:	add	x0, x0, #0x2e8
  404640:	cmp	x19, #0x0
  404644:	csel	x19, x0, x19, eq  // eq = none
  404648:	mov	x0, x19
  40464c:	bl	401720 <strdup@plt>
  404650:	cbz	x0, 4046d0 <ferror@plt+0x2d80>
  404654:	stp	x21, x22, [sp, #32]
  404658:	bl	401710 <__xpg_basename@plt>
  40465c:	mov	x22, x0
  404660:	bl	4015a0 <strlen@plt>
  404664:	add	x21, x0, #0x2
  404668:	mov	x0, x21
  40466c:	bl	401690 <malloc@plt>
  404670:	mov	x20, x0
  404674:	cbz	x0, 4046e4 <ferror@plt+0x2d94>
  404678:	mov	w1, #0x2d                  	// #45
  40467c:	strb	w1, [x0], #1
  404680:	mov	x1, x22
  404684:	bl	401850 <strcpy@plt>
  404688:	mov	x2, #0x0                   	// #0
  40468c:	mov	x1, x20
  404690:	mov	x0, x19
  404694:	bl	4015f0 <execl@plt>
  404698:	bl	4018e0 <__errno_location@plt>
  40469c:	ldr	w0, [x0]
  4046a0:	cmp	w0, #0x2
  4046a4:	cset	w20, eq  // eq = none
  4046a8:	add	w20, w20, #0x7e
  4046ac:	mov	w2, #0x5                   	// #5
  4046b0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4046b4:	add	x1, x1, #0xee0
  4046b8:	mov	x0, #0x0                   	// #0
  4046bc:	bl	401890 <dcgettext@plt>
  4046c0:	mov	x2, x19
  4046c4:	mov	x1, x0
  4046c8:	mov	w0, w20
  4046cc:	bl	401930 <err@plt>
  4046d0:	stp	x21, x22, [sp, #32]
  4046d4:	adrp	x1, 405000 <ferror@plt+0x36b0>
  4046d8:	add	x1, x1, #0x2f8
  4046dc:	mov	w0, #0x1                   	// #1
  4046e0:	bl	401930 <err@plt>
  4046e4:	mov	x2, x21
  4046e8:	adrp	x1, 405000 <ferror@plt+0x36b0>
  4046ec:	add	x1, x1, #0x310
  4046f0:	mov	w0, #0x1                   	// #1
  4046f4:	bl	401930 <err@plt>
  4046f8:	stp	x29, x30, [sp, #-64]!
  4046fc:	mov	x29, sp
  404700:	stp	x19, x20, [sp, #16]
  404704:	adrp	x20, 416000 <ferror@plt+0x146b0>
  404708:	add	x20, x20, #0xdf0
  40470c:	stp	x21, x22, [sp, #32]
  404710:	adrp	x21, 416000 <ferror@plt+0x146b0>
  404714:	add	x21, x21, #0xde8
  404718:	sub	x20, x20, x21
  40471c:	mov	w22, w0
  404720:	stp	x23, x24, [sp, #48]
  404724:	mov	x23, x1
  404728:	mov	x24, x2
  40472c:	bl	401528 <memcpy@plt-0x38>
  404730:	cmp	xzr, x20, asr #3
  404734:	b.eq	404760 <ferror@plt+0x2e10>  // b.none
  404738:	asr	x20, x20, #3
  40473c:	mov	x19, #0x0                   	// #0
  404740:	ldr	x3, [x21, x19, lsl #3]
  404744:	mov	x2, x24
  404748:	add	x19, x19, #0x1
  40474c:	mov	x1, x23
  404750:	mov	w0, w22
  404754:	blr	x3
  404758:	cmp	x20, x19
  40475c:	b.ne	404740 <ferror@plt+0x2df0>  // b.any
  404760:	ldp	x19, x20, [sp, #16]
  404764:	ldp	x21, x22, [sp, #32]
  404768:	ldp	x23, x24, [sp, #48]
  40476c:	ldp	x29, x30, [sp], #64
  404770:	ret
  404774:	nop
  404778:	ret
  40477c:	nop
  404780:	adrp	x2, 417000 <ferror@plt+0x156b0>
  404784:	mov	x1, #0x0                   	// #0
  404788:	ldr	x2, [x2, #520]
  40478c:	b	401610 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404790 <.fini>:
  404790:	stp	x29, x30, [sp, #-16]!
  404794:	mov	x29, sp
  404798:	ldp	x29, x30, [sp], #16
  40479c:	ret
