{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"2223,28",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 5 -x 1790 -y 110 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 80 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 40 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 121 122 123 120 125 124} -defaultsOSRD -pinY M_AXI_HPM0_FPD 60R -pinY S_AXI_HP0_FPD 20L -pinY S_AXI_HP1_FPD 0L -pinY maxihpm0_fpd_aclk 60L -pinY saxihp0_fpd_aclk 80L -pinY saxihp1_fpd_aclk 100L -pinBusY pl_ps_irq0 40L -pinY pl_resetn0 100R -pinY pl_clk0 80R
preplace inst axi_dma_w2 -pg 1 -lvl 8 -x 3040 -y 110 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 31 18 19 20 21 22 23 24 25 26 27 28 29 30 48 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 17 49 50 51 52 53 54 55 56 57 58 59 62 63 61 60 64 65 66 67} -defaultsOSRD -pinY S_AXI_LITE 100L -pinY M_AXI_MM2S 20R -pinY M_AXI_S2MM 40R -pinY M_AXIS_MM2S 0R -pinY S_AXIS_S2MM 180L -pinY s_axi_lite_aclk 280L -pinY m_axi_mm2s_aclk 300L -pinY m_axi_s2mm_aclk 260L -pinY axi_resetn 200L -pinY mm2s_prmry_reset_out_n 60R -pinY s2mm_prmry_reset_out_n 80R -pinY mm2s_introut 100R -pinY s2mm_introut 120R
preplace inst axi_dma_w4 -pg 1 -lvl 3 -x 960 -y 530 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 31 18 19 20 21 22 23 24 25 26 27 28 29 30 48 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 17 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67} -defaultsOSRD -pinY S_AXI_LITE 0L -pinY M_AXI_MM2S 20R -pinY M_AXI_S2MM 40R -pinY M_AXIS_MM2S 0R -pinY S_AXIS_S2MM 20L -pinY s_axi_lite_aclk 40L -pinY m_axi_mm2s_aclk 60L -pinY m_axi_s2mm_aclk 80L -pinY axi_resetn 100L -pinY mm2s_prmry_reset_out_n 60R -pinY s2mm_prmry_reset_out_n 80R -pinY mm2s_introut 100R -pinY s2mm_introut 120R
preplace inst smartconnect_w2 -pg 1 -lvl 4 -x 1320 -y 110 -defaultsOSRD -pinY S00_AXI 0L -pinY S01_AXI 20L -pinY M00_AXI 0R -pinY aclk 80L -pinY aresetn 100L
preplace inst smartconnect_w4 -pg 1 -lvl 4 -x 1320 -y 370 -defaultsOSRD -pinY S00_AXI 180L -pinY S01_AXI 200L -pinY M00_AXI 0R -pinY aclk 220L -pinY aresetn 240L
preplace inst rst_ps8_0_100M -pg 1 -lvl 1 -x 200 -y 550 -swap {0 4 1 2 3 5 6 7 8 9} -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 120L -pinY aux_reset_in 20L -pinY mb_debug_sys_rst 40L -pinY dcm_locked 60L -pinY mb_reset 0R -pinBusY bus_struct_reset 20R -pinBusY peripheral_reset 40R -pinBusY interconnect_aresetn 60R -pinBusY peripheral_aresetn 80R
preplace inst ps8_0_axi_periph -pg 1 -lvl 6 -x 2310 -y 170 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 80 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 100 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 40 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 126 121 127 122 128 123 129 124 130 125 131} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 40R -pinY M01_AXI 20R -pinY M02_AXI 140R -pinY M03_AXI 0R -pinY ACLK 20L -pinY ARESETN 140L -pinY S00_ACLK 40L -pinY S00_ARESETN 160L -pinY M00_ACLK 60L -pinY M00_ARESETN 180L -pinY M01_ACLK 80L -pinY M01_ARESETN 200L -pinY M02_ACLK 100L -pinY M02_ARESETN 220L -pinY M03_ACLK 120L -pinY M03_ARESETN 240L
preplace inst conv_0 -pg 1 -lvl 2 -x 580 -y 350 -defaultsOSRD -pinY s_axi_BUS1 0L -pinY strm_in 20L -pinY strm_out 40R -pinY ap_clk 40L -pinY ap_rst_n 60L -pinY interrupt 60R
preplace inst conv_w2 -pg 1 -lvl 7 -x 2700 -y 290 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34} -defaultsOSRD -pinY s_axi_BUS1 20L -pinY strm_in 0L -pinY strm_out 0R -pinY ap_clk 40L -pinY ap_rst_n 60L -pinY interrupt 20R
preplace netloc rst_ps8_0_100M_peripheral_aresetn 1 1 7 400 630 760 710 1180 270 NJ 270 2140 90 2500 230 2860J
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 8 20 490 380 490 760 450 1160 310 1480 310 2160 70 2520 410 2860
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 6 20 730 NJ 730 NJ 730 NJ 730 NJ 730 2100
preplace netloc axi_dma_w2_M_AXIS_MM2S 1 6 3 2540 50 NJ 50 3220
preplace netloc axi_dma_w2_M_AXI_MM2S 1 3 6 1180 30 NJ 30 NJ 30 NJ 30 NJ 30 3240
preplace netloc axi_dma_w2_M_AXI_S2MM 1 3 6 1140 10 NJ 10 NJ 10 NJ 10 NJ 10 3260
preplace netloc axi_dma_w4_M_AXIS_MM2S 1 1 3 420 470 NJ 470 1140
preplace netloc axi_dma_w4_M_AXI_MM2S 1 3 1 N 550
preplace netloc axi_dma_w4_M_AXI_S2MM 1 3 1 N 570
preplace netloc conv_0_strm_out 1 2 1 740 390n
preplace netloc conv_w2_strm_out 1 7 1 N 290
preplace netloc ps8_0_axi_periph_M00_AXI 1 6 2 N 210 NJ
preplace netloc ps8_0_axi_periph_M01_AXI 1 2 5 780 50 NJ 50 NJ 50 NJ 50 2480
preplace netloc ps8_0_axi_periph_M02_AXI 1 6 1 N 310
preplace netloc ps8_0_axi_periph_M03_AXI 1 1 6 420 290 NJ 290 NJ 290 NJ 290 2120J 110 2460
preplace netloc smartconnect_w2_M00_AXI 1 4 1 N 110
preplace netloc smartconnect_w4_M00_AXI 1 4 1 1460 130n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 5 1 N 170
levelinfo -pg 1 0 200 580 960 1320 1790 2310 2700 3040 3280
pagesize -pg 1 -db -bbox -sgen 0 0 3280 740
"
}
{
   "da_axi4_cnt":"9",
   "da_clkrst_cnt":"4",
   "da_zynq_ultra_ps_e_cnt":"1"
}
