-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
-- Date        : Fri Feb 19 16:05:33 2021
-- Host        : yzou-PC running 64-bit Ubuntu 16.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /hdd/directnvm/rtl_proj/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl
-- Design      : design_1_auto_ds_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu7ev-ffvc1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_b_downsizer is
  port (
    \USE_WRITE.wr_cmd_b_ready\ : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    empty : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_b_downsizer : entity is "axi_dwidth_converter_v2_1_20_b_downsizer";
end design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_b_downsizer;

architecture STRUCTURE of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_b_downsizer is
  signal S_AXI_BRESP_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal first_mi_word : STD_LOGIC;
  signal last_word : STD_LOGIC;
  signal next_repeat_cnt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \repeat_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal repeat_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_axi_bvalid_INST_0_i_1_n_0 : STD_LOGIC;
  signal s_axi_bvalid_INST_0_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of fifo_gen_inst_i_7 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of first_mi_word_i_2 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of m_axi_bready_INST_0 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \repeat_cnt[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \repeat_cnt[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \repeat_cnt[2]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \repeat_cnt[3]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of s_axi_bvalid_INST_0 : label is "soft_lutpair60";
begin
  s_axi_bresp(1 downto 0) <= \^s_axi_bresp\(1 downto 0);
\S_AXI_BRESP_ACC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_1_in,
      D => \^s_axi_bresp\(0),
      Q => S_AXI_BRESP_ACC(0),
      R => SR(0)
    );
\S_AXI_BRESP_ACC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_1_in,
      D => \^s_axi_bresp\(1),
      Q => S_AXI_BRESP_ACC(1),
      R => SR(0)
    );
fifo_gen_inst_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => s_axi_bvalid_INST_0_i_1_n_0,
      I1 => m_axi_bvalid,
      I2 => s_axi_bready,
      I3 => empty,
      O => \USE_WRITE.wr_cmd_b_ready\
    );
first_mi_word_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => s_axi_bvalid_INST_0_i_1_n_0,
      I2 => s_axi_bready,
      O => p_1_in
    );
first_mi_word_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_bvalid_INST_0_i_1_n_0,
      O => last_word
    );
first_mi_word_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => p_1_in,
      D => last_word,
      Q => first_mi_word,
      S => SR(0)
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_bvalid_INST_0_i_1_n_0,
      I1 => s_axi_bready,
      O => m_axi_bready
    );
\repeat_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => repeat_cnt_reg(0),
      I1 => first_mi_word,
      I2 => dout(0),
      O => next_repeat_cnt(0)
    );
\repeat_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => repeat_cnt_reg(0),
      I1 => dout(0),
      I2 => repeat_cnt_reg(1),
      I3 => first_mi_word,
      I4 => dout(1),
      O => \repeat_cnt[1]_i_1_n_0\
    );
\repeat_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => dout(1),
      I1 => repeat_cnt_reg(1),
      I2 => \repeat_cnt[2]_i_2_n_0\,
      I3 => repeat_cnt_reg(2),
      I4 => first_mi_word,
      I5 => dout(2),
      O => next_repeat_cnt(2)
    );
\repeat_cnt[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => first_mi_word,
      I2 => repeat_cnt_reg(0),
      O => \repeat_cnt[2]_i_2_n_0\
    );
\repeat_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(2),
      I1 => repeat_cnt_reg(2),
      I2 => \repeat_cnt[3]_i_2_n_0\,
      I3 => repeat_cnt_reg(3),
      I4 => first_mi_word,
      I5 => dout(3),
      O => next_repeat_cnt(3)
    );
\repeat_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => repeat_cnt_reg(0),
      I1 => dout(0),
      I2 => repeat_cnt_reg(1),
      I3 => first_mi_word,
      I4 => dout(1),
      O => \repeat_cnt[3]_i_2_n_0\
    );
\repeat_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(3),
      I1 => repeat_cnt_reg(3),
      I2 => \repeat_cnt[4]_i_2_n_0\,
      I3 => repeat_cnt_reg(4),
      I4 => first_mi_word,
      I5 => dout(4),
      O => next_repeat_cnt(4)
    );
\repeat_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000305050003"
    )
        port map (
      I0 => dout(1),
      I1 => repeat_cnt_reg(1),
      I2 => \repeat_cnt[2]_i_2_n_0\,
      I3 => repeat_cnt_reg(2),
      I4 => first_mi_word,
      I5 => dout(2),
      O => \repeat_cnt[4]_i_2_n_0\
    );
\repeat_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(4),
      I1 => repeat_cnt_reg(4),
      I2 => \repeat_cnt[5]_i_2_n_0\,
      I3 => repeat_cnt_reg(5),
      I4 => first_mi_word,
      I5 => dout(5),
      O => next_repeat_cnt(5)
    );
\repeat_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(2),
      I1 => repeat_cnt_reg(2),
      I2 => \repeat_cnt[3]_i_2_n_0\,
      I3 => repeat_cnt_reg(3),
      I4 => first_mi_word,
      I5 => dout(3),
      O => \repeat_cnt[5]_i_2_n_0\
    );
\repeat_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(5),
      I1 => repeat_cnt_reg(5),
      I2 => \repeat_cnt[6]_i_2_n_0\,
      I3 => repeat_cnt_reg(6),
      I4 => first_mi_word,
      I5 => dout(6),
      O => next_repeat_cnt(6)
    );
\repeat_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(3),
      I1 => repeat_cnt_reg(3),
      I2 => \repeat_cnt[4]_i_2_n_0\,
      I3 => repeat_cnt_reg(4),
      I4 => first_mi_word,
      I5 => dout(4),
      O => \repeat_cnt[6]_i_2_n_0\
    );
\repeat_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(6),
      I1 => repeat_cnt_reg(6),
      I2 => \repeat_cnt[7]_i_2_n_0\,
      I3 => repeat_cnt_reg(7),
      I4 => first_mi_word,
      I5 => dout(7),
      O => next_repeat_cnt(7)
    );
\repeat_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(4),
      I1 => repeat_cnt_reg(4),
      I2 => \repeat_cnt[5]_i_2_n_0\,
      I3 => repeat_cnt_reg(5),
      I4 => first_mi_word,
      I5 => dout(5),
      O => \repeat_cnt[7]_i_2_n_0\
    );
\repeat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_1_in,
      D => next_repeat_cnt(0),
      Q => repeat_cnt_reg(0),
      R => SR(0)
    );
\repeat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_1_in,
      D => \repeat_cnt[1]_i_1_n_0\,
      Q => repeat_cnt_reg(1),
      R => SR(0)
    );
\repeat_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_1_in,
      D => next_repeat_cnt(2),
      Q => repeat_cnt_reg(2),
      R => SR(0)
    );
\repeat_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_1_in,
      D => next_repeat_cnt(3),
      Q => repeat_cnt_reg(3),
      R => SR(0)
    );
\repeat_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_1_in,
      D => next_repeat_cnt(4),
      Q => repeat_cnt_reg(4),
      R => SR(0)
    );
\repeat_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_1_in,
      D => next_repeat_cnt(5),
      Q => repeat_cnt_reg(5),
      R => SR(0)
    );
\repeat_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_1_in,
      D => next_repeat_cnt(6),
      Q => repeat_cnt_reg(6),
      R => SR(0)
    );
\repeat_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_1_in,
      D => next_repeat_cnt(7),
      Q => repeat_cnt_reg(7),
      R => SR(0)
    );
\s_axi_bresp[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAECAEAAAA"
    )
        port map (
      I0 => m_axi_bresp(0),
      I1 => S_AXI_BRESP_ACC(0),
      I2 => m_axi_bresp(1),
      I3 => S_AXI_BRESP_ACC(1),
      I4 => dout(8),
      I5 => first_mi_word,
      O => \^s_axi_bresp\(0)
    );
\s_axi_bresp[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => m_axi_bresp(1),
      I1 => dout(8),
      I2 => first_mi_word,
      I3 => S_AXI_BRESP_ACC(1),
      O => \^s_axi_bresp\(1)
    );
s_axi_bvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => s_axi_bvalid_INST_0_i_1_n_0,
      O => s_axi_bvalid
    );
s_axi_bvalid_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => dout(8),
      I1 => s_axi_bvalid_INST_0_i_2_n_0,
      I2 => repeat_cnt_reg(5),
      I3 => repeat_cnt_reg(7),
      I4 => repeat_cnt_reg(4),
      O => s_axi_bvalid_INST_0_i_1_n_0
    );
s_axi_bvalid_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => repeat_cnt_reg(6),
      I1 => first_mi_word,
      I2 => repeat_cnt_reg(2),
      I3 => repeat_cnt_reg(3),
      I4 => repeat_cnt_reg(0),
      I5 => repeat_cnt_reg(1),
      O => s_axi_bvalid_INST_0_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_r_downsizer is
  port (
    first_word : out STD_LOGIC;
    \goreg_dm.dout_i_reg[9]\ : out STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \S_AXI_RRESP_ACC_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_1_in : out STD_LOGIC_VECTOR ( 511 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rlast : in STD_LOGIC;
    CLK : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \S_AXI_RRESP_ACC_reg[0]_1\ : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_r_downsizer : entity is "axi_dwidth_converter_v2_1_20_r_downsizer";
end design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_r_downsizer;

architecture STRUCTURE of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_r_downsizer is
  signal S_AXI_RRESP_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^first_word\ : STD_LOGIC;
  signal \length_counter_1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \length_counter_1[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \length_counter_1[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \length_counter_1[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \length_counter_1[5]_i_2_n_0\ : STD_LOGIC;
  signal \length_counter_1[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \length_counter_1[7]_i_2_n_0\ : STD_LOGIC;
  signal length_counter_1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \next_length_counter__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \length_counter_1[0]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \length_counter_1[1]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \length_counter_1[2]_i_2__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \length_counter_1[3]_i_2__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \s_axi_rresp[0]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \s_axi_rresp[1]_INST_0\ : label is "soft_lutpair58";
begin
  first_word <= \^first_word\;
  s_axi_rresp(1 downto 0) <= \^s_axi_rresp\(1 downto 0);
\S_AXI_RRESP_ACC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \^s_axi_rresp\(0),
      Q => S_AXI_RRESP_ACC(0),
      R => SR(0)
    );
\S_AXI_RRESP_ACC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \^s_axi_rresp\(1),
      Q => S_AXI_RRESP_ACC(1),
      R => SR(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(0),
      Q => p_1_in(0),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(100),
      Q => p_1_in(100),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(101),
      Q => p_1_in(101),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(102),
      Q => p_1_in(102),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(103),
      Q => p_1_in(103),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(104),
      Q => p_1_in(104),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(105),
      Q => p_1_in(105),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(106),
      Q => p_1_in(106),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(107),
      Q => p_1_in(107),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(108),
      Q => p_1_in(108),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(109),
      Q => p_1_in(109),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(10),
      Q => p_1_in(10),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(110),
      Q => p_1_in(110),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(111),
      Q => p_1_in(111),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(112),
      Q => p_1_in(112),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(113),
      Q => p_1_in(113),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(114),
      Q => p_1_in(114),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(115),
      Q => p_1_in(115),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(116),
      Q => p_1_in(116),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(117),
      Q => p_1_in(117),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(118),
      Q => p_1_in(118),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(119),
      Q => p_1_in(119),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(11),
      Q => p_1_in(11),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(120),
      Q => p_1_in(120),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(121),
      Q => p_1_in(121),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(122),
      Q => p_1_in(122),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(123),
      Q => p_1_in(123),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(124),
      Q => p_1_in(124),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(125),
      Q => p_1_in(125),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(126),
      Q => p_1_in(126),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(127),
      Q => p_1_in(127),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(12),
      Q => p_1_in(12),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(13),
      Q => p_1_in(13),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(14),
      Q => p_1_in(14),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(15),
      Q => p_1_in(15),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(16),
      Q => p_1_in(16),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(17),
      Q => p_1_in(17),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(18),
      Q => p_1_in(18),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(19),
      Q => p_1_in(19),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(1),
      Q => p_1_in(1),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(20),
      Q => p_1_in(20),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(21),
      Q => p_1_in(21),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(22),
      Q => p_1_in(22),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(23),
      Q => p_1_in(23),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(24),
      Q => p_1_in(24),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(25),
      Q => p_1_in(25),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(26),
      Q => p_1_in(26),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(27),
      Q => p_1_in(27),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(28),
      Q => p_1_in(28),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(29),
      Q => p_1_in(29),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(2),
      Q => p_1_in(2),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(30),
      Q => p_1_in(30),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(31),
      Q => p_1_in(31),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(32),
      Q => p_1_in(32),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(33),
      Q => p_1_in(33),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(34),
      Q => p_1_in(34),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(35),
      Q => p_1_in(35),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(36),
      Q => p_1_in(36),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(37),
      Q => p_1_in(37),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(38),
      Q => p_1_in(38),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(39),
      Q => p_1_in(39),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(3),
      Q => p_1_in(3),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(40),
      Q => p_1_in(40),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(41),
      Q => p_1_in(41),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(42),
      Q => p_1_in(42),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(43),
      Q => p_1_in(43),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(44),
      Q => p_1_in(44),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(45),
      Q => p_1_in(45),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(46),
      Q => p_1_in(46),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(47),
      Q => p_1_in(47),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(48),
      Q => p_1_in(48),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(49),
      Q => p_1_in(49),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(4),
      Q => p_1_in(4),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(50),
      Q => p_1_in(50),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(51),
      Q => p_1_in(51),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(52),
      Q => p_1_in(52),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(53),
      Q => p_1_in(53),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(54),
      Q => p_1_in(54),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(55),
      Q => p_1_in(55),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(56),
      Q => p_1_in(56),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(57),
      Q => p_1_in(57),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(58),
      Q => p_1_in(58),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(59),
      Q => p_1_in(59),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(5),
      Q => p_1_in(5),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(60),
      Q => p_1_in(60),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(61),
      Q => p_1_in(61),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(62),
      Q => p_1_in(62),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(63),
      Q => p_1_in(63),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(64),
      Q => p_1_in(64),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(65),
      Q => p_1_in(65),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(66),
      Q => p_1_in(66),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(67),
      Q => p_1_in(67),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(68),
      Q => p_1_in(68),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(69),
      Q => p_1_in(69),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(6),
      Q => p_1_in(6),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(70),
      Q => p_1_in(70),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(71),
      Q => p_1_in(71),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(72),
      Q => p_1_in(72),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(73),
      Q => p_1_in(73),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(74),
      Q => p_1_in(74),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(75),
      Q => p_1_in(75),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(76),
      Q => p_1_in(76),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(77),
      Q => p_1_in(77),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(78),
      Q => p_1_in(78),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(79),
      Q => p_1_in(79),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(7),
      Q => p_1_in(7),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(80),
      Q => p_1_in(80),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(81),
      Q => p_1_in(81),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(82),
      Q => p_1_in(82),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(83),
      Q => p_1_in(83),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(84),
      Q => p_1_in(84),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(85),
      Q => p_1_in(85),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(86),
      Q => p_1_in(86),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(87),
      Q => p_1_in(87),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(88),
      Q => p_1_in(88),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(89),
      Q => p_1_in(89),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(8),
      Q => p_1_in(8),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(90),
      Q => p_1_in(90),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(91),
      Q => p_1_in(91),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(92),
      Q => p_1_in(92),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(93),
      Q => p_1_in(93),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(94),
      Q => p_1_in(94),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(95),
      Q => p_1_in(95),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(96),
      Q => p_1_in(96),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(97),
      Q => p_1_in(97),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(98),
      Q => p_1_in(98),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(99),
      Q => p_1_in(99),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0),
      D => m_axi_rdata(9),
      Q => p_1_in(9),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(0),
      Q => p_1_in(128),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(1),
      Q => p_1_in(129),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(2),
      Q => p_1_in(130),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(3),
      Q => p_1_in(131),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(4),
      Q => p_1_in(132),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(5),
      Q => p_1_in(133),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(6),
      Q => p_1_in(134),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(7),
      Q => p_1_in(135),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(8),
      Q => p_1_in(136),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(9),
      Q => p_1_in(137),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(10),
      Q => p_1_in(138),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(11),
      Q => p_1_in(139),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(12),
      Q => p_1_in(140),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(13),
      Q => p_1_in(141),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(14),
      Q => p_1_in(142),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(15),
      Q => p_1_in(143),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(16),
      Q => p_1_in(144),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(17),
      Q => p_1_in(145),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(18),
      Q => p_1_in(146),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(19),
      Q => p_1_in(147),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(20),
      Q => p_1_in(148),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(21),
      Q => p_1_in(149),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(22),
      Q => p_1_in(150),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(23),
      Q => p_1_in(151),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(24),
      Q => p_1_in(152),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(25),
      Q => p_1_in(153),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(26),
      Q => p_1_in(154),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(27),
      Q => p_1_in(155),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(28),
      Q => p_1_in(156),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(29),
      Q => p_1_in(157),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(30),
      Q => p_1_in(158),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(31),
      Q => p_1_in(159),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(32),
      Q => p_1_in(160),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(33),
      Q => p_1_in(161),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(34),
      Q => p_1_in(162),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(35),
      Q => p_1_in(163),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(36),
      Q => p_1_in(164),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(37),
      Q => p_1_in(165),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(38),
      Q => p_1_in(166),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(39),
      Q => p_1_in(167),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(40),
      Q => p_1_in(168),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(41),
      Q => p_1_in(169),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(42),
      Q => p_1_in(170),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(43),
      Q => p_1_in(171),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(44),
      Q => p_1_in(172),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(45),
      Q => p_1_in(173),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(46),
      Q => p_1_in(174),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(47),
      Q => p_1_in(175),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(48),
      Q => p_1_in(176),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(49),
      Q => p_1_in(177),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(50),
      Q => p_1_in(178),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(51),
      Q => p_1_in(179),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(52),
      Q => p_1_in(180),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(53),
      Q => p_1_in(181),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(54),
      Q => p_1_in(182),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(55),
      Q => p_1_in(183),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(56),
      Q => p_1_in(184),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(57),
      Q => p_1_in(185),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(58),
      Q => p_1_in(186),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(59),
      Q => p_1_in(187),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(60),
      Q => p_1_in(188),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(61),
      Q => p_1_in(189),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(62),
      Q => p_1_in(190),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(63),
      Q => p_1_in(191),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(64),
      Q => p_1_in(192),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(65),
      Q => p_1_in(193),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(66),
      Q => p_1_in(194),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(67),
      Q => p_1_in(195),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(68),
      Q => p_1_in(196),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(69),
      Q => p_1_in(197),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(70),
      Q => p_1_in(198),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(71),
      Q => p_1_in(199),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(72),
      Q => p_1_in(200),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(73),
      Q => p_1_in(201),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(74),
      Q => p_1_in(202),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(75),
      Q => p_1_in(203),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(76),
      Q => p_1_in(204),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(77),
      Q => p_1_in(205),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(78),
      Q => p_1_in(206),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(79),
      Q => p_1_in(207),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(80),
      Q => p_1_in(208),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(81),
      Q => p_1_in(209),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(82),
      Q => p_1_in(210),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(83),
      Q => p_1_in(211),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(84),
      Q => p_1_in(212),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(85),
      Q => p_1_in(213),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(86),
      Q => p_1_in(214),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(87),
      Q => p_1_in(215),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(88),
      Q => p_1_in(216),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(89),
      Q => p_1_in(217),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(90),
      Q => p_1_in(218),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(91),
      Q => p_1_in(219),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(92),
      Q => p_1_in(220),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(93),
      Q => p_1_in(221),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(94),
      Q => p_1_in(222),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(95),
      Q => p_1_in(223),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(96),
      Q => p_1_in(224),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(97),
      Q => p_1_in(225),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(98),
      Q => p_1_in(226),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(99),
      Q => p_1_in(227),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(100),
      Q => p_1_in(228),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(101),
      Q => p_1_in(229),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(102),
      Q => p_1_in(230),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(103),
      Q => p_1_in(231),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(104),
      Q => p_1_in(232),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(105),
      Q => p_1_in(233),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(106),
      Q => p_1_in(234),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(107),
      Q => p_1_in(235),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(108),
      Q => p_1_in(236),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(109),
      Q => p_1_in(237),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(110),
      Q => p_1_in(238),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(111),
      Q => p_1_in(239),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(112),
      Q => p_1_in(240),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(113),
      Q => p_1_in(241),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(114),
      Q => p_1_in(242),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(115),
      Q => p_1_in(243),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(116),
      Q => p_1_in(244),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(117),
      Q => p_1_in(245),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(118),
      Q => p_1_in(246),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(119),
      Q => p_1_in(247),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(120),
      Q => p_1_in(248),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(121),
      Q => p_1_in(249),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(122),
      Q => p_1_in(250),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(123),
      Q => p_1_in(251),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(124),
      Q => p_1_in(252),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(125),
      Q => p_1_in(253),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(126),
      Q => p_1_in(254),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0),
      D => m_axi_rdata(127),
      Q => p_1_in(255),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(0),
      Q => p_1_in(256),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(1),
      Q => p_1_in(257),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(2),
      Q => p_1_in(258),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(3),
      Q => p_1_in(259),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(4),
      Q => p_1_in(260),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(5),
      Q => p_1_in(261),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(6),
      Q => p_1_in(262),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(7),
      Q => p_1_in(263),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(8),
      Q => p_1_in(264),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(9),
      Q => p_1_in(265),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(10),
      Q => p_1_in(266),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(11),
      Q => p_1_in(267),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(12),
      Q => p_1_in(268),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(13),
      Q => p_1_in(269),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(14),
      Q => p_1_in(270),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(15),
      Q => p_1_in(271),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[272]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(16),
      Q => p_1_in(272),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[273]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(17),
      Q => p_1_in(273),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[274]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(18),
      Q => p_1_in(274),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[275]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(19),
      Q => p_1_in(275),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[276]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(20),
      Q => p_1_in(276),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[277]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(21),
      Q => p_1_in(277),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[278]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(22),
      Q => p_1_in(278),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[279]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(23),
      Q => p_1_in(279),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[280]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(24),
      Q => p_1_in(280),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[281]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(25),
      Q => p_1_in(281),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[282]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(26),
      Q => p_1_in(282),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[283]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(27),
      Q => p_1_in(283),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[284]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(28),
      Q => p_1_in(284),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[285]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(29),
      Q => p_1_in(285),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[286]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(30),
      Q => p_1_in(286),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[287]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(31),
      Q => p_1_in(287),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[288]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(32),
      Q => p_1_in(288),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[289]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(33),
      Q => p_1_in(289),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[290]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(34),
      Q => p_1_in(290),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[291]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(35),
      Q => p_1_in(291),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[292]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(36),
      Q => p_1_in(292),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[293]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(37),
      Q => p_1_in(293),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[294]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(38),
      Q => p_1_in(294),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[295]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(39),
      Q => p_1_in(295),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[296]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(40),
      Q => p_1_in(296),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[297]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(41),
      Q => p_1_in(297),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[298]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(42),
      Q => p_1_in(298),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[299]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(43),
      Q => p_1_in(299),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[300]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(44),
      Q => p_1_in(300),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[301]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(45),
      Q => p_1_in(301),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[302]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(46),
      Q => p_1_in(302),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[303]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(47),
      Q => p_1_in(303),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[304]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(48),
      Q => p_1_in(304),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[305]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(49),
      Q => p_1_in(305),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[306]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(50),
      Q => p_1_in(306),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[307]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(51),
      Q => p_1_in(307),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[308]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(52),
      Q => p_1_in(308),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[309]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(53),
      Q => p_1_in(309),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[310]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(54),
      Q => p_1_in(310),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[311]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(55),
      Q => p_1_in(311),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[312]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(56),
      Q => p_1_in(312),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[313]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(57),
      Q => p_1_in(313),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[314]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(58),
      Q => p_1_in(314),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[315]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(59),
      Q => p_1_in(315),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[316]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(60),
      Q => p_1_in(316),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[317]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(61),
      Q => p_1_in(317),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[318]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(62),
      Q => p_1_in(318),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[319]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(63),
      Q => p_1_in(319),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[320]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(64),
      Q => p_1_in(320),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[321]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(65),
      Q => p_1_in(321),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[322]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(66),
      Q => p_1_in(322),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[323]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(67),
      Q => p_1_in(323),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[324]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(68),
      Q => p_1_in(324),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[325]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(69),
      Q => p_1_in(325),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[326]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(70),
      Q => p_1_in(326),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[327]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(71),
      Q => p_1_in(327),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[328]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(72),
      Q => p_1_in(328),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[329]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(73),
      Q => p_1_in(329),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[330]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(74),
      Q => p_1_in(330),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[331]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(75),
      Q => p_1_in(331),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[332]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(76),
      Q => p_1_in(332),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[333]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(77),
      Q => p_1_in(333),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[334]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(78),
      Q => p_1_in(334),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[335]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(79),
      Q => p_1_in(335),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[336]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(80),
      Q => p_1_in(336),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[337]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(81),
      Q => p_1_in(337),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[338]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(82),
      Q => p_1_in(338),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[339]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(83),
      Q => p_1_in(339),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[340]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(84),
      Q => p_1_in(340),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[341]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(85),
      Q => p_1_in(341),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[342]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(86),
      Q => p_1_in(342),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[343]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(87),
      Q => p_1_in(343),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[344]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(88),
      Q => p_1_in(344),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[345]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(89),
      Q => p_1_in(345),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[346]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(90),
      Q => p_1_in(346),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[347]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(91),
      Q => p_1_in(347),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[348]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(92),
      Q => p_1_in(348),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[349]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(93),
      Q => p_1_in(349),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[350]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(94),
      Q => p_1_in(350),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[351]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(95),
      Q => p_1_in(351),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[352]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(96),
      Q => p_1_in(352),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[353]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(97),
      Q => p_1_in(353),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[354]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(98),
      Q => p_1_in(354),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[355]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(99),
      Q => p_1_in(355),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[356]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(100),
      Q => p_1_in(356),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[357]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(101),
      Q => p_1_in(357),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[358]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(102),
      Q => p_1_in(358),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[359]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(103),
      Q => p_1_in(359),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[360]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(104),
      Q => p_1_in(360),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[361]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(105),
      Q => p_1_in(361),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[362]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(106),
      Q => p_1_in(362),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[363]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(107),
      Q => p_1_in(363),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[364]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(108),
      Q => p_1_in(364),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[365]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(109),
      Q => p_1_in(365),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[366]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(110),
      Q => p_1_in(366),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[367]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(111),
      Q => p_1_in(367),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[368]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(112),
      Q => p_1_in(368),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[369]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(113),
      Q => p_1_in(369),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[370]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(114),
      Q => p_1_in(370),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[371]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(115),
      Q => p_1_in(371),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[372]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(116),
      Q => p_1_in(372),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[373]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(117),
      Q => p_1_in(373),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[374]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(118),
      Q => p_1_in(374),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[375]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(119),
      Q => p_1_in(375),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[376]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(120),
      Q => p_1_in(376),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[377]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(121),
      Q => p_1_in(377),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[378]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(122),
      Q => p_1_in(378),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[379]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(123),
      Q => p_1_in(379),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[380]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(124),
      Q => p_1_in(380),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[381]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(125),
      Q => p_1_in(381),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[382]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(126),
      Q => p_1_in(382),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II_reg[383]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0),
      D => m_axi_rdata(127),
      Q => p_1_in(383),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[384]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(0),
      Q => p_1_in(384),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[385]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(1),
      Q => p_1_in(385),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[386]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(2),
      Q => p_1_in(386),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[387]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(3),
      Q => p_1_in(387),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[388]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(4),
      Q => p_1_in(388),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[389]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(5),
      Q => p_1_in(389),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[390]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(6),
      Q => p_1_in(390),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[391]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(7),
      Q => p_1_in(391),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[392]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(8),
      Q => p_1_in(392),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[393]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(9),
      Q => p_1_in(393),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[394]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(10),
      Q => p_1_in(394),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[395]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(11),
      Q => p_1_in(395),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[396]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(12),
      Q => p_1_in(396),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[397]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(13),
      Q => p_1_in(397),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[398]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(14),
      Q => p_1_in(398),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[399]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(15),
      Q => p_1_in(399),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[400]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(16),
      Q => p_1_in(400),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[401]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(17),
      Q => p_1_in(401),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[402]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(18),
      Q => p_1_in(402),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[403]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(19),
      Q => p_1_in(403),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[404]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(20),
      Q => p_1_in(404),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[405]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(21),
      Q => p_1_in(405),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[406]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(22),
      Q => p_1_in(406),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[407]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(23),
      Q => p_1_in(407),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[408]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(24),
      Q => p_1_in(408),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[409]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(25),
      Q => p_1_in(409),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[410]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(26),
      Q => p_1_in(410),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[411]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(27),
      Q => p_1_in(411),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[412]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(28),
      Q => p_1_in(412),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[413]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(29),
      Q => p_1_in(413),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[414]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(30),
      Q => p_1_in(414),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[415]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(31),
      Q => p_1_in(415),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[416]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(32),
      Q => p_1_in(416),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[417]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(33),
      Q => p_1_in(417),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[418]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(34),
      Q => p_1_in(418),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[419]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(35),
      Q => p_1_in(419),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[420]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(36),
      Q => p_1_in(420),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[421]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(37),
      Q => p_1_in(421),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[422]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(38),
      Q => p_1_in(422),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[423]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(39),
      Q => p_1_in(423),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[424]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(40),
      Q => p_1_in(424),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[425]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(41),
      Q => p_1_in(425),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[426]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(42),
      Q => p_1_in(426),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[427]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(43),
      Q => p_1_in(427),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[428]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(44),
      Q => p_1_in(428),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[429]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(45),
      Q => p_1_in(429),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[430]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(46),
      Q => p_1_in(430),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[431]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(47),
      Q => p_1_in(431),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[432]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(48),
      Q => p_1_in(432),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[433]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(49),
      Q => p_1_in(433),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[434]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(50),
      Q => p_1_in(434),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[435]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(51),
      Q => p_1_in(435),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[436]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(52),
      Q => p_1_in(436),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[437]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(53),
      Q => p_1_in(437),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[438]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(54),
      Q => p_1_in(438),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[439]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(55),
      Q => p_1_in(439),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[440]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(56),
      Q => p_1_in(440),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[441]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(57),
      Q => p_1_in(441),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[442]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(58),
      Q => p_1_in(442),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[443]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(59),
      Q => p_1_in(443),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[444]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(60),
      Q => p_1_in(444),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[445]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(61),
      Q => p_1_in(445),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[446]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(62),
      Q => p_1_in(446),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[447]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(63),
      Q => p_1_in(447),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[448]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(64),
      Q => p_1_in(448),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[449]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(65),
      Q => p_1_in(449),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[450]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(66),
      Q => p_1_in(450),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[451]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(67),
      Q => p_1_in(451),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[452]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(68),
      Q => p_1_in(452),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[453]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(69),
      Q => p_1_in(453),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[454]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(70),
      Q => p_1_in(454),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[455]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(71),
      Q => p_1_in(455),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[456]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(72),
      Q => p_1_in(456),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[457]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(73),
      Q => p_1_in(457),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[458]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(74),
      Q => p_1_in(458),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[459]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(75),
      Q => p_1_in(459),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[460]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(76),
      Q => p_1_in(460),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[461]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(77),
      Q => p_1_in(461),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[462]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(78),
      Q => p_1_in(462),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[463]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(79),
      Q => p_1_in(463),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[464]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(80),
      Q => p_1_in(464),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[465]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(81),
      Q => p_1_in(465),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[466]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(82),
      Q => p_1_in(466),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[467]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(83),
      Q => p_1_in(467),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[468]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(84),
      Q => p_1_in(468),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[469]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(85),
      Q => p_1_in(469),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[470]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(86),
      Q => p_1_in(470),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[471]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(87),
      Q => p_1_in(471),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[472]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(88),
      Q => p_1_in(472),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[473]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(89),
      Q => p_1_in(473),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[474]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(90),
      Q => p_1_in(474),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[475]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(91),
      Q => p_1_in(475),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[476]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(92),
      Q => p_1_in(476),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[477]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(93),
      Q => p_1_in(477),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[478]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(94),
      Q => p_1_in(478),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[479]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(95),
      Q => p_1_in(479),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[480]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(96),
      Q => p_1_in(480),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[481]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(97),
      Q => p_1_in(481),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[482]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(98),
      Q => p_1_in(482),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[483]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(99),
      Q => p_1_in(483),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[484]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(100),
      Q => p_1_in(484),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[485]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(101),
      Q => p_1_in(485),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[486]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(102),
      Q => p_1_in(486),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[487]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(103),
      Q => p_1_in(487),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[488]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(104),
      Q => p_1_in(488),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[489]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(105),
      Q => p_1_in(489),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[490]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(106),
      Q => p_1_in(490),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[491]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(107),
      Q => p_1_in(491),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[492]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(108),
      Q => p_1_in(492),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[493]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(109),
      Q => p_1_in(493),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[494]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(110),
      Q => p_1_in(494),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[495]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(111),
      Q => p_1_in(495),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[496]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(112),
      Q => p_1_in(496),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[497]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(113),
      Q => p_1_in(497),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[498]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(114),
      Q => p_1_in(498),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[499]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(115),
      Q => p_1_in(499),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[500]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(116),
      Q => p_1_in(500),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[501]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(117),
      Q => p_1_in(501),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[502]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(118),
      Q => p_1_in(502),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[503]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(119),
      Q => p_1_in(503),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[504]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(120),
      Q => p_1_in(504),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[505]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(121),
      Q => p_1_in(505),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[506]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(122),
      Q => p_1_in(506),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[507]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(123),
      Q => p_1_in(507),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[508]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(124),
      Q => p_1_in(508),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[509]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(125),
      Q => p_1_in(509),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[510]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(126),
      Q => p_1_in(510),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II_reg[511]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0),
      D => m_axi_rdata(127),
      Q => p_1_in(511),
      R => \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0)
    );
\current_word_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
\current_word_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\current_word_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => SR(0)
    );
\current_word_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => SR(0)
    );
\current_word_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => SR(0)
    );
\current_word_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => SR(0)
    );
first_mi_word_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => E(0),
      D => m_axi_rlast,
      Q => \^first_word\,
      S => SR(0)
    );
\length_counter_1[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => length_counter_1_reg(0),
      I1 => \^first_word\,
      I2 => dout(0),
      O => \next_length_counter__0\(0)
    );
\length_counter_1[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => length_counter_1_reg(0),
      I1 => dout(0),
      I2 => length_counter_1_reg(1),
      I3 => \^first_word\,
      I4 => dout(1),
      O => \length_counter_1[1]_i_1__0_n_0\
    );
\length_counter_1[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => dout(1),
      I1 => length_counter_1_reg(1),
      I2 => \length_counter_1[2]_i_2__0_n_0\,
      I3 => length_counter_1_reg(2),
      I4 => \^first_word\,
      I5 => dout(2),
      O => \next_length_counter__0\(2)
    );
\length_counter_1[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => \^first_word\,
      I2 => length_counter_1_reg(0),
      O => \length_counter_1[2]_i_2__0_n_0\
    );
\length_counter_1[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(2),
      I1 => length_counter_1_reg(2),
      I2 => \length_counter_1[3]_i_2__0_n_0\,
      I3 => length_counter_1_reg(3),
      I4 => \^first_word\,
      I5 => dout(3),
      O => \next_length_counter__0\(3)
    );
\length_counter_1[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => length_counter_1_reg(0),
      I1 => dout(0),
      I2 => length_counter_1_reg(1),
      I3 => \^first_word\,
      I4 => dout(1),
      O => \length_counter_1[3]_i_2__0_n_0\
    );
\length_counter_1[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(3),
      I1 => length_counter_1_reg(3),
      I2 => \length_counter_1[4]_i_2__0_n_0\,
      I3 => length_counter_1_reg(4),
      I4 => \^first_word\,
      I5 => dout(4),
      O => \next_length_counter__0\(4)
    );
\length_counter_1[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000305050003"
    )
        port map (
      I0 => dout(1),
      I1 => length_counter_1_reg(1),
      I2 => \length_counter_1[2]_i_2__0_n_0\,
      I3 => length_counter_1_reg(2),
      I4 => \^first_word\,
      I5 => dout(2),
      O => \length_counter_1[4]_i_2__0_n_0\
    );
\length_counter_1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(4),
      I1 => length_counter_1_reg(4),
      I2 => \length_counter_1[5]_i_2_n_0\,
      I3 => length_counter_1_reg(5),
      I4 => \^first_word\,
      I5 => dout(5),
      O => \next_length_counter__0\(5)
    );
\length_counter_1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(2),
      I1 => length_counter_1_reg(2),
      I2 => \length_counter_1[3]_i_2__0_n_0\,
      I3 => length_counter_1_reg(3),
      I4 => \^first_word\,
      I5 => dout(3),
      O => \length_counter_1[5]_i_2_n_0\
    );
\length_counter_1[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(5),
      I1 => length_counter_1_reg(5),
      I2 => \length_counter_1[6]_i_2__0_n_0\,
      I3 => length_counter_1_reg(6),
      I4 => \^first_word\,
      I5 => dout(6),
      O => \next_length_counter__0\(6)
    );
\length_counter_1[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(3),
      I1 => length_counter_1_reg(3),
      I2 => \length_counter_1[4]_i_2__0_n_0\,
      I3 => length_counter_1_reg(4),
      I4 => \^first_word\,
      I5 => dout(4),
      O => \length_counter_1[6]_i_2__0_n_0\
    );
\length_counter_1[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(6),
      I1 => length_counter_1_reg(6),
      I2 => \length_counter_1[7]_i_2_n_0\,
      I3 => length_counter_1_reg(7),
      I4 => \^first_word\,
      I5 => dout(7),
      O => \next_length_counter__0\(7)
    );
\length_counter_1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(4),
      I1 => length_counter_1_reg(4),
      I2 => \length_counter_1[5]_i_2_n_0\,
      I3 => length_counter_1_reg(5),
      I4 => \^first_word\,
      I5 => dout(5),
      O => \length_counter_1[7]_i_2_n_0\
    );
\length_counter_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \next_length_counter__0\(0),
      Q => length_counter_1_reg(0),
      R => SR(0)
    );
\length_counter_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \length_counter_1[1]_i_1__0_n_0\,
      Q => length_counter_1_reg(1),
      R => SR(0)
    );
\length_counter_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \next_length_counter__0\(2),
      Q => length_counter_1_reg(2),
      R => SR(0)
    );
\length_counter_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \next_length_counter__0\(3),
      Q => length_counter_1_reg(3),
      R => SR(0)
    );
\length_counter_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \next_length_counter__0\(4),
      Q => length_counter_1_reg(4),
      R => SR(0)
    );
\length_counter_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \next_length_counter__0\(5),
      Q => length_counter_1_reg(5),
      R => SR(0)
    );
\length_counter_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \next_length_counter__0\(6),
      Q => length_counter_1_reg(6),
      R => SR(0)
    );
\length_counter_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \next_length_counter__0\(7),
      Q => length_counter_1_reg(7),
      R => SR(0)
    );
\s_axi_rresp[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S_AXI_RRESP_ACC(0),
      I1 => \S_AXI_RRESP_ACC_reg[0]_1\,
      I2 => m_axi_rresp(0),
      O => \^s_axi_rresp\(0)
    );
\s_axi_rresp[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S_AXI_RRESP_ACC(1),
      I1 => \S_AXI_RRESP_ACC_reg[0]_1\,
      I2 => m_axi_rresp(1),
      O => \^s_axi_rresp\(1)
    );
\s_axi_rresp[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF40F2"
    )
        port map (
      I0 => S_AXI_RRESP_ACC(0),
      I1 => m_axi_rresp(0),
      I2 => m_axi_rresp(1),
      I3 => S_AXI_RRESP_ACC(1),
      I4 => \^first_word\,
      I5 => dout(8),
      O => \S_AXI_RRESP_ACC_reg[0]_0\
    );
s_axi_rvalid_INST_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(6),
      I1 => length_counter_1_reg(6),
      I2 => \length_counter_1[7]_i_2_n_0\,
      I3 => length_counter_1_reg(7),
      I4 => \^first_word\,
      I5 => dout(7),
      O => \goreg_dm.dout_i_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_w_downsizer is
  port (
    first_mi_word : out STD_LOGIC;
    \goreg_dm.dout_i_reg[9]\ : out STD_LOGIC;
    first_word_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    \current_word_1_reg[5]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_w_downsizer : entity is "axi_dwidth_converter_v2_1_20_w_downsizer";
end design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_w_downsizer;

architecture STRUCTURE of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_w_downsizer is
  signal \^first_mi_word\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[9]\ : STD_LOGIC;
  signal \length_counter_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \length_counter_1[2]_i_2_n_0\ : STD_LOGIC;
  signal \length_counter_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \length_counter_1[4]_i_2_n_0\ : STD_LOGIC;
  signal \length_counter_1[6]_i_2_n_0\ : STD_LOGIC;
  signal length_counter_1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_axi_wlast_INST_0_i_1_n_0 : STD_LOGIC;
  signal m_axi_wlast_INST_0_i_2_n_0 : STD_LOGIC;
  signal next_length_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \length_counter_1[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \length_counter_1[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \length_counter_1[2]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \length_counter_1[3]_i_2\ : label is "soft_lutpair121";
begin
  first_mi_word <= \^first_mi_word\;
  \goreg_dm.dout_i_reg[9]\ <= \^goreg_dm.dout_i_reg[9]\;
\current_word_1[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^first_mi_word\,
      I1 => \current_word_1_reg[5]_0\(8),
      O => first_word_reg_0
    );
\current_word_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
\current_word_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\current_word_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => SR(0)
    );
\current_word_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => SR(0)
    );
\current_word_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => SR(0)
    );
\current_word_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => SR(0)
    );
first_word_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => E(0),
      D => \^goreg_dm.dout_i_reg[9]\,
      Q => \^first_mi_word\,
      S => SR(0)
    );
\length_counter_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => length_counter_1_reg(0),
      I1 => \^first_mi_word\,
      I2 => \current_word_1_reg[5]_0\(0),
      O => next_length_counter(0)
    );
\length_counter_1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => length_counter_1_reg(0),
      I1 => \current_word_1_reg[5]_0\(0),
      I2 => length_counter_1_reg(1),
      I3 => \^first_mi_word\,
      I4 => \current_word_1_reg[5]_0\(1),
      O => \length_counter_1[1]_i_1_n_0\
    );
\length_counter_1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => \current_word_1_reg[5]_0\(1),
      I1 => length_counter_1_reg(1),
      I2 => \length_counter_1[2]_i_2_n_0\,
      I3 => length_counter_1_reg(2),
      I4 => \^first_mi_word\,
      I5 => \current_word_1_reg[5]_0\(2),
      O => next_length_counter(2)
    );
\length_counter_1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \current_word_1_reg[5]_0\(0),
      I1 => \^first_mi_word\,
      I2 => length_counter_1_reg(0),
      O => \length_counter_1[2]_i_2_n_0\
    );
\length_counter_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => \current_word_1_reg[5]_0\(2),
      I1 => length_counter_1_reg(2),
      I2 => \length_counter_1[3]_i_2_n_0\,
      I3 => length_counter_1_reg(3),
      I4 => \^first_mi_word\,
      I5 => \current_word_1_reg[5]_0\(3),
      O => next_length_counter(3)
    );
\length_counter_1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => length_counter_1_reg(0),
      I1 => \current_word_1_reg[5]_0\(0),
      I2 => length_counter_1_reg(1),
      I3 => \^first_mi_word\,
      I4 => \current_word_1_reg[5]_0\(1),
      O => \length_counter_1[3]_i_2_n_0\
    );
\length_counter_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => \current_word_1_reg[5]_0\(3),
      I1 => length_counter_1_reg(3),
      I2 => \length_counter_1[4]_i_2_n_0\,
      I3 => length_counter_1_reg(4),
      I4 => \^first_mi_word\,
      I5 => \current_word_1_reg[5]_0\(4),
      O => next_length_counter(4)
    );
\length_counter_1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000305050003"
    )
        port map (
      I0 => \current_word_1_reg[5]_0\(1),
      I1 => length_counter_1_reg(1),
      I2 => \length_counter_1[2]_i_2_n_0\,
      I3 => length_counter_1_reg(2),
      I4 => \^first_mi_word\,
      I5 => \current_word_1_reg[5]_0\(2),
      O => \length_counter_1[4]_i_2_n_0\
    );
\length_counter_1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => \current_word_1_reg[5]_0\(4),
      I1 => length_counter_1_reg(4),
      I2 => m_axi_wlast_INST_0_i_2_n_0,
      I3 => length_counter_1_reg(5),
      I4 => \^first_mi_word\,
      I5 => \current_word_1_reg[5]_0\(5),
      O => next_length_counter(5)
    );
\length_counter_1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => \current_word_1_reg[5]_0\(5),
      I1 => length_counter_1_reg(5),
      I2 => \length_counter_1[6]_i_2_n_0\,
      I3 => length_counter_1_reg(6),
      I4 => \^first_mi_word\,
      I5 => \current_word_1_reg[5]_0\(6),
      O => next_length_counter(6)
    );
\length_counter_1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \current_word_1_reg[5]_0\(3),
      I1 => length_counter_1_reg(3),
      I2 => \length_counter_1[4]_i_2_n_0\,
      I3 => length_counter_1_reg(4),
      I4 => \^first_mi_word\,
      I5 => \current_word_1_reg[5]_0\(4),
      O => \length_counter_1[6]_i_2_n_0\
    );
\length_counter_1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => \current_word_1_reg[5]_0\(6),
      I1 => length_counter_1_reg(6),
      I2 => m_axi_wlast_INST_0_i_1_n_0,
      I3 => length_counter_1_reg(7),
      I4 => \^first_mi_word\,
      I5 => \current_word_1_reg[5]_0\(7),
      O => next_length_counter(7)
    );
\length_counter_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => next_length_counter(0),
      Q => length_counter_1_reg(0),
      R => SR(0)
    );
\length_counter_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \length_counter_1[1]_i_1_n_0\,
      Q => length_counter_1_reg(1),
      R => SR(0)
    );
\length_counter_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => next_length_counter(2),
      Q => length_counter_1_reg(2),
      R => SR(0)
    );
\length_counter_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => next_length_counter(3),
      Q => length_counter_1_reg(3),
      R => SR(0)
    );
\length_counter_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => next_length_counter(4),
      Q => length_counter_1_reg(4),
      R => SR(0)
    );
\length_counter_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => next_length_counter(5),
      Q => length_counter_1_reg(5),
      R => SR(0)
    );
\length_counter_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => next_length_counter(6),
      Q => length_counter_1_reg(6),
      R => SR(0)
    );
\length_counter_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => next_length_counter(7),
      Q => length_counter_1_reg(7),
      R => SR(0)
    );
m_axi_wlast_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \current_word_1_reg[5]_0\(6),
      I1 => length_counter_1_reg(6),
      I2 => m_axi_wlast_INST_0_i_1_n_0,
      I3 => length_counter_1_reg(7),
      I4 => \^first_mi_word\,
      I5 => \current_word_1_reg[5]_0\(7),
      O => \^goreg_dm.dout_i_reg[9]\
    );
m_axi_wlast_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \current_word_1_reg[5]_0\(4),
      I1 => length_counter_1_reg(4),
      I2 => m_axi_wlast_INST_0_i_2_n_0,
      I3 => length_counter_1_reg(5),
      I4 => \^first_mi_word\,
      I5 => \current_word_1_reg[5]_0\(5),
      O => m_axi_wlast_INST_0_i_1_n_0
    );
m_axi_wlast_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \current_word_1_reg[5]_0\(2),
      I1 => length_counter_1_reg(2),
      I2 => \length_counter_1[3]_i_2_n_0\,
      I3 => length_counter_1_reg(3),
      I4 => \^first_mi_word\,
      I5 => \current_word_1_reg[5]_0\(3),
      O => m_axi_wlast_INST_0_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of design_1_auto_ds_0_xpm_cdc_async_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_1_auto_ds_0_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of design_1_auto_ds_0_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of design_1_auto_ds_0_xpm_cdc_async_rst : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_xpm_cdc_async_rst : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of design_1_auto_ds_0_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of design_1_auto_ds_0_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_auto_ds_0_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_1_auto_ds_0_xpm_cdc_async_rst : entity is "ASYNC_RST";
end design_1_auto_ds_0_xpm_cdc_async_rst;

architecture STRUCTURE of design_1_auto_ds_0_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_xpm_cdc_async_rst__3\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_auto_ds_0_xpm_cdc_async_rst__3\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_ds_0_xpm_cdc_async_rst__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_ds_0_xpm_cdc_async_rst__3\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \design_1_auto_ds_0_xpm_cdc_async_rst__3\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_xpm_cdc_async_rst__3\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \design_1_auto_ds_0_xpm_cdc_async_rst__3\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_ds_0_xpm_cdc_async_rst__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_ds_0_xpm_cdc_async_rst__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_ds_0_xpm_cdc_async_rst__3\ : entity is "ASYNC_RST";
end \design_1_auto_ds_0_xpm_cdc_async_rst__3\;

architecture STRUCTURE of \design_1_auto_ds_0_xpm_cdc_async_rst__3\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_xpm_cdc_async_rst__4\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_auto_ds_0_xpm_cdc_async_rst__4\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_ds_0_xpm_cdc_async_rst__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_ds_0_xpm_cdc_async_rst__4\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \design_1_auto_ds_0_xpm_cdc_async_rst__4\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_xpm_cdc_async_rst__4\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \design_1_auto_ds_0_xpm_cdc_async_rst__4\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_ds_0_xpm_cdc_async_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_ds_0_xpm_cdc_async_rst__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_ds_0_xpm_cdc_async_rst__4\ : entity is "ASYNC_RST";
end \design_1_auto_ds_0_xpm_cdc_async_rst__4\;

architecture STRUCTURE of \design_1_auto_ds_0_xpm_cdc_async_rst__4\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_dmem is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I24 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_dmem : entity is "dmem";
end design_1_auto_ds_0_dmem;

architecture STRUCTURE of design_1_auto_ds_0_dmem is
  signal dout_i0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_reg_0_31_0_8_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_0_8_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_8_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_8_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_8 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_31_0_8 : label is 288;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_31_0_8 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_8 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_8 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_31_0_8 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_8 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_8 : label is 8;
begin
RAM_reg_0_31_0_8: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => I24(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DIE(1) => '0',
      DIE(0) => din(4),
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(1 downto 0),
      DOB(1 downto 0) => dout_i0(3 downto 2),
      DOC(1 downto 0) => dout_i0(5 downto 4),
      DOD(1 downto 0) => dout_i0(7 downto 6),
      DOE(1) => NLW_RAM_reg_0_31_0_8_DOE_UNCONNECTED(1),
      DOE(0) => dout_i0(8),
      DOF(1 downto 0) => NLW_RAM_reg_0_31_0_8_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_0_8_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_8_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(0),
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(1),
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(2),
      Q => dout_i(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(3),
      Q => dout_i(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(4),
      Q => dout_i(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(5),
      Q => dout_i(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(6),
      Q => dout_i(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(7),
      Q => dout_i(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(8),
      Q => dout_i(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_dmem__parameterized0\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 33 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 34 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_dmem__parameterized0\ : entity is "dmem";
end \design_1_auto_ds_0_dmem__parameterized0\;

architecture STRUCTURE of \design_1_auto_ds_0_dmem__parameterized0\ is
  signal RAM_reg_0_31_28_34_n_4 : STD_LOGIC;
  signal dout_i0 : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_34_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_28_34_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_34_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_34_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_34_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_13 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_31_0_13 : label is 1120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_31_0_13 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_13 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_14_27 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_14_27 : label is 1120;
  attribute RTL_RAM_NAME of RAM_reg_0_31_14_27 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_14_27 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_14_27 : label is 31;
  attribute ram_offset of RAM_reg_0_31_14_27 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_14_27 : label is 14;
  attribute ram_slice_end of RAM_reg_0_31_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_28_34 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_28_34 : label is 1120;
  attribute RTL_RAM_NAME of RAM_reg_0_31_28_34 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_28_34 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_28_34 : label is 31;
  attribute ram_offset of RAM_reg_0_31_28_34 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_28_34 : label is 28;
  attribute ram_slice_end of RAM_reg_0_31_28_34 : label is 34;
begin
RAM_reg_0_31_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => count_d10_in(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => din(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(1 downto 0),
      DOB(1 downto 0) => dout_i0(3 downto 2),
      DOC(1 downto 0) => dout_i0(5 downto 4),
      DOD(1 downto 0) => dout_i0(7 downto 6),
      DOE(1 downto 0) => dout_i0(9 downto 8),
      DOF(1 downto 0) => dout_i0(11 downto 10),
      DOG(1 downto 0) => dout_i0(13 downto 12),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
RAM_reg_0_31_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => count_d10_in(4 downto 0),
      DIA(1 downto 0) => din(15 downto 14),
      DIB(1 downto 0) => din(17 downto 16),
      DIC(1 downto 0) => din(19 downto 18),
      DID(1 downto 0) => din(21 downto 20),
      DIE(1 downto 0) => din(23 downto 22),
      DIF(1 downto 0) => din(25 downto 24),
      DIG(1 downto 0) => din(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(15 downto 14),
      DOB(1 downto 0) => dout_i0(17 downto 16),
      DOC(1 downto 0) => dout_i0(19 downto 18),
      DOD(1 downto 0) => dout_i0(21 downto 20),
      DOE(1 downto 0) => dout_i0(23 downto 22),
      DOF(1 downto 0) => dout_i0(25 downto 24),
      DOG(1 downto 0) => dout_i0(27 downto 26),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
RAM_reg_0_31_28_34: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => count_d10_in(4 downto 0),
      DIA(1 downto 0) => din(29 downto 28),
      DIB(1 downto 0) => din(31 downto 30),
      DIC(1 downto 0) => din(33 downto 32),
      DID(1) => '0',
      DID(0) => din(34),
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(29 downto 28),
      DOB(1 downto 0) => dout_i0(31 downto 30),
      DOC(1) => RAM_reg_0_31_28_34_n_4,
      DOC(0) => dout_i0(32),
      DOD(1) => NLW_RAM_reg_0_31_28_34_DOD_UNCONNECTED(1),
      DOD(0) => dout_i0(34),
      DOE(1 downto 0) => NLW_RAM_reg_0_31_28_34_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_RAM_reg_0_31_28_34_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_28_34_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_28_34_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(0),
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(10),
      Q => dout_i(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(11),
      Q => dout_i(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(12),
      Q => dout_i(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(13),
      Q => dout_i(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(14),
      Q => dout_i(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(15),
      Q => dout_i(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(16),
      Q => dout_i(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(17),
      Q => dout_i(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(18),
      Q => dout_i(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(19),
      Q => dout_i(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(1),
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(20),
      Q => dout_i(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(21),
      Q => dout_i(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(22),
      Q => dout_i(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(23),
      Q => dout_i(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(24),
      Q => dout_i(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(25),
      Q => dout_i(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(26),
      Q => dout_i(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(27),
      Q => dout_i(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(28),
      Q => dout_i(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(29),
      Q => dout_i(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(2),
      Q => dout_i(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(30),
      Q => dout_i(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(31),
      Q => dout_i(31),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(32),
      Q => dout_i(32),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(34),
      Q => dout_i(33),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(3),
      Q => dout_i(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(4),
      Q => dout_i(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(5),
      Q => dout_i(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(6),
      Q => dout_i(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(7),
      Q => dout_i(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(8),
      Q => dout_i(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(9),
      Q => dout_i(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_dmem__parameterized0_10\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 34 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 34 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_dmem__parameterized0_10\ : entity is "dmem";
end \design_1_auto_ds_0_dmem__parameterized0_10\;

architecture STRUCTURE of \design_1_auto_ds_0_dmem__parameterized0_10\ is
  signal dout_i0 : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_34_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_28_34_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_34_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_34_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_34_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_13 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_31_0_13 : label is 1120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_31_0_13 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_13 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_14_27 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_14_27 : label is 1120;
  attribute RTL_RAM_NAME of RAM_reg_0_31_14_27 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_14_27 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_14_27 : label is 31;
  attribute ram_offset of RAM_reg_0_31_14_27 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_14_27 : label is 14;
  attribute ram_slice_end of RAM_reg_0_31_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_28_34 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_28_34 : label is 1120;
  attribute RTL_RAM_NAME of RAM_reg_0_31_28_34 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_28_34 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_28_34 : label is 31;
  attribute ram_offset of RAM_reg_0_31_28_34 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_28_34 : label is 28;
  attribute ram_slice_end of RAM_reg_0_31_28_34 : label is 34;
begin
RAM_reg_0_31_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => count_d10_in(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => din(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(1 downto 0),
      DOB(1 downto 0) => dout_i0(3 downto 2),
      DOC(1 downto 0) => dout_i0(5 downto 4),
      DOD(1 downto 0) => dout_i0(7 downto 6),
      DOE(1 downto 0) => dout_i0(9 downto 8),
      DOF(1 downto 0) => dout_i0(11 downto 10),
      DOG(1 downto 0) => dout_i0(13 downto 12),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
RAM_reg_0_31_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => count_d10_in(4 downto 0),
      DIA(1 downto 0) => din(15 downto 14),
      DIB(1 downto 0) => din(17 downto 16),
      DIC(1 downto 0) => din(19 downto 18),
      DID(1 downto 0) => din(21 downto 20),
      DIE(1 downto 0) => din(23 downto 22),
      DIF(1 downto 0) => din(25 downto 24),
      DIG(1 downto 0) => din(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(15 downto 14),
      DOB(1 downto 0) => dout_i0(17 downto 16),
      DOC(1 downto 0) => dout_i0(19 downto 18),
      DOD(1 downto 0) => dout_i0(21 downto 20),
      DOE(1 downto 0) => dout_i0(23 downto 22),
      DOF(1 downto 0) => dout_i0(25 downto 24),
      DOG(1 downto 0) => dout_i0(27 downto 26),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
RAM_reg_0_31_28_34: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => count_d10_in(4 downto 0),
      DIA(1 downto 0) => din(29 downto 28),
      DIB(1 downto 0) => din(31 downto 30),
      DIC(1 downto 0) => din(33 downto 32),
      DID(1) => '0',
      DID(0) => din(34),
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(29 downto 28),
      DOB(1 downto 0) => dout_i0(31 downto 30),
      DOC(1 downto 0) => dout_i0(33 downto 32),
      DOD(1) => NLW_RAM_reg_0_31_28_34_DOD_UNCONNECTED(1),
      DOD(0) => dout_i0(34),
      DOE(1 downto 0) => NLW_RAM_reg_0_31_28_34_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_RAM_reg_0_31_28_34_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_28_34_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_28_34_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(0),
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(10),
      Q => dout_i(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(11),
      Q => dout_i(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(12),
      Q => dout_i(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(13),
      Q => dout_i(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(14),
      Q => dout_i(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(15),
      Q => dout_i(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(16),
      Q => dout_i(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(17),
      Q => dout_i(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(18),
      Q => dout_i(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(19),
      Q => dout_i(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(1),
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(20),
      Q => dout_i(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(21),
      Q => dout_i(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(22),
      Q => dout_i(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(23),
      Q => dout_i(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(24),
      Q => dout_i(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(25),
      Q => dout_i(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(26),
      Q => dout_i(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(27),
      Q => dout_i(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(28),
      Q => dout_i(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(29),
      Q => dout_i(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(2),
      Q => dout_i(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(30),
      Q => dout_i(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(31),
      Q => dout_i(31),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(32),
      Q => dout_i(32),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(33),
      Q => dout_i(33),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(34),
      Q => dout_i(34),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(3),
      Q => dout_i(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(4),
      Q => dout_i(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(5),
      Q => dout_i(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(6),
      Q => dout_i(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(7),
      Q => dout_i(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(8),
      Q => dout_i(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => dout_i0(9),
      Q => dout_i(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_rd_bin_cntr : entity is "rd_bin_cntr";
end design_1_auto_ds_0_rd_bin_cntr;

architecture STRUCTURE of design_1_auto_ds_0_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair74";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(0),
      Q => \gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(1),
      Q => \gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(2),
      Q => \gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(3),
      Q => \gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(4),
      Q => \gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \gc0.count_d1_reg[0]_0\,
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(4),
      Q => \^q\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_rd_bin_cntr_15 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_rd_bin_cntr_15 : entity is "rd_bin_cntr";
end design_1_auto_ds_0_rd_bin_cntr_15;

architecture STRUCTURE of design_1_auto_ds_0_rd_bin_cntr_15 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair0";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(0),
      Q => \gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(1),
      Q => \gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(2),
      Q => \gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(3),
      Q => \gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(4),
      Q => \gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \gc0.count_d1_reg[0]_0\,
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(4),
      Q => \^q\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_rd_bin_cntr_6 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_rd_bin_cntr_6 : entity is "rd_bin_cntr";
end design_1_auto_ds_0_rd_bin_cntr_6;

architecture STRUCTURE of design_1_auto_ds_0_rd_bin_cntr_6 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair63";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(0),
      Q => \gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(1),
      Q => \gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(2),
      Q => \gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(3),
      Q => \gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(4),
      Q => \gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \gc0.count_d1_reg[0]_0\,
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(4),
      Q => \^q\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_rd_fwft is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gc0.count_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_rd_fwft : entity is "rd_fwft";
end design_1_auto_ds_0_rd_fwft;

architecture STRUCTURE of design_1_auto_ds_0_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gc0.count_reg[4]\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \gc0.count_reg[4]\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\gpr1.dout_i[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \gc0.count_reg[4]\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \gc0.count_reg[4]\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_rd_fwft_13 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gc0.count_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_rd_fwft_13 : entity is "rd_fwft";
end design_1_auto_ds_0_rd_fwft_13;

architecture STRUCTURE of design_1_auto_ds_0_rd_fwft_13 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gc0.count_reg[4]\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \gc0.count_reg[4]\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\gpr1.dout_i[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \gc0.count_reg[4]\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \gc0.count_reg[4]\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_rd_fwft_4 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gc0.count_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_rd_fwft_4 : entity is "rd_fwft";
end design_1_auto_ds_0_rd_fwft_4;

architecture STRUCTURE of design_1_auto_ds_0_rd_fwft_4 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gc0.count_reg[4]\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \gc0.count_reg[4]\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\gpr1.dout_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \gc0.count_reg[4]\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \gc0.count_reg[4]\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end design_1_auto_ds_0_rd_status_flags_ss;

architecture STRUCTURE of design_1_auto_ds_0_rd_status_flags_ss is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_rd_status_flags_ss_14 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_rd_status_flags_ss_14 : entity is "rd_status_flags_ss";
end design_1_auto_ds_0_rd_status_flags_ss_14;

architecture STRUCTURE of design_1_auto_ds_0_rd_status_flags_ss_14 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_rd_status_flags_ss_5 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_rd_status_flags_ss_5 : entity is "rd_status_flags_ss";
end design_1_auto_ds_0_rd_status_flags_ss_5;

architecture STRUCTURE of design_1_auto_ds_0_rd_status_flags_ss_5 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_wr_bin_cntr is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_i_3_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_wr_bin_cntr : entity is "wr_bin_cntr";
end design_1_auto_ds_0_wr_bin_cntr;

architecture STRUCTURE of design_1_auto_ds_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair76";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      I1 => wr_pntr_plus1(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      I1 => wr_pntr_plus1(1),
      I2 => wr_pntr_plus1(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus1(1),
      I1 => wr_pntr_plus1(0),
      I2 => wr_pntr_plus1(2),
      I3 => wr_pntr_plus1(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus1(2),
      I1 => wr_pntr_plus1(0),
      I2 => wr_pntr_plus1(1),
      I3 => wr_pntr_plus1(3),
      I4 => wr_pntr_plus1(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => wr_pntr_plus1(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => wr_pntr_plus1(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => wr_pntr_plus1(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => wr_pntr_plus1(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => wr_pntr_plus1(4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => ram_empty_i_reg(0),
      I1 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => \out\,
      I4 => wr_en,
      I5 => ram_empty_i_reg_0,
      O => ram_full_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_2_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_2_0(0),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_empty_fb_i_i_5_n_0,
      O => \gwss.wsts/comp0\
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_2_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_2_0(2),
      I4 => ram_empty_fb_i_i_2_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => wr_en,
      I1 => \gwss.wsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => ram_empty_i_reg(0),
      I4 => \out\,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => wr_pntr_plus1(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => wr_pntr_plus1(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus1(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => wr_pntr_plus1(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => wr_pntr_plus1(4),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_wr_bin_cntr_12 is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_i_3_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_wr_bin_cntr_12 : entity is "wr_bin_cntr";
end design_1_auto_ds_0_wr_bin_cntr_12;

architecture STRUCTURE of design_1_auto_ds_0_wr_bin_cntr_12 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair2";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      I1 => wr_pntr_plus1(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      I1 => wr_pntr_plus1(1),
      I2 => wr_pntr_plus1(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus1(1),
      I1 => wr_pntr_plus1(0),
      I2 => wr_pntr_plus1(2),
      I3 => wr_pntr_plus1(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus1(2),
      I1 => wr_pntr_plus1(0),
      I2 => wr_pntr_plus1(1),
      I3 => wr_pntr_plus1(3),
      I4 => wr_pntr_plus1(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => wr_pntr_plus1(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => wr_pntr_plus1(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => wr_pntr_plus1(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => wr_pntr_plus1(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => wr_pntr_plus1(4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => ram_empty_i_reg(0),
      I1 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => \out\,
      I4 => wr_en,
      I5 => ram_empty_i_reg_0,
      O => ram_full_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_2_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_2_0(0),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_empty_fb_i_i_5_n_0,
      O => \gwss.wsts/comp0\
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_2_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_2_0(2),
      I4 => ram_empty_fb_i_i_2_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => wr_en,
      I1 => \gwss.wsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => ram_empty_i_reg(0),
      I4 => \out\,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => wr_pntr_plus1(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => wr_pntr_plus1(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus1(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => wr_pntr_plus1(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => wr_pntr_plus1(4),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_wr_bin_cntr_3 is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_i_3_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_wr_bin_cntr_3 : entity is "wr_bin_cntr";
end design_1_auto_ds_0_wr_bin_cntr_3;

architecture STRUCTURE of design_1_auto_ds_0_wr_bin_cntr_3 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair65";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      I1 => wr_pntr_plus1(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      I1 => wr_pntr_plus1(1),
      I2 => wr_pntr_plus1(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus1(1),
      I1 => wr_pntr_plus1(0),
      I2 => wr_pntr_plus1(2),
      I3 => wr_pntr_plus1(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus1(2),
      I1 => wr_pntr_plus1(0),
      I2 => wr_pntr_plus1(1),
      I3 => wr_pntr_plus1(3),
      I4 => wr_pntr_plus1(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => wr_pntr_plus1(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => wr_pntr_plus1(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => wr_pntr_plus1(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => wr_pntr_plus1(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => wr_pntr_plus1(4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => ram_empty_i_reg(0),
      I1 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => \out\,
      I4 => wr_en,
      I5 => ram_empty_i_reg_0,
      O => ram_full_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_2_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_2_0(0),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_empty_fb_i_i_5_n_0,
      O => \gwss.wsts/comp0\
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_2_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_2_0(2),
      I4 => ram_empty_fb_i_i_2_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => wr_en,
      I1 => \gwss.wsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => ram_empty_i_reg(0),
      I4 => \out\,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => wr_pntr_plus1(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => wr_pntr_plus1(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus1(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => wr_pntr_plus1(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => wr_pntr_plus1(4),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end design_1_auto_ds_0_wr_status_flags_ss;

architecture STRUCTURE of design_1_auto_ds_0_wr_status_flags_ss is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => ram_full_comb,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => ram_full_comb,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_wr_status_flags_ss_11 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_wr_status_flags_ss_11 : entity is "wr_status_flags_ss";
end design_1_auto_ds_0_wr_status_flags_ss_11;

architecture STRUCTURE of design_1_auto_ds_0_wr_status_flags_ss_11 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => ram_full_comb,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => ram_full_comb,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_wr_status_flags_ss_2 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_wr_status_flags_ss_2 : entity is "wr_status_flags_ss";
end design_1_auto_ds_0_wr_status_flags_ss_2;

architecture STRUCTURE of design_1_auto_ds_0_wr_status_flags_ss_2 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => ram_full_comb,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => ram_full_comb,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_memory is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I24 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_memory : entity is "memory";
end design_1_auto_ds_0_memory;

architecture STRUCTURE of design_1_auto_ds_0_memory is
  signal dout_i : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.design_1_auto_ds_0_dmem
     port map (
      EN => EN,
      I24(4 downto 0) => I24(4 downto 0),
      clk => clk,
      din(4 downto 0) => din(4 downto 0),
      dout_i(8 downto 0) => dout_i(8 downto 0),
      \gpr1.dout_i_reg[0]_0\(0) => \gpr1.dout_i_reg[0]\(0),
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(0),
      Q => dout(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(1),
      Q => dout(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(2),
      Q => dout(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(3),
      Q => dout(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(4),
      Q => dout(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(5),
      Q => dout(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(6),
      Q => dout(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(7),
      Q => dout(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(8),
      Q => dout(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_memory__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 33 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 34 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_memory__parameterized0\ : entity is "memory";
end \design_1_auto_ds_0_memory__parameterized0\;

architecture STRUCTURE of \design_1_auto_ds_0_memory__parameterized0\ is
  signal dout_i : STD_LOGIC_VECTOR ( 34 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.\design_1_auto_ds_0_dmem__parameterized0\
     port map (
      EN => EN,
      clk => clk,
      count_d10_in(4 downto 0) => count_d10_in(4 downto 0),
      din(34 downto 0) => din(34 downto 0),
      dout_i(33) => dout_i(34),
      dout_i(32 downto 0) => dout_i(32 downto 0),
      \gpr1.dout_i_reg[0]_0\(0) => \gpr1.dout_i_reg[0]\(0),
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(0),
      Q => dout(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(10),
      Q => dout(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(11),
      Q => dout(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(12),
      Q => dout(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(13),
      Q => dout(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(14),
      Q => dout(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(15),
      Q => dout(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(16),
      Q => dout(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(17),
      Q => dout(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(18),
      Q => dout(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(19),
      Q => dout(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(1),
      Q => dout(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(20),
      Q => dout(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(21),
      Q => dout(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(22),
      Q => dout(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(23),
      Q => dout(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(24),
      Q => dout(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(25),
      Q => dout(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(26),
      Q => dout(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(27),
      Q => dout(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(28),
      Q => dout(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(29),
      Q => dout(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(2),
      Q => dout(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(30),
      Q => dout(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(31),
      Q => dout(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(32),
      Q => dout(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(34),
      Q => dout(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(3),
      Q => dout(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(4),
      Q => dout(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(5),
      Q => dout(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(6),
      Q => dout(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(7),
      Q => dout(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(8),
      Q => dout(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(9),
      Q => dout(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_memory__parameterized0_9\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 34 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 34 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_memory__parameterized0_9\ : entity is "memory";
end \design_1_auto_ds_0_memory__parameterized0_9\;

architecture STRUCTURE of \design_1_auto_ds_0_memory__parameterized0_9\ is
  signal dout_i : STD_LOGIC_VECTOR ( 34 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.\design_1_auto_ds_0_dmem__parameterized0_10\
     port map (
      EN => EN,
      clk => clk,
      count_d10_in(4 downto 0) => count_d10_in(4 downto 0),
      din(34 downto 0) => din(34 downto 0),
      dout_i(34 downto 0) => dout_i(34 downto 0),
      \gpr1.dout_i_reg[0]_0\(0) => \gpr1.dout_i_reg[0]\(0),
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(0),
      Q => dout(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(10),
      Q => dout(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(11),
      Q => dout(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(12),
      Q => dout(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(13),
      Q => dout(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(14),
      Q => dout(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(15),
      Q => dout(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(16),
      Q => dout(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(17),
      Q => dout(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(18),
      Q => dout(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(19),
      Q => dout(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(1),
      Q => dout(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(20),
      Q => dout(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(21),
      Q => dout(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(22),
      Q => dout(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(23),
      Q => dout(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(24),
      Q => dout(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(25),
      Q => dout(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(26),
      Q => dout(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(27),
      Q => dout(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(28),
      Q => dout(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(29),
      Q => dout(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(2),
      Q => dout(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(30),
      Q => dout(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(31),
      Q => dout(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(32),
      Q => dout(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(33),
      Q => dout(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(34),
      Q => dout(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(3),
      Q => dout(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(4),
      Q => dout(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(5),
      Q => dout(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(6),
      Q => dout(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(7),
      Q => dout(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(8),
      Q => dout(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(9),
      Q => dout(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_rd_logic is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_rd_logic : entity is "rd_logic";
end design_1_auto_ds_0_rd_logic;

architecture STRUCTURE of design_1_auto_ds_0_rd_logic is
  signal \^out\ : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \out\ <= \^out\;
  ram_empty_fb_i_reg(0) <= \^ram_empty_fb_i_reg\(0);
\gr1.gr1_int.rfwft\: entity work.design_1_auto_ds_0_rd_fwft
     port map (
      E(0) => E(0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[4]\ => \^out\,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[0]\,
      \out\(1 downto 0) => \gpregsm1.curr_fwft_state_reg[1]\(1 downto 0),
      ram_empty_fb_i_reg(0) => \^ram_empty_fb_i_reg\(0),
      rd_en => rd_en
    );
\grss.rsts\: entity work.design_1_auto_ds_0_rd_status_flags_ss
     port map (
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => \gc0.count_d1_reg[0]\,
      ram_empty_i_reg_0 => ram_empty_i_reg
    );
rpntr: entity work.design_1_auto_ds_0_rd_bin_cntr
     port map (
      E(0) => \^ram_empty_fb_i_reg\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \gc0.count_d1_reg[0]_0\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_rd_logic_0 is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_rd_logic_0 : entity is "rd_logic";
end design_1_auto_ds_0_rd_logic_0;

architecture STRUCTURE of design_1_auto_ds_0_rd_logic_0 is
  signal \^out\ : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \out\ <= \^out\;
  ram_empty_fb_i_reg(0) <= \^ram_empty_fb_i_reg\(0);
\gr1.gr1_int.rfwft\: entity work.design_1_auto_ds_0_rd_fwft_4
     port map (
      E(0) => E(0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[4]\ => \^out\,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[0]\,
      \out\(1 downto 0) => \gpregsm1.curr_fwft_state_reg[1]\(1 downto 0),
      ram_empty_fb_i_reg(0) => \^ram_empty_fb_i_reg\(0),
      rd_en => rd_en
    );
\grss.rsts\: entity work.design_1_auto_ds_0_rd_status_flags_ss_5
     port map (
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => \gc0.count_d1_reg[0]\,
      ram_empty_i_reg_0 => ram_empty_i_reg
    );
rpntr: entity work.design_1_auto_ds_0_rd_bin_cntr_6
     port map (
      E(0) => \^ram_empty_fb_i_reg\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \gc0.count_d1_reg[0]_0\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_rd_logic_7 is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_rd_logic_7 : entity is "rd_logic";
end design_1_auto_ds_0_rd_logic_7;

architecture STRUCTURE of design_1_auto_ds_0_rd_logic_7 is
  signal \^out\ : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \out\ <= \^out\;
  ram_empty_fb_i_reg(0) <= \^ram_empty_fb_i_reg\(0);
\gr1.gr1_int.rfwft\: entity work.design_1_auto_ds_0_rd_fwft_13
     port map (
      E(0) => E(0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[4]\ => \^out\,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[0]\,
      \out\(1 downto 0) => \gpregsm1.curr_fwft_state_reg[1]\(1 downto 0),
      ram_empty_fb_i_reg(0) => \^ram_empty_fb_i_reg\(0),
      rd_en => rd_en
    );
\grss.rsts\: entity work.design_1_auto_ds_0_rd_status_flags_ss_14
     port map (
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => \gc0.count_d1_reg[0]\,
      ram_empty_i_reg_0 => ram_empty_i_reg
    );
rpntr: entity work.design_1_auto_ds_0_rd_bin_cntr_15
     port map (
      E(0) => \^ram_empty_fb_i_reg\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \gc0.count_d1_reg[0]_0\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_reset_blk_ramfifo is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[34]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end design_1_auto_ds_0_reset_blk_ramfifo;

architecture STRUCTURE of design_1_auto_ds_0_reset_blk_ramfifo is
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
\gc0.count_d1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sckt_wr_rst_cc(1),
      I1 => sckt_wr_rst_cc(0),
      I2 => rst_wr_reg2,
      O => AR(0)
    );
\goreg_dm.dout_i[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B0"
    )
        port map (
      I0 => rd_en,
      I1 => \goreg_dm.dout_i_reg[34]\(0),
      I2 => \goreg_dm.dout_i_reg[34]\(1),
      I3 => rst_wr_reg2,
      I4 => sckt_wr_rst_cc(0),
      I5 => sckt_wr_rst_cc(1),
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(2)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(1)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(2)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(1)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(0)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg1
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg1
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg2,
      Q => sckt_wr_rst_cc(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(0),
      Q => sckt_wr_rst_cc(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.design_1_auto_ds_0_xpm_cdc_async_rst
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__1\;

architecture STRUCTURE of \design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__1\ is
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
\gc0.count_d1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sckt_wr_rst_cc(1),
      I1 => sckt_wr_rst_cc(0),
      I2 => rst_wr_reg2,
      O => AR(0)
    );
\goreg_dm.dout_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B0"
    )
        port map (
      I0 => rd_en,
      I1 => \goreg_dm.dout_i_reg[8]\(0),
      I2 => \goreg_dm.dout_i_reg[8]\(1),
      I3 => rst_wr_reg2,
      I4 => sckt_wr_rst_cc(0),
      I5 => sckt_wr_rst_cc(1),
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(2)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(1)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(2)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(1)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(0)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg1
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg1
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg2,
      Q => sckt_wr_rst_cc(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(0),
      Q => sckt_wr_rst_cc(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\design_1_auto_ds_0_xpm_cdc_async_rst__3\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__2\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[34]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__2\ : entity is "reset_blk_ramfifo";
end \design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__2\;

architecture STRUCTURE of \design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__2\ is
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
\gc0.count_d1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sckt_wr_rst_cc(1),
      I1 => sckt_wr_rst_cc(0),
      I2 => rst_wr_reg2,
      O => AR(0)
    );
\goreg_dm.dout_i[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B0"
    )
        port map (
      I0 => rd_en,
      I1 => \goreg_dm.dout_i_reg[34]\(0),
      I2 => \goreg_dm.dout_i_reg[34]\(1),
      I3 => rst_wr_reg2,
      I4 => sckt_wr_rst_cc(0),
      I5 => sckt_wr_rst_cc(1),
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(2)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(1)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(2)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(1)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(0)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg1
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg1
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg2,
      Q => sckt_wr_rst_cc(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(0),
      Q => sckt_wr_rst_cc(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\design_1_auto_ds_0_xpm_cdc_async_rst__4\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_wr_logic is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_i_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_wr_logic : entity is "wr_logic";
end design_1_auto_ds_0_wr_logic;

architecture STRUCTURE of design_1_auto_ds_0_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.design_1_auto_ds_0_wr_status_flags_ss
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      wr_en => wr_en
    );
wpntr: entity work.design_1_auto_ds_0_wr_bin_cntr
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \out\ => \gwss.wsts_n_0\,
      ram_empty_fb_i_i_2_0(4 downto 0) => ram_empty_fb_i_i_2(4 downto 0),
      ram_empty_fb_i_i_3_0(4 downto 0) => ram_empty_fb_i_i_3(4 downto 0),
      ram_empty_i_reg(0) => ram_empty_i_reg(0),
      ram_empty_i_reg_0 => \out\,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_wr_logic_1 is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_i_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_wr_logic_1 : entity is "wr_logic";
end design_1_auto_ds_0_wr_logic_1;

architecture STRUCTURE of design_1_auto_ds_0_wr_logic_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.design_1_auto_ds_0_wr_status_flags_ss_2
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      wr_en => wr_en
    );
wpntr: entity work.design_1_auto_ds_0_wr_bin_cntr_3
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \out\ => \gwss.wsts_n_0\,
      ram_empty_fb_i_i_2_0(4 downto 0) => ram_empty_fb_i_i_2(4 downto 0),
      ram_empty_fb_i_i_3_0(4 downto 0) => ram_empty_fb_i_i_3(4 downto 0),
      ram_empty_i_reg(0) => ram_empty_i_reg(0),
      ram_empty_i_reg_0 => \out\,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_wr_logic_8 is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_i_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_wr_logic_8 : entity is "wr_logic";
end design_1_auto_ds_0_wr_logic_8;

architecture STRUCTURE of design_1_auto_ds_0_wr_logic_8 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.design_1_auto_ds_0_wr_status_flags_ss_11
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      wr_en => wr_en
    );
wpntr: entity work.design_1_auto_ds_0_wr_bin_cntr_12
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \out\ => \gwss.wsts_n_0\,
      ram_empty_fb_i_i_2_0(4 downto 0) => ram_empty_fb_i_i_2(4 downto 0),
      ram_empty_fb_i_i_3_0(4 downto 0) => ram_empty_fb_i_i_3(4 downto 0),
      ram_empty_i_reg(0) => ram_empty_i_reg(0),
      ram_empty_i_reg_0 => \out\,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_fifo_generator_ramfifo is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end design_1_auto_ds_0_fifo_generator_ramfifo;

architecture STRUCTURE of design_1_auto_ds_0_fifo_generator_ramfifo is
  signal dout_i0 : STD_LOGIC;
  signal empty_fb_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_rd_en : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rstblk_n_1 : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.design_1_auto_ds_0_rd_logic_0
     port map (
      E(0) => ram_rd_en_i,
      Q(4 downto 0) => rd_pntr_plus1(4 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[0]\ => rstblk_n_1,
      \gc0.count_d1_reg[4]\(4 downto 0) => rd_pntr(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \out\ => empty_fb_i,
      ram_empty_fb_i_reg(0) => ram_rd_en,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.design_1_auto_ds_0_wr_logic_1
     port map (
      AR(0) => rstblk_n_1,
      E(0) => ram_wr_en,
      Q(4 downto 0) => wr_pntr(4 downto 0),
      clk => clk,
      full => full,
      \out\ => empty_fb_i,
      ram_empty_fb_i_i_2(4 downto 0) => rd_pntr_plus1(4 downto 0),
      ram_empty_fb_i_i_3(4 downto 0) => rd_pntr(4 downto 0),
      ram_empty_i_reg(0) => ram_rd_en,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.design_1_auto_ds_0_memory
     port map (
      E(0) => dout_i0,
      EN => ram_wr_en,
      I24(4 downto 0) => wr_pntr(4 downto 0),
      clk => clk,
      din(4 downto 0) => din(4 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gpr1.dout_i_reg[0]\(0) => ram_rd_en_i,
      \gpr1.dout_i_reg[1]\(4 downto 0) => rd_pntr(4 downto 0)
    );
rstblk: entity work.\design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__1\
     port map (
      AR(0) => rstblk_n_1,
      E(0) => dout_i0,
      clk => clk,
      \goreg_dm.dout_i_reg[8]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \goreg_dm.dout_i_reg[8]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      rd_en => rd_en,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 34 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 34 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0\ is
  signal dout_i0 : STD_LOGIC;
  signal empty_fb_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_rd_en : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rstblk_n_1 : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.design_1_auto_ds_0_rd_logic_7
     port map (
      E(0) => ram_rd_en_i,
      Q(4 downto 0) => rd_pntr_plus1(4 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[0]\ => rstblk_n_1,
      \gc0.count_d1_reg[4]\(4 downto 0) => rd_pntr(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \out\ => empty_fb_i,
      ram_empty_fb_i_reg(0) => ram_rd_en,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.design_1_auto_ds_0_wr_logic_8
     port map (
      AR(0) => rstblk_n_1,
      E(0) => ram_wr_en,
      Q(4 downto 0) => wr_pntr(4 downto 0),
      clk => clk,
      full => full,
      \out\ => empty_fb_i,
      ram_empty_fb_i_i_2(4 downto 0) => rd_pntr_plus1(4 downto 0),
      ram_empty_fb_i_i_3(4 downto 0) => rd_pntr(4 downto 0),
      ram_empty_i_reg(0) => ram_rd_en,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_auto_ds_0_memory__parameterized0_9\
     port map (
      E(0) => dout_i0,
      EN => ram_wr_en,
      clk => clk,
      count_d10_in(4 downto 0) => wr_pntr(4 downto 0),
      din(34 downto 0) => din(34 downto 0),
      dout(34 downto 0) => dout(34 downto 0),
      \gpr1.dout_i_reg[0]\(0) => ram_rd_en_i,
      \gpr1.dout_i_reg[1]\(4 downto 0) => rd_pntr(4 downto 0)
    );
rstblk: entity work.design_1_auto_ds_0_reset_blk_ramfifo
     port map (
      AR(0) => rstblk_n_1,
      E(0) => dout_i0,
      clk => clk,
      \goreg_dm.dout_i_reg[34]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \goreg_dm.dout_i_reg[34]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      rd_en => rd_en,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 33 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 34 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0__xdcDup__1\ : entity is "fifo_generator_ramfifo";
end \design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0__xdcDup__1\;

architecture STRUCTURE of \design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0__xdcDup__1\ is
  signal dout_i0 : STD_LOGIC;
  signal empty_fb_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_rd_en : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rstblk_n_1 : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.design_1_auto_ds_0_rd_logic
     port map (
      E(0) => ram_rd_en_i,
      Q(4 downto 0) => rd_pntr_plus1(4 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[0]\ => rstblk_n_1,
      \gc0.count_d1_reg[4]\(4 downto 0) => rd_pntr(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \out\ => empty_fb_i,
      ram_empty_fb_i_reg(0) => ram_rd_en,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.design_1_auto_ds_0_wr_logic
     port map (
      AR(0) => rstblk_n_1,
      E(0) => ram_wr_en,
      Q(4 downto 0) => wr_pntr(4 downto 0),
      clk => clk,
      full => full,
      \out\ => empty_fb_i,
      ram_empty_fb_i_i_2(4 downto 0) => rd_pntr_plus1(4 downto 0),
      ram_empty_fb_i_i_3(4 downto 0) => rd_pntr(4 downto 0),
      ram_empty_i_reg(0) => ram_rd_en,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_auto_ds_0_memory__parameterized0\
     port map (
      E(0) => dout_i0,
      EN => ram_wr_en,
      clk => clk,
      count_d10_in(4 downto 0) => wr_pntr(4 downto 0),
      din(34 downto 0) => din(34 downto 0),
      dout(33 downto 0) => dout(33 downto 0),
      \gpr1.dout_i_reg[0]\(0) => ram_rd_en_i,
      \gpr1.dout_i_reg[1]\(4 downto 0) => rd_pntr(4 downto 0)
    );
rstblk: entity work.\design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__2\
     port map (
      AR(0) => rstblk_n_1,
      E(0) => dout_i0,
      clk => clk,
      \goreg_dm.dout_i_reg[34]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \goreg_dm.dout_i_reg[34]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      rd_en => rd_en,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_fifo_generator_top is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_fifo_generator_top : entity is "fifo_generator_top";
end design_1_auto_ds_0_fifo_generator_top;

architecture STRUCTURE of design_1_auto_ds_0_fifo_generator_top is
begin
\grf.rf\: entity work.design_1_auto_ds_0_fifo_generator_ramfifo
     port map (
      clk => clk,
      din(4 downto 0) => din(4 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_fifo_generator_top__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 34 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 34 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \design_1_auto_ds_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \design_1_auto_ds_0_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0\
     port map (
      clk => clk,
      din(34 downto 0) => din(34 downto 0),
      dout(34 downto 0) => dout(34 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_fifo_generator_top__parameterized0__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 33 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 34 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_fifo_generator_top__parameterized0__xdcDup__1\ : entity is "fifo_generator_top";
end \design_1_auto_ds_0_fifo_generator_top__parameterized0__xdcDup__1\;

architecture STRUCTURE of \design_1_auto_ds_0_fifo_generator_top__parameterized0__xdcDup__1\ is
begin
\grf.rf\: entity work.\design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0__xdcDup__1\
     port map (
      clk => clk,
      din(34 downto 0) => din(34 downto 0),
      dout(33 downto 0) => dout(33 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_fifo_generator_v13_2_5_synth is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_fifo_generator_v13_2_5_synth : entity is "fifo_generator_v13_2_5_synth";
end design_1_auto_ds_0_fifo_generator_v13_2_5_synth;

architecture STRUCTURE of design_1_auto_ds_0_fifo_generator_v13_2_5_synth is
begin
\gconvfifo.rf\: entity work.design_1_auto_ds_0_fifo_generator_top
     port map (
      clk => clk,
      din(4 downto 0) => din(4 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_fifo_generator_v13_2_5_synth__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 34 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 34 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_fifo_generator_v13_2_5_synth__parameterized0\ : entity is "fifo_generator_v13_2_5_synth";
end \design_1_auto_ds_0_fifo_generator_v13_2_5_synth__parameterized0\;

architecture STRUCTURE of \design_1_auto_ds_0_fifo_generator_v13_2_5_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\design_1_auto_ds_0_fifo_generator_top__parameterized0\
     port map (
      clk => clk,
      din(34 downto 0) => din(34 downto 0),
      dout(34 downto 0) => dout(34 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 33 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 34 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1\ : entity is "fifo_generator_v13_2_5_synth";
end \design_1_auto_ds_0_fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1\;

architecture STRUCTURE of \design_1_auto_ds_0_fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1\ is
begin
\gconvfifo.rf\: entity work.\design_1_auto_ds_0_fifo_generator_top__parameterized0__xdcDup__1\
     port map (
      clk => clk,
      din(34 downto 0) => din(34 downto 0),
      dout(33 downto 0) => dout(33 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_fifo_generator_v13_2_5 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 9;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 9;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_fifo_generator_v13_2_5 : entity is "fifo_generator_v13_2_5";
end design_1_auto_ds_0_fifo_generator_v13_2_5;

architecture STRUCTURE of design_1_auto_ds_0_fifo_generator_v13_2_5 is
  signal \<const0>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.design_1_auto_ds_0_fifo_generator_v13_2_5_synth
     port map (
      clk => clk,
      din(4) => din(8),
      din(3 downto 0) => din(3 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 34 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 34 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 35;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 35;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ : entity is "fifo_generator_v13_2_5";
end \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\;

architecture STRUCTURE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\design_1_auto_ds_0_fifo_generator_v13_2_5_synth__parameterized0\
     port map (
      clk => clk,
      din(34 downto 0) => din(34 downto 0),
      dout(34 downto 0) => dout(34 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 34 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 34 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 35;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 35;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ : entity is "fifo_generator_v13_2_5";
end \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\;

architecture STRUCTURE of \design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 34 downto 0 );
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(34) <= \^dout\(34);
  dout(33) <= \<const0>\;
  dout(32 downto 0) <= \^dout\(32 downto 0);
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\design_1_auto_ds_0_fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1\
     port map (
      clk => clk,
      din(34 downto 0) => din(34 downto 0),
      dout(33) => \^dout\(34),
      dout(32 downto 0) => \^dout\(32 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_axi_data_fifo_v2_1_19_fifo_gen is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \pushed_commands_reg[6]\ : out STD_LOGIC;
    S_AXI_AREADY_I_reg : out STD_LOGIC;
    command_ongoing_reg : out STD_LOGIC;
    cmd_b_push_block_reg : out STD_LOGIC;
    cmd_b_push_block_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_b_push_block_reg_1 : out STD_LOGIC;
    cmd_push_block_reg : out STD_LOGIC;
    m_axi_awready_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pushed_commands_reg[6]_0\ : out STD_LOGIC;
    s_axi_awvalid_0 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \USE_WRITE.wr_cmd_b_ready\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_axi_awlen[7]_INST_0_i_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fix_need_to_split_q : in STD_LOGIC;
    access_is_fix_q : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    S_AXI_AREADY_I_reg_0 : in STD_LOGIC;
    S_AXI_AREADY_I_reg_1 : in STD_LOGIC;
    command_ongoing : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    cmd_b_push_block : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \USE_B_CHANNEL.cmd_b_empty_i_reg\ : in STD_LOGIC;
    cmd_b_empty : in STD_LOGIC;
    cmd_push_block : in STD_LOGIC;
    full : in STD_LOGIC;
    m_axi_awvalid : in STD_LOGIC;
    wrap_need_to_split_q : in STD_LOGIC;
    incr_need_to_split_q : in STD_LOGIC;
    access_is_incr_q : in STD_LOGIC;
    access_is_wrap_q : in STD_LOGIC;
    split_ongoing : in STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_axi_data_fifo_v2_1_19_fifo_gen : entity is "axi_data_fifo_v2_1_19_fifo_gen";
end design_1_auto_ds_0_axi_data_fifo_v2_1_19_fifo_gen;

architecture STRUCTURE of design_1_auto_ds_0_axi_data_fifo_v2_1_19_fifo_gen is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_AREADY_I_i_3_n_0 : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_depth[5]_i_3_n_0\ : STD_LOGIC;
  signal cmd_b_empty0 : STD_LOGIC;
  signal cmd_b_push : STD_LOGIC;
  signal \^command_ongoing_reg\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_gen_inst_i_8_n_0 : STD_LOGIC;
  signal full_0 : STD_LOGIC;
  signal \m_axi_awlen[7]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[7]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[7]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pushed_commands_reg[6]\ : STD_LOGIC;
  signal \^pushed_commands_reg[6]_0\ : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of S_AXI_AREADY_I_i_3 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \USE_B_CHANNEL.cmd_b_depth[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \USE_B_CHANNEL.cmd_b_depth[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \USE_B_CHANNEL.cmd_b_depth[3]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \USE_B_CHANNEL.cmd_b_depth[4]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \USE_B_CHANNEL.cmd_b_depth[5]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \USE_B_CHANNEL.cmd_b_depth[5]_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \USE_B_CHANNEL.cmd_b_empty_i_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of cmd_b_push_block_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of cmd_push_block_i_1 : label is "soft_lutpair72";
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of fifo_gen_inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of fifo_gen_inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of fifo_gen_inst : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of fifo_gen_inst : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of fifo_gen_inst : label is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of fifo_gen_inst : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of fifo_gen_inst : label is 9;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of fifo_gen_inst : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of fifo_gen_inst : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of fifo_gen_inst : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of fifo_gen_inst : label is 9;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of fifo_gen_inst : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of fifo_gen_inst : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of fifo_gen_inst : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of fifo_gen_inst : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of fifo_gen_inst : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of fifo_gen_inst : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of fifo_gen_inst : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of fifo_gen_inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of fifo_gen_inst : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of fifo_gen_inst : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of fifo_gen_inst : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of fifo_gen_inst : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of fifo_gen_inst : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of fifo_gen_inst : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of fifo_gen_inst : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of fifo_gen_inst : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of fifo_gen_inst : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of fifo_gen_inst : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of fifo_gen_inst : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of fifo_gen_inst : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of fifo_gen_inst : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of fifo_gen_inst : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of fifo_gen_inst : label is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of fifo_gen_inst : label is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of fifo_gen_inst : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of fifo_gen_inst : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of fifo_gen_inst : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of fifo_gen_inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of fifo_gen_inst : label is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of fifo_gen_inst : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of fifo_gen_inst : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of fifo_gen_inst : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of fifo_gen_inst : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of fifo_gen_inst : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of fifo_gen_inst : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of fifo_gen_inst : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of fifo_gen_inst : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of fifo_gen_inst : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of fifo_gen_inst : label is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of fifo_gen_inst : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of fifo_gen_inst : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of fifo_gen_inst : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of fifo_gen_inst : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of fifo_gen_inst : label is 1;
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_2__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \queue_id[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of split_ongoing_i_1 : label is "soft_lutpair73";
begin
  SR(0) <= \^sr\(0);
  command_ongoing_reg <= \^command_ongoing_reg\;
  din(0) <= \^din\(0);
  \pushed_commands_reg[6]\ <= \^pushed_commands_reg[6]\;
  \pushed_commands_reg[6]_0\ <= \^pushed_commands_reg[6]_0\;
S_AXI_AREADY_I_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\,
      O => \^sr\(0)
    );
S_AXI_AREADY_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AFF3A3A"
    )
        port map (
      I0 => S_AXI_AREADY_I_i_3_n_0,
      I1 => s_axi_awvalid,
      I2 => E(0),
      I3 => S_AXI_AREADY_I_reg_0,
      I4 => S_AXI_AREADY_I_reg_1,
      O => s_axi_awvalid_0
    );
S_AXI_AREADY_I_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axi_awready,
      I1 => \^command_ongoing_reg\,
      I2 => fifo_gen_inst_i_8_n_0,
      O => S_AXI_AREADY_I_i_3_n_0
    );
\USE_B_CHANNEL.cmd_b_depth[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => cmd_b_empty0,
      I2 => Q(1),
      O => D(0)
    );
\USE_B_CHANNEL.cmd_b_depth[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => cmd_b_empty0,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => D(1)
    );
\USE_B_CHANNEL.cmd_b_depth[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => cmd_b_empty0,
      I3 => Q(2),
      I4 => Q(3),
      O => D(2)
    );
\USE_B_CHANNEL.cmd_b_depth[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => cmd_b_empty0,
      I4 => Q(2),
      I5 => Q(3),
      O => D(3)
    );
\USE_B_CHANNEL.cmd_b_depth[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^command_ongoing_reg\,
      I1 => cmd_b_push_block,
      I2 => \USE_WRITE.wr_cmd_b_ready\,
      O => cmd_b_empty0
    );
\USE_B_CHANNEL.cmd_b_depth[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^command_ongoing_reg\,
      I1 => cmd_b_push_block,
      I2 => \USE_WRITE.wr_cmd_b_ready\,
      O => cmd_b_push_block_reg_0(0)
    );
\USE_B_CHANNEL.cmd_b_depth[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA96AAA"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \USE_B_CHANNEL.cmd_b_depth[5]_i_3_n_0\,
      O => D(4)
    );
\USE_B_CHANNEL.cmd_b_depth[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAB"
    )
        port map (
      I0 => Q(2),
      I1 => cmd_b_empty0,
      I2 => Q(1),
      I3 => Q(0),
      O => \USE_B_CHANNEL.cmd_b_depth[5]_i_3_n_0\
    );
\USE_B_CHANNEL.cmd_b_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2DDD000"
    )
        port map (
      I0 => \^command_ongoing_reg\,
      I1 => cmd_b_push_block,
      I2 => \USE_B_CHANNEL.cmd_b_empty_i_reg\,
      I3 => \USE_WRITE.wr_cmd_b_ready\,
      I4 => cmd_b_empty,
      O => cmd_b_push_block_reg_1
    );
cmd_b_push_block_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^command_ongoing_reg\,
      I1 => cmd_b_push_block,
      I2 => \out\,
      I3 => E(0),
      O => cmd_b_push_block_reg
    );
cmd_push_block_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4E00"
    )
        port map (
      I0 => \^command_ongoing_reg\,
      I1 => cmd_push_block,
      I2 => m_axi_awready,
      I3 => \out\,
      O => cmd_push_block_reg
    );
command_ongoing_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8F8F88008888"
    )
        port map (
      I0 => E(0),
      I1 => s_axi_awvalid,
      I2 => S_AXI_AREADY_I_i_3_n_0,
      I3 => S_AXI_AREADY_I_reg_0,
      I4 => S_AXI_AREADY_I_reg_1,
      I5 => command_ongoing,
      O => S_AXI_AREADY_I_reg
    );
fifo_gen_inst: entity work.design_1_auto_ds_0_fifo_generator_v13_2_5
     port map (
      almost_empty => NLW_fifo_gen_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_fifo_gen_inst_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_fifo_gen_inst_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_fifo_gen_inst_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => CLK,
      data_count(5 downto 0) => NLW_fifo_gen_inst_data_count_UNCONNECTED(5 downto 0),
      dbiterr => NLW_fifo_gen_inst_dbiterr_UNCONNECTED,
      din(8) => \^din\(0),
      din(7 downto 4) => B"0000",
      din(3 downto 0) => p_1_out(3 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      empty => empty,
      full => full_0,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_fifo_gen_inst_overflow_UNCONNECTED,
      prog_empty => NLW_fifo_gen_inst_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_fifo_gen_inst_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(5 downto 0) => NLW_fifo_gen_inst_rd_data_count_UNCONNECTED(5 downto 0),
      rd_en => \USE_WRITE.wr_cmd_b_ready\,
      rd_rst => '0',
      rd_rst_busy => NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED,
      rst => \^sr\(0),
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_fifo_gen_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_fifo_gen_inst_underflow_UNCONNECTED,
      valid => NLW_fifo_gen_inst_valid_UNCONNECTED,
      wr_ack => NLW_fifo_gen_inst_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(5 downto 0) => NLW_fifo_gen_inst_wr_data_count_UNCONNECTED(5 downto 0),
      wr_en => cmd_b_push,
      wr_rst => '0',
      wr_rst_busy => NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED
    );
\fifo_gen_inst_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => incr_need_to_split_q,
      I2 => fix_need_to_split_q,
      I3 => fifo_gen_inst_i_8_n_0,
      O => \^din\(0)
    );
\fifo_gen_inst_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => \gpr1.dout_i_reg[1]\(3),
      O => p_1_out(3)
    );
\fifo_gen_inst_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \gpr1.dout_i_reg[1]\(2),
      I1 => fix_need_to_split_q,
      I2 => incr_need_to_split_q,
      I3 => \gpr1.dout_i_reg[1]_0\(2),
      O => p_1_out(2)
    );
\fifo_gen_inst_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \gpr1.dout_i_reg[1]\(1),
      I1 => fix_need_to_split_q,
      I2 => incr_need_to_split_q,
      I3 => \gpr1.dout_i_reg[1]_0\(1),
      O => p_1_out(1)
    );
\fifo_gen_inst_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gpr1.dout_i_reg[1]\(0),
      I1 => fix_need_to_split_q,
      I2 => \gpr1.dout_i_reg[1]_0\(0),
      I3 => incr_need_to_split_q,
      I4 => wrap_need_to_split_q,
      O => p_1_out(0)
    );
fifo_gen_inst_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^command_ongoing_reg\,
      I1 => cmd_b_push_block,
      O => cmd_b_push
    );
fifo_gen_inst_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A2A2A200A200A2"
    )
        port map (
      I0 => \^pushed_commands_reg[6]\,
      I1 => access_is_incr_q,
      I2 => \^pushed_commands_reg[6]_0\,
      I3 => access_is_wrap_q,
      I4 => split_ongoing,
      I5 => wrap_need_to_split_q,
      O => fifo_gen_inst_i_8_n_0
    );
\m_axi_awlen[7]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFFFFFF"
    )
        port map (
      I0 => \m_axi_awlen[7]_INST_0_i_8\(6),
      I1 => \m_axi_awlen[7]_INST_0_i_8\(7),
      I2 => \m_axi_awlen[7]_INST_0_i_14_n_0\,
      I3 => \m_axi_awlen[7]_INST_0_i_15_n_0\,
      I4 => fix_need_to_split_q,
      I5 => access_is_fix_q,
      O => \^pushed_commands_reg[6]\
    );
\m_axi_awlen[7]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \m_axi_awlen[7]_INST_0_i_8\(6),
      I1 => \m_axi_awlen[7]_INST_0_i_8\(7),
      I2 => \m_axi_awlen[7]_INST_0_i_8\(3),
      I3 => \m_axi_awlen[7]_INST_0_i_8\(4),
      I4 => \m_axi_awlen[7]_INST_0_i_8\(5),
      I5 => \m_axi_awlen[7]_INST_0_i_16_n_0\,
      O => \^pushed_commands_reg[6]_0\
    );
\m_axi_awlen[7]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \gpr1.dout_i_reg[1]\(1),
      I1 => \m_axi_awlen[7]_INST_0_i_8\(1),
      I2 => \m_axi_awlen[7]_INST_0_i_8\(2),
      I3 => \gpr1.dout_i_reg[1]\(2),
      I4 => \m_axi_awlen[7]_INST_0_i_8\(0),
      I5 => \gpr1.dout_i_reg[1]\(0),
      O => \m_axi_awlen[7]_INST_0_i_14_n_0\
    );
\m_axi_awlen[7]_INST_0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFE"
    )
        port map (
      I0 => \m_axi_awlen[7]_INST_0_i_8\(4),
      I1 => \m_axi_awlen[7]_INST_0_i_8\(5),
      I2 => \gpr1.dout_i_reg[1]\(3),
      I3 => \m_axi_awlen[7]_INST_0_i_8\(3),
      O => \m_axi_awlen[7]_INST_0_i_15_n_0\
    );
\m_axi_awlen[7]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gpr1.dout_i_reg[1]_0\(2),
      I1 => \m_axi_awlen[7]_INST_0_i_8\(2),
      I2 => \gpr1.dout_i_reg[1]_0\(1),
      I3 => \m_axi_awlen[7]_INST_0_i_8\(1),
      I4 => \m_axi_awlen[7]_INST_0_i_8\(0),
      I5 => \gpr1.dout_i_reg[1]_0\(0),
      O => \m_axi_awlen[7]_INST_0_i_16_n_0\
    );
m_axi_awvalid_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A888A888A8888"
    )
        port map (
      I0 => command_ongoing,
      I1 => cmd_push_block,
      I2 => full_0,
      I3 => full,
      I4 => m_axi_awvalid,
      I5 => cmd_b_empty,
      O => \^command_ongoing_reg\
    );
\queue_id[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^command_ongoing_reg\,
      I1 => cmd_push_block,
      O => cmd_push_block_reg_0(0)
    );
split_ongoing_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_awready,
      I1 => \^command_ongoing_reg\,
      O => m_axi_awready_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_axi_data_fifo_v2_1_19_fifo_gen__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    din : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    S_AXI_AREADY_I_reg : out STD_LOGIC;
    m_axi_arready_0 : out STD_LOGIC;
    command_ongoing_reg : out STD_LOGIC;
    cmd_push_block_reg : out STD_LOGIC;
    cmd_push_block_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block_reg_1 : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rready_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rready : out STD_LOGIC;
    s_axi_rready_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arready_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    split_ongoing_reg : out STD_LOGIC;
    access_is_incr_q_reg : out STD_LOGIC;
    s_axi_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[2]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[19]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axi_arsize[0]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_axi_arlen[7]_INST_0_i_9_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fix_need_to_split_q : in STD_LOGIC;
    access_is_fix_q : in STD_LOGIC;
    \m_axi_arlen[7]_INST_0_i_1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    split_ongoing : in STD_LOGIC;
    access_is_wrap_q : in STD_LOGIC;
    command_ongoing_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    areset_d : in STD_LOGIC_VECTOR ( 1 downto 0 );
    command_ongoing : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    cmd_push_block : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    cmd_empty_reg : in STD_LOGIC;
    cmd_empty : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    \WORD_LANE[2].S_AXI_RDATA_II_reg[383]\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_arvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrap_need_to_split_q : in STD_LOGIC;
    \m_axi_arlen[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_axi_arlen[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_axi_arlen[7]_INST_0_i_1_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_axi_arlen[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    access_is_incr_q : in STD_LOGIC;
    incr_need_to_split_q : in STD_LOGIC;
    \m_axi_arlen[7]_INST_0_i_12_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gpr1.dout_i_reg[29]\ : in STD_LOGIC;
    \m_axi_arlen[2]_INST_0_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gpr1.dout_i_reg[15]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    si_full_size_q : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_1\ : in STD_LOGIC;
    \gpr1.dout_i_reg[29]_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg[29]_1\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    legal_wrap_len_q : in STD_LOGIC;
    \S_AXI_RRESP_ACC_reg[0]\ : in STD_LOGIC;
    first_word : in STD_LOGIC;
    \s_axi_rresp[1]_INST_0_i_6_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_axi_data_fifo_v2_1_19_fifo_gen__parameterized0\ : entity is "axi_data_fifo_v2_1_19_fifo_gen";
end \design_1_auto_ds_0_axi_data_fifo_v2_1_19_fifo_gen__parameterized0\;

architecture STRUCTURE of \design_1_auto_ds_0_axi_data_fifo_v2_1_19_fifo_gen__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \USE_READ.rd_cmd_first_word\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \USE_READ.rd_cmd_fix\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_mask\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \USE_READ.rd_cmd_offset\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \USE_READ.rd_cmd_ready\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_size\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_READ.rd_cmd_split\ : STD_LOGIC;
  signal \^access_is_incr_q_reg\ : STD_LOGIC;
  signal \cmd_depth[5]_i_3_n_0\ : STD_LOGIC;
  signal cmd_empty0 : STD_LOGIC;
  signal cmd_size_ii : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^command_ongoing_reg\ : STD_LOGIC;
  signal \current_word_1[1]_i_2_n_0\ : STD_LOGIC;
  signal \current_word_1[1]_i_3_n_0\ : STD_LOGIC;
  signal \current_word_1[2]_i_2_n_0\ : STD_LOGIC;
  signal \current_word_1[2]_i_3_n_0\ : STD_LOGIC;
  signal \current_word_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \current_word_1[4]_i_2_n_0\ : STD_LOGIC;
  signal \current_word_1[4]_i_3_n_0\ : STD_LOGIC;
  signal \current_word_1[4]_i_4_n_0\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal empty : STD_LOGIC;
  signal \fifo_gen_inst_i_16__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_17__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_18__0_n_0\ : STD_LOGIC;
  signal full : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[19]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \m_axi_arlen[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[7]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[7]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[7]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[7]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \^m_axi_arready_0\ : STD_LOGIC;
  signal m_axi_arvalid_INST_0_i_1_n_0 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 34 downto 20 );
  signal \s_axi_rdata[127]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[127]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[255]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[255]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[383]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[383]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[511]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[511]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[511]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[511]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[511]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[511]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rresp[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rresp[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rresp[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rresp[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal s_axi_rvalid_INST_0_i_1_n_0 : STD_LOGIC;
  signal s_axi_rvalid_INST_0_i_2_n_0 : STD_LOGIC;
  signal s_axi_rvalid_INST_0_i_3_n_0 : STD_LOGIC;
  signal s_axi_rvalid_INST_0_i_4_n_0 : STD_LOGIC;
  signal s_axi_rvalid_INST_0_i_5_n_0 : STD_LOGIC;
  signal s_axi_rvalid_INST_0_i_6_n_0 : STD_LOGIC;
  signal s_axi_rvalid_INST_0_i_8_n_0 : STD_LOGIC;
  signal \^split_ongoing_reg\ : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \S_AXI_AREADY_I_i_2__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \WORD_LANE[0].S_AXI_RDATA_II[127]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \cmd_depth[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cmd_depth[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cmd_depth[4]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \cmd_depth[5]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of cmd_empty_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \cmd_push_block_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \current_word_1[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \current_word_1[2]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \current_word_1[4]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \current_word_1[4]_i_4\ : label is "soft_lutpair11";
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of fifo_gen_inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of fifo_gen_inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of fifo_gen_inst : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of fifo_gen_inst : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of fifo_gen_inst : label is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of fifo_gen_inst : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of fifo_gen_inst : label is 35;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of fifo_gen_inst : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of fifo_gen_inst : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of fifo_gen_inst : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of fifo_gen_inst : label is 35;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of fifo_gen_inst : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of fifo_gen_inst : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of fifo_gen_inst : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of fifo_gen_inst : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of fifo_gen_inst : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of fifo_gen_inst : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of fifo_gen_inst : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of fifo_gen_inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of fifo_gen_inst : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of fifo_gen_inst : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of fifo_gen_inst : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of fifo_gen_inst : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of fifo_gen_inst : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of fifo_gen_inst : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of fifo_gen_inst : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of fifo_gen_inst : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of fifo_gen_inst : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of fifo_gen_inst : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of fifo_gen_inst : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of fifo_gen_inst : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of fifo_gen_inst : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of fifo_gen_inst : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of fifo_gen_inst : label is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of fifo_gen_inst : label is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of fifo_gen_inst : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of fifo_gen_inst : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of fifo_gen_inst : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of fifo_gen_inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of fifo_gen_inst : label is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of fifo_gen_inst : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of fifo_gen_inst : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of fifo_gen_inst : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of fifo_gen_inst : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of fifo_gen_inst : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of fifo_gen_inst : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of fifo_gen_inst : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of fifo_gen_inst : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of fifo_gen_inst : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of fifo_gen_inst : label is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of fifo_gen_inst : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of fifo_gen_inst : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of fifo_gen_inst : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of fifo_gen_inst : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of fifo_gen_inst : label is 1;
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_15__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_19 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_20 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_3__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_4__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \first_mi_word_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \m_axi_arlen[1]_INST_0_i_4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \m_axi_arlen[2]_INST_0_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \m_axi_arlen[3]_INST_0_i_5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \m_axi_arlen[4]_INST_0_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \m_axi_arlen[6]_INST_0_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \m_axi_arlen[7]_INST_0_i_10\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \m_axi_arlen[7]_INST_0_i_13\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \m_axi_arlen[7]_INST_0_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \m_axi_arlen[7]_INST_0_i_5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \m_axi_arlen[7]_INST_0_i_8\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \m_axi_arsize[0]_INST_0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \m_axi_arsize[1]_INST_0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \m_axi_arsize[2]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axi_rdata[511]_INST_0_i_5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_axi_rresp[1]_INST_0_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \s_axi_rresp[1]_INST_0_i_6\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of s_axi_rvalid_INST_0 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of s_axi_rvalid_INST_0_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of s_axi_rvalid_INST_0_i_4 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of s_axi_rvalid_INST_0_i_6 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \split_ongoing_i_1__0\ : label is "soft_lutpair21";
begin
  E(0) <= \^e\(0);
  access_is_incr_q_reg <= \^access_is_incr_q_reg\;
  command_ongoing_reg <= \^command_ongoing_reg\;
  din(11 downto 0) <= \^din\(11 downto 0);
  dout(8 downto 0) <= \^dout\(8 downto 0);
  \goreg_dm.dout_i_reg[19]\(5 downto 0) <= \^goreg_dm.dout_i_reg[19]\(5 downto 0);
  m_axi_arready_0 <= \^m_axi_arready_0\;
  split_ongoing_reg <= \^split_ongoing_reg\;
\S_AXI_AREADY_I_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axi_arready,
      I1 => \^command_ongoing_reg\,
      I2 => \fifo_gen_inst_i_16__0_n_0\,
      O => \^m_axi_arready_0\
    );
\WORD_LANE[0].S_AXI_RDATA_II[127]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555D55"
    )
        port map (
      I0 => \out\,
      I1 => s_axi_rready,
      I2 => s_axi_rvalid_INST_0_i_1_n_0,
      I3 => m_axi_rvalid,
      I4 => empty,
      O => s_axi_aresetn(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II[127]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E000000000"
    )
        port map (
      I0 => s_axi_rready,
      I1 => s_axi_rvalid_INST_0_i_1_n_0,
      I2 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I3 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I4 => empty,
      I5 => m_axi_rvalid,
      O => s_axi_rready_0(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II[255]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000888000000000"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => s_axi_rready,
      I3 => s_axi_rvalid_INST_0_i_1_n_0,
      I4 => empty,
      I5 => m_axi_rvalid,
      O => s_axi_rready_3(0)
    );
\WORD_LANE[2].S_AXI_RDATA_II[383]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000000"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => s_axi_rready,
      I3 => s_axi_rvalid_INST_0_i_1_n_0,
      I4 => empty,
      I5 => m_axi_rvalid,
      O => s_axi_rready_4(0)
    );
\WORD_LANE[3].S_AXI_RDATA_II[511]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E000000000"
    )
        port map (
      I0 => s_axi_rready,
      I1 => s_axi_rvalid_INST_0_i_1_n_0,
      I2 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I3 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I4 => empty,
      I5 => m_axi_rvalid,
      O => s_axi_rready_1(0)
    );
\cmd_depth[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => cmd_empty0,
      I2 => Q(1),
      O => D(0)
    );
\cmd_depth[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => Q(0),
      I1 => cmd_empty0,
      I2 => Q(1),
      I3 => Q(2),
      O => D(1)
    );
\cmd_depth[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => cmd_empty0,
      I3 => Q(2),
      I4 => Q(3),
      O => D(2)
    );
\cmd_depth[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => cmd_empty0,
      I4 => Q(2),
      I5 => Q(3),
      O => D(3)
    );
\cmd_depth[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^command_ongoing_reg\,
      I1 => cmd_push_block,
      I2 => \USE_READ.rd_cmd_ready\,
      O => cmd_empty0
    );
\cmd_depth[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^command_ongoing_reg\,
      I1 => cmd_push_block,
      I2 => \USE_READ.rd_cmd_ready\,
      O => cmd_push_block_reg_0(0)
    );
\cmd_depth[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA96AAA"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \cmd_depth[5]_i_3_n_0\,
      O => D(4)
    );
\cmd_depth[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0D0F0F0F0F0FFFD"
    )
        port map (
      I0 => \^command_ongoing_reg\,
      I1 => cmd_push_block,
      I2 => Q(2),
      I3 => \USE_READ.rd_cmd_ready\,
      I4 => Q(1),
      I5 => Q(0),
      O => \cmd_depth[5]_i_3_n_0\
    );
cmd_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2DDD000"
    )
        port map (
      I0 => \^command_ongoing_reg\,
      I1 => cmd_push_block,
      I2 => cmd_empty_reg,
      I3 => \USE_READ.rd_cmd_ready\,
      I4 => cmd_empty,
      O => cmd_push_block_reg_1
    );
\cmd_push_block_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4E00"
    )
        port map (
      I0 => \^command_ongoing_reg\,
      I1 => cmd_push_block,
      I2 => m_axi_arready,
      I3 => \out\,
      O => cmd_push_block_reg
    );
\command_ongoing_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8F8F88008888"
    )
        port map (
      I0 => command_ongoing_reg_0(0),
      I1 => s_axi_arvalid,
      I2 => \^m_axi_arready_0\,
      I3 => areset_d(0),
      I4 => areset_d(1),
      I5 => command_ongoing,
      O => S_AXI_AREADY_I_reg
    );
\current_word_1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222228"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(0),
      I1 => \current_word_1[1]_i_3_n_0\,
      I2 => cmd_size_ii(2),
      I3 => cmd_size_ii(0),
      I4 => cmd_size_ii(1),
      O => \^goreg_dm.dout_i_reg[19]\(0)
    );
\current_word_1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888828888888282"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(1),
      I1 => \current_word_1[1]_i_2_n_0\,
      I2 => cmd_size_ii(2),
      I3 => cmd_size_ii(0),
      I4 => cmd_size_ii(1),
      I5 => \current_word_1[1]_i_3_n_0\,
      O => \^goreg_dm.dout_i_reg[19]\(1)
    );
\current_word_1[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \USE_READ.rd_cmd_first_word\(1),
      I1 => \USE_READ.rd_cmd_fix\,
      I2 => first_word,
      I3 => \s_axi_rresp[1]_INST_0_i_6_0\(1),
      O => \current_word_1[1]_i_2_n_0\
    );
\current_word_1[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => \USE_READ.rd_cmd_first_word\(0),
      I1 => \USE_READ.rd_cmd_fix\,
      I2 => first_word,
      I3 => \s_axi_rresp[1]_INST_0_i_6_0\(0),
      O => \current_word_1[1]_i_3_n_0\
    );
\current_word_1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222282288888288"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(2),
      I1 => \current_word_1[2]_i_2_n_0\,
      I2 => cmd_size_ii(0),
      I3 => cmd_size_ii(1),
      I4 => cmd_size_ii(2),
      I5 => \current_word_1[2]_i_3_n_0\,
      O => \^goreg_dm.dout_i_reg[19]\(2)
    );
\current_word_1[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \USE_READ.rd_cmd_first_word\(2),
      I1 => \USE_READ.rd_cmd_fix\,
      I2 => first_word,
      I3 => \s_axi_rresp[1]_INST_0_i_6_0\(2),
      O => \current_word_1[2]_i_2_n_0\
    );
\current_word_1[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200022"
    )
        port map (
      I0 => \current_word_1[1]_i_2_n_0\,
      I1 => cmd_size_ii(1),
      I2 => cmd_size_ii(0),
      I3 => cmd_size_ii(2),
      I4 => \current_word_1[1]_i_3_n_0\,
      O => \current_word_1[2]_i_3_n_0\
    );
\current_word_1[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \current_word_1[3]_i_2_n_0\,
      O => \^goreg_dm.dout_i_reg[19]\(3)
    );
\current_word_1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99996999FFFFFFFF"
    )
        port map (
      I0 => \current_word_1[4]_i_3_n_0\,
      I1 => \s_axi_rresp[1]_INST_0_i_4_n_0\,
      I2 => cmd_size_ii(1),
      I3 => cmd_size_ii(0),
      I4 => cmd_size_ii(2),
      I5 => \USE_READ.rd_cmd_mask\(3),
      O => \current_word_1[3]_i_2_n_0\
    );
\current_word_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882828228282882"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(4),
      I1 => \s_axi_rdata[511]_INST_0_i_4_n_0\,
      I2 => \current_word_1[4]_i_2_n_0\,
      I3 => \current_word_1[4]_i_3_n_0\,
      I4 => \s_axi_rresp[1]_INST_0_i_4_n_0\,
      I5 => \current_word_1[4]_i_4_n_0\,
      O => \^goreg_dm.dout_i_reg[19]\(4)
    );
\current_word_1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => cmd_size_ii(2),
      I1 => cmd_size_ii(0),
      I2 => cmd_size_ii(1),
      O => \current_word_1[4]_i_2_n_0\
    );
\current_word_1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFBEAFBFFFFFFFF"
    )
        port map (
      I0 => cmd_size_ii(2),
      I1 => cmd_size_ii(1),
      I2 => cmd_size_ii(0),
      I3 => \current_word_1[1]_i_2_n_0\,
      I4 => \current_word_1[1]_i_3_n_0\,
      I5 => \current_word_1[2]_i_2_n_0\,
      O => \current_word_1[4]_i_3_n_0\
    );
\current_word_1[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cmd_size_ii(1),
      I1 => cmd_size_ii(0),
      I2 => cmd_size_ii(2),
      O => \current_word_1[4]_i_4_n_0\
    );
\current_word_1[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_rvalid_INST_0_i_5_n_0,
      O => \^goreg_dm.dout_i_reg[19]\(5)
    );
fifo_gen_inst: entity work.\design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\
     port map (
      almost_empty => NLW_fifo_gen_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_fifo_gen_inst_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_fifo_gen_inst_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_fifo_gen_inst_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => CLK,
      data_count(5 downto 0) => NLW_fifo_gen_inst_data_count_UNCONNECTED(5 downto 0),
      dbiterr => NLW_fifo_gen_inst_dbiterr_UNCONNECTED,
      din(34) => p_0_out(34),
      din(33) => \^din\(11),
      din(32) => \m_axi_arsize[0]\(9),
      din(31 downto 20) => p_0_out(31 downto 20),
      din(19 downto 14) => \m_axi_arsize[0]\(8 downto 3),
      din(13 downto 3) => \^din\(10 downto 0),
      din(2 downto 0) => \m_axi_arsize[0]\(2 downto 0),
      dout(34) => \USE_READ.rd_cmd_fix\,
      dout(33) => \USE_READ.rd_cmd_split\,
      dout(32) => \^dout\(8),
      dout(31 downto 26) => \USE_READ.rd_cmd_first_word\(5 downto 0),
      dout(25 downto 20) => \USE_READ.rd_cmd_offset\(5 downto 0),
      dout(19 downto 14) => \USE_READ.rd_cmd_mask\(5 downto 0),
      dout(13 downto 11) => cmd_size_ii(2 downto 0),
      dout(10 downto 3) => \^dout\(7 downto 0),
      dout(2 downto 0) => \USE_READ.rd_cmd_size\(2 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_fifo_gen_inst_overflow_UNCONNECTED,
      prog_empty => NLW_fifo_gen_inst_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_fifo_gen_inst_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(5 downto 0) => NLW_fifo_gen_inst_rd_data_count_UNCONNECTED(5 downto 0),
      rd_en => \USE_READ.rd_cmd_ready\,
      rd_rst => '0',
      rd_rst_busy => NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED,
      rst => SR(0),
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_fifo_gen_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_fifo_gen_inst_underflow_UNCONNECTED,
      valid => NLW_fifo_gen_inst_valid_UNCONNECTED,
      wr_ack => NLW_fifo_gen_inst_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(5 downto 0) => NLW_fifo_gen_inst_wr_data_count_UNCONNECTED(5 downto 0),
      wr_en => \^e\(0),
      wr_rst => '0',
      wr_rst_busy => NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED
    );
\fifo_gen_inst_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(4),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_2\(0),
      I5 => \m_axi_arsize[0]\(7),
      O => p_0_out(24)
    );
\fifo_gen_inst_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(3),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[29]_1\,
      I5 => \m_axi_arsize[0]\(6),
      O => p_0_out(23)
    );
\fifo_gen_inst_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(2),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[29]_0\,
      I5 => \m_axi_arsize[0]\(5),
      O => p_0_out(22)
    );
\fifo_gen_inst_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(1),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_1\,
      I5 => \m_axi_arsize[0]\(4),
      O => p_0_out(21)
    );
\fifo_gen_inst_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(0),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_0\,
      I5 => \m_axi_arsize[0]\(3),
      O => p_0_out(20)
    );
\fifo_gen_inst_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => empty,
      I1 => m_axi_rvalid,
      I2 => s_axi_rready,
      I3 => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]\,
      O => \USE_READ.rd_cmd_ready\
    );
\fifo_gen_inst_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A2A2A200A200A2"
    )
        port map (
      I0 => \m_axi_arlen[7]_INST_0_i_11_n_0\,
      I1 => access_is_incr_q,
      I2 => \m_axi_arlen[7]_INST_0_i_12_n_0\,
      I3 => access_is_wrap_q,
      I4 => split_ongoing,
      I5 => wrap_need_to_split_q,
      O => \fifo_gen_inst_i_16__0_n_0\
    );
\fifo_gen_inst_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF002F00FF00"
    )
        port map (
      I0 => \gpr1.dout_i_reg[15]_2\(1),
      I1 => si_full_size_q,
      I2 => access_is_incr_q,
      I3 => \gpr1.dout_i_reg[15]\(5),
      I4 => split_ongoing,
      I5 => access_is_wrap_q,
      O => \fifo_gen_inst_i_17__0_n_0\
    );
\fifo_gen_inst_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF002F00FF00"
    )
        port map (
      I0 => \gpr1.dout_i_reg[15]_2\(0),
      I1 => si_full_size_q,
      I2 => access_is_incr_q,
      I3 => \gpr1.dout_i_reg[15]\(4),
      I4 => split_ongoing,
      I5 => access_is_wrap_q,
      O => \fifo_gen_inst_i_18__0_n_0\
    );
fifo_gen_inst_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => split_ongoing,
      I1 => access_is_wrap_q,
      O => \^split_ongoing_reg\
    );
\fifo_gen_inst_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_axi_arsize[0]\(9),
      I1 => access_is_fix_q,
      O => p_0_out(34)
    );
fifo_gen_inst_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => access_is_incr_q,
      I1 => split_ongoing,
      O => \^access_is_incr_q_reg\
    );
\fifo_gen_inst_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => incr_need_to_split_q,
      I2 => fix_need_to_split_q,
      I3 => \fifo_gen_inst_i_16__0_n_0\,
      O => \^din\(11)
    );
\fifo_gen_inst_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \fifo_gen_inst_i_17__0_n_0\,
      I1 => \gpr1.dout_i_reg[29]\,
      I2 => \m_axi_arsize[0]\(8),
      O => p_0_out(31)
    );
\fifo_gen_inst_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \fifo_gen_inst_i_18__0_n_0\,
      I1 => \m_axi_arsize[0]\(7),
      I2 => \gpr1.dout_i_reg[29]\,
      O => p_0_out(30)
    );
\fifo_gen_inst_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444000000000000"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(3),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[29]_1\,
      I5 => \m_axi_arsize[0]\(6),
      O => p_0_out(29)
    );
\fifo_gen_inst_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444000000000000"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(2),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[29]_0\,
      I5 => \m_axi_arsize[0]\(5),
      O => p_0_out(28)
    );
\fifo_gen_inst_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444000000000000"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(1),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_1\,
      I5 => \m_axi_arsize[0]\(4),
      O => p_0_out(27)
    );
\fifo_gen_inst_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444000000000000"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(0),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_0\,
      I5 => \m_axi_arsize[0]\(3),
      O => p_0_out(26)
    );
\fifo_gen_inst_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(5),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_2\(1),
      I5 => \m_axi_arsize[0]\(8),
      O => p_0_out(25)
    );
\first_mi_word_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => s_axi_rready,
      I1 => s_axi_rvalid_INST_0_i_1_n_0,
      I2 => m_axi_rvalid,
      I3 => empty,
      O => s_axi_rready_2(0)
    );
\m_axi_arlen[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F704F7F708FB0808"
    )
        port map (
      I0 => \m_axi_arlen[7]\(0),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \m_axi_arlen[2]_INST_0_i_3_n_0\,
      I4 => \m_axi_arlen[2]\(0),
      I5 => \m_axi_arlen[0]_INST_0_i_1_n_0\,
      O => \^din\(0)
    );
\m_axi_arlen[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axi_arlen[7]_0\(0),
      I1 => \m_axi_arsize[0]\(9),
      I2 => \m_axi_arlen[1]_INST_0_i_3_n_0\,
      I3 => \m_axi_arlen[7]_INST_0_i_9_n_0\,
      I4 => \m_axi_arlen[7]_INST_0_i_1_1\(0),
      O => \m_axi_arlen[0]_INST_0_i_1_n_0\
    );
\m_axi_arlen[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BFBF404F4040BFB"
    )
        port map (
      I0 => \m_axi_arlen[2]_INST_0_i_3_n_0\,
      I1 => \m_axi_arlen[2]\(1),
      I2 => \m_axi_arlen[6]_INST_0_i_1_n_0\,
      I3 => \m_axi_arlen[7]\(1),
      I4 => \m_axi_arlen[1]_INST_0_i_1_n_0\,
      I5 => \m_axi_arlen[1]_INST_0_i_2_n_0\,
      O => \^din\(1)
    );
\m_axi_arlen[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \m_axi_arlen[7]_INST_0_i_1_1\(0),
      I1 => \m_axi_arlen[7]_INST_0_i_9_n_0\,
      I2 => \m_axi_arlen[1]_INST_0_i_3_n_0\,
      I3 => \m_axi_arsize[0]\(9),
      I4 => \m_axi_arlen[7]_0\(0),
      I5 => \m_axi_arlen[1]_INST_0_i_4_n_0\,
      O => \m_axi_arlen[1]_INST_0_i_1_n_0\
    );
\m_axi_arlen[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axi_arlen[7]_0\(1),
      I1 => \m_axi_arsize[0]\(9),
      I2 => \m_axi_arlen[1]_INST_0_i_5_n_0\,
      I3 => \m_axi_arlen[7]_INST_0_i_9_n_0\,
      I4 => \m_axi_arlen[7]_INST_0_i_1_1\(1),
      O => \m_axi_arlen[1]_INST_0_i_2_n_0\
    );
\m_axi_arlen[1]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBBBBB"
    )
        port map (
      I0 => \m_axi_arlen[2]_INST_0_i_2_0\(0),
      I1 => fix_need_to_split_q,
      I2 => \m_axi_arlen[7]_INST_0_i_1_0\(0),
      I3 => split_ongoing,
      I4 => access_is_wrap_q,
      O => \m_axi_arlen[1]_INST_0_i_3_n_0\
    );
\m_axi_arlen[1]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F704F7F7"
    )
        port map (
      I0 => \m_axi_arlen[7]\(0),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \m_axi_arlen[2]_INST_0_i_3_n_0\,
      I4 => \m_axi_arlen[2]\(0),
      O => \m_axi_arlen[1]_INST_0_i_4_n_0\
    );
\m_axi_arlen[1]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBBBBB"
    )
        port map (
      I0 => \m_axi_arlen[2]_INST_0_i_2_0\(1),
      I1 => fix_need_to_split_q,
      I2 => \m_axi_arlen[7]_INST_0_i_1_0\(1),
      I3 => split_ongoing,
      I4 => access_is_wrap_q,
      O => \m_axi_arlen[1]_INST_0_i_5_n_0\
    );
\m_axi_arlen[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666966696999666"
    )
        port map (
      I0 => \m_axi_arlen[2]_INST_0_i_1_n_0\,
      I1 => \m_axi_arlen[2]_INST_0_i_2_n_0\,
      I2 => \m_axi_arlen[7]\(2),
      I3 => \m_axi_arlen[6]_INST_0_i_1_n_0\,
      I4 => \m_axi_arlen[2]\(2),
      I5 => \m_axi_arlen[2]_INST_0_i_3_n_0\,
      O => \^din\(2)
    );
\m_axi_arlen[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF774777470000"
    )
        port map (
      I0 => \m_axi_arlen[7]\(1),
      I1 => \m_axi_arlen[6]_INST_0_i_1_n_0\,
      I2 => \m_axi_arlen[2]\(1),
      I3 => \m_axi_arlen[2]_INST_0_i_3_n_0\,
      I4 => \m_axi_arlen[1]_INST_0_i_1_n_0\,
      I5 => \m_axi_arlen[1]_INST_0_i_2_n_0\,
      O => \m_axi_arlen[2]_INST_0_i_1_n_0\
    );
\m_axi_arlen[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555C0CF"
    )
        port map (
      I0 => \m_axi_arlen[7]_0\(2),
      I1 => \m_axi_arlen[2]_INST_0_i_4_n_0\,
      I2 => \m_axi_arlen[7]_INST_0_i_9_n_0\,
      I3 => \m_axi_arlen[7]_INST_0_i_1_1\(2),
      I4 => \m_axi_arsize[0]\(9),
      O => \m_axi_arlen[2]_INST_0_i_2_n_0\
    );
\m_axi_arlen[2]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD0D"
    )
        port map (
      I0 => access_is_incr_q,
      I1 => \m_axi_arsize[0]\(9),
      I2 => incr_need_to_split_q,
      I3 => split_ongoing,
      I4 => fix_need_to_split_q,
      O => \m_axi_arlen[2]_INST_0_i_3_n_0\
    );
\m_axi_arlen[2]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF4040"
    )
        port map (
      I0 => \m_axi_arlen[7]_INST_0_i_1_0\(2),
      I1 => split_ongoing,
      I2 => access_is_wrap_q,
      I3 => \m_axi_arlen[2]_INST_0_i_2_0\(2),
      I4 => fix_need_to_split_q,
      O => \m_axi_arlen[2]_INST_0_i_4_n_0\
    );
\m_axi_arlen[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \m_axi_arlen[3]_INST_0_i_1_n_0\,
      I1 => \m_axi_arlen[7]\(3),
      I2 => split_ongoing,
      I3 => wrap_need_to_split_q,
      I4 => \m_axi_arlen[3]_INST_0_i_2_n_0\,
      O => \^din\(3)
    );
\m_axi_arlen[3]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88E8E8EE"
    )
        port map (
      I0 => \m_axi_arlen[3]_INST_0_i_3_n_0\,
      I1 => \m_axi_arlen[2]_INST_0_i_2_n_0\,
      I2 => \m_axi_arlen[3]_INST_0_i_4_n_0\,
      I3 => \m_axi_arlen[1]_INST_0_i_1_n_0\,
      I4 => \m_axi_arlen[1]_INST_0_i_2_n_0\,
      O => \m_axi_arlen[3]_INST_0_i_1_n_0\
    );
\m_axi_arlen[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axi_arlen[7]_0\(3),
      I1 => \m_axi_arsize[0]\(9),
      I2 => \m_axi_arlen[3]_INST_0_i_5_n_0\,
      I3 => \m_axi_arlen[7]_INST_0_i_9_n_0\,
      I4 => \m_axi_arlen[7]_INST_0_i_1_1\(3),
      O => \m_axi_arlen[3]_INST_0_i_2_n_0\
    );
\m_axi_arlen[3]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \m_axi_arlen[7]\(2),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \m_axi_arlen[2]\(2),
      I4 => \m_axi_arlen[2]_INST_0_i_3_n_0\,
      O => \m_axi_arlen[3]_INST_0_i_3_n_0\
    );
\m_axi_arlen[3]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \m_axi_arlen[7]\(1),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \m_axi_arlen[2]\(1),
      I4 => \m_axi_arlen[2]_INST_0_i_3_n_0\,
      O => \m_axi_arlen[3]_INST_0_i_4_n_0\
    );
\m_axi_arlen[3]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => \m_axi_arlen[7]_INST_0_i_1_0\(3),
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      O => \m_axi_arlen[3]_INST_0_i_5_n_0\
    );
\m_axi_arlen[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \m_axi_arlen[4]_INST_0_i_1_n_0\,
      I1 => \m_axi_arlen[7]\(4),
      I2 => split_ongoing,
      I3 => wrap_need_to_split_q,
      I4 => \m_axi_arlen[4]_INST_0_i_2_n_0\,
      O => \^din\(4)
    );
\m_axi_arlen[4]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D550400"
    )
        port map (
      I0 => \m_axi_arlen[3]_INST_0_i_2_n_0\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \m_axi_arlen[7]\(3),
      I4 => \m_axi_arlen[3]_INST_0_i_1_n_0\,
      O => \m_axi_arlen[4]_INST_0_i_1_n_0\
    );
\m_axi_arlen[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axi_arlen[7]_0\(4),
      I1 => \m_axi_arsize[0]\(9),
      I2 => \m_axi_arlen[4]_INST_0_i_3_n_0\,
      I3 => \m_axi_arlen[7]_INST_0_i_9_n_0\,
      I4 => \m_axi_arlen[7]_INST_0_i_1_1\(4),
      O => \m_axi_arlen[4]_INST_0_i_2_n_0\
    );
\m_axi_arlen[4]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => \m_axi_arlen[7]_INST_0_i_1_0\(4),
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      O => \m_axi_arlen[4]_INST_0_i_3_n_0\
    );
\m_axi_arlen[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \m_axi_arlen[7]_INST_0_i_4_n_0\,
      I1 => \m_axi_arlen[7]\(5),
      I2 => split_ongoing,
      I3 => wrap_need_to_split_q,
      I4 => \m_axi_arlen[7]_INST_0_i_6_n_0\,
      O => \^din\(5)
    );
\m_axi_arlen[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718EF50AF50A"
    )
        port map (
      I0 => \m_axi_arlen[7]_INST_0_i_4_n_0\,
      I1 => \m_axi_arlen[7]\(5),
      I2 => \m_axi_arlen[7]_INST_0_i_6_n_0\,
      I3 => \m_axi_arlen[7]_INST_0_i_2_n_0\,
      I4 => \m_axi_arlen[7]\(6),
      I5 => \m_axi_arlen[6]_INST_0_i_1_n_0\,
      O => \^din\(6)
    );
\m_axi_arlen[6]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => split_ongoing,
      O => \m_axi_arlen[6]_INST_0_i_1_n_0\
    );
\m_axi_arlen[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A5656566A6A6A56"
    )
        port map (
      I0 => \m_axi_arlen[7]_INST_0_i_1_n_0\,
      I1 => \m_axi_arlen[7]_INST_0_i_2_n_0\,
      I2 => \m_axi_arlen[7]_INST_0_i_3_n_0\,
      I3 => \m_axi_arlen[7]_INST_0_i_4_n_0\,
      I4 => \m_axi_arlen[7]_INST_0_i_5_n_0\,
      I5 => \m_axi_arlen[7]_INST_0_i_6_n_0\,
      O => \^din\(7)
    );
\m_axi_arlen[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020DFDFDF20DF"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => split_ongoing,
      I2 => \m_axi_arlen[7]\(7),
      I3 => \m_axi_arlen[7]_INST_0_i_7_n_0\,
      I4 => \m_axi_arsize[0]\(9),
      I5 => \m_axi_arlen[7]_0\(7),
      O => \m_axi_arlen[7]_INST_0_i_1_n_0\
    );
\m_axi_arlen[7]_INST_0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => \m_axi_arlen[7]_INST_0_i_1_0\(5),
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      O => \m_axi_arlen[7]_INST_0_i_10_n_0\
    );
\m_axi_arlen[7]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFFFFFF"
    )
        port map (
      I0 => \m_axi_arlen[7]_INST_0_i_14_n_0\,
      I1 => \m_axi_arlen[7]_INST_0_i_15_n_0\,
      I2 => \m_axi_arlen[7]_INST_0_i_9_0\(6),
      I3 => \m_axi_arlen[7]_INST_0_i_9_0\(7),
      I4 => fix_need_to_split_q,
      I5 => access_is_fix_q,
      O => \m_axi_arlen[7]_INST_0_i_11_n_0\
    );
\m_axi_arlen[7]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \m_axi_arlen[7]_INST_0_i_9_0\(6),
      I1 => \m_axi_arlen[7]_INST_0_i_9_0\(7),
      I2 => \m_axi_arlen[7]_INST_0_i_9_0\(3),
      I3 => \m_axi_arlen[7]_INST_0_i_9_0\(4),
      I4 => \m_axi_arlen[7]_INST_0_i_9_0\(5),
      I5 => \m_axi_arlen[7]_INST_0_i_16_n_0\,
      O => \m_axi_arlen[7]_INST_0_i_12_n_0\
    );
\m_axi_arlen[7]_INST_0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => split_ongoing,
      I1 => legal_wrap_len_q,
      I2 => access_is_wrap_q,
      I3 => incr_need_to_split_q,
      I4 => access_is_incr_q,
      O => \m_axi_arlen[7]_INST_0_i_13_n_0\
    );
\m_axi_arlen[7]_INST_0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF6"
    )
        port map (
      I0 => \m_axi_arlen[7]_0\(3),
      I1 => \m_axi_arlen[7]_INST_0_i_9_0\(3),
      I2 => \m_axi_arlen[7]_INST_0_i_9_0\(4),
      I3 => \m_axi_arlen[7]_INST_0_i_9_0\(5),
      O => \m_axi_arlen[7]_INST_0_i_14_n_0\
    );
\m_axi_arlen[7]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \m_axi_arlen[7]_0\(0),
      I1 => \m_axi_arlen[7]_INST_0_i_9_0\(0),
      I2 => \m_axi_arlen[7]_INST_0_i_9_0\(2),
      I3 => \m_axi_arlen[7]_0\(2),
      I4 => \m_axi_arlen[7]_INST_0_i_9_0\(1),
      I5 => \m_axi_arlen[7]_0\(1),
      O => \m_axi_arlen[7]_INST_0_i_15_n_0\
    );
\m_axi_arlen[7]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \m_axi_arlen[7]_INST_0_i_12_0\(2),
      I1 => \m_axi_arlen[7]_INST_0_i_9_0\(2),
      I2 => \m_axi_arlen[7]_INST_0_i_12_0\(1),
      I3 => \m_axi_arlen[7]_INST_0_i_9_0\(1),
      I4 => \m_axi_arlen[7]_INST_0_i_9_0\(0),
      I5 => \m_axi_arlen[7]_INST_0_i_12_0\(0),
      O => \m_axi_arlen[7]_INST_0_i_16_n_0\
    );
\m_axi_arlen[7]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axi_arlen[7]_0\(6),
      I1 => \m_axi_arsize[0]\(9),
      I2 => \m_axi_arlen[7]_INST_0_i_8_n_0\,
      I3 => \m_axi_arlen[7]_INST_0_i_9_n_0\,
      I4 => \m_axi_arlen[7]_INST_0_i_1_1\(6),
      O => \m_axi_arlen[7]_INST_0_i_2_n_0\
    );
\m_axi_arlen[7]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \m_axi_arlen[7]\(6),
      I1 => split_ongoing,
      I2 => wrap_need_to_split_q,
      O => \m_axi_arlen[7]_INST_0_i_3_n_0\
    );
\m_axi_arlen[7]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4D540D540C44040"
    )
        port map (
      I0 => \m_axi_arlen[4]_INST_0_i_2_n_0\,
      I1 => \m_axi_arlen[6]_INST_0_i_1_n_0\,
      I2 => \m_axi_arlen[7]\(4),
      I3 => \m_axi_arlen[3]_INST_0_i_2_n_0\,
      I4 => \m_axi_arlen[7]\(3),
      I5 => \m_axi_arlen[3]_INST_0_i_1_n_0\,
      O => \m_axi_arlen[7]_INST_0_i_4_n_0\
    );
\m_axi_arlen[7]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \m_axi_arlen[7]\(5),
      I1 => split_ongoing,
      I2 => wrap_need_to_split_q,
      O => \m_axi_arlen[7]_INST_0_i_5_n_0\
    );
\m_axi_arlen[7]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axi_arlen[7]_0\(5),
      I1 => \m_axi_arsize[0]\(9),
      I2 => \m_axi_arlen[7]_INST_0_i_10_n_0\,
      I3 => \m_axi_arlen[7]_INST_0_i_9_n_0\,
      I4 => \m_axi_arlen[7]_INST_0_i_1_1\(5),
      O => \m_axi_arlen[7]_INST_0_i_6_n_0\
    );
\m_axi_arlen[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555FFFF45550000"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => \m_axi_arlen[7]_INST_0_i_1_0\(7),
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      I4 => \m_axi_arlen[7]_INST_0_i_9_n_0\,
      I5 => \m_axi_arlen[7]_INST_0_i_1_1\(7),
      O => \m_axi_arlen[7]_INST_0_i_7_n_0\
    );
\m_axi_arlen[7]_INST_0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => \m_axi_arlen[7]_INST_0_i_1_0\(6),
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      O => \m_axi_arlen[7]_INST_0_i_8_n_0\
    );
\m_axi_arlen[7]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B3B333B3"
    )
        port map (
      I0 => \m_axi_arlen[7]_INST_0_i_11_n_0\,
      I1 => access_is_incr_q,
      I2 => \m_axi_arlen[7]_INST_0_i_12_n_0\,
      I3 => access_is_wrap_q,
      I4 => \m_axi_arlen[6]_INST_0_i_1_n_0\,
      I5 => \m_axi_arlen[7]_INST_0_i_13_n_0\,
      O => \m_axi_arlen[7]_INST_0_i_9_n_0\
    );
\m_axi_arsize[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_axi_arsize[0]\(9),
      I1 => \m_axi_arsize[0]\(0),
      O => \^din\(8)
    );
\m_axi_arsize[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_axi_arsize[0]\(9),
      I1 => \m_axi_arsize[0]\(1),
      O => \^din\(9)
    );
\m_axi_arsize[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \m_axi_arsize[0]\(2),
      I1 => \m_axi_arsize[0]\(9),
      O => \^din\(10)
    );
m_axi_arvalid_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8A88"
    )
        port map (
      I0 => command_ongoing,
      I1 => cmd_push_block,
      I2 => full,
      I3 => m_axi_arvalid_INST_0_i_1_n_0,
      I4 => cmd_empty,
      O => \^command_ongoing_reg\
    );
m_axi_arvalid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axi_arvalid(0),
      I1 => s_axi_rid(0),
      I2 => m_axi_arvalid(2),
      I3 => s_axi_rid(2),
      I4 => s_axi_rid(1),
      I5 => m_axi_arvalid(1),
      O => m_axi_arvalid_INST_0_i_1_n_0
    );
m_axi_rready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => s_axi_rready,
      I1 => s_axi_rvalid_INST_0_i_1_n_0,
      I2 => empty,
      O => m_axi_rready
    );
\queue_id[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^command_ongoing_reg\,
      I1 => cmd_push_block,
      O => \^e\(0)
    );
\s_axi_rdata[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(0),
      I4 => p_1_in(0),
      O => s_axi_rdata(0)
    );
\s_axi_rdata[100]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(100),
      I4 => p_1_in(100),
      O => s_axi_rdata(100)
    );
\s_axi_rdata[101]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(101),
      I4 => p_1_in(101),
      O => s_axi_rdata(101)
    );
\s_axi_rdata[102]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(102),
      I4 => p_1_in(102),
      O => s_axi_rdata(102)
    );
\s_axi_rdata[103]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(103),
      I4 => p_1_in(103),
      O => s_axi_rdata(103)
    );
\s_axi_rdata[104]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(104),
      I4 => p_1_in(104),
      O => s_axi_rdata(104)
    );
\s_axi_rdata[105]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(105),
      I4 => p_1_in(105),
      O => s_axi_rdata(105)
    );
\s_axi_rdata[106]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(106),
      I4 => p_1_in(106),
      O => s_axi_rdata(106)
    );
\s_axi_rdata[107]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(107),
      I4 => p_1_in(107),
      O => s_axi_rdata(107)
    );
\s_axi_rdata[108]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(108),
      I4 => p_1_in(108),
      O => s_axi_rdata(108)
    );
\s_axi_rdata[109]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(109),
      I4 => p_1_in(109),
      O => s_axi_rdata(109)
    );
\s_axi_rdata[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(10),
      I4 => p_1_in(10),
      O => s_axi_rdata(10)
    );
\s_axi_rdata[110]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(110),
      I4 => p_1_in(110),
      O => s_axi_rdata(110)
    );
\s_axi_rdata[111]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(111),
      I4 => p_1_in(111),
      O => s_axi_rdata(111)
    );
\s_axi_rdata[112]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(112),
      I4 => p_1_in(112),
      O => s_axi_rdata(112)
    );
\s_axi_rdata[113]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(113),
      I4 => p_1_in(113),
      O => s_axi_rdata(113)
    );
\s_axi_rdata[114]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(114),
      I4 => p_1_in(114),
      O => s_axi_rdata(114)
    );
\s_axi_rdata[115]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(115),
      I4 => p_1_in(115),
      O => s_axi_rdata(115)
    );
\s_axi_rdata[116]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(116),
      I4 => p_1_in(116),
      O => s_axi_rdata(116)
    );
\s_axi_rdata[117]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(117),
      I4 => p_1_in(117),
      O => s_axi_rdata(117)
    );
\s_axi_rdata[118]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(118),
      I4 => p_1_in(118),
      O => s_axi_rdata(118)
    );
\s_axi_rdata[119]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(119),
      I4 => p_1_in(119),
      O => s_axi_rdata(119)
    );
\s_axi_rdata[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(11),
      I4 => p_1_in(11),
      O => s_axi_rdata(11)
    );
\s_axi_rdata[120]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(120),
      I4 => p_1_in(120),
      O => s_axi_rdata(120)
    );
\s_axi_rdata[121]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(121),
      I4 => p_1_in(121),
      O => s_axi_rdata(121)
    );
\s_axi_rdata[122]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(122),
      I4 => p_1_in(122),
      O => s_axi_rdata(122)
    );
\s_axi_rdata[123]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(123),
      I4 => p_1_in(123),
      O => s_axi_rdata(123)
    );
\s_axi_rdata[124]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(124),
      I4 => p_1_in(124),
      O => s_axi_rdata(124)
    );
\s_axi_rdata[125]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(125),
      I4 => p_1_in(125),
      O => s_axi_rdata(125)
    );
\s_axi_rdata[126]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(126),
      I4 => p_1_in(126),
      O => s_axi_rdata(126)
    );
\s_axi_rdata[127]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(127),
      I4 => p_1_in(127),
      O => s_axi_rdata(127)
    );
\s_axi_rdata[127]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_4_n_0\,
      I1 => \USE_READ.rd_cmd_offset\(4),
      I2 => \s_axi_rdata[511]_INST_0_i_3_n_0\,
      I3 => \s_axi_rdata[511]_INST_0_i_5_n_0\,
      I4 => \USE_READ.rd_cmd_offset\(5),
      O => \s_axi_rdata[127]_INST_0_i_1_n_0\
    );
\s_axi_rdata[127]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999A99956665666A"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_3_n_0\,
      I1 => \USE_READ.rd_cmd_first_word\(4),
      I2 => \USE_READ.rd_cmd_fix\,
      I3 => first_word,
      I4 => \s_axi_rresp[1]_INST_0_i_6_0\(4),
      I5 => \USE_READ.rd_cmd_offset\(4),
      O => \s_axi_rdata[127]_INST_0_i_2_n_0\
    );
\s_axi_rdata[128]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(0),
      I4 => p_1_in(128),
      O => s_axi_rdata(128)
    );
\s_axi_rdata[129]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(1),
      I4 => p_1_in(129),
      O => s_axi_rdata(129)
    );
\s_axi_rdata[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(12),
      I4 => p_1_in(12),
      O => s_axi_rdata(12)
    );
\s_axi_rdata[130]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(2),
      I4 => p_1_in(130),
      O => s_axi_rdata(130)
    );
\s_axi_rdata[131]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(3),
      I4 => p_1_in(131),
      O => s_axi_rdata(131)
    );
\s_axi_rdata[132]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(4),
      I4 => p_1_in(132),
      O => s_axi_rdata(132)
    );
\s_axi_rdata[133]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(5),
      I4 => p_1_in(133),
      O => s_axi_rdata(133)
    );
\s_axi_rdata[134]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(6),
      I4 => p_1_in(134),
      O => s_axi_rdata(134)
    );
\s_axi_rdata[135]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(7),
      I4 => p_1_in(135),
      O => s_axi_rdata(135)
    );
\s_axi_rdata[136]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(8),
      I4 => p_1_in(136),
      O => s_axi_rdata(136)
    );
\s_axi_rdata[137]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(9),
      I4 => p_1_in(137),
      O => s_axi_rdata(137)
    );
\s_axi_rdata[138]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(10),
      I4 => p_1_in(138),
      O => s_axi_rdata(138)
    );
\s_axi_rdata[139]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(11),
      I4 => p_1_in(139),
      O => s_axi_rdata(139)
    );
\s_axi_rdata[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(13),
      I4 => p_1_in(13),
      O => s_axi_rdata(13)
    );
\s_axi_rdata[140]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(12),
      I4 => p_1_in(140),
      O => s_axi_rdata(140)
    );
\s_axi_rdata[141]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(13),
      I4 => p_1_in(141),
      O => s_axi_rdata(141)
    );
\s_axi_rdata[142]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(14),
      I4 => p_1_in(142),
      O => s_axi_rdata(142)
    );
\s_axi_rdata[143]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(15),
      I4 => p_1_in(143),
      O => s_axi_rdata(143)
    );
\s_axi_rdata[144]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(16),
      I4 => p_1_in(144),
      O => s_axi_rdata(144)
    );
\s_axi_rdata[145]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(17),
      I4 => p_1_in(145),
      O => s_axi_rdata(145)
    );
\s_axi_rdata[146]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(18),
      I4 => p_1_in(146),
      O => s_axi_rdata(146)
    );
\s_axi_rdata[147]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(19),
      I4 => p_1_in(147),
      O => s_axi_rdata(147)
    );
\s_axi_rdata[148]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(20),
      I4 => p_1_in(148),
      O => s_axi_rdata(148)
    );
\s_axi_rdata[149]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(21),
      I4 => p_1_in(149),
      O => s_axi_rdata(149)
    );
\s_axi_rdata[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(14),
      I4 => p_1_in(14),
      O => s_axi_rdata(14)
    );
\s_axi_rdata[150]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(22),
      I4 => p_1_in(150),
      O => s_axi_rdata(150)
    );
\s_axi_rdata[151]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(23),
      I4 => p_1_in(151),
      O => s_axi_rdata(151)
    );
\s_axi_rdata[152]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(24),
      I4 => p_1_in(152),
      O => s_axi_rdata(152)
    );
\s_axi_rdata[153]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(25),
      I4 => p_1_in(153),
      O => s_axi_rdata(153)
    );
\s_axi_rdata[154]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(26),
      I4 => p_1_in(154),
      O => s_axi_rdata(154)
    );
\s_axi_rdata[155]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(27),
      I4 => p_1_in(155),
      O => s_axi_rdata(155)
    );
\s_axi_rdata[156]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(28),
      I4 => p_1_in(156),
      O => s_axi_rdata(156)
    );
\s_axi_rdata[157]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(29),
      I4 => p_1_in(157),
      O => s_axi_rdata(157)
    );
\s_axi_rdata[158]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(30),
      I4 => p_1_in(158),
      O => s_axi_rdata(158)
    );
\s_axi_rdata[159]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(31),
      I4 => p_1_in(159),
      O => s_axi_rdata(159)
    );
\s_axi_rdata[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(15),
      I4 => p_1_in(15),
      O => s_axi_rdata(15)
    );
\s_axi_rdata[160]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(32),
      I4 => p_1_in(160),
      O => s_axi_rdata(160)
    );
\s_axi_rdata[161]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(33),
      I4 => p_1_in(161),
      O => s_axi_rdata(161)
    );
\s_axi_rdata[162]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(34),
      I4 => p_1_in(162),
      O => s_axi_rdata(162)
    );
\s_axi_rdata[163]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(35),
      I4 => p_1_in(163),
      O => s_axi_rdata(163)
    );
\s_axi_rdata[164]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(36),
      I4 => p_1_in(164),
      O => s_axi_rdata(164)
    );
\s_axi_rdata[165]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(37),
      I4 => p_1_in(165),
      O => s_axi_rdata(165)
    );
\s_axi_rdata[166]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(38),
      I4 => p_1_in(166),
      O => s_axi_rdata(166)
    );
\s_axi_rdata[167]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(39),
      I4 => p_1_in(167),
      O => s_axi_rdata(167)
    );
\s_axi_rdata[168]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(40),
      I4 => p_1_in(168),
      O => s_axi_rdata(168)
    );
\s_axi_rdata[169]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(41),
      I4 => p_1_in(169),
      O => s_axi_rdata(169)
    );
\s_axi_rdata[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(16),
      I4 => p_1_in(16),
      O => s_axi_rdata(16)
    );
\s_axi_rdata[170]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(42),
      I4 => p_1_in(170),
      O => s_axi_rdata(170)
    );
\s_axi_rdata[171]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(43),
      I4 => p_1_in(171),
      O => s_axi_rdata(171)
    );
\s_axi_rdata[172]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(44),
      I4 => p_1_in(172),
      O => s_axi_rdata(172)
    );
\s_axi_rdata[173]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(45),
      I4 => p_1_in(173),
      O => s_axi_rdata(173)
    );
\s_axi_rdata[174]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(46),
      I4 => p_1_in(174),
      O => s_axi_rdata(174)
    );
\s_axi_rdata[175]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(47),
      I4 => p_1_in(175),
      O => s_axi_rdata(175)
    );
\s_axi_rdata[176]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(48),
      I4 => p_1_in(176),
      O => s_axi_rdata(176)
    );
\s_axi_rdata[177]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(49),
      I4 => p_1_in(177),
      O => s_axi_rdata(177)
    );
\s_axi_rdata[178]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(50),
      I4 => p_1_in(178),
      O => s_axi_rdata(178)
    );
\s_axi_rdata[179]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(51),
      I4 => p_1_in(179),
      O => s_axi_rdata(179)
    );
\s_axi_rdata[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(17),
      I4 => p_1_in(17),
      O => s_axi_rdata(17)
    );
\s_axi_rdata[180]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(52),
      I4 => p_1_in(180),
      O => s_axi_rdata(180)
    );
\s_axi_rdata[181]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(53),
      I4 => p_1_in(181),
      O => s_axi_rdata(181)
    );
\s_axi_rdata[182]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(54),
      I4 => p_1_in(182),
      O => s_axi_rdata(182)
    );
\s_axi_rdata[183]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(55),
      I4 => p_1_in(183),
      O => s_axi_rdata(183)
    );
\s_axi_rdata[184]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(56),
      I4 => p_1_in(184),
      O => s_axi_rdata(184)
    );
\s_axi_rdata[185]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(57),
      I4 => p_1_in(185),
      O => s_axi_rdata(185)
    );
\s_axi_rdata[186]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(58),
      I4 => p_1_in(186),
      O => s_axi_rdata(186)
    );
\s_axi_rdata[187]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(59),
      I4 => p_1_in(187),
      O => s_axi_rdata(187)
    );
\s_axi_rdata[188]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(60),
      I4 => p_1_in(188),
      O => s_axi_rdata(188)
    );
\s_axi_rdata[189]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(61),
      I4 => p_1_in(189),
      O => s_axi_rdata(189)
    );
\s_axi_rdata[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(18),
      I4 => p_1_in(18),
      O => s_axi_rdata(18)
    );
\s_axi_rdata[190]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(62),
      I4 => p_1_in(190),
      O => s_axi_rdata(190)
    );
\s_axi_rdata[191]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(63),
      I4 => p_1_in(191),
      O => s_axi_rdata(191)
    );
\s_axi_rdata[192]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(64),
      I4 => p_1_in(192),
      O => s_axi_rdata(192)
    );
\s_axi_rdata[193]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(65),
      I4 => p_1_in(193),
      O => s_axi_rdata(193)
    );
\s_axi_rdata[194]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(66),
      I4 => p_1_in(194),
      O => s_axi_rdata(194)
    );
\s_axi_rdata[195]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(67),
      I4 => p_1_in(195),
      O => s_axi_rdata(195)
    );
\s_axi_rdata[196]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(68),
      I4 => p_1_in(196),
      O => s_axi_rdata(196)
    );
\s_axi_rdata[197]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(69),
      I4 => p_1_in(197),
      O => s_axi_rdata(197)
    );
\s_axi_rdata[198]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(70),
      I4 => p_1_in(198),
      O => s_axi_rdata(198)
    );
\s_axi_rdata[199]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(71),
      I4 => p_1_in(199),
      O => s_axi_rdata(199)
    );
\s_axi_rdata[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(19),
      I4 => p_1_in(19),
      O => s_axi_rdata(19)
    );
\s_axi_rdata[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(1),
      I4 => p_1_in(1),
      O => s_axi_rdata(1)
    );
\s_axi_rdata[200]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(72),
      I4 => p_1_in(200),
      O => s_axi_rdata(200)
    );
\s_axi_rdata[201]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(73),
      I4 => p_1_in(201),
      O => s_axi_rdata(201)
    );
\s_axi_rdata[202]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(74),
      I4 => p_1_in(202),
      O => s_axi_rdata(202)
    );
\s_axi_rdata[203]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(75),
      I4 => p_1_in(203),
      O => s_axi_rdata(203)
    );
\s_axi_rdata[204]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(76),
      I4 => p_1_in(204),
      O => s_axi_rdata(204)
    );
\s_axi_rdata[205]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(77),
      I4 => p_1_in(205),
      O => s_axi_rdata(205)
    );
\s_axi_rdata[206]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(78),
      I4 => p_1_in(206),
      O => s_axi_rdata(206)
    );
\s_axi_rdata[207]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(79),
      I4 => p_1_in(207),
      O => s_axi_rdata(207)
    );
\s_axi_rdata[208]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(80),
      I4 => p_1_in(208),
      O => s_axi_rdata(208)
    );
\s_axi_rdata[209]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(81),
      I4 => p_1_in(209),
      O => s_axi_rdata(209)
    );
\s_axi_rdata[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(20),
      I4 => p_1_in(20),
      O => s_axi_rdata(20)
    );
\s_axi_rdata[210]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(82),
      I4 => p_1_in(210),
      O => s_axi_rdata(210)
    );
\s_axi_rdata[211]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(83),
      I4 => p_1_in(211),
      O => s_axi_rdata(211)
    );
\s_axi_rdata[212]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(84),
      I4 => p_1_in(212),
      O => s_axi_rdata(212)
    );
\s_axi_rdata[213]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(85),
      I4 => p_1_in(213),
      O => s_axi_rdata(213)
    );
\s_axi_rdata[214]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(86),
      I4 => p_1_in(214),
      O => s_axi_rdata(214)
    );
\s_axi_rdata[215]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(87),
      I4 => p_1_in(215),
      O => s_axi_rdata(215)
    );
\s_axi_rdata[216]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(88),
      I4 => p_1_in(216),
      O => s_axi_rdata(216)
    );
\s_axi_rdata[217]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(89),
      I4 => p_1_in(217),
      O => s_axi_rdata(217)
    );
\s_axi_rdata[218]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(90),
      I4 => p_1_in(218),
      O => s_axi_rdata(218)
    );
\s_axi_rdata[219]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(91),
      I4 => p_1_in(219),
      O => s_axi_rdata(219)
    );
\s_axi_rdata[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(21),
      I4 => p_1_in(21),
      O => s_axi_rdata(21)
    );
\s_axi_rdata[220]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(92),
      I4 => p_1_in(220),
      O => s_axi_rdata(220)
    );
\s_axi_rdata[221]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(93),
      I4 => p_1_in(221),
      O => s_axi_rdata(221)
    );
\s_axi_rdata[222]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(94),
      I4 => p_1_in(222),
      O => s_axi_rdata(222)
    );
\s_axi_rdata[223]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(95),
      I4 => p_1_in(223),
      O => s_axi_rdata(223)
    );
\s_axi_rdata[224]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(96),
      I4 => p_1_in(224),
      O => s_axi_rdata(224)
    );
\s_axi_rdata[225]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(97),
      I4 => p_1_in(225),
      O => s_axi_rdata(225)
    );
\s_axi_rdata[226]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(98),
      I4 => p_1_in(226),
      O => s_axi_rdata(226)
    );
\s_axi_rdata[227]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(99),
      I4 => p_1_in(227),
      O => s_axi_rdata(227)
    );
\s_axi_rdata[228]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(100),
      I4 => p_1_in(228),
      O => s_axi_rdata(228)
    );
\s_axi_rdata[229]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(101),
      I4 => p_1_in(229),
      O => s_axi_rdata(229)
    );
\s_axi_rdata[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(22),
      I4 => p_1_in(22),
      O => s_axi_rdata(22)
    );
\s_axi_rdata[230]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(102),
      I4 => p_1_in(230),
      O => s_axi_rdata(230)
    );
\s_axi_rdata[231]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(103),
      I4 => p_1_in(231),
      O => s_axi_rdata(231)
    );
\s_axi_rdata[232]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(104),
      I4 => p_1_in(232),
      O => s_axi_rdata(232)
    );
\s_axi_rdata[233]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(105),
      I4 => p_1_in(233),
      O => s_axi_rdata(233)
    );
\s_axi_rdata[234]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(106),
      I4 => p_1_in(234),
      O => s_axi_rdata(234)
    );
\s_axi_rdata[235]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(107),
      I4 => p_1_in(235),
      O => s_axi_rdata(235)
    );
\s_axi_rdata[236]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(108),
      I4 => p_1_in(236),
      O => s_axi_rdata(236)
    );
\s_axi_rdata[237]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(109),
      I4 => p_1_in(237),
      O => s_axi_rdata(237)
    );
\s_axi_rdata[238]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(110),
      I4 => p_1_in(238),
      O => s_axi_rdata(238)
    );
\s_axi_rdata[239]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(111),
      I4 => p_1_in(239),
      O => s_axi_rdata(239)
    );
\s_axi_rdata[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(23),
      I4 => p_1_in(23),
      O => s_axi_rdata(23)
    );
\s_axi_rdata[240]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(112),
      I4 => p_1_in(240),
      O => s_axi_rdata(240)
    );
\s_axi_rdata[241]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(113),
      I4 => p_1_in(241),
      O => s_axi_rdata(241)
    );
\s_axi_rdata[242]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(114),
      I4 => p_1_in(242),
      O => s_axi_rdata(242)
    );
\s_axi_rdata[243]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(115),
      I4 => p_1_in(243),
      O => s_axi_rdata(243)
    );
\s_axi_rdata[244]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(116),
      I4 => p_1_in(244),
      O => s_axi_rdata(244)
    );
\s_axi_rdata[245]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(117),
      I4 => p_1_in(245),
      O => s_axi_rdata(245)
    );
\s_axi_rdata[246]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(118),
      I4 => p_1_in(246),
      O => s_axi_rdata(246)
    );
\s_axi_rdata[247]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(119),
      I4 => p_1_in(247),
      O => s_axi_rdata(247)
    );
\s_axi_rdata[248]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(120),
      I4 => p_1_in(248),
      O => s_axi_rdata(248)
    );
\s_axi_rdata[249]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(121),
      I4 => p_1_in(249),
      O => s_axi_rdata(249)
    );
\s_axi_rdata[24]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(24),
      I4 => p_1_in(24),
      O => s_axi_rdata(24)
    );
\s_axi_rdata[250]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(122),
      I4 => p_1_in(250),
      O => s_axi_rdata(250)
    );
\s_axi_rdata[251]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(123),
      I4 => p_1_in(251),
      O => s_axi_rdata(251)
    );
\s_axi_rdata[252]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(124),
      I4 => p_1_in(252),
      O => s_axi_rdata(252)
    );
\s_axi_rdata[253]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(125),
      I4 => p_1_in(253),
      O => s_axi_rdata(253)
    );
\s_axi_rdata[254]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(126),
      I4 => p_1_in(254),
      O => s_axi_rdata(254)
    );
\s_axi_rdata[255]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \s_axi_rdata[255]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[255]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(127),
      I4 => p_1_in(255),
      O => s_axi_rdata(255)
    );
\s_axi_rdata[255]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_4_n_0\,
      I1 => \USE_READ.rd_cmd_offset\(4),
      I2 => \s_axi_rdata[511]_INST_0_i_3_n_0\,
      I3 => \s_axi_rdata[511]_INST_0_i_5_n_0\,
      I4 => \USE_READ.rd_cmd_offset\(5),
      O => \s_axi_rdata[255]_INST_0_i_1_n_0\
    );
\s_axi_rdata[255]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999A99956665666A"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_3_n_0\,
      I1 => \USE_READ.rd_cmd_first_word\(4),
      I2 => \USE_READ.rd_cmd_fix\,
      I3 => first_word,
      I4 => \s_axi_rresp[1]_INST_0_i_6_0\(4),
      I5 => \USE_READ.rd_cmd_offset\(4),
      O => \s_axi_rdata[255]_INST_0_i_2_n_0\
    );
\s_axi_rdata[256]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(0),
      I4 => p_1_in(256),
      O => s_axi_rdata(256)
    );
\s_axi_rdata[257]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(1),
      I4 => p_1_in(257),
      O => s_axi_rdata(257)
    );
\s_axi_rdata[258]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(2),
      I4 => p_1_in(258),
      O => s_axi_rdata(258)
    );
\s_axi_rdata[259]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(3),
      I4 => p_1_in(259),
      O => s_axi_rdata(259)
    );
\s_axi_rdata[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(25),
      I4 => p_1_in(25),
      O => s_axi_rdata(25)
    );
\s_axi_rdata[260]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(4),
      I4 => p_1_in(260),
      O => s_axi_rdata(260)
    );
\s_axi_rdata[261]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(5),
      I4 => p_1_in(261),
      O => s_axi_rdata(261)
    );
\s_axi_rdata[262]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(6),
      I4 => p_1_in(262),
      O => s_axi_rdata(262)
    );
\s_axi_rdata[263]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(7),
      I4 => p_1_in(263),
      O => s_axi_rdata(263)
    );
\s_axi_rdata[264]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(8),
      I4 => p_1_in(264),
      O => s_axi_rdata(264)
    );
\s_axi_rdata[265]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(9),
      I4 => p_1_in(265),
      O => s_axi_rdata(265)
    );
\s_axi_rdata[266]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(10),
      I4 => p_1_in(266),
      O => s_axi_rdata(266)
    );
\s_axi_rdata[267]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(11),
      I4 => p_1_in(267),
      O => s_axi_rdata(267)
    );
\s_axi_rdata[268]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(12),
      I4 => p_1_in(268),
      O => s_axi_rdata(268)
    );
\s_axi_rdata[269]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(13),
      I4 => p_1_in(269),
      O => s_axi_rdata(269)
    );
\s_axi_rdata[26]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(26),
      I4 => p_1_in(26),
      O => s_axi_rdata(26)
    );
\s_axi_rdata[270]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(14),
      I4 => p_1_in(270),
      O => s_axi_rdata(270)
    );
\s_axi_rdata[271]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(15),
      I4 => p_1_in(271),
      O => s_axi_rdata(271)
    );
\s_axi_rdata[272]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(16),
      I4 => p_1_in(272),
      O => s_axi_rdata(272)
    );
\s_axi_rdata[273]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(17),
      I4 => p_1_in(273),
      O => s_axi_rdata(273)
    );
\s_axi_rdata[274]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(18),
      I4 => p_1_in(274),
      O => s_axi_rdata(274)
    );
\s_axi_rdata[275]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(19),
      I4 => p_1_in(275),
      O => s_axi_rdata(275)
    );
\s_axi_rdata[276]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(20),
      I4 => p_1_in(276),
      O => s_axi_rdata(276)
    );
\s_axi_rdata[277]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(21),
      I4 => p_1_in(277),
      O => s_axi_rdata(277)
    );
\s_axi_rdata[278]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(22),
      I4 => p_1_in(278),
      O => s_axi_rdata(278)
    );
\s_axi_rdata[279]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(23),
      I4 => p_1_in(279),
      O => s_axi_rdata(279)
    );
\s_axi_rdata[27]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(27),
      I4 => p_1_in(27),
      O => s_axi_rdata(27)
    );
\s_axi_rdata[280]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(24),
      I4 => p_1_in(280),
      O => s_axi_rdata(280)
    );
\s_axi_rdata[281]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(25),
      I4 => p_1_in(281),
      O => s_axi_rdata(281)
    );
\s_axi_rdata[282]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(26),
      I4 => p_1_in(282),
      O => s_axi_rdata(282)
    );
\s_axi_rdata[283]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(27),
      I4 => p_1_in(283),
      O => s_axi_rdata(283)
    );
\s_axi_rdata[284]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(28),
      I4 => p_1_in(284),
      O => s_axi_rdata(284)
    );
\s_axi_rdata[285]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(29),
      I4 => p_1_in(285),
      O => s_axi_rdata(285)
    );
\s_axi_rdata[286]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(30),
      I4 => p_1_in(286),
      O => s_axi_rdata(286)
    );
\s_axi_rdata[287]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(31),
      I4 => p_1_in(287),
      O => s_axi_rdata(287)
    );
\s_axi_rdata[288]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(32),
      I4 => p_1_in(288),
      O => s_axi_rdata(288)
    );
\s_axi_rdata[289]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(33),
      I4 => p_1_in(289),
      O => s_axi_rdata(289)
    );
\s_axi_rdata[28]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(28),
      I4 => p_1_in(28),
      O => s_axi_rdata(28)
    );
\s_axi_rdata[290]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(34),
      I4 => p_1_in(290),
      O => s_axi_rdata(290)
    );
\s_axi_rdata[291]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(35),
      I4 => p_1_in(291),
      O => s_axi_rdata(291)
    );
\s_axi_rdata[292]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(36),
      I4 => p_1_in(292),
      O => s_axi_rdata(292)
    );
\s_axi_rdata[293]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(37),
      I4 => p_1_in(293),
      O => s_axi_rdata(293)
    );
\s_axi_rdata[294]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(38),
      I4 => p_1_in(294),
      O => s_axi_rdata(294)
    );
\s_axi_rdata[295]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(39),
      I4 => p_1_in(295),
      O => s_axi_rdata(295)
    );
\s_axi_rdata[296]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(40),
      I4 => p_1_in(296),
      O => s_axi_rdata(296)
    );
\s_axi_rdata[297]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(41),
      I4 => p_1_in(297),
      O => s_axi_rdata(297)
    );
\s_axi_rdata[298]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(42),
      I4 => p_1_in(298),
      O => s_axi_rdata(298)
    );
\s_axi_rdata[299]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(43),
      I4 => p_1_in(299),
      O => s_axi_rdata(299)
    );
\s_axi_rdata[29]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(29),
      I4 => p_1_in(29),
      O => s_axi_rdata(29)
    );
\s_axi_rdata[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(2),
      I4 => p_1_in(2),
      O => s_axi_rdata(2)
    );
\s_axi_rdata[300]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(44),
      I4 => p_1_in(300),
      O => s_axi_rdata(300)
    );
\s_axi_rdata[301]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(45),
      I4 => p_1_in(301),
      O => s_axi_rdata(301)
    );
\s_axi_rdata[302]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(46),
      I4 => p_1_in(302),
      O => s_axi_rdata(302)
    );
\s_axi_rdata[303]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(47),
      I4 => p_1_in(303),
      O => s_axi_rdata(303)
    );
\s_axi_rdata[304]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(48),
      I4 => p_1_in(304),
      O => s_axi_rdata(304)
    );
\s_axi_rdata[305]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(49),
      I4 => p_1_in(305),
      O => s_axi_rdata(305)
    );
\s_axi_rdata[306]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(50),
      I4 => p_1_in(306),
      O => s_axi_rdata(306)
    );
\s_axi_rdata[307]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(51),
      I4 => p_1_in(307),
      O => s_axi_rdata(307)
    );
\s_axi_rdata[308]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(52),
      I4 => p_1_in(308),
      O => s_axi_rdata(308)
    );
\s_axi_rdata[309]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(53),
      I4 => p_1_in(309),
      O => s_axi_rdata(309)
    );
\s_axi_rdata[30]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(30),
      I4 => p_1_in(30),
      O => s_axi_rdata(30)
    );
\s_axi_rdata[310]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(54),
      I4 => p_1_in(310),
      O => s_axi_rdata(310)
    );
\s_axi_rdata[311]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(55),
      I4 => p_1_in(311),
      O => s_axi_rdata(311)
    );
\s_axi_rdata[312]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(56),
      I4 => p_1_in(312),
      O => s_axi_rdata(312)
    );
\s_axi_rdata[313]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(57),
      I4 => p_1_in(313),
      O => s_axi_rdata(313)
    );
\s_axi_rdata[314]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(58),
      I4 => p_1_in(314),
      O => s_axi_rdata(314)
    );
\s_axi_rdata[315]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(59),
      I4 => p_1_in(315),
      O => s_axi_rdata(315)
    );
\s_axi_rdata[316]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(60),
      I4 => p_1_in(316),
      O => s_axi_rdata(316)
    );
\s_axi_rdata[317]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(61),
      I4 => p_1_in(317),
      O => s_axi_rdata(317)
    );
\s_axi_rdata[318]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(62),
      I4 => p_1_in(318),
      O => s_axi_rdata(318)
    );
\s_axi_rdata[319]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(63),
      I4 => p_1_in(319),
      O => s_axi_rdata(319)
    );
\s_axi_rdata[31]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(31),
      I4 => p_1_in(31),
      O => s_axi_rdata(31)
    );
\s_axi_rdata[320]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(64),
      I4 => p_1_in(320),
      O => s_axi_rdata(320)
    );
\s_axi_rdata[321]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(65),
      I4 => p_1_in(321),
      O => s_axi_rdata(321)
    );
\s_axi_rdata[322]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(66),
      I4 => p_1_in(322),
      O => s_axi_rdata(322)
    );
\s_axi_rdata[323]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(67),
      I4 => p_1_in(323),
      O => s_axi_rdata(323)
    );
\s_axi_rdata[324]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(68),
      I4 => p_1_in(324),
      O => s_axi_rdata(324)
    );
\s_axi_rdata[325]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(69),
      I4 => p_1_in(325),
      O => s_axi_rdata(325)
    );
\s_axi_rdata[326]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(70),
      I4 => p_1_in(326),
      O => s_axi_rdata(326)
    );
\s_axi_rdata[327]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(71),
      I4 => p_1_in(327),
      O => s_axi_rdata(327)
    );
\s_axi_rdata[328]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(72),
      I4 => p_1_in(328),
      O => s_axi_rdata(328)
    );
\s_axi_rdata[329]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(73),
      I4 => p_1_in(329),
      O => s_axi_rdata(329)
    );
\s_axi_rdata[32]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(32),
      I4 => p_1_in(32),
      O => s_axi_rdata(32)
    );
\s_axi_rdata[330]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(74),
      I4 => p_1_in(330),
      O => s_axi_rdata(330)
    );
\s_axi_rdata[331]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(75),
      I4 => p_1_in(331),
      O => s_axi_rdata(331)
    );
\s_axi_rdata[332]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(76),
      I4 => p_1_in(332),
      O => s_axi_rdata(332)
    );
\s_axi_rdata[333]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(77),
      I4 => p_1_in(333),
      O => s_axi_rdata(333)
    );
\s_axi_rdata[334]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(78),
      I4 => p_1_in(334),
      O => s_axi_rdata(334)
    );
\s_axi_rdata[335]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(79),
      I4 => p_1_in(335),
      O => s_axi_rdata(335)
    );
\s_axi_rdata[336]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(80),
      I4 => p_1_in(336),
      O => s_axi_rdata(336)
    );
\s_axi_rdata[337]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(81),
      I4 => p_1_in(337),
      O => s_axi_rdata(337)
    );
\s_axi_rdata[338]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(82),
      I4 => p_1_in(338),
      O => s_axi_rdata(338)
    );
\s_axi_rdata[339]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(83),
      I4 => p_1_in(339),
      O => s_axi_rdata(339)
    );
\s_axi_rdata[33]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(33),
      I4 => p_1_in(33),
      O => s_axi_rdata(33)
    );
\s_axi_rdata[340]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(84),
      I4 => p_1_in(340),
      O => s_axi_rdata(340)
    );
\s_axi_rdata[341]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(85),
      I4 => p_1_in(341),
      O => s_axi_rdata(341)
    );
\s_axi_rdata[342]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(86),
      I4 => p_1_in(342),
      O => s_axi_rdata(342)
    );
\s_axi_rdata[343]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(87),
      I4 => p_1_in(343),
      O => s_axi_rdata(343)
    );
\s_axi_rdata[344]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(88),
      I4 => p_1_in(344),
      O => s_axi_rdata(344)
    );
\s_axi_rdata[345]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(89),
      I4 => p_1_in(345),
      O => s_axi_rdata(345)
    );
\s_axi_rdata[346]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(90),
      I4 => p_1_in(346),
      O => s_axi_rdata(346)
    );
\s_axi_rdata[347]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(91),
      I4 => p_1_in(347),
      O => s_axi_rdata(347)
    );
\s_axi_rdata[348]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(92),
      I4 => p_1_in(348),
      O => s_axi_rdata(348)
    );
\s_axi_rdata[349]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(93),
      I4 => p_1_in(349),
      O => s_axi_rdata(349)
    );
\s_axi_rdata[34]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(34),
      I4 => p_1_in(34),
      O => s_axi_rdata(34)
    );
\s_axi_rdata[350]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(94),
      I4 => p_1_in(350),
      O => s_axi_rdata(350)
    );
\s_axi_rdata[351]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(95),
      I4 => p_1_in(351),
      O => s_axi_rdata(351)
    );
\s_axi_rdata[352]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(96),
      I4 => p_1_in(352),
      O => s_axi_rdata(352)
    );
\s_axi_rdata[353]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(97),
      I4 => p_1_in(353),
      O => s_axi_rdata(353)
    );
\s_axi_rdata[354]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(98),
      I4 => p_1_in(354),
      O => s_axi_rdata(354)
    );
\s_axi_rdata[355]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(99),
      I4 => p_1_in(355),
      O => s_axi_rdata(355)
    );
\s_axi_rdata[356]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(100),
      I4 => p_1_in(356),
      O => s_axi_rdata(356)
    );
\s_axi_rdata[357]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(101),
      I4 => p_1_in(357),
      O => s_axi_rdata(357)
    );
\s_axi_rdata[358]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(102),
      I4 => p_1_in(358),
      O => s_axi_rdata(358)
    );
\s_axi_rdata[359]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(103),
      I4 => p_1_in(359),
      O => s_axi_rdata(359)
    );
\s_axi_rdata[35]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(35),
      I4 => p_1_in(35),
      O => s_axi_rdata(35)
    );
\s_axi_rdata[360]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(104),
      I4 => p_1_in(360),
      O => s_axi_rdata(360)
    );
\s_axi_rdata[361]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(105),
      I4 => p_1_in(361),
      O => s_axi_rdata(361)
    );
\s_axi_rdata[362]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(106),
      I4 => p_1_in(362),
      O => s_axi_rdata(362)
    );
\s_axi_rdata[363]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(107),
      I4 => p_1_in(363),
      O => s_axi_rdata(363)
    );
\s_axi_rdata[364]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(108),
      I4 => p_1_in(364),
      O => s_axi_rdata(364)
    );
\s_axi_rdata[365]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(109),
      I4 => p_1_in(365),
      O => s_axi_rdata(365)
    );
\s_axi_rdata[366]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(110),
      I4 => p_1_in(366),
      O => s_axi_rdata(366)
    );
\s_axi_rdata[367]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(111),
      I4 => p_1_in(367),
      O => s_axi_rdata(367)
    );
\s_axi_rdata[368]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(112),
      I4 => p_1_in(368),
      O => s_axi_rdata(368)
    );
\s_axi_rdata[369]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(113),
      I4 => p_1_in(369),
      O => s_axi_rdata(369)
    );
\s_axi_rdata[36]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(36),
      I4 => p_1_in(36),
      O => s_axi_rdata(36)
    );
\s_axi_rdata[370]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(114),
      I4 => p_1_in(370),
      O => s_axi_rdata(370)
    );
\s_axi_rdata[371]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(115),
      I4 => p_1_in(371),
      O => s_axi_rdata(371)
    );
\s_axi_rdata[372]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(116),
      I4 => p_1_in(372),
      O => s_axi_rdata(372)
    );
\s_axi_rdata[373]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(117),
      I4 => p_1_in(373),
      O => s_axi_rdata(373)
    );
\s_axi_rdata[374]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(118),
      I4 => p_1_in(374),
      O => s_axi_rdata(374)
    );
\s_axi_rdata[375]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(119),
      I4 => p_1_in(375),
      O => s_axi_rdata(375)
    );
\s_axi_rdata[376]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(120),
      I4 => p_1_in(376),
      O => s_axi_rdata(376)
    );
\s_axi_rdata[377]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(121),
      I4 => p_1_in(377),
      O => s_axi_rdata(377)
    );
\s_axi_rdata[378]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(122),
      I4 => p_1_in(378),
      O => s_axi_rdata(378)
    );
\s_axi_rdata[379]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(123),
      I4 => p_1_in(379),
      O => s_axi_rdata(379)
    );
\s_axi_rdata[37]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(37),
      I4 => p_1_in(37),
      O => s_axi_rdata(37)
    );
\s_axi_rdata[380]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(124),
      I4 => p_1_in(380),
      O => s_axi_rdata(380)
    );
\s_axi_rdata[381]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(125),
      I4 => p_1_in(381),
      O => s_axi_rdata(381)
    );
\s_axi_rdata[382]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(126),
      I4 => p_1_in(382),
      O => s_axi_rdata(382)
    );
\s_axi_rdata[383]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0EF100"
    )
        port map (
      I0 => \s_axi_rdata[383]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[383]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(127),
      I4 => p_1_in(383),
      O => s_axi_rdata(383)
    );
\s_axi_rdata[383]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999A99956665666A"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_3_n_0\,
      I1 => \USE_READ.rd_cmd_first_word\(4),
      I2 => \USE_READ.rd_cmd_fix\,
      I3 => first_word,
      I4 => \s_axi_rresp[1]_INST_0_i_6_0\(4),
      I5 => \USE_READ.rd_cmd_offset\(4),
      O => \s_axi_rdata[383]_INST_0_i_1_n_0\
    );
\s_axi_rdata[383]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_4_n_0\,
      I1 => \USE_READ.rd_cmd_offset\(4),
      I2 => \s_axi_rdata[511]_INST_0_i_3_n_0\,
      I3 => \s_axi_rdata[511]_INST_0_i_5_n_0\,
      I4 => \USE_READ.rd_cmd_offset\(5),
      O => \s_axi_rdata[383]_INST_0_i_2_n_0\
    );
\s_axi_rdata[384]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(384),
      I4 => m_axi_rdata(0),
      O => s_axi_rdata(384)
    );
\s_axi_rdata[385]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(385),
      I4 => m_axi_rdata(1),
      O => s_axi_rdata(385)
    );
\s_axi_rdata[386]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(386),
      I4 => m_axi_rdata(2),
      O => s_axi_rdata(386)
    );
\s_axi_rdata[387]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(387),
      I4 => m_axi_rdata(3),
      O => s_axi_rdata(387)
    );
\s_axi_rdata[388]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(388),
      I4 => m_axi_rdata(4),
      O => s_axi_rdata(388)
    );
\s_axi_rdata[389]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(389),
      I4 => m_axi_rdata(5),
      O => s_axi_rdata(389)
    );
\s_axi_rdata[38]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(38),
      I4 => p_1_in(38),
      O => s_axi_rdata(38)
    );
\s_axi_rdata[390]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(390),
      I4 => m_axi_rdata(6),
      O => s_axi_rdata(390)
    );
\s_axi_rdata[391]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(391),
      I4 => m_axi_rdata(7),
      O => s_axi_rdata(391)
    );
\s_axi_rdata[392]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(392),
      I4 => m_axi_rdata(8),
      O => s_axi_rdata(392)
    );
\s_axi_rdata[393]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(393),
      I4 => m_axi_rdata(9),
      O => s_axi_rdata(393)
    );
\s_axi_rdata[394]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(394),
      I4 => m_axi_rdata(10),
      O => s_axi_rdata(394)
    );
\s_axi_rdata[395]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(395),
      I4 => m_axi_rdata(11),
      O => s_axi_rdata(395)
    );
\s_axi_rdata[396]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(396),
      I4 => m_axi_rdata(12),
      O => s_axi_rdata(396)
    );
\s_axi_rdata[397]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(397),
      I4 => m_axi_rdata(13),
      O => s_axi_rdata(397)
    );
\s_axi_rdata[398]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(398),
      I4 => m_axi_rdata(14),
      O => s_axi_rdata(398)
    );
\s_axi_rdata[399]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(399),
      I4 => m_axi_rdata(15),
      O => s_axi_rdata(399)
    );
\s_axi_rdata[39]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(39),
      I4 => p_1_in(39),
      O => s_axi_rdata(39)
    );
\s_axi_rdata[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(3),
      I4 => p_1_in(3),
      O => s_axi_rdata(3)
    );
\s_axi_rdata[400]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(400),
      I4 => m_axi_rdata(16),
      O => s_axi_rdata(400)
    );
\s_axi_rdata[401]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(401),
      I4 => m_axi_rdata(17),
      O => s_axi_rdata(401)
    );
\s_axi_rdata[402]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(402),
      I4 => m_axi_rdata(18),
      O => s_axi_rdata(402)
    );
\s_axi_rdata[403]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(403),
      I4 => m_axi_rdata(19),
      O => s_axi_rdata(403)
    );
\s_axi_rdata[404]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(404),
      I4 => m_axi_rdata(20),
      O => s_axi_rdata(404)
    );
\s_axi_rdata[405]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(405),
      I4 => m_axi_rdata(21),
      O => s_axi_rdata(405)
    );
\s_axi_rdata[406]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(406),
      I4 => m_axi_rdata(22),
      O => s_axi_rdata(406)
    );
\s_axi_rdata[407]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(407),
      I4 => m_axi_rdata(23),
      O => s_axi_rdata(407)
    );
\s_axi_rdata[408]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(408),
      I4 => m_axi_rdata(24),
      O => s_axi_rdata(408)
    );
\s_axi_rdata[409]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(409),
      I4 => m_axi_rdata(25),
      O => s_axi_rdata(409)
    );
\s_axi_rdata[40]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(40),
      I4 => p_1_in(40),
      O => s_axi_rdata(40)
    );
\s_axi_rdata[410]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(410),
      I4 => m_axi_rdata(26),
      O => s_axi_rdata(410)
    );
\s_axi_rdata[411]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(411),
      I4 => m_axi_rdata(27),
      O => s_axi_rdata(411)
    );
\s_axi_rdata[412]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(412),
      I4 => m_axi_rdata(28),
      O => s_axi_rdata(412)
    );
\s_axi_rdata[413]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(413),
      I4 => m_axi_rdata(29),
      O => s_axi_rdata(413)
    );
\s_axi_rdata[414]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(414),
      I4 => m_axi_rdata(30),
      O => s_axi_rdata(414)
    );
\s_axi_rdata[415]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(415),
      I4 => m_axi_rdata(31),
      O => s_axi_rdata(415)
    );
\s_axi_rdata[416]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(416),
      I4 => m_axi_rdata(32),
      O => s_axi_rdata(416)
    );
\s_axi_rdata[417]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(417),
      I4 => m_axi_rdata(33),
      O => s_axi_rdata(417)
    );
\s_axi_rdata[418]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(418),
      I4 => m_axi_rdata(34),
      O => s_axi_rdata(418)
    );
\s_axi_rdata[419]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(419),
      I4 => m_axi_rdata(35),
      O => s_axi_rdata(419)
    );
\s_axi_rdata[41]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(41),
      I4 => p_1_in(41),
      O => s_axi_rdata(41)
    );
\s_axi_rdata[420]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(420),
      I4 => m_axi_rdata(36),
      O => s_axi_rdata(420)
    );
\s_axi_rdata[421]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(421),
      I4 => m_axi_rdata(37),
      O => s_axi_rdata(421)
    );
\s_axi_rdata[422]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(422),
      I4 => m_axi_rdata(38),
      O => s_axi_rdata(422)
    );
\s_axi_rdata[423]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(423),
      I4 => m_axi_rdata(39),
      O => s_axi_rdata(423)
    );
\s_axi_rdata[424]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(424),
      I4 => m_axi_rdata(40),
      O => s_axi_rdata(424)
    );
\s_axi_rdata[425]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(425),
      I4 => m_axi_rdata(41),
      O => s_axi_rdata(425)
    );
\s_axi_rdata[426]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(426),
      I4 => m_axi_rdata(42),
      O => s_axi_rdata(426)
    );
\s_axi_rdata[427]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(427),
      I4 => m_axi_rdata(43),
      O => s_axi_rdata(427)
    );
\s_axi_rdata[428]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(428),
      I4 => m_axi_rdata(44),
      O => s_axi_rdata(428)
    );
\s_axi_rdata[429]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(429),
      I4 => m_axi_rdata(45),
      O => s_axi_rdata(429)
    );
\s_axi_rdata[42]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(42),
      I4 => p_1_in(42),
      O => s_axi_rdata(42)
    );
\s_axi_rdata[430]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(430),
      I4 => m_axi_rdata(46),
      O => s_axi_rdata(430)
    );
\s_axi_rdata[431]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(431),
      I4 => m_axi_rdata(47),
      O => s_axi_rdata(431)
    );
\s_axi_rdata[432]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(432),
      I4 => m_axi_rdata(48),
      O => s_axi_rdata(432)
    );
\s_axi_rdata[433]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(433),
      I4 => m_axi_rdata(49),
      O => s_axi_rdata(433)
    );
\s_axi_rdata[434]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(434),
      I4 => m_axi_rdata(50),
      O => s_axi_rdata(434)
    );
\s_axi_rdata[435]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(435),
      I4 => m_axi_rdata(51),
      O => s_axi_rdata(435)
    );
\s_axi_rdata[436]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(436),
      I4 => m_axi_rdata(52),
      O => s_axi_rdata(436)
    );
\s_axi_rdata[437]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(437),
      I4 => m_axi_rdata(53),
      O => s_axi_rdata(437)
    );
\s_axi_rdata[438]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(438),
      I4 => m_axi_rdata(54),
      O => s_axi_rdata(438)
    );
\s_axi_rdata[439]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(439),
      I4 => m_axi_rdata(55),
      O => s_axi_rdata(439)
    );
\s_axi_rdata[43]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(43),
      I4 => p_1_in(43),
      O => s_axi_rdata(43)
    );
\s_axi_rdata[440]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(440),
      I4 => m_axi_rdata(56),
      O => s_axi_rdata(440)
    );
\s_axi_rdata[441]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(441),
      I4 => m_axi_rdata(57),
      O => s_axi_rdata(441)
    );
\s_axi_rdata[442]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(442),
      I4 => m_axi_rdata(58),
      O => s_axi_rdata(442)
    );
\s_axi_rdata[443]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(443),
      I4 => m_axi_rdata(59),
      O => s_axi_rdata(443)
    );
\s_axi_rdata[444]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(444),
      I4 => m_axi_rdata(60),
      O => s_axi_rdata(444)
    );
\s_axi_rdata[445]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(445),
      I4 => m_axi_rdata(61),
      O => s_axi_rdata(445)
    );
\s_axi_rdata[446]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(446),
      I4 => m_axi_rdata(62),
      O => s_axi_rdata(446)
    );
\s_axi_rdata[447]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(447),
      I4 => m_axi_rdata(63),
      O => s_axi_rdata(447)
    );
\s_axi_rdata[448]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(448),
      I4 => m_axi_rdata(64),
      O => s_axi_rdata(448)
    );
\s_axi_rdata[449]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(449),
      I4 => m_axi_rdata(65),
      O => s_axi_rdata(449)
    );
\s_axi_rdata[44]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(44),
      I4 => p_1_in(44),
      O => s_axi_rdata(44)
    );
\s_axi_rdata[450]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(450),
      I4 => m_axi_rdata(66),
      O => s_axi_rdata(450)
    );
\s_axi_rdata[451]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(451),
      I4 => m_axi_rdata(67),
      O => s_axi_rdata(451)
    );
\s_axi_rdata[452]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(452),
      I4 => m_axi_rdata(68),
      O => s_axi_rdata(452)
    );
\s_axi_rdata[453]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(453),
      I4 => m_axi_rdata(69),
      O => s_axi_rdata(453)
    );
\s_axi_rdata[454]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(454),
      I4 => m_axi_rdata(70),
      O => s_axi_rdata(454)
    );
\s_axi_rdata[455]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(455),
      I4 => m_axi_rdata(71),
      O => s_axi_rdata(455)
    );
\s_axi_rdata[456]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(456),
      I4 => m_axi_rdata(72),
      O => s_axi_rdata(456)
    );
\s_axi_rdata[457]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(457),
      I4 => m_axi_rdata(73),
      O => s_axi_rdata(457)
    );
\s_axi_rdata[458]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(458),
      I4 => m_axi_rdata(74),
      O => s_axi_rdata(458)
    );
\s_axi_rdata[459]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(459),
      I4 => m_axi_rdata(75),
      O => s_axi_rdata(459)
    );
\s_axi_rdata[45]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(45),
      I4 => p_1_in(45),
      O => s_axi_rdata(45)
    );
\s_axi_rdata[460]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(460),
      I4 => m_axi_rdata(76),
      O => s_axi_rdata(460)
    );
\s_axi_rdata[461]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(461),
      I4 => m_axi_rdata(77),
      O => s_axi_rdata(461)
    );
\s_axi_rdata[462]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(462),
      I4 => m_axi_rdata(78),
      O => s_axi_rdata(462)
    );
\s_axi_rdata[463]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(463),
      I4 => m_axi_rdata(79),
      O => s_axi_rdata(463)
    );
\s_axi_rdata[464]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(464),
      I4 => m_axi_rdata(80),
      O => s_axi_rdata(464)
    );
\s_axi_rdata[465]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(465),
      I4 => m_axi_rdata(81),
      O => s_axi_rdata(465)
    );
\s_axi_rdata[466]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(466),
      I4 => m_axi_rdata(82),
      O => s_axi_rdata(466)
    );
\s_axi_rdata[467]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(467),
      I4 => m_axi_rdata(83),
      O => s_axi_rdata(467)
    );
\s_axi_rdata[468]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(468),
      I4 => m_axi_rdata(84),
      O => s_axi_rdata(468)
    );
\s_axi_rdata[469]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(469),
      I4 => m_axi_rdata(85),
      O => s_axi_rdata(469)
    );
\s_axi_rdata[46]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(46),
      I4 => p_1_in(46),
      O => s_axi_rdata(46)
    );
\s_axi_rdata[470]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(470),
      I4 => m_axi_rdata(86),
      O => s_axi_rdata(470)
    );
\s_axi_rdata[471]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(471),
      I4 => m_axi_rdata(87),
      O => s_axi_rdata(471)
    );
\s_axi_rdata[472]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(472),
      I4 => m_axi_rdata(88),
      O => s_axi_rdata(472)
    );
\s_axi_rdata[473]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(473),
      I4 => m_axi_rdata(89),
      O => s_axi_rdata(473)
    );
\s_axi_rdata[474]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(474),
      I4 => m_axi_rdata(90),
      O => s_axi_rdata(474)
    );
\s_axi_rdata[475]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(475),
      I4 => m_axi_rdata(91),
      O => s_axi_rdata(475)
    );
\s_axi_rdata[476]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(476),
      I4 => m_axi_rdata(92),
      O => s_axi_rdata(476)
    );
\s_axi_rdata[477]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(477),
      I4 => m_axi_rdata(93),
      O => s_axi_rdata(477)
    );
\s_axi_rdata[478]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(478),
      I4 => m_axi_rdata(94),
      O => s_axi_rdata(478)
    );
\s_axi_rdata[479]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(479),
      I4 => m_axi_rdata(95),
      O => s_axi_rdata(479)
    );
\s_axi_rdata[47]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(47),
      I4 => p_1_in(47),
      O => s_axi_rdata(47)
    );
\s_axi_rdata[480]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(480),
      I4 => m_axi_rdata(96),
      O => s_axi_rdata(480)
    );
\s_axi_rdata[481]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(481),
      I4 => m_axi_rdata(97),
      O => s_axi_rdata(481)
    );
\s_axi_rdata[482]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(482),
      I4 => m_axi_rdata(98),
      O => s_axi_rdata(482)
    );
\s_axi_rdata[483]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(483),
      I4 => m_axi_rdata(99),
      O => s_axi_rdata(483)
    );
\s_axi_rdata[484]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(484),
      I4 => m_axi_rdata(100),
      O => s_axi_rdata(484)
    );
\s_axi_rdata[485]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(485),
      I4 => m_axi_rdata(101),
      O => s_axi_rdata(485)
    );
\s_axi_rdata[486]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(486),
      I4 => m_axi_rdata(102),
      O => s_axi_rdata(486)
    );
\s_axi_rdata[487]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(487),
      I4 => m_axi_rdata(103),
      O => s_axi_rdata(487)
    );
\s_axi_rdata[488]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(488),
      I4 => m_axi_rdata(104),
      O => s_axi_rdata(488)
    );
\s_axi_rdata[489]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(489),
      I4 => m_axi_rdata(105),
      O => s_axi_rdata(489)
    );
\s_axi_rdata[48]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(48),
      I4 => p_1_in(48),
      O => s_axi_rdata(48)
    );
\s_axi_rdata[490]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(490),
      I4 => m_axi_rdata(106),
      O => s_axi_rdata(490)
    );
\s_axi_rdata[491]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(491),
      I4 => m_axi_rdata(107),
      O => s_axi_rdata(491)
    );
\s_axi_rdata[492]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(492),
      I4 => m_axi_rdata(108),
      O => s_axi_rdata(492)
    );
\s_axi_rdata[493]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(493),
      I4 => m_axi_rdata(109),
      O => s_axi_rdata(493)
    );
\s_axi_rdata[494]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(494),
      I4 => m_axi_rdata(110),
      O => s_axi_rdata(494)
    );
\s_axi_rdata[495]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(495),
      I4 => m_axi_rdata(111),
      O => s_axi_rdata(495)
    );
\s_axi_rdata[496]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(496),
      I4 => m_axi_rdata(112),
      O => s_axi_rdata(496)
    );
\s_axi_rdata[497]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(497),
      I4 => m_axi_rdata(113),
      O => s_axi_rdata(497)
    );
\s_axi_rdata[498]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(498),
      I4 => m_axi_rdata(114),
      O => s_axi_rdata(498)
    );
\s_axi_rdata[499]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(499),
      I4 => m_axi_rdata(115),
      O => s_axi_rdata(499)
    );
\s_axi_rdata[49]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(49),
      I4 => p_1_in(49),
      O => s_axi_rdata(49)
    );
\s_axi_rdata[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(4),
      I4 => p_1_in(4),
      O => s_axi_rdata(4)
    );
\s_axi_rdata[500]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(500),
      I4 => m_axi_rdata(116),
      O => s_axi_rdata(500)
    );
\s_axi_rdata[501]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(501),
      I4 => m_axi_rdata(117),
      O => s_axi_rdata(501)
    );
\s_axi_rdata[502]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(502),
      I4 => m_axi_rdata(118),
      O => s_axi_rdata(502)
    );
\s_axi_rdata[503]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(503),
      I4 => m_axi_rdata(119),
      O => s_axi_rdata(503)
    );
\s_axi_rdata[504]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(504),
      I4 => m_axi_rdata(120),
      O => s_axi_rdata(504)
    );
\s_axi_rdata[505]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(505),
      I4 => m_axi_rdata(121),
      O => s_axi_rdata(505)
    );
\s_axi_rdata[506]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(506),
      I4 => m_axi_rdata(122),
      O => s_axi_rdata(506)
    );
\s_axi_rdata[507]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(507),
      I4 => m_axi_rdata(123),
      O => s_axi_rdata(507)
    );
\s_axi_rdata[508]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(508),
      I4 => m_axi_rdata(124),
      O => s_axi_rdata(508)
    );
\s_axi_rdata[509]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(509),
      I4 => m_axi_rdata(125),
      O => s_axi_rdata(509)
    );
\s_axi_rdata[50]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(50),
      I4 => p_1_in(50),
      O => s_axi_rdata(50)
    );
\s_axi_rdata[510]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(510),
      I4 => m_axi_rdata(126),
      O => s_axi_rdata(510)
    );
\s_axi_rdata[511]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => p_1_in(511),
      I4 => m_axi_rdata(127),
      O => s_axi_rdata(511)
    );
\s_axi_rdata[511]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999A99956665666A"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_3_n_0\,
      I1 => \USE_READ.rd_cmd_first_word\(4),
      I2 => \USE_READ.rd_cmd_fix\,
      I3 => first_word,
      I4 => \s_axi_rresp[1]_INST_0_i_6_0\(4),
      I5 => \USE_READ.rd_cmd_offset\(4),
      O => \s_axi_rdata[511]_INST_0_i_1_n_0\
    );
\s_axi_rdata[511]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_4_n_0\,
      I1 => \USE_READ.rd_cmd_offset\(4),
      I2 => \s_axi_rdata[511]_INST_0_i_3_n_0\,
      I3 => \s_axi_rdata[511]_INST_0_i_5_n_0\,
      I4 => \USE_READ.rd_cmd_offset\(5),
      O => \s_axi_rdata[511]_INST_0_i_2_n_0\
    );
\s_axi_rdata[511]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F08FF0F"
    )
        port map (
      I0 => \current_word_1[2]_i_2_n_0\,
      I1 => \USE_READ.rd_cmd_offset\(2),
      I2 => \s_axi_rresp[1]_INST_0_i_4_n_0\,
      I3 => \USE_READ.rd_cmd_offset\(3),
      I4 => \s_axi_rdata[511]_INST_0_i_6_n_0\,
      O => \s_axi_rdata[511]_INST_0_i_3_n_0\
    );
\s_axi_rdata[511]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \USE_READ.rd_cmd_first_word\(4),
      I1 => \USE_READ.rd_cmd_fix\,
      I2 => first_word,
      I3 => \s_axi_rresp[1]_INST_0_i_6_0\(4),
      O => \s_axi_rdata[511]_INST_0_i_4_n_0\
    );
\s_axi_rdata[511]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => \USE_READ.rd_cmd_first_word\(5),
      I1 => \USE_READ.rd_cmd_fix\,
      I2 => first_word,
      I3 => \s_axi_rresp[1]_INST_0_i_6_0\(5),
      O => \s_axi_rdata[511]_INST_0_i_5_n_0\
    );
\s_axi_rdata[511]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DDF0DDF0DDFFFFF"
    )
        port map (
      I0 => \USE_READ.rd_cmd_offset\(0),
      I1 => \current_word_1[1]_i_3_n_0\,
      I2 => \USE_READ.rd_cmd_offset\(1),
      I3 => \current_word_1[1]_i_2_n_0\,
      I4 => \USE_READ.rd_cmd_offset\(2),
      I5 => \current_word_1[2]_i_2_n_0\,
      O => \s_axi_rdata[511]_INST_0_i_6_n_0\
    );
\s_axi_rdata[51]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(51),
      I4 => p_1_in(51),
      O => s_axi_rdata(51)
    );
\s_axi_rdata[52]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(52),
      I4 => p_1_in(52),
      O => s_axi_rdata(52)
    );
\s_axi_rdata[53]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(53),
      I4 => p_1_in(53),
      O => s_axi_rdata(53)
    );
\s_axi_rdata[54]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(54),
      I4 => p_1_in(54),
      O => s_axi_rdata(54)
    );
\s_axi_rdata[55]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(55),
      I4 => p_1_in(55),
      O => s_axi_rdata(55)
    );
\s_axi_rdata[56]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(56),
      I4 => p_1_in(56),
      O => s_axi_rdata(56)
    );
\s_axi_rdata[57]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(57),
      I4 => p_1_in(57),
      O => s_axi_rdata(57)
    );
\s_axi_rdata[58]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(58),
      I4 => p_1_in(58),
      O => s_axi_rdata(58)
    );
\s_axi_rdata[59]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(59),
      I4 => p_1_in(59),
      O => s_axi_rdata(59)
    );
\s_axi_rdata[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(5),
      I4 => p_1_in(5),
      O => s_axi_rdata(5)
    );
\s_axi_rdata[60]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(60),
      I4 => p_1_in(60),
      O => s_axi_rdata(60)
    );
\s_axi_rdata[61]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(61),
      I4 => p_1_in(61),
      O => s_axi_rdata(61)
    );
\s_axi_rdata[62]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(62),
      I4 => p_1_in(62),
      O => s_axi_rdata(62)
    );
\s_axi_rdata[63]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(63),
      I4 => p_1_in(63),
      O => s_axi_rdata(63)
    );
\s_axi_rdata[64]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(64),
      I4 => p_1_in(64),
      O => s_axi_rdata(64)
    );
\s_axi_rdata[65]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(65),
      I4 => p_1_in(65),
      O => s_axi_rdata(65)
    );
\s_axi_rdata[66]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(66),
      I4 => p_1_in(66),
      O => s_axi_rdata(66)
    );
\s_axi_rdata[67]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(67),
      I4 => p_1_in(67),
      O => s_axi_rdata(67)
    );
\s_axi_rdata[68]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(68),
      I4 => p_1_in(68),
      O => s_axi_rdata(68)
    );
\s_axi_rdata[69]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(69),
      I4 => p_1_in(69),
      O => s_axi_rdata(69)
    );
\s_axi_rdata[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(6),
      I4 => p_1_in(6),
      O => s_axi_rdata(6)
    );
\s_axi_rdata[70]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(70),
      I4 => p_1_in(70),
      O => s_axi_rdata(70)
    );
\s_axi_rdata[71]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(71),
      I4 => p_1_in(71),
      O => s_axi_rdata(71)
    );
\s_axi_rdata[72]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(72),
      I4 => p_1_in(72),
      O => s_axi_rdata(72)
    );
\s_axi_rdata[73]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(73),
      I4 => p_1_in(73),
      O => s_axi_rdata(73)
    );
\s_axi_rdata[74]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(74),
      I4 => p_1_in(74),
      O => s_axi_rdata(74)
    );
\s_axi_rdata[75]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(75),
      I4 => p_1_in(75),
      O => s_axi_rdata(75)
    );
\s_axi_rdata[76]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(76),
      I4 => p_1_in(76),
      O => s_axi_rdata(76)
    );
\s_axi_rdata[77]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(77),
      I4 => p_1_in(77),
      O => s_axi_rdata(77)
    );
\s_axi_rdata[78]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(78),
      I4 => p_1_in(78),
      O => s_axi_rdata(78)
    );
\s_axi_rdata[79]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(79),
      I4 => p_1_in(79),
      O => s_axi_rdata(79)
    );
\s_axi_rdata[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(7),
      I4 => p_1_in(7),
      O => s_axi_rdata(7)
    );
\s_axi_rdata[80]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(80),
      I4 => p_1_in(80),
      O => s_axi_rdata(80)
    );
\s_axi_rdata[81]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(81),
      I4 => p_1_in(81),
      O => s_axi_rdata(81)
    );
\s_axi_rdata[82]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(82),
      I4 => p_1_in(82),
      O => s_axi_rdata(82)
    );
\s_axi_rdata[83]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(83),
      I4 => p_1_in(83),
      O => s_axi_rdata(83)
    );
\s_axi_rdata[84]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(84),
      I4 => p_1_in(84),
      O => s_axi_rdata(84)
    );
\s_axi_rdata[85]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(85),
      I4 => p_1_in(85),
      O => s_axi_rdata(85)
    );
\s_axi_rdata[86]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(86),
      I4 => p_1_in(86),
      O => s_axi_rdata(86)
    );
\s_axi_rdata[87]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(87),
      I4 => p_1_in(87),
      O => s_axi_rdata(87)
    );
\s_axi_rdata[88]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(88),
      I4 => p_1_in(88),
      O => s_axi_rdata(88)
    );
\s_axi_rdata[89]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(89),
      I4 => p_1_in(89),
      O => s_axi_rdata(89)
    );
\s_axi_rdata[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(8),
      I4 => p_1_in(8),
      O => s_axi_rdata(8)
    );
\s_axi_rdata[90]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(90),
      I4 => p_1_in(90),
      O => s_axi_rdata(90)
    );
\s_axi_rdata[91]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(91),
      I4 => p_1_in(91),
      O => s_axi_rdata(91)
    );
\s_axi_rdata[92]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(92),
      I4 => p_1_in(92),
      O => s_axi_rdata(92)
    );
\s_axi_rdata[93]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(93),
      I4 => p_1_in(93),
      O => s_axi_rdata(93)
    );
\s_axi_rdata[94]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(94),
      I4 => p_1_in(94),
      O => s_axi_rdata(94)
    );
\s_axi_rdata[95]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(95),
      I4 => p_1_in(95),
      O => s_axi_rdata(95)
    );
\s_axi_rdata[96]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(96),
      I4 => p_1_in(96),
      O => s_axi_rdata(96)
    );
\s_axi_rdata[97]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(97),
      I4 => p_1_in(97),
      O => s_axi_rdata(97)
    );
\s_axi_rdata[98]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(98),
      I4 => p_1_in(98),
      O => s_axi_rdata(98)
    );
\s_axi_rdata[99]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(99),
      I4 => p_1_in(99),
      O => s_axi_rdata(99)
    );
\s_axi_rdata[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DF200"
    )
        port map (
      I0 => \s_axi_rdata[127]_INST_0_i_1_n_0\,
      I1 => \s_axi_rdata[127]_INST_0_i_2_n_0\,
      I2 => \^dout\(8),
      I3 => m_axi_rdata(9),
      I4 => p_1_in(9),
      O => s_axi_rdata(9)
    );
s_axi_rlast_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_rlast,
      I1 => \USE_READ.rd_cmd_split\,
      O => s_axi_rlast
    );
\s_axi_rresp[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAEEEE"
    )
        port map (
      I0 => \s_axi_rresp[1]_INST_0_i_2_n_0\,
      I1 => \USE_READ.rd_cmd_size\(2),
      I2 => \s_axi_rdata[511]_INST_0_i_4_n_0\,
      I3 => \s_axi_rresp[1]_INST_0_i_3_n_0\,
      I4 => \s_axi_rresp[1]_INST_0_i_4_n_0\,
      I5 => \S_AXI_RRESP_ACC_reg[0]\,
      O => \goreg_dm.dout_i_reg[2]\
    );
\s_axi_rresp[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFC5554"
    )
        port map (
      I0 => \current_word_1[1]_i_3_n_0\,
      I1 => \USE_READ.rd_cmd_size\(2),
      I2 => \USE_READ.rd_cmd_size\(1),
      I3 => \USE_READ.rd_cmd_size\(0),
      I4 => \current_word_1[1]_i_2_n_0\,
      I5 => \s_axi_rresp[1]_INST_0_i_6_n_0\,
      O => \s_axi_rresp[1]_INST_0_i_2_n_0\
    );
\s_axi_rresp[1]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \USE_READ.rd_cmd_size\(1),
      I1 => \USE_READ.rd_cmd_size\(0),
      O => \s_axi_rresp[1]_INST_0_i_3_n_0\
    );
\s_axi_rresp[1]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => \USE_READ.rd_cmd_first_word\(3),
      I1 => \USE_READ.rd_cmd_fix\,
      I2 => first_word,
      I3 => \s_axi_rresp[1]_INST_0_i_6_0\(3),
      O => \s_axi_rresp[1]_INST_0_i_4_n_0\
    );
\s_axi_rresp[1]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCF05000"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_5_n_0\,
      I1 => \USE_READ.rd_cmd_size\(0),
      I2 => \USE_READ.rd_cmd_size\(2),
      I3 => \USE_READ.rd_cmd_size\(1),
      I4 => \current_word_1[2]_i_2_n_0\,
      O => \s_axi_rresp[1]_INST_0_i_6_n_0\
    );
s_axi_rvalid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => empty,
      I1 => m_axi_rvalid,
      I2 => s_axi_rvalid_INST_0_i_1_n_0,
      O => s_axi_rvalid
    );
s_axi_rvalid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EEFE"
    )
        port map (
      I0 => s_axi_rvalid_INST_0_i_2_n_0,
      I1 => s_axi_rvalid_INST_0_i_3_n_0,
      I2 => s_axi_rvalid_INST_0_i_4_n_0,
      I3 => s_axi_rvalid_INST_0_i_5_n_0,
      I4 => s_axi_rvalid_INST_0_i_6_n_0,
      I5 => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]\,
      O => s_axi_rvalid_INST_0_i_1_n_0
    );
s_axi_rvalid_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFC5500"
    )
        port map (
      I0 => \current_word_1[3]_i_2_n_0\,
      I1 => \USE_READ.rd_cmd_size\(0),
      I2 => \USE_READ.rd_cmd_size\(1),
      I3 => \USE_READ.rd_cmd_size\(2),
      I4 => \^goreg_dm.dout_i_reg[19]\(0),
      O => s_axi_rvalid_INST_0_i_2_n_0
    );
s_axi_rvalid_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF0EEC0EC00"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[19]\(4),
      I1 => \^goreg_dm.dout_i_reg[19]\(2),
      I2 => \USE_READ.rd_cmd_size\(1),
      I3 => \USE_READ.rd_cmd_size\(2),
      I4 => \USE_READ.rd_cmd_size\(0),
      I5 => \^goreg_dm.dout_i_reg[19]\(1),
      O => s_axi_rvalid_INST_0_i_3_n_0
    );
s_axi_rvalid_INST_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \USE_READ.rd_cmd_size\(1),
      I1 => \USE_READ.rd_cmd_size\(2),
      O => s_axi_rvalid_INST_0_i_4_n_0
    );
s_axi_rvalid_INST_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A66FFFF"
    )
        port map (
      I0 => \s_axi_rdata[511]_INST_0_i_5_n_0\,
      I1 => \s_axi_rdata[511]_INST_0_i_4_n_0\,
      I2 => \current_word_1[4]_i_2_n_0\,
      I3 => s_axi_rvalid_INST_0_i_8_n_0,
      I4 => \USE_READ.rd_cmd_mask\(5),
      O => s_axi_rvalid_INST_0_i_5_n_0
    );
s_axi_rvalid_INST_0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dout\(8),
      I1 => \USE_READ.rd_cmd_fix\,
      O => s_axi_rvalid_INST_0_i_6_n_0
    );
s_axi_rvalid_INST_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEE8EEE"
    )
        port map (
      I0 => \current_word_1[4]_i_3_n_0\,
      I1 => \s_axi_rresp[1]_INST_0_i_4_n_0\,
      I2 => cmd_size_ii(1),
      I3 => cmd_size_ii(0),
      I4 => cmd_size_ii(2),
      O => s_axi_rvalid_INST_0_i_8_n_0
    );
\split_ongoing_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_arready,
      I1 => \^command_ongoing_reg\,
      O => m_axi_arready_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_axi_data_fifo_v2_1_19_fifo_gen__parameterized0__xdcDup__1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    \S_AXI_ASIZE_Q_reg[2]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    \S_AXI_AID_Q_reg[1]\ : out STD_LOGIC;
    split_ongoing_reg : out STD_LOGIC;
    access_is_incr_q_reg : out STD_LOGIC;
    m_axi_wready_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    fix_need_to_split_q : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    split_ongoing : in STD_LOGIC;
    access_is_wrap_q : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_awvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_bid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    access_is_fix_q : in STD_LOGIC;
    \m_axi_awlen[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_axi_awlen[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_axi_awlen[7]_INST_0_i_6_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wrap_need_to_split_q : in STD_LOGIC;
    \m_axi_awlen[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axi_awlen[7]_INST_0_i_1_0\ : in STD_LOGIC;
    access_is_incr_q : in STD_LOGIC;
    \m_axi_awlen[7]_INST_0_i_1_1\ : in STD_LOGIC;
    \gpr1.dout_i_reg[29]\ : in STD_LOGIC;
    \m_axi_awlen[2]_INST_0_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gpr1.dout_i_reg[15]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    si_full_size_q : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_1\ : in STD_LOGIC;
    size_mask_q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpr1.dout_i_reg[15]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    incr_need_to_split_q : in STD_LOGIC;
    legal_wrap_len_q : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    s_axi_wready_0 : in STD_LOGIC;
    first_mi_word : in STD_LOGIC;
    \current_word_1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \current_word_1_reg[5]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_axi_data_fifo_v2_1_19_fifo_gen__parameterized0__xdcDup__1\ : entity is "axi_data_fifo_v2_1_19_fifo_gen";
end \design_1_auto_ds_0_axi_data_fifo_v2_1_19_fifo_gen__parameterized0__xdcDup__1\;

architecture STRUCTURE of \design_1_auto_ds_0_axi_data_fifo_v2_1_19_fifo_gen__parameterized0__xdcDup__1\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^s_axi_asize_q_reg[2]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \USE_WRITE.wr_cmd_first_word\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \USE_WRITE.wr_cmd_mask\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \USE_WRITE.wr_cmd_mirror\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_offset\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \USE_WRITE.wr_cmd_ready\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_size\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^access_is_incr_q_reg\ : STD_LOGIC;
  signal cmd_size_ii : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \current_word_1[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \current_word_1[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \current_word_1[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \current_word_1[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \current_word_1[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \current_word_1[5]_i_3_n_0\ : STD_LOGIC;
  signal \current_word_1[5]_i_4_n_0\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal empty : STD_LOGIC;
  signal fifo_gen_inst_i_15_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_16_n_0 : STD_LOGIC;
  signal \m_axi_awlen[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[7]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \m_axi_wdata[127]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_wdata[127]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_wdata[127]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_wdata[127]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_wdata[127]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_wdata[127]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 34 downto 20 );
  signal s_axi_wready_INST_0_i_1_n_0 : STD_LOGIC;
  signal s_axi_wready_INST_0_i_2_n_0 : STD_LOGIC;
  signal s_axi_wready_INST_0_i_3_n_0 : STD_LOGIC;
  signal \^split_ongoing_reg\ : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_fifo_gen_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 33 to 33 );
  signal NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of fifo_gen_inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of fifo_gen_inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of fifo_gen_inst : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of fifo_gen_inst : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of fifo_gen_inst : label is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of fifo_gen_inst : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of fifo_gen_inst : label is 35;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of fifo_gen_inst : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of fifo_gen_inst : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of fifo_gen_inst : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of fifo_gen_inst : label is 35;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of fifo_gen_inst : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of fifo_gen_inst : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of fifo_gen_inst : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of fifo_gen_inst : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of fifo_gen_inst : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of fifo_gen_inst : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of fifo_gen_inst : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of fifo_gen_inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of fifo_gen_inst : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of fifo_gen_inst : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of fifo_gen_inst : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of fifo_gen_inst : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of fifo_gen_inst : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of fifo_gen_inst : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of fifo_gen_inst : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of fifo_gen_inst : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of fifo_gen_inst : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of fifo_gen_inst : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of fifo_gen_inst : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of fifo_gen_inst : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of fifo_gen_inst : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of fifo_gen_inst : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of fifo_gen_inst : label is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of fifo_gen_inst : label is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of fifo_gen_inst : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of fifo_gen_inst : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of fifo_gen_inst : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of fifo_gen_inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of fifo_gen_inst : label is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of fifo_gen_inst : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of fifo_gen_inst : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of fifo_gen_inst : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of fifo_gen_inst : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of fifo_gen_inst : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of fifo_gen_inst : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of fifo_gen_inst : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of fifo_gen_inst : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of fifo_gen_inst : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of fifo_gen_inst : label is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of fifo_gen_inst : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of fifo_gen_inst : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of fifo_gen_inst : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of fifo_gen_inst : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of fifo_gen_inst : label is 1;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of fifo_gen_inst_i_1 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_14 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_17 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_18 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_2 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_3 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of first_word_i_1 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \m_axi_awlen[1]_INST_0_i_5\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \m_axi_awlen[2]_INST_0_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \m_axi_awlen[3]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \m_axi_awlen[3]_INST_0_i_5\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \m_axi_awlen[4]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \m_axi_awlen[4]_INST_0_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \m_axi_awlen[4]_INST_0_i_3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \m_axi_awlen[5]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \m_axi_awlen[6]_INST_0_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \m_axi_awlen[7]_INST_0_i_4\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \m_axi_awlen[7]_INST_0_i_7\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \m_axi_awlen[7]_INST_0_i_9\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \m_axi_awsize[0]_INST_0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \m_axi_awsize[1]_INST_0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \m_axi_awsize[2]_INST_0\ : label is "soft_lutpair88";
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  \S_AXI_ASIZE_Q_reg[2]\(10 downto 0) <= \^s_axi_asize_q_reg[2]\(10 downto 0);
  access_is_incr_q_reg <= \^access_is_incr_q_reg\;
  dout(8 downto 0) <= \^dout\(8 downto 0);
  split_ongoing_reg <= \^split_ongoing_reg\;
\current_word_1[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222228"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_mask\(0),
      I1 => \current_word_1[1]_i_3__0_n_0\,
      I2 => cmd_size_ii(1),
      I3 => cmd_size_ii(2),
      I4 => cmd_size_ii(0),
      O => \^d\(0)
    );
\current_word_1[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888828888888282"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_mask\(1),
      I1 => \current_word_1[1]_i_2__0_n_0\,
      I2 => cmd_size_ii(2),
      I3 => cmd_size_ii(0),
      I4 => cmd_size_ii(1),
      I5 => \current_word_1[1]_i_3__0_n_0\,
      O => \^d\(1)
    );
\current_word_1[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_first_word\(1),
      I1 => first_mi_word,
      I2 => \^dout\(8),
      I3 => \current_word_1_reg[5]\(1),
      O => \current_word_1[1]_i_2__0_n_0\
    );
\current_word_1[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_first_word\(0),
      I1 => first_mi_word,
      I2 => \^dout\(8),
      I3 => \current_word_1_reg[5]\(0),
      O => \current_word_1[1]_i_3__0_n_0\
    );
\current_word_1[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2228222288828888"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_mask\(2),
      I1 => \current_word_1[2]_i_2__0_n_0\,
      I2 => cmd_size_ii(0),
      I3 => cmd_size_ii(2),
      I4 => cmd_size_ii(1),
      I5 => \current_word_1[2]_i_3__0_n_0\,
      O => \^d\(2)
    );
\current_word_1[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_first_word\(2),
      I1 => first_mi_word,
      I2 => \^dout\(8),
      I3 => \current_word_1_reg[5]\(2),
      O => \current_word_1[2]_i_2__0_n_0\
    );
\current_word_1[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200022"
    )
        port map (
      I0 => \current_word_1[1]_i_2__0_n_0\,
      I1 => cmd_size_ii(1),
      I2 => cmd_size_ii(0),
      I3 => cmd_size_ii(2),
      I4 => \current_word_1[1]_i_3__0_n_0\,
      O => \current_word_1[2]_i_3__0_n_0\
    );
\current_word_1[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282828882828222"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_mask\(3),
      I1 => \current_word_1[3]_i_2__0_n_0\,
      I2 => \USE_WRITE.wr_cmd_first_word\(3),
      I3 => first_mi_word,
      I4 => \^dout\(8),
      I5 => \current_word_1_reg[5]\(3),
      O => \^d\(3)
    );
\current_word_1[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCECCFFCFFFCFFF"
    )
        port map (
      I0 => \current_word_1[1]_i_3__0_n_0\,
      I1 => cmd_size_ii(2),
      I2 => cmd_size_ii(0),
      I3 => cmd_size_ii(1),
      I4 => \current_word_1[1]_i_2__0_n_0\,
      I5 => \current_word_1[2]_i_2__0_n_0\,
      O => \current_word_1[3]_i_2__0_n_0\
    );
\current_word_1[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282828882828222"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_mask\(4),
      I1 => \current_word_1[5]_i_3_n_0\,
      I2 => \USE_WRITE.wr_cmd_first_word\(4),
      I3 => first_mi_word,
      I4 => \^dout\(8),
      I5 => \current_word_1_reg[5]\(4),
      O => \^d\(4)
    );
\current_word_1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A80202A8A80"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_mask\(5),
      I1 => \USE_WRITE.wr_cmd_first_word\(5),
      I2 => \current_word_1_reg[5]_0\,
      I3 => \current_word_1_reg[5]\(5),
      I4 => \m_axi_wdata[127]_INST_0_i_4_n_0\,
      I5 => \current_word_1[5]_i_3_n_0\,
      O => \^d\(5)
    );
\current_word_1[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB00FBFB"
    )
        port map (
      I0 => cmd_size_ii(0),
      I1 => cmd_size_ii(2),
      I2 => cmd_size_ii(1),
      I3 => \current_word_1[3]_i_2__0_n_0\,
      I4 => \current_word_1[5]_i_4_n_0\,
      O => \current_word_1[5]_i_3_n_0\
    );
\current_word_1[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_first_word\(3),
      I1 => first_mi_word,
      I2 => \^dout\(8),
      I3 => \current_word_1_reg[5]\(3),
      O => \current_word_1[5]_i_4_n_0\
    );
fifo_gen_inst: entity work.\design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\
     port map (
      almost_empty => NLW_fifo_gen_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_fifo_gen_inst_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_fifo_gen_inst_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_fifo_gen_inst_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => CLK,
      data_count(5 downto 0) => NLW_fifo_gen_inst_data_count_UNCONNECTED(5 downto 0),
      dbiterr => NLW_fifo_gen_inst_dbiterr_UNCONNECTED,
      din(34) => p_0_out(34),
      din(33 downto 32) => din(10 downto 9),
      din(31 downto 20) => p_0_out(31 downto 20),
      din(19 downto 14) => din(8 downto 3),
      din(13 downto 3) => \^s_axi_asize_q_reg[2]\(10 downto 0),
      din(2 downto 0) => din(2 downto 0),
      dout(34) => \^dout\(8),
      dout(33) => NLW_fifo_gen_inst_dout_UNCONNECTED(33),
      dout(32) => \USE_WRITE.wr_cmd_mirror\,
      dout(31 downto 26) => \USE_WRITE.wr_cmd_first_word\(5 downto 0),
      dout(25 downto 20) => \USE_WRITE.wr_cmd_offset\(5 downto 0),
      dout(19 downto 14) => \USE_WRITE.wr_cmd_mask\(5 downto 0),
      dout(13 downto 11) => cmd_size_ii(2 downto 0),
      dout(10 downto 3) => \^dout\(7 downto 0),
      dout(2 downto 0) => \USE_WRITE.wr_cmd_size\(2 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_fifo_gen_inst_overflow_UNCONNECTED,
      prog_empty => NLW_fifo_gen_inst_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_fifo_gen_inst_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(5 downto 0) => NLW_fifo_gen_inst_rd_data_count_UNCONNECTED(5 downto 0),
      rd_en => \USE_WRITE.wr_cmd_ready\,
      rd_rst => '0',
      rd_rst_busy => NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED,
      rst => SR(0),
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_fifo_gen_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_fifo_gen_inst_underflow_UNCONNECTED,
      valid => NLW_fifo_gen_inst_valid_UNCONNECTED,
      wr_ack => NLW_fifo_gen_inst_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(5 downto 0) => NLW_fifo_gen_inst_wr_data_count_UNCONNECTED(5 downto 0),
      wr_en => E(0),
      wr_rst => '0',
      wr_rst_busy => NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED
    );
fifo_gen_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => din(9),
      I1 => access_is_fix_q,
      O => p_0_out(34)
    );
fifo_gen_inst_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(3),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => size_mask_q(1),
      I5 => din(6),
      O => p_0_out(23)
    );
fifo_gen_inst_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(2),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => size_mask_q(0),
      I5 => din(5),
      O => p_0_out(22)
    );
fifo_gen_inst_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(1),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_1\,
      I5 => din(4),
      O => p_0_out(21)
    );
fifo_gen_inst_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(0),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_0\,
      I5 => din(3),
      O => p_0_out(20)
    );
fifo_gen_inst_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => empty,
      I2 => m_axi_wready,
      I3 => s_axi_wready_0,
      O => \USE_WRITE.wr_cmd_ready\
    );
fifo_gen_inst_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF002F00FF00"
    )
        port map (
      I0 => \gpr1.dout_i_reg[15]_2\(1),
      I1 => si_full_size_q,
      I2 => access_is_incr_q,
      I3 => \gpr1.dout_i_reg[15]\(5),
      I4 => split_ongoing,
      I5 => access_is_wrap_q,
      O => fifo_gen_inst_i_15_n_0
    );
fifo_gen_inst_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF002F00FF00"
    )
        port map (
      I0 => \gpr1.dout_i_reg[15]_2\(0),
      I1 => si_full_size_q,
      I2 => access_is_incr_q,
      I3 => \gpr1.dout_i_reg[15]\(4),
      I4 => split_ongoing,
      I5 => access_is_wrap_q,
      O => fifo_gen_inst_i_16_n_0
    );
fifo_gen_inst_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => split_ongoing,
      I1 => access_is_wrap_q,
      O => \^split_ongoing_reg\
    );
fifo_gen_inst_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => access_is_incr_q,
      I1 => split_ongoing,
      O => \^access_is_incr_q_reg\
    );
fifo_gen_inst_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => fifo_gen_inst_i_15_n_0,
      I1 => \gpr1.dout_i_reg[29]\,
      I2 => din(8),
      O => p_0_out(31)
    );
fifo_gen_inst_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => fifo_gen_inst_i_16_n_0,
      I1 => din(7),
      I2 => \gpr1.dout_i_reg[29]\,
      O => p_0_out(30)
    );
fifo_gen_inst_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444000000000000"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(3),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => size_mask_q(1),
      I5 => din(6),
      O => p_0_out(29)
    );
fifo_gen_inst_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444000000000000"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(2),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => size_mask_q(0),
      I5 => din(5),
      O => p_0_out(28)
    );
\fifo_gen_inst_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444000000000000"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(1),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_1\,
      I5 => din(4),
      O => p_0_out(27)
    );
\fifo_gen_inst_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444000000000000"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(0),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_0\,
      I5 => din(3),
      O => p_0_out(26)
    );
\fifo_gen_inst_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(5),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_2\(1),
      I5 => din(8),
      O => p_0_out(25)
    );
fifo_gen_inst_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(4),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_2\(0),
      I5 => din(7),
      O => p_0_out(24)
    );
first_word_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axi_wready,
      I1 => empty,
      I2 => s_axi_wvalid,
      O => m_axi_wready_0(0)
    );
\m_axi_awlen[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F704F7F708FB0808"
    )
        port map (
      I0 => \m_axi_awlen[7]\(0),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \m_axi_awlen[2]_INST_0_i_3_n_0\,
      I4 => \m_axi_awlen[2]\(0),
      I5 => \m_axi_awlen[0]_INST_0_i_1_n_0\,
      O => \^s_axi_asize_q_reg[2]\(0)
    );
\m_axi_awlen[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axi_awlen[7]_0\(0),
      I1 => din(9),
      I2 => \m_axi_awlen[1]_INST_0_i_3_n_0\,
      I3 => \m_axi_awlen[7]_INST_0_i_8_n_0\,
      I4 => \m_axi_awlen[7]_INST_0_i_6_0\(0),
      O => \m_axi_awlen[0]_INST_0_i_1_n_0\
    );
\m_axi_awlen[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BFBF404F4040BFB"
    )
        port map (
      I0 => \m_axi_awlen[2]_INST_0_i_3_n_0\,
      I1 => \m_axi_awlen[2]\(1),
      I2 => \m_axi_awlen[6]_INST_0_i_1_n_0\,
      I3 => \m_axi_awlen[7]\(1),
      I4 => \m_axi_awlen[1]_INST_0_i_1_n_0\,
      I5 => \m_axi_awlen[1]_INST_0_i_2_n_0\,
      O => \^s_axi_asize_q_reg[2]\(1)
    );
\m_axi_awlen[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \m_axi_awlen[7]_INST_0_i_6_0\(0),
      I1 => \m_axi_awlen[7]_INST_0_i_8_n_0\,
      I2 => \m_axi_awlen[1]_INST_0_i_3_n_0\,
      I3 => din(9),
      I4 => \m_axi_awlen[7]_0\(0),
      I5 => \m_axi_awlen[1]_INST_0_i_4_n_0\,
      O => \m_axi_awlen[1]_INST_0_i_1_n_0\
    );
\m_axi_awlen[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axi_awlen[7]_0\(1),
      I1 => din(9),
      I2 => \m_axi_awlen[1]_INST_0_i_5_n_0\,
      I3 => \m_axi_awlen[7]_INST_0_i_8_n_0\,
      I4 => \m_axi_awlen[7]_INST_0_i_6_0\(1),
      O => \m_axi_awlen[1]_INST_0_i_2_n_0\
    );
\m_axi_awlen[1]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBBBBB"
    )
        port map (
      I0 => \m_axi_awlen[2]_INST_0_i_2_0\(0),
      I1 => fix_need_to_split_q,
      I2 => Q(0),
      I3 => split_ongoing,
      I4 => access_is_wrap_q,
      O => \m_axi_awlen[1]_INST_0_i_3_n_0\
    );
\m_axi_awlen[1]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F704F7F7"
    )
        port map (
      I0 => \m_axi_awlen[7]\(0),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \m_axi_awlen[2]_INST_0_i_3_n_0\,
      I4 => \m_axi_awlen[2]\(0),
      O => \m_axi_awlen[1]_INST_0_i_4_n_0\
    );
\m_axi_awlen[1]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBBBBB"
    )
        port map (
      I0 => \m_axi_awlen[2]_INST_0_i_2_0\(1),
      I1 => fix_need_to_split_q,
      I2 => Q(1),
      I3 => split_ongoing,
      I4 => access_is_wrap_q,
      O => \m_axi_awlen[1]_INST_0_i_5_n_0\
    );
\m_axi_awlen[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666966696999666"
    )
        port map (
      I0 => \m_axi_awlen[2]_INST_0_i_1_n_0\,
      I1 => \m_axi_awlen[2]_INST_0_i_2_n_0\,
      I2 => \m_axi_awlen[7]\(2),
      I3 => \m_axi_awlen[6]_INST_0_i_1_n_0\,
      I4 => \m_axi_awlen[2]\(2),
      I5 => \m_axi_awlen[2]_INST_0_i_3_n_0\,
      O => \^s_axi_asize_q_reg[2]\(2)
    );
\m_axi_awlen[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF774777470000"
    )
        port map (
      I0 => \m_axi_awlen[7]\(1),
      I1 => \m_axi_awlen[6]_INST_0_i_1_n_0\,
      I2 => \m_axi_awlen[2]\(1),
      I3 => \m_axi_awlen[2]_INST_0_i_3_n_0\,
      I4 => \m_axi_awlen[1]_INST_0_i_1_n_0\,
      I5 => \m_axi_awlen[1]_INST_0_i_2_n_0\,
      O => \m_axi_awlen[2]_INST_0_i_1_n_0\
    );
\m_axi_awlen[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555C0CF"
    )
        port map (
      I0 => \m_axi_awlen[7]_0\(2),
      I1 => \m_axi_awlen[2]_INST_0_i_4_n_0\,
      I2 => \m_axi_awlen[7]_INST_0_i_8_n_0\,
      I3 => \m_axi_awlen[7]_INST_0_i_6_0\(2),
      I4 => din(9),
      O => \m_axi_awlen[2]_INST_0_i_2_n_0\
    );
\m_axi_awlen[2]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD0D"
    )
        port map (
      I0 => access_is_incr_q,
      I1 => din(9),
      I2 => incr_need_to_split_q,
      I3 => split_ongoing,
      I4 => fix_need_to_split_q,
      O => \m_axi_awlen[2]_INST_0_i_3_n_0\
    );
\m_axi_awlen[2]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF4040"
    )
        port map (
      I0 => Q(2),
      I1 => split_ongoing,
      I2 => access_is_wrap_q,
      I3 => \m_axi_awlen[2]_INST_0_i_2_0\(2),
      I4 => fix_need_to_split_q,
      O => \m_axi_awlen[2]_INST_0_i_4_n_0\
    );
\m_axi_awlen[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \m_axi_awlen[3]_INST_0_i_1_n_0\,
      I1 => \m_axi_awlen[7]\(3),
      I2 => split_ongoing,
      I3 => wrap_need_to_split_q,
      I4 => \m_axi_awlen[3]_INST_0_i_2_n_0\,
      O => \^s_axi_asize_q_reg[2]\(3)
    );
\m_axi_awlen[3]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88E8E8EE"
    )
        port map (
      I0 => \m_axi_awlen[3]_INST_0_i_3_n_0\,
      I1 => \m_axi_awlen[2]_INST_0_i_2_n_0\,
      I2 => \m_axi_awlen[3]_INST_0_i_4_n_0\,
      I3 => \m_axi_awlen[1]_INST_0_i_1_n_0\,
      I4 => \m_axi_awlen[1]_INST_0_i_2_n_0\,
      O => \m_axi_awlen[3]_INST_0_i_1_n_0\
    );
\m_axi_awlen[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axi_awlen[7]_0\(3),
      I1 => din(9),
      I2 => \m_axi_awlen[3]_INST_0_i_5_n_0\,
      I3 => \m_axi_awlen[7]_INST_0_i_8_n_0\,
      I4 => \m_axi_awlen[7]_INST_0_i_6_0\(3),
      O => \m_axi_awlen[3]_INST_0_i_2_n_0\
    );
\m_axi_awlen[3]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \m_axi_awlen[7]\(2),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \m_axi_awlen[2]\(2),
      I4 => \m_axi_awlen[2]_INST_0_i_3_n_0\,
      O => \m_axi_awlen[3]_INST_0_i_3_n_0\
    );
\m_axi_awlen[3]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \m_axi_awlen[7]\(1),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \m_axi_awlen[2]\(1),
      I4 => \m_axi_awlen[2]_INST_0_i_3_n_0\,
      O => \m_axi_awlen[3]_INST_0_i_4_n_0\
    );
\m_axi_awlen[3]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => Q(3),
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      O => \m_axi_awlen[3]_INST_0_i_5_n_0\
    );
\m_axi_awlen[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \m_axi_awlen[4]_INST_0_i_1_n_0\,
      I1 => \m_axi_awlen[7]\(4),
      I2 => split_ongoing,
      I3 => wrap_need_to_split_q,
      I4 => \m_axi_awlen[4]_INST_0_i_2_n_0\,
      O => \^s_axi_asize_q_reg[2]\(4)
    );
\m_axi_awlen[4]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D550400"
    )
        port map (
      I0 => \m_axi_awlen[3]_INST_0_i_2_n_0\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \m_axi_awlen[7]\(3),
      I4 => \m_axi_awlen[3]_INST_0_i_1_n_0\,
      O => \m_axi_awlen[4]_INST_0_i_1_n_0\
    );
\m_axi_awlen[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axi_awlen[7]_0\(4),
      I1 => din(9),
      I2 => \m_axi_awlen[4]_INST_0_i_3_n_0\,
      I3 => \m_axi_awlen[7]_INST_0_i_8_n_0\,
      I4 => \m_axi_awlen[7]_INST_0_i_6_0\(4),
      O => \m_axi_awlen[4]_INST_0_i_2_n_0\
    );
\m_axi_awlen[4]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => Q(4),
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      O => \m_axi_awlen[4]_INST_0_i_3_n_0\
    );
\m_axi_awlen[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \m_axi_awlen[7]_INST_0_i_3_n_0\,
      I1 => \m_axi_awlen[7]\(5),
      I2 => split_ongoing,
      I3 => wrap_need_to_split_q,
      I4 => \m_axi_awlen[7]_INST_0_i_5_n_0\,
      O => \^s_axi_asize_q_reg[2]\(5)
    );
\m_axi_awlen[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718EF50AF50A"
    )
        port map (
      I0 => \m_axi_awlen[7]_INST_0_i_3_n_0\,
      I1 => \m_axi_awlen[7]\(5),
      I2 => \m_axi_awlen[7]_INST_0_i_5_n_0\,
      I3 => \m_axi_awlen[7]_INST_0_i_1_n_0\,
      I4 => \m_axi_awlen[7]\(6),
      I5 => \m_axi_awlen[6]_INST_0_i_1_n_0\,
      O => \^s_axi_asize_q_reg[2]\(6)
    );
\m_axi_awlen[6]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => split_ongoing,
      O => \m_axi_awlen[6]_INST_0_i_1_n_0\
    );
\m_axi_awlen[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"711177718EEE888E"
    )
        port map (
      I0 => \m_axi_awlen[7]_INST_0_i_1_n_0\,
      I1 => \m_axi_awlen[7]_INST_0_i_2_n_0\,
      I2 => \m_axi_awlen[7]_INST_0_i_3_n_0\,
      I3 => \m_axi_awlen[7]_INST_0_i_4_n_0\,
      I4 => \m_axi_awlen[7]_INST_0_i_5_n_0\,
      I5 => \m_axi_awlen[7]_INST_0_i_6_n_0\,
      O => \^s_axi_asize_q_reg[2]\(7)
    );
\m_axi_awlen[7]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axi_awlen[7]_0\(6),
      I1 => din(9),
      I2 => \m_axi_awlen[7]_INST_0_i_7_n_0\,
      I3 => \m_axi_awlen[7]_INST_0_i_8_n_0\,
      I4 => \m_axi_awlen[7]_INST_0_i_6_0\(6),
      O => \m_axi_awlen[7]_INST_0_i_1_n_0\
    );
\m_axi_awlen[7]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555FFFF45550000"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => Q(7),
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      I4 => \m_axi_awlen[7]_INST_0_i_8_n_0\,
      I5 => \m_axi_awlen[7]_INST_0_i_6_0\(7),
      O => \m_axi_awlen[7]_INST_0_i_10_n_0\
    );
\m_axi_awlen[7]_INST_0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => split_ongoing,
      I1 => legal_wrap_len_q,
      I2 => access_is_wrap_q,
      I3 => incr_need_to_split_q,
      I4 => access_is_incr_q,
      O => \m_axi_awlen[7]_INST_0_i_13_n_0\
    );
\m_axi_awlen[7]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \m_axi_awlen[7]\(6),
      I1 => split_ongoing,
      I2 => wrap_need_to_split_q,
      O => \m_axi_awlen[7]_INST_0_i_2_n_0\
    );
\m_axi_awlen[7]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4D540D540C44040"
    )
        port map (
      I0 => \m_axi_awlen[4]_INST_0_i_2_n_0\,
      I1 => \m_axi_awlen[6]_INST_0_i_1_n_0\,
      I2 => \m_axi_awlen[7]\(4),
      I3 => \m_axi_awlen[3]_INST_0_i_2_n_0\,
      I4 => \m_axi_awlen[7]\(3),
      I5 => \m_axi_awlen[3]_INST_0_i_1_n_0\,
      O => \m_axi_awlen[7]_INST_0_i_3_n_0\
    );
\m_axi_awlen[7]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \m_axi_awlen[7]\(5),
      I1 => split_ongoing,
      I2 => wrap_need_to_split_q,
      O => \m_axi_awlen[7]_INST_0_i_4_n_0\
    );
\m_axi_awlen[7]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_axi_awlen[7]_0\(5),
      I1 => din(9),
      I2 => \m_axi_awlen[7]_INST_0_i_9_n_0\,
      I3 => \m_axi_awlen[7]_INST_0_i_8_n_0\,
      I4 => \m_axi_awlen[7]_INST_0_i_6_0\(5),
      O => \m_axi_awlen[7]_INST_0_i_5_n_0\
    );
\m_axi_awlen[7]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020DFDFDF20DF"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => split_ongoing,
      I2 => \m_axi_awlen[7]\(7),
      I3 => \m_axi_awlen[7]_INST_0_i_10_n_0\,
      I4 => din(9),
      I5 => \m_axi_awlen[7]_0\(7),
      O => \m_axi_awlen[7]_INST_0_i_6_n_0\
    );
\m_axi_awlen[7]_INST_0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => Q(6),
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      O => \m_axi_awlen[7]_INST_0_i_7_n_0\
    );
\m_axi_awlen[7]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B3B333B3"
    )
        port map (
      I0 => \m_axi_awlen[7]_INST_0_i_1_0\,
      I1 => access_is_incr_q,
      I2 => \m_axi_awlen[7]_INST_0_i_1_1\,
      I3 => access_is_wrap_q,
      I4 => \m_axi_awlen[6]_INST_0_i_1_n_0\,
      I5 => \m_axi_awlen[7]_INST_0_i_13_n_0\,
      O => \m_axi_awlen[7]_INST_0_i_8_n_0\
    );
\m_axi_awlen[7]_INST_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => Q(5),
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      O => \m_axi_awlen[7]_INST_0_i_9_n_0\
    );
\m_axi_awsize[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => din(9),
      I1 => din(0),
      O => \^s_axi_asize_q_reg[2]\(8)
    );
\m_axi_awsize[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => din(9),
      I1 => din(1),
      O => \^s_axi_asize_q_reg[2]\(9)
    );
\m_axi_awsize[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => din(2),
      I1 => din(9),
      O => \^s_axi_asize_q_reg[2]\(10)
    );
m_axi_awvalid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axi_awvalid(1),
      I1 => s_axi_bid(1),
      I2 => m_axi_awvalid(2),
      I3 => s_axi_bid(2),
      I4 => s_axi_bid(0),
      I5 => m_axi_awvalid(0),
      O => \S_AXI_AID_Q_reg[1]\
    );
\m_axi_wdata[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(384),
      I3 => s_axi_wdata(256),
      I4 => s_axi_wdata(128),
      I5 => s_axi_wdata(0),
      O => m_axi_wdata(0)
    );
\m_axi_wdata[100]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(484),
      I3 => s_axi_wdata(356),
      I4 => s_axi_wdata(228),
      I5 => s_axi_wdata(100),
      O => m_axi_wdata(100)
    );
\m_axi_wdata[101]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEAD9C873625140"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(485),
      I3 => s_axi_wdata(229),
      I4 => s_axi_wdata(101),
      I5 => s_axi_wdata(357),
      O => m_axi_wdata(101)
    );
\m_axi_wdata[102]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(102),
      I3 => s_axi_wdata(486),
      I4 => s_axi_wdata(230),
      I5 => s_axi_wdata(358),
      O => m_axi_wdata(102)
    );
\m_axi_wdata[103]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(487),
      I3 => s_axi_wdata(103),
      I4 => s_axi_wdata(359),
      I5 => s_axi_wdata(231),
      O => m_axi_wdata(103)
    );
\m_axi_wdata[104]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(488),
      I3 => s_axi_wdata(360),
      I4 => s_axi_wdata(232),
      I5 => s_axi_wdata(104),
      O => m_axi_wdata(104)
    );
\m_axi_wdata[105]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(105),
      I3 => s_axi_wdata(489),
      I4 => s_axi_wdata(233),
      I5 => s_axi_wdata(361),
      O => m_axi_wdata(105)
    );
\m_axi_wdata[106]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7B3E6A2D591C480"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(362),
      I3 => s_axi_wdata(490),
      I4 => s_axi_wdata(234),
      I5 => s_axi_wdata(106),
      O => m_axi_wdata(106)
    );
\m_axi_wdata[107]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(491),
      I3 => s_axi_wdata(107),
      I4 => s_axi_wdata(363),
      I5 => s_axi_wdata(235),
      O => m_axi_wdata(107)
    );
\m_axi_wdata[108]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(492),
      I3 => s_axi_wdata(364),
      I4 => s_axi_wdata(236),
      I5 => s_axi_wdata(108),
      O => m_axi_wdata(108)
    );
\m_axi_wdata[109]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEAD9C873625140"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(493),
      I3 => s_axi_wdata(237),
      I4 => s_axi_wdata(109),
      I5 => s_axi_wdata(365),
      O => m_axi_wdata(109)
    );
\m_axi_wdata[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7B3E6A2D591C480"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(266),
      I3 => s_axi_wdata(394),
      I4 => s_axi_wdata(138),
      I5 => s_axi_wdata(10),
      O => m_axi_wdata(10)
    );
\m_axi_wdata[110]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(110),
      I3 => s_axi_wdata(494),
      I4 => s_axi_wdata(238),
      I5 => s_axi_wdata(366),
      O => m_axi_wdata(110)
    );
\m_axi_wdata[111]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(495),
      I3 => s_axi_wdata(111),
      I4 => s_axi_wdata(367),
      I5 => s_axi_wdata(239),
      O => m_axi_wdata(111)
    );
\m_axi_wdata[112]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(496),
      I3 => s_axi_wdata(368),
      I4 => s_axi_wdata(240),
      I5 => s_axi_wdata(112),
      O => m_axi_wdata(112)
    );
\m_axi_wdata[113]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(113),
      I3 => s_axi_wdata(497),
      I4 => s_axi_wdata(241),
      I5 => s_axi_wdata(369),
      O => m_axi_wdata(113)
    );
\m_axi_wdata[114]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7B3E6A2D591C480"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(370),
      I3 => s_axi_wdata(498),
      I4 => s_axi_wdata(242),
      I5 => s_axi_wdata(114),
      O => m_axi_wdata(114)
    );
\m_axi_wdata[115]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(499),
      I3 => s_axi_wdata(115),
      I4 => s_axi_wdata(371),
      I5 => s_axi_wdata(243),
      O => m_axi_wdata(115)
    );
\m_axi_wdata[116]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(500),
      I3 => s_axi_wdata(372),
      I4 => s_axi_wdata(244),
      I5 => s_axi_wdata(116),
      O => m_axi_wdata(116)
    );
\m_axi_wdata[117]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEAD9C873625140"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(501),
      I3 => s_axi_wdata(245),
      I4 => s_axi_wdata(117),
      I5 => s_axi_wdata(373),
      O => m_axi_wdata(117)
    );
\m_axi_wdata[118]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(118),
      I3 => s_axi_wdata(502),
      I4 => s_axi_wdata(246),
      I5 => s_axi_wdata(374),
      O => m_axi_wdata(118)
    );
\m_axi_wdata[119]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(503),
      I3 => s_axi_wdata(119),
      I4 => s_axi_wdata(375),
      I5 => s_axi_wdata(247),
      O => m_axi_wdata(119)
    );
\m_axi_wdata[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(395),
      I3 => s_axi_wdata(11),
      I4 => s_axi_wdata(267),
      I5 => s_axi_wdata(139),
      O => m_axi_wdata(11)
    );
\m_axi_wdata[120]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(504),
      I3 => s_axi_wdata(376),
      I4 => s_axi_wdata(248),
      I5 => s_axi_wdata(120),
      O => m_axi_wdata(120)
    );
\m_axi_wdata[121]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(121),
      I3 => s_axi_wdata(505),
      I4 => s_axi_wdata(249),
      I5 => s_axi_wdata(377),
      O => m_axi_wdata(121)
    );
\m_axi_wdata[122]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7B3E6A2D591C480"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(378),
      I3 => s_axi_wdata(506),
      I4 => s_axi_wdata(250),
      I5 => s_axi_wdata(122),
      O => m_axi_wdata(122)
    );
\m_axi_wdata[123]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(507),
      I3 => s_axi_wdata(123),
      I4 => s_axi_wdata(379),
      I5 => s_axi_wdata(251),
      O => m_axi_wdata(123)
    );
\m_axi_wdata[124]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(508),
      I3 => s_axi_wdata(380),
      I4 => s_axi_wdata(252),
      I5 => s_axi_wdata(124),
      O => m_axi_wdata(124)
    );
\m_axi_wdata[125]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEAD9C873625140"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(509),
      I3 => s_axi_wdata(253),
      I4 => s_axi_wdata(125),
      I5 => s_axi_wdata(381),
      O => m_axi_wdata(125)
    );
\m_axi_wdata[126]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(126),
      I3 => s_axi_wdata(510),
      I4 => s_axi_wdata(254),
      I5 => s_axi_wdata(382),
      O => m_axi_wdata(126)
    );
\m_axi_wdata[127]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB97531ECA86420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(127),
      I3 => s_axi_wdata(511),
      I4 => s_axi_wdata(383),
      I5 => s_axi_wdata(255),
      O => m_axi_wdata(127)
    );
\m_axi_wdata[127]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999A99956665666A"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_3_n_0\,
      I1 => \USE_WRITE.wr_cmd_first_word\(4),
      I2 => first_mi_word,
      I3 => \^dout\(8),
      I4 => \current_word_1_reg[5]\(4),
      I5 => \USE_WRITE.wr_cmd_offset\(4),
      O => \m_axi_wdata[127]_INST_0_i_1_n_0\
    );
\m_axi_wdata[127]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_4_n_0\,
      I1 => \USE_WRITE.wr_cmd_offset\(4),
      I2 => \m_axi_wdata[127]_INST_0_i_3_n_0\,
      I3 => \m_axi_wdata[127]_INST_0_i_5_n_0\,
      I4 => \USE_WRITE.wr_cmd_offset\(5),
      O => \m_axi_wdata[127]_INST_0_i_2_n_0\
    );
\m_axi_wdata[127]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222BBBBBBB2B"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_6_n_0\,
      I1 => \USE_WRITE.wr_cmd_offset\(3),
      I2 => \current_word_1_reg[5]\(3),
      I3 => \^dout\(8),
      I4 => first_mi_word,
      I5 => \USE_WRITE.wr_cmd_first_word\(3),
      O => \m_axi_wdata[127]_INST_0_i_3_n_0\
    );
\m_axi_wdata[127]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_first_word\(4),
      I1 => first_mi_word,
      I2 => \^dout\(8),
      I3 => \current_word_1_reg[5]\(4),
      O => \m_axi_wdata[127]_INST_0_i_4_n_0\
    );
\m_axi_wdata[127]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_first_word\(5),
      I1 => first_mi_word,
      I2 => \^dout\(8),
      I3 => \current_word_1_reg[5]\(5),
      O => \m_axi_wdata[127]_INST_0_i_5_n_0\
    );
\m_axi_wdata[127]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777177711171777"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_offset\(2),
      I1 => \current_word_1[2]_i_2__0_n_0\,
      I2 => \current_word_1[1]_i_2__0_n_0\,
      I3 => \USE_WRITE.wr_cmd_offset\(1),
      I4 => \USE_WRITE.wr_cmd_offset\(0),
      I5 => \current_word_1[1]_i_3__0_n_0\,
      O => \m_axi_wdata[127]_INST_0_i_6_n_0\
    );
\m_axi_wdata[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(396),
      I3 => s_axi_wdata(268),
      I4 => s_axi_wdata(140),
      I5 => s_axi_wdata(12),
      O => m_axi_wdata(12)
    );
\m_axi_wdata[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEAD9C873625140"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(397),
      I3 => s_axi_wdata(141),
      I4 => s_axi_wdata(13),
      I5 => s_axi_wdata(269),
      O => m_axi_wdata(13)
    );
\m_axi_wdata[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(14),
      I3 => s_axi_wdata(398),
      I4 => s_axi_wdata(142),
      I5 => s_axi_wdata(270),
      O => m_axi_wdata(14)
    );
\m_axi_wdata[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(399),
      I3 => s_axi_wdata(15),
      I4 => s_axi_wdata(271),
      I5 => s_axi_wdata(143),
      O => m_axi_wdata(15)
    );
\m_axi_wdata[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(400),
      I3 => s_axi_wdata(272),
      I4 => s_axi_wdata(144),
      I5 => s_axi_wdata(16),
      O => m_axi_wdata(16)
    );
\m_axi_wdata[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(17),
      I3 => s_axi_wdata(401),
      I4 => s_axi_wdata(145),
      I5 => s_axi_wdata(273),
      O => m_axi_wdata(17)
    );
\m_axi_wdata[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7B3E6A2D591C480"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(274),
      I3 => s_axi_wdata(402),
      I4 => s_axi_wdata(146),
      I5 => s_axi_wdata(18),
      O => m_axi_wdata(18)
    );
\m_axi_wdata[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(403),
      I3 => s_axi_wdata(19),
      I4 => s_axi_wdata(275),
      I5 => s_axi_wdata(147),
      O => m_axi_wdata(19)
    );
\m_axi_wdata[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(1),
      I3 => s_axi_wdata(385),
      I4 => s_axi_wdata(129),
      I5 => s_axi_wdata(257),
      O => m_axi_wdata(1)
    );
\m_axi_wdata[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(404),
      I3 => s_axi_wdata(276),
      I4 => s_axi_wdata(148),
      I5 => s_axi_wdata(20),
      O => m_axi_wdata(20)
    );
\m_axi_wdata[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEAD9C873625140"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(405),
      I3 => s_axi_wdata(149),
      I4 => s_axi_wdata(21),
      I5 => s_axi_wdata(277),
      O => m_axi_wdata(21)
    );
\m_axi_wdata[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(22),
      I3 => s_axi_wdata(406),
      I4 => s_axi_wdata(150),
      I5 => s_axi_wdata(278),
      O => m_axi_wdata(22)
    );
\m_axi_wdata[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(407),
      I3 => s_axi_wdata(23),
      I4 => s_axi_wdata(279),
      I5 => s_axi_wdata(151),
      O => m_axi_wdata(23)
    );
\m_axi_wdata[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(408),
      I3 => s_axi_wdata(280),
      I4 => s_axi_wdata(152),
      I5 => s_axi_wdata(24),
      O => m_axi_wdata(24)
    );
\m_axi_wdata[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(25),
      I3 => s_axi_wdata(409),
      I4 => s_axi_wdata(153),
      I5 => s_axi_wdata(281),
      O => m_axi_wdata(25)
    );
\m_axi_wdata[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7B3E6A2D591C480"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(282),
      I3 => s_axi_wdata(410),
      I4 => s_axi_wdata(154),
      I5 => s_axi_wdata(26),
      O => m_axi_wdata(26)
    );
\m_axi_wdata[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(411),
      I3 => s_axi_wdata(27),
      I4 => s_axi_wdata(283),
      I5 => s_axi_wdata(155),
      O => m_axi_wdata(27)
    );
\m_axi_wdata[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(412),
      I3 => s_axi_wdata(284),
      I4 => s_axi_wdata(156),
      I5 => s_axi_wdata(28),
      O => m_axi_wdata(28)
    );
\m_axi_wdata[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEAD9C873625140"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(413),
      I3 => s_axi_wdata(157),
      I4 => s_axi_wdata(29),
      I5 => s_axi_wdata(285),
      O => m_axi_wdata(29)
    );
\m_axi_wdata[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7B3E6A2D591C480"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(258),
      I3 => s_axi_wdata(386),
      I4 => s_axi_wdata(130),
      I5 => s_axi_wdata(2),
      O => m_axi_wdata(2)
    );
\m_axi_wdata[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(30),
      I3 => s_axi_wdata(414),
      I4 => s_axi_wdata(158),
      I5 => s_axi_wdata(286),
      O => m_axi_wdata(30)
    );
\m_axi_wdata[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(415),
      I3 => s_axi_wdata(31),
      I4 => s_axi_wdata(287),
      I5 => s_axi_wdata(159),
      O => m_axi_wdata(31)
    );
\m_axi_wdata[32]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(416),
      I3 => s_axi_wdata(288),
      I4 => s_axi_wdata(160),
      I5 => s_axi_wdata(32),
      O => m_axi_wdata(32)
    );
\m_axi_wdata[33]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(33),
      I3 => s_axi_wdata(417),
      I4 => s_axi_wdata(161),
      I5 => s_axi_wdata(289),
      O => m_axi_wdata(33)
    );
\m_axi_wdata[34]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7B3E6A2D591C480"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(290),
      I3 => s_axi_wdata(418),
      I4 => s_axi_wdata(162),
      I5 => s_axi_wdata(34),
      O => m_axi_wdata(34)
    );
\m_axi_wdata[35]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(419),
      I3 => s_axi_wdata(35),
      I4 => s_axi_wdata(291),
      I5 => s_axi_wdata(163),
      O => m_axi_wdata(35)
    );
\m_axi_wdata[36]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(420),
      I3 => s_axi_wdata(292),
      I4 => s_axi_wdata(164),
      I5 => s_axi_wdata(36),
      O => m_axi_wdata(36)
    );
\m_axi_wdata[37]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEAD9C873625140"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(421),
      I3 => s_axi_wdata(165),
      I4 => s_axi_wdata(37),
      I5 => s_axi_wdata(293),
      O => m_axi_wdata(37)
    );
\m_axi_wdata[38]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(38),
      I3 => s_axi_wdata(422),
      I4 => s_axi_wdata(166),
      I5 => s_axi_wdata(294),
      O => m_axi_wdata(38)
    );
\m_axi_wdata[39]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(423),
      I3 => s_axi_wdata(39),
      I4 => s_axi_wdata(295),
      I5 => s_axi_wdata(167),
      O => m_axi_wdata(39)
    );
\m_axi_wdata[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(387),
      I3 => s_axi_wdata(3),
      I4 => s_axi_wdata(259),
      I5 => s_axi_wdata(131),
      O => m_axi_wdata(3)
    );
\m_axi_wdata[40]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(424),
      I3 => s_axi_wdata(296),
      I4 => s_axi_wdata(168),
      I5 => s_axi_wdata(40),
      O => m_axi_wdata(40)
    );
\m_axi_wdata[41]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(41),
      I3 => s_axi_wdata(425),
      I4 => s_axi_wdata(169),
      I5 => s_axi_wdata(297),
      O => m_axi_wdata(41)
    );
\m_axi_wdata[42]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7B3E6A2D591C480"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(298),
      I3 => s_axi_wdata(426),
      I4 => s_axi_wdata(170),
      I5 => s_axi_wdata(42),
      O => m_axi_wdata(42)
    );
\m_axi_wdata[43]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(427),
      I3 => s_axi_wdata(43),
      I4 => s_axi_wdata(299),
      I5 => s_axi_wdata(171),
      O => m_axi_wdata(43)
    );
\m_axi_wdata[44]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(428),
      I3 => s_axi_wdata(300),
      I4 => s_axi_wdata(172),
      I5 => s_axi_wdata(44),
      O => m_axi_wdata(44)
    );
\m_axi_wdata[45]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEAD9C873625140"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(429),
      I3 => s_axi_wdata(173),
      I4 => s_axi_wdata(45),
      I5 => s_axi_wdata(301),
      O => m_axi_wdata(45)
    );
\m_axi_wdata[46]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(46),
      I3 => s_axi_wdata(430),
      I4 => s_axi_wdata(174),
      I5 => s_axi_wdata(302),
      O => m_axi_wdata(46)
    );
\m_axi_wdata[47]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(431),
      I3 => s_axi_wdata(47),
      I4 => s_axi_wdata(303),
      I5 => s_axi_wdata(175),
      O => m_axi_wdata(47)
    );
\m_axi_wdata[48]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(432),
      I3 => s_axi_wdata(304),
      I4 => s_axi_wdata(176),
      I5 => s_axi_wdata(48),
      O => m_axi_wdata(48)
    );
\m_axi_wdata[49]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(49),
      I3 => s_axi_wdata(433),
      I4 => s_axi_wdata(177),
      I5 => s_axi_wdata(305),
      O => m_axi_wdata(49)
    );
\m_axi_wdata[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(388),
      I3 => s_axi_wdata(260),
      I4 => s_axi_wdata(132),
      I5 => s_axi_wdata(4),
      O => m_axi_wdata(4)
    );
\m_axi_wdata[50]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7B3E6A2D591C480"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(306),
      I3 => s_axi_wdata(434),
      I4 => s_axi_wdata(178),
      I5 => s_axi_wdata(50),
      O => m_axi_wdata(50)
    );
\m_axi_wdata[51]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(435),
      I3 => s_axi_wdata(51),
      I4 => s_axi_wdata(307),
      I5 => s_axi_wdata(179),
      O => m_axi_wdata(51)
    );
\m_axi_wdata[52]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(436),
      I3 => s_axi_wdata(308),
      I4 => s_axi_wdata(180),
      I5 => s_axi_wdata(52),
      O => m_axi_wdata(52)
    );
\m_axi_wdata[53]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEAD9C873625140"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(437),
      I3 => s_axi_wdata(181),
      I4 => s_axi_wdata(53),
      I5 => s_axi_wdata(309),
      O => m_axi_wdata(53)
    );
\m_axi_wdata[54]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(54),
      I3 => s_axi_wdata(438),
      I4 => s_axi_wdata(182),
      I5 => s_axi_wdata(310),
      O => m_axi_wdata(54)
    );
\m_axi_wdata[55]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(439),
      I3 => s_axi_wdata(55),
      I4 => s_axi_wdata(311),
      I5 => s_axi_wdata(183),
      O => m_axi_wdata(55)
    );
\m_axi_wdata[56]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(440),
      I3 => s_axi_wdata(312),
      I4 => s_axi_wdata(184),
      I5 => s_axi_wdata(56),
      O => m_axi_wdata(56)
    );
\m_axi_wdata[57]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(57),
      I3 => s_axi_wdata(441),
      I4 => s_axi_wdata(185),
      I5 => s_axi_wdata(313),
      O => m_axi_wdata(57)
    );
\m_axi_wdata[58]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7B3E6A2D591C480"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(314),
      I3 => s_axi_wdata(442),
      I4 => s_axi_wdata(186),
      I5 => s_axi_wdata(58),
      O => m_axi_wdata(58)
    );
\m_axi_wdata[59]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(443),
      I3 => s_axi_wdata(59),
      I4 => s_axi_wdata(315),
      I5 => s_axi_wdata(187),
      O => m_axi_wdata(59)
    );
\m_axi_wdata[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEAD9C873625140"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(389),
      I3 => s_axi_wdata(133),
      I4 => s_axi_wdata(5),
      I5 => s_axi_wdata(261),
      O => m_axi_wdata(5)
    );
\m_axi_wdata[60]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(444),
      I3 => s_axi_wdata(316),
      I4 => s_axi_wdata(188),
      I5 => s_axi_wdata(60),
      O => m_axi_wdata(60)
    );
\m_axi_wdata[61]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEAD9C873625140"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(445),
      I3 => s_axi_wdata(189),
      I4 => s_axi_wdata(61),
      I5 => s_axi_wdata(317),
      O => m_axi_wdata(61)
    );
\m_axi_wdata[62]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(62),
      I3 => s_axi_wdata(446),
      I4 => s_axi_wdata(190),
      I5 => s_axi_wdata(318),
      O => m_axi_wdata(62)
    );
\m_axi_wdata[63]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(447),
      I3 => s_axi_wdata(63),
      I4 => s_axi_wdata(319),
      I5 => s_axi_wdata(191),
      O => m_axi_wdata(63)
    );
\m_axi_wdata[64]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(448),
      I3 => s_axi_wdata(320),
      I4 => s_axi_wdata(192),
      I5 => s_axi_wdata(64),
      O => m_axi_wdata(64)
    );
\m_axi_wdata[65]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(65),
      I3 => s_axi_wdata(449),
      I4 => s_axi_wdata(193),
      I5 => s_axi_wdata(321),
      O => m_axi_wdata(65)
    );
\m_axi_wdata[66]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7B3E6A2D591C480"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(322),
      I3 => s_axi_wdata(450),
      I4 => s_axi_wdata(194),
      I5 => s_axi_wdata(66),
      O => m_axi_wdata(66)
    );
\m_axi_wdata[67]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(451),
      I3 => s_axi_wdata(67),
      I4 => s_axi_wdata(323),
      I5 => s_axi_wdata(195),
      O => m_axi_wdata(67)
    );
\m_axi_wdata[68]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(452),
      I3 => s_axi_wdata(324),
      I4 => s_axi_wdata(196),
      I5 => s_axi_wdata(68),
      O => m_axi_wdata(68)
    );
\m_axi_wdata[69]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEAD9C873625140"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(453),
      I3 => s_axi_wdata(197),
      I4 => s_axi_wdata(69),
      I5 => s_axi_wdata(325),
      O => m_axi_wdata(69)
    );
\m_axi_wdata[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(6),
      I3 => s_axi_wdata(390),
      I4 => s_axi_wdata(134),
      I5 => s_axi_wdata(262),
      O => m_axi_wdata(6)
    );
\m_axi_wdata[70]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(70),
      I3 => s_axi_wdata(454),
      I4 => s_axi_wdata(198),
      I5 => s_axi_wdata(326),
      O => m_axi_wdata(70)
    );
\m_axi_wdata[71]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(455),
      I3 => s_axi_wdata(71),
      I4 => s_axi_wdata(327),
      I5 => s_axi_wdata(199),
      O => m_axi_wdata(71)
    );
\m_axi_wdata[72]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(456),
      I3 => s_axi_wdata(328),
      I4 => s_axi_wdata(200),
      I5 => s_axi_wdata(72),
      O => m_axi_wdata(72)
    );
\m_axi_wdata[73]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(73),
      I3 => s_axi_wdata(457),
      I4 => s_axi_wdata(201),
      I5 => s_axi_wdata(329),
      O => m_axi_wdata(73)
    );
\m_axi_wdata[74]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7B3E6A2D591C480"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(330),
      I3 => s_axi_wdata(458),
      I4 => s_axi_wdata(202),
      I5 => s_axi_wdata(74),
      O => m_axi_wdata(74)
    );
\m_axi_wdata[75]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(459),
      I3 => s_axi_wdata(75),
      I4 => s_axi_wdata(331),
      I5 => s_axi_wdata(203),
      O => m_axi_wdata(75)
    );
\m_axi_wdata[76]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(460),
      I3 => s_axi_wdata(332),
      I4 => s_axi_wdata(204),
      I5 => s_axi_wdata(76),
      O => m_axi_wdata(76)
    );
\m_axi_wdata[77]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEAD9C873625140"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(461),
      I3 => s_axi_wdata(205),
      I4 => s_axi_wdata(77),
      I5 => s_axi_wdata(333),
      O => m_axi_wdata(77)
    );
\m_axi_wdata[78]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(78),
      I3 => s_axi_wdata(462),
      I4 => s_axi_wdata(206),
      I5 => s_axi_wdata(334),
      O => m_axi_wdata(78)
    );
\m_axi_wdata[79]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(463),
      I3 => s_axi_wdata(79),
      I4 => s_axi_wdata(335),
      I5 => s_axi_wdata(207),
      O => m_axi_wdata(79)
    );
\m_axi_wdata[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(391),
      I3 => s_axi_wdata(7),
      I4 => s_axi_wdata(263),
      I5 => s_axi_wdata(135),
      O => m_axi_wdata(7)
    );
\m_axi_wdata[80]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(464),
      I3 => s_axi_wdata(336),
      I4 => s_axi_wdata(208),
      I5 => s_axi_wdata(80),
      O => m_axi_wdata(80)
    );
\m_axi_wdata[81]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(81),
      I3 => s_axi_wdata(465),
      I4 => s_axi_wdata(209),
      I5 => s_axi_wdata(337),
      O => m_axi_wdata(81)
    );
\m_axi_wdata[82]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7B3E6A2D591C480"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(338),
      I3 => s_axi_wdata(466),
      I4 => s_axi_wdata(210),
      I5 => s_axi_wdata(82),
      O => m_axi_wdata(82)
    );
\m_axi_wdata[83]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(467),
      I3 => s_axi_wdata(83),
      I4 => s_axi_wdata(339),
      I5 => s_axi_wdata(211),
      O => m_axi_wdata(83)
    );
\m_axi_wdata[84]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(468),
      I3 => s_axi_wdata(340),
      I4 => s_axi_wdata(212),
      I5 => s_axi_wdata(84),
      O => m_axi_wdata(84)
    );
\m_axi_wdata[85]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEAD9C873625140"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(469),
      I3 => s_axi_wdata(213),
      I4 => s_axi_wdata(85),
      I5 => s_axi_wdata(341),
      O => m_axi_wdata(85)
    );
\m_axi_wdata[86]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(86),
      I3 => s_axi_wdata(470),
      I4 => s_axi_wdata(214),
      I5 => s_axi_wdata(342),
      O => m_axi_wdata(86)
    );
\m_axi_wdata[87]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(471),
      I3 => s_axi_wdata(87),
      I4 => s_axi_wdata(343),
      I5 => s_axi_wdata(215),
      O => m_axi_wdata(87)
    );
\m_axi_wdata[88]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(472),
      I3 => s_axi_wdata(344),
      I4 => s_axi_wdata(216),
      I5 => s_axi_wdata(88),
      O => m_axi_wdata(88)
    );
\m_axi_wdata[89]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(89),
      I3 => s_axi_wdata(473),
      I4 => s_axi_wdata(217),
      I5 => s_axi_wdata(345),
      O => m_axi_wdata(89)
    );
\m_axi_wdata[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(392),
      I3 => s_axi_wdata(264),
      I4 => s_axi_wdata(136),
      I5 => s_axi_wdata(8),
      O => m_axi_wdata(8)
    );
\m_axi_wdata[90]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7B3E6A2D591C480"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(346),
      I3 => s_axi_wdata(474),
      I4 => s_axi_wdata(218),
      I5 => s_axi_wdata(90),
      O => m_axi_wdata(90)
    );
\m_axi_wdata[91]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(475),
      I3 => s_axi_wdata(91),
      I4 => s_axi_wdata(347),
      I5 => s_axi_wdata(219),
      O => m_axi_wdata(91)
    );
\m_axi_wdata[92]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(476),
      I3 => s_axi_wdata(348),
      I4 => s_axi_wdata(220),
      I5 => s_axi_wdata(92),
      O => m_axi_wdata(92)
    );
\m_axi_wdata[93]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEAD9C873625140"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(477),
      I3 => s_axi_wdata(221),
      I4 => s_axi_wdata(93),
      I5 => s_axi_wdata(349),
      O => m_axi_wdata(93)
    );
\m_axi_wdata[94]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(94),
      I3 => s_axi_wdata(478),
      I4 => s_axi_wdata(222),
      I5 => s_axi_wdata(350),
      O => m_axi_wdata(94)
    );
\m_axi_wdata[95]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(479),
      I3 => s_axi_wdata(95),
      I4 => s_axi_wdata(351),
      I5 => s_axi_wdata(223),
      O => m_axi_wdata(95)
    );
\m_axi_wdata[96]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(480),
      I3 => s_axi_wdata(352),
      I4 => s_axi_wdata(224),
      I5 => s_axi_wdata(96),
      O => m_axi_wdata(96)
    );
\m_axi_wdata[97]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(97),
      I3 => s_axi_wdata(481),
      I4 => s_axi_wdata(225),
      I5 => s_axi_wdata(353),
      O => m_axi_wdata(97)
    );
\m_axi_wdata[98]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7B3E6A2D591C480"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(354),
      I3 => s_axi_wdata(482),
      I4 => s_axi_wdata(226),
      I5 => s_axi_wdata(98),
      O => m_axi_wdata(98)
    );
\m_axi_wdata[99]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(483),
      I3 => s_axi_wdata(99),
      I4 => s_axi_wdata(355),
      I5 => s_axi_wdata(227),
      O => m_axi_wdata(99)
    );
\m_axi_wdata[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wdata(9),
      I3 => s_axi_wdata(393),
      I4 => s_axi_wdata(137),
      I5 => s_axi_wdata(265),
      O => m_axi_wdata(9)
    );
\m_axi_wstrb[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wstrb(48),
      I3 => s_axi_wstrb(32),
      I4 => s_axi_wstrb(16),
      I5 => s_axi_wstrb(0),
      O => m_axi_wstrb(0)
    );
\m_axi_wstrb[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7B3E6A2D591C480"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wstrb(42),
      I3 => s_axi_wstrb(58),
      I4 => s_axi_wstrb(26),
      I5 => s_axi_wstrb(10),
      O => m_axi_wstrb(10)
    );
\m_axi_wstrb[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wstrb(59),
      I3 => s_axi_wstrb(11),
      I4 => s_axi_wstrb(43),
      I5 => s_axi_wstrb(27),
      O => m_axi_wstrb(11)
    );
\m_axi_wstrb[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wstrb(60),
      I3 => s_axi_wstrb(44),
      I4 => s_axi_wstrb(28),
      I5 => s_axi_wstrb(12),
      O => m_axi_wstrb(12)
    );
\m_axi_wstrb[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEAD9C873625140"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wstrb(61),
      I3 => s_axi_wstrb(29),
      I4 => s_axi_wstrb(13),
      I5 => s_axi_wstrb(45),
      O => m_axi_wstrb(13)
    );
\m_axi_wstrb[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wstrb(14),
      I3 => s_axi_wstrb(62),
      I4 => s_axi_wstrb(30),
      I5 => s_axi_wstrb(46),
      O => m_axi_wstrb(14)
    );
\m_axi_wstrb[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wstrb(63),
      I3 => s_axi_wstrb(15),
      I4 => s_axi_wstrb(47),
      I5 => s_axi_wstrb(31),
      O => m_axi_wstrb(15)
    );
\m_axi_wstrb[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wstrb(1),
      I3 => s_axi_wstrb(49),
      I4 => s_axi_wstrb(17),
      I5 => s_axi_wstrb(33),
      O => m_axi_wstrb(1)
    );
\m_axi_wstrb[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7B3E6A2D591C480"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wstrb(34),
      I3 => s_axi_wstrb(50),
      I4 => s_axi_wstrb(18),
      I5 => s_axi_wstrb(2),
      O => m_axi_wstrb(2)
    );
\m_axi_wstrb[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wstrb(51),
      I3 => s_axi_wstrb(3),
      I4 => s_axi_wstrb(35),
      I5 => s_axi_wstrb(19),
      O => m_axi_wstrb(3)
    );
\m_axi_wstrb[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wstrb(52),
      I3 => s_axi_wstrb(36),
      I4 => s_axi_wstrb(20),
      I5 => s_axi_wstrb(4),
      O => m_axi_wstrb(4)
    );
\m_axi_wstrb[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBEAD9C873625140"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wstrb(53),
      I3 => s_axi_wstrb(21),
      I4 => s_axi_wstrb(5),
      I5 => s_axi_wstrb(37),
      O => m_axi_wstrb(5)
    );
\m_axi_wstrb[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wstrb(6),
      I3 => s_axi_wstrb(54),
      I4 => s_axi_wstrb(22),
      I5 => s_axi_wstrb(38),
      O => m_axi_wstrb(6)
    );
\m_axi_wstrb[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBD97351EAC86240"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wstrb(55),
      I3 => s_axi_wstrb(7),
      I4 => s_axi_wstrb(39),
      I5 => s_axi_wstrb(23),
      O => m_axi_wstrb(7)
    );
\m_axi_wstrb[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB73EA62D951C840"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wstrb(56),
      I3 => s_axi_wstrb(40),
      I4 => s_axi_wstrb(24),
      I5 => s_axi_wstrb(8),
      O => m_axi_wstrb(8)
    );
\m_axi_wstrb[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDB9ECA875316420"
    )
        port map (
      I0 => \m_axi_wdata[127]_INST_0_i_1_n_0\,
      I1 => \m_axi_wdata[127]_INST_0_i_2_n_0\,
      I2 => s_axi_wstrb(9),
      I3 => s_axi_wstrb(57),
      I4 => s_axi_wstrb(25),
      I5 => s_axi_wstrb(41),
      O => m_axi_wstrb(9)
    );
m_axi_wvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => empty,
      O => m_axi_wvalid
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404044"
    )
        port map (
      I0 => empty,
      I1 => m_axi_wready,
      I2 => s_axi_wready_INST_0_i_1_n_0,
      I3 => s_axi_wready_INST_0_i_2_n_0,
      I4 => s_axi_wready_INST_0_i_3_n_0,
      O => s_axi_wready
    );
s_axi_wready_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_axi_wready_0,
      I1 => \USE_WRITE.wr_cmd_mirror\,
      I2 => \^dout\(8),
      O => s_axi_wready_INST_0_i_1_n_0
    );
s_axi_wready_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCCCC0EEC0CCC0"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_size\(0),
      I1 => \USE_WRITE.wr_cmd_size\(2),
      I2 => \^d\(3),
      I3 => \^d\(2),
      I4 => \USE_WRITE.wr_cmd_size\(1),
      I5 => \^d\(5),
      O => s_axi_wready_INST_0_i_2_n_0
    );
s_axi_wready_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFECE0FFF0ECC0"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^d\(1),
      I2 => \USE_WRITE.wr_cmd_size\(2),
      I3 => \USE_WRITE.wr_cmd_size\(1),
      I4 => \^d\(0),
      I5 => \USE_WRITE.wr_cmd_size\(0),
      O => s_axi_wready_INST_0_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_axi_data_fifo_v2_1_19_axic_fifo is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \pushed_commands_reg[6]\ : out STD_LOGIC;
    S_AXI_AREADY_I_reg : out STD_LOGIC;
    command_ongoing_reg : out STD_LOGIC;
    cmd_b_push_block_reg : out STD_LOGIC;
    cmd_b_push_block_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_b_push_block_reg_1 : out STD_LOGIC;
    cmd_push_block_reg : out STD_LOGIC;
    m_axi_awready_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pushed_commands_reg[6]_0\ : out STD_LOGIC;
    s_axi_awvalid_0 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \USE_WRITE.wr_cmd_b_ready\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_axi_awlen[7]_INST_0_i_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fix_need_to_split_q : in STD_LOGIC;
    access_is_fix_q : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    S_AXI_AREADY_I_reg_0 : in STD_LOGIC;
    S_AXI_AREADY_I_reg_1 : in STD_LOGIC;
    command_ongoing : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    cmd_b_push_block : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \USE_B_CHANNEL.cmd_b_empty_i_reg\ : in STD_LOGIC;
    cmd_b_empty : in STD_LOGIC;
    cmd_push_block : in STD_LOGIC;
    full : in STD_LOGIC;
    m_axi_awvalid : in STD_LOGIC;
    wrap_need_to_split_q : in STD_LOGIC;
    incr_need_to_split_q : in STD_LOGIC;
    access_is_incr_q : in STD_LOGIC;
    access_is_wrap_q : in STD_LOGIC;
    split_ongoing : in STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_axi_data_fifo_v2_1_19_axic_fifo : entity is "axi_data_fifo_v2_1_19_axic_fifo";
end design_1_auto_ds_0_axi_data_fifo_v2_1_19_axic_fifo;

architecture STRUCTURE of design_1_auto_ds_0_axi_data_fifo_v2_1_19_axic_fifo is
begin
inst: entity work.design_1_auto_ds_0_axi_data_fifo_v2_1_19_fifo_gen
     port map (
      CLK => CLK,
      D(4 downto 0) => D(4 downto 0),
      E(0) => E(0),
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      S_AXI_AREADY_I_reg => S_AXI_AREADY_I_reg,
      S_AXI_AREADY_I_reg_0 => S_AXI_AREADY_I_reg_0,
      S_AXI_AREADY_I_reg_1 => S_AXI_AREADY_I_reg_1,
      \USE_B_CHANNEL.cmd_b_empty_i_reg\ => \USE_B_CHANNEL.cmd_b_empty_i_reg\,
      \USE_WRITE.wr_cmd_b_ready\ => \USE_WRITE.wr_cmd_b_ready\,
      access_is_fix_q => access_is_fix_q,
      access_is_incr_q => access_is_incr_q,
      access_is_wrap_q => access_is_wrap_q,
      cmd_b_empty => cmd_b_empty,
      cmd_b_push_block => cmd_b_push_block,
      cmd_b_push_block_reg => cmd_b_push_block_reg,
      cmd_b_push_block_reg_0(0) => cmd_b_push_block_reg_0(0),
      cmd_b_push_block_reg_1 => cmd_b_push_block_reg_1,
      cmd_push_block => cmd_push_block,
      cmd_push_block_reg => cmd_push_block_reg,
      cmd_push_block_reg_0(0) => cmd_push_block_reg_0(0),
      command_ongoing => command_ongoing,
      command_ongoing_reg => command_ongoing_reg,
      din(0) => din(0),
      dout(8 downto 0) => dout(8 downto 0),
      empty => empty,
      fix_need_to_split_q => fix_need_to_split_q,
      full => full,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \gpr1.dout_i_reg[1]_0\(2 downto 0) => \gpr1.dout_i_reg[1]_0\(2 downto 0),
      incr_need_to_split_q => incr_need_to_split_q,
      \m_axi_awlen[7]_INST_0_i_8\(7 downto 0) => \m_axi_awlen[7]_INST_0_i_8\(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awready_0(0) => m_axi_awready_0(0),
      m_axi_awvalid => m_axi_awvalid,
      \out\ => \out\,
      \pushed_commands_reg[6]\ => \pushed_commands_reg[6]\,
      \pushed_commands_reg[6]_0\ => \pushed_commands_reg[6]_0\,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_awvalid_0 => s_axi_awvalid_0,
      split_ongoing => split_ongoing,
      wrap_need_to_split_q => wrap_need_to_split_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_axi_data_fifo_v2_1_19_axic_fifo__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    din : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    S_AXI_AREADY_I_reg : out STD_LOGIC;
    m_axi_arready_0 : out STD_LOGIC;
    command_ongoing_reg : out STD_LOGIC;
    cmd_push_block_reg : out STD_LOGIC;
    cmd_push_block_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block_reg_1 : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rready_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rready : out STD_LOGIC;
    s_axi_rready_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arready_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    split_ongoing_reg : out STD_LOGIC;
    access_is_incr_q_reg : out STD_LOGIC;
    s_axi_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[2]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[19]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_fit_mi_side_q : in STD_LOGIC;
    \gpr1.dout_i_reg[15]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_axi_arlen[7]_INST_0_i_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fix_need_to_split_q : in STD_LOGIC;
    access_is_fix_q : in STD_LOGIC;
    \m_axi_arlen[7]_INST_0_i_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    split_ongoing : in STD_LOGIC;
    access_is_wrap_q : in STD_LOGIC;
    command_ongoing_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    areset_d : in STD_LOGIC_VECTOR ( 1 downto 0 );
    command_ongoing : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    cmd_push_block : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    cmd_empty_reg : in STD_LOGIC;
    cmd_empty : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    \WORD_LANE[2].S_AXI_RDATA_II_reg[383]\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_arvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrap_need_to_split_q : in STD_LOGIC;
    \m_axi_arlen[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_axi_arlen[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_axi_arlen[7]_INST_0_i_1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_axi_arlen[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    access_is_incr_q : in STD_LOGIC;
    incr_need_to_split_q : in STD_LOGIC;
    \m_axi_arlen[7]_INST_0_i_12\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gpr1.dout_i_reg[29]\ : in STD_LOGIC;
    \m_axi_arlen[2]_INST_0_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gpr1.dout_i_reg[15]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    si_full_size_q : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_1\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_2\ : in STD_LOGIC;
    \gpr1.dout_i_reg[29]_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg[29]_1\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    legal_wrap_len_q : in STD_LOGIC;
    \S_AXI_RRESP_ACC_reg[0]\ : in STD_LOGIC;
    first_word : in STD_LOGIC;
    \s_axi_rresp[1]_INST_0_i_6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_axi_data_fifo_v2_1_19_axic_fifo__parameterized0\ : entity is "axi_data_fifo_v2_1_19_axic_fifo";
end \design_1_auto_ds_0_axi_data_fifo_v2_1_19_axic_fifo__parameterized0\;

architecture STRUCTURE of \design_1_auto_ds_0_axi_data_fifo_v2_1_19_axic_fifo__parameterized0\ is
begin
inst: entity work.\design_1_auto_ds_0_axi_data_fifo_v2_1_19_fifo_gen__parameterized0\
     port map (
      CLK => CLK,
      D(4 downto 0) => D(4 downto 0),
      E(0) => E(0),
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      S_AXI_AREADY_I_reg => S_AXI_AREADY_I_reg,
      \S_AXI_RRESP_ACC_reg[0]\ => \S_AXI_RRESP_ACC_reg[0]\,
      \WORD_LANE[2].S_AXI_RDATA_II_reg[383]\ => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]\,
      access_is_fix_q => access_is_fix_q,
      access_is_incr_q => access_is_incr_q,
      access_is_incr_q_reg => access_is_incr_q_reg,
      access_is_wrap_q => access_is_wrap_q,
      areset_d(1 downto 0) => areset_d(1 downto 0),
      cmd_empty => cmd_empty,
      cmd_empty_reg => cmd_empty_reg,
      cmd_push_block => cmd_push_block,
      cmd_push_block_reg => cmd_push_block_reg,
      cmd_push_block_reg_0(0) => cmd_push_block_reg_0(0),
      cmd_push_block_reg_1 => cmd_push_block_reg_1,
      command_ongoing => command_ongoing,
      command_ongoing_reg => command_ongoing_reg,
      command_ongoing_reg_0(0) => command_ongoing_reg_0(0),
      din(11 downto 0) => din(11 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      first_word => first_word,
      fix_need_to_split_q => fix_need_to_split_q,
      \goreg_dm.dout_i_reg[19]\(5 downto 0) => \goreg_dm.dout_i_reg[19]\(5 downto 0),
      \goreg_dm.dout_i_reg[2]\ => \goreg_dm.dout_i_reg[2]\,
      \gpr1.dout_i_reg[15]\(5 downto 0) => \gpr1.dout_i_reg[15]_0\(5 downto 0),
      \gpr1.dout_i_reg[15]_0\ => \gpr1.dout_i_reg[15]_1\,
      \gpr1.dout_i_reg[15]_1\ => \gpr1.dout_i_reg[15]_2\,
      \gpr1.dout_i_reg[15]_2\(1 downto 0) => \gpr1.dout_i_reg[15]_3\(1 downto 0),
      \gpr1.dout_i_reg[29]\ => \gpr1.dout_i_reg[29]\,
      \gpr1.dout_i_reg[29]_0\ => \gpr1.dout_i_reg[29]_0\,
      \gpr1.dout_i_reg[29]_1\ => \gpr1.dout_i_reg[29]_1\,
      incr_need_to_split_q => incr_need_to_split_q,
      legal_wrap_len_q => legal_wrap_len_q,
      \m_axi_arlen[2]\(2 downto 0) => \m_axi_arlen[2]\(2 downto 0),
      \m_axi_arlen[2]_INST_0_i_2_0\(2 downto 0) => \m_axi_arlen[2]_INST_0_i_2\(2 downto 0),
      \m_axi_arlen[7]\(7 downto 0) => \m_axi_arlen[7]\(7 downto 0),
      \m_axi_arlen[7]_0\(7 downto 0) => \m_axi_arlen[7]_0\(7 downto 0),
      \m_axi_arlen[7]_INST_0_i_12_0\(2 downto 0) => \m_axi_arlen[7]_INST_0_i_12\(2 downto 0),
      \m_axi_arlen[7]_INST_0_i_1_0\(7 downto 0) => \m_axi_arlen[7]_INST_0_i_1\(7 downto 0),
      \m_axi_arlen[7]_INST_0_i_1_1\(7 downto 0) => \m_axi_arlen[7]_INST_0_i_1_0\(7 downto 0),
      \m_axi_arlen[7]_INST_0_i_9_0\(7 downto 0) => \m_axi_arlen[7]_INST_0_i_9\(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arready_0 => m_axi_arready_0,
      m_axi_arready_1(0) => m_axi_arready_1(0),
      \m_axi_arsize[0]\(9) => access_fit_mi_side_q,
      \m_axi_arsize[0]\(8 downto 0) => \gpr1.dout_i_reg[15]\(8 downto 0),
      m_axi_arvalid(2 downto 0) => m_axi_arvalid(2 downto 0),
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      \out\ => \out\,
      p_1_in(511 downto 0) => p_1_in(511 downto 0),
      s_axi_aresetn(0) => s_axi_aresetn(0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_rdata(511 downto 0) => s_axi_rdata(511 downto 0),
      s_axi_rid(2 downto 0) => s_axi_rid(2 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rready_0(0) => s_axi_rready_0(0),
      s_axi_rready_1(0) => s_axi_rready_1(0),
      s_axi_rready_2(0) => s_axi_rready_2(0),
      s_axi_rready_3(0) => s_axi_rready_3(0),
      s_axi_rready_4(0) => s_axi_rready_4(0),
      \s_axi_rresp[1]_INST_0_i_6_0\(5 downto 0) => \s_axi_rresp[1]_INST_0_i_6\(5 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      si_full_size_q => si_full_size_q,
      split_ongoing => split_ongoing,
      split_ongoing_reg => split_ongoing_reg,
      wrap_need_to_split_q => wrap_need_to_split_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_axi_data_fifo_v2_1_19_axic_fifo__parameterized0__xdcDup__1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    \S_AXI_ASIZE_Q_reg[2]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    \S_AXI_AID_Q_reg[1]\ : out STD_LOGIC;
    split_ongoing_reg : out STD_LOGIC;
    access_is_incr_q_reg : out STD_LOGIC;
    m_axi_wready_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    fix_need_to_split_q : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    split_ongoing : in STD_LOGIC;
    access_is_wrap_q : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_awvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_bid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    access_is_fix_q : in STD_LOGIC;
    \m_axi_awlen[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_axi_awlen[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_axi_awlen[7]_INST_0_i_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wrap_need_to_split_q : in STD_LOGIC;
    \m_axi_awlen[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axi_awlen[7]_INST_0_i_1\ : in STD_LOGIC;
    access_is_incr_q : in STD_LOGIC;
    \m_axi_awlen[7]_INST_0_i_1_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg[29]\ : in STD_LOGIC;
    \m_axi_awlen[2]_INST_0_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gpr1.dout_i_reg[15]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    si_full_size_q : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_1\ : in STD_LOGIC;
    size_mask_q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpr1.dout_i_reg[15]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    incr_need_to_split_q : in STD_LOGIC;
    legal_wrap_len_q : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    s_axi_wready_0 : in STD_LOGIC;
    first_mi_word : in STD_LOGIC;
    \current_word_1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \current_word_1_reg[5]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_axi_data_fifo_v2_1_19_axic_fifo__parameterized0__xdcDup__1\ : entity is "axi_data_fifo_v2_1_19_axic_fifo";
end \design_1_auto_ds_0_axi_data_fifo_v2_1_19_axic_fifo__parameterized0__xdcDup__1\;

architecture STRUCTURE of \design_1_auto_ds_0_axi_data_fifo_v2_1_19_axic_fifo__parameterized0__xdcDup__1\ is
begin
inst: entity work.\design_1_auto_ds_0_axi_data_fifo_v2_1_19_fifo_gen__parameterized0__xdcDup__1\
     port map (
      CLK => CLK,
      D(5 downto 0) => D(5 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      \S_AXI_AID_Q_reg[1]\ => \S_AXI_AID_Q_reg[1]\,
      \S_AXI_ASIZE_Q_reg[2]\(10 downto 0) => \S_AXI_ASIZE_Q_reg[2]\(10 downto 0),
      access_is_fix_q => access_is_fix_q,
      access_is_incr_q => access_is_incr_q,
      access_is_incr_q_reg => access_is_incr_q_reg,
      access_is_wrap_q => access_is_wrap_q,
      \current_word_1_reg[5]\(5 downto 0) => \current_word_1_reg[5]\(5 downto 0),
      \current_word_1_reg[5]_0\ => \current_word_1_reg[5]_0\,
      din(10 downto 0) => din(10 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      first_mi_word => first_mi_word,
      fix_need_to_split_q => fix_need_to_split_q,
      full => full,
      \gpr1.dout_i_reg[15]\(5 downto 0) => \gpr1.dout_i_reg[15]\(5 downto 0),
      \gpr1.dout_i_reg[15]_0\ => \gpr1.dout_i_reg[15]_0\,
      \gpr1.dout_i_reg[15]_1\ => \gpr1.dout_i_reg[15]_1\,
      \gpr1.dout_i_reg[15]_2\(1 downto 0) => \gpr1.dout_i_reg[15]_2\(1 downto 0),
      \gpr1.dout_i_reg[29]\ => \gpr1.dout_i_reg[29]\,
      incr_need_to_split_q => incr_need_to_split_q,
      legal_wrap_len_q => legal_wrap_len_q,
      \m_axi_awlen[2]\(2 downto 0) => \m_axi_awlen[2]\(2 downto 0),
      \m_axi_awlen[2]_INST_0_i_2_0\(2 downto 0) => \m_axi_awlen[2]_INST_0_i_2\(2 downto 0),
      \m_axi_awlen[7]\(7 downto 0) => \m_axi_awlen[7]\(7 downto 0),
      \m_axi_awlen[7]_0\(7 downto 0) => \m_axi_awlen[7]_0\(7 downto 0),
      \m_axi_awlen[7]_INST_0_i_1_0\ => \m_axi_awlen[7]_INST_0_i_1\,
      \m_axi_awlen[7]_INST_0_i_1_1\ => \m_axi_awlen[7]_INST_0_i_1_0\,
      \m_axi_awlen[7]_INST_0_i_6_0\(7 downto 0) => \m_axi_awlen[7]_INST_0_i_6\(7 downto 0),
      m_axi_awvalid(2 downto 0) => m_axi_awvalid(2 downto 0),
      m_axi_wdata(127 downto 0) => m_axi_wdata(127 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wready_0(0) => m_axi_wready_0(0),
      m_axi_wstrb(15 downto 0) => m_axi_wstrb(15 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_bid(2 downto 0) => s_axi_bid(2 downto 0),
      s_axi_wdata(511 downto 0) => s_axi_wdata(511 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wready_0 => s_axi_wready_0,
      s_axi_wstrb(63 downto 0) => s_axi_wstrb(63 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      si_full_size_q => si_full_size_q,
      size_mask_q(1 downto 0) => size_mask_q(1 downto 0),
      split_ongoing => split_ongoing,
      split_ongoing_reg => split_ongoing_reg,
      wrap_need_to_split_q => wrap_need_to_split_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_a_downsizer is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[34]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    din : out STD_LOGIC_VECTOR ( 10 downto 0 );
    S_AXI_AREADY_I_reg_0 : out STD_LOGIC;
    areset_d : out STD_LOGIC_VECTOR ( 1 downto 0 );
    command_ongoing_reg_0 : out STD_LOGIC;
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 48 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \areset_d_reg[0]_0\ : out STD_LOGIC;
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK : in STD_LOGIC;
    \USE_WRITE.wr_cmd_b_ready\ : in STD_LOGIC;
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 48 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    s_axi_wready_0 : in STD_LOGIC;
    first_mi_word : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \current_word_1_reg[5]\ : in STD_LOGIC;
    S_AXI_AREADY_I_reg_1 : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    S_AXI_AREADY_I_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_a_downsizer : entity is "axi_dwidth_converter_v2_1_20_a_downsizer";
end design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_a_downsizer;

architecture STRUCTURE of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_a_downsizer is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \S_AXI_AADDR_Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[10]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[11]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[12]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[13]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[14]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[15]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[16]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[17]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[18]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[19]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[20]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[21]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[22]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[23]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[24]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[25]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[26]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[27]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[28]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[29]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[30]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[31]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[32]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[33]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[34]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[35]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[36]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[37]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[38]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[39]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[40]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[41]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[42]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[43]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[44]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[45]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[46]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[47]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[48]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[7]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[8]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[9]\ : STD_LOGIC;
  signal S_AXI_ABURST_Q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_AID_Q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \S_AXI_ALEN_Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[7]\ : STD_LOGIC;
  signal S_AXI_ALOCK_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_aready_i_reg_0\ : STD_LOGIC;
  signal S_AXI_ASIZE_Q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_B_CHANNEL.cmd_b_depth[0]_i_1_n_0\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_depth_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \USE_B_CHANNEL.cmd_b_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_12\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_13\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_14\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_15\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_16\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_17\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_18\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_20\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_21\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_22\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_23\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_26\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_27\ : STD_LOGIC;
  signal access_fit_mi_side_q : STD_LOGIC;
  signal access_is_fix : STD_LOGIC;
  signal access_is_fix_q : STD_LOGIC;
  signal access_is_incr : STD_LOGIC;
  signal access_is_incr_q : STD_LOGIC;
  signal access_is_wrap : STD_LOGIC;
  signal access_is_wrap_q : STD_LOGIC;
  signal \^areset_d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cmd_b_empty : STD_LOGIC;
  signal cmd_b_push_block : STD_LOGIC;
  signal cmd_mask_i : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal cmd_mask_q : STD_LOGIC;
  signal \cmd_mask_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_mask_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_mask_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_mask_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_mask_q[4]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_mask_q[5]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[5]\ : STD_LOGIC;
  signal cmd_push : STD_LOGIC;
  signal cmd_push_block : STD_LOGIC;
  signal cmd_queue_n_165 : STD_LOGIC;
  signal cmd_queue_n_166 : STD_LOGIC;
  signal cmd_queue_n_167 : STD_LOGIC;
  signal cmd_split_i : STD_LOGIC;
  signal command_ongoing : STD_LOGIC;
  signal downsized_len_q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \downsized_len_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[4]_i_1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[5]_i_1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[6]_i_1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[7]_i_1_n_0\ : STD_LOGIC;
  signal fix_len : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fix_len_q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fix_need_to_split : STD_LOGIC;
  signal fix_need_to_split_q : STD_LOGIC;
  signal incr_need_to_split : STD_LOGIC;
  signal incr_need_to_split_q : STD_LOGIC;
  signal \inst/full\ : STD_LOGIC;
  signal legal_wrap_len_q : STD_LOGIC;
  signal legal_wrap_len_q_i_1_n_0 : STD_LOGIC;
  signal legal_wrap_len_q_i_2_n_0 : STD_LOGIC;
  signal legal_wrap_len_q_i_3_n_0 : STD_LOGIC;
  signal legal_wrap_len_q_i_4_n_0 : STD_LOGIC;
  signal masked_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal masked_addr_q : STD_LOGIC_VECTOR ( 48 downto 0 );
  signal \masked_addr_q[10]_i_2_n_0\ : STD_LOGIC;
  signal \masked_addr_q[11]_i_2_n_0\ : STD_LOGIC;
  signal \masked_addr_q[6]_i_2_n_0\ : STD_LOGIC;
  signal \masked_addr_q[7]_i_2_n_0\ : STD_LOGIC;
  signal \masked_addr_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \masked_addr_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \masked_addr_q[9]_i_2_n_0\ : STD_LOGIC;
  signal \masked_addr_q[9]_i_3_n_0\ : STD_LOGIC;
  signal next_mi_addr : STD_LOGIC_VECTOR ( 48 downto 4 );
  signal \next_mi_addr0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_10\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_11\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_12\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_13\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_14\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_15\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_3\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_4\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_5\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_6\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_7\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_8\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_9\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_1\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_10\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_11\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_12\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_13\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_14\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_15\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_2\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_3\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_4\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_5\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_6\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_7\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_8\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_9\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_1\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_10\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_11\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_12\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_13\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_14\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_15\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_2\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_3\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_4\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_5\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_6\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_7\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_8\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_9\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_10\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_11\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_12\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_13\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_14\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_15\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_3\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_4\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_5\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_6\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_7\ : STD_LOGIC;
  signal next_mi_addr0_carry_i_1_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_i_2_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_i_3_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_i_4_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_i_5_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_i_6_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_i_7_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_i_8_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_i_9_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_n_1 : STD_LOGIC;
  signal next_mi_addr0_carry_n_10 : STD_LOGIC;
  signal next_mi_addr0_carry_n_11 : STD_LOGIC;
  signal next_mi_addr0_carry_n_12 : STD_LOGIC;
  signal next_mi_addr0_carry_n_13 : STD_LOGIC;
  signal next_mi_addr0_carry_n_14 : STD_LOGIC;
  signal next_mi_addr0_carry_n_15 : STD_LOGIC;
  signal next_mi_addr0_carry_n_2 : STD_LOGIC;
  signal next_mi_addr0_carry_n_3 : STD_LOGIC;
  signal next_mi_addr0_carry_n_4 : STD_LOGIC;
  signal next_mi_addr0_carry_n_5 : STD_LOGIC;
  signal next_mi_addr0_carry_n_6 : STD_LOGIC;
  signal next_mi_addr0_carry_n_7 : STD_LOGIC;
  signal next_mi_addr0_carry_n_8 : STD_LOGIC;
  signal next_mi_addr0_carry_n_9 : STD_LOGIC;
  signal \next_mi_addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr[8]_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr[9]_i_1_n_0\ : STD_LOGIC;
  signal num_transactions : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \num_transactions_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \num_transactions_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \num_transactions_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \num_transactions_q_reg_n_0_[2]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pre_mi_addr : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \pushed_commands[7]_i_1_n_0\ : STD_LOGIC;
  signal \pushed_commands[7]_i_3_n_0\ : STD_LOGIC;
  signal pushed_commands_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pushed_new_cmd : STD_LOGIC;
  signal \^s_axi_bid\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal si_full_size : STD_LOGIC;
  signal si_full_size_q : STD_LOGIC;
  signal size_mask : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal size_mask_q : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal split_addr_mask : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \split_addr_mask_q[4]_i_1_n_0\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[48]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[6]\ : STD_LOGIC;
  signal split_ongoing : STD_LOGIC;
  signal unalignment_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal unalignment_addr_q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wrap_need_to_split : STD_LOGIC;
  signal wrap_need_to_split_q : STD_LOGIC;
  signal \wrap_need_to_split_q_i_2__0_n_0\ : STD_LOGIC;
  signal wrap_need_to_split_q_i_3_n_0 : STD_LOGIC;
  signal wrap_need_to_split_q_i_4_n_0 : STD_LOGIC;
  signal wrap_rest_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wrap_rest_len0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wrap_rest_len[1]_i_1_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[7]_i_2_n_0\ : STD_LOGIC;
  signal wrap_unaligned_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wrap_unaligned_len_q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_next_mi_addr0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_next_mi_addr0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of access_is_fix_q_i_1 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of access_is_incr_q_i_1 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of access_is_wrap_q_i_1 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \cmd_mask_q[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \cmd_mask_q[1]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \cmd_mask_q[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \cmd_mask_q[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \cmd_mask_q[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \cmd_mask_q[4]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \cmd_mask_q[5]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \downsized_len_q[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \downsized_len_q[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \downsized_len_q[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \downsized_len_q[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \downsized_len_q[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \downsized_len_q[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \downsized_len_q[7]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \fix_len_q[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \fix_len_q[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \fix_len_q[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of fix_need_to_split_q_i_1 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of incr_need_to_split_q_i_1 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \masked_addr_q[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \masked_addr_q[11]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \masked_addr_q[14]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \masked_addr_q[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \masked_addr_q[3]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \masked_addr_q[6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \masked_addr_q[7]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \masked_addr_q[8]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \masked_addr_q[9]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \num_transactions_q[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \num_transactions_q[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \pushed_commands[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \pushed_commands[2]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \pushed_commands[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \pushed_commands[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \pushed_commands[6]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \pushed_commands[7]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of si_full_size_q_i_1 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \size_mask_q[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \size_mask_q[3]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \split_addr_mask_q[0]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \split_addr_mask_q[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \split_addr_mask_q[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \split_addr_mask_q[5]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \split_addr_mask_q[6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \unalignment_addr_q[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \unalignment_addr_q[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \unalignment_addr_q[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of wrap_need_to_split_q_i_1 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of wrap_need_to_split_q_i_4 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \wrap_rest_len[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \wrap_rest_len[2]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \wrap_rest_len[3]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \wrap_rest_len[4]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \wrap_rest_len[6]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \wrap_rest_len[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[4]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[5]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[7]_i_1\ : label is "soft_lutpair112";
begin
  SR(0) <= \^sr\(0);
  S_AXI_AREADY_I_reg_0 <= \^s_axi_aready_i_reg_0\;
  areset_d(1 downto 0) <= \^areset_d\(1 downto 0);
  s_axi_bid(2 downto 0) <= \^s_axi_bid\(2 downto 0);
\S_AXI_AADDR_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(0),
      Q => \S_AXI_AADDR_Q_reg_n_0_[0]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(10),
      Q => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(11),
      Q => \S_AXI_AADDR_Q_reg_n_0_[11]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(12),
      Q => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(13),
      Q => \S_AXI_AADDR_Q_reg_n_0_[13]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(14),
      Q => \S_AXI_AADDR_Q_reg_n_0_[14]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(15),
      Q => \S_AXI_AADDR_Q_reg_n_0_[15]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(16),
      Q => \S_AXI_AADDR_Q_reg_n_0_[16]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(17),
      Q => \S_AXI_AADDR_Q_reg_n_0_[17]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(18),
      Q => \S_AXI_AADDR_Q_reg_n_0_[18]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(19),
      Q => \S_AXI_AADDR_Q_reg_n_0_[19]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(1),
      Q => \S_AXI_AADDR_Q_reg_n_0_[1]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(20),
      Q => \S_AXI_AADDR_Q_reg_n_0_[20]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(21),
      Q => \S_AXI_AADDR_Q_reg_n_0_[21]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(22),
      Q => \S_AXI_AADDR_Q_reg_n_0_[22]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(23),
      Q => \S_AXI_AADDR_Q_reg_n_0_[23]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(24),
      Q => \S_AXI_AADDR_Q_reg_n_0_[24]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(25),
      Q => \S_AXI_AADDR_Q_reg_n_0_[25]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(26),
      Q => \S_AXI_AADDR_Q_reg_n_0_[26]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(27),
      Q => \S_AXI_AADDR_Q_reg_n_0_[27]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(28),
      Q => \S_AXI_AADDR_Q_reg_n_0_[28]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(29),
      Q => \S_AXI_AADDR_Q_reg_n_0_[29]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(2),
      Q => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(30),
      Q => \S_AXI_AADDR_Q_reg_n_0_[30]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(31),
      Q => \S_AXI_AADDR_Q_reg_n_0_[31]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(32),
      Q => \S_AXI_AADDR_Q_reg_n_0_[32]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(33),
      Q => \S_AXI_AADDR_Q_reg_n_0_[33]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(34),
      Q => \S_AXI_AADDR_Q_reg_n_0_[34]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(35),
      Q => \S_AXI_AADDR_Q_reg_n_0_[35]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(36),
      Q => \S_AXI_AADDR_Q_reg_n_0_[36]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(37),
      Q => \S_AXI_AADDR_Q_reg_n_0_[37]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(38),
      Q => \S_AXI_AADDR_Q_reg_n_0_[38]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(39),
      Q => \S_AXI_AADDR_Q_reg_n_0_[39]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(3),
      Q => \S_AXI_AADDR_Q_reg_n_0_[3]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(40),
      Q => \S_AXI_AADDR_Q_reg_n_0_[40]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(41),
      Q => \S_AXI_AADDR_Q_reg_n_0_[41]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(42),
      Q => \S_AXI_AADDR_Q_reg_n_0_[42]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(43),
      Q => \S_AXI_AADDR_Q_reg_n_0_[43]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(44),
      Q => \S_AXI_AADDR_Q_reg_n_0_[44]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(45),
      Q => \S_AXI_AADDR_Q_reg_n_0_[45]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(46),
      Q => \S_AXI_AADDR_Q_reg_n_0_[46]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(47),
      Q => \S_AXI_AADDR_Q_reg_n_0_[47]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(48),
      Q => \S_AXI_AADDR_Q_reg_n_0_[48]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(4),
      Q => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(5),
      Q => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(6),
      Q => \S_AXI_AADDR_Q_reg_n_0_[6]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(7),
      Q => \S_AXI_AADDR_Q_reg_n_0_[7]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(8),
      Q => \S_AXI_AADDR_Q_reg_n_0_[8]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(9),
      Q => \S_AXI_AADDR_Q_reg_n_0_[9]\,
      R => '0'
    );
\S_AXI_ABURST_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awburst(0),
      Q => S_AXI_ABURST_Q(0),
      R => '0'
    );
\S_AXI_ABURST_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awburst(1),
      Q => S_AXI_ABURST_Q(1),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awcache(0),
      Q => m_axi_awcache(0),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awcache(1),
      Q => m_axi_awcache(1),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awcache(2),
      Q => m_axi_awcache(2),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awcache(3),
      Q => m_axi_awcache(3),
      R => '0'
    );
\S_AXI_AID_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awid(0),
      Q => S_AXI_AID_Q(0),
      R => '0'
    );
\S_AXI_AID_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awid(1),
      Q => S_AXI_AID_Q(1),
      R => '0'
    );
\S_AXI_AID_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awid(2),
      Q => S_AXI_AID_Q(2),
      R => '0'
    );
\S_AXI_ALEN_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awlen(0),
      Q => p_0_in_0(0),
      R => '0'
    );
\S_AXI_ALEN_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awlen(1),
      Q => p_0_in_0(1),
      R => '0'
    );
\S_AXI_ALEN_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awlen(2),
      Q => p_0_in_0(2),
      R => '0'
    );
\S_AXI_ALEN_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awlen(3),
      Q => p_0_in_0(3),
      R => '0'
    );
\S_AXI_ALEN_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awlen(4),
      Q => \S_AXI_ALEN_Q_reg_n_0_[4]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awlen(5),
      Q => \S_AXI_ALEN_Q_reg_n_0_[5]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awlen(6),
      Q => \S_AXI_ALEN_Q_reg_n_0_[6]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awlen(7),
      Q => \S_AXI_ALEN_Q_reg_n_0_[7]\,
      R => '0'
    );
\S_AXI_ALOCK_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awlock(0),
      Q => S_AXI_ALOCK_Q(0),
      R => '0'
    );
\S_AXI_APROT_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awprot(0),
      Q => m_axi_awprot(0),
      R => '0'
    );
\S_AXI_APROT_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awprot(1),
      Q => m_axi_awprot(1),
      R => '0'
    );
\S_AXI_APROT_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awprot(2),
      Q => m_axi_awprot(2),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awqos(0),
      Q => m_axi_awqos(0),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awqos(1),
      Q => m_axi_awqos(1),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awqos(2),
      Q => m_axi_awqos(2),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awqos(3),
      Q => m_axi_awqos(3),
      R => '0'
    );
\S_AXI_AREADY_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44FFF4F4"
    )
        port map (
      I0 => \^areset_d\(0),
      I1 => \^areset_d\(1),
      I2 => S_AXI_AREADY_I_reg_1,
      I3 => s_axi_arvalid,
      I4 => S_AXI_AREADY_I_reg_2(0),
      O => \areset_d_reg[0]_0\
    );
S_AXI_AREADY_I_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \USE_B_CHANNEL.cmd_b_queue_n_27\,
      Q => \^s_axi_aready_i_reg_0\,
      R => \^sr\(0)
    );
\S_AXI_AREGION_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awregion(0),
      Q => m_axi_awregion(0),
      R => '0'
    );
\S_AXI_AREGION_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awregion(1),
      Q => m_axi_awregion(1),
      R => '0'
    );
\S_AXI_AREGION_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awregion(2),
      Q => m_axi_awregion(2),
      R => '0'
    );
\S_AXI_AREGION_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awregion(3),
      Q => m_axi_awregion(3),
      R => '0'
    );
\S_AXI_ASIZE_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awsize(0),
      Q => S_AXI_ASIZE_Q(0),
      R => '0'
    );
\S_AXI_ASIZE_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awsize(1),
      Q => S_AXI_ASIZE_Q(1),
      R => '0'
    );
\S_AXI_ASIZE_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awsize(2),
      Q => S_AXI_ASIZE_Q(2),
      R => '0'
    );
\USE_B_CHANNEL.cmd_b_depth[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \USE_B_CHANNEL.cmd_b_depth_reg\(0),
      O => \USE_B_CHANNEL.cmd_b_depth[0]_i_1_n_0\
    );
\USE_B_CHANNEL.cmd_b_depth_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \USE_B_CHANNEL.cmd_b_queue_n_21\,
      D => \USE_B_CHANNEL.cmd_b_depth[0]_i_1_n_0\,
      Q => \USE_B_CHANNEL.cmd_b_depth_reg\(0),
      R => \^sr\(0)
    );
\USE_B_CHANNEL.cmd_b_depth_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \USE_B_CHANNEL.cmd_b_queue_n_21\,
      D => \USE_B_CHANNEL.cmd_b_queue_n_16\,
      Q => \USE_B_CHANNEL.cmd_b_depth_reg\(1),
      R => \^sr\(0)
    );
\USE_B_CHANNEL.cmd_b_depth_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \USE_B_CHANNEL.cmd_b_queue_n_21\,
      D => \USE_B_CHANNEL.cmd_b_queue_n_15\,
      Q => \USE_B_CHANNEL.cmd_b_depth_reg\(2),
      R => \^sr\(0)
    );
\USE_B_CHANNEL.cmd_b_depth_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \USE_B_CHANNEL.cmd_b_queue_n_21\,
      D => \USE_B_CHANNEL.cmd_b_queue_n_14\,
      Q => \USE_B_CHANNEL.cmd_b_depth_reg\(3),
      R => \^sr\(0)
    );
\USE_B_CHANNEL.cmd_b_depth_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \USE_B_CHANNEL.cmd_b_queue_n_21\,
      D => \USE_B_CHANNEL.cmd_b_queue_n_13\,
      Q => \USE_B_CHANNEL.cmd_b_depth_reg\(4),
      R => \^sr\(0)
    );
\USE_B_CHANNEL.cmd_b_depth_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \USE_B_CHANNEL.cmd_b_queue_n_21\,
      D => \USE_B_CHANNEL.cmd_b_queue_n_12\,
      Q => \USE_B_CHANNEL.cmd_b_depth_reg\(5),
      R => \^sr\(0)
    );
\USE_B_CHANNEL.cmd_b_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \USE_B_CHANNEL.cmd_b_depth_reg\(5),
      I1 => \USE_B_CHANNEL.cmd_b_depth_reg\(4),
      I2 => \USE_B_CHANNEL.cmd_b_depth_reg\(1),
      I3 => \USE_B_CHANNEL.cmd_b_depth_reg\(0),
      I4 => \USE_B_CHANNEL.cmd_b_depth_reg\(3),
      I5 => \USE_B_CHANNEL.cmd_b_depth_reg\(2),
      O => \USE_B_CHANNEL.cmd_b_empty_i_i_2_n_0\
    );
\USE_B_CHANNEL.cmd_b_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \USE_B_CHANNEL.cmd_b_queue_n_22\,
      Q => cmd_b_empty,
      S => \^sr\(0)
    );
\USE_B_CHANNEL.cmd_b_queue\: entity work.design_1_auto_ds_0_axi_data_fifo_v2_1_19_axic_fifo
     port map (
      CLK => CLK,
      D(4) => \USE_B_CHANNEL.cmd_b_queue_n_12\,
      D(3) => \USE_B_CHANNEL.cmd_b_queue_n_13\,
      D(2) => \USE_B_CHANNEL.cmd_b_queue_n_14\,
      D(1) => \USE_B_CHANNEL.cmd_b_queue_n_15\,
      D(0) => \USE_B_CHANNEL.cmd_b_queue_n_16\,
      E(0) => \^s_axi_aready_i_reg_0\,
      Q(5 downto 0) => \USE_B_CHANNEL.cmd_b_depth_reg\(5 downto 0),
      SR(0) => \^sr\(0),
      S_AXI_AREADY_I_reg => \USE_B_CHANNEL.cmd_b_queue_n_18\,
      S_AXI_AREADY_I_reg_0 => \^areset_d\(0),
      S_AXI_AREADY_I_reg_1 => \^areset_d\(1),
      \USE_B_CHANNEL.cmd_b_empty_i_reg\ => \USE_B_CHANNEL.cmd_b_empty_i_i_2_n_0\,
      \USE_WRITE.wr_cmd_b_ready\ => \USE_WRITE.wr_cmd_b_ready\,
      access_is_fix_q => access_is_fix_q,
      access_is_incr_q => access_is_incr_q,
      access_is_wrap_q => access_is_wrap_q,
      cmd_b_empty => cmd_b_empty,
      cmd_b_push_block => cmd_b_push_block,
      cmd_b_push_block_reg => \USE_B_CHANNEL.cmd_b_queue_n_20\,
      cmd_b_push_block_reg_0(0) => \USE_B_CHANNEL.cmd_b_queue_n_21\,
      cmd_b_push_block_reg_1 => \USE_B_CHANNEL.cmd_b_queue_n_22\,
      cmd_push_block => cmd_push_block,
      cmd_push_block_reg => \USE_B_CHANNEL.cmd_b_queue_n_23\,
      cmd_push_block_reg_0(0) => cmd_push,
      command_ongoing => command_ongoing,
      command_ongoing_reg => command_ongoing_reg_0,
      din(0) => cmd_split_i,
      dout(8 downto 0) => dout(8 downto 0),
      empty => empty,
      fix_need_to_split_q => fix_need_to_split_q,
      full => \inst/full\,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_in_0(3 downto 0),
      \gpr1.dout_i_reg[1]_0\(2) => \num_transactions_q_reg_n_0_[2]\,
      \gpr1.dout_i_reg[1]_0\(1) => \num_transactions_q_reg_n_0_[1]\,
      \gpr1.dout_i_reg[1]_0\(0) => \num_transactions_q_reg_n_0_[0]\,
      incr_need_to_split_q => incr_need_to_split_q,
      \m_axi_awlen[7]_INST_0_i_8\(7 downto 0) => pushed_commands_reg(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awready_0(0) => pushed_new_cmd,
      m_axi_awvalid => cmd_queue_n_165,
      \out\ => \out\,
      \pushed_commands_reg[6]\ => \USE_B_CHANNEL.cmd_b_queue_n_17\,
      \pushed_commands_reg[6]_0\ => \USE_B_CHANNEL.cmd_b_queue_n_26\,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_awvalid_0 => \USE_B_CHANNEL.cmd_b_queue_n_27\,
      split_ongoing => split_ongoing,
      wrap_need_to_split_q => wrap_need_to_split_q
    );
access_fit_mi_side_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[4]_i_1_n_0\,
      Q => access_fit_mi_side_q,
      R => \^sr\(0)
    );
access_is_fix_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_awburst(0),
      I1 => s_axi_awburst(1),
      O => access_is_fix
    );
access_is_fix_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => access_is_fix,
      Q => access_is_fix_q,
      R => \^sr\(0)
    );
access_is_incr_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_awburst(0),
      I1 => s_axi_awburst(1),
      O => access_is_incr
    );
access_is_incr_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => access_is_incr,
      Q => access_is_incr_q,
      R => \^sr\(0)
    );
access_is_wrap_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_awburst(1),
      I1 => s_axi_awburst(0),
      O => access_is_wrap
    );
access_is_wrap_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => access_is_wrap,
      Q => access_is_wrap_q,
      R => \^sr\(0)
    );
\areset_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \^sr\(0),
      Q => \^areset_d\(0),
      R => '0'
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \^areset_d\(0),
      Q => \^areset_d\(1),
      R => '0'
    );
cmd_b_push_block_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \USE_B_CHANNEL.cmd_b_queue_n_20\,
      Q => cmd_b_push_block,
      R => '0'
    );
\cmd_mask_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi_awsize(1),
      I1 => s_axi_awsize(2),
      I2 => s_axi_awsize(0),
      I3 => s_axi_awlen(0),
      I4 => cmd_mask_q,
      O => \cmd_mask_q[0]_i_1_n_0\
    );
\cmd_mask_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEEE"
    )
        port map (
      I0 => s_axi_awsize(1),
      I1 => s_axi_awsize(2),
      I2 => s_axi_awlen(0),
      I3 => s_axi_awsize(0),
      I4 => s_axi_awlen(1),
      I5 => cmd_mask_q,
      O => \cmd_mask_q[1]_i_1_n_0\
    );
\cmd_mask_q[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^s_axi_aready_i_reg_0\,
      I1 => s_axi_awburst(0),
      I2 => s_axi_awburst(1),
      O => cmd_mask_q
    );
\cmd_mask_q[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \masked_addr_q[6]_i_2_n_0\,
      I1 => s_axi_awsize(2),
      I2 => s_axi_awburst(1),
      I3 => s_axi_awburst(0),
      O => \cmd_mask_q[2]_i_1_n_0\
    );
\cmd_mask_q[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \masked_addr_q[7]_i_2_n_0\,
      I1 => s_axi_awsize(2),
      I2 => s_axi_awburst(1),
      I3 => s_axi_awburst(0),
      O => \cmd_mask_q[3]_i_1_n_0\
    );
\cmd_mask_q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => cmd_mask_i(4),
      I1 => s_axi_awburst(1),
      I2 => s_axi_awburst(0),
      O => \cmd_mask_q[4]_i_1_n_0\
    );
\cmd_mask_q[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => s_axi_awlen(0),
      I1 => s_axi_awsize(0),
      I2 => s_axi_awsize(1),
      I3 => s_axi_awsize(2),
      I4 => \masked_addr_q[8]_i_3_n_0\,
      O => cmd_mask_i(4)
    );
\cmd_mask_q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => cmd_mask_i(5),
      I1 => s_axi_awburst(1),
      I2 => s_axi_awburst(0),
      O => \cmd_mask_q[5]_i_1_n_0\
    );
\cmd_mask_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[0]_i_1_n_0\,
      Q => \cmd_mask_q_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\cmd_mask_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[1]_i_1_n_0\,
      Q => \cmd_mask_q_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\cmd_mask_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[2]_i_1_n_0\,
      Q => \cmd_mask_q_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\cmd_mask_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[3]_i_1_n_0\,
      Q => \cmd_mask_q_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\cmd_mask_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[4]_i_1_n_0\,
      Q => \cmd_mask_q_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\cmd_mask_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[5]_i_1_n_0\,
      Q => \cmd_mask_q_reg_n_0_[5]\,
      R => \^sr\(0)
    );
cmd_push_block_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \USE_B_CHANNEL.cmd_b_queue_n_23\,
      Q => cmd_push_block,
      R => '0'
    );
cmd_queue: entity work.\design_1_auto_ds_0_axi_data_fifo_v2_1_19_axic_fifo__parameterized0__xdcDup__1\
     port map (
      CLK => CLK,
      D(5 downto 0) => D(5 downto 0),
      E(0) => cmd_push,
      Q(7 downto 0) => wrap_rest_len(7 downto 0),
      SR(0) => \^sr\(0),
      \S_AXI_AID_Q_reg[1]\ => cmd_queue_n_165,
      \S_AXI_ASIZE_Q_reg[2]\(10 downto 0) => din(10 downto 0),
      access_is_fix_q => access_is_fix_q,
      access_is_incr_q => access_is_incr_q,
      access_is_incr_q_reg => cmd_queue_n_167,
      access_is_wrap_q => access_is_wrap_q,
      \current_word_1_reg[5]\(5 downto 0) => Q(5 downto 0),
      \current_word_1_reg[5]_0\ => \current_word_1_reg[5]\,
      din(10) => cmd_split_i,
      din(9) => access_fit_mi_side_q,
      din(8) => \cmd_mask_q_reg_n_0_[5]\,
      din(7) => \cmd_mask_q_reg_n_0_[4]\,
      din(6) => \cmd_mask_q_reg_n_0_[3]\,
      din(5) => \cmd_mask_q_reg_n_0_[2]\,
      din(4) => \cmd_mask_q_reg_n_0_[1]\,
      din(3) => \cmd_mask_q_reg_n_0_[0]\,
      din(2 downto 0) => S_AXI_ASIZE_Q(2 downto 0),
      dout(8 downto 0) => \goreg_dm.dout_i_reg[34]\(8 downto 0),
      first_mi_word => first_mi_word,
      fix_need_to_split_q => fix_need_to_split_q,
      full => \inst/full\,
      \gpr1.dout_i_reg[15]\(5) => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      \gpr1.dout_i_reg[15]\(4) => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      \gpr1.dout_i_reg[15]\(3) => \S_AXI_AADDR_Q_reg_n_0_[3]\,
      \gpr1.dout_i_reg[15]\(2) => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      \gpr1.dout_i_reg[15]\(1) => \S_AXI_AADDR_Q_reg_n_0_[1]\,
      \gpr1.dout_i_reg[15]\(0) => \S_AXI_AADDR_Q_reg_n_0_[0]\,
      \gpr1.dout_i_reg[15]_0\ => \split_addr_mask_q_reg_n_0_[0]\,
      \gpr1.dout_i_reg[15]_1\ => \split_addr_mask_q_reg_n_0_[1]\,
      \gpr1.dout_i_reg[15]_2\(1) => \split_addr_mask_q_reg_n_0_[5]\,
      \gpr1.dout_i_reg[15]_2\(0) => \split_addr_mask_q_reg_n_0_[4]\,
      \gpr1.dout_i_reg[29]\ => \split_addr_mask_q_reg_n_0_[48]\,
      incr_need_to_split_q => incr_need_to_split_q,
      legal_wrap_len_q => legal_wrap_len_q,
      \m_axi_awlen[2]\(2 downto 0) => unalignment_addr_q(2 downto 0),
      \m_axi_awlen[2]_INST_0_i_2\(2 downto 0) => fix_len_q(2 downto 0),
      \m_axi_awlen[7]\(7 downto 0) => wrap_unaligned_len_q(7 downto 0),
      \m_axi_awlen[7]_0\(7) => \S_AXI_ALEN_Q_reg_n_0_[7]\,
      \m_axi_awlen[7]_0\(6) => \S_AXI_ALEN_Q_reg_n_0_[6]\,
      \m_axi_awlen[7]_0\(5) => \S_AXI_ALEN_Q_reg_n_0_[5]\,
      \m_axi_awlen[7]_0\(4) => \S_AXI_ALEN_Q_reg_n_0_[4]\,
      \m_axi_awlen[7]_0\(3 downto 0) => p_0_in_0(3 downto 0),
      \m_axi_awlen[7]_INST_0_i_1\ => \USE_B_CHANNEL.cmd_b_queue_n_17\,
      \m_axi_awlen[7]_INST_0_i_1_0\ => \USE_B_CHANNEL.cmd_b_queue_n_26\,
      \m_axi_awlen[7]_INST_0_i_6\(7 downto 0) => downsized_len_q(7 downto 0),
      m_axi_awvalid(2 downto 0) => S_AXI_AID_Q(2 downto 0),
      m_axi_wdata(127 downto 0) => m_axi_wdata(127 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wready_0(0) => E(0),
      m_axi_wstrb(15 downto 0) => m_axi_wstrb(15 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_bid(2 downto 0) => \^s_axi_bid\(2 downto 0),
      s_axi_wdata(511 downto 0) => s_axi_wdata(511 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wready_0 => s_axi_wready_0,
      s_axi_wstrb(63 downto 0) => s_axi_wstrb(63 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      si_full_size_q => si_full_size_q,
      size_mask_q(1 downto 0) => size_mask_q(3 downto 2),
      split_ongoing => split_ongoing,
      split_ongoing_reg => cmd_queue_n_166,
      wrap_need_to_split_q => wrap_need_to_split_q
    );
command_ongoing_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \USE_B_CHANNEL.cmd_b_queue_n_18\,
      Q => command_ongoing,
      R => \^sr\(0)
    );
\downsized_len_q[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => s_axi_awlen(0),
      I1 => s_axi_awsize(2),
      I2 => s_axi_awsize(0),
      I3 => s_axi_awsize(1),
      O => \downsized_len_q[0]_i_1_n_0\
    );
\downsized_len_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0BFA0"
    )
        port map (
      I0 => s_axi_awsize(1),
      I1 => s_axi_awsize(0),
      I2 => s_axi_awsize(2),
      I3 => s_axi_awlen(1),
      I4 => s_axi_awlen(0),
      O => \downsized_len_q[1]_i_1_n_0\
    );
\downsized_len_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFBF9FE0C0A080"
    )
        port map (
      I0 => s_axi_awsize(1),
      I1 => s_axi_awsize(0),
      I2 => s_axi_awsize(2),
      I3 => s_axi_awlen(0),
      I4 => s_axi_awlen(1),
      I5 => s_axi_awlen(2),
      O => \downsized_len_q[2]_i_1_n_0\
    );
\downsized_len_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA02AA"
    )
        port map (
      I0 => s_axi_awlen(3),
      I1 => s_axi_awsize(1),
      I2 => s_axi_awsize(0),
      I3 => s_axi_awsize(2),
      I4 => \masked_addr_q[7]_i_2_n_0\,
      O => \downsized_len_q[3]_i_1_n_0\
    );
\downsized_len_q[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA02AA"
    )
        port map (
      I0 => s_axi_awlen(4),
      I1 => s_axi_awsize(1),
      I2 => s_axi_awsize(0),
      I3 => s_axi_awsize(2),
      I4 => \masked_addr_q[8]_i_3_n_0\,
      O => \downsized_len_q[4]_i_1_n_0\
    );
\downsized_len_q[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA02AA"
    )
        port map (
      I0 => s_axi_awlen(5),
      I1 => s_axi_awsize(1),
      I2 => s_axi_awsize(0),
      I3 => s_axi_awsize(2),
      I4 => \masked_addr_q[9]_i_2_n_0\,
      O => \downsized_len_q[5]_i_1_n_0\
    );
\downsized_len_q[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA02AA"
    )
        port map (
      I0 => s_axi_awlen(6),
      I1 => s_axi_awsize(1),
      I2 => s_axi_awsize(0),
      I3 => s_axi_awsize(2),
      I4 => \masked_addr_q[10]_i_2_n_0\,
      O => \downsized_len_q[6]_i_1_n_0\
    );
\downsized_len_q[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA02AA"
    )
        port map (
      I0 => s_axi_awlen(7),
      I1 => s_axi_awsize(1),
      I2 => s_axi_awsize(0),
      I3 => s_axi_awsize(2),
      I4 => \masked_addr_q[11]_i_2_n_0\,
      O => \downsized_len_q[7]_i_1_n_0\
    );
\downsized_len_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[0]_i_1_n_0\,
      Q => downsized_len_q(0),
      R => \^sr\(0)
    );
\downsized_len_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[1]_i_1_n_0\,
      Q => downsized_len_q(1),
      R => \^sr\(0)
    );
\downsized_len_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[2]_i_1_n_0\,
      Q => downsized_len_q(2),
      R => \^sr\(0)
    );
\downsized_len_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[3]_i_1_n_0\,
      Q => downsized_len_q(3),
      R => \^sr\(0)
    );
\downsized_len_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[4]_i_1_n_0\,
      Q => downsized_len_q(4),
      R => \^sr\(0)
    );
\downsized_len_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[5]_i_1_n_0\,
      Q => downsized_len_q(5),
      R => \^sr\(0)
    );
\downsized_len_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[6]_i_1_n_0\,
      Q => downsized_len_q(6),
      R => \^sr\(0)
    );
\downsized_len_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[7]_i_1_n_0\,
      Q => downsized_len_q(7),
      R => \^sr\(0)
    );
\fix_len_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => s_axi_awsize(2),
      I1 => s_axi_awsize(0),
      I2 => s_axi_awsize(1),
      O => fix_len(0)
    );
\fix_len_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_awsize(1),
      I1 => s_axi_awsize(2),
      O => fix_len(1)
    );
\fix_len_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_awsize(1),
      I1 => s_axi_awsize(2),
      I2 => s_axi_awsize(0),
      O => fix_len(2)
    );
\fix_len_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_len(0),
      Q => fix_len_q(0),
      R => \^sr\(0)
    );
\fix_len_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_len(1),
      Q => fix_len_q(1),
      R => \^sr\(0)
    );
\fix_len_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_len(2),
      Q => fix_len_q(2),
      R => \^sr\(0)
    );
fix_need_to_split_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
        port map (
      I0 => s_axi_awburst(1),
      I1 => s_axi_awburst(0),
      I2 => s_axi_awsize(2),
      I3 => s_axi_awsize(0),
      I4 => s_axi_awsize(1),
      O => fix_need_to_split
    );
fix_need_to_split_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_need_to_split,
      Q => fix_need_to_split_q,
      R => \^sr\(0)
    );
incr_need_to_split_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => s_axi_awburst(1),
      I1 => s_axi_awburst(0),
      I2 => \num_transactions_q[0]_i_1_n_0\,
      I3 => num_transactions(2),
      I4 => num_transactions(1),
      O => incr_need_to_split
    );
incr_need_to_split_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => incr_need_to_split,
      Q => incr_need_to_split_q,
      R => \^sr\(0)
    );
legal_wrap_len_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757FF57575757"
    )
        port map (
      I0 => s_axi_awsize(2),
      I1 => s_axi_awsize(0),
      I2 => s_axi_awsize(1),
      I3 => legal_wrap_len_q_i_2_n_0,
      I4 => legal_wrap_len_q_i_3_n_0,
      I5 => legal_wrap_len_q_i_4_n_0,
      O => legal_wrap_len_q_i_1_n_0
    );
legal_wrap_len_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8F800"
    )
        port map (
      I0 => s_axi_awsize(0),
      I1 => s_axi_awsize(1),
      I2 => s_axi_awsize(2),
      I3 => s_axi_awlen(6),
      I4 => s_axi_awlen(7),
      I5 => s_axi_awlen(5),
      O => legal_wrap_len_q_i_2_n_0
    );
legal_wrap_len_q_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => s_axi_awlen(4),
      I1 => s_axi_awlen(3),
      I2 => s_axi_awsize(0),
      I3 => s_axi_awsize(1),
      O => legal_wrap_len_q_i_3_n_0
    );
legal_wrap_len_q_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0111FFFF"
    )
        port map (
      I0 => s_axi_awlen(3),
      I1 => s_axi_awlen(2),
      I2 => s_axi_awsize(0),
      I3 => s_axi_awlen(1),
      I4 => s_axi_awsize(1),
      O => legal_wrap_len_q_i_4_n_0
    );
legal_wrap_len_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => legal_wrap_len_q_i_1_n_0,
      Q => legal_wrap_len_q,
      R => \^sr\(0)
    );
\m_axi_awaddr[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAE2AA"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[0]\,
      I1 => access_is_wrap_q,
      I2 => masked_addr_q(0),
      I3 => split_ongoing,
      I4 => access_is_incr_q,
      O => m_axi_awaddr(0)
    );
\m_axi_awaddr[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(10),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(10),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      O => m_axi_awaddr(10)
    );
\m_axi_awaddr[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(11),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(11),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[11]\,
      O => m_axi_awaddr(11)
    );
\m_axi_awaddr[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(12),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(12),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      O => m_axi_awaddr(12)
    );
\m_axi_awaddr[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(13),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(13),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[13]\,
      O => m_axi_awaddr(13)
    );
\m_axi_awaddr[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(14),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(14),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[14]\,
      O => m_axi_awaddr(14)
    );
\m_axi_awaddr[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(15),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(15),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[15]\,
      O => m_axi_awaddr(15)
    );
\m_axi_awaddr[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(16),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(16),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[16]\,
      O => m_axi_awaddr(16)
    );
\m_axi_awaddr[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(17),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(17),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[17]\,
      O => m_axi_awaddr(17)
    );
\m_axi_awaddr[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(18),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(18),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[18]\,
      O => m_axi_awaddr(18)
    );
\m_axi_awaddr[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(19),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(19),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[19]\,
      O => m_axi_awaddr(19)
    );
\m_axi_awaddr[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAE2AA"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[1]\,
      I1 => access_is_wrap_q,
      I2 => masked_addr_q(1),
      I3 => split_ongoing,
      I4 => access_is_incr_q,
      O => m_axi_awaddr(1)
    );
\m_axi_awaddr[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(20),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(20),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[20]\,
      O => m_axi_awaddr(20)
    );
\m_axi_awaddr[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(21),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(21),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[21]\,
      O => m_axi_awaddr(21)
    );
\m_axi_awaddr[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(22),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(22),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[22]\,
      O => m_axi_awaddr(22)
    );
\m_axi_awaddr[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(23),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(23),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[23]\,
      O => m_axi_awaddr(23)
    );
\m_axi_awaddr[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(24),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(24),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[24]\,
      O => m_axi_awaddr(24)
    );
\m_axi_awaddr[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(25),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(25),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[25]\,
      O => m_axi_awaddr(25)
    );
\m_axi_awaddr[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(26),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(26),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[26]\,
      O => m_axi_awaddr(26)
    );
\m_axi_awaddr[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(27),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(27),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[27]\,
      O => m_axi_awaddr(27)
    );
\m_axi_awaddr[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(28),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(28),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[28]\,
      O => m_axi_awaddr(28)
    );
\m_axi_awaddr[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(29),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(29),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[29]\,
      O => m_axi_awaddr(29)
    );
\m_axi_awaddr[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAE2AA"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      I1 => access_is_wrap_q,
      I2 => masked_addr_q(2),
      I3 => split_ongoing,
      I4 => access_is_incr_q,
      O => m_axi_awaddr(2)
    );
\m_axi_awaddr[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(30),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(30),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[30]\,
      O => m_axi_awaddr(30)
    );
\m_axi_awaddr[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(31),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(31),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[31]\,
      O => m_axi_awaddr(31)
    );
\m_axi_awaddr[32]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(32),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(32),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[32]\,
      O => m_axi_awaddr(32)
    );
\m_axi_awaddr[33]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(33),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(33),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[33]\,
      O => m_axi_awaddr(33)
    );
\m_axi_awaddr[34]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(34),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(34),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[34]\,
      O => m_axi_awaddr(34)
    );
\m_axi_awaddr[35]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(35),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(35),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[35]\,
      O => m_axi_awaddr(35)
    );
\m_axi_awaddr[36]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(36),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(36),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[36]\,
      O => m_axi_awaddr(36)
    );
\m_axi_awaddr[37]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(37),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(37),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[37]\,
      O => m_axi_awaddr(37)
    );
\m_axi_awaddr[38]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(38),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(38),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[38]\,
      O => m_axi_awaddr(38)
    );
\m_axi_awaddr[39]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(39),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(39),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[39]\,
      O => m_axi_awaddr(39)
    );
\m_axi_awaddr[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAE2AA"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[3]\,
      I1 => access_is_wrap_q,
      I2 => masked_addr_q(3),
      I3 => split_ongoing,
      I4 => access_is_incr_q,
      O => m_axi_awaddr(3)
    );
\m_axi_awaddr[40]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(40),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(40),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[40]\,
      O => m_axi_awaddr(40)
    );
\m_axi_awaddr[41]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(41),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(41),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[41]\,
      O => m_axi_awaddr(41)
    );
\m_axi_awaddr[42]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(42),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(42),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[42]\,
      O => m_axi_awaddr(42)
    );
\m_axi_awaddr[43]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(43),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(43),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[43]\,
      O => m_axi_awaddr(43)
    );
\m_axi_awaddr[44]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(44),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(44),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[44]\,
      O => m_axi_awaddr(44)
    );
\m_axi_awaddr[45]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(45),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(45),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[45]\,
      O => m_axi_awaddr(45)
    );
\m_axi_awaddr[46]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(46),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(46),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[46]\,
      O => m_axi_awaddr(46)
    );
\m_axi_awaddr[47]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(47),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(47),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[47]\,
      O => m_axi_awaddr(47)
    );
\m_axi_awaddr[48]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(48),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(48),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[48]\,
      O => m_axi_awaddr(48)
    );
\m_axi_awaddr[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BF808F80BF80"
    )
        port map (
      I0 => next_mi_addr(4),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      I4 => access_is_wrap_q,
      I5 => masked_addr_q(4),
      O => m_axi_awaddr(4)
    );
\m_axi_awaddr[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E2E2AAAAAAAA"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      I1 => access_is_wrap_q,
      I2 => masked_addr_q(5),
      I3 => next_mi_addr(5),
      I4 => access_is_incr_q,
      I5 => split_ongoing,
      O => m_axi_awaddr(5)
    );
\m_axi_awaddr[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(6),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(6),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[6]\,
      O => m_axi_awaddr(6)
    );
\m_axi_awaddr[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(7),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(7),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[7]\,
      O => m_axi_awaddr(7)
    );
\m_axi_awaddr[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(8),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(8),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[8]\,
      O => m_axi_awaddr(8)
    );
\m_axi_awaddr[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(9),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(9),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[9]\,
      O => m_axi_awaddr(9)
    );
\m_axi_awburst[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEFEE"
    )
        port map (
      I0 => S_AXI_ABURST_Q(0),
      I1 => access_is_fix_q,
      I2 => legal_wrap_len_q,
      I3 => access_is_wrap_q,
      I4 => access_fit_mi_side_q,
      O => m_axi_awburst(0)
    );
\m_axi_awburst[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2022"
    )
        port map (
      I0 => S_AXI_ABURST_Q(1),
      I1 => access_is_fix_q,
      I2 => legal_wrap_len_q,
      I3 => access_is_wrap_q,
      I4 => access_fit_mi_side_q,
      O => m_axi_awburst(1)
    );
\m_axi_awlock[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => S_AXI_ALOCK_Q(0),
      I1 => wrap_need_to_split_q,
      I2 => incr_need_to_split_q,
      I3 => fix_need_to_split_q,
      O => m_axi_awlock(0)
    );
\masked_addr_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_awsize(1),
      I2 => s_axi_awsize(2),
      I3 => s_axi_awsize(0),
      I4 => s_axi_awlen(0),
      O => masked_addr(0)
    );
\masked_addr_q[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002AAAAAAA2AAA"
    )
        port map (
      I0 => s_axi_awaddr(10),
      I1 => s_axi_awsize(1),
      I2 => s_axi_awsize(0),
      I3 => s_axi_awlen(7),
      I4 => s_axi_awsize(2),
      I5 => \masked_addr_q[10]_i_2_n_0\,
      O => masked_addr(10)
    );
\masked_addr_q[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axi_awlen(3),
      I1 => s_axi_awlen(4),
      I2 => s_axi_awsize(1),
      I3 => s_axi_awlen(5),
      I4 => s_axi_awsize(0),
      I5 => s_axi_awlen(6),
      O => \masked_addr_q[10]_i_2_n_0\
    );
\masked_addr_q[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => s_axi_awaddr(11),
      I1 => s_axi_awsize(2),
      I2 => \masked_addr_q[11]_i_2_n_0\,
      O => masked_addr(11)
    );
\masked_addr_q[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axi_awlen(4),
      I1 => s_axi_awlen(5),
      I2 => s_axi_awsize(1),
      I3 => s_axi_awlen(6),
      I4 => s_axi_awsize(0),
      I5 => s_axi_awlen(7),
      O => \masked_addr_q[11]_i_2_n_0\
    );
\masked_addr_q[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_awaddr(12),
      I1 => \num_transactions_q[0]_i_1_n_0\,
      O => masked_addr(12)
    );
\masked_addr_q[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202AAAAAAAAAAAAA"
    )
        port map (
      I0 => s_axi_awaddr(13),
      I1 => s_axi_awlen(6),
      I2 => s_axi_awsize(0),
      I3 => s_axi_awlen(7),
      I4 => s_axi_awsize(1),
      I5 => s_axi_awsize(2),
      O => masked_addr(13)
    );
\masked_addr_q[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => s_axi_awaddr(14),
      I1 => s_axi_awsize(0),
      I2 => s_axi_awlen(7),
      I3 => s_axi_awsize(1),
      I4 => s_axi_awsize(2),
      O => masked_addr(14)
    );
\masked_addr_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000020202"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_awsize(1),
      I2 => s_axi_awsize(2),
      I3 => s_axi_awlen(0),
      I4 => s_axi_awsize(0),
      I5 => s_axi_awlen(1),
      O => masked_addr(1)
    );
\masked_addr_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => \masked_addr_q[6]_i_2_n_0\,
      I2 => s_axi_awsize(2),
      O => masked_addr(2)
    );
\masked_addr_q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => \masked_addr_q[7]_i_2_n_0\,
      I2 => s_axi_awsize(2),
      O => masked_addr(3)
    );
\masked_addr_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020202020202A2"
    )
        port map (
      I0 => s_axi_awaddr(4),
      I1 => \masked_addr_q[8]_i_3_n_0\,
      I2 => s_axi_awsize(2),
      I3 => s_axi_awsize(1),
      I4 => s_axi_awsize(0),
      I5 => s_axi_awlen(0),
      O => masked_addr(4)
    );
\masked_addr_q[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_awaddr(5),
      I1 => cmd_mask_i(5),
      O => masked_addr(5)
    );
\masked_addr_q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => s_axi_awsize(1),
      I1 => s_axi_awlen(1),
      I2 => s_axi_awsize(0),
      I3 => s_axi_awlen(0),
      I4 => s_axi_awsize(2),
      I5 => \masked_addr_q[9]_i_3_n_0\,
      O => cmd_mask_i(5)
    );
\masked_addr_q[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => s_axi_awaddr(6),
      I1 => \masked_addr_q[10]_i_2_n_0\,
      I2 => s_axi_awsize(2),
      I3 => \masked_addr_q[6]_i_2_n_0\,
      O => masked_addr(6)
    );
\masked_addr_q[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => s_axi_awlen(0),
      I1 => s_axi_awsize(1),
      I2 => s_axi_awlen(1),
      I3 => s_axi_awsize(0),
      I4 => s_axi_awlen(2),
      O => \masked_addr_q[6]_i_2_n_0\
    );
\masked_addr_q[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => s_axi_awaddr(7),
      I1 => \masked_addr_q[11]_i_2_n_0\,
      I2 => s_axi_awsize(2),
      I3 => \masked_addr_q[7]_i_2_n_0\,
      O => masked_addr(7)
    );
\masked_addr_q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axi_awlen(0),
      I1 => s_axi_awlen(1),
      I2 => s_axi_awsize(1),
      I3 => s_axi_awlen(2),
      I4 => s_axi_awsize(0),
      I5 => s_axi_awlen(3),
      O => \masked_addr_q[7]_i_2_n_0\
    );
\masked_addr_q[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => s_axi_awaddr(8),
      I1 => \masked_addr_q[8]_i_2_n_0\,
      I2 => s_axi_awsize(2),
      I3 => \masked_addr_q[8]_i_3_n_0\,
      O => masked_addr(8)
    );
\masked_addr_q[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => s_axi_awlen(5),
      I1 => s_axi_awlen(6),
      I2 => s_axi_awsize(1),
      I3 => s_axi_awsize(0),
      I4 => s_axi_awlen(7),
      O => \masked_addr_q[8]_i_2_n_0\
    );
\masked_addr_q[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axi_awlen(1),
      I1 => s_axi_awlen(2),
      I2 => s_axi_awsize(1),
      I3 => s_axi_awlen(3),
      I4 => s_axi_awsize(0),
      I5 => s_axi_awlen(4),
      O => \masked_addr_q[8]_i_3_n_0\
    );
\masked_addr_q[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_awaddr(9),
      I1 => \masked_addr_q[9]_i_2_n_0\,
      O => masked_addr(9)
    );
\masked_addr_q[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \masked_addr_q[9]_i_3_n_0\,
      I1 => s_axi_awsize(2),
      I2 => s_axi_awlen(7),
      I3 => s_axi_awsize(0),
      I4 => s_axi_awlen(6),
      I5 => s_axi_awsize(1),
      O => \masked_addr_q[9]_i_2_n_0\
    );
\masked_addr_q[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axi_awlen(2),
      I1 => s_axi_awlen(3),
      I2 => s_axi_awsize(1),
      I3 => s_axi_awlen(4),
      I4 => s_axi_awsize(0),
      I5 => s_axi_awlen(5),
      O => \masked_addr_q[9]_i_3_n_0\
    );
\masked_addr_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(0),
      Q => masked_addr_q(0),
      R => \^sr\(0)
    );
\masked_addr_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(10),
      Q => masked_addr_q(10),
      R => \^sr\(0)
    );
\masked_addr_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(11),
      Q => masked_addr_q(11),
      R => \^sr\(0)
    );
\masked_addr_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(12),
      Q => masked_addr_q(12),
      R => \^sr\(0)
    );
\masked_addr_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(13),
      Q => masked_addr_q(13),
      R => \^sr\(0)
    );
\masked_addr_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(14),
      Q => masked_addr_q(14),
      R => \^sr\(0)
    );
\masked_addr_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(15),
      Q => masked_addr_q(15),
      R => \^sr\(0)
    );
\masked_addr_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(16),
      Q => masked_addr_q(16),
      R => \^sr\(0)
    );
\masked_addr_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(17),
      Q => masked_addr_q(17),
      R => \^sr\(0)
    );
\masked_addr_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(18),
      Q => masked_addr_q(18),
      R => \^sr\(0)
    );
\masked_addr_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(19),
      Q => masked_addr_q(19),
      R => \^sr\(0)
    );
\masked_addr_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(1),
      Q => masked_addr_q(1),
      R => \^sr\(0)
    );
\masked_addr_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(20),
      Q => masked_addr_q(20),
      R => \^sr\(0)
    );
\masked_addr_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(21),
      Q => masked_addr_q(21),
      R => \^sr\(0)
    );
\masked_addr_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(22),
      Q => masked_addr_q(22),
      R => \^sr\(0)
    );
\masked_addr_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(23),
      Q => masked_addr_q(23),
      R => \^sr\(0)
    );
\masked_addr_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(24),
      Q => masked_addr_q(24),
      R => \^sr\(0)
    );
\masked_addr_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(25),
      Q => masked_addr_q(25),
      R => \^sr\(0)
    );
\masked_addr_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(26),
      Q => masked_addr_q(26),
      R => \^sr\(0)
    );
\masked_addr_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(27),
      Q => masked_addr_q(27),
      R => \^sr\(0)
    );
\masked_addr_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(28),
      Q => masked_addr_q(28),
      R => \^sr\(0)
    );
\masked_addr_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(29),
      Q => masked_addr_q(29),
      R => \^sr\(0)
    );
\masked_addr_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(2),
      Q => masked_addr_q(2),
      R => \^sr\(0)
    );
\masked_addr_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(30),
      Q => masked_addr_q(30),
      R => \^sr\(0)
    );
\masked_addr_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(31),
      Q => masked_addr_q(31),
      R => \^sr\(0)
    );
\masked_addr_q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(32),
      Q => masked_addr_q(32),
      R => \^sr\(0)
    );
\masked_addr_q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(33),
      Q => masked_addr_q(33),
      R => \^sr\(0)
    );
\masked_addr_q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(34),
      Q => masked_addr_q(34),
      R => \^sr\(0)
    );
\masked_addr_q_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(35),
      Q => masked_addr_q(35),
      R => \^sr\(0)
    );
\masked_addr_q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(36),
      Q => masked_addr_q(36),
      R => \^sr\(0)
    );
\masked_addr_q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(37),
      Q => masked_addr_q(37),
      R => \^sr\(0)
    );
\masked_addr_q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(38),
      Q => masked_addr_q(38),
      R => \^sr\(0)
    );
\masked_addr_q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(39),
      Q => masked_addr_q(39),
      R => \^sr\(0)
    );
\masked_addr_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(3),
      Q => masked_addr_q(3),
      R => \^sr\(0)
    );
\masked_addr_q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(40),
      Q => masked_addr_q(40),
      R => \^sr\(0)
    );
\masked_addr_q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(41),
      Q => masked_addr_q(41),
      R => \^sr\(0)
    );
\masked_addr_q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(42),
      Q => masked_addr_q(42),
      R => \^sr\(0)
    );
\masked_addr_q_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(43),
      Q => masked_addr_q(43),
      R => \^sr\(0)
    );
\masked_addr_q_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(44),
      Q => masked_addr_q(44),
      R => \^sr\(0)
    );
\masked_addr_q_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(45),
      Q => masked_addr_q(45),
      R => \^sr\(0)
    );
\masked_addr_q_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(46),
      Q => masked_addr_q(46),
      R => \^sr\(0)
    );
\masked_addr_q_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(47),
      Q => masked_addr_q(47),
      R => \^sr\(0)
    );
\masked_addr_q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_awaddr(48),
      Q => masked_addr_q(48),
      R => \^sr\(0)
    );
\masked_addr_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(4),
      Q => masked_addr_q(4),
      R => \^sr\(0)
    );
\masked_addr_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(5),
      Q => masked_addr_q(5),
      R => \^sr\(0)
    );
\masked_addr_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(6),
      Q => masked_addr_q(6),
      R => \^sr\(0)
    );
\masked_addr_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(7),
      Q => masked_addr_q(7),
      R => \^sr\(0)
    );
\masked_addr_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(8),
      Q => masked_addr_q(8),
      R => \^sr\(0)
    );
\masked_addr_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(9),
      Q => masked_addr_q(9),
      R => \^sr\(0)
    );
next_mi_addr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => next_mi_addr0_carry_n_0,
      CO(6) => next_mi_addr0_carry_n_1,
      CO(5) => next_mi_addr0_carry_n_2,
      CO(4) => next_mi_addr0_carry_n_3,
      CO(3) => next_mi_addr0_carry_n_4,
      CO(2) => next_mi_addr0_carry_n_5,
      CO(1) => next_mi_addr0_carry_n_6,
      CO(0) => next_mi_addr0_carry_n_7,
      DI(7 downto 2) => B"000000",
      DI(1) => next_mi_addr0_carry_i_1_n_0,
      DI(0) => '0',
      O(7) => next_mi_addr0_carry_n_8,
      O(6) => next_mi_addr0_carry_n_9,
      O(5) => next_mi_addr0_carry_n_10,
      O(4) => next_mi_addr0_carry_n_11,
      O(3) => next_mi_addr0_carry_n_12,
      O(2) => next_mi_addr0_carry_n_13,
      O(1) => next_mi_addr0_carry_n_14,
      O(0) => next_mi_addr0_carry_n_15,
      S(7) => next_mi_addr0_carry_i_2_n_0,
      S(6) => next_mi_addr0_carry_i_3_n_0,
      S(5) => next_mi_addr0_carry_i_4_n_0,
      S(4) => next_mi_addr0_carry_i_5_n_0,
      S(3) => next_mi_addr0_carry_i_6_n_0,
      S(2) => next_mi_addr0_carry_i_7_n_0,
      S(1) => next_mi_addr0_carry_i_8_n_0,
      S(0) => next_mi_addr0_carry_i_9_n_0
    );
\next_mi_addr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => next_mi_addr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \next_mi_addr0_carry__0_n_0\,
      CO(6) => \next_mi_addr0_carry__0_n_1\,
      CO(5) => \next_mi_addr0_carry__0_n_2\,
      CO(4) => \next_mi_addr0_carry__0_n_3\,
      CO(3) => \next_mi_addr0_carry__0_n_4\,
      CO(2) => \next_mi_addr0_carry__0_n_5\,
      CO(1) => \next_mi_addr0_carry__0_n_6\,
      CO(0) => \next_mi_addr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \next_mi_addr0_carry__0_n_8\,
      O(6) => \next_mi_addr0_carry__0_n_9\,
      O(5) => \next_mi_addr0_carry__0_n_10\,
      O(4) => \next_mi_addr0_carry__0_n_11\,
      O(3) => \next_mi_addr0_carry__0_n_12\,
      O(2) => \next_mi_addr0_carry__0_n_13\,
      O(1) => \next_mi_addr0_carry__0_n_14\,
      O(0) => \next_mi_addr0_carry__0_n_15\,
      S(7) => \next_mi_addr0_carry__0_i_1_n_0\,
      S(6) => \next_mi_addr0_carry__0_i_2_n_0\,
      S(5) => \next_mi_addr0_carry__0_i_3_n_0\,
      S(4) => \next_mi_addr0_carry__0_i_4_n_0\,
      S(3) => \next_mi_addr0_carry__0_i_5_n_0\,
      S(2) => \next_mi_addr0_carry__0_i_6_n_0\,
      S(1) => \next_mi_addr0_carry__0_i_7_n_0\,
      S(0) => \next_mi_addr0_carry__0_i_8_n_0\
    );
\next_mi_addr0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[26]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(26),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(26),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__0_i_1_n_0\
    );
\next_mi_addr0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[25]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(25),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(25),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__0_i_2_n_0\
    );
\next_mi_addr0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[24]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(24),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(24),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__0_i_3_n_0\
    );
\next_mi_addr0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[23]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(23),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(23),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__0_i_4_n_0\
    );
\next_mi_addr0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[22]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(22),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(22),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__0_i_5_n_0\
    );
\next_mi_addr0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[21]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(21),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(21),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__0_i_6_n_0\
    );
\next_mi_addr0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[20]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(20),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(20),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__0_i_7_n_0\
    );
\next_mi_addr0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[19]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(19),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(19),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__0_i_8_n_0\
    );
\next_mi_addr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \next_mi_addr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \next_mi_addr0_carry__1_n_0\,
      CO(6) => \next_mi_addr0_carry__1_n_1\,
      CO(5) => \next_mi_addr0_carry__1_n_2\,
      CO(4) => \next_mi_addr0_carry__1_n_3\,
      CO(3) => \next_mi_addr0_carry__1_n_4\,
      CO(2) => \next_mi_addr0_carry__1_n_5\,
      CO(1) => \next_mi_addr0_carry__1_n_6\,
      CO(0) => \next_mi_addr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \next_mi_addr0_carry__1_n_8\,
      O(6) => \next_mi_addr0_carry__1_n_9\,
      O(5) => \next_mi_addr0_carry__1_n_10\,
      O(4) => \next_mi_addr0_carry__1_n_11\,
      O(3) => \next_mi_addr0_carry__1_n_12\,
      O(2) => \next_mi_addr0_carry__1_n_13\,
      O(1) => \next_mi_addr0_carry__1_n_14\,
      O(0) => \next_mi_addr0_carry__1_n_15\,
      S(7) => \next_mi_addr0_carry__1_i_1_n_0\,
      S(6) => \next_mi_addr0_carry__1_i_2_n_0\,
      S(5) => \next_mi_addr0_carry__1_i_3_n_0\,
      S(4) => \next_mi_addr0_carry__1_i_4_n_0\,
      S(3) => \next_mi_addr0_carry__1_i_5_n_0\,
      S(2) => \next_mi_addr0_carry__1_i_6_n_0\,
      S(1) => \next_mi_addr0_carry__1_i_7_n_0\,
      S(0) => \next_mi_addr0_carry__1_i_8_n_0\
    );
\next_mi_addr0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[34]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(34),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(34),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__1_i_1_n_0\
    );
\next_mi_addr0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[33]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(33),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(33),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__1_i_2_n_0\
    );
\next_mi_addr0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[32]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(32),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(32),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__1_i_3_n_0\
    );
\next_mi_addr0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[31]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(31),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(31),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__1_i_4_n_0\
    );
\next_mi_addr0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[30]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(30),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(30),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__1_i_5_n_0\
    );
\next_mi_addr0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[29]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(29),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(29),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__1_i_6_n_0\
    );
\next_mi_addr0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[28]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(28),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(28),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__1_i_7_n_0\
    );
\next_mi_addr0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[27]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(27),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(27),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__1_i_8_n_0\
    );
\next_mi_addr0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \next_mi_addr0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \next_mi_addr0_carry__2_n_0\,
      CO(6) => \next_mi_addr0_carry__2_n_1\,
      CO(5) => \next_mi_addr0_carry__2_n_2\,
      CO(4) => \next_mi_addr0_carry__2_n_3\,
      CO(3) => \next_mi_addr0_carry__2_n_4\,
      CO(2) => \next_mi_addr0_carry__2_n_5\,
      CO(1) => \next_mi_addr0_carry__2_n_6\,
      CO(0) => \next_mi_addr0_carry__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \next_mi_addr0_carry__2_n_8\,
      O(6) => \next_mi_addr0_carry__2_n_9\,
      O(5) => \next_mi_addr0_carry__2_n_10\,
      O(4) => \next_mi_addr0_carry__2_n_11\,
      O(3) => \next_mi_addr0_carry__2_n_12\,
      O(2) => \next_mi_addr0_carry__2_n_13\,
      O(1) => \next_mi_addr0_carry__2_n_14\,
      O(0) => \next_mi_addr0_carry__2_n_15\,
      S(7) => \next_mi_addr0_carry__2_i_1_n_0\,
      S(6) => \next_mi_addr0_carry__2_i_2_n_0\,
      S(5) => \next_mi_addr0_carry__2_i_3_n_0\,
      S(4) => \next_mi_addr0_carry__2_i_4_n_0\,
      S(3) => \next_mi_addr0_carry__2_i_5_n_0\,
      S(2) => \next_mi_addr0_carry__2_i_6_n_0\,
      S(1) => \next_mi_addr0_carry__2_i_7_n_0\,
      S(0) => \next_mi_addr0_carry__2_i_8_n_0\
    );
\next_mi_addr0_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[42]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(42),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(42),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__2_i_1_n_0\
    );
\next_mi_addr0_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[41]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(41),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(41),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__2_i_2_n_0\
    );
\next_mi_addr0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[40]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(40),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(40),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__2_i_3_n_0\
    );
\next_mi_addr0_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[39]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(39),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(39),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__2_i_4_n_0\
    );
\next_mi_addr0_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[38]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(38),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(38),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__2_i_5_n_0\
    );
\next_mi_addr0_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[37]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(37),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(37),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__2_i_6_n_0\
    );
\next_mi_addr0_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[36]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(36),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(36),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__2_i_7_n_0\
    );
\next_mi_addr0_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[35]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(35),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(35),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__2_i_8_n_0\
    );
\next_mi_addr0_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \next_mi_addr0_carry__2_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_next_mi_addr0_carry__3_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \next_mi_addr0_carry__3_n_3\,
      CO(3) => \next_mi_addr0_carry__3_n_4\,
      CO(2) => \next_mi_addr0_carry__3_n_5\,
      CO(1) => \next_mi_addr0_carry__3_n_6\,
      CO(0) => \next_mi_addr0_carry__3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_next_mi_addr0_carry__3_O_UNCONNECTED\(7 downto 6),
      O(5) => \next_mi_addr0_carry__3_n_10\,
      O(4) => \next_mi_addr0_carry__3_n_11\,
      O(3) => \next_mi_addr0_carry__3_n_12\,
      O(2) => \next_mi_addr0_carry__3_n_13\,
      O(1) => \next_mi_addr0_carry__3_n_14\,
      O(0) => \next_mi_addr0_carry__3_n_15\,
      S(7 downto 6) => B"00",
      S(5) => \next_mi_addr0_carry__3_i_1_n_0\,
      S(4) => \next_mi_addr0_carry__3_i_2_n_0\,
      S(3) => \next_mi_addr0_carry__3_i_3_n_0\,
      S(2) => \next_mi_addr0_carry__3_i_4_n_0\,
      S(1) => \next_mi_addr0_carry__3_i_5_n_0\,
      S(0) => \next_mi_addr0_carry__3_i_6_n_0\
    );
\next_mi_addr0_carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[48]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(48),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(48),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__3_i_1_n_0\
    );
\next_mi_addr0_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[47]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(47),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(47),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__3_i_2_n_0\
    );
\next_mi_addr0_carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[46]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(46),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(46),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__3_i_3_n_0\
    );
\next_mi_addr0_carry__3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[45]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(45),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(45),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__3_i_4_n_0\
    );
\next_mi_addr0_carry__3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[44]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(44),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(44),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__3_i_5_n_0\
    );
\next_mi_addr0_carry__3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[43]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(43),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(43),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__3_i_6_n_0\
    );
next_mi_addr0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(12),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(12),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => next_mi_addr0_carry_i_1_n_0
    );
next_mi_addr0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[18]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(18),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(18),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => next_mi_addr0_carry_i_2_n_0
    );
next_mi_addr0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[17]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(17),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(17),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => next_mi_addr0_carry_i_3_n_0
    );
next_mi_addr0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[16]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(16),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(16),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => next_mi_addr0_carry_i_4_n_0
    );
next_mi_addr0_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[15]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(15),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(15),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => next_mi_addr0_carry_i_5_n_0
    );
next_mi_addr0_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[14]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(14),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(14),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => next_mi_addr0_carry_i_6_n_0
    );
next_mi_addr0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[13]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(13),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(13),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => next_mi_addr0_carry_i_7_n_0
    );
next_mi_addr0_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757F7575757F7F7F"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[48]\,
      I1 => next_mi_addr(12),
      I2 => cmd_queue_n_167,
      I3 => masked_addr_q(12),
      I4 => cmd_queue_n_166,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      O => next_mi_addr0_carry_i_8_n_0
    );
next_mi_addr0_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[11]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(11),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(11),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => next_mi_addr0_carry_i_9_n_0
    );
\next_mi_addr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(10),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(10),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr[10]_i_1_n_0\
    );
\next_mi_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A8000008A80"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[4]\,
      I1 => masked_addr_q(4),
      I2 => cmd_queue_n_166,
      I3 => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      I4 => cmd_queue_n_167,
      I5 => next_mi_addr(4),
      O => pre_mi_addr(4)
    );
\next_mi_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A280A2A2A2808080"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[5]\,
      I1 => cmd_queue_n_167,
      I2 => next_mi_addr(5),
      I3 => masked_addr_q(5),
      I4 => cmd_queue_n_166,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      O => pre_mi_addr(5)
    );
\next_mi_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[6]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[6]\,
      I2 => cmd_queue_n_166,
      I3 => masked_addr_q(6),
      I4 => cmd_queue_n_167,
      I5 => next_mi_addr(6),
      O => pre_mi_addr(6)
    );
\next_mi_addr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[7]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(7),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(7),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr[7]_i_1_n_0\
    );
\next_mi_addr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[8]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(8),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(8),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr[8]_i_1_n_0\
    );
\next_mi_addr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[9]\,
      I1 => cmd_queue_n_166,
      I2 => masked_addr_q(9),
      I3 => cmd_queue_n_167,
      I4 => next_mi_addr(9),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr[9]_i_1_n_0\
    );
\next_mi_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr[10]_i_1_n_0\,
      Q => next_mi_addr(10),
      R => \^sr\(0)
    );
\next_mi_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_15,
      Q => next_mi_addr(11),
      R => \^sr\(0)
    );
\next_mi_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_14,
      Q => next_mi_addr(12),
      R => \^sr\(0)
    );
\next_mi_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_13,
      Q => next_mi_addr(13),
      R => \^sr\(0)
    );
\next_mi_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_12,
      Q => next_mi_addr(14),
      R => \^sr\(0)
    );
\next_mi_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_11,
      Q => next_mi_addr(15),
      R => \^sr\(0)
    );
\next_mi_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_10,
      Q => next_mi_addr(16),
      R => \^sr\(0)
    );
\next_mi_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_9,
      Q => next_mi_addr(17),
      R => \^sr\(0)
    );
\next_mi_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_8,
      Q => next_mi_addr(18),
      R => \^sr\(0)
    );
\next_mi_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_15\,
      Q => next_mi_addr(19),
      R => \^sr\(0)
    );
\next_mi_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_14\,
      Q => next_mi_addr(20),
      R => \^sr\(0)
    );
\next_mi_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_13\,
      Q => next_mi_addr(21),
      R => \^sr\(0)
    );
\next_mi_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_12\,
      Q => next_mi_addr(22),
      R => \^sr\(0)
    );
\next_mi_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_11\,
      Q => next_mi_addr(23),
      R => \^sr\(0)
    );
\next_mi_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_10\,
      Q => next_mi_addr(24),
      R => \^sr\(0)
    );
\next_mi_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_9\,
      Q => next_mi_addr(25),
      R => \^sr\(0)
    );
\next_mi_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_8\,
      Q => next_mi_addr(26),
      R => \^sr\(0)
    );
\next_mi_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_15\,
      Q => next_mi_addr(27),
      R => \^sr\(0)
    );
\next_mi_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_14\,
      Q => next_mi_addr(28),
      R => \^sr\(0)
    );
\next_mi_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_13\,
      Q => next_mi_addr(29),
      R => \^sr\(0)
    );
\next_mi_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_12\,
      Q => next_mi_addr(30),
      R => \^sr\(0)
    );
\next_mi_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_11\,
      Q => next_mi_addr(31),
      R => \^sr\(0)
    );
\next_mi_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_10\,
      Q => next_mi_addr(32),
      R => \^sr\(0)
    );
\next_mi_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_9\,
      Q => next_mi_addr(33),
      R => \^sr\(0)
    );
\next_mi_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_8\,
      Q => next_mi_addr(34),
      R => \^sr\(0)
    );
\next_mi_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__2_n_15\,
      Q => next_mi_addr(35),
      R => \^sr\(0)
    );
\next_mi_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__2_n_14\,
      Q => next_mi_addr(36),
      R => \^sr\(0)
    );
\next_mi_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__2_n_13\,
      Q => next_mi_addr(37),
      R => \^sr\(0)
    );
\next_mi_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__2_n_12\,
      Q => next_mi_addr(38),
      R => \^sr\(0)
    );
\next_mi_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__2_n_11\,
      Q => next_mi_addr(39),
      R => \^sr\(0)
    );
\next_mi_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__2_n_10\,
      Q => next_mi_addr(40),
      R => \^sr\(0)
    );
\next_mi_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__2_n_9\,
      Q => next_mi_addr(41),
      R => \^sr\(0)
    );
\next_mi_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__2_n_8\,
      Q => next_mi_addr(42),
      R => \^sr\(0)
    );
\next_mi_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__3_n_15\,
      Q => next_mi_addr(43),
      R => \^sr\(0)
    );
\next_mi_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__3_n_14\,
      Q => next_mi_addr(44),
      R => \^sr\(0)
    );
\next_mi_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__3_n_13\,
      Q => next_mi_addr(45),
      R => \^sr\(0)
    );
\next_mi_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__3_n_12\,
      Q => next_mi_addr(46),
      R => \^sr\(0)
    );
\next_mi_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__3_n_11\,
      Q => next_mi_addr(47),
      R => \^sr\(0)
    );
\next_mi_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__3_n_10\,
      Q => next_mi_addr(48),
      R => \^sr\(0)
    );
\next_mi_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => pre_mi_addr(4),
      Q => next_mi_addr(4),
      R => \^sr\(0)
    );
\next_mi_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => pre_mi_addr(5),
      Q => next_mi_addr(5),
      R => \^sr\(0)
    );
\next_mi_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => pre_mi_addr(6),
      Q => next_mi_addr(6),
      R => \^sr\(0)
    );
\next_mi_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr[7]_i_1_n_0\,
      Q => next_mi_addr(7),
      R => \^sr\(0)
    );
\next_mi_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr[8]_i_1_n_0\,
      Q => next_mi_addr(8),
      R => \^sr\(0)
    );
\next_mi_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr[9]_i_1_n_0\,
      Q => next_mi_addr(9),
      R => \^sr\(0)
    );
\num_transactions_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => s_axi_awlen(7),
      I1 => s_axi_awsize(0),
      I2 => s_axi_awsize(1),
      I3 => s_axi_awlen(6),
      I4 => s_axi_awlen(5),
      I5 => s_axi_awsize(2),
      O => \num_transactions_q[0]_i_1_n_0\
    );
\num_transactions_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800080"
    )
        port map (
      I0 => s_axi_awsize(2),
      I1 => s_axi_awsize(1),
      I2 => s_axi_awlen(7),
      I3 => s_axi_awsize(0),
      I4 => s_axi_awlen(6),
      O => num_transactions(1)
    );
\num_transactions_q[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_awsize(2),
      I1 => s_axi_awsize(1),
      I2 => s_axi_awlen(7),
      I3 => s_axi_awsize(0),
      O => num_transactions(2)
    );
\num_transactions_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \num_transactions_q[0]_i_1_n_0\,
      Q => \num_transactions_q_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\num_transactions_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => num_transactions(1),
      Q => \num_transactions_q_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\num_transactions_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => num_transactions(2),
      Q => \num_transactions_q_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\pushed_commands[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pushed_commands_reg(0),
      O => p_0_in(0)
    );
\pushed_commands[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pushed_commands_reg(1),
      I1 => pushed_commands_reg(0),
      O => p_0_in(1)
    );
\pushed_commands[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pushed_commands_reg(2),
      I1 => pushed_commands_reg(0),
      I2 => pushed_commands_reg(1),
      O => p_0_in(2)
    );
\pushed_commands[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => pushed_commands_reg(3),
      I1 => pushed_commands_reg(1),
      I2 => pushed_commands_reg(0),
      I3 => pushed_commands_reg(2),
      O => p_0_in(3)
    );
\pushed_commands[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => pushed_commands_reg(4),
      I1 => pushed_commands_reg(2),
      I2 => pushed_commands_reg(0),
      I3 => pushed_commands_reg(1),
      I4 => pushed_commands_reg(3),
      O => p_0_in(4)
    );
\pushed_commands[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => pushed_commands_reg(5),
      I1 => pushed_commands_reg(3),
      I2 => pushed_commands_reg(1),
      I3 => pushed_commands_reg(0),
      I4 => pushed_commands_reg(2),
      I5 => pushed_commands_reg(4),
      O => p_0_in(5)
    );
\pushed_commands[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pushed_commands_reg(6),
      I1 => \pushed_commands[7]_i_3_n_0\,
      O => p_0_in(6)
    );
\pushed_commands[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axi_aready_i_reg_0\,
      I1 => \out\,
      O => \pushed_commands[7]_i_1_n_0\
    );
\pushed_commands[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pushed_commands_reg(7),
      I1 => \pushed_commands[7]_i_3_n_0\,
      I2 => pushed_commands_reg(6),
      O => p_0_in(7)
    );
\pushed_commands[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pushed_commands_reg(5),
      I1 => pushed_commands_reg(3),
      I2 => pushed_commands_reg(1),
      I3 => pushed_commands_reg(0),
      I4 => pushed_commands_reg(2),
      I5 => pushed_commands_reg(4),
      O => \pushed_commands[7]_i_3_n_0\
    );
\pushed_commands_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => p_0_in(0),
      Q => pushed_commands_reg(0),
      R => \pushed_commands[7]_i_1_n_0\
    );
\pushed_commands_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => p_0_in(1),
      Q => pushed_commands_reg(1),
      R => \pushed_commands[7]_i_1_n_0\
    );
\pushed_commands_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => p_0_in(2),
      Q => pushed_commands_reg(2),
      R => \pushed_commands[7]_i_1_n_0\
    );
\pushed_commands_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => p_0_in(3),
      Q => pushed_commands_reg(3),
      R => \pushed_commands[7]_i_1_n_0\
    );
\pushed_commands_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => p_0_in(4),
      Q => pushed_commands_reg(4),
      R => \pushed_commands[7]_i_1_n_0\
    );
\pushed_commands_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => p_0_in(5),
      Q => pushed_commands_reg(5),
      R => \pushed_commands[7]_i_1_n_0\
    );
\pushed_commands_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => p_0_in(6),
      Q => pushed_commands_reg(6),
      R => \pushed_commands[7]_i_1_n_0\
    );
\pushed_commands_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => p_0_in(7),
      Q => pushed_commands_reg(7),
      R => \pushed_commands[7]_i_1_n_0\
    );
\queue_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cmd_push,
      D => S_AXI_AID_Q(0),
      Q => \^s_axi_bid\(0),
      R => \^sr\(0)
    );
\queue_id_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cmd_push,
      D => S_AXI_AID_Q(1),
      Q => \^s_axi_bid\(1),
      R => \^sr\(0)
    );
\queue_id_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cmd_push,
      D => S_AXI_AID_Q(2),
      Q => \^s_axi_bid\(2),
      R => \^sr\(0)
    );
si_full_size_q_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_awsize(2),
      I1 => s_axi_awsize(1),
      I2 => s_axi_awsize(0),
      O => si_full_size
    );
si_full_size_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => si_full_size,
      Q => si_full_size_q,
      R => \^sr\(0)
    );
\size_mask_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => s_axi_awsize(0),
      I1 => s_axi_awsize(1),
      I2 => s_axi_awsize(2),
      O => size_mask(2)
    );
\size_mask_q[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_awsize(2),
      O => size_mask(3)
    );
\size_mask_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => size_mask(2),
      Q => size_mask_q(2),
      R => \^sr\(0)
    );
\size_mask_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => size_mask(3),
      Q => size_mask_q(3),
      R => \^sr\(0)
    );
\split_addr_mask_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_awsize(2),
      I1 => s_axi_awsize(1),
      I2 => s_axi_awsize(0),
      O => split_addr_mask(0)
    );
\split_addr_mask_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_awsize(1),
      I1 => s_axi_awsize(2),
      O => split_addr_mask(1)
    );
\split_addr_mask_q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => s_axi_awsize(1),
      I1 => s_axi_awsize(0),
      I2 => s_axi_awsize(2),
      O => \split_addr_mask_q[4]_i_1_n_0\
    );
\split_addr_mask_q[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axi_awsize(2),
      I1 => s_axi_awsize(1),
      O => split_addr_mask(5)
    );
\split_addr_mask_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => s_axi_awsize(0),
      I1 => s_axi_awsize(2),
      I2 => s_axi_awsize(1),
      O => split_addr_mask(6)
    );
\split_addr_mask_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(0),
      Q => \split_addr_mask_q_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\split_addr_mask_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(1),
      Q => \split_addr_mask_q_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\split_addr_mask_q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => '1',
      Q => \split_addr_mask_q_reg_n_0_[48]\,
      R => \^sr\(0)
    );
\split_addr_mask_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[4]_i_1_n_0\,
      Q => \split_addr_mask_q_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\split_addr_mask_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(5),
      Q => \split_addr_mask_q_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\split_addr_mask_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(6),
      Q => \split_addr_mask_q_reg_n_0_[6]\,
      R => \^sr\(0)
    );
split_ongoing_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => cmd_split_i,
      Q => split_ongoing,
      R => \^sr\(0)
    );
\unalignment_addr_q[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => s_axi_awaddr(4),
      I1 => s_axi_awsize(2),
      I2 => s_axi_awsize(0),
      I3 => s_axi_awsize(1),
      O => unalignment_addr(0)
    );
\unalignment_addr_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_awaddr(5),
      I1 => s_axi_awsize(2),
      I2 => s_axi_awsize(1),
      O => unalignment_addr(1)
    );
\unalignment_addr_q[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_awaddr(6),
      I1 => s_axi_awsize(0),
      I2 => s_axi_awsize(2),
      I3 => s_axi_awsize(1),
      O => unalignment_addr(2)
    );
\unalignment_addr_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(0),
      Q => unalignment_addr_q(0),
      R => \^sr\(0)
    );
\unalignment_addr_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(1),
      Q => unalignment_addr_q(1),
      R => \^sr\(0)
    );
\unalignment_addr_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(2),
      Q => unalignment_addr_q(2),
      R => \^sr\(0)
    );
wrap_need_to_split_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \wrap_need_to_split_q_i_2__0_n_0\,
      I1 => wrap_need_to_split_q_i_3_n_0,
      I2 => s_axi_awburst(1),
      I3 => s_axi_awburst(0),
      I4 => legal_wrap_len_q_i_1_n_0,
      O => wrap_need_to_split
    );
\wrap_need_to_split_q_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => wrap_unaligned_len(3),
      I1 => wrap_unaligned_len(4),
      I2 => wrap_unaligned_len(1),
      I3 => s_axi_awaddr(11),
      I4 => s_axi_awsize(2),
      I5 => \masked_addr_q[11]_i_2_n_0\,
      O => \wrap_need_to_split_q_i_2__0_n_0\
    );
wrap_need_to_split_q_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => s_axi_awaddr(9),
      I1 => \masked_addr_q[9]_i_2_n_0\,
      I2 => s_axi_awaddr(10),
      I3 => wrap_need_to_split_q_i_4_n_0,
      I4 => wrap_unaligned_len(0),
      I5 => wrap_unaligned_len(2),
      O => wrap_need_to_split_q_i_3_n_0
    );
wrap_need_to_split_q_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => \masked_addr_q[10]_i_2_n_0\,
      I1 => s_axi_awsize(2),
      I2 => s_axi_awlen(7),
      I3 => s_axi_awsize(0),
      I4 => s_axi_awsize(1),
      O => wrap_need_to_split_q_i_4_n_0
    );
wrap_need_to_split_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_need_to_split,
      Q => wrap_need_to_split_q,
      R => \^sr\(0)
    );
\wrap_rest_len[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wrap_unaligned_len_q(0),
      O => wrap_rest_len0(0)
    );
\wrap_rest_len[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wrap_unaligned_len_q(1),
      I1 => wrap_unaligned_len_q(0),
      O => \wrap_rest_len[1]_i_1_n_0\
    );
\wrap_rest_len[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => wrap_unaligned_len_q(2),
      I1 => wrap_unaligned_len_q(0),
      I2 => wrap_unaligned_len_q(1),
      O => wrap_rest_len0(2)
    );
\wrap_rest_len[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => wrap_unaligned_len_q(3),
      I1 => wrap_unaligned_len_q(2),
      I2 => wrap_unaligned_len_q(1),
      I3 => wrap_unaligned_len_q(0),
      O => wrap_rest_len0(3)
    );
\wrap_rest_len[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => wrap_unaligned_len_q(4),
      I1 => wrap_unaligned_len_q(3),
      I2 => wrap_unaligned_len_q(0),
      I3 => wrap_unaligned_len_q(1),
      I4 => wrap_unaligned_len_q(2),
      O => wrap_rest_len0(4)
    );
\wrap_rest_len[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => wrap_unaligned_len_q(5),
      I1 => wrap_unaligned_len_q(4),
      I2 => wrap_unaligned_len_q(2),
      I3 => wrap_unaligned_len_q(1),
      I4 => wrap_unaligned_len_q(0),
      I5 => wrap_unaligned_len_q(3),
      O => wrap_rest_len0(5)
    );
\wrap_rest_len[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wrap_unaligned_len_q(6),
      I1 => \wrap_rest_len[7]_i_2_n_0\,
      O => wrap_rest_len0(6)
    );
\wrap_rest_len[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => wrap_unaligned_len_q(7),
      I1 => wrap_unaligned_len_q(6),
      I2 => \wrap_rest_len[7]_i_2_n_0\,
      O => wrap_rest_len0(7)
    );
\wrap_rest_len[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wrap_unaligned_len_q(4),
      I1 => wrap_unaligned_len_q(2),
      I2 => wrap_unaligned_len_q(1),
      I3 => wrap_unaligned_len_q(0),
      I4 => wrap_unaligned_len_q(3),
      I5 => wrap_unaligned_len_q(5),
      O => \wrap_rest_len[7]_i_2_n_0\
    );
\wrap_rest_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrap_rest_len0(0),
      Q => wrap_rest_len(0),
      R => \^sr\(0)
    );
\wrap_rest_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrap_rest_len[1]_i_1_n_0\,
      Q => wrap_rest_len(1),
      R => \^sr\(0)
    );
\wrap_rest_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrap_rest_len0(2),
      Q => wrap_rest_len(2),
      R => \^sr\(0)
    );
\wrap_rest_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrap_rest_len0(3),
      Q => wrap_rest_len(3),
      R => \^sr\(0)
    );
\wrap_rest_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrap_rest_len0(4),
      Q => wrap_rest_len(4),
      R => \^sr\(0)
    );
\wrap_rest_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrap_rest_len0(5),
      Q => wrap_rest_len(5),
      R => \^sr\(0)
    );
\wrap_rest_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrap_rest_len0(6),
      Q => wrap_rest_len(6),
      R => \^sr\(0)
    );
\wrap_rest_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrap_rest_len0(7),
      Q => wrap_rest_len(7),
      R => \^sr\(0)
    );
\wrap_unaligned_len_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A808"
    )
        port map (
      I0 => s_axi_awaddr(4),
      I1 => \masked_addr_q[8]_i_3_n_0\,
      I2 => s_axi_awsize(2),
      I3 => s_axi_awsize(1),
      I4 => s_axi_awsize(0),
      I5 => s_axi_awlen(0),
      O => wrap_unaligned_len(0)
    );
\wrap_unaligned_len_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_awaddr(5),
      I1 => cmd_mask_i(5),
      O => wrap_unaligned_len(1)
    );
\wrap_unaligned_len_q[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => s_axi_awaddr(6),
      I1 => \masked_addr_q[10]_i_2_n_0\,
      I2 => s_axi_awsize(2),
      I3 => \masked_addr_q[6]_i_2_n_0\,
      O => wrap_unaligned_len(2)
    );
\wrap_unaligned_len_q[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => s_axi_awaddr(7),
      I1 => \masked_addr_q[11]_i_2_n_0\,
      I2 => s_axi_awsize(2),
      I3 => \masked_addr_q[7]_i_2_n_0\,
      O => wrap_unaligned_len(3)
    );
\wrap_unaligned_len_q[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => s_axi_awaddr(8),
      I1 => \masked_addr_q[8]_i_2_n_0\,
      I2 => s_axi_awsize(2),
      I3 => \masked_addr_q[8]_i_3_n_0\,
      O => wrap_unaligned_len(4)
    );
\wrap_unaligned_len_q[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_awaddr(9),
      I1 => \masked_addr_q[9]_i_2_n_0\,
      O => wrap_unaligned_len(5)
    );
\wrap_unaligned_len_q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA800000008000"
    )
        port map (
      I0 => s_axi_awaddr(10),
      I1 => s_axi_awsize(1),
      I2 => s_axi_awsize(0),
      I3 => s_axi_awlen(7),
      I4 => s_axi_awsize(2),
      I5 => \masked_addr_q[10]_i_2_n_0\,
      O => wrap_unaligned_len(6)
    );
\wrap_unaligned_len_q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_awaddr(11),
      I1 => s_axi_awsize(2),
      I2 => \masked_addr_q[11]_i_2_n_0\,
      O => wrap_unaligned_len(7)
    );
\wrap_unaligned_len_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(0),
      Q => wrap_unaligned_len_q(0),
      R => \^sr\(0)
    );
\wrap_unaligned_len_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(1),
      Q => wrap_unaligned_len_q(1),
      R => \^sr\(0)
    );
\wrap_unaligned_len_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(2),
      Q => wrap_unaligned_len_q(2),
      R => \^sr\(0)
    );
\wrap_unaligned_len_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(3),
      Q => wrap_unaligned_len_q(3),
      R => \^sr\(0)
    );
\wrap_unaligned_len_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(4),
      Q => wrap_unaligned_len_q(4),
      R => \^sr\(0)
    );
\wrap_unaligned_len_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(5),
      Q => wrap_unaligned_len_q(5),
      R => \^sr\(0)
    );
\wrap_unaligned_len_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(6),
      Q => wrap_unaligned_len_q(6),
      R => \^sr\(0)
    );
\wrap_unaligned_len_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(7),
      Q => wrap_unaligned_len_q(7),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \S_AXI_ASIZE_Q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    S_AXI_AREADY_I_reg_0 : out STD_LOGIC;
    m_axi_arready_0 : out STD_LOGIC;
    command_ongoing_reg_0 : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rready : out STD_LOGIC;
    s_axi_rready_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 48 downto 0 );
    s_axi_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AREADY_I_reg_1 : in STD_LOGIC;
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    areset_d : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    \WORD_LANE[2].S_AXI_RDATA_II_reg[383]\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 48 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \S_AXI_RRESP_ACC_reg[0]\ : in STD_LOGIC;
    first_word : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0\ : entity is "axi_dwidth_converter_v2_1_20_a_downsizer";
end \design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0\;

architecture STRUCTURE of \design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0\ is
  signal \S_AXI_AADDR_Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[10]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[11]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[12]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[13]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[14]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[15]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[16]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[17]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[18]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[19]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[20]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[21]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[22]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[23]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[24]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[25]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[26]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[27]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[28]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[29]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[30]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[31]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[32]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[33]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[34]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[35]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[36]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[37]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[38]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[39]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[40]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[41]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[42]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[43]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[44]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[45]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[46]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[47]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[48]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[7]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[8]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[9]\ : STD_LOGIC;
  signal S_AXI_ABURST_Q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_AID_Q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \S_AXI_ALEN_Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[7]\ : STD_LOGIC;
  signal S_AXI_ALOCK_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_aready_i_reg_0\ : STD_LOGIC;
  signal S_AXI_ASIZE_Q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal access_fit_mi_side_q : STD_LOGIC;
  signal access_is_fix : STD_LOGIC;
  signal access_is_fix_q : STD_LOGIC;
  signal access_is_incr : STD_LOGIC;
  signal access_is_incr_q : STD_LOGIC;
  signal access_is_wrap : STD_LOGIC;
  signal access_is_wrap_q : STD_LOGIC;
  signal \cmd_depth[0]_i_1_n_0\ : STD_LOGIC;
  signal cmd_depth_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cmd_empty : STD_LOGIC;
  signal cmd_empty_i_2_n_0 : STD_LOGIC;
  signal cmd_mask_i : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal cmd_mask_q : STD_LOGIC;
  signal \cmd_mask_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \cmd_mask_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \cmd_mask_q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \cmd_mask_q[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \cmd_mask_q[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \cmd_mask_q[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[5]\ : STD_LOGIC;
  signal cmd_push : STD_LOGIC;
  signal cmd_push_block : STD_LOGIC;
  signal cmd_queue_n_22 : STD_LOGIC;
  signal cmd_queue_n_23 : STD_LOGIC;
  signal cmd_queue_n_24 : STD_LOGIC;
  signal cmd_queue_n_25 : STD_LOGIC;
  signal cmd_queue_n_26 : STD_LOGIC;
  signal cmd_queue_n_27 : STD_LOGIC;
  signal cmd_queue_n_30 : STD_LOGIC;
  signal cmd_queue_n_31 : STD_LOGIC;
  signal cmd_queue_n_32 : STD_LOGIC;
  signal cmd_queue_n_552 : STD_LOGIC;
  signal cmd_queue_n_553 : STD_LOGIC;
  signal cmd_split_i : STD_LOGIC;
  signal command_ongoing : STD_LOGIC;
  signal downsized_len_q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \downsized_len_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \downsized_len_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \downsized_len_q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \downsized_len_q[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \downsized_len_q[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \downsized_len_q[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \downsized_len_q[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \downsized_len_q[7]_i_1__0_n_0\ : STD_LOGIC;
  signal fix_len : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fix_len_q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fix_need_to_split : STD_LOGIC;
  signal fix_need_to_split_q : STD_LOGIC;
  signal incr_need_to_split : STD_LOGIC;
  signal incr_need_to_split_q : STD_LOGIC;
  signal legal_wrap_len_q : STD_LOGIC;
  signal \legal_wrap_len_q_i_1__0_n_0\ : STD_LOGIC;
  signal \legal_wrap_len_q_i_2__0_n_0\ : STD_LOGIC;
  signal \legal_wrap_len_q_i_3__0_n_0\ : STD_LOGIC;
  signal \legal_wrap_len_q_i_4__0_n_0\ : STD_LOGIC;
  signal masked_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal masked_addr_q : STD_LOGIC_VECTOR ( 48 downto 0 );
  signal \masked_addr_q[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \masked_addr_q[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \masked_addr_q[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \masked_addr_q[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \masked_addr_q[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \masked_addr_q[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \masked_addr_q[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \masked_addr_q[9]_i_3__0_n_0\ : STD_LOGIC;
  signal next_mi_addr : STD_LOGIC_VECTOR ( 48 downto 4 );
  signal \next_mi_addr0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_10\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_11\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_12\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_13\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_14\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_15\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_3\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_4\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_5\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_6\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_7\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_8\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_9\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_1\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_10\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_11\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_12\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_13\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_14\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_15\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_2\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_3\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_4\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_5\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_6\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_7\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_8\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_9\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_i_5__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_i_6__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_i_7__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_i_8__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_1\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_10\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_11\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_12\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_13\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_14\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_15\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_2\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_3\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_4\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_5\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_6\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_7\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_8\ : STD_LOGIC;
  signal \next_mi_addr0_carry__2_n_9\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_i_5__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_i_6__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_10\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_11\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_12\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_13\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_14\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_15\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_3\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_4\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_5\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_6\ : STD_LOGIC;
  signal \next_mi_addr0_carry__3_n_7\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_9__0_n_0\ : STD_LOGIC;
  signal next_mi_addr0_carry_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_n_1 : STD_LOGIC;
  signal next_mi_addr0_carry_n_10 : STD_LOGIC;
  signal next_mi_addr0_carry_n_11 : STD_LOGIC;
  signal next_mi_addr0_carry_n_12 : STD_LOGIC;
  signal next_mi_addr0_carry_n_13 : STD_LOGIC;
  signal next_mi_addr0_carry_n_14 : STD_LOGIC;
  signal next_mi_addr0_carry_n_15 : STD_LOGIC;
  signal next_mi_addr0_carry_n_2 : STD_LOGIC;
  signal next_mi_addr0_carry_n_3 : STD_LOGIC;
  signal next_mi_addr0_carry_n_4 : STD_LOGIC;
  signal next_mi_addr0_carry_n_5 : STD_LOGIC;
  signal next_mi_addr0_carry_n_6 : STD_LOGIC;
  signal next_mi_addr0_carry_n_7 : STD_LOGIC;
  signal next_mi_addr0_carry_n_8 : STD_LOGIC;
  signal next_mi_addr0_carry_n_9 : STD_LOGIC;
  signal \next_mi_addr[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr[9]_i_1__0_n_0\ : STD_LOGIC;
  signal num_transactions : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal num_transactions_q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \num_transactions_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pre_mi_addr : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \pushed_commands[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \pushed_commands[7]_i_3__0_n_0\ : STD_LOGIC;
  signal pushed_commands_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pushed_new_cmd : STD_LOGIC;
  signal \^s_axi_rid\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal si_full_size : STD_LOGIC;
  signal si_full_size_q : STD_LOGIC;
  signal split_addr_mask : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \split_addr_mask_q[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[48]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[6]\ : STD_LOGIC;
  signal split_ongoing : STD_LOGIC;
  signal unalignment_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal unalignment_addr_q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wrap_need_to_split : STD_LOGIC;
  signal wrap_need_to_split_q : STD_LOGIC;
  signal wrap_need_to_split_q_i_2_n_0 : STD_LOGIC;
  signal \wrap_need_to_split_q_i_3__0_n_0\ : STD_LOGIC;
  signal \wrap_need_to_split_q_i_4__0_n_0\ : STD_LOGIC;
  signal wrap_rest_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wrap_rest_len0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wrap_rest_len[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[7]_i_2__0_n_0\ : STD_LOGIC;
  signal wrap_unaligned_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wrap_unaligned_len_q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_next_mi_addr0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_next_mi_addr0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \access_is_fix_q_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \access_is_incr_q_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \access_is_wrap_q_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cmd_mask_q[0]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cmd_mask_q[1]_i_2__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \cmd_mask_q[2]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \cmd_mask_q[3]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \cmd_mask_q[4]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \cmd_mask_q[4]_i_2__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \cmd_mask_q[5]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \downsized_len_q[0]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \downsized_len_q[1]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \downsized_len_q[3]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \downsized_len_q[4]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \downsized_len_q[5]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \downsized_len_q[6]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \downsized_len_q[7]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \fix_len_q[0]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \fix_len_q[1]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \fix_len_q[2]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \fix_need_to_split_q_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \incr_need_to_split_q_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \masked_addr_q[0]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \masked_addr_q[11]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \masked_addr_q[14]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \masked_addr_q[2]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \masked_addr_q[3]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \masked_addr_q[6]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \masked_addr_q[7]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \masked_addr_q[8]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \masked_addr_q[9]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \num_transactions_q[1]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \num_transactions_q[2]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \pushed_commands[1]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \pushed_commands[2]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \pushed_commands[3]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \pushed_commands[4]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \pushed_commands[6]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \pushed_commands[7]_i_2__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \si_full_size_q_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \split_addr_mask_q[0]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \split_addr_mask_q[1]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \split_addr_mask_q[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \split_addr_mask_q[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \split_addr_mask_q[4]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \split_addr_mask_q[5]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \split_addr_mask_q[6]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \unalignment_addr_q[0]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \unalignment_addr_q[1]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \unalignment_addr_q[2]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \wrap_need_to_split_q_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \wrap_need_to_split_q_i_4__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wrap_rest_len[1]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \wrap_rest_len[2]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \wrap_rest_len[3]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \wrap_rest_len[4]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \wrap_rest_len[6]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \wrap_rest_len[7]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[1]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[2]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[3]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[4]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[5]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[7]_i_1__0\ : label is "soft_lutpair50";
begin
  S_AXI_AREADY_I_reg_0 <= \^s_axi_aready_i_reg_0\;
  s_axi_rid(2 downto 0) <= \^s_axi_rid\(2 downto 0);
\S_AXI_AADDR_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(0),
      Q => \S_AXI_AADDR_Q_reg_n_0_[0]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(10),
      Q => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(11),
      Q => \S_AXI_AADDR_Q_reg_n_0_[11]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(12),
      Q => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(13),
      Q => \S_AXI_AADDR_Q_reg_n_0_[13]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(14),
      Q => \S_AXI_AADDR_Q_reg_n_0_[14]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(15),
      Q => \S_AXI_AADDR_Q_reg_n_0_[15]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(16),
      Q => \S_AXI_AADDR_Q_reg_n_0_[16]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(17),
      Q => \S_AXI_AADDR_Q_reg_n_0_[17]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(18),
      Q => \S_AXI_AADDR_Q_reg_n_0_[18]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(19),
      Q => \S_AXI_AADDR_Q_reg_n_0_[19]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(1),
      Q => \S_AXI_AADDR_Q_reg_n_0_[1]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(20),
      Q => \S_AXI_AADDR_Q_reg_n_0_[20]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(21),
      Q => \S_AXI_AADDR_Q_reg_n_0_[21]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(22),
      Q => \S_AXI_AADDR_Q_reg_n_0_[22]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(23),
      Q => \S_AXI_AADDR_Q_reg_n_0_[23]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(24),
      Q => \S_AXI_AADDR_Q_reg_n_0_[24]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(25),
      Q => \S_AXI_AADDR_Q_reg_n_0_[25]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(26),
      Q => \S_AXI_AADDR_Q_reg_n_0_[26]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(27),
      Q => \S_AXI_AADDR_Q_reg_n_0_[27]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(28),
      Q => \S_AXI_AADDR_Q_reg_n_0_[28]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(29),
      Q => \S_AXI_AADDR_Q_reg_n_0_[29]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(2),
      Q => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(30),
      Q => \S_AXI_AADDR_Q_reg_n_0_[30]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(31),
      Q => \S_AXI_AADDR_Q_reg_n_0_[31]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(32),
      Q => \S_AXI_AADDR_Q_reg_n_0_[32]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(33),
      Q => \S_AXI_AADDR_Q_reg_n_0_[33]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(34),
      Q => \S_AXI_AADDR_Q_reg_n_0_[34]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(35),
      Q => \S_AXI_AADDR_Q_reg_n_0_[35]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(36),
      Q => \S_AXI_AADDR_Q_reg_n_0_[36]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(37),
      Q => \S_AXI_AADDR_Q_reg_n_0_[37]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(38),
      Q => \S_AXI_AADDR_Q_reg_n_0_[38]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(39),
      Q => \S_AXI_AADDR_Q_reg_n_0_[39]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(3),
      Q => \S_AXI_AADDR_Q_reg_n_0_[3]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(40),
      Q => \S_AXI_AADDR_Q_reg_n_0_[40]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(41),
      Q => \S_AXI_AADDR_Q_reg_n_0_[41]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(42),
      Q => \S_AXI_AADDR_Q_reg_n_0_[42]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(43),
      Q => \S_AXI_AADDR_Q_reg_n_0_[43]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(44),
      Q => \S_AXI_AADDR_Q_reg_n_0_[44]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(45),
      Q => \S_AXI_AADDR_Q_reg_n_0_[45]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(46),
      Q => \S_AXI_AADDR_Q_reg_n_0_[46]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(47),
      Q => \S_AXI_AADDR_Q_reg_n_0_[47]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(48),
      Q => \S_AXI_AADDR_Q_reg_n_0_[48]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(4),
      Q => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(5),
      Q => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(6),
      Q => \S_AXI_AADDR_Q_reg_n_0_[6]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(7),
      Q => \S_AXI_AADDR_Q_reg_n_0_[7]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(8),
      Q => \S_AXI_AADDR_Q_reg_n_0_[8]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(9),
      Q => \S_AXI_AADDR_Q_reg_n_0_[9]\,
      R => '0'
    );
\S_AXI_ABURST_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arburst(0),
      Q => S_AXI_ABURST_Q(0),
      R => '0'
    );
\S_AXI_ABURST_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arburst(1),
      Q => S_AXI_ABURST_Q(1),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arcache(0),
      Q => m_axi_arcache(0),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arcache(1),
      Q => m_axi_arcache(1),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arcache(2),
      Q => m_axi_arcache(2),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arcache(3),
      Q => m_axi_arcache(3),
      R => '0'
    );
\S_AXI_AID_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arid(0),
      Q => S_AXI_AID_Q(0),
      R => '0'
    );
\S_AXI_AID_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arid(1),
      Q => S_AXI_AID_Q(1),
      R => '0'
    );
\S_AXI_AID_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arid(2),
      Q => S_AXI_AID_Q(2),
      R => '0'
    );
\S_AXI_ALEN_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arlen(0),
      Q => p_0_in(0),
      R => '0'
    );
\S_AXI_ALEN_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arlen(1),
      Q => p_0_in(1),
      R => '0'
    );
\S_AXI_ALEN_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arlen(2),
      Q => p_0_in(2),
      R => '0'
    );
\S_AXI_ALEN_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arlen(3),
      Q => p_0_in(3),
      R => '0'
    );
\S_AXI_ALEN_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arlen(4),
      Q => \S_AXI_ALEN_Q_reg_n_0_[4]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arlen(5),
      Q => \S_AXI_ALEN_Q_reg_n_0_[5]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arlen(6),
      Q => \S_AXI_ALEN_Q_reg_n_0_[6]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arlen(7),
      Q => \S_AXI_ALEN_Q_reg_n_0_[7]\,
      R => '0'
    );
\S_AXI_ALOCK_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arlock(0),
      Q => S_AXI_ALOCK_Q(0),
      R => '0'
    );
\S_AXI_APROT_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arprot(0),
      Q => m_axi_arprot(0),
      R => '0'
    );
\S_AXI_APROT_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arprot(1),
      Q => m_axi_arprot(1),
      R => '0'
    );
\S_AXI_APROT_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arprot(2),
      Q => m_axi_arprot(2),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arqos(0),
      Q => m_axi_arqos(0),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arqos(1),
      Q => m_axi_arqos(1),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arqos(2),
      Q => m_axi_arqos(2),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arqos(3),
      Q => m_axi_arqos(3),
      R => '0'
    );
S_AXI_AREADY_I_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => S_AXI_AREADY_I_reg_1,
      Q => \^s_axi_aready_i_reg_0\,
      R => SR(0)
    );
\S_AXI_AREGION_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arregion(0),
      Q => m_axi_arregion(0),
      R => '0'
    );
\S_AXI_AREGION_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arregion(1),
      Q => m_axi_arregion(1),
      R => '0'
    );
\S_AXI_AREGION_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arregion(2),
      Q => m_axi_arregion(2),
      R => '0'
    );
\S_AXI_AREGION_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arregion(3),
      Q => m_axi_arregion(3),
      R => '0'
    );
\S_AXI_ASIZE_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arsize(0),
      Q => S_AXI_ASIZE_Q(0),
      R => '0'
    );
\S_AXI_ASIZE_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arsize(1),
      Q => S_AXI_ASIZE_Q(1),
      R => '0'
    );
\S_AXI_ASIZE_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_arsize(2),
      Q => S_AXI_ASIZE_Q(2),
      R => '0'
    );
access_fit_mi_side_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[4]_i_1__0_n_0\,
      Q => access_fit_mi_side_q,
      R => SR(0)
    );
\access_is_fix_q_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_arburst(0),
      I1 => s_axi_arburst(1),
      O => access_is_fix
    );
access_is_fix_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => access_is_fix,
      Q => access_is_fix_q,
      R => SR(0)
    );
\access_is_incr_q_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_arburst(0),
      I1 => s_axi_arburst(1),
      O => access_is_incr
    );
access_is_incr_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => access_is_incr,
      Q => access_is_incr_q,
      R => SR(0)
    );
\access_is_wrap_q_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_arburst(1),
      I1 => s_axi_arburst(0),
      O => access_is_wrap
    );
access_is_wrap_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => access_is_wrap,
      Q => access_is_wrap_q,
      R => SR(0)
    );
\cmd_depth[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cmd_depth_reg(0),
      O => \cmd_depth[0]_i_1_n_0\
    );
\cmd_depth_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cmd_queue_n_31,
      D => \cmd_depth[0]_i_1_n_0\,
      Q => cmd_depth_reg(0),
      R => SR(0)
    );
\cmd_depth_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cmd_queue_n_31,
      D => cmd_queue_n_26,
      Q => cmd_depth_reg(1),
      R => SR(0)
    );
\cmd_depth_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cmd_queue_n_31,
      D => cmd_queue_n_25,
      Q => cmd_depth_reg(2),
      R => SR(0)
    );
\cmd_depth_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cmd_queue_n_31,
      D => cmd_queue_n_24,
      Q => cmd_depth_reg(3),
      R => SR(0)
    );
\cmd_depth_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cmd_queue_n_31,
      D => cmd_queue_n_23,
      Q => cmd_depth_reg(4),
      R => SR(0)
    );
\cmd_depth_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cmd_queue_n_31,
      D => cmd_queue_n_22,
      Q => cmd_depth_reg(5),
      R => SR(0)
    );
cmd_empty_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => cmd_depth_reg(5),
      I1 => cmd_depth_reg(4),
      I2 => cmd_depth_reg(1),
      I3 => cmd_depth_reg(0),
      I4 => cmd_depth_reg(3),
      I5 => cmd_depth_reg(2),
      O => cmd_empty_i_2_n_0
    );
cmd_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_queue_n_32,
      Q => cmd_empty,
      S => SR(0)
    );
\cmd_mask_q[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi_arsize(1),
      I1 => s_axi_arsize(2),
      I2 => s_axi_arsize(0),
      I3 => s_axi_arlen(0),
      I4 => cmd_mask_q,
      O => \cmd_mask_q[0]_i_1__0_n_0\
    );
\cmd_mask_q[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEEE"
    )
        port map (
      I0 => s_axi_arsize(1),
      I1 => s_axi_arsize(2),
      I2 => s_axi_arlen(0),
      I3 => s_axi_arsize(0),
      I4 => s_axi_arlen(1),
      I5 => cmd_mask_q,
      O => \cmd_mask_q[1]_i_1__0_n_0\
    );
\cmd_mask_q[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^s_axi_aready_i_reg_0\,
      I1 => s_axi_arburst(0),
      I2 => s_axi_arburst(1),
      O => cmd_mask_q
    );
\cmd_mask_q[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \masked_addr_q[6]_i_2__0_n_0\,
      I1 => s_axi_arsize(2),
      I2 => s_axi_arburst(1),
      I3 => s_axi_arburst(0),
      O => \cmd_mask_q[2]_i_1__0_n_0\
    );
\cmd_mask_q[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \masked_addr_q[7]_i_2__0_n_0\,
      I1 => s_axi_arsize(2),
      I2 => s_axi_arburst(1),
      I3 => s_axi_arburst(0),
      O => \cmd_mask_q[3]_i_1__0_n_0\
    );
\cmd_mask_q[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => cmd_mask_i(4),
      I1 => s_axi_arburst(1),
      I2 => s_axi_arburst(0),
      O => \cmd_mask_q[4]_i_1__0_n_0\
    );
\cmd_mask_q[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => s_axi_arlen(0),
      I1 => s_axi_arsize(0),
      I2 => s_axi_arsize(1),
      I3 => s_axi_arsize(2),
      I4 => \masked_addr_q[8]_i_3__0_n_0\,
      O => cmd_mask_i(4)
    );
\cmd_mask_q[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => cmd_mask_i(5),
      I1 => s_axi_arburst(1),
      I2 => s_axi_arburst(0),
      O => \cmd_mask_q[5]_i_1__0_n_0\
    );
\cmd_mask_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[0]_i_1__0_n_0\,
      Q => \cmd_mask_q_reg_n_0_[0]\,
      R => SR(0)
    );
\cmd_mask_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[1]_i_1__0_n_0\,
      Q => \cmd_mask_q_reg_n_0_[1]\,
      R => SR(0)
    );
\cmd_mask_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[2]_i_1__0_n_0\,
      Q => \cmd_mask_q_reg_n_0_[2]\,
      R => SR(0)
    );
\cmd_mask_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[3]_i_1__0_n_0\,
      Q => \cmd_mask_q_reg_n_0_[3]\,
      R => SR(0)
    );
\cmd_mask_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[4]_i_1__0_n_0\,
      Q => \cmd_mask_q_reg_n_0_[4]\,
      R => SR(0)
    );
\cmd_mask_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[5]_i_1__0_n_0\,
      Q => \cmd_mask_q_reg_n_0_[5]\,
      R => SR(0)
    );
cmd_push_block_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_queue_n_30,
      Q => cmd_push_block,
      R => '0'
    );
cmd_queue: entity work.\design_1_auto_ds_0_axi_data_fifo_v2_1_19_axic_fifo__parameterized0\
     port map (
      CLK => CLK,
      D(4) => cmd_queue_n_22,
      D(3) => cmd_queue_n_23,
      D(2) => cmd_queue_n_24,
      D(1) => cmd_queue_n_25,
      D(0) => cmd_queue_n_26,
      E(0) => cmd_push,
      Q(5 downto 0) => cmd_depth_reg(5 downto 0),
      SR(0) => SR(0),
      S_AXI_AREADY_I_reg => cmd_queue_n_27,
      \S_AXI_RRESP_ACC_reg[0]\ => \S_AXI_RRESP_ACC_reg[0]\,
      \WORD_LANE[2].S_AXI_RDATA_II_reg[383]\ => \WORD_LANE[2].S_AXI_RDATA_II_reg[383]\,
      access_fit_mi_side_q => access_fit_mi_side_q,
      access_is_fix_q => access_is_fix_q,
      access_is_incr_q => access_is_incr_q,
      access_is_incr_q_reg => cmd_queue_n_553,
      access_is_wrap_q => access_is_wrap_q,
      areset_d(1 downto 0) => areset_d(1 downto 0),
      cmd_empty => cmd_empty,
      cmd_empty_reg => cmd_empty_i_2_n_0,
      cmd_push_block => cmd_push_block,
      cmd_push_block_reg => cmd_queue_n_30,
      cmd_push_block_reg_0(0) => cmd_queue_n_31,
      cmd_push_block_reg_1 => cmd_queue_n_32,
      command_ongoing => command_ongoing,
      command_ongoing_reg => command_ongoing_reg_0,
      command_ongoing_reg_0(0) => \^s_axi_aready_i_reg_0\,
      din(11) => cmd_split_i,
      din(10 downto 0) => \S_AXI_ASIZE_Q_reg[2]_0\(10 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      first_word => first_word,
      fix_need_to_split_q => fix_need_to_split_q,
      \goreg_dm.dout_i_reg[19]\(5 downto 0) => D(5 downto 0),
      \goreg_dm.dout_i_reg[2]\ => \goreg_dm.dout_i_reg[2]\,
      \gpr1.dout_i_reg[15]\(8) => \cmd_mask_q_reg_n_0_[5]\,
      \gpr1.dout_i_reg[15]\(7) => \cmd_mask_q_reg_n_0_[4]\,
      \gpr1.dout_i_reg[15]\(6) => \cmd_mask_q_reg_n_0_[3]\,
      \gpr1.dout_i_reg[15]\(5) => \cmd_mask_q_reg_n_0_[2]\,
      \gpr1.dout_i_reg[15]\(4) => \cmd_mask_q_reg_n_0_[1]\,
      \gpr1.dout_i_reg[15]\(3) => \cmd_mask_q_reg_n_0_[0]\,
      \gpr1.dout_i_reg[15]\(2 downto 0) => S_AXI_ASIZE_Q(2 downto 0),
      \gpr1.dout_i_reg[15]_0\(5) => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      \gpr1.dout_i_reg[15]_0\(4) => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      \gpr1.dout_i_reg[15]_0\(3) => \S_AXI_AADDR_Q_reg_n_0_[3]\,
      \gpr1.dout_i_reg[15]_0\(2) => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      \gpr1.dout_i_reg[15]_0\(1) => \S_AXI_AADDR_Q_reg_n_0_[1]\,
      \gpr1.dout_i_reg[15]_0\(0) => \S_AXI_AADDR_Q_reg_n_0_[0]\,
      \gpr1.dout_i_reg[15]_1\ => \split_addr_mask_q_reg_n_0_[0]\,
      \gpr1.dout_i_reg[15]_2\ => \split_addr_mask_q_reg_n_0_[1]\,
      \gpr1.dout_i_reg[15]_3\(1) => \split_addr_mask_q_reg_n_0_[5]\,
      \gpr1.dout_i_reg[15]_3\(0) => \split_addr_mask_q_reg_n_0_[4]\,
      \gpr1.dout_i_reg[29]\ => \split_addr_mask_q_reg_n_0_[48]\,
      \gpr1.dout_i_reg[29]_0\ => \split_addr_mask_q_reg_n_0_[2]\,
      \gpr1.dout_i_reg[29]_1\ => \split_addr_mask_q_reg_n_0_[3]\,
      incr_need_to_split_q => incr_need_to_split_q,
      legal_wrap_len_q => legal_wrap_len_q,
      \m_axi_arlen[2]\(2 downto 0) => unalignment_addr_q(2 downto 0),
      \m_axi_arlen[2]_INST_0_i_2\(2 downto 0) => fix_len_q(2 downto 0),
      \m_axi_arlen[7]\(7 downto 0) => wrap_unaligned_len_q(7 downto 0),
      \m_axi_arlen[7]_0\(7) => \S_AXI_ALEN_Q_reg_n_0_[7]\,
      \m_axi_arlen[7]_0\(6) => \S_AXI_ALEN_Q_reg_n_0_[6]\,
      \m_axi_arlen[7]_0\(5) => \S_AXI_ALEN_Q_reg_n_0_[5]\,
      \m_axi_arlen[7]_0\(4) => \S_AXI_ALEN_Q_reg_n_0_[4]\,
      \m_axi_arlen[7]_0\(3 downto 0) => p_0_in(3 downto 0),
      \m_axi_arlen[7]_INST_0_i_1\(7 downto 0) => wrap_rest_len(7 downto 0),
      \m_axi_arlen[7]_INST_0_i_12\(2 downto 0) => num_transactions_q(2 downto 0),
      \m_axi_arlen[7]_INST_0_i_1_0\(7 downto 0) => downsized_len_q(7 downto 0),
      \m_axi_arlen[7]_INST_0_i_9\(7 downto 0) => pushed_commands_reg(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arready_0 => m_axi_arready_0,
      m_axi_arready_1(0) => pushed_new_cmd,
      m_axi_arvalid(2 downto 0) => S_AXI_AID_Q(2 downto 0),
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      \out\ => \out\,
      p_1_in(511 downto 0) => p_1_in(511 downto 0),
      s_axi_aresetn(0) => s_axi_aresetn(0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_rdata(511 downto 0) => s_axi_rdata(511 downto 0),
      s_axi_rid(2 downto 0) => \^s_axi_rid\(2 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rready_0(0) => E(0),
      s_axi_rready_1(0) => s_axi_rready_0(0),
      s_axi_rready_2(0) => s_axi_rready_1(0),
      s_axi_rready_3(0) => s_axi_rready_2(0),
      s_axi_rready_4(0) => s_axi_rready_3(0),
      \s_axi_rresp[1]_INST_0_i_6\(5 downto 0) => Q(5 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      si_full_size_q => si_full_size_q,
      split_ongoing => split_ongoing,
      split_ongoing_reg => cmd_queue_n_552,
      wrap_need_to_split_q => wrap_need_to_split_q
    );
command_ongoing_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_queue_n_27,
      Q => command_ongoing,
      R => SR(0)
    );
\downsized_len_q[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => s_axi_arlen(0),
      I1 => s_axi_arsize(2),
      I2 => s_axi_arsize(0),
      I3 => s_axi_arsize(1),
      O => \downsized_len_q[0]_i_1__0_n_0\
    );
\downsized_len_q[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0BFA0"
    )
        port map (
      I0 => s_axi_arsize(1),
      I1 => s_axi_arsize(0),
      I2 => s_axi_arsize(2),
      I3 => s_axi_arlen(1),
      I4 => s_axi_arlen(0),
      O => \downsized_len_q[1]_i_1__0_n_0\
    );
\downsized_len_q[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFBF9FE0C0A080"
    )
        port map (
      I0 => s_axi_arsize(1),
      I1 => s_axi_arsize(0),
      I2 => s_axi_arsize(2),
      I3 => s_axi_arlen(0),
      I4 => s_axi_arlen(1),
      I5 => s_axi_arlen(2),
      O => \downsized_len_q[2]_i_1__0_n_0\
    );
\downsized_len_q[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA02AA"
    )
        port map (
      I0 => s_axi_arlen(3),
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(0),
      I3 => s_axi_arsize(2),
      I4 => \masked_addr_q[7]_i_2__0_n_0\,
      O => \downsized_len_q[3]_i_1__0_n_0\
    );
\downsized_len_q[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA02AA"
    )
        port map (
      I0 => s_axi_arlen(4),
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(0),
      I3 => s_axi_arsize(2),
      I4 => \masked_addr_q[8]_i_3__0_n_0\,
      O => \downsized_len_q[4]_i_1__0_n_0\
    );
\downsized_len_q[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA02AA"
    )
        port map (
      I0 => s_axi_arlen(5),
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(0),
      I3 => s_axi_arsize(2),
      I4 => \masked_addr_q[9]_i_2__0_n_0\,
      O => \downsized_len_q[5]_i_1__0_n_0\
    );
\downsized_len_q[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA02AA"
    )
        port map (
      I0 => s_axi_arlen(6),
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(0),
      I3 => s_axi_arsize(2),
      I4 => \masked_addr_q[10]_i_2__0_n_0\,
      O => \downsized_len_q[6]_i_1__0_n_0\
    );
\downsized_len_q[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA02AA"
    )
        port map (
      I0 => s_axi_arlen(7),
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(0),
      I3 => s_axi_arsize(2),
      I4 => \masked_addr_q[11]_i_2__0_n_0\,
      O => \downsized_len_q[7]_i_1__0_n_0\
    );
\downsized_len_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[0]_i_1__0_n_0\,
      Q => downsized_len_q(0),
      R => SR(0)
    );
\downsized_len_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[1]_i_1__0_n_0\,
      Q => downsized_len_q(1),
      R => SR(0)
    );
\downsized_len_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[2]_i_1__0_n_0\,
      Q => downsized_len_q(2),
      R => SR(0)
    );
\downsized_len_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[3]_i_1__0_n_0\,
      Q => downsized_len_q(3),
      R => SR(0)
    );
\downsized_len_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[4]_i_1__0_n_0\,
      Q => downsized_len_q(4),
      R => SR(0)
    );
\downsized_len_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[5]_i_1__0_n_0\,
      Q => downsized_len_q(5),
      R => SR(0)
    );
\downsized_len_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[6]_i_1__0_n_0\,
      Q => downsized_len_q(6),
      R => SR(0)
    );
\downsized_len_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[7]_i_1__0_n_0\,
      Q => downsized_len_q(7),
      R => SR(0)
    );
\fix_len_q[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => s_axi_arsize(2),
      I1 => s_axi_arsize(0),
      I2 => s_axi_arsize(1),
      O => fix_len(0)
    );
\fix_len_q[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_arsize(1),
      I1 => s_axi_arsize(2),
      O => fix_len(1)
    );
\fix_len_q[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_arsize(1),
      I1 => s_axi_arsize(2),
      I2 => s_axi_arsize(0),
      O => fix_len(2)
    );
\fix_len_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_len(0),
      Q => fix_len_q(0),
      R => SR(0)
    );
\fix_len_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_len(1),
      Q => fix_len_q(1),
      R => SR(0)
    );
\fix_len_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_len(2),
      Q => fix_len_q(2),
      R => SR(0)
    );
\fix_need_to_split_q_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
        port map (
      I0 => s_axi_arburst(1),
      I1 => s_axi_arburst(0),
      I2 => s_axi_arsize(2),
      I3 => s_axi_arsize(0),
      I4 => s_axi_arsize(1),
      O => fix_need_to_split
    );
fix_need_to_split_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_need_to_split,
      Q => fix_need_to_split_q,
      R => SR(0)
    );
\incr_need_to_split_q_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => s_axi_arburst(1),
      I1 => s_axi_arburst(0),
      I2 => \num_transactions_q[0]_i_1__0_n_0\,
      I3 => num_transactions(2),
      I4 => num_transactions(1),
      O => incr_need_to_split
    );
incr_need_to_split_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => incr_need_to_split,
      Q => incr_need_to_split_q,
      R => SR(0)
    );
\legal_wrap_len_q_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757FF57575757"
    )
        port map (
      I0 => s_axi_arsize(2),
      I1 => s_axi_arsize(0),
      I2 => s_axi_arsize(1),
      I3 => \legal_wrap_len_q_i_2__0_n_0\,
      I4 => \legal_wrap_len_q_i_3__0_n_0\,
      I5 => \legal_wrap_len_q_i_4__0_n_0\,
      O => \legal_wrap_len_q_i_1__0_n_0\
    );
\legal_wrap_len_q_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8F800"
    )
        port map (
      I0 => s_axi_arsize(0),
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(2),
      I3 => s_axi_arlen(6),
      I4 => s_axi_arlen(7),
      I5 => s_axi_arlen(5),
      O => \legal_wrap_len_q_i_2__0_n_0\
    );
\legal_wrap_len_q_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => s_axi_arlen(4),
      I1 => s_axi_arlen(3),
      I2 => s_axi_arsize(0),
      I3 => s_axi_arsize(1),
      O => \legal_wrap_len_q_i_3__0_n_0\
    );
\legal_wrap_len_q_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0111FFFF"
    )
        port map (
      I0 => s_axi_arlen(3),
      I1 => s_axi_arlen(2),
      I2 => s_axi_arsize(0),
      I3 => s_axi_arlen(1),
      I4 => s_axi_arsize(1),
      O => \legal_wrap_len_q_i_4__0_n_0\
    );
legal_wrap_len_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \legal_wrap_len_q_i_1__0_n_0\,
      Q => legal_wrap_len_q,
      R => SR(0)
    );
\m_axi_araddr[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAE2AA"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[0]\,
      I1 => access_is_wrap_q,
      I2 => masked_addr_q(0),
      I3 => split_ongoing,
      I4 => access_is_incr_q,
      O => m_axi_araddr(0)
    );
\m_axi_araddr[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(10),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(10),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      O => m_axi_araddr(10)
    );
\m_axi_araddr[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(11),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(11),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[11]\,
      O => m_axi_araddr(11)
    );
\m_axi_araddr[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(12),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(12),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      O => m_axi_araddr(12)
    );
\m_axi_araddr[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(13),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(13),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[13]\,
      O => m_axi_araddr(13)
    );
\m_axi_araddr[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(14),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(14),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[14]\,
      O => m_axi_araddr(14)
    );
\m_axi_araddr[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(15),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(15),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[15]\,
      O => m_axi_araddr(15)
    );
\m_axi_araddr[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(16),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(16),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[16]\,
      O => m_axi_araddr(16)
    );
\m_axi_araddr[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(17),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(17),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[17]\,
      O => m_axi_araddr(17)
    );
\m_axi_araddr[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(18),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(18),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[18]\,
      O => m_axi_araddr(18)
    );
\m_axi_araddr[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(19),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(19),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[19]\,
      O => m_axi_araddr(19)
    );
\m_axi_araddr[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAE2AA"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[1]\,
      I1 => access_is_wrap_q,
      I2 => masked_addr_q(1),
      I3 => split_ongoing,
      I4 => access_is_incr_q,
      O => m_axi_araddr(1)
    );
\m_axi_araddr[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(20),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(20),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[20]\,
      O => m_axi_araddr(20)
    );
\m_axi_araddr[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(21),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(21),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[21]\,
      O => m_axi_araddr(21)
    );
\m_axi_araddr[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(22),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(22),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[22]\,
      O => m_axi_araddr(22)
    );
\m_axi_araddr[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(23),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(23),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[23]\,
      O => m_axi_araddr(23)
    );
\m_axi_araddr[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(24),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(24),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[24]\,
      O => m_axi_araddr(24)
    );
\m_axi_araddr[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(25),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(25),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[25]\,
      O => m_axi_araddr(25)
    );
\m_axi_araddr[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(26),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(26),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[26]\,
      O => m_axi_araddr(26)
    );
\m_axi_araddr[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(27),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(27),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[27]\,
      O => m_axi_araddr(27)
    );
\m_axi_araddr[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(28),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(28),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[28]\,
      O => m_axi_araddr(28)
    );
\m_axi_araddr[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(29),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(29),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[29]\,
      O => m_axi_araddr(29)
    );
\m_axi_araddr[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAE2AA"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      I1 => access_is_wrap_q,
      I2 => masked_addr_q(2),
      I3 => split_ongoing,
      I4 => access_is_incr_q,
      O => m_axi_araddr(2)
    );
\m_axi_araddr[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(30),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(30),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[30]\,
      O => m_axi_araddr(30)
    );
\m_axi_araddr[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(31),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(31),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[31]\,
      O => m_axi_araddr(31)
    );
\m_axi_araddr[32]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(32),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(32),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[32]\,
      O => m_axi_araddr(32)
    );
\m_axi_araddr[33]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(33),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(33),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[33]\,
      O => m_axi_araddr(33)
    );
\m_axi_araddr[34]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(34),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(34),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[34]\,
      O => m_axi_araddr(34)
    );
\m_axi_araddr[35]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(35),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(35),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[35]\,
      O => m_axi_araddr(35)
    );
\m_axi_araddr[36]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(36),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(36),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[36]\,
      O => m_axi_araddr(36)
    );
\m_axi_araddr[37]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(37),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(37),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[37]\,
      O => m_axi_araddr(37)
    );
\m_axi_araddr[38]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(38),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(38),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[38]\,
      O => m_axi_araddr(38)
    );
\m_axi_araddr[39]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(39),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(39),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[39]\,
      O => m_axi_araddr(39)
    );
\m_axi_araddr[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAE2AA"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[3]\,
      I1 => access_is_wrap_q,
      I2 => masked_addr_q(3),
      I3 => split_ongoing,
      I4 => access_is_incr_q,
      O => m_axi_araddr(3)
    );
\m_axi_araddr[40]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(40),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(40),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[40]\,
      O => m_axi_araddr(40)
    );
\m_axi_araddr[41]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(41),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(41),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[41]\,
      O => m_axi_araddr(41)
    );
\m_axi_araddr[42]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(42),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(42),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[42]\,
      O => m_axi_araddr(42)
    );
\m_axi_araddr[43]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(43),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(43),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[43]\,
      O => m_axi_araddr(43)
    );
\m_axi_araddr[44]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(44),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(44),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[44]\,
      O => m_axi_araddr(44)
    );
\m_axi_araddr[45]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(45),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(45),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[45]\,
      O => m_axi_araddr(45)
    );
\m_axi_araddr[46]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(46),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(46),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[46]\,
      O => m_axi_araddr(46)
    );
\m_axi_araddr[47]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(47),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(47),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[47]\,
      O => m_axi_araddr(47)
    );
\m_axi_araddr[48]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(48),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(48),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[48]\,
      O => m_axi_araddr(48)
    );
\m_axi_araddr[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BF808F80BF80"
    )
        port map (
      I0 => next_mi_addr(4),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      I4 => access_is_wrap_q,
      I5 => masked_addr_q(4),
      O => m_axi_araddr(4)
    );
\m_axi_araddr[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BF808F80BF80"
    )
        port map (
      I0 => next_mi_addr(5),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      I4 => access_is_wrap_q,
      I5 => masked_addr_q(5),
      O => m_axi_araddr(5)
    );
\m_axi_araddr[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(6),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(6),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[6]\,
      O => m_axi_araddr(6)
    );
\m_axi_araddr[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(7),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(7),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[7]\,
      O => m_axi_araddr(7)
    );
\m_axi_araddr[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(8),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(8),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[8]\,
      O => m_axi_araddr(8)
    );
\m_axi_araddr[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(9),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(9),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[9]\,
      O => m_axi_araddr(9)
    );
\m_axi_arburst[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEFEE"
    )
        port map (
      I0 => S_AXI_ABURST_Q(0),
      I1 => access_is_fix_q,
      I2 => legal_wrap_len_q,
      I3 => access_is_wrap_q,
      I4 => access_fit_mi_side_q,
      O => m_axi_arburst(0)
    );
\m_axi_arburst[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2022"
    )
        port map (
      I0 => S_AXI_ABURST_Q(1),
      I1 => access_is_fix_q,
      I2 => legal_wrap_len_q,
      I3 => access_is_wrap_q,
      I4 => access_fit_mi_side_q,
      O => m_axi_arburst(1)
    );
\m_axi_arlock[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => S_AXI_ALOCK_Q(0),
      I1 => wrap_need_to_split_q,
      I2 => incr_need_to_split_q,
      I3 => fix_need_to_split_q,
      O => m_axi_arlock(0)
    );
\masked_addr_q[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(2),
      I3 => s_axi_arsize(0),
      I4 => s_axi_arlen(0),
      O => masked_addr(0)
    );
\masked_addr_q[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002AAAAAAA2AAA"
    )
        port map (
      I0 => s_axi_araddr(10),
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(0),
      I3 => s_axi_arlen(7),
      I4 => s_axi_arsize(2),
      I5 => \masked_addr_q[10]_i_2__0_n_0\,
      O => masked_addr(10)
    );
\masked_addr_q[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axi_arlen(3),
      I1 => s_axi_arlen(4),
      I2 => s_axi_arsize(1),
      I3 => s_axi_arlen(5),
      I4 => s_axi_arsize(0),
      I5 => s_axi_arlen(6),
      O => \masked_addr_q[10]_i_2__0_n_0\
    );
\masked_addr_q[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => s_axi_araddr(11),
      I1 => s_axi_arsize(2),
      I2 => \masked_addr_q[11]_i_2__0_n_0\,
      O => masked_addr(11)
    );
\masked_addr_q[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axi_arlen(4),
      I1 => s_axi_arlen(5),
      I2 => s_axi_arsize(1),
      I3 => s_axi_arlen(6),
      I4 => s_axi_arsize(0),
      I5 => s_axi_arlen(7),
      O => \masked_addr_q[11]_i_2__0_n_0\
    );
\masked_addr_q[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_araddr(12),
      I1 => \num_transactions_q[0]_i_1__0_n_0\,
      O => masked_addr(12)
    );
\masked_addr_q[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202AAAAAAAAAAAAA"
    )
        port map (
      I0 => s_axi_araddr(13),
      I1 => s_axi_arlen(6),
      I2 => s_axi_arsize(0),
      I3 => s_axi_arlen(7),
      I4 => s_axi_arsize(1),
      I5 => s_axi_arsize(2),
      O => masked_addr(13)
    );
\masked_addr_q[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => s_axi_araddr(14),
      I1 => s_axi_arsize(0),
      I2 => s_axi_arlen(7),
      I3 => s_axi_arsize(1),
      I4 => s_axi_arsize(2),
      O => masked_addr(14)
    );
\masked_addr_q[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000020202"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(2),
      I3 => s_axi_arlen(0),
      I4 => s_axi_arsize(0),
      I5 => s_axi_arlen(1),
      O => masked_addr(1)
    );
\masked_addr_q[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => \masked_addr_q[6]_i_2__0_n_0\,
      I2 => s_axi_arsize(2),
      O => masked_addr(2)
    );
\masked_addr_q[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => \masked_addr_q[7]_i_2__0_n_0\,
      I2 => s_axi_arsize(2),
      O => masked_addr(3)
    );
\masked_addr_q[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020202020202A2"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => \masked_addr_q[8]_i_3__0_n_0\,
      I2 => s_axi_arsize(2),
      I3 => s_axi_arsize(1),
      I4 => s_axi_arsize(0),
      I5 => s_axi_arlen(0),
      O => masked_addr(4)
    );
\masked_addr_q[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => cmd_mask_i(5),
      O => masked_addr(5)
    );
\masked_addr_q[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => s_axi_arsize(1),
      I1 => s_axi_arlen(1),
      I2 => s_axi_arsize(0),
      I3 => s_axi_arlen(0),
      I4 => s_axi_arsize(2),
      I5 => \masked_addr_q[9]_i_3__0_n_0\,
      O => cmd_mask_i(5)
    );
\masked_addr_q[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => \masked_addr_q[10]_i_2__0_n_0\,
      I2 => s_axi_arsize(2),
      I3 => \masked_addr_q[6]_i_2__0_n_0\,
      O => masked_addr(6)
    );
\masked_addr_q[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => s_axi_arlen(0),
      I1 => s_axi_arsize(1),
      I2 => s_axi_arlen(1),
      I3 => s_axi_arsize(0),
      I4 => s_axi_arlen(2),
      O => \masked_addr_q[6]_i_2__0_n_0\
    );
\masked_addr_q[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => s_axi_araddr(7),
      I1 => \masked_addr_q[11]_i_2__0_n_0\,
      I2 => s_axi_arsize(2),
      I3 => \masked_addr_q[7]_i_2__0_n_0\,
      O => masked_addr(7)
    );
\masked_addr_q[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axi_arlen(0),
      I1 => s_axi_arlen(1),
      I2 => s_axi_arsize(1),
      I3 => s_axi_arlen(2),
      I4 => s_axi_arsize(0),
      I5 => s_axi_arlen(3),
      O => \masked_addr_q[7]_i_2__0_n_0\
    );
\masked_addr_q[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => s_axi_araddr(8),
      I1 => \masked_addr_q[8]_i_2__0_n_0\,
      I2 => s_axi_arsize(2),
      I3 => \masked_addr_q[8]_i_3__0_n_0\,
      O => masked_addr(8)
    );
\masked_addr_q[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => s_axi_arlen(5),
      I1 => s_axi_arlen(6),
      I2 => s_axi_arsize(1),
      I3 => s_axi_arsize(0),
      I4 => s_axi_arlen(7),
      O => \masked_addr_q[8]_i_2__0_n_0\
    );
\masked_addr_q[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axi_arlen(1),
      I1 => s_axi_arlen(2),
      I2 => s_axi_arsize(1),
      I3 => s_axi_arlen(3),
      I4 => s_axi_arsize(0),
      I5 => s_axi_arlen(4),
      O => \masked_addr_q[8]_i_3__0_n_0\
    );
\masked_addr_q[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_araddr(9),
      I1 => \masked_addr_q[9]_i_2__0_n_0\,
      O => masked_addr(9)
    );
\masked_addr_q[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \masked_addr_q[9]_i_3__0_n_0\,
      I1 => s_axi_arsize(2),
      I2 => s_axi_arlen(7),
      I3 => s_axi_arsize(0),
      I4 => s_axi_arlen(6),
      I5 => s_axi_arsize(1),
      O => \masked_addr_q[9]_i_2__0_n_0\
    );
\masked_addr_q[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axi_arlen(2),
      I1 => s_axi_arlen(3),
      I2 => s_axi_arsize(1),
      I3 => s_axi_arlen(4),
      I4 => s_axi_arsize(0),
      I5 => s_axi_arlen(5),
      O => \masked_addr_q[9]_i_3__0_n_0\
    );
\masked_addr_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(0),
      Q => masked_addr_q(0),
      R => SR(0)
    );
\masked_addr_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(10),
      Q => masked_addr_q(10),
      R => SR(0)
    );
\masked_addr_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(11),
      Q => masked_addr_q(11),
      R => SR(0)
    );
\masked_addr_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(12),
      Q => masked_addr_q(12),
      R => SR(0)
    );
\masked_addr_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(13),
      Q => masked_addr_q(13),
      R => SR(0)
    );
\masked_addr_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(14),
      Q => masked_addr_q(14),
      R => SR(0)
    );
\masked_addr_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(15),
      Q => masked_addr_q(15),
      R => SR(0)
    );
\masked_addr_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(16),
      Q => masked_addr_q(16),
      R => SR(0)
    );
\masked_addr_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(17),
      Q => masked_addr_q(17),
      R => SR(0)
    );
\masked_addr_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(18),
      Q => masked_addr_q(18),
      R => SR(0)
    );
\masked_addr_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(19),
      Q => masked_addr_q(19),
      R => SR(0)
    );
\masked_addr_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(1),
      Q => masked_addr_q(1),
      R => SR(0)
    );
\masked_addr_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(20),
      Q => masked_addr_q(20),
      R => SR(0)
    );
\masked_addr_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(21),
      Q => masked_addr_q(21),
      R => SR(0)
    );
\masked_addr_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(22),
      Q => masked_addr_q(22),
      R => SR(0)
    );
\masked_addr_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(23),
      Q => masked_addr_q(23),
      R => SR(0)
    );
\masked_addr_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(24),
      Q => masked_addr_q(24),
      R => SR(0)
    );
\masked_addr_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(25),
      Q => masked_addr_q(25),
      R => SR(0)
    );
\masked_addr_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(26),
      Q => masked_addr_q(26),
      R => SR(0)
    );
\masked_addr_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(27),
      Q => masked_addr_q(27),
      R => SR(0)
    );
\masked_addr_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(28),
      Q => masked_addr_q(28),
      R => SR(0)
    );
\masked_addr_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(29),
      Q => masked_addr_q(29),
      R => SR(0)
    );
\masked_addr_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(2),
      Q => masked_addr_q(2),
      R => SR(0)
    );
\masked_addr_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(30),
      Q => masked_addr_q(30),
      R => SR(0)
    );
\masked_addr_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(31),
      Q => masked_addr_q(31),
      R => SR(0)
    );
\masked_addr_q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(32),
      Q => masked_addr_q(32),
      R => SR(0)
    );
\masked_addr_q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(33),
      Q => masked_addr_q(33),
      R => SR(0)
    );
\masked_addr_q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(34),
      Q => masked_addr_q(34),
      R => SR(0)
    );
\masked_addr_q_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(35),
      Q => masked_addr_q(35),
      R => SR(0)
    );
\masked_addr_q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(36),
      Q => masked_addr_q(36),
      R => SR(0)
    );
\masked_addr_q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(37),
      Q => masked_addr_q(37),
      R => SR(0)
    );
\masked_addr_q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(38),
      Q => masked_addr_q(38),
      R => SR(0)
    );
\masked_addr_q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(39),
      Q => masked_addr_q(39),
      R => SR(0)
    );
\masked_addr_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(3),
      Q => masked_addr_q(3),
      R => SR(0)
    );
\masked_addr_q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(40),
      Q => masked_addr_q(40),
      R => SR(0)
    );
\masked_addr_q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(41),
      Q => masked_addr_q(41),
      R => SR(0)
    );
\masked_addr_q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(42),
      Q => masked_addr_q(42),
      R => SR(0)
    );
\masked_addr_q_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(43),
      Q => masked_addr_q(43),
      R => SR(0)
    );
\masked_addr_q_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(44),
      Q => masked_addr_q(44),
      R => SR(0)
    );
\masked_addr_q_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(45),
      Q => masked_addr_q(45),
      R => SR(0)
    );
\masked_addr_q_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(46),
      Q => masked_addr_q(46),
      R => SR(0)
    );
\masked_addr_q_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(47),
      Q => masked_addr_q(47),
      R => SR(0)
    );
\masked_addr_q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => s_axi_araddr(48),
      Q => masked_addr_q(48),
      R => SR(0)
    );
\masked_addr_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(4),
      Q => masked_addr_q(4),
      R => SR(0)
    );
\masked_addr_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(5),
      Q => masked_addr_q(5),
      R => SR(0)
    );
\masked_addr_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(6),
      Q => masked_addr_q(6),
      R => SR(0)
    );
\masked_addr_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(7),
      Q => masked_addr_q(7),
      R => SR(0)
    );
\masked_addr_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(8),
      Q => masked_addr_q(8),
      R => SR(0)
    );
\masked_addr_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(9),
      Q => masked_addr_q(9),
      R => SR(0)
    );
next_mi_addr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => next_mi_addr0_carry_n_0,
      CO(6) => next_mi_addr0_carry_n_1,
      CO(5) => next_mi_addr0_carry_n_2,
      CO(4) => next_mi_addr0_carry_n_3,
      CO(3) => next_mi_addr0_carry_n_4,
      CO(2) => next_mi_addr0_carry_n_5,
      CO(1) => next_mi_addr0_carry_n_6,
      CO(0) => next_mi_addr0_carry_n_7,
      DI(7 downto 2) => B"000000",
      DI(1) => \next_mi_addr0_carry_i_1__0_n_0\,
      DI(0) => '0',
      O(7) => next_mi_addr0_carry_n_8,
      O(6) => next_mi_addr0_carry_n_9,
      O(5) => next_mi_addr0_carry_n_10,
      O(4) => next_mi_addr0_carry_n_11,
      O(3) => next_mi_addr0_carry_n_12,
      O(2) => next_mi_addr0_carry_n_13,
      O(1) => next_mi_addr0_carry_n_14,
      O(0) => next_mi_addr0_carry_n_15,
      S(7) => \next_mi_addr0_carry_i_2__0_n_0\,
      S(6) => \next_mi_addr0_carry_i_3__0_n_0\,
      S(5) => \next_mi_addr0_carry_i_4__0_n_0\,
      S(4) => \next_mi_addr0_carry_i_5__0_n_0\,
      S(3) => \next_mi_addr0_carry_i_6__0_n_0\,
      S(2) => \next_mi_addr0_carry_i_7__0_n_0\,
      S(1) => \next_mi_addr0_carry_i_8__0_n_0\,
      S(0) => \next_mi_addr0_carry_i_9__0_n_0\
    );
\next_mi_addr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => next_mi_addr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \next_mi_addr0_carry__0_n_0\,
      CO(6) => \next_mi_addr0_carry__0_n_1\,
      CO(5) => \next_mi_addr0_carry__0_n_2\,
      CO(4) => \next_mi_addr0_carry__0_n_3\,
      CO(3) => \next_mi_addr0_carry__0_n_4\,
      CO(2) => \next_mi_addr0_carry__0_n_5\,
      CO(1) => \next_mi_addr0_carry__0_n_6\,
      CO(0) => \next_mi_addr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \next_mi_addr0_carry__0_n_8\,
      O(6) => \next_mi_addr0_carry__0_n_9\,
      O(5) => \next_mi_addr0_carry__0_n_10\,
      O(4) => \next_mi_addr0_carry__0_n_11\,
      O(3) => \next_mi_addr0_carry__0_n_12\,
      O(2) => \next_mi_addr0_carry__0_n_13\,
      O(1) => \next_mi_addr0_carry__0_n_14\,
      O(0) => \next_mi_addr0_carry__0_n_15\,
      S(7) => \next_mi_addr0_carry__0_i_1__0_n_0\,
      S(6) => \next_mi_addr0_carry__0_i_2__0_n_0\,
      S(5) => \next_mi_addr0_carry__0_i_3__0_n_0\,
      S(4) => \next_mi_addr0_carry__0_i_4__0_n_0\,
      S(3) => \next_mi_addr0_carry__0_i_5__0_n_0\,
      S(2) => \next_mi_addr0_carry__0_i_6__0_n_0\,
      S(1) => \next_mi_addr0_carry__0_i_7__0_n_0\,
      S(0) => \next_mi_addr0_carry__0_i_8__0_n_0\
    );
\next_mi_addr0_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[26]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(26),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(26),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__0_i_1__0_n_0\
    );
\next_mi_addr0_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[25]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(25),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(25),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__0_i_2__0_n_0\
    );
\next_mi_addr0_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[24]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(24),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(24),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__0_i_3__0_n_0\
    );
\next_mi_addr0_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[23]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(23),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(23),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__0_i_4__0_n_0\
    );
\next_mi_addr0_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[22]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(22),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(22),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__0_i_5__0_n_0\
    );
\next_mi_addr0_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[21]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(21),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(21),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__0_i_6__0_n_0\
    );
\next_mi_addr0_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[20]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(20),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(20),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__0_i_7__0_n_0\
    );
\next_mi_addr0_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[19]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(19),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(19),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__0_i_8__0_n_0\
    );
\next_mi_addr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \next_mi_addr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \next_mi_addr0_carry__1_n_0\,
      CO(6) => \next_mi_addr0_carry__1_n_1\,
      CO(5) => \next_mi_addr0_carry__1_n_2\,
      CO(4) => \next_mi_addr0_carry__1_n_3\,
      CO(3) => \next_mi_addr0_carry__1_n_4\,
      CO(2) => \next_mi_addr0_carry__1_n_5\,
      CO(1) => \next_mi_addr0_carry__1_n_6\,
      CO(0) => \next_mi_addr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \next_mi_addr0_carry__1_n_8\,
      O(6) => \next_mi_addr0_carry__1_n_9\,
      O(5) => \next_mi_addr0_carry__1_n_10\,
      O(4) => \next_mi_addr0_carry__1_n_11\,
      O(3) => \next_mi_addr0_carry__1_n_12\,
      O(2) => \next_mi_addr0_carry__1_n_13\,
      O(1) => \next_mi_addr0_carry__1_n_14\,
      O(0) => \next_mi_addr0_carry__1_n_15\,
      S(7) => \next_mi_addr0_carry__1_i_1__0_n_0\,
      S(6) => \next_mi_addr0_carry__1_i_2__0_n_0\,
      S(5) => \next_mi_addr0_carry__1_i_3__0_n_0\,
      S(4) => \next_mi_addr0_carry__1_i_4__0_n_0\,
      S(3) => \next_mi_addr0_carry__1_i_5__0_n_0\,
      S(2) => \next_mi_addr0_carry__1_i_6__0_n_0\,
      S(1) => \next_mi_addr0_carry__1_i_7__0_n_0\,
      S(0) => \next_mi_addr0_carry__1_i_8__0_n_0\
    );
\next_mi_addr0_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[34]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(34),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(34),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__1_i_1__0_n_0\
    );
\next_mi_addr0_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[33]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(33),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(33),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__1_i_2__0_n_0\
    );
\next_mi_addr0_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[32]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(32),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(32),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__1_i_3__0_n_0\
    );
\next_mi_addr0_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[31]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(31),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(31),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__1_i_4__0_n_0\
    );
\next_mi_addr0_carry__1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[30]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(30),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(30),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__1_i_5__0_n_0\
    );
\next_mi_addr0_carry__1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[29]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(29),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(29),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__1_i_6__0_n_0\
    );
\next_mi_addr0_carry__1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[28]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(28),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(28),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__1_i_7__0_n_0\
    );
\next_mi_addr0_carry__1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[27]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(27),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(27),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__1_i_8__0_n_0\
    );
\next_mi_addr0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \next_mi_addr0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \next_mi_addr0_carry__2_n_0\,
      CO(6) => \next_mi_addr0_carry__2_n_1\,
      CO(5) => \next_mi_addr0_carry__2_n_2\,
      CO(4) => \next_mi_addr0_carry__2_n_3\,
      CO(3) => \next_mi_addr0_carry__2_n_4\,
      CO(2) => \next_mi_addr0_carry__2_n_5\,
      CO(1) => \next_mi_addr0_carry__2_n_6\,
      CO(0) => \next_mi_addr0_carry__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \next_mi_addr0_carry__2_n_8\,
      O(6) => \next_mi_addr0_carry__2_n_9\,
      O(5) => \next_mi_addr0_carry__2_n_10\,
      O(4) => \next_mi_addr0_carry__2_n_11\,
      O(3) => \next_mi_addr0_carry__2_n_12\,
      O(2) => \next_mi_addr0_carry__2_n_13\,
      O(1) => \next_mi_addr0_carry__2_n_14\,
      O(0) => \next_mi_addr0_carry__2_n_15\,
      S(7) => \next_mi_addr0_carry__2_i_1__0_n_0\,
      S(6) => \next_mi_addr0_carry__2_i_2__0_n_0\,
      S(5) => \next_mi_addr0_carry__2_i_3__0_n_0\,
      S(4) => \next_mi_addr0_carry__2_i_4__0_n_0\,
      S(3) => \next_mi_addr0_carry__2_i_5__0_n_0\,
      S(2) => \next_mi_addr0_carry__2_i_6__0_n_0\,
      S(1) => \next_mi_addr0_carry__2_i_7__0_n_0\,
      S(0) => \next_mi_addr0_carry__2_i_8__0_n_0\
    );
\next_mi_addr0_carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[42]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(42),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(42),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__2_i_1__0_n_0\
    );
\next_mi_addr0_carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[41]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(41),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(41),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__2_i_2__0_n_0\
    );
\next_mi_addr0_carry__2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[40]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(40),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(40),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__2_i_3__0_n_0\
    );
\next_mi_addr0_carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[39]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(39),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(39),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__2_i_4__0_n_0\
    );
\next_mi_addr0_carry__2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[38]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(38),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(38),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__2_i_5__0_n_0\
    );
\next_mi_addr0_carry__2_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[37]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(37),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(37),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__2_i_6__0_n_0\
    );
\next_mi_addr0_carry__2_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[36]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(36),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(36),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__2_i_7__0_n_0\
    );
\next_mi_addr0_carry__2_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[35]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(35),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(35),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__2_i_8__0_n_0\
    );
\next_mi_addr0_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \next_mi_addr0_carry__2_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_next_mi_addr0_carry__3_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \next_mi_addr0_carry__3_n_3\,
      CO(3) => \next_mi_addr0_carry__3_n_4\,
      CO(2) => \next_mi_addr0_carry__3_n_5\,
      CO(1) => \next_mi_addr0_carry__3_n_6\,
      CO(0) => \next_mi_addr0_carry__3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_next_mi_addr0_carry__3_O_UNCONNECTED\(7 downto 6),
      O(5) => \next_mi_addr0_carry__3_n_10\,
      O(4) => \next_mi_addr0_carry__3_n_11\,
      O(3) => \next_mi_addr0_carry__3_n_12\,
      O(2) => \next_mi_addr0_carry__3_n_13\,
      O(1) => \next_mi_addr0_carry__3_n_14\,
      O(0) => \next_mi_addr0_carry__3_n_15\,
      S(7 downto 6) => B"00",
      S(5) => \next_mi_addr0_carry__3_i_1__0_n_0\,
      S(4) => \next_mi_addr0_carry__3_i_2__0_n_0\,
      S(3) => \next_mi_addr0_carry__3_i_3__0_n_0\,
      S(2) => \next_mi_addr0_carry__3_i_4__0_n_0\,
      S(1) => \next_mi_addr0_carry__3_i_5__0_n_0\,
      S(0) => \next_mi_addr0_carry__3_i_6__0_n_0\
    );
\next_mi_addr0_carry__3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[48]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(48),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(48),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__3_i_1__0_n_0\
    );
\next_mi_addr0_carry__3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[47]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(47),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(47),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__3_i_2__0_n_0\
    );
\next_mi_addr0_carry__3_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[46]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(46),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(46),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__3_i_3__0_n_0\
    );
\next_mi_addr0_carry__3_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[45]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(45),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(45),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__3_i_4__0_n_0\
    );
\next_mi_addr0_carry__3_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[44]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(44),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(44),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__3_i_5__0_n_0\
    );
\next_mi_addr0_carry__3_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[43]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(43),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(43),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry__3_i_6__0_n_0\
    );
\next_mi_addr0_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(12),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(12),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry_i_1__0_n_0\
    );
\next_mi_addr0_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[18]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(18),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(18),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry_i_2__0_n_0\
    );
\next_mi_addr0_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[17]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(17),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(17),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry_i_3__0_n_0\
    );
\next_mi_addr0_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[16]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(16),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(16),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry_i_4__0_n_0\
    );
\next_mi_addr0_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[15]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(15),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(15),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry_i_5__0_n_0\
    );
\next_mi_addr0_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[14]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(14),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(14),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry_i_6__0_n_0\
    );
\next_mi_addr0_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[13]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(13),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(13),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry_i_7__0_n_0\
    );
\next_mi_addr0_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757F7575757F7F7F"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[48]\,
      I1 => next_mi_addr(12),
      I2 => cmd_queue_n_553,
      I3 => masked_addr_q(12),
      I4 => cmd_queue_n_552,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      O => \next_mi_addr0_carry_i_8__0_n_0\
    );
\next_mi_addr0_carry_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[11]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(11),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(11),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr0_carry_i_9__0_n_0\
    );
\next_mi_addr[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(10),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(10),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr[10]_i_1__0_n_0\
    );
\next_mi_addr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A8000008A80"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[4]\,
      I1 => masked_addr_q(4),
      I2 => cmd_queue_n_552,
      I3 => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      I4 => cmd_queue_n_553,
      I5 => next_mi_addr(4),
      O => pre_mi_addr(4)
    );
\next_mi_addr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A8000008A80"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[5]\,
      I1 => masked_addr_q(5),
      I2 => cmd_queue_n_552,
      I3 => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      I4 => cmd_queue_n_553,
      I5 => next_mi_addr(5),
      O => pre_mi_addr(5)
    );
\next_mi_addr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[6]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[6]\,
      I2 => cmd_queue_n_552,
      I3 => masked_addr_q(6),
      I4 => cmd_queue_n_553,
      I5 => next_mi_addr(6),
      O => pre_mi_addr(6)
    );
\next_mi_addr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[7]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(7),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(7),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr[7]_i_1__0_n_0\
    );
\next_mi_addr[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[8]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(8),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(8),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr[8]_i_1__0_n_0\
    );
\next_mi_addr[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[9]\,
      I1 => cmd_queue_n_552,
      I2 => masked_addr_q(9),
      I3 => cmd_queue_n_553,
      I4 => next_mi_addr(9),
      I5 => \split_addr_mask_q_reg_n_0_[48]\,
      O => \next_mi_addr[9]_i_1__0_n_0\
    );
\next_mi_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr[10]_i_1__0_n_0\,
      Q => next_mi_addr(10),
      R => SR(0)
    );
\next_mi_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_15,
      Q => next_mi_addr(11),
      R => SR(0)
    );
\next_mi_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_14,
      Q => next_mi_addr(12),
      R => SR(0)
    );
\next_mi_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_13,
      Q => next_mi_addr(13),
      R => SR(0)
    );
\next_mi_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_12,
      Q => next_mi_addr(14),
      R => SR(0)
    );
\next_mi_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_11,
      Q => next_mi_addr(15),
      R => SR(0)
    );
\next_mi_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_10,
      Q => next_mi_addr(16),
      R => SR(0)
    );
\next_mi_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_9,
      Q => next_mi_addr(17),
      R => SR(0)
    );
\next_mi_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_8,
      Q => next_mi_addr(18),
      R => SR(0)
    );
\next_mi_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_15\,
      Q => next_mi_addr(19),
      R => SR(0)
    );
\next_mi_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_14\,
      Q => next_mi_addr(20),
      R => SR(0)
    );
\next_mi_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_13\,
      Q => next_mi_addr(21),
      R => SR(0)
    );
\next_mi_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_12\,
      Q => next_mi_addr(22),
      R => SR(0)
    );
\next_mi_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_11\,
      Q => next_mi_addr(23),
      R => SR(0)
    );
\next_mi_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_10\,
      Q => next_mi_addr(24),
      R => SR(0)
    );
\next_mi_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_9\,
      Q => next_mi_addr(25),
      R => SR(0)
    );
\next_mi_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_8\,
      Q => next_mi_addr(26),
      R => SR(0)
    );
\next_mi_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_15\,
      Q => next_mi_addr(27),
      R => SR(0)
    );
\next_mi_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_14\,
      Q => next_mi_addr(28),
      R => SR(0)
    );
\next_mi_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_13\,
      Q => next_mi_addr(29),
      R => SR(0)
    );
\next_mi_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_12\,
      Q => next_mi_addr(30),
      R => SR(0)
    );
\next_mi_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_11\,
      Q => next_mi_addr(31),
      R => SR(0)
    );
\next_mi_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_10\,
      Q => next_mi_addr(32),
      R => SR(0)
    );
\next_mi_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_9\,
      Q => next_mi_addr(33),
      R => SR(0)
    );
\next_mi_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_8\,
      Q => next_mi_addr(34),
      R => SR(0)
    );
\next_mi_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__2_n_15\,
      Q => next_mi_addr(35),
      R => SR(0)
    );
\next_mi_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__2_n_14\,
      Q => next_mi_addr(36),
      R => SR(0)
    );
\next_mi_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__2_n_13\,
      Q => next_mi_addr(37),
      R => SR(0)
    );
\next_mi_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__2_n_12\,
      Q => next_mi_addr(38),
      R => SR(0)
    );
\next_mi_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__2_n_11\,
      Q => next_mi_addr(39),
      R => SR(0)
    );
\next_mi_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__2_n_10\,
      Q => next_mi_addr(40),
      R => SR(0)
    );
\next_mi_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__2_n_9\,
      Q => next_mi_addr(41),
      R => SR(0)
    );
\next_mi_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__2_n_8\,
      Q => next_mi_addr(42),
      R => SR(0)
    );
\next_mi_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__3_n_15\,
      Q => next_mi_addr(43),
      R => SR(0)
    );
\next_mi_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__3_n_14\,
      Q => next_mi_addr(44),
      R => SR(0)
    );
\next_mi_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__3_n_13\,
      Q => next_mi_addr(45),
      R => SR(0)
    );
\next_mi_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__3_n_12\,
      Q => next_mi_addr(46),
      R => SR(0)
    );
\next_mi_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__3_n_11\,
      Q => next_mi_addr(47),
      R => SR(0)
    );
\next_mi_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__3_n_10\,
      Q => next_mi_addr(48),
      R => SR(0)
    );
\next_mi_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => pre_mi_addr(4),
      Q => next_mi_addr(4),
      R => SR(0)
    );
\next_mi_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => pre_mi_addr(5),
      Q => next_mi_addr(5),
      R => SR(0)
    );
\next_mi_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => pre_mi_addr(6),
      Q => next_mi_addr(6),
      R => SR(0)
    );
\next_mi_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr[7]_i_1__0_n_0\,
      Q => next_mi_addr(7),
      R => SR(0)
    );
\next_mi_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr[8]_i_1__0_n_0\,
      Q => next_mi_addr(8),
      R => SR(0)
    );
\next_mi_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr[9]_i_1__0_n_0\,
      Q => next_mi_addr(9),
      R => SR(0)
    );
\num_transactions_q[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => s_axi_arlen(7),
      I1 => s_axi_arsize(0),
      I2 => s_axi_arsize(1),
      I3 => s_axi_arlen(6),
      I4 => s_axi_arlen(5),
      I5 => s_axi_arsize(2),
      O => \num_transactions_q[0]_i_1__0_n_0\
    );
\num_transactions_q[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800080"
    )
        port map (
      I0 => s_axi_arsize(2),
      I1 => s_axi_arsize(1),
      I2 => s_axi_arlen(7),
      I3 => s_axi_arsize(0),
      I4 => s_axi_arlen(6),
      O => num_transactions(1)
    );
\num_transactions_q[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_arsize(2),
      I1 => s_axi_arsize(1),
      I2 => s_axi_arlen(7),
      I3 => s_axi_arsize(0),
      O => num_transactions(2)
    );
\num_transactions_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \num_transactions_q[0]_i_1__0_n_0\,
      Q => num_transactions_q(0),
      R => SR(0)
    );
\num_transactions_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => num_transactions(1),
      Q => num_transactions_q(1),
      R => SR(0)
    );
\num_transactions_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => num_transactions(2),
      Q => num_transactions_q(2),
      R => SR(0)
    );
\pushed_commands[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pushed_commands_reg(0),
      O => \p_0_in__0\(0)
    );
\pushed_commands[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pushed_commands_reg(1),
      I1 => pushed_commands_reg(0),
      O => \p_0_in__0\(1)
    );
\pushed_commands[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pushed_commands_reg(2),
      I1 => pushed_commands_reg(0),
      I2 => pushed_commands_reg(1),
      O => \p_0_in__0\(2)
    );
\pushed_commands[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => pushed_commands_reg(3),
      I1 => pushed_commands_reg(1),
      I2 => pushed_commands_reg(0),
      I3 => pushed_commands_reg(2),
      O => \p_0_in__0\(3)
    );
\pushed_commands[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => pushed_commands_reg(4),
      I1 => pushed_commands_reg(3),
      I2 => pushed_commands_reg(2),
      I3 => pushed_commands_reg(0),
      I4 => pushed_commands_reg(1),
      O => \p_0_in__0\(4)
    );
\pushed_commands[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => pushed_commands_reg(5),
      I1 => pushed_commands_reg(1),
      I2 => pushed_commands_reg(0),
      I3 => pushed_commands_reg(2),
      I4 => pushed_commands_reg(3),
      I5 => pushed_commands_reg(4),
      O => \p_0_in__0\(5)
    );
\pushed_commands[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pushed_commands_reg(6),
      I1 => \pushed_commands[7]_i_3__0_n_0\,
      O => \p_0_in__0\(6)
    );
\pushed_commands[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axi_aready_i_reg_0\,
      I1 => \out\,
      O => \pushed_commands[7]_i_1__0_n_0\
    );
\pushed_commands[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pushed_commands_reg(7),
      I1 => \pushed_commands[7]_i_3__0_n_0\,
      I2 => pushed_commands_reg(6),
      O => \p_0_in__0\(7)
    );
\pushed_commands[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pushed_commands_reg(5),
      I1 => pushed_commands_reg(1),
      I2 => pushed_commands_reg(0),
      I3 => pushed_commands_reg(2),
      I4 => pushed_commands_reg(3),
      I5 => pushed_commands_reg(4),
      O => \pushed_commands[7]_i_3__0_n_0\
    );
\pushed_commands_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \p_0_in__0\(0),
      Q => pushed_commands_reg(0),
      R => \pushed_commands[7]_i_1__0_n_0\
    );
\pushed_commands_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \p_0_in__0\(1),
      Q => pushed_commands_reg(1),
      R => \pushed_commands[7]_i_1__0_n_0\
    );
\pushed_commands_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \p_0_in__0\(2),
      Q => pushed_commands_reg(2),
      R => \pushed_commands[7]_i_1__0_n_0\
    );
\pushed_commands_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \p_0_in__0\(3),
      Q => pushed_commands_reg(3),
      R => \pushed_commands[7]_i_1__0_n_0\
    );
\pushed_commands_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \p_0_in__0\(4),
      Q => pushed_commands_reg(4),
      R => \pushed_commands[7]_i_1__0_n_0\
    );
\pushed_commands_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \p_0_in__0\(5),
      Q => pushed_commands_reg(5),
      R => \pushed_commands[7]_i_1__0_n_0\
    );
\pushed_commands_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \p_0_in__0\(6),
      Q => pushed_commands_reg(6),
      R => \pushed_commands[7]_i_1__0_n_0\
    );
\pushed_commands_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => \p_0_in__0\(7),
      Q => pushed_commands_reg(7),
      R => \pushed_commands[7]_i_1__0_n_0\
    );
\queue_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cmd_push,
      D => S_AXI_AID_Q(0),
      Q => \^s_axi_rid\(0),
      R => SR(0)
    );
\queue_id_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cmd_push,
      D => S_AXI_AID_Q(1),
      Q => \^s_axi_rid\(1),
      R => SR(0)
    );
\queue_id_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => cmd_push,
      D => S_AXI_AID_Q(2),
      Q => \^s_axi_rid\(2),
      R => SR(0)
    );
\si_full_size_q_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_arsize(2),
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(0),
      O => si_full_size
    );
si_full_size_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => si_full_size,
      Q => si_full_size_q,
      R => SR(0)
    );
\split_addr_mask_q[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_arsize(2),
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(0),
      O => split_addr_mask(0)
    );
\split_addr_mask_q[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_arsize(1),
      I1 => s_axi_arsize(2),
      O => split_addr_mask(1)
    );
\split_addr_mask_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => s_axi_arsize(0),
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(2),
      O => split_addr_mask(2)
    );
\split_addr_mask_q[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_arsize(2),
      O => split_addr_mask(3)
    );
\split_addr_mask_q[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => s_axi_arsize(1),
      I1 => s_axi_arsize(0),
      I2 => s_axi_arsize(2),
      O => \split_addr_mask_q[4]_i_1__0_n_0\
    );
\split_addr_mask_q[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axi_arsize(2),
      I1 => s_axi_arsize(1),
      O => split_addr_mask(5)
    );
\split_addr_mask_q[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => s_axi_arsize(0),
      I1 => s_axi_arsize(2),
      I2 => s_axi_arsize(1),
      O => split_addr_mask(6)
    );
\split_addr_mask_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(0),
      Q => \split_addr_mask_q_reg_n_0_[0]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(1),
      Q => \split_addr_mask_q_reg_n_0_[1]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(2),
      Q => \split_addr_mask_q_reg_n_0_[2]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(3),
      Q => \split_addr_mask_q_reg_n_0_[3]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => '1',
      Q => \split_addr_mask_q_reg_n_0_[48]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[4]_i_1__0_n_0\,
      Q => \split_addr_mask_q_reg_n_0_[4]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(5),
      Q => \split_addr_mask_q_reg_n_0_[5]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(6),
      Q => \split_addr_mask_q_reg_n_0_[6]\,
      R => SR(0)
    );
split_ongoing_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => pushed_new_cmd,
      D => cmd_split_i,
      Q => split_ongoing,
      R => SR(0)
    );
\unalignment_addr_q[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_arsize(2),
      I2 => s_axi_arsize(0),
      I3 => s_axi_arsize(1),
      O => unalignment_addr(0)
    );
\unalignment_addr_q[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => s_axi_arsize(2),
      I2 => s_axi_arsize(1),
      O => unalignment_addr(1)
    );
\unalignment_addr_q[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => s_axi_arsize(0),
      I2 => s_axi_arsize(2),
      I3 => s_axi_arsize(1),
      O => unalignment_addr(2)
    );
\unalignment_addr_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(0),
      Q => unalignment_addr_q(0),
      R => SR(0)
    );
\unalignment_addr_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(1),
      Q => unalignment_addr_q(1),
      R => SR(0)
    );
\unalignment_addr_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(2),
      Q => unalignment_addr_q(2),
      R => SR(0)
    );
\wrap_need_to_split_q_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => wrap_need_to_split_q_i_2_n_0,
      I1 => \wrap_need_to_split_q_i_3__0_n_0\,
      I2 => s_axi_arburst(1),
      I3 => s_axi_arburst(0),
      I4 => \legal_wrap_len_q_i_1__0_n_0\,
      O => wrap_need_to_split
    );
wrap_need_to_split_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => cmd_mask_i(4),
      I2 => s_axi_araddr(5),
      I3 => cmd_mask_i(5),
      I4 => wrap_unaligned_len(2),
      I5 => wrap_unaligned_len(3),
      O => wrap_need_to_split_q_i_2_n_0
    );
\wrap_need_to_split_q_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => s_axi_araddr(10),
      I1 => \wrap_need_to_split_q_i_4__0_n_0\,
      I2 => wrap_unaligned_len(7),
      I3 => wrap_unaligned_len(4),
      I4 => s_axi_araddr(9),
      I5 => \masked_addr_q[9]_i_2__0_n_0\,
      O => \wrap_need_to_split_q_i_3__0_n_0\
    );
\wrap_need_to_split_q_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => \masked_addr_q[10]_i_2__0_n_0\,
      I1 => s_axi_arsize(2),
      I2 => s_axi_arlen(7),
      I3 => s_axi_arsize(0),
      I4 => s_axi_arsize(1),
      O => \wrap_need_to_split_q_i_4__0_n_0\
    );
wrap_need_to_split_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_need_to_split,
      Q => wrap_need_to_split_q,
      R => SR(0)
    );
\wrap_rest_len[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wrap_unaligned_len_q(0),
      O => wrap_rest_len0(0)
    );
\wrap_rest_len[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wrap_unaligned_len_q(1),
      I1 => wrap_unaligned_len_q(0),
      O => \wrap_rest_len[1]_i_1__0_n_0\
    );
\wrap_rest_len[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => wrap_unaligned_len_q(2),
      I1 => wrap_unaligned_len_q(0),
      I2 => wrap_unaligned_len_q(1),
      O => wrap_rest_len0(2)
    );
\wrap_rest_len[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => wrap_unaligned_len_q(3),
      I1 => wrap_unaligned_len_q(2),
      I2 => wrap_unaligned_len_q(1),
      I3 => wrap_unaligned_len_q(0),
      O => wrap_rest_len0(3)
    );
\wrap_rest_len[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => wrap_unaligned_len_q(4),
      I1 => wrap_unaligned_len_q(3),
      I2 => wrap_unaligned_len_q(0),
      I3 => wrap_unaligned_len_q(1),
      I4 => wrap_unaligned_len_q(2),
      O => wrap_rest_len0(4)
    );
\wrap_rest_len[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => wrap_unaligned_len_q(5),
      I1 => wrap_unaligned_len_q(4),
      I2 => wrap_unaligned_len_q(2),
      I3 => wrap_unaligned_len_q(1),
      I4 => wrap_unaligned_len_q(0),
      I5 => wrap_unaligned_len_q(3),
      O => wrap_rest_len0(5)
    );
\wrap_rest_len[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wrap_unaligned_len_q(6),
      I1 => \wrap_rest_len[7]_i_2__0_n_0\,
      O => wrap_rest_len0(6)
    );
\wrap_rest_len[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => wrap_unaligned_len_q(7),
      I1 => wrap_unaligned_len_q(6),
      I2 => \wrap_rest_len[7]_i_2__0_n_0\,
      O => wrap_rest_len0(7)
    );
\wrap_rest_len[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wrap_unaligned_len_q(4),
      I1 => wrap_unaligned_len_q(2),
      I2 => wrap_unaligned_len_q(1),
      I3 => wrap_unaligned_len_q(0),
      I4 => wrap_unaligned_len_q(3),
      I5 => wrap_unaligned_len_q(5),
      O => \wrap_rest_len[7]_i_2__0_n_0\
    );
\wrap_rest_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrap_rest_len0(0),
      Q => wrap_rest_len(0),
      R => SR(0)
    );
\wrap_rest_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wrap_rest_len[1]_i_1__0_n_0\,
      Q => wrap_rest_len(1),
      R => SR(0)
    );
\wrap_rest_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrap_rest_len0(2),
      Q => wrap_rest_len(2),
      R => SR(0)
    );
\wrap_rest_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrap_rest_len0(3),
      Q => wrap_rest_len(3),
      R => SR(0)
    );
\wrap_rest_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrap_rest_len0(4),
      Q => wrap_rest_len(4),
      R => SR(0)
    );
\wrap_rest_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrap_rest_len0(5),
      Q => wrap_rest_len(5),
      R => SR(0)
    );
\wrap_rest_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrap_rest_len0(6),
      Q => wrap_rest_len(6),
      R => SR(0)
    );
\wrap_rest_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => wrap_rest_len0(7),
      Q => wrap_rest_len(7),
      R => SR(0)
    );
\wrap_unaligned_len_q[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A808"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => \masked_addr_q[8]_i_3__0_n_0\,
      I2 => s_axi_arsize(2),
      I3 => s_axi_arsize(1),
      I4 => s_axi_arsize(0),
      I5 => s_axi_arlen(0),
      O => wrap_unaligned_len(0)
    );
\wrap_unaligned_len_q[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => cmd_mask_i(5),
      O => wrap_unaligned_len(1)
    );
\wrap_unaligned_len_q[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => \masked_addr_q[10]_i_2__0_n_0\,
      I2 => s_axi_arsize(2),
      I3 => \masked_addr_q[6]_i_2__0_n_0\,
      O => wrap_unaligned_len(2)
    );
\wrap_unaligned_len_q[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => s_axi_araddr(7),
      I1 => \masked_addr_q[11]_i_2__0_n_0\,
      I2 => s_axi_arsize(2),
      I3 => \masked_addr_q[7]_i_2__0_n_0\,
      O => wrap_unaligned_len(3)
    );
\wrap_unaligned_len_q[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => s_axi_araddr(8),
      I1 => \masked_addr_q[8]_i_2__0_n_0\,
      I2 => s_axi_arsize(2),
      I3 => \masked_addr_q[8]_i_3__0_n_0\,
      O => wrap_unaligned_len(4)
    );
\wrap_unaligned_len_q[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_araddr(9),
      I1 => \masked_addr_q[9]_i_2__0_n_0\,
      O => wrap_unaligned_len(5)
    );
\wrap_unaligned_len_q[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA800000008000"
    )
        port map (
      I0 => s_axi_araddr(10),
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(0),
      I3 => s_axi_arlen(7),
      I4 => s_axi_arsize(2),
      I5 => \masked_addr_q[10]_i_2__0_n_0\,
      O => wrap_unaligned_len(6)
    );
\wrap_unaligned_len_q[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_araddr(11),
      I1 => s_axi_arsize(2),
      I2 => \masked_addr_q[11]_i_2__0_n_0\,
      O => wrap_unaligned_len(7)
    );
\wrap_unaligned_len_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(0),
      Q => wrap_unaligned_len_q(0),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(1),
      Q => wrap_unaligned_len_q(1),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(2),
      Q => wrap_unaligned_len_q(2),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(3),
      Q => wrap_unaligned_len_q(3),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(4),
      Q => wrap_unaligned_len_q(4),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(5),
      Q => wrap_unaligned_len_q(5),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(6),
      Q => wrap_unaligned_len_q(6),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(7),
      Q => wrap_unaligned_len_q(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_axi_downsizer is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    command_ongoing_reg : out STD_LOGIC;
    S_AXI_AREADY_I_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    command_ongoing_reg_0 : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    din : out STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[9]\ : out STD_LOGIC;
    \S_AXI_ASIZE_Q_reg[2]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 48 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    CLK : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 48 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 48 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_axi_downsizer : entity is "axi_dwidth_converter_v2_1_20_axi_downsizer";
end design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_axi_downsizer;

architecture STRUCTURE of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_axi_downsizer is
  signal \^s_axi_aready_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_RDATA_II : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue/inst/empty\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_length\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \USE_READ.rd_cmd_mirror\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_21\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_596\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_1\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_4\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_b_ready\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_b_repeat\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \USE_WRITE.wr_cmd_b_split\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_fix\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_length\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \USE_WRITE.write_addr_inst_n_10\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_243\ : STD_LOGIC;
  signal \USE_WRITE.write_data_inst_n_2\ : STD_LOGIC;
  signal areset_d : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal current_word_1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal current_word_1_1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal first_mi_word : STD_LOGIC;
  signal first_word : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_10_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal pop_mi_data : STD_LOGIC;
begin
  S_AXI_AREADY_I_reg(0) <= \^s_axi_aready_i_reg\(0);
  \goreg_dm.dout_i_reg[9]\ <= \^goreg_dm.dout_i_reg[9]\;
\USE_READ.read_addr_inst\: entity work.\design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0\
     port map (
      CLK => CLK,
      D(5 downto 0) => p_0_in(5 downto 0),
      E(0) => p_10_out,
      Q(5 downto 0) => current_word_1(5 downto 0),
      SR(0) => \USE_WRITE.write_addr_inst_n_10\,
      S_AXI_AREADY_I_reg_0 => \^s_axi_aready_i_reg\(0),
      S_AXI_AREADY_I_reg_1 => \USE_WRITE.write_addr_inst_n_243\,
      \S_AXI_ASIZE_Q_reg[2]_0\(10 downto 0) => \S_AXI_ASIZE_Q_reg[2]\(10 downto 0),
      \S_AXI_RRESP_ACC_reg[0]\ => \USE_READ.read_data_inst_n_4\,
      \WORD_LANE[2].S_AXI_RDATA_II_reg[383]\ => \USE_READ.read_data_inst_n_1\,
      areset_d(1 downto 0) => areset_d(1 downto 0),
      command_ongoing_reg_0 => command_ongoing_reg_0,
      dout(8) => \USE_READ.rd_cmd_mirror\,
      dout(7 downto 0) => \USE_READ.rd_cmd_length\(7 downto 0),
      first_word => first_word,
      \goreg_dm.dout_i_reg[2]\ => \USE_READ.read_addr_inst_n_596\,
      m_axi_araddr(48 downto 0) => m_axi_araddr(48 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arready_0 => \USE_READ.read_addr_inst_n_21\,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      \out\ => \out\,
      p_1_in(511 downto 0) => p_1_in(511 downto 0),
      s_axi_araddr(48 downto 0) => s_axi_araddr(48 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_aresetn(0) => S_AXI_RDATA_II,
      s_axi_arid(2 downto 0) => s_axi_arid(2 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock(0) => s_axi_arlock(0),
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => s_axi_arqos(3 downto 0),
      s_axi_arregion(3 downto 0) => s_axi_arregion(3 downto 0),
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_rdata(511 downto 0) => s_axi_rdata(511 downto 0),
      s_axi_rid(2 downto 0) => s_axi_rid(2 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rready_0(0) => p_2_out,
      s_axi_rready_1(0) => pop_mi_data,
      s_axi_rready_2(0) => p_8_out,
      s_axi_rready_3(0) => p_5_out,
      s_axi_rvalid => s_axi_rvalid
    );
\USE_READ.read_data_inst\: entity work.design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_r_downsizer
     port map (
      CLK => CLK,
      D(5 downto 0) => p_0_in(5 downto 0),
      E(0) => pop_mi_data,
      Q(5 downto 0) => current_word_1(5 downto 0),
      SR(0) => \USE_WRITE.write_addr_inst_n_10\,
      \S_AXI_RRESP_ACC_reg[0]_0\ => \USE_READ.read_data_inst_n_4\,
      \S_AXI_RRESP_ACC_reg[0]_1\ => \USE_READ.read_addr_inst_n_596\,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0\(0) => S_AXI_RDATA_II,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[127]_1\(0) => p_10_out,
      \WORD_LANE[1].S_AXI_RDATA_II_reg[255]_0\(0) => p_8_out,
      \WORD_LANE[2].S_AXI_RDATA_II_reg[383]_0\(0) => p_5_out,
      \WORD_LANE[3].S_AXI_RDATA_II_reg[511]_0\(0) => p_2_out,
      dout(8) => \USE_READ.rd_cmd_mirror\,
      dout(7 downto 0) => \USE_READ.rd_cmd_length\(7 downto 0),
      first_word => first_word,
      \goreg_dm.dout_i_reg[9]\ => \USE_READ.read_data_inst_n_1\,
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      p_1_in(511 downto 0) => p_1_in(511 downto 0),
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0)
    );
\USE_WRITE.USE_SPLIT.write_resp_inst\: entity work.design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_b_downsizer
     port map (
      CLK => CLK,
      SR(0) => \USE_WRITE.write_addr_inst_n_10\,
      \USE_WRITE.wr_cmd_b_ready\ => \USE_WRITE.wr_cmd_b_ready\,
      dout(8) => \USE_WRITE.wr_cmd_b_split\,
      dout(7 downto 0) => \USE_WRITE.wr_cmd_b_repeat\(7 downto 0),
      empty => \USE_B_CHANNEL.cmd_b_queue/inst/empty\,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid
    );
\USE_WRITE.write_addr_inst\: entity work.design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_a_downsizer
     port map (
      CLK => CLK,
      D(5 downto 0) => p_0_in_0(5 downto 0),
      E(0) => p_2_in,
      Q(5 downto 0) => current_word_1_1(5 downto 0),
      SR(0) => \USE_WRITE.write_addr_inst_n_10\,
      S_AXI_AREADY_I_reg_0 => E(0),
      S_AXI_AREADY_I_reg_1 => \USE_READ.read_addr_inst_n_21\,
      S_AXI_AREADY_I_reg_2(0) => \^s_axi_aready_i_reg\(0),
      \USE_WRITE.wr_cmd_b_ready\ => \USE_WRITE.wr_cmd_b_ready\,
      areset_d(1 downto 0) => areset_d(1 downto 0),
      \areset_d_reg[0]_0\ => \USE_WRITE.write_addr_inst_n_243\,
      command_ongoing_reg_0 => command_ongoing_reg,
      \current_word_1_reg[5]\ => \USE_WRITE.write_data_inst_n_2\,
      din(10 downto 0) => din(10 downto 0),
      dout(8) => \USE_WRITE.wr_cmd_b_split\,
      dout(7 downto 0) => \USE_WRITE.wr_cmd_b_repeat\(7 downto 0),
      empty => \USE_B_CHANNEL.cmd_b_queue/inst/empty\,
      first_mi_word => first_mi_word,
      \goreg_dm.dout_i_reg[34]\(8) => \USE_WRITE.wr_cmd_fix\,
      \goreg_dm.dout_i_reg[34]\(7 downto 0) => \USE_WRITE.wr_cmd_length\(7 downto 0),
      m_axi_awaddr(48 downto 0) => m_axi_awaddr(48 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_wdata(127 downto 0) => m_axi_wdata(127 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(15 downto 0) => m_axi_wstrb(15 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      \out\ => \out\,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(48 downto 0) => s_axi_awaddr(48 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(2 downto 0) => s_axi_awid(2 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock(0) => s_axi_awlock(0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => s_axi_awqos(3 downto 0),
      s_axi_awregion(3 downto 0) => s_axi_awregion(3 downto 0),
      s_axi_awsize(2 downto 0) => s_axi_awsize(2 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(2 downto 0) => s_axi_bid(2 downto 0),
      s_axi_wdata(511 downto 0) => s_axi_wdata(511 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wready_0 => \^goreg_dm.dout_i_reg[9]\,
      s_axi_wstrb(63 downto 0) => s_axi_wstrb(63 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
\USE_WRITE.write_data_inst\: entity work.design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_w_downsizer
     port map (
      CLK => CLK,
      D(5 downto 0) => p_0_in_0(5 downto 0),
      E(0) => p_2_in,
      Q(5 downto 0) => current_word_1_1(5 downto 0),
      SR(0) => \USE_WRITE.write_addr_inst_n_10\,
      \current_word_1_reg[5]_0\(8) => \USE_WRITE.wr_cmd_fix\,
      \current_word_1_reg[5]_0\(7 downto 0) => \USE_WRITE.wr_cmd_length\(7 downto 0),
      first_mi_word => first_mi_word,
      first_word_reg_0 => \USE_WRITE.write_data_inst_n_2\,
      \goreg_dm.dout_i_reg[9]\ => \^goreg_dm.dout_i_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 48 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 48 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 49;
  attribute C_AXI_IS_ACLK_ASYNC : integer;
  attribute C_AXI_IS_ACLK_ASYNC of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 0;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 0;
  attribute C_AXI_SUPPORTS_READ : integer;
  attribute C_AXI_SUPPORTS_READ of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 1;
  attribute C_AXI_SUPPORTS_WRITE : integer;
  attribute C_AXI_SUPPORTS_WRITE of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is "zynquplus";
  attribute C_FIFO_MODE : integer;
  attribute C_FIFO_MODE of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 0;
  attribute C_MAX_SPLIT_BEATS : integer;
  attribute C_MAX_SPLIT_BEATS of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 256;
  attribute C_M_AXI_ACLK_RATIO : integer;
  attribute C_M_AXI_ACLK_RATIO of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 2;
  attribute C_M_AXI_BYTES_LOG : integer;
  attribute C_M_AXI_BYTES_LOG of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 4;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 128;
  attribute C_PACKING_LEVEL : integer;
  attribute C_PACKING_LEVEL of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 1;
  attribute C_RATIO : integer;
  attribute C_RATIO of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 4;
  attribute C_RATIO_LOG : integer;
  attribute C_RATIO_LOG of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 2;
  attribute C_SUPPORTS_ID : integer;
  attribute C_SUPPORTS_ID of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 1;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 3;
  attribute C_S_AXI_ACLK_RATIO : integer;
  attribute C_S_AXI_ACLK_RATIO of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 1;
  attribute C_S_AXI_BYTES_LOG : integer;
  attribute C_S_AXI_BYTES_LOG of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 6;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 512;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 3;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is "axi_dwidth_converter_v2_1_20_top";
  attribute P_AXI3 : integer;
  attribute P_AXI3 of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 1;
  attribute P_AXI4 : integer;
  attribute P_AXI4 of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 0;
  attribute P_AXILITE : integer;
  attribute P_AXILITE of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 2;
  attribute P_CONVERSION : integer;
  attribute P_CONVERSION of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 2;
  attribute P_MAX_SPLIT_BEATS : integer;
  attribute P_MAX_SPLIT_BEATS of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top : entity is 256;
end design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top;

architecture STRUCTURE of design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top is
  attribute keep : string;
  attribute keep of m_axi_aclk : signal is "true";
  attribute keep of m_axi_aresetn : signal is "true";
  attribute keep of s_axi_aclk : signal is "true";
  attribute keep of s_axi_aresetn : signal is "true";
begin
\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst\: entity work.design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_axi_downsizer
     port map (
      CLK => s_axi_aclk,
      E(0) => s_axi_awready,
      S_AXI_AREADY_I_reg(0) => s_axi_arready,
      \S_AXI_ASIZE_Q_reg[2]\(10 downto 8) => m_axi_arsize(2 downto 0),
      \S_AXI_ASIZE_Q_reg[2]\(7 downto 0) => m_axi_arlen(7 downto 0),
      command_ongoing_reg => m_axi_awvalid,
      command_ongoing_reg_0 => m_axi_arvalid,
      din(10 downto 8) => m_axi_awsize(2 downto 0),
      din(7 downto 0) => m_axi_awlen(7 downto 0),
      \goreg_dm.dout_i_reg[9]\ => m_axi_wlast,
      m_axi_araddr(48 downto 0) => m_axi_araddr(48 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_awaddr(48 downto 0) => m_axi_awaddr(48 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(127 downto 0) => m_axi_wdata(127 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(15 downto 0) => m_axi_wstrb(15 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      \out\ => s_axi_aresetn,
      s_axi_araddr(48 downto 0) => s_axi_araddr(48 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_arid(2 downto 0) => s_axi_arid(2 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock(0) => s_axi_arlock(0),
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => s_axi_arqos(3 downto 0),
      s_axi_arregion(3 downto 0) => s_axi_arregion(3 downto 0),
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(48 downto 0) => s_axi_awaddr(48 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(2 downto 0) => s_axi_awid(2 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock(0) => s_axi_awlock(0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => s_axi_awqos(3 downto 0),
      s_axi_awregion(3 downto 0) => s_axi_awregion(3 downto 0),
      s_axi_awsize(2 downto 0) => s_axi_awsize(2 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(2 downto 0) => s_axi_bid(2 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(511 downto 0) => s_axi_rdata(511 downto 0),
      s_axi_rid(2 downto 0) => s_axi_rid(2 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(511 downto 0) => s_axi_wdata(511 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(63 downto 0) => s_axi_wstrb(63 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_ds_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 48 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 48 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_auto_ds_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_auto_ds_0 : entity is "design_1_auto_ds_0,axi_dwidth_converter_v2_1_20_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_auto_ds_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_auto_ds_0 : entity is "axi_dwidth_converter_v2_1_20_top,Vivado 2019.2";
end design_1_auto_ds_0;

architecture STRUCTURE of design_1_auto_ds_0 is
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 49;
  attribute C_AXI_IS_ACLK_ASYNC : integer;
  attribute C_AXI_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 0;
  attribute C_AXI_SUPPORTS_READ : integer;
  attribute C_AXI_SUPPORTS_READ of inst : label is 1;
  attribute C_AXI_SUPPORTS_WRITE : integer;
  attribute C_AXI_SUPPORTS_WRITE of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynquplus";
  attribute C_FIFO_MODE : integer;
  attribute C_FIFO_MODE of inst : label is 0;
  attribute C_MAX_SPLIT_BEATS : integer;
  attribute C_MAX_SPLIT_BEATS of inst : label is 256;
  attribute C_M_AXI_ACLK_RATIO : integer;
  attribute C_M_AXI_ACLK_RATIO of inst : label is 2;
  attribute C_M_AXI_BYTES_LOG : integer;
  attribute C_M_AXI_BYTES_LOG of inst : label is 4;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 128;
  attribute C_PACKING_LEVEL : integer;
  attribute C_PACKING_LEVEL of inst : label is 1;
  attribute C_RATIO : integer;
  attribute C_RATIO of inst : label is 4;
  attribute C_RATIO_LOG : integer;
  attribute C_RATIO_LOG of inst : label is 2;
  attribute C_SUPPORTS_ID : integer;
  attribute C_SUPPORTS_ID of inst : label is 1;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of inst : label is 3;
  attribute C_S_AXI_ACLK_RATIO : integer;
  attribute C_S_AXI_ACLK_RATIO of inst : label is 1;
  attribute C_S_AXI_BYTES_LOG : integer;
  attribute C_S_AXI_BYTES_LOG of inst : label is 6;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 512;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of inst : label is 3;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute P_AXI3 : integer;
  attribute P_AXI3 of inst : label is 1;
  attribute P_AXI4 : integer;
  attribute P_AXI4 of inst : label is 0;
  attribute P_AXILITE : integer;
  attribute P_AXILITE of inst : label is 2;
  attribute P_CONVERSION : integer;
  attribute P_CONVERSION of inst : label is 2;
  attribute P_MAX_SPLIT_BEATS : integer;
  attribute P_MAX_SPLIT_BEATS of inst : label is 256;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 49, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN design_1_xdma_0_0_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 SI_CLK CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME SI_CLK, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN design_1_xdma_0_0_axi_aclk, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET S_AXI_ARESETN, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 SI_RST RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME SI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 3, ADDR_WIDTH 49, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 64, PHASE 0.000, CLK_DOMAIN design_1_xdma_0_0_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute X_INTERFACE_INFO of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARQOS";
  attribute X_INTERFACE_INFO of m_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREGION";
  attribute X_INTERFACE_INFO of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute X_INTERFACE_INFO of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWQOS";
  attribute X_INTERFACE_INFO of m_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREGION";
  attribute X_INTERFACE_INFO of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of s_axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARQOS";
  attribute X_INTERFACE_INFO of s_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREGION";
  attribute X_INTERFACE_INFO of s_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of s_axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_INFO of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWQOS";
  attribute X_INTERFACE_INFO of s_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREGION";
  attribute X_INTERFACE_INFO of s_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute X_INTERFACE_INFO of s_axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.design_1_auto_ds_0_axi_dwidth_converter_v2_1_20_top
     port map (
      m_axi_aclk => '0',
      m_axi_araddr(48 downto 0) => m_axi_araddr(48 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_aresetn => '0',
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(48 downto 0) => m_axi_awaddr(48 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(127 downto 0) => m_axi_wdata(127 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(15 downto 0) => m_axi_wstrb(15 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(48 downto 0) => s_axi_araddr(48 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arid(2 downto 0) => s_axi_arid(2 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock(0) => s_axi_arlock(0),
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => s_axi_arqos(3 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => s_axi_arregion(3 downto 0),
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(48 downto 0) => s_axi_awaddr(48 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(2 downto 0) => s_axi_awid(2 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock(0) => s_axi_awlock(0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => s_axi_awqos(3 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => s_axi_awregion(3 downto 0),
      s_axi_awsize(2 downto 0) => s_axi_awsize(2 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(2 downto 0) => s_axi_bid(2 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(511 downto 0) => s_axi_rdata(511 downto 0),
      s_axi_rid(2 downto 0) => s_axi_rid(2 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(511 downto 0) => s_axi_wdata(511 downto 0),
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(63 downto 0) => s_axi_wstrb(63 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
