Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 10 17:45:10 2023
| Host         : WIN7390 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     3 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             203 |           49 |
| No           | No                    | Yes                    |              25 |            9 |
| No           | Yes                   | No                     |             109 |           45 |
| Yes          | No                    | No                     |             116 |           23 |
| Yes          | No                    | Yes                    |              75 |           18 |
| Yes          | Yes                   | No                     |             164 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                                               Enable Signal                                              |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi4stream_spi_master_1/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr                    | design_1_i/axi4stream_spi_master_1/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr[3]_i_1_n_0                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick                                 |                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/digilent_jstk2_0/U0/packet_rcv_reg[2]0                                                        |                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/digilent_jstk2_0/U0/packet_rcv_reg[4]0                                                        |                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_counter[5]_i_1_n_0                                                               |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | design_1_i/jstk_uart_bridge_0/U0/m_axis_tdata[7]_i_3_n_0                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                            | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi4stream_spi_master_1/U0/inst_axis_lw_spi_master/inst_lw_spi_master/miso_data_o[7]_i_1_n_0  |                                                                                                                                                      |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi4stream_spi_master_1/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1_n_0    |                                                                                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi4stream_spi_master_1/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg[7]_i_2_n_0     | design_1_i/axi4stream_spi_master_1/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg[7]_i_1_n_0                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/E[0]                                         | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in[7]_i_1_n_0                              | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/jstk_uart_bridge_0/U0/packet_rcv[2][7]_i_1_n_0                                                |                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/jstk_uart_bridge_0/U0/packet_rcv_reg[0]0                                                      |                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/jstk_uart_bridge_0/U0/m_axis_tdata[7]_i_1_n_0                                                 | design_1_i/jstk_uart_bridge_0/U0/m_axis_tdata[7]_i_3_n_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/jstk_uart_bridge_0/U0/packet_rcv_reg[1]0                                                      |                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/tx_baud_counter[9]_i_1_n_0                                                               |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | design_1_i/axi4stream_spi_master_1/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr[9]_i_1_n_0                                                 |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_count[2]_i_1_n_0                     | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_vec                             | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                   |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/digilent_jstk2_0/U0/counter                                                                   | design_1_i/digilent_jstk2_0/U0/m_axis_tdata[7]_i_2_n_0                                                                                               |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | design_1_i/digilent_jstk2_0/U0/m_axis_tdata[7]_i_2_n_0                                                                                               |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                8 |             15 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/digilent_jstk2_0/U0/jstk_x0                                                                   |                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/jstk_uart_bridge_0/U0/packet_snd[3]_0                                                         | design_1_i/jstk_uart_bridge_0/U0/m_axis_tdata[7]_i_3_n_0                                                                                             |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/jstk_uart_bridge_0/U0/counter                                                                 | design_1_i/jstk_uart_bridge_0/U0/m_axis_tdata[7]_i_3_n_0                                                                                             |                8 |             21 |         2.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                   |                9 |             22 |         2.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/jstk_uart_bridge_0/U0/led_r0                                                                  |                                                                                                                                                      |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/digilent_jstk2_0/U0/packet_snd_reg[4]0                                                        |                                                                                                                                                      |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |               12 |             45 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                          |                                                                                                                                                      |               50 |            204 |         4.08 |
+-------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


