{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1439628015696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1439628015696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 15 01:40:15 2015 " "Processing started: Sat Aug 15 01:40:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1439628015696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1439628015696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1439628015696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1439628015978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/active_trigger.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/active_trigger.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_trigger " "Found entity 1: active_trigger" {  } { { "../src/active_trigger.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_trigger.vqm" 22 23 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439628016040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439628016040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/active_transfer_library.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/active_transfer_library.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer_library " "Found entity 1: active_transfer_library" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_transfer_library.vqm" 22 32 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439628016056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439628016056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/active_transfer.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/active_transfer.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer " "Found entity 1: active_transfer" {  } { { "../src/active_transfer.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_transfer.vqm" 22 24 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439628016056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439628016056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/active_control_register.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/active_control_register.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_control_register " "Found entity 1: active_control_register" {  } { { "../src/active_control_register.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_control_register.vqm" 22 32 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439628016071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439628016071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/active_block.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/active_block.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_block " "Found entity 1: active_block" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_block.vqm" 22 21 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439628016071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439628016071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/write_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/write_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_SPI " "Found entity 1: write_SPI" {  } { { "../src/write_SPI.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/write_SPI.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439628016071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439628016071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/spi_iface_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/spi_iface_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_iface_model " "Found entity 1: spi_iface_model" {  } { { "../src/spi_iface_model.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/spi_iface_model.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439628016087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439628016087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/read_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/read_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_SPI " "Found entity 1: read_SPI" {  } { { "../src/read_SPI.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/read_SPI.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439628016087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439628016087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/eptwireor.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/eptwireor.v" { { "Info" "ISGN_ENTITY_NAME" "1 eptWireOR " "Found entity 1: eptWireOR" {  } { { "../src/eptWireOR.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/eptWireOR.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439628016087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439628016087 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_5M57_AP_U2_Top.v(480) " "Verilog HDL information at EPT_5M57_AP_U2_Top.v(480): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 480 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1439628016087 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_5M57_AP_U2_Top.v(622) " "Verilog HDL information at EPT_5M57_AP_U2_Top.v(622): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 622 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1439628016087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/ept_5m57_ap_u2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer_block/ept_5m57_ap_u2_unoprolyzer_block/src/ept_5m57_ap_u2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPT_5M57_AP_U2_Top " "Found entity 1: EPT_5M57_AP_U2_Top" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439628016087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439628016087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EPT_5M57_AP_U2_Top " "Elaborating entity \"EPT_5M57_AP_U2_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1439628016134 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adc_channel_select EPT_5M57_AP_U2_Top.v(826) " "Verilog HDL Always Construct warning at EPT_5M57_AP_U2_Top.v(826): variable \"adc_channel_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 826 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1439628016134 "|EPT_5M57_AP_U2_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "serial_receive_start_transfer_reg EPT_5M57_AP_U2_Top.v(842) " "Verilog HDL Always Construct warning at EPT_5M57_AP_U2_Top.v(842): variable \"serial_receive_start_transfer_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 842 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1439628016134 "|EPT_5M57_AP_U2_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LB_SER EPT_5M57_AP_U2_Top.v(47) " "Output port \"LB_SER\" at EPT_5M57_AP_U2_Top.v(47) has no driver" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439628016134 "|EPT_5M57_AP_U2_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_iface_model spi_iface_model:SPI_IFACE_INST " "Elaborating entity \"spi_iface_model\" for hierarchy \"spi_iface_model:SPI_IFACE_INST\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "SPI_IFACE_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439628016196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi_iface_model.v(174) " "Verilog HDL assignment warning at spi_iface_model.v(174): truncated value with size 32 to match size of target (3)" {  } { { "../src/spi_iface_model.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/spi_iface_model.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439628016196 "|EPT_5M57_AP_U2_Top|spi_iface_model:SPI_IFACE_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 spi_iface_model.v(179) " "Verilog HDL assignment warning at spi_iface_model.v(179): truncated value with size 8 to match size of target (3)" {  } { { "../src/spi_iface_model.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/spi_iface_model.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439628016196 "|EPT_5M57_AP_U2_Top|spi_iface_model:SPI_IFACE_INST"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "spi_iface_model.v(199) " "Verilog HDL or VHDL warning at the spi_iface_model.v(199): index expression is not wide enough to address all of the elements in the array" {  } { { "../src/spi_iface_model.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/spi_iface_model.v" 199 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1439628016196 "|EPT_5M57_AP_U2_Top|spi_iface_model:SPI_IFACE_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_SPI spi_iface_model:SPI_IFACE_INST\|write_SPI:write_spi_inst " "Elaborating entity \"write_SPI\" for hierarchy \"spi_iface_model:SPI_IFACE_INST\|write_SPI:write_spi_inst\"" {  } { { "../src/spi_iface_model.v" "write_spi_inst" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/spi_iface_model.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439628016212 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 write_SPI.v(100) " "Verilog HDL assignment warning at write_SPI.v(100): truncated value with size 32 to match size of target (3)" {  } { { "../src/write_SPI.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/write_SPI.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439628016212 "|EPT_5M57_AP_U2_Top|spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "write_SPI.v(154) " "Verilog HDL or VHDL warning at the write_SPI.v(154): index expression is not wide enough to address all of the elements in the array" {  } { { "../src/write_SPI.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/write_SPI.v" 154 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1439628016212 "|EPT_5M57_AP_U2_Top|spi_iface_model:SPI_IFACE_INST|write_SPI:write_spi_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_SPI spi_iface_model:SPI_IFACE_INST\|read_SPI:read_spi_inst " "Elaborating entity \"read_SPI\" for hierarchy \"spi_iface_model:SPI_IFACE_INST\|read_SPI:read_spi_inst\"" {  } { { "../src/spi_iface_model.v" "read_spi_inst" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/spi_iface_model.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439628016228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 read_SPI.v(117) " "Verilog HDL assignment warning at read_SPI.v(117): truncated value with size 32 to match size of target (3)" {  } { { "../src/read_SPI.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/read_SPI.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439628016228 "|EPT_5M57_AP_U2_Top|spi_iface_model:SPI_IFACE_INST|read_SPI:read_spi_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer_library active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST " "Elaborating entity \"active_transfer_library\" for hierarchy \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "ACTIVE_TRANSFER_LIBRARY_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439628016228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eptWireOR eptWireOR:wireOR " "Elaborating entity \"eptWireOR\" for hierarchy \"eptWireOR:wireOR\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "wireOR" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439628016462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_trigger active_trigger:ACTIVE_TRIGGER_INST " "Elaborating entity \"active_trigger\" for hierarchy \"active_trigger:ACTIVE_TRIGGER_INST\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "ACTIVE_TRIGGER_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439628016478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer active_transfer:ACTIVE_TRANSFER_INST_1 " "Elaborating entity \"active_transfer\" for hierarchy \"active_transfer:ACTIVE_TRANSFER_INST_1\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "ACTIVE_TRANSFER_INST_1" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439628016493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_block active_block:BLOCK_TRANSFER_INST " "Elaborating entity \"active_block\" for hierarchy \"active_block:BLOCK_TRANSFER_INST\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "BLOCK_TRANSFER_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439628016509 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bc_out\[0\] GND " "Pin \"bc_out\[0\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|bc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_SER\[0\] GND " "Pin \"LB_SER\[0\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|LB_SER[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_SER\[1\] GND " "Pin \"LB_SER\[1\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|LB_SER[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOH\[0\] GND " "Pin \"LB_IOH\[0\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|LB_IOH[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOH\[1\] GND " "Pin \"LB_IOH\[1\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|LB_IOH[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOH\[2\] GND " "Pin \"LB_IOH\[2\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|LB_IOH[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOH\[3\] GND " "Pin \"LB_IOH\[3\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|LB_IOH[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOH\[4\] GND " "Pin \"LB_IOH\[4\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|LB_IOH[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOH\[5\] GND " "Pin \"LB_IOH\[5\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|LB_IOH[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOH\[6\] GND " "Pin \"LB_IOH\[6\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|LB_IOH[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOH\[7\] GND " "Pin \"LB_IOH\[7\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|LB_IOH[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[0\] GND " "Pin \"LB_IOL\[0\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|LB_IOL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[1\] GND " "Pin \"LB_IOL\[1\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|LB_IOL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[2\] GND " "Pin \"LB_IOL\[2\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|LB_IOL[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[3\] GND " "Pin \"LB_IOL\[3\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|LB_IOL[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[4\] GND " "Pin \"LB_IOL\[4\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|LB_IOL[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[5\] GND " "Pin \"LB_IOL\[5\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|LB_IOL[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[6\] GND " "Pin \"LB_IOL\[6\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|LB_IOL[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[7\] GND " "Pin \"LB_IOL\[7\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|LB_IOL[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_1 GND " "Pin \"TR_DIR_1\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|TR_DIR_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_1 GND " "Pin \"TR_OE_1\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|TR_OE_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_2 GND " "Pin \"TR_DIR_2\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|TR_DIR_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_2 GND " "Pin \"TR_OE_2\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|TR_OE_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_3 GND " "Pin \"TR_DIR_3\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|TR_DIR_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_3 GND " "Pin \"TR_OE_3\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439628017462 "|EPT_5M57_AP_U2_Top|TR_OE_3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1439628017462 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/spi_iface_model.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/spi_iface_model.v" 60 -1 0 } } { "../src/write_SPI.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/write_SPI.v" 175 -1 0 } } { "../src/spi_iface_model.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/spi_iface_model.v" 353 -1 0 } } { "../src/read_SPI.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/read_SPI.v" 175 -1 0 } } { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 458 -1 0 } } { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 759 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1439628017478 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1439628017822 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST_1\|uc_out~8 " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST_1\|uc_out~8\"" {  } { { "../src/active_transfer.vqm" "uc_out~8_I" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_transfer.vqm" 422 24 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439628017853 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1439628017853 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_USER_1 " "No output dependent on input pin \"SW_USER_1\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 71 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439628017868 "|EPT_5M57_AP_U2_Top|SW_USER_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_USER_2 " "No output dependent on input pin \"SW_USER_2\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 72 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439628017868 "|EPT_5M57_AP_U2_Top|SW_USER_2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1439628017868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "664 " "Implemented 664 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1439628017868 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1439628017868 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1439628017868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "607 " "Implemented 607 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1439628017868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1439628017868 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/output_files/EPT_5M57_AP_U2_Top.map.smsg " "Generated suppressed messages file C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/output_files/EPT_5M57_AP_U2_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1439628017947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1439628018025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 15 01:40:18 2015 " "Processing ended: Sat Aug 15 01:40:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1439628018025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1439628018025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1439628018025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439628018025 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1439628020322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1439628020322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 15 01:40:19 2015 " "Processing started: Sat Aug 15 01:40:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1439628020322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1439628020322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1439628020322 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1439628020415 ""}
{ "Info" "0" "" "Project  = EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Project  = EPT_5M57_AP_U2_Top" 0 0 "Fitter" 0 0 1439628020415 ""}
{ "Info" "0" "" "Revision = EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Revision = EPT_5M57_AP_U2_Top" 0 0 "Fitter" 0 0 1439628020415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1439628020478 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EPT_5M57_AP_U2_Top 5M570ZT100C5 " "Selected device 5M570ZT100C5 for design \"EPT_5M57_AP_U2_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1439628020493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1439628020540 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1439628020540 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1439628020634 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1439628020650 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100C5 " "Device 5M80ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1439628020822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100I5 " "Device 5M80ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1439628020822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100C5 " "Device 5M160ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1439628020822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100I5 " "Device 5M160ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1439628020822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100C5 " "Device 5M240ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1439628020822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100I5 " "Device 5M240ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1439628020822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100I5 " "Device 5M570ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1439628020822 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1439628020822 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 57 " "No exact pin location assignment(s) for 1 pins of 57 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1439628020853 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1439628020931 ""}
{ "Info" "ISTA_SDC_FOUND" "EPT_5M57_AP_U2_Top.out.sdc " "Reading SDC File: 'EPT_5M57_AP_U2_Top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1439628020931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay EPT_5M57_AP_U2_Top.out.sdc 68 Positional argument: object_list targets with value \[get_ports \{LB_SER\[0\]\}\] contains no input ports " "Ignored set_input_delay at EPT_5M57_AP_U2_Top.out.sdc(68): Positional argument: object_list targets with value \[get_ports \{LB_SER\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[0\]\}\]" {  } { { "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1439628020947 ""}  } { { "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1439628020947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay EPT_5M57_AP_U2_Top.out.sdc 69 Positional argument: object_list targets with value \[get_ports \{LB_SER\[1\]\}\] contains no input ports " "Ignored set_input_delay at EPT_5M57_AP_U2_Top.out.sdc(69): Positional argument: object_list targets with value \[get_ports \{LB_SER\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[1\]\}\]" {  } { { "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1439628020947 ""}  } { { "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1439628020947 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aa\[1\] " "Node: aa\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_WR aa\[1\] " "Register active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_WR is being clocked by aa\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1439628020947 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439628020947 "|EPT_5M57_AP_U2_Top|aa[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_iface_model:SPI_IFACE_INST\|CLK_SPI " "Node: spi_iface_model:SPI_IFACE_INST\|CLK_SPI was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_iface_model:SPI_IFACE_INST\|write_SPI:write_spi_inst\|DATA_OUT spi_iface_model:SPI_IFACE_INST\|CLK_SPI " "Register spi_iface_model:SPI_IFACE_INST\|write_SPI:write_spi_inst\|DATA_OUT is being clocked by spi_iface_model:SPI_IFACE_INST\|CLK_SPI" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1439628020947 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439628020947 "|EPT_5M57_AP_U2_Top|spi_iface_model:SPI_IFACE_INST|CLK_SPI"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Node: active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[2\] active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Latch active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[2\] is being clocked by active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1439628020947 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439628020947 "|EPT_5M57_AP_U2_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "aa\[1\] " "Virtual clock aa\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1439628020962 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1439628020962 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1439628020962 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1439628020962 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.150        aa\[1\] " "  15.150        aa\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1439628020962 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.150       CLK_66 " "  15.150       CLK_66" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1439628020962 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1439628020962 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1439628020962 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1439628020962 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1439628020978 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "aa\[1\] Global clock in PIN 12 " "Automatically promoted signal \"aa\[1\]\" to use Global clock in PIN 12" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 41 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1439628021025 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "spi_iface_model:SPI_IFACE_INST\|CLK_SPI Global clock " "Automatically promoted some destinations of signal \"spi_iface_model:SPI_IFACE_INST\|CLK_SPI\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "spi_iface_model:SPI_IFACE_INST\|CLK_SPI " "Destination \"spi_iface_model:SPI_IFACE_INST\|CLK_SPI\" may be non-global or may not use global clock" {  } { { "../src/spi_iface_model.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/spi_iface_model.v" 85 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1439628021025 ""}  } { { "../src/spi_iface_model.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/spi_iface_model.v" 85 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1439628021025 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] Global clock " "Automatically promoted some destinations of signal \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0_I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0_I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_transfer_library.vqm" 336 62 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1439628021025 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1_I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1_I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_transfer_library.vqm" 337 62 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1439628021025 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[2\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[2\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_transfer_library.vqm" 422 67 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1439628021025 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_transfer_library.vqm" 105 69 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1439628021025 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_reg~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_reg~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_transfer_library.vqm" 104 73 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1439628021025 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_cntr\[7\]~19_I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_cntr\[7\]~19_I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_transfer_library.vqm" 78 80 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1439628021025 ""}  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_transfer_library.vqm" 422 67 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1439628021025 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "aa\[0\] Global clock " "Automatically promoted some destinations of signal \"aa\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0_I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0_I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_transfer_library.vqm" 336 62 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1439628021025 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1_I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1_I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_transfer_library.vqm" 337 62 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1439628021025 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[2\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[2\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_transfer_library.vqm" 421 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1439628021025 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[3\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[3\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_transfer_library.vqm" 421 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1439628021025 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[0\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[0\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_transfer_library.vqm" 421 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1439628021025 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_transfer_library.vqm" 421 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1439628021025 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~2_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~2_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_block.vqm" 96 17 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1439628021025 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~8_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~8_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_block.vqm" 102 17 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1439628021025 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~13_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~13_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_block.vqm" 107 18 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1439628021025 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~14_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~14_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/active_block.vqm" 108 18 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1439628021025 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Quartus II" 0 -1 1439628021025 ""}  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 41 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1439628021025 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "aa\[0\] " "Pin \"aa\[0\]\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { aa[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aa\[0\]" } } } } { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/src/EPT_5M57_AP_U2_Top.v" 41 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aa[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/" { { 0 { 0 ""} 0 3919 9684 10422 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1439628021025 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1439628021025 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1439628021025 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1439628021072 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1439628021150 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1439628021150 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1439628021150 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1439628021150 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1439628021165 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1439628021165 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1439628021165 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 26 9 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1439628021165 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 30 9 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1439628021165 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1439628021165 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1439628021165 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1439628021259 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1439628021400 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1439628021712 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1439628021712 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1439628021978 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1439628021994 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1439628022009 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1439628022009 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1439628022259 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1439628022259 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1439628022509 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1439628022509 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1439628022540 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1439628022540 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439628022540 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1439628022556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1439628022634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439628023056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1439628023072 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1439628023337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439628023337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1439628023400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1439628023603 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1439628023603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439628023650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1439628023650 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1439628023650 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1439628023650 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1439628023666 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439628023681 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1439628023728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/output_files/EPT_5M57_AP_U2_Top.fit.smsg " "Generated suppressed messages file C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/output_files/EPT_5M57_AP_U2_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1439628023791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "818 " "Peak virtual memory: 818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1439628023884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 15 01:40:23 2015 " "Processing ended: Sat Aug 15 01:40:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1439628023884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1439628023884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1439628023884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1439628023884 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1439628025963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1439628025963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 15 01:40:25 2015 " "Processing started: Sat Aug 15 01:40:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1439628025963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1439628025963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1439628025963 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1439628026291 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1439628026306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1439628026447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 15 01:40:26 2015 " "Processing ended: Sat Aug 15 01:40:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1439628026447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1439628026447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1439628026447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1439628026447 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1439628027103 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1439628028728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1439628028728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 15 01:40:28 2015 " "Processing started: Sat Aug 15 01:40:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1439628028728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1439628028728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top " "Command: quartus_sta EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1439628028728 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1439628028822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1439628028963 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1439628029010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1439628029010 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1439628029088 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1439628029697 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1439628029775 ""}
{ "Info" "ISTA_SDC_FOUND" "EPT_5M57_AP_U2_Top.out.sdc " "Reading SDC File: 'EPT_5M57_AP_U2_Top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1439628029791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay EPT_5M57_AP_U2_Top.out.sdc 68 Positional argument: object_list targets with value \[get_ports \{LB_SER\[0\]\}\] contains no input ports " "Ignored set_input_delay at EPT_5M57_AP_U2_Top.out.sdc(68): Positional argument: object_list targets with value \[get_ports \{LB_SER\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[0\]\}\]" {  } { { "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1439628029806 ""}  } { { "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1439628029806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay EPT_5M57_AP_U2_Top.out.sdc 69 Positional argument: object_list targets with value \[get_ports \{LB_SER\[1\]\}\] contains no input ports " "Ignored set_input_delay at EPT_5M57_AP_U2_Top.out.sdc(69): Positional argument: object_list targets with value \[get_ports \{LB_SER\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[1\]\}\]" {  } { { "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1439628029806 ""}  } { { "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1439628029806 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aa\[1\] " "Node: aa\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_WR aa\[1\] " "Register active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_WR is being clocked by aa\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1439628029838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1439628029838 "|EPT_5M57_AP_U2_Top|aa[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_iface_model:SPI_IFACE_INST\|CLK_SPI " "Node: spi_iface_model:SPI_IFACE_INST\|CLK_SPI was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_iface_model:SPI_IFACE_INST\|write_SPI:write_spi_inst\|DATA_OUT spi_iface_model:SPI_IFACE_INST\|CLK_SPI " "Register spi_iface_model:SPI_IFACE_INST\|write_SPI:write_spi_inst\|DATA_OUT is being clocked by spi_iface_model:SPI_IFACE_INST\|CLK_SPI" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1439628029853 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1439628029853 "|EPT_5M57_AP_U2_Top|spi_iface_model:SPI_IFACE_INST|CLK_SPI"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Node: active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[2\] active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Latch active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[2\] is being clocked by active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1439628029853 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1439628029853 "|EPT_5M57_AP_U2_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "aa\[1\] " "Virtual clock aa\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Quartus II" 0 -1 1439628029853 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1439628029853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439628029853 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Quartus II" 0 0 1439628029869 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439628029869 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439628029869 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439628029885 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439628029885 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439628029885 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1439628029900 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1439628029931 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1439628029931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "464 " "Peak virtual memory: 464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1439628029994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 15 01:40:29 2015 " "Processing ended: Sat Aug 15 01:40:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1439628029994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1439628029994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1439628029994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439628029994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1439628032103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1439628032103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 15 01:40:31 2015 " "Processing started: Sat Aug 15 01:40:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1439628032103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1439628032103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1439628032103 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "EPT_5M57_AP_U2_Top.vho EPT_5M57_AP_U2_Top_vhd.sdo C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/simulation/modelsim/ simulation " "Generated files \"EPT_5M57_AP_U2_Top.vho\" and \"EPT_5M57_AP_U2_Top_vhd.sdo\" in directory \"C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_UnoProLyzer_Block/EPT_5M57_AP_U2_Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1439628032650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "440 " "Peak virtual memory: 440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1439628032697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 15 01:40:32 2015 " "Processing ended: Sat Aug 15 01:40:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1439628032697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1439628032697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1439628032697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439628032697 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus II Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439628033385 ""}
