
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/2022.1/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nz264' on host 'en-ec-zhang-25.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Thu Nov 16 04:25:22 EST 2023
INFO: [HLS 200-10] In directory '/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis'
Sourcing Tcl script 'run_slr0.tcl'
INFO: [HLS 200-1510] Running: open_project out_slr0.prj -reset 
INFO: [HLS 200-10] Opening and resetting project '/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj'.
WARNING: [HLS 200-40] No /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: set_top kernel_jacobi_2d 
INFO: [HLS 200-1510] Running: add_files SLR0.cpp 
INFO: [HLS 200-10] Adding design file 'SLR0.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp -cflags -std=gnu++0x 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -name ap_clk -period 2.5 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 2.5ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Analyzing design file 'SLR0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.32 seconds. CPU system time: 1.61 seconds. Elapsed time: 20.19 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_1' is marked as complete unroll implied by the pipeline pragma (SLR0.cpp:46:26)
INFO: [HLS 214-188] Unrolling loop 'l_j0' (SLR0.cpp:36:11) in function 'compute_A' partially with a factor of 50 (SLR0.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_1' (SLR0.cpp:46:26) in function 'compute_A' completely with a factor of 3 (SLR0.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'A_reuse_0': Complete partitioning on dimension 1. Cyclic partitioning with factor 50 on dimension 2. (SLR0.cpp:26:8)
INFO: [HLS 214-248] Applying array_partition to 'v46': Cyclic partitioning with factor 50 on dimension 2. (SLR0.cpp:76:0)
INFO: [HLS 214-248] Applying array_partition to 'v47': Complete partitioning on dimension 2. (SLR0.cpp:76:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 65.81 seconds. CPU system time: 0.61 seconds. Elapsed time: 66.73 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 12.96 seconds. CPU system time: 0.07 seconds. Elapsed time: 13.09 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.62 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 27.71 seconds. CPU system time: 0.26 seconds. Elapsed time: 28.07 seconds; current allocated memory: 712.180 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'l_A_i0' (SLR0.cpp:35:19) in function 'compute_A'.
INFO: [HLS 200-472] Inferring partial write operation for 'A_reuse_0' (SLR0.cpp:42:24)
INFO: [HLS 200-472] Inferring partial write operation for 'A_reuse_0.50' (SLR0.cpp:44:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 307.84 seconds. CPU system time: 0.43 seconds. Elapsed time: 309.03 seconds; current allocated memory: 904.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_jacobi_2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_A_i0_l_j0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 63, loop 'l_A_i0_l_j0'
WARNING: [HLS 200-871] Estimated clock period (1.976ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_A' consists of the following:	'alloca' operation ('j0') [299]  (0 ns)
	'load' operation ('j0_load', SLR0.cpp:36) on local variable 'j0' [718]  (0 ns)
	'icmp' operation ('icmp_ln36', SLR0.cpp:36) [722]  (0.581 ns)
	'select' operation ('select_ln35', SLR0.cpp:35) [723]  (0.303 ns)
	'add' operation ('add_ln36', SLR0.cpp:36) [37553]  (0.705 ns)
	'store' operation ('j0_write_ln36', SLR0.cpp:36) of variable 'add_ln36', SLR0.cpp:36 on local variable 'j0' [37556]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1850.75 seconds. CPU system time: 2.91 seconds. Elapsed time: 1858.15 seconds; current allocated memory: 2.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 158.69 seconds. CPU system time: 0.41 seconds. Elapsed time: 159.63 seconds; current allocated memory: 2.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_jacobi_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 97.33 seconds. CPU system time: 0.34 seconds. Elapsed time: 98.11 seconds; current allocated memory: 2.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 2.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_A' pipeline 'l_A_i0_l_j0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_A' is 82432 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_13_max_dsp_1': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 200 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 38.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 39.19 seconds; current allocated memory: 2.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_jacobi_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v46_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_64' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_65' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_66' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_70' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_71' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_72' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_73' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_74' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_75' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_76' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_77' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_78' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_79' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_80' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_81' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_82' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_83' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_84' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_85' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_86' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_87' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_88' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_89' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_90' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_91' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_92' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_93' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_94' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_95' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_96' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_97' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_98' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_99' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_100' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_101' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_102' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_103' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_104' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_105' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_106' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_107' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_108' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_109' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_110' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_111' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_112' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_113' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_114' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_115' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_116' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_117' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_118' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_119' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_120' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_121' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_122' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_123' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_124' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_125' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_126' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_127' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_128' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_129' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_130' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_131' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_132' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_133' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_134' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_135' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_136' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_137' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_138' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_139' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_140' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_141' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_142' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_143' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_144' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_145' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_146' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_147' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_148' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_149' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_150' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_151' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_152' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_153' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_154' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_155' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_156' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_157' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_158' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_159' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_160' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_161' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_162' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_163' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_164' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_165' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_166' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_167' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_168' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_169' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_170' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_171' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_172' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_173' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_174' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_175' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_176' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_177' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_178' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_179' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_180' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_181' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_182' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_183' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_184' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_185' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_186' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_187' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_188' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_189' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_190' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_191' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_192' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_193' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_194' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_195' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_196' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_197' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_198' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_199' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_200' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_201' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_202' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_203' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_204' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_205' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_206' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_207' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_208' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_209' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_210' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_211' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_212' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_213' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_214' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_215' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_216' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_217' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_218' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_219' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_220' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_221' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_222' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_223' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_224' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_225' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_226' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_227' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_228' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_229' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_230' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_231' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_232' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_233' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_234' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_235' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_236' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_237' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_238' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_239' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_240' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_241' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_242' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_243' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_244' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_245' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_246' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_247' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_248' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_2d/v47_249' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_jacobi_2d' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_248_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_jacobi_2d/v47_248_address0' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_248_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_jacobi_2d/v47_248_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_248_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_jacobi_2d/v47_248_we0' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_248_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_jacobi_2d/v47_248_d0' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_248_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_248_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_jacobi_2d/v47_248_address1' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_248_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_jacobi_2d/v47_248_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_248_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_jacobi_2d/v47_248_we1' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_248_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_jacobi_2d/v47_248_d1' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_248_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_249_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_jacobi_2d/v47_249_address0' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_249_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_jacobi_2d/v47_249_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_249_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_jacobi_2d/v47_249_we0' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_249_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_jacobi_2d/v47_249_d0' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_249_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_249_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_jacobi_2d/v47_249_address1' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_249_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_jacobi_2d/v47_249_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_249_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_jacobi_2d/v47_249_we1' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_249_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_jacobi_2d/v47_249_d1' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_2d/v47_249_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_jacobi_2d' is 19416 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_jacobi_2d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 127.72 seconds. CPU system time: 2.86 seconds. Elapsed time: 132.36 seconds; current allocated memory: 2.758 GB.
INFO: [RTMG 210-278] Implementing memory 'kernel_jacobi_2d_compute_A_A_reuse_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.5 seconds. CPU system time: 0.16 seconds. Elapsed time: 4.99 seconds; current allocated memory: 2.758 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 154.03 seconds. CPU system time: 0.3 seconds. Elapsed time: 154.82 seconds; current allocated memory: 2.945 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_jacobi_2d.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_jacobi_2d.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 403.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2869.46 seconds. CPU system time: 10.08 seconds. Elapsed time: 2889.43 seconds; current allocated memory: 2.500 GB.
INFO: [HLS 200-1510] Running: export_design -flow impl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_jacobi_2d_dmul_64ns_64ns_64_13_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_jacobi_2d_dmul_64ns_64ns_64_13_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_jacobi_2d_dmul_64ns_64ns_64_13_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_jacobi_2d_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_jacobi_2d_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_jacobi_2d_fpext_32ns_64_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_jacobi_2d_fptrunc_64ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_jacobi_2d_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_jacobi_2d_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 05:23:49 2023...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module kernel_jacobi_2d
## set language verilog
## set family virtexuplushbm
## set device xcu280
## set package -fsvh2892
## set speed -2L-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "2.500"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:kernel_jacobi_2d:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project out_slr0.prj
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1 kernel_jacobi_2d_fptrunc_64ns_32_2_no_dsp_1 kernel_jacobi_2d_fpext_32ns_64_2_no_dsp_1 kernel_jacobi_2d_dmul_64ns_64ns_64_13_max_dsp_1 kernel_jacobi_2d_mul_8ns_10ns_17_1_1 kernel_jacobi_2d_compute_A_A_reuse_0_RAM_AUTO_1R1W kernel_jacobi_2d_flow_control_loop_pipe_sequential_init}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : </work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3129.660 ; gain = 72.027 ; free physical = 425346 ; free virtual = 737534
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2023-11-16 05:24:29 EST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Nov 16 05:24:30 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Nov 16 05:24:30 2023] Launched synth_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/synth_1/runme.log
[Thu Nov 16 05:24:30 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 237267
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3761.887 ; gain = 336.750 ; free physical = 421347 ; free virtual = 734120
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-237141-zhang-25.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-237141-zhang-25.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3865.777 ; gain = 440.641 ; free physical = 422430 ; free virtual = 735203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3883.578 ; gain = 458.441 ; free physical = 422430 ; free virtual = 735203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3883.578 ; gain = 458.441 ; free physical = 422430 ; free virtual = 735203
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3883.582 ; gain = 0.000 ; free physical = 422420 ; free virtual = 735192
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/kernel_jacobi_2d.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/kernel_jacobi_2d.xdc]
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3981.273 ; gain = 0.000 ; free physical = 422272 ; free virtual = 735045
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3981.273 ; gain = 0.000 ; free physical = 422269 ; free virtual = 735041
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3981.273 ; gain = 556.137 ; free physical = 422412 ; free virtual = 735186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3981.273 ; gain = 556.137 ; free physical = 422412 ; free virtual = 735186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3981.273 ; gain = 556.137 ; free physical = 422412 ; free virtual = 735186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3981.273 ; gain = 556.137 ; free physical = 422415 ; free virtual = 735190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3981.273 ; gain = 556.137 ; free physical = 422391 ; free virtual = 735175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 4277.113 ; gain = 851.977 ; free physical = 421878 ; free virtual = 734662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 4287.105 ; gain = 861.969 ; free physical = 421870 ; free virtual = 734655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 4305.137 ; gain = 880.000 ; free physical = 421861 ; free virtual = 734645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4313.078 ; gain = 887.941 ; free physical = 421870 ; free virtual = 734654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4313.078 ; gain = 887.941 ; free physical = 421870 ; free virtual = 734654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4313.078 ; gain = 887.941 ; free physical = 421870 ; free virtual = 734654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 4313.078 ; gain = 887.941 ; free physical = 421870 ; free virtual = 734654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 4313.078 ; gain = 887.941 ; free physical = 421870 ; free virtual = 734654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 4313.078 ; gain = 887.941 ; free physical = 421870 ; free virtual = 734654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 4313.078 ; gain = 887.941 ; free physical = 421870 ; free virtual = 734654
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 4313.078 ; gain = 790.246 ; free physical = 421904 ; free virtual = 734688
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 4313.082 ; gain = 887.941 ; free physical = 421905 ; free virtual = 734689
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4313.082 ; gain = 0.000 ; free physical = 421990 ; free virtual = 734775
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4420.676 ; gain = 0.000 ; free physical = 421854 ; free virtual = 734638
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6e847f2a
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 4420.676 ; gain = 1415.844 ; free physical = 422077 ; free virtual = 734861
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 05:37:13 2023...
[Thu Nov 16 05:37:24 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:13:22 ; elapsed = 00:12:54 . Memory (MB): peak = 3129.660 ; gain = 0.000 ; free physical = 424752 ; free virtual = 737526
TIMESTAMP: HLS-REPORT: synthesis open_run: 2023-11-16 05:37:24 EST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu280-fsvh2892-2L-e
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4094.055 ; gain = 0.000 ; free physical = 423137 ; free virtual = 735911
INFO: [Netlist 29-17] Analyzing 4922 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/kernel_jacobi_2d.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/kernel_jacobi_2d.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4763.707 ; gain = 0.000 ; free physical = 422536 ; free virtual = 735309
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1035 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 450 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 351 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 234 instances

open_run: Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 4763.707 ; gain = 1634.047 ; free physical = 422536 ; free virtual = 735309
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2023-11-16 05:38:52 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/kernel_jacobi_2d_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/kernel_jacobi_2d_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/kernel_jacobi_2d_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:03:19 ; elapsed = 00:01:15 . Memory (MB): peak = 7009.723 ; gain = 2246.016 ; free physical = 420486 ; free virtual = 733260
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/kernel_jacobi_2d_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/kernel_jacobi_2d_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
report_design_analysis: Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 7009.723 ; gain = 0.000 ; free physical = 420470 ; free virtual = 733244
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/kernel_jacobi_2d_failfast_synth.rpt
 -I- design metrics completed in 6 seconds
 -I- DONT_TOUCH metric completed in 2 seconds
 -I- MARK_DEBUG metric completed in 2 seconds
 -I- utilization metrics completed in 4 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 22 seconds
 -I- average fanout metrics completed in 31 seconds (5 modules)
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/report/synth.AVGFO.rpt
 -I- non-FD high fanout nets completed in 13 seconds
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[10]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[11]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[12]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[13]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[14]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[15]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[16]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[17]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[18]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[19]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[1]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[20]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[21]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[22]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[23]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[24]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[25]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[26]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[27]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[28]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[29]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[2]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[30]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[31]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[32]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[33]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[34]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[35]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[36]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[37]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[38]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[39]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[3]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[40]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[41]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[42]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[43]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[4]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[5]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[6]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[7]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[8]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U1/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[9]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[10]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[11]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[12]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[13]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[14]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[15]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[16]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[17]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[18]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[19]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[1]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[20]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[21]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[22]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[23]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[24]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[25]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[26]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[27]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[28]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[29]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[2]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[30]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[31]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[32]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[33]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[34]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[35]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[36]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[37]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[38]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[39]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[3]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[40]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[41]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[42]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[43]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[4]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[5]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[6]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[7]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[8]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U10/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[9]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[10]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[11]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[12]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[13]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[14]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[15]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[16]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[17]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[18]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[19]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[1]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[20]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[21]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_compute_A_fu_638/fadd_32ns_32ns_32_10_full_dsp_1_U100/kernel_jacobi_2d_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[22]})
 -I- path budgeting metrics completed in 17 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xcu280-fsvh2892-2L-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 6.55%  | OK     |
#  | FD                                                        | 50%       | 4.40%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 1.60%  | OK     |
#  | CARRY8                                                    | 25%       | 1.78%  | OK     |
#  | MUXF7                                                     | 15%       | 0.13%  | OK     |
#  | DSP                                                       | 80%       | 8.88%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 8.88%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 24444     | 945    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.45   | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/report/kernel_jacobi_2d_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 97 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2023-11-16 05:41:58 EST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2023-11-16 05:41:58 EST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2023-11-16 05:41:59 EST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2023-11-16 05:42:00 EST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2023-11-16 05:42:01 EST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2023-11-16 05:42:01 EST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2023-11-16 05:42:01 EST
HLS EXTRACTION: synth area_totals:  0 1303680 2607360 9024 4032 0 960
HLS EXTRACTION: synth area_current: 0 85434 114753 801 0 0 7764 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 1303680 LUT 85434 AVAIL_FF 2607360 FF 114753 AVAIL_DSP 9024 DSP 801 AVAIL_BRAM 4032 BRAM 0 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 7764 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/report/verilog/kernel_jacobi_2d_export.rpt


Implementation tool: Xilinx Vivado v.2022.1.2
Project:             out_slr0.prj
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Thu Nov 16 05:42:01 EST 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          85434
FF:          114753
DSP:            801
BRAM:             0
URAM:             0
LATCH:            0
SRL:           7764
CLB:              0

#=== Final timing ===
CP required:                     2.500
CP achieved post-synthesis:      1.606
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2023-11-16 05:42:01 EST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Thu Nov 16 05:42:39 2023] Launched impl_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 10242.754 ; gain = 48.023 ; free physical = 419243 ; free virtual = 732018
[Thu Nov 16 05:42:39 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3915.137 ; gain = 15.992 ; free physical = 416753 ; free virtual = 729618
INFO: [Netlist 29-17] Analyzing 4922 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5750.195 ; gain = 0.000 ; free physical = 415231 ; free virtual = 728097
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1035 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 450 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 351 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 234 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1.2 (64-bit) build 3605665
open_checkpoint: Time (s): cpu = 00:01:16 ; elapsed = 00:01:05 . Memory (MB): peak = 5750.195 ; gain = 2754.293 ; free physical = 415231 ; free virtual = 728096
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 5814.219 ; gain = 64.023 ; free physical = 415212 ; free virtual = 728077

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1231945b0

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.35 . Memory (MB): peak = 5814.219 ; gain = 0.000 ; free physical = 415205 ; free virtual = 728071

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 200 inverter(s) to 1800 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4be184bd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 5848.355 ; gain = 24.016 ; free physical = 415664 ; free virtual = 728530
INFO: [Opt 31-389] Phase Retarget created 4800 cells and removed 6550 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c9928a46

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 5848.355 ; gain = 24.016 ; free physical = 415663 ; free virtual = 728529
INFO: [Opt 31-389] Phase Constant propagation created 1150 cells and removed 7650 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9287dcd5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 5848.355 ; gain = 24.016 ; free physical = 415664 ; free virtual = 728529
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3750 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 9287dcd5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 5880.371 ; gain = 56.031 ; free physical = 415662 ; free virtual = 728528
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: eccf562c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 5880.371 ; gain = 56.031 ; free physical = 415662 ; free virtual = 728528
INFO: [Opt 31-389] Phase Shift Register Optimization created 3 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: eccf562c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 5880.371 ; gain = 56.031 ; free physical = 415662 ; free virtual = 728527
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            4800  |            6550  |                                              0  |
|  Constant propagation         |            1150  |            7650  |                                              0  |
|  Sweep                        |               0  |            3750  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               3  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.4 . Memory (MB): peak = 5880.371 ; gain = 0.000 ; free physical = 415655 ; free virtual = 728520
Ending Logic Optimization Task | Checksum: 134ded511

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 5880.371 ; gain = 56.031 ; free physical = 415652 ; free virtual = 728518

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 134ded511

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 5880.371 ; gain = 0.000 ; free physical = 415662 ; free virtual = 728528

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 134ded511

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5880.371 ; gain = 0.000 ; free physical = 415662 ; free virtual = 728528

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5880.371 ; gain = 0.000 ; free physical = 415662 ; free virtual = 728528
Ending Netlist Obfuscation Task | Checksum: 134ded511

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5880.371 ; gain = 0.000 ; free physical = 415662 ; free virtual = 728528
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:38 . Memory (MB): peak = 5880.371 ; gain = 130.176 ; free physical = 415662 ; free virtual = 728528
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:09 ; elapsed = 00:00:49 . Memory (MB): peak = 5972.379 ; gain = 92.008 ; free physical = 415074 ; free virtual = 727940
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:02:17 ; elapsed = 00:01:16 . Memory (MB): peak = 7231.773 ; gain = 1259.395 ; free physical = 413823 ; free virtual = 726691
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 39 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 7231.773 ; gain = 0.000 ; free physical = 413825 ; free virtual = 726693
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f67de6a6

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 7231.773 ; gain = 0.000 ; free physical = 413825 ; free virtual = 726693
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 7231.773 ; gain = 0.000 ; free physical = 413824 ; free virtual = 726693

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 57d811fb

Time (s): cpu = 00:01:38 ; elapsed = 00:01:03 . Memory (MB): peak = 7231.773 ; gain = 0.000 ; free physical = 413973 ; free virtual = 726841

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1558846ad

Time (s): cpu = 00:03:28 ; elapsed = 00:01:54 . Memory (MB): peak = 8417.133 ; gain = 1185.359 ; free physical = 413542 ; free virtual = 726410

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1558846ad

Time (s): cpu = 00:03:28 ; elapsed = 00:01:54 . Memory (MB): peak = 8417.133 ; gain = 1185.359 ; free physical = 413541 ; free virtual = 726410
Phase 1 Placer Initialization | Checksum: 1558846ad

Time (s): cpu = 00:03:29 ; elapsed = 00:01:55 . Memory (MB): peak = 8417.133 ; gain = 1185.359 ; free physical = 413508 ; free virtual = 726376

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 8a8f9a31

Time (s): cpu = 00:05:09 ; elapsed = 00:02:37 . Memory (MB): peak = 8497.168 ; gain = 1265.395 ; free physical = 413370 ; free virtual = 726239

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 8a8f9a31

Time (s): cpu = 00:05:10 ; elapsed = 00:02:38 . Memory (MB): peak = 8497.168 ; gain = 1265.395 ; free physical = 413369 ; free virtual = 726238

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 8a8f9a31

Time (s): cpu = 00:05:19 ; elapsed = 00:02:43 . Memory (MB): peak = 8590.402 ; gain = 1358.629 ; free physical = 413069 ; free virtual = 725938

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 151067143

Time (s): cpu = 00:05:32 ; elapsed = 00:02:48 . Memory (MB): peak = 8622.414 ; gain = 1390.641 ; free physical = 413035 ; free virtual = 725903

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 151067143

Time (s): cpu = 00:05:33 ; elapsed = 00:02:49 . Memory (MB): peak = 8622.414 ; gain = 1390.641 ; free physical = 413017 ; free virtual = 725886
Phase 2.1.1 Partition Driven Placement | Checksum: 151067143

Time (s): cpu = 00:05:33 ; elapsed = 00:02:49 . Memory (MB): peak = 8622.414 ; gain = 1390.641 ; free physical = 413058 ; free virtual = 725926
Phase 2.1 Floorplanning | Checksum: 151067143

Time (s): cpu = 00:05:33 ; elapsed = 00:02:49 . Memory (MB): peak = 8622.414 ; gain = 1390.641 ; free physical = 413059 ; free virtual = 725928

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 8622.414 ; gain = 0.000 ; free physical = 413068 ; free virtual = 725937

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 151067143

Time (s): cpu = 00:05:34 ; elapsed = 00:02:50 . Memory (MB): peak = 8622.414 ; gain = 1390.641 ; free physical = 413071 ; free virtual = 725939

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 151067143

Time (s): cpu = 00:05:34 ; elapsed = 00:02:50 . Memory (MB): peak = 8622.414 ; gain = 1390.641 ; free physical = 413071 ; free virtual = 725939

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 6f744266

Time (s): cpu = 00:05:35 ; elapsed = 00:02:51 . Memory (MB): peak = 8622.414 ; gain = 1390.641 ; free physical = 413071 ; free virtual = 725940

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 11318 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 5523 nets or LUTs. Breaked 0 LUT, combined 5523 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 126 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 84 nets.  Re-placed 362 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 84 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 362 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 9431.555 ; gain = 0.000 ; free physical = 412934 ; free virtual = 725803
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/grp_compute_A_fu_638/A_reuse_0_35_U/ADDRH[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1200 to 76. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 76.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/grp_compute_A_fu_638/A_reuse_0_35_U/ADDRH[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1200 to 76. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 76.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/grp_compute_A_fu_638/A_reuse_0_35_U/ADDRH[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1200 to 76. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 76.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/grp_compute_A_fu_638/A_reuse_0_50_addr_reg_70923_pp0_iter3_reg[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1872 to 118. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 118.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/grp_compute_A_fu_638/A_reuse_0_50_addr_reg_70923_pp0_iter3_reg[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1872 to 118. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 118.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/grp_compute_A_fu_638/A_reuse_0_50_addr_reg_70923_pp0_iter3_reg[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1872 to 118. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 118.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/grp_compute_A_fu_638/ap_enable_reg_pp0_iter4' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1874 to 120. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 120.
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_A_fu_638/v46_0_ce0. Replicated 16 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_A_fu_638/ap_enable_reg_pp0_iter2. Replicated 22 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 38 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 38 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.49 . Memory (MB): peak = 9431.555 ; gain = 0.000 ; free physical = 412935 ; free virtual = 725804
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_compute_A_fu_638/mul_8ns_10ns_17_1_1_U351/dout. 3 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 9431.555 ; gain = 0.000 ; free physical = 412934 ; free virtual = 725803
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 9431.555 ; gain = 0.000 ; free physical = 412944 ; free virtual = 725812

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           5523  |                  5523  |           0  |           1  |  00:00:05  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    84  |           0  |           1  |  00:00:12  |
|  Very High Fanout                                 |           38  |              0  |                     2  |           0  |           1  |  00:00:03  |
|  DSP Register                                     |            3  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           41  |           5523  |                  5610  |           0  |          10  |  00:00:22  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 172dcb983

Time (s): cpu = 00:11:28 ; elapsed = 00:06:08 . Memory (MB): peak = 9431.555 ; gain = 2199.781 ; free physical = 412939 ; free virtual = 725808
Phase 2.5 Global Placement Core | Checksum: 116ea6bf7

Time (s): cpu = 00:12:07 ; elapsed = 00:06:27 . Memory (MB): peak = 9431.555 ; gain = 2199.781 ; free physical = 412908 ; free virtual = 725777
Phase 2 Global Placement | Checksum: 116ea6bf7

Time (s): cpu = 00:12:08 ; elapsed = 00:06:28 . Memory (MB): peak = 9431.555 ; gain = 2199.781 ; free physical = 413005 ; free virtual = 725874

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17566ba18

Time (s): cpu = 00:12:29 ; elapsed = 00:06:37 . Memory (MB): peak = 9431.555 ; gain = 2199.781 ; free physical = 412900 ; free virtual = 725769

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 132b6e2a0

Time (s): cpu = 00:12:48 ; elapsed = 00:06:47 . Memory (MB): peak = 9431.555 ; gain = 2199.781 ; free physical = 412856 ; free virtual = 725725

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 131308de7

Time (s): cpu = 00:14:08 ; elapsed = 00:07:15 . Memory (MB): peak = 9431.555 ; gain = 2199.781 ; free physical = 412693 ; free virtual = 725562

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: c2b6a94b

Time (s): cpu = 00:14:09 ; elapsed = 00:07:17 . Memory (MB): peak = 9431.555 ; gain = 2199.781 ; free physical = 412685 ; free virtual = 725553

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 11165453d

Time (s): cpu = 00:14:28 ; elapsed = 00:07:33 . Memory (MB): peak = 9431.555 ; gain = 2199.781 ; free physical = 412553 ; free virtual = 725422
Phase 3.3.3 Slice Area Swap | Checksum: bda00972

Time (s): cpu = 00:14:34 ; elapsed = 00:07:39 . Memory (MB): peak = 9431.555 ; gain = 2199.781 ; free physical = 412549 ; free virtual = 725418
Phase 3.3 Small Shape DP | Checksum: 127438ff6

Time (s): cpu = 00:15:09 ; elapsed = 00:07:50 . Memory (MB): peak = 9431.555 ; gain = 2199.781 ; free physical = 412662 ; free virtual = 725531

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 13d717839

Time (s): cpu = 00:15:16 ; elapsed = 00:07:57 . Memory (MB): peak = 9431.555 ; gain = 2199.781 ; free physical = 412662 ; free virtual = 725531

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 198bb42db

Time (s): cpu = 00:15:34 ; elapsed = 00:08:15 . Memory (MB): peak = 9431.555 ; gain = 2199.781 ; free physical = 412662 ; free virtual = 725531
Phase 3 Detail Placement | Checksum: 198bb42db

Time (s): cpu = 00:15:35 ; elapsed = 00:08:17 . Memory (MB): peak = 9431.555 ; gain = 2199.781 ; free physical = 412663 ; free virtual = 725532

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 156fc202c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.189 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b8712f54

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 9431.555 ; gain = 0.000 ; free physical = 412510 ; free virtual = 725379
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b1b6de35

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 9431.555 ; gain = 0.000 ; free physical = 412510 ; free virtual = 725379
Phase 4.1.1.1 BUFG Insertion | Checksum: 156fc202c

Time (s): cpu = 00:18:49 ; elapsed = 00:09:12 . Memory (MB): peak = 9431.555 ; gain = 2199.781 ; free physical = 412524 ; free virtual = 725393

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 156fc202c

Time (s): cpu = 00:18:50 ; elapsed = 00:09:14 . Memory (MB): peak = 9431.555 ; gain = 2199.781 ; free physical = 412525 ; free virtual = 725394

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.406. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 17461d042

Time (s): cpu = 00:19:21 ; elapsed = 00:09:45 . Memory (MB): peak = 9431.555 ; gain = 2199.781 ; free physical = 412534 ; free virtual = 725403

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.406. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 17461d042

Time (s): cpu = 00:19:23 ; elapsed = 00:09:47 . Memory (MB): peak = 9431.555 ; gain = 2199.781 ; free physical = 412536 ; free virtual = 725405

Time (s): cpu = 00:19:23 ; elapsed = 00:09:47 . Memory (MB): peak = 9431.555 ; gain = 2199.781 ; free physical = 412541 ; free virtual = 725410
Phase 4.1 Post Commit Optimization | Checksum: 17461d042

Time (s): cpu = 00:19:25 ; elapsed = 00:09:49 . Memory (MB): peak = 9431.555 ; gain = 2199.781 ; free physical = 412542 ; free virtual = 725411

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17461d042

Time (s): cpu = 00:19:58 ; elapsed = 00:10:16 . Memory (MB): peak = 9842.039 ; gain = 2610.266 ; free physical = 412593 ; free virtual = 725462

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17461d042

Time (s): cpu = 00:20:00 ; elapsed = 00:10:18 . Memory (MB): peak = 9842.039 ; gain = 2610.266 ; free physical = 412594 ; free virtual = 725463
Phase 4.3 Placer Reporting | Checksum: 17461d042

Time (s): cpu = 00:20:01 ; elapsed = 00:10:19 . Memory (MB): peak = 9842.039 ; gain = 2610.266 ; free physical = 412594 ; free virtual = 725463

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 9842.039 ; gain = 0.000 ; free physical = 412587 ; free virtual = 725456

Time (s): cpu = 00:20:01 ; elapsed = 00:10:19 . Memory (MB): peak = 9842.039 ; gain = 2610.266 ; free physical = 412587 ; free virtual = 725456
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1850ce032

Time (s): cpu = 00:20:02 ; elapsed = 00:10:20 . Memory (MB): peak = 9842.039 ; gain = 2610.266 ; free physical = 412594 ; free virtual = 725463
Ending Placer Task | Checksum: b2d15d5a

Time (s): cpu = 00:20:03 ; elapsed = 00:10:22 . Memory (MB): peak = 9842.039 ; gain = 2610.266 ; free physical = 412595 ; free virtual = 725464
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:20:51 ; elapsed = 00:10:55 . Memory (MB): peak = 9842.039 ; gain = 2610.266 ; free physical = 413490 ; free virtual = 726359
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 9842.039 ; gain = 0.000 ; free physical = 412834 ; free virtual = 726263
report_design_analysis: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 9842.039 ; gain = 0.000 ; free physical = 412884 ; free virtual = 726334
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:12 ; elapsed = 00:00:42 . Memory (MB): peak = 9842.039 ; gain = 0.000 ; free physical = 413461 ; free virtual = 726331
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.53 . Memory (MB): peak = 9842.039 ; gain = 0.000 ; free physical = 413387 ; free virtual = 726257
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9842.039 ; gain = 0.000 ; free physical = 413464 ; free virtual = 726333
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.46 . Memory (MB): peak = 9842.039 ; gain = 0.000 ; free physical = 413449 ; free virtual = 726319
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:23 . Memory (MB): peak = 9842.039 ; gain = 0.000 ; free physical = 413318 ; free virtual = 726188
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 9842.039 ; gain = 0.000 ; free physical = 412710 ; free virtual = 726142
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 9842.039 ; gain = 0.000 ; free physical = 413279 ; free virtual = 726150
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 39 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6119f393 ConstDB: 0 ShapeSum: 51b769c7 RouteDB: 0
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412871 ; free virtual = 725741
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "v46_25_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_25_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_31_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_31_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_37_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_37_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_38_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_38_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_39_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_39_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_39_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_39_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_39_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_39_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_39_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_39_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_39_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_39_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_39_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_39_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_39_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_39_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_39_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_39_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_39_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_39_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_39_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_39_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_39_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_39_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_39_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_39_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_39_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_39_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_39_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_39_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_39_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_39_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_40_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_40_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_40_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_40_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_40_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_40_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_40_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_40_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_40_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_40_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_40_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_40_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_40_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_40_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_40_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_40_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_40_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_40_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_40_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_40_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_40_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_40_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_40_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_40_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_40_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_40_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_40_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_40_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_39_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_39_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_19_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_19_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_18_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_18_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_18_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_18_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_20_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_20_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_20_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_20_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_21_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_21_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_25_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_25_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_30_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_30_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_31_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_31_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_22_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_22_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_39_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_39_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_39_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_39_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_18_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_18_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_19_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_19_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_18_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_18_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_20_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_20_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_20_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_20_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_20_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_20_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_20_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_20_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_24_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_24_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_20_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_20_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_21_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_21_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_21_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_21_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_21_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_21_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_21_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_21_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_29_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_29_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_31_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_31_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_30_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_30_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_36_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_36_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_36_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_36_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_36_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_36_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_36_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_36_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_36_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_36_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_36_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_36_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_36_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_36_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_36_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_36_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_36_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_36_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_36_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_36_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_36_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_36_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_36_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_36_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_36_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_36_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_36_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_36_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v46_33_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v46_33_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: 2f0b51cc NumContArr: e73979fc Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 11644cbc8

Time (s): cpu = 00:01:26 ; elapsed = 00:00:27 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412897 ; free virtual = 725767

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 11644cbc8

Time (s): cpu = 00:01:28 ; elapsed = 00:00:28 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412722 ; free virtual = 725592

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11644cbc8

Time (s): cpu = 00:01:29 ; elapsed = 00:00:29 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412709 ; free virtual = 725580

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 11644cbc8

Time (s): cpu = 00:01:38 ; elapsed = 00:00:32 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412703 ; free virtual = 725574

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 181c6af9f

Time (s): cpu = 00:02:24 ; elapsed = 00:00:46 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412647 ; free virtual = 725518
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.472  | TNS=0.000  | WHS=-0.018 | THS=-0.162 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 202414
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 177636
  Number of Partially Routed Nets     = 24778
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20b916c33

Time (s): cpu = 00:04:37 ; elapsed = 00:01:29 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412624 ; free virtual = 725495

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20b916c33

Time (s): cpu = 00:04:37 ; elapsed = 00:01:30 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412625 ; free virtual = 725495
Phase 3 Initial Routing | Checksum: 15efd0ce3

Time (s): cpu = 00:05:50 ; elapsed = 00:01:52 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412491 ; free virtual = 725361

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 44571
 Number of Nodes with overlaps = 4429
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_12_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 528
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 18
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_32_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.007 | TNS=-0.029 | WHS=0.019  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1a95d449b

Time (s): cpu = 00:15:01 ; elapsed = 00:05:55 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412428 ; free virtual = 725299

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 408
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.064  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1654ddd88

Time (s): cpu = 00:15:38 ; elapsed = 00:06:24 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412436 ; free virtual = 725307
Phase 4 Rip-up And Reroute | Checksum: 1654ddd88

Time (s): cpu = 00:15:39 ; elapsed = 00:06:25 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412435 ; free virtual = 725306

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1654ddd88

Time (s): cpu = 00:15:41 ; elapsed = 00:06:25 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412437 ; free virtual = 725308

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1654ddd88

Time (s): cpu = 00:15:41 ; elapsed = 00:06:26 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412437 ; free virtual = 725308
Phase 5 Delay and Skew Optimization | Checksum: 1654ddd88

Time (s): cpu = 00:15:42 ; elapsed = 00:06:26 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412436 ; free virtual = 725306

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1935f4a1b

Time (s): cpu = 00:16:28 ; elapsed = 00:06:40 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412444 ; free virtual = 725315
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.064  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1935f4a1b

Time (s): cpu = 00:16:29 ; elapsed = 00:06:41 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412444 ; free virtual = 725315
Phase 6 Post Hold Fix | Checksum: 1935f4a1b

Time (s): cpu = 00:16:29 ; elapsed = 00:06:41 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412444 ; free virtual = 725315

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.54912 %
  Global Horizontal Routing Utilization  = 3.05054 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1dd91072d

Time (s): cpu = 00:16:37 ; elapsed = 00:06:43 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412430 ; free virtual = 725300

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1dd91072d

Time (s): cpu = 00:16:38 ; elapsed = 00:06:44 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412427 ; free virtual = 725298

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dd91072d

Time (s): cpu = 00:16:50 ; elapsed = 00:06:53 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412419 ; free virtual = 725290

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1dd91072d

Time (s): cpu = 00:16:51 ; elapsed = 00:06:54 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412429 ; free virtual = 725299

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.064  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1dd91072d

Time (s): cpu = 00:17:15 ; elapsed = 00:06:59 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412430 ; free virtual = 725301
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:17:15 ; elapsed = 00:06:59 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412788 ; free virtual = 725659

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:18:52 ; elapsed = 00:07:39 . Memory (MB): peak = 9842.043 ; gain = 0.004 ; free physical = 412788 ; free virtual = 725659
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412002 ; free virtual = 725476
report_design_analysis: Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 411963 ; free virtual = 725453
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:42 ; elapsed = 00:00:54 . Memory (MB): peak = 9842.043 ; gain = 0.000 ; free physical = 412583 ; free virtual = 725454
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:02:35 ; elapsed = 00:00:51 . Memory (MB): peak = 9842.047 ; gain = 0.004 ; free physical = 412544 ; free virtual = 725417
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:54 ; elapsed = 00:00:32 . Memory (MB): peak = 9842.047 ; gain = 0.000 ; free physical = 412540 ; free virtual = 725414
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
126 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:55 ; elapsed = 00:00:34 . Memory (MB): peak = 9896.250 ; gain = 54.203 ; free physical = 412407 ; free virtual = 725303
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 9896.250 ; gain = 0.000 ; free physical = 412331 ; free virtual = 725228
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 9896.250 ; gain = 0.000 ; free physical = 412334 ; free virtual = 725230
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 06:10:21 2023...
[Thu Nov 16 06:10:37 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:27:58 . Memory (MB): peak = 10242.754 ; gain = 0.000 ; free physical = 419145 ; free virtual = 732041
TIMESTAMP: HLS-REPORT: implementation open_run: 2023-11-16 06:10:37 EST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 10242.754 ; gain = 0.000 ; free physical = 418603 ; free virtual = 731559
INFO: [Netlist 29-17] Analyzing 4922 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 10561.836 ; gain = 295.066 ; free physical = 416874 ; free virtual = 729897
Restored from archive | CPU: 10.220000 secs | Memory: 270.956123 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 10561.836 ; gain = 295.066 ; free physical = 416874 ; free virtual = 729897
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 10561.836 ; gain = 0.000 ; free physical = 416927 ; free virtual = 729950
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1035 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 450 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 351 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 234 instances

open_run: Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 10561.836 ; gain = 319.082 ; free physical = 416927 ; free virtual = 729950
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2023-11-16 06:11:35 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/kernel_jacobi_2d_utilization_routed.rpt
report_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10561.836 ; gain = 0.000 ; free physical = 416919 ; free virtual = 729943
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/kernel_jacobi_2d_utilization_hierarchical_routed.rpt
report_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 10561.836 ; gain = 0.000 ; free physical = 416919 ; free virtual = 729942
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/kernel_jacobi_2d_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:26 ; elapsed = 00:00:22 . Memory (MB): peak = 10739.254 ; gain = 177.418 ; free physical = 416601 ; free virtual = 729625
INFO: HLS-REPORT: Running report: report_route_status -file ./report/kernel_jacobi_2d_status_routed.rpt
report_route_status: Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 10994.785 ; gain = 255.531 ; free physical = 416501 ; free virtual = 729525
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/kernel_jacobi_2d_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/kernel_jacobi_2d_design_analysis_routed.rpt
report_design_analysis: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 10994.785 ; gain = 0.000 ; free physical = 416511 ; free virtual = 729535
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/kernel_jacobi_2d_failfast_routed.rpt
 -I- design metrics completed in 6 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 2 seconds
 -I- utilization metrics completed in 11 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 19 seconds
 -I- average fanout metrics completed in 29 seconds (5 modules)
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/report/impl.AVGFO.rpt
 -I- non-FD high fanout nets completed in 13 seconds
 -I- path budgeting metrics completed in 15 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xcu280-fsvh2892-2L-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 5.59%  | OK     |
#  | FD                                                        | 50%       | 4.21%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 1.35%  | OK     |
#  | CARRY8                                                    | 25%       | 1.78%  | OK     |
#  | MUXF7                                                     | 15%       | 0.13%  | OK     |
#  | DSP                                                       | 80%       | 8.88%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 8.88%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 24444     | 982    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.39   | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/report/kernel_jacobi_2d_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 96 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2023-11-16 06:14:21 EST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2023-11-16 06:14:21 EST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2023-11-16 06:14:21 EST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2023-11-16 06:14:23 EST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2023-11-16 06:14:23 EST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2023-11-16 06:14:23 EST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2023-11-16 06:14:23 EST
HLS EXTRACTION: impl area_totals:  0 1303680 2607360 9024 4032 162960 960
HLS EXTRACTION: impl area_current: 0 72822 109897 801 0 0 6264 18274 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 1303680 LUT 72822 AVAIL_FF 2607360 FF 109897 AVAIL_DSP 9024 DSP 801 AVAIL_BRAM 4032 BRAM 0 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 6264 AVAIL_CLB 162960 CLB 18274
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/jacobi-2d/pnr_vitis/out_slr0.prj/solution1/impl/report/verilog/kernel_jacobi_2d_export.rpt


Implementation tool: Xilinx Vivado v.2022.1.2
Project:             out_slr0.prj
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Thu Nov 16 06:14:24 EST 2023

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          72822
FF:          109897
DSP:            801
BRAM:             0
URAM:             0
LATCH:            0
SRL:           6264
CLB:          18274

#=== Final timing ===
CP required:                     2.500
CP achieved post-synthesis:      1.606
CP achieved post-implementation: 2.432
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2023-11-16 06:14:24 EST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=0.068028, worst hold slack (WHS)=0.019000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2023-11-16 06:14:24 EST
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 06:14:24 2023...
INFO: [HLS 200-802] Generated output file out_slr0.prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2471.84 seconds. CPU system time: 247.23 seconds. Elapsed time: 3767.1 seconds; current allocated memory: 128.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5348.7 seconds. Total CPU system time: 258.64 seconds. Total elapsed time: 6665.01 seconds; peak allocated memory: 3.070 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Nov 16 06:16:27 2023...
