Classic Timing Analyzer report for top_de2
Fri Dec 13 12:04:36 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock_50mhz'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                    ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+--------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack ; Required Time ; Actual Time                      ; From                                          ; To                                   ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+--------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A   ; None          ; 3.317 ns                         ; rst                                           ; controller:inst9|cur_future_piece[1] ; --                           ; clock_50mhz                  ; 0            ;
; Worst-case tco                              ; N/A   ; None          ; 12.999 ns                        ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync                            ; clock_50mhz                  ; --                           ; 0            ;
; Worst-case tpd                              ; N/A   ; None          ; 2.612 ns                         ; altera_internal_jtag~TDO                      ; altera_reserved_tdo                  ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A   ; None          ; 5.474 ns                         ; dbg_inputs[4]                                 ; debounce:inst19|output[4]            ; --                           ; clock_50mhz                  ; 0            ;
; Clock Setup: 'clock_50mhz'                  ; N/A   ; None          ; 118.68 MHz ( period = 8.426 ns ) ; cs_compare:inst11|state[0]                    ; sr_if:inst2|do1                      ; clock_50mhz                  ; clock_50mhz                  ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A   ; None          ; 137.21 MHz ( period = 7.288 ns ) ; sld_hub:auto_hub|irf_reg[1][5]                ; sld_hub:auto_hub|tdo                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Total number of failed paths                ;       ;               ;                                  ;                                               ;                                      ;                              ;                              ; 0            ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+--------------------------------------+------------------------------+------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50mhz                  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50mhz'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                      ; To                                                                                                  ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 118.68 MHz ( period = 8.426 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.206 ns                ;
; N/A                                     ; 119.09 MHz ( period = 8.397 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.177 ns                ;
; N/A                                     ; 122.17 MHz ( period = 8.185 ns )                    ; vga:inst3|vga_np_check:np_check|in_np_state                                               ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.977 ns                ;
; N/A                                     ; 122.31 MHz ( period = 8.176 ns )                    ; vga:inst3|vga_score_check:score_check|in_score_state                                      ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.968 ns                ;
; N/A                                     ; 122.38 MHz ( period = 8.171 ns )                    ; check_mask:inst5|state.wait_for_ram                                                       ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.989 ns                ;
; N/A                                     ; 122.58 MHz ( period = 8.158 ns )                    ; draw_score:inst13|state.writing                                                           ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.968 ns                ;
; N/A                                     ; 123.14 MHz ( period = 8.121 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.901 ns                ;
; N/A                                     ; 124.27 MHz ( period = 8.047 ns )                    ; de_piece:inst6|state.writing                                                              ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.865 ns                ;
; N/A                                     ; 124.64 MHz ( period = 8.023 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]    ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 126.60 MHz ( period = 7.899 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]    ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.691 ns                ;
; N/A                                     ; 126.94 MHz ( period = 7.878 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0] ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 128.19 MHz ( period = 7.801 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.559 ns                ;
; N/A                                     ; 128.27 MHz ( period = 7.796 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.554 ns                ;
; N/A                                     ; 128.39 MHz ( period = 7.789 ns )                    ; piece_lut:inst7|cur_mask[0]                                                               ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 128.49 MHz ( period = 7.783 ns )                    ; cs_compare:inst11|state[1]                                                                ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.563 ns                ;
; N/A                                     ; 128.67 MHz ( period = 7.772 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.530 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.525 ns                ;
; N/A                                     ; 129.23 MHz ( period = 7.738 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1] ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.530 ns                ;
; N/A                                     ; 129.60 MHz ( period = 7.716 ns )                    ; cs_compare:inst11|cs_7bc:counter_7_bit|state[1]                                           ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.497 ns                ;
; N/A                                     ; 130.43 MHz ( period = 7.667 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.425 ns                ;
; N/A                                     ; 130.92 MHz ( period = 7.638 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 131.03 MHz ( period = 7.632 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.390 ns                ;
; N/A                                     ; 131.53 MHz ( period = 7.603 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.361 ns                ;
; N/A                                     ; 131.79 MHz ( period = 7.588 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.373 ns                ;
; N/A                                     ; 132.07 MHz ( period = 7.572 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.354 ns                ;
; N/A                                     ; 132.10 MHz ( period = 7.570 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.352 ns                ;
; N/A                                     ; 132.19 MHz ( period = 7.565 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.323 ns                ;
; N/A                                     ; 132.19 MHz ( period = 7.565 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.323 ns                ;
; N/A                                     ; 132.21 MHz ( period = 7.564 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.322 ns                ;
; N/A                                     ; 132.36 MHz ( period = 7.555 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.335 ns                ;
; N/A                                     ; 132.36 MHz ( period = 7.555 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.335 ns                ;
; N/A                                     ; 132.57 MHz ( period = 7.543 ns )                    ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[0]                          ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.327 ns                ;
; N/A                                     ; 132.57 MHz ( period = 7.543 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.325 ns                ;
; N/A                                     ; 132.61 MHz ( period = 7.541 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.323 ns                ;
; N/A                                     ; 132.70 MHz ( period = 7.536 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.294 ns                ;
; N/A                                     ; 132.70 MHz ( period = 7.536 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.294 ns                ;
; N/A                                     ; 132.71 MHz ( period = 7.535 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.298 ns                ;
; N/A                                     ; 132.71 MHz ( period = 7.535 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.293 ns                ;
; N/A                                     ; 132.80 MHz ( period = 7.530 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.293 ns                ;
; N/A                                     ; 132.87 MHz ( period = 7.526 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.306 ns                ;
; N/A                                     ; 132.87 MHz ( period = 7.526 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.306 ns                ;
; N/A                                     ; 133.40 MHz ( period = 7.496 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 133.40 MHz ( period = 7.496 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.276 ns                ;
; N/A                                     ; 133.46 MHz ( period = 7.493 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.273 ns                ;
; N/A                                     ; 133.49 MHz ( period = 7.491 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.249 ns                ;
; N/A                                     ; 133.67 MHz ( period = 7.481 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 133.67 MHz ( period = 7.481 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 133.69 MHz ( period = 7.480 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.239 ns                ;
; N/A                                     ; 133.92 MHz ( period = 7.467 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.247 ns                ;
; N/A                                     ; 133.98 MHz ( period = 7.464 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 134.05 MHz ( period = 7.460 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 134.10 MHz ( period = 7.457 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 134.10 MHz ( period = 7.457 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.237 ns                ;
; N/A                                     ; 134.12 MHz ( period = 7.456 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.236 ns                ;
; N/A                                     ; 134.19 MHz ( period = 7.452 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.211 ns                ;
; N/A                                     ; 134.19 MHz ( period = 7.452 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.232 ns                ;
; N/A                                     ; 134.19 MHz ( period = 7.452 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.211 ns                ;
; N/A                                     ; 134.21 MHz ( period = 7.451 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.210 ns                ;
; N/A                                     ; 134.57 MHz ( period = 7.431 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.189 ns                ;
; N/A                                     ; 134.57 MHz ( period = 7.431 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.189 ns                ;
; N/A                                     ; 134.57 MHz ( period = 7.431 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.211 ns                ;
; N/A                                     ; 134.59 MHz ( period = 7.430 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.188 ns                ;
; N/A                                     ; 134.63 MHz ( period = 7.428 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 134.63 MHz ( period = 7.428 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.208 ns                ;
; N/A                                     ; 134.64 MHz ( period = 7.427 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.207 ns                ;
; N/A                                     ; 134.72 MHz ( period = 7.423 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.203 ns                ;
; N/A                                     ; 134.79 MHz ( period = 7.419 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                 ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.204 ns                ;
; N/A                                     ; 135.10 MHz ( period = 7.402 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.160 ns                ;
; N/A                                     ; 135.10 MHz ( period = 7.402 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.160 ns                ;
; N/A                                     ; 135.12 MHz ( period = 7.401 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.159 ns                ;
; N/A                                     ; 135.12 MHz ( period = 7.401 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.164 ns                ;
; N/A                                     ; 135.56 MHz ( period = 7.377 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.169 ns                ;
; N/A                                     ; 135.76 MHz ( period = 7.366 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.129 ns                ;
; N/A                                     ; 135.83 MHz ( period = 7.362 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.120 ns                ;
; N/A                                     ; 135.96 MHz ( period = 7.355 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.118 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.113 ns                ;
; N/A                                     ; 136.11 MHz ( period = 7.347 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[1]       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.139 ns                ;
; N/A                                     ; 136.39 MHz ( period = 7.332 ns )                    ; cs_compare:inst11|cs_shift:shift|state[2]                                                 ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.117 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; piece_lut:inst7|cur_mask[1]                                                               ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.135 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.085 ns                ;
; N/A                                     ; 136.56 MHz ( period = 7.323 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.082 ns                ;
; N/A                                     ; 136.57 MHz ( period = 7.322 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.081 ns                ;
; N/A                                     ; 136.59 MHz ( period = 7.321 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.080 ns                ;
; N/A                                     ; 136.59 MHz ( period = 7.321 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.080 ns                ;
; N/A                                     ; 136.87 MHz ( period = 7.306 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.093 ns                ;
; N/A                                     ; 136.91 MHz ( period = 7.304 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.062 ns                ;
; N/A                                     ; 136.91 MHz ( period = 7.304 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.091 ns                ;
; N/A                                     ; 136.93 MHz ( period = 7.303 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.090 ns                ;
; N/A                                     ; 136.93 MHz ( period = 7.303 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.083 ns                ;
; N/A                                     ; 136.95 MHz ( period = 7.302 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.082 ns                ;
; N/A                                     ; 136.99 MHz ( period = 7.300 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.087 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.062 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.062 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.056 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.061 ns                ;
; N/A                                     ; 137.04 MHz ( period = 7.297 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.056 ns                ;
; N/A                                     ; 137.06 MHz ( period = 7.296 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.055 ns                ;
; N/A                                     ; 137.10 MHz ( period = 7.294 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.053 ns                ;
; N/A                                     ; 137.12 MHz ( period = 7.293 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.052 ns                ;
; N/A                                     ; 137.14 MHz ( period = 7.292 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.051 ns                ;
; N/A                                     ; 137.14 MHz ( period = 7.292 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.050 ns                ;
; N/A                                     ; 137.14 MHz ( period = 7.292 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.051 ns                ;
; N/A                                     ; 137.19 MHz ( period = 7.289 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.047 ns                ;
; N/A                                     ; 137.19 MHz ( period = 7.289 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 137.19 MHz ( period = 7.289 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.074 ns                ;
; N/A                                     ; 137.23 MHz ( period = 7.287 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 137.25 MHz ( period = 7.286 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.044 ns                ;
; N/A                                     ; 137.46 MHz ( period = 7.275 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.033 ns                ;
; N/A                                     ; 137.48 MHz ( period = 7.274 ns )                    ; cs_compare:inst11|cs_shift:shift|state[2]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.037 ns                ;
; N/A                                     ; 137.48 MHz ( period = 7.274 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.061 ns                ;
; N/A                                     ; 137.48 MHz ( period = 7.274 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.054 ns                ;
; N/A                                     ; 137.49 MHz ( period = 7.273 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.053 ns                ;
; N/A                                     ; 137.51 MHz ( period = 7.272 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.031 ns                ;
; N/A                                     ; 137.53 MHz ( period = 7.271 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.058 ns                ;
; N/A                                     ; 137.55 MHz ( period = 7.270 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.057 ns                ;
; N/A                                     ; 137.55 MHz ( period = 7.270 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.057 ns                ;
; N/A                                     ; 137.57 MHz ( period = 7.269 ns )                    ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[1]                          ; sr_if:inst2|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.053 ns                ;
; N/A                                     ; 137.57 MHz ( period = 7.269 ns )                    ; cs_compare:inst11|cs_shift:shift|state[2]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.032 ns                ;
; N/A                                     ; 137.57 MHz ( period = 7.269 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.027 ns                ;
; N/A                                     ; 137.59 MHz ( period = 7.268 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.027 ns                ;
; N/A                                     ; 137.61 MHz ( period = 7.267 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.026 ns                ;
; N/A                                     ; 137.61 MHz ( period = 7.267 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.026 ns                ;
; N/A                                     ; 137.61 MHz ( period = 7.267 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.049 ns                ;
; N/A                                     ; 137.65 MHz ( period = 7.265 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.047 ns                ;
; N/A                                     ; 137.68 MHz ( period = 7.263 ns )                    ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[4]                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.026 ns                ;
; N/A                                     ; 137.68 MHz ( period = 7.263 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.021 ns                ;
; N/A                                     ; 137.74 MHz ( period = 7.260 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.018 ns                ;
; N/A                                     ; 137.74 MHz ( period = 7.260 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.018 ns                ;
; N/A                                     ; 137.74 MHz ( period = 7.260 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.018 ns                ;
; N/A                                     ; 137.76 MHz ( period = 7.259 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.017 ns                ;
; N/A                                     ; 137.76 MHz ( period = 7.259 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.041 ns                ;
; N/A                                     ; 137.76 MHz ( period = 7.259 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.041 ns                ;
; N/A                                     ; 137.78 MHz ( period = 7.258 ns )                    ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[4]                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.021 ns                ;
; N/A                                     ; 137.78 MHz ( period = 7.258 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.040 ns                ;
; N/A                                     ; 137.80 MHz ( period = 7.257 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.015 ns                ;
; N/A                                     ; 137.82 MHz ( period = 7.256 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.041 ns                ;
; N/A                                     ; 137.84 MHz ( period = 7.255 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.038 ns                ;
; N/A                                     ; 137.93 MHz ( period = 7.250 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.030 ns                ;
; N/A                                     ; 137.93 MHz ( period = 7.250 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.030 ns                ;
; N/A                                     ; 138.06 MHz ( period = 7.243 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.002 ns                ;
; N/A                                     ; 138.10 MHz ( period = 7.241 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.028 ns                ;
; N/A                                     ; 138.10 MHz ( period = 7.241 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.028 ns                ;
; N/A                                     ; 138.16 MHz ( period = 7.238 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.997 ns                ;
; N/A                                     ; 138.18 MHz ( period = 7.237 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.019 ns                ;
; N/A                                     ; 138.22 MHz ( period = 7.235 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.018 ns                ;
; N/A                                     ; 138.26 MHz ( period = 7.233 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.016 ns                ;
; N/A                                     ; 138.27 MHz ( period = 7.232 ns )                    ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.995 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.012 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.015 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.012 ns                ;
; N/A                                     ; 138.35 MHz ( period = 7.228 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.011 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.990 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.010 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.012 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.012 ns                ;
; N/A                                     ; 138.39 MHz ( period = 7.226 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.009 ns                ;
; N/A                                     ; 138.48 MHz ( period = 7.221 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.984 ns                ;
; N/A                                     ; 138.60 MHz ( period = 7.215 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.979 ns                ;
; N/A                                     ; 138.60 MHz ( period = 7.215 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.979 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.978 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.999 ns                ;
; N/A                                     ; 138.73 MHz ( period = 7.208 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.990 ns                ;
; N/A                                     ; 138.77 MHz ( period = 7.206 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.989 ns                ;
; N/A                                     ; 138.81 MHz ( period = 7.204 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.987 ns                ;
; N/A                                     ; 138.85 MHz ( period = 7.202 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.989 ns                ;
; N/A                                     ; 138.89 MHz ( period = 7.200 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.987 ns                ;
; N/A                                     ; 138.91 MHz ( period = 7.199 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.982 ns                ;
; N/A                                     ; 138.91 MHz ( period = 7.199 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.982 ns                ;
; N/A                                     ; 138.93 MHz ( period = 7.198 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.981 ns                ;
; N/A                                     ; 139.00 MHz ( period = 7.194 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.979 ns                ;
; N/A                                     ; 139.04 MHz ( period = 7.192 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.975 ns                ;
; N/A                                     ; 139.04 MHz ( period = 7.192 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.975 ns                ;
; N/A                                     ; 139.06 MHz ( period = 7.191 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.983 ns                ;
; N/A                                     ; 139.06 MHz ( period = 7.191 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.976 ns                ;
; N/A                                     ; 139.06 MHz ( period = 7.191 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.975 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.973 ns                ;
; N/A                                     ; 139.12 MHz ( period = 7.188 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 139.16 MHz ( period = 7.186 ns )                    ; cs_compare:inst11|cs_shift:shift|state[0]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.949 ns                ;
; N/A                                     ; 139.16 MHz ( period = 7.186 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 139.18 MHz ( period = 7.185 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.970 ns                ;
; N/A                                     ; 139.35 MHz ( period = 7.176 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.935 ns                ;
; N/A                                     ; 139.35 MHz ( period = 7.176 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.935 ns                ;
; N/A                                     ; 139.37 MHz ( period = 7.175 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.934 ns                ;
; N/A                                     ; 139.41 MHz ( period = 7.173 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.960 ns                ;
; N/A                                     ; 139.45 MHz ( period = 7.171 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.958 ns                ;
; N/A                                     ; 139.47 MHz ( period = 7.170 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 139.51 MHz ( period = 7.168 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.955 ns                ;
; N/A                                     ; 139.51 MHz ( period = 7.168 ns )                    ; cs_compare:inst11|state[0]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.955 ns                ;
; N/A                                     ; 139.55 MHz ( period = 7.166 ns )                    ; de_piece:inst6|state.writing                                                              ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.962 ns                ;
; N/A                                     ; 139.57 MHz ( period = 7.165 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.928 ns                ;
; N/A                                     ; 139.57 MHz ( period = 7.165 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.928 ns                ;
; N/A                                     ; 139.59 MHz ( period = 7.164 ns )                    ; cs_compare:inst11|cs_shift:shift|state[1]                                                 ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.927 ns                ;
; N/A                                     ; 139.61 MHz ( period = 7.163 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.946 ns                ;
; N/A                                     ; 139.61 MHz ( period = 7.163 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.946 ns                ;
; N/A                                     ; 139.65 MHz ( period = 7.161 ns )                    ; cs_compare:inst11|state[2]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.944 ns                ;
; N/A                                     ; 139.70 MHz ( period = 7.158 ns )                    ; cs_compare:inst11|state[1]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.916 ns                ;
; N/A                                     ; 139.76 MHz ( period = 7.155 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.935 ns                ;
; N/A                                     ; 139.80 MHz ( period = 7.153 ns )                    ; cs_compare:inst11|state[1]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.911 ns                ;
; N/A                                     ; 139.82 MHz ( period = 7.152 ns )                    ; cs_compare:inst11|state[3]                                                                ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.939 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                           ;                                                                                                     ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                     ; To                                                                                                                                                                                                                              ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 137.21 MHz ( period = 7.288 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.437 ns                ;
; N/A                                     ; 145.99 MHz ( period = 6.850 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.182 ns                ;
; N/A                                     ; 147.45 MHz ( period = 6.782 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 147.80 MHz ( period = 6.766 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 148.41 MHz ( period = 6.738 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 151.10 MHz ( period = 6.618 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; 152.30 MHz ( period = 6.566 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 153.19 MHz ( period = 6.528 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.057 ns                ;
; N/A                                     ; 154.89 MHz ( period = 6.456 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.014 ns                ;
; N/A                                     ; 155.18 MHz ( period = 6.444 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 158.43 MHz ( period = 6.312 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.957 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; 162.50 MHz ( period = 6.154 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; 164.31 MHz ( period = 6.086 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.829 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.778 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 176.12 MHz ( period = 5.678 ns )                    ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.649 ns                ;
; N/A                                     ; 178.44 MHz ( period = 5.604 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.602 ns                ;
; N/A                                     ; 179.73 MHz ( period = 5.564 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.592 ns                ;
; N/A                                     ; 180.38 MHz ( period = 5.544 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.558 ns                ;
; N/A                                     ; 196.62 MHz ( period = 5.086 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 204.96 MHz ( period = 4.879 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.657 ns                ;
; N/A                                     ; 204.96 MHz ( period = 4.879 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.657 ns                ;
; N/A                                     ; 204.96 MHz ( period = 4.879 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.657 ns                ;
; N/A                                     ; 204.96 MHz ( period = 4.879 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.657 ns                ;
; N/A                                     ; 204.96 MHz ( period = 4.879 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.657 ns                ;
; N/A                                     ; 204.96 MHz ( period = 4.879 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.657 ns                ;
; N/A                                     ; 204.96 MHz ( period = 4.879 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.657 ns                ;
; N/A                                     ; 204.96 MHz ( period = 4.879 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.657 ns                ;
; N/A                                     ; 204.96 MHz ( period = 4.879 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.657 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 213.58 MHz ( period = 4.682 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.489 ns                ;
; N/A                                     ; 213.58 MHz ( period = 4.682 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.489 ns                ;
; N/A                                     ; 213.58 MHz ( period = 4.682 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.489 ns                ;
; N/A                                     ; 213.58 MHz ( period = 4.682 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.489 ns                ;
; N/A                                     ; 213.58 MHz ( period = 4.682 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.489 ns                ;
; N/A                                     ; 213.58 MHz ( period = 4.682 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.489 ns                ;
; N/A                                     ; 213.58 MHz ( period = 4.682 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.489 ns                ;
; N/A                                     ; 213.58 MHz ( period = 4.682 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.489 ns                ;
; N/A                                     ; 213.58 MHz ( period = 4.682 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.489 ns                ;
; N/A                                     ; 215.24 MHz ( period = 4.646 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; 215.24 MHz ( period = 4.646 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; 215.24 MHz ( period = 4.646 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; 215.24 MHz ( period = 4.646 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; 215.24 MHz ( period = 4.646 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; 215.24 MHz ( period = 4.646 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; 215.24 MHz ( period = 4.646 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; 215.24 MHz ( period = 4.646 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; 215.24 MHz ( period = 4.646 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; 218.20 MHz ( period = 4.583 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.284 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.284 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.284 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.284 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.284 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.284 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.284 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.284 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.284 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.278 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.278 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.278 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.278 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.278 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.278 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.278 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.278 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.278 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; 222.67 MHz ( period = 4.491 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; 222.67 MHz ( period = 4.491 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; 222.67 MHz ( period = 4.491 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; 222.67 MHz ( period = 4.491 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; 222.67 MHz ( period = 4.491 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; 222.67 MHz ( period = 4.491 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; 222.67 MHz ( period = 4.491 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; 222.67 MHz ( period = 4.491 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; 222.67 MHz ( period = 4.491 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.289 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.289 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.289 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.289 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.289 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.289 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.289 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.289 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8]        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.289 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.253 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.253 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.253 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.253 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.253 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.253 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.253 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.253 ns                ;
; N/A                                     ; 223.26 MHz ( period = 4.479 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.253 ns                ;
; N/A                                     ; 224.42 MHz ( period = 4.456 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.230 ns                ;
; N/A                                     ; 224.42 MHz ( period = 4.456 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.230 ns                ;
; N/A                                     ; 224.42 MHz ( period = 4.456 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.230 ns                ;
; N/A                                     ; 224.42 MHz ( period = 4.456 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.230 ns                ;
; N/A                                     ; 224.42 MHz ( period = 4.456 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.230 ns                ;
; N/A                                     ; 224.42 MHz ( period = 4.456 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.230 ns                ;
; N/A                                     ; 224.42 MHz ( period = 4.456 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.230 ns                ;
; N/A                                     ; 224.42 MHz ( period = 4.456 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.230 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.049 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.049 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.049 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.049 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.049 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.049 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.049 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.049 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.049 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg0                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg1                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg2                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg3                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg4                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg5                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg6                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg7                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg8                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.017 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg0                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.838 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.781 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.781 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.781 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.781 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.781 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.781 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.781 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.781 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.781 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg6                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.642 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.597 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg5                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.599 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg7                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.599 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.589 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.581 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.565 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.533 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg4                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.465 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.370 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.330 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.314 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.311 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.315 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.304 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.302 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg3                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.312 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.296 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.296 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.295 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.282 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg1                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.305 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.282 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.272 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.272 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg2                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.271 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg8                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.270 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.071 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.044 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.020 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 0.995 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                 ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From                         ; To                                                                                                  ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 3.317 ns   ; rst                          ; controller:inst9|cur_future_piece[2]                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.317 ns   ; rst                          ; controller:inst9|cur_future_piece[0]                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.317 ns   ; rst                          ; controller:inst9|cur_future_piece[1]                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.190 ns   ; rst                          ; controller:inst9|cur_x[1]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.006 ns   ; rst                          ; controller:inst9|cur_x[2]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.006 ns   ; rst                          ; controller:inst9|cur_x[0]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.856 ns   ; rst                          ; controller:inst9|cur_piece[2]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.856 ns   ; rst                          ; controller:inst9|cur_piece[0]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.856 ns   ; rst                          ; controller:inst9|cur_piece[1]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.514 ns   ; rst                          ; controller:inst9|controller_move:move_pm|cur_state.move_5                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.514 ns   ; rst                          ; controller:inst9|controller_move:move_pm|cur_state.move_6                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.373 ns   ; rst                          ; timer:inst4|state.output                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.369 ns   ; rst                          ; timer:inst4|state.lock                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.368 ns   ; rst                          ; timer:inst4|state.rising_edge                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.359 ns   ; rst                          ; controller:inst9|cur_state.clear_shift_2                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.357 ns   ; rst                          ; controller:inst9|cur_state.clear_shift_3                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.226 ns   ; rst                          ; controller:inst9|controller_move:move_pm|cur_state.do_move_2                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.223 ns   ; rst                          ; controller:inst9|controller_move:move_pm|cur_state.done_fit                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.925 ns   ; rst                          ; timer:inst4|state.init                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.919 ns   ; rst                          ; timer:inst4|state.high                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.852 ns   ; rst                          ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.533 ns   ; rst                          ; debounce:inst19|state.start_count                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.344 ns   ; rst                          ; timer:inst4|state.low                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.340 ns   ; rst                          ; timer:inst4|timer_counter:counter|state[2]                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.340 ns   ; rst                          ; timer:inst4|timer_counter:counter|state[3]                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.340 ns   ; rst                          ; timer:inst4|timer_counter:counter|state[4]                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.340 ns   ; rst                          ; timer:inst4|timer_counter:counter|state[0]                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.340 ns   ; rst                          ; timer:inst4|timer_counter:counter|state[1]                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.322 ns   ; rst                          ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[1]  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.322 ns   ; rst                          ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[0]  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.322 ns   ; rst                          ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[2]  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.322 ns   ; rst                          ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[3]  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.235 ns   ; dbg_inputs[3]                ; npg:inst10|npg_ff:Button|q                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.229 ns   ; rst                          ; debounce:inst19|state.finish_count                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.211 ns   ; rst                          ; check_mask:inst5|state.wait_for_lut                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.195 ns   ; dbg_inputs[2]                ; npg:inst10|npg_ff:Button|q                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.189 ns   ; rst                          ; controller:inst9|cur_y[0]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.171 ns   ; rst                          ; controller:inst9|cur_y[3]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.171 ns   ; rst                          ; controller:inst9|cur_y[2]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.171 ns   ; rst                          ; controller:inst9|cur_y[1]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.071 ns   ; rst                          ; piece_lut:inst7|state.reset                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.071 ns   ; rst                          ; piece_lut:inst7|state.calc_rom_addr_1                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.068 ns   ; rst                          ; check_mask:inst5|state.check                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.046 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.046 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[6]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.046 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[2]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.046 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[4]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.046 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[5]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.046 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.046 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[1]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.046 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[0]                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.023 ns   ; rst                          ; controller:inst9|controller_move:move_pm|cur_state.done_error                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.019 ns   ; rst                          ; controller:inst9|controller_move:move_pm|cur_state.reset                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.014 ns   ; rst                          ; controller:inst9|controller_move:move_pm|cur_state.move_3                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.008 ns   ; rst                          ; piece_lut:inst7|state.output2                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.008 ns   ; rst                          ; piece_lut:inst7|state.output1                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.008 ns   ; rst                          ; piece_lut:inst7|cur_mask[2]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.951 ns   ; rst                          ; controller:inst9|cur_state.collision_4                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.951 ns   ; rst                          ; de_piece:inst6|state.done                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.951 ns   ; rst                          ; de_piece:inst6|state.waiting_1                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.951 ns   ; rst                          ; de_piece:inst6|state.lut_lookup                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.951 ns   ; rst                          ; de_piece:inst6|state.waiting_2                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.926 ns   ; dbg_inputs[3]                ; debounce:inst19|state.start_count                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.916 ns   ; rst                          ; piece_lut:inst7|cur_mask[7]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.916 ns   ; rst                          ; piece_lut:inst7|cur_mask[1]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.916 ns   ; rst                          ; piece_lut:inst7|cur_mask[3]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.916 ns   ; rst                          ; piece_lut:inst7|cur_mask[4]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.916 ns   ; rst                          ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.916 ns   ; rst                          ; piece_lut:inst7|cur_mask[5]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.916 ns   ; rst                          ; piece_lut:inst7|cur_mask[0]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.888 ns   ; rst                          ; controller:inst9|controller_move:move_pm|cur_state.move_2                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.886 ns   ; dbg_inputs[2]                ; debounce:inst19|state.start_count                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.843 ns   ; rst                          ; controller:inst9|cur_state.move_4                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.843 ns   ; rst                          ; controller:inst9|cur_state.drop_overflow                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.843 ns   ; rst                          ; controller:inst9|cur_rot[0]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.843 ns   ; rst                          ; controller:inst9|cur_rot[1]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.834 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.834 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.834 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.834 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.834 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.834 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.834 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.834 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.834 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.834 ns   ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[0]                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.821 ns   ; rst                          ; check_mask:inst5|empty_s                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.821 ns   ; rst                          ; check_mask:inst5|pixel[1]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.821 ns   ; rst                          ; check_mask:inst5|pixel[0]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.803 ns   ; rst                          ; controller:inst9|controller_move:move_pm|cur_state.do_move_3                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.799 ns   ; rst                          ; controller:inst9|cur_timer_1_reset                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.774 ns   ; rst                          ; piece_lut:inst7|state.cord_overflow                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.764 ns   ; rst                          ; controller:inst9|cur_state.reset_timers_a_1                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.764 ns   ; rst                          ; controller:inst9|cur_state.reset_timers_b_1                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.752 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|state[0]                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.698 ns   ; rst                          ; npg:inst10|npg_ff:L1|q                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.698 ns   ; rst                          ; npg:inst10|npg_ff:L3|q                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.698 ns   ; rst                          ; npg:inst10|npg_ff:L2|q                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.692 ns   ; rst                          ; de_piece:inst6|cur_block[1]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.692 ns   ; rst                          ; de_piece:inst6|cur_block[0]                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.692 ns   ; rst                          ; piece_lut:inst7|cur_rom_addr[1]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.692 ns   ; rst                          ; piece_lut:inst7|cur_rom_addr[0]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.692 ns   ; rst                          ; piece_lut:inst7|cur_rom_addr[3]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.673 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.673 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.673 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.673 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.670 ns   ; rst                          ; check_mask:inst5|state.output                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.670 ns   ; rst                          ; controller:inst9|cur_state.space_2                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.670 ns   ; rst                          ; controller:inst9|cur_state.move_3                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.670 ns   ; rst                          ; check_mask:inst5|state.startup                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.659 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.659 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.659 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.659 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.659 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.659 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.659 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.659 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.635 ns   ; rst                          ; de_piece:inst6|state.writing                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.634 ns   ; rst                          ; debounce:inst19|output[0]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.633 ns   ; rst                          ; debounce:inst19|state.uit                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.629 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.622 ns   ; dbg_inputs[3]                ; debounce:inst19|state.finish_count                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.613 ns   ; rst                          ; check_mask:inst5|state.rust                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.595 ns   ; rst                          ; check_mask:inst5|state.wait_for_ram                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.584 ns   ; rst                          ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[1]        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.582 ns   ; dbg_inputs[2]                ; debounce:inst19|state.finish_count                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.581 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[2]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.581 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[1]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.581 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[0]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.560 ns   ; rst                          ; controller:inst9|cur_timer_1_time                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.560 ns   ; rst                          ; controller:inst9|cur_timer_1_start                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.540 ns   ; rst                          ; piece_lut:inst7|state.wait_for_rom                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.538 ns   ; rst                          ; piece_lut:inst7|state.cord_calc                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.537 ns   ; rst                          ; piece_lut:inst7|state.calc_rom_addr_2                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.444 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|state[2]                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.427 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.427 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.427 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[4]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.427 ns   ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.424 ns   ; rst                          ; controller:inst9|cur_state.first_draw_2                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.424 ns   ; rst                          ; controller:inst9|cur_state.reset_timers_a_2                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.380 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.376 ns   ; rst                          ; controller:inst9|cur_state.reset                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.375 ns   ; rst                          ; debounce:inst19|output[1]                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.373 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.370 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.370 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.370 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.370 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.370 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.370 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.370 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.370 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.370 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.370 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.370 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.362 ns   ; rst                          ; piece_lut:inst7|cur_rom_addr[2]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.317 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.317 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.317 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.317 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.317 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.317 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.317 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.317 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.317 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.317 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.263 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.218 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.218 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.218 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.218 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.218 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.218 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.218 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.218 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.211 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.211 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.211 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.211 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.188 ns   ; rst                          ; piece_lut:inst7|cur_rom_addr[6]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.188 ns   ; rst                          ; piece_lut:inst7|cur_rom_addr[4]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.188 ns   ; rst                          ; piece_lut:inst7|cur_rom_addr[5]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.166 ns   ; dbg_inputs[0]                ; npg:inst10|npg_ff:Button|q                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.137 ns   ; dbg_inputs[0]                ; debounce:inst19|state.start_count                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.118 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.118 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.118 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.118 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.118 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.113 ns   ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                              ;                                                                                                     ;                              ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To        ; From Clock  ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; N/A   ; None         ; 12.999 ns  ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync ; clock_50mhz ;
; N/A   ; None         ; 12.743 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[0]  ; clock_50mhz ;
; N/A   ; None         ; 12.637 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[8]  ; clock_50mhz ;
; N/A   ; None         ; 12.637 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[9]  ; clock_50mhz ;
; N/A   ; None         ; 12.556 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[1]  ; clock_50mhz ;
; N/A   ; None         ; 12.556 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[2]  ; clock_50mhz ;
; N/A   ; None         ; 12.477 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[5]  ; clock_50mhz ;
; N/A   ; None         ; 12.467 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[3]  ; clock_50mhz ;
; N/A   ; None         ; 12.467 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[4]  ; clock_50mhz ;
; N/A   ; None         ; 12.451 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[7]  ; clock_50mhz ;
; N/A   ; None         ; 12.441 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[6]  ; clock_50mhz ;
; N/A   ; None         ; 12.432 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[6]  ; clock_50mhz ;
; N/A   ; None         ; 12.432 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[7]  ; clock_50mhz ;
; N/A   ; None         ; 12.250 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[4]  ; clock_50mhz ;
; N/A   ; None         ; 12.240 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[5]  ; clock_50mhz ;
; N/A   ; None         ; 12.210 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[0]  ; clock_50mhz ;
; N/A   ; None         ; 12.210 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[1]  ; clock_50mhz ;
; N/A   ; None         ; 12.205 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[4]  ; clock_50mhz ;
; N/A   ; None         ; 12.205 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[5]  ; clock_50mhz ;
; N/A   ; None         ; 12.195 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[2]  ; clock_50mhz ;
; N/A   ; None         ; 12.195 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[3]  ; clock_50mhz ;
; N/A   ; None         ; 12.190 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[2]  ; clock_50mhz ;
; N/A   ; None         ; 12.180 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[8]  ; clock_50mhz ;
; N/A   ; None         ; 12.180 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[9]  ; clock_50mhz ;
; N/A   ; None         ; 12.180 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[3]  ; clock_50mhz ;
; N/A   ; None         ; 11.968 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[8]  ; clock_50mhz ;
; N/A   ; None         ; 11.968 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[9]  ; clock_50mhz ;
; N/A   ; None         ; 11.958 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[7]  ; clock_50mhz ;
; N/A   ; None         ; 11.938 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[6]  ; clock_50mhz ;
; N/A   ; None         ; 11.934 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[0]  ; clock_50mhz ;
; N/A   ; None         ; 11.934 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[1]  ; clock_50mhz ;
; N/A   ; None         ; 9.599 ns   ; vga:inst3|vga_read:read_and_output|h_sync_out ; vga_hsync ; clock_50mhz ;
; N/A   ; None         ; 8.527 ns   ; gen6mhz:inst1|count[2]                        ; 6mhz_clk  ; clock_50mhz ;
; N/A   ; None         ; 8.261 ns   ; gen6mhz:inst1|count[2]                        ; vga_clk   ; clock_50mhz ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                                                                          ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 5.474 ns  ; dbg_inputs[4]                ; debounce:inst19|output[4]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 5.344 ns  ; dbg_inputs[5]                ; debounce:inst19|output[5]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.953 ns  ; dbg_inputs[5]                ; debounce:inst19|state.uit                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.715 ns  ; dbg_inputs[4]                ; debounce:inst19|state.uit                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.357 ns  ; dbg_inputs[5]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.119 ns  ; dbg_inputs[4]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.053 ns  ; dbg_inputs[5]                ; debounce:inst19|state.start_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.815 ns  ; dbg_inputs[4]                ; debounce:inst19|state.start_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.744 ns  ; dbg_inputs[5]                ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.506 ns  ; dbg_inputs[4]                ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.028 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.927 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.927 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.913 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.879 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.768 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.768 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.768 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.762 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.755 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.740 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.720 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.719 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.717 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.716 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.605 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.600 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.600 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.580 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.580 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.475 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.400 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.393 ns  ; dbg_inputs[1]                ; debounce:inst19|state.uit                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.392 ns  ; dbg_inputs[1]                ; debounce:inst19|output[1]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.381 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.252 ns  ; dbg_inputs[2]                ; debounce:inst19|output[2]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.082 ns  ; dbg_inputs[3]                ; debounce:inst19|output[3]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.064 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.993 ns  ; dbg_inputs[0]                ; debounce:inst19|state.uit                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.992 ns  ; dbg_inputs[0]                ; debounce:inst19|output[0]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.989 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.913 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.909 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.862 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.859 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.797 ns  ; dbg_inputs[1]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.719 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.641 ns  ; rst                          ; draw_score:inst13|state.reset                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.635 ns  ; rst                          ; debounce:inst19|output[4]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.627 ns  ; rst                          ; draw_score:inst13|i[1]                                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.621 ns  ; rst                          ; draw_score:inst13|i[0]                                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.514 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.514 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.513 ns  ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[0]                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.513 ns  ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[6]                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.513 ns  ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[5]                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.513 ns  ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[2]                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.513 ns  ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[1]                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.513 ns  ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[4]                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.513 ns  ; rst                          ; cs_compare:inst11|cs_7bc:counter_7_bit|state[3]                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.509 ns  ; rst                          ; cs_compare:inst11|state[3]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.509 ns  ; rst                          ; cs_compare:inst11|state[0]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.509 ns  ; rst                          ; cs_compare:inst11|state[2]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.509 ns  ; rst                          ; cs_compare:inst11|row_full                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.493 ns  ; dbg_inputs[1]                ; debounce:inst19|state.start_count                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.425 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.425 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.425 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.425 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.420 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.420 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.420 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.420 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.420 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.420 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.420 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.420 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.407 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.407 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.407 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.407 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.407 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.407 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.407 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.407 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.407 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.407 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.407 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.406 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.406 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.406 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.406 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.406 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.406 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.406 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.400 ns  ; rst                          ; vga:inst3|vga_sync:sync|h_sync_state                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.398 ns  ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[4]                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.398 ns  ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[3]                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.398 ns  ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[5]                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.398 ns  ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[6]                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.397 ns  ; dbg_inputs[0]                ; debounce:inst19|state.finish_count                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.397 ns  ; rst                          ; draw_score:inst13|i[2]                                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.393 ns  ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.383 ns  ; rst                          ; npg:inst10|npg_ff:L3|q                                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.383 ns  ; rst                          ; npg:inst10|npg_ff:L2|q                                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.382 ns  ; rst                          ; npg:inst10|npg_ff:Button|q                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.379 ns  ; rst                          ; cs_compare:inst11|cs_shift:shift|state[1]                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.379 ns  ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.379 ns  ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.379 ns  ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[4]                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.379 ns  ; rst                          ; cs_compare:inst11|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.368 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.368 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.368 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.368 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.365 ns  ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[7]                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.364 ns  ; rst                          ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[2]                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.363 ns  ; rst                          ; draw_score:inst13|state.done                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.363 ns  ; rst                          ; draw_score:inst13|state.writing                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.354 ns  ; rst                          ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[0]                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.349 ns  ; rst                          ; npg:inst10|npg_ff:L1|q                                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.349 ns  ; rst                          ; log_score:inst12|score:L1|score[6]                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.349 ns  ; rst                          ; log_score:inst12|score:L1|score[7]                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.349 ns  ; rst                          ; log_score:inst12|score:L1|score[2]                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.349 ns  ; rst                          ; log_score:inst12|score:L1|score[4]                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.349 ns  ; rst                          ; log_score:inst12|score:L1|score[5]                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.349 ns  ; rst                          ; log_score:inst12|score:L1|score[1]                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.349 ns  ; rst                          ; log_score:inst12|score:L1|score[0]                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.349 ns  ; rst                          ; log_score:inst12|score:L1|score[3]                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.348 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.348 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.348 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.348 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.348 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.348 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.348 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.338 ns  ; rst                          ; vga:inst3|vga_sync:sync|v_sync_state                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.326 ns  ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[3]                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.326 ns  ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[2]                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.319 ns  ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[4]                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.319 ns  ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[5]                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.319 ns  ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[6]                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.319 ns  ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[7]                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.318 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.301 ns  ; rst                          ; debounce:inst19|output[5]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.288 ns  ; rst                          ; controller:inst9|cur_state.soft_drop_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.287 ns  ; rst                          ; vga:inst3|vga_field_check:field_check|in_field_state                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.287 ns  ; rst                          ; vga:inst3|vga_field_check:field_check|end_field_line_state                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.284 ns  ; rst                          ; controller:inst9|cur_state.drop_timer_reset                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.267 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.267 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.267 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.267 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.267 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.267 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.267 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.267 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.244 ns  ; dbg_inputs[2]                ; debounce:inst19|state.uit                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.212 ns  ; rst                          ; debounce:inst19|output[3]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.212 ns  ; rst                          ; debounce:inst19|output[2]                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.204 ns  ; dbg_inputs[3]                ; debounce:inst19|state.uit                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.178 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.178 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.178 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.178 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.178 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.178 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.177 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.177 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.177 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.177 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.177 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.177 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.177 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.173 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.171 ns  ; rst                          ; de_piece:inst6|state.reset                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.169 ns  ; rst                          ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.164 ns  ; rst                          ; cs_compare:inst11|state[1]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.161 ns  ; rst                          ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.157 ns  ; rst                          ; controller:inst9|cur_state.draw_next_piece_5                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.157 ns  ; rst                          ; controller:inst9|cur_state.draw_next_piece_1                                                                                                                                                                                                ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                                                                             ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Dec 13 12:04:36 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 6 of the 6 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50mhz" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "vga:inst3|vga_read:read_and_output|h_sync_out" as buffer
    Info: Detected ripple clock "gen6mhz:inst1|count[2]" as buffer
Info: Clock "clock_50mhz" has Internal fmax of 118.68 MHz between source register "cs_compare:inst11|state[0]" and destination register "sr_if:inst2|do1" (period= 8.426 ns)
    Info: + Longest register to register delay is 8.206 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y19_N9; Fanout = 10; REG Node = 'cs_compare:inst11|state[0]'
        Info: 2: + IC(0.528 ns) + CELL(0.438 ns) = 0.966 ns; Loc. = LCCOMB_X29_Y19_N16; Fanout = 5; COMB Node = 'cs_compare:inst11|cs_compare_comb:comb|Mux0~0'
        Info: 3: + IC(0.280 ns) + CELL(0.242 ns) = 1.488 ns; Loc. = LCCOMB_X29_Y19_N28; Fanout = 3; COMB Node = 'addr1~2'
        Info: 4: + IC(0.280 ns) + CELL(0.420 ns) = 2.188 ns; Loc. = LCCOMB_X29_Y19_N14; Fanout = 1; COMB Node = 'addr1~3'
        Info: 5: + IC(0.268 ns) + CELL(0.275 ns) = 2.731 ns; Loc. = LCCOMB_X29_Y19_N24; Fanout = 112; COMB Node = 'addr1~4'
        Info: 6: + IC(1.292 ns) + CELL(0.275 ns) = 4.298 ns; Loc. = LCCOMB_X23_Y21_N4; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_12|Y~0'
        Info: 7: + IC(0.728 ns) + CELL(0.150 ns) = 5.176 ns; Loc. = LCCOMB_X24_Y20_N24; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_12|Y~1'
        Info: 8: + IC(0.268 ns) + CELL(0.437 ns) = 5.881 ns; Loc. = LCCOMB_X24_Y20_N30; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|do1~3'
        Info: 9: + IC(0.797 ns) + CELL(0.275 ns) = 6.953 ns; Loc. = LCCOMB_X25_Y22_N2; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~0'
        Info: 10: + IC(0.924 ns) + CELL(0.245 ns) = 8.122 ns; Loc. = LCCOMB_X30_Y22_N16; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~3'
        Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 8.206 ns; Loc. = LCFF_X30_Y22_N17; Fanout = 10; REG Node = 'sr_if:inst2|do1'
        Info: Total cell delay = 2.841 ns ( 34.62 % )
        Info: Total interconnect delay = 5.365 ns ( 65.38 % )
    Info: - Smallest clock skew is -0.006 ns
        Info: + Shortest clock path from clock "clock_50mhz" to destination register is 7.605 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(1.058 ns) + CELL(0.787 ns) = 2.844 ns; Loc. = LCFF_X22_Y19_N31; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(3.186 ns) + CELL(0.000 ns) = 6.030 ns; Loc. = CLKCTRL_G0; Fanout = 865; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.038 ns) + CELL(0.537 ns) = 7.605 ns; Loc. = LCFF_X30_Y22_N17; Fanout = 10; REG Node = 'sr_if:inst2|do1'
            Info: Total cell delay = 2.323 ns ( 30.55 % )
            Info: Total interconnect delay = 5.282 ns ( 69.45 % )
        Info: - Longest clock path from clock "clock_50mhz" to source register is 7.611 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(1.058 ns) + CELL(0.787 ns) = 2.844 ns; Loc. = LCFF_X22_Y19_N31; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(3.186 ns) + CELL(0.000 ns) = 6.030 ns; Loc. = CLKCTRL_G0; Fanout = 865; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.044 ns) + CELL(0.537 ns) = 7.611 ns; Loc. = LCFF_X28_Y19_N9; Fanout = 10; REG Node = 'cs_compare:inst11|state[0]'
            Info: Total cell delay = 2.323 ns ( 30.52 % )
            Info: Total interconnect delay = 5.288 ns ( 69.48 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 137.21 MHz between source register "sld_hub:auto_hub|irf_reg[1][5]" and destination register "sld_hub:auto_hub|tdo" (period= 7.288 ns)
    Info: + Longest register to register delay is 3.437 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y25_N13; Fanout = 4; REG Node = 'sld_hub:auto_hub|irf_reg[1][5]'
        Info: 2: + IC(0.550 ns) + CELL(0.438 ns) = 0.988 ns; Loc. = LCCOMB_X34_Y25_N26; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2'
        Info: 3: + IC(0.717 ns) + CELL(0.150 ns) = 1.855 ns; Loc. = LCCOMB_X33_Y24_N12; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3'
        Info: 4: + IC(0.263 ns) + CELL(0.438 ns) = 2.556 ns; Loc. = LCCOMB_X33_Y24_N30; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 2.953 ns; Loc. = LCCOMB_X33_Y24_N22; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 6: + IC(0.250 ns) + CELL(0.150 ns) = 3.353 ns; Loc. = LCCOMB_X33_Y24_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.437 ns; Loc. = LCFF_X33_Y24_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.410 ns ( 41.02 % )
        Info: Total interconnect delay = 2.027 ns ( 58.98 % )
    Info: - Smallest clock skew is 0.007 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.409 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G3; Fanout = 365; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 4.409 ns; Loc. = LCFF_X33_Y24_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.537 ns ( 12.18 % )
            Info: Total interconnect delay = 3.872 ns ( 87.82 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.402 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G3; Fanout = 365; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.991 ns) + CELL(0.537 ns) = 4.402 ns; Loc. = LCFF_X33_Y25_N13; Fanout = 4; REG Node = 'sld_hub:auto_hub|irf_reg[1][5]'
            Info: Total cell delay = 0.537 ns ( 12.20 % )
            Info: Total interconnect delay = 3.865 ns ( 87.80 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "controller:inst9|cur_future_piece[2]" (data pin = "rst", clock pin = "clock_50mhz") is 3.317 ns
    Info: + Longest pin to register delay is 10.941 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 359; PIN Node = 'rst'
        Info: 2: + IC(6.664 ns) + CELL(0.371 ns) = 7.887 ns; Loc. = LCCOMB_X38_Y23_N2; Fanout = 1; COMB Node = 'controller:inst9|cur_future_piece[1]~0'
        Info: 3: + IC(0.261 ns) + CELL(0.389 ns) = 8.537 ns; Loc. = LCCOMB_X38_Y23_N20; Fanout = 3; COMB Node = 'controller:inst9|cur_future_piece[1]~1'
        Info: 4: + IC(0.774 ns) + CELL(0.275 ns) = 9.586 ns; Loc. = LCCOMB_X37_Y21_N26; Fanout = 3; COMB Node = 'controller:inst9|cur_future_piece[1]~2'
        Info: 5: + IC(0.695 ns) + CELL(0.660 ns) = 10.941 ns; Loc. = LCFF_X37_Y20_N1; Fanout = 1; REG Node = 'controller:inst9|cur_future_piece[2]'
        Info: Total cell delay = 2.547 ns ( 23.28 % )
        Info: Total interconnect delay = 8.394 ns ( 76.72 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50mhz" to destination register is 7.588 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(1.058 ns) + CELL(0.787 ns) = 2.844 ns; Loc. = LCFF_X22_Y19_N31; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(3.186 ns) + CELL(0.000 ns) = 6.030 ns; Loc. = CLKCTRL_G0; Fanout = 865; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.021 ns) + CELL(0.537 ns) = 7.588 ns; Loc. = LCFF_X37_Y20_N1; Fanout = 1; REG Node = 'controller:inst9|cur_future_piece[2]'
        Info: Total cell delay = 2.323 ns ( 30.61 % )
        Info: Total interconnect delay = 5.265 ns ( 69.39 % )
Info: tco from clock "clock_50mhz" to destination pin "vga_vsync" through register "vga:inst3|vga_read:read_and_output|v_sync_out" is 12.999 ns
    Info: + Longest clock path from clock "clock_50mhz" to source register is 7.585 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(1.058 ns) + CELL(0.787 ns) = 2.844 ns; Loc. = LCFF_X22_Y19_N31; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(3.186 ns) + CELL(0.000 ns) = 6.030 ns; Loc. = CLKCTRL_G0; Fanout = 865; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.018 ns) + CELL(0.537 ns) = 7.585 ns; Loc. = LCFF_X41_Y23_N9; Fanout = 9; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: Total cell delay = 2.323 ns ( 30.63 % )
        Info: Total interconnect delay = 5.262 ns ( 69.37 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.164 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y23_N9; Fanout = 9; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: 2: + IC(2.366 ns) + CELL(2.798 ns) = 5.164 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'vga_vsync'
        Info: Total cell delay = 2.798 ns ( 54.18 % )
        Info: Total interconnect delay = 2.366 ns ( 45.82 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "debounce:inst19|output[4]" (data pin = "dbg_inputs[4]", clock pin = "clock_50mhz") is 5.474 ns
    Info: + Longest clock path from clock "clock_50mhz" to destination register is 7.938 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(1.058 ns) + CELL(0.787 ns) = 2.844 ns; Loc. = LCFF_X22_Y19_N31; Fanout = 5; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.801 ns) + CELL(0.787 ns) = 4.432 ns; Loc. = LCFF_X23_Y23_N5; Fanout = 2; REG Node = 'vga:inst3|vga_read:read_and_output|h_sync_out'
        Info: 4: + IC(1.959 ns) + CELL(0.000 ns) = 6.391 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'vga:inst3|vga_read:read_and_output|h_sync_out~clkctrl'
        Info: 5: + IC(1.010 ns) + CELL(0.537 ns) = 7.938 ns; Loc. = LCFF_X38_Y21_N25; Fanout = 4; REG Node = 'debounce:inst19|output[4]'
        Info: Total cell delay = 3.110 ns ( 39.18 % )
        Info: Total interconnect delay = 4.828 ns ( 60.82 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.730 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 2; PIN Node = 'dbg_inputs[4]'
        Info: 2: + IC(1.497 ns) + CELL(0.150 ns) = 2.646 ns; Loc. = LCCOMB_X38_Y21_N24; Fanout = 1; COMB Node = 'debounce:inst19|output~5'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.730 ns; Loc. = LCFF_X38_Y21_N25; Fanout = 4; REG Node = 'debounce:inst19|output[4]'
        Info: Total cell delay = 1.233 ns ( 45.16 % )
        Info: Total interconnect delay = 1.497 ns ( 54.84 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 206 megabytes
    Info: Processing ended: Fri Dec 13 12:04:36 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


