{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542413115392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542413115393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 19:05:15 2018 " "Processing started: Fri Nov 16 19:05:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542413115393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542413115393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Principal -c Principal " "Command: quartus_map --read_settings_files=on --write_settings_files=off Principal -c Principal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542413115393 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542413116237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-UC_arc " "Found design unit 1: UC-UC_arc" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117288 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542413117288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sietes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sietes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sieteS-sieteS_arq " "Found design unit 1: sieteS-sieteS_arq" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117293 ""} { "Info" "ISGN_ENTITY_NAME" "1 sieteS " "Found entity 1: sieteS" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542413117293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registefile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registefile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registefile-registefile_arc " "Found design unit 1: registefile-registefile_arc" {  } { { "registefile.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/registefile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117299 ""} { "Info" "ISGN_ENTITY_NAME" "1 registefile " "Found entity 1: registefile" {  } { { "registefile.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/registefile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542413117299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro-Registro_arc " "Found design unit 1: Registro-Registro_arc" {  } { { "Registro.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Registro.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117304 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro " "Found entity 1: Registro" {  } { { "Registro.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Registro.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542413117304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux14-Mux14_arc " "Found design unit 1: Mux14-Mux14_arc" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117308 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux14 " "Found entity 1: Mux14" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542413117308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux12-Mux12_arc " "Found design unit 1: Mux12-Mux12_arc" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117346 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux12 " "Found entity 1: Mux12" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542413117346 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style memoriaram.vhd(21) " "Unrecognized synthesis attribute \"ram_style\" at memoriaram.vhd(21)" {  } { { "memoriaram.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/memoriaram.vhd" 21 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaram-mem_arc " "Found design unit 1: memoriaram-mem_arc" {  } { { "memoriaram.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/memoriaram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117351 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaram " "Found entity 1: memoriaram" {  } { { "memoriaram.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/memoriaram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542413117351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-mem_arc " "Found design unit 1: memoria-mem_arc" {  } { { "memoria.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/memoria.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117359 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542413117359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR_arc " "Found design unit 1: IR-IR_arc" {  } { { "IR.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/IR.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117364 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/IR.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542413117364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arq " "Found design unit 1: ALU-ALU_arq" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117369 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542413117369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 principal-Principal_arch " "Found design unit 1: principal-Principal_arch" {  } { { "Principal.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117375 ""} { "Info" "ISGN_ENTITY_NAME" "1 Principal " "Found entity 1: Principal" {  } { { "Principal.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542413117375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCounter-PCounter_arc " "Found design unit 1: PCounter-PCounter_arc" {  } { { "PCounter.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/PCounter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117381 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCounter " "Found entity 1: PCounter" {  } { { "PCounter.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/PCounter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542413117381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumPC-sumPC_arc " "Found design unit 1: sumPC-sumPC_arc" {  } { { "sumPC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sumPC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117419 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumPC " "Found entity 1: sumPC" {  } { { "sumPC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sumPC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413117419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542413117419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Principal " "Elaborating entity \"Principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542413117575 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jump Principal.vhd(156) " "Verilog HDL or VHDL warning at Principal.vhd(156): object \"Jump\" assigned a value but never read" {  } { { "Principal.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542413117579 "|Principal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addressIns Principal.vhd(162) " "VHDL Signal Declaration warning at Principal.vhd(162): used implicit default value for signal \"addressIns\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Principal.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 162 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542413117579 "|Principal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "muldatos Principal.vhd(167) " "VHDL Signal Declaration warning at Principal.vhd(167): used implicit default value for signal \"muldatos\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Principal.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 167 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542413117579 "|Principal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DatosRF Principal.vhd(173) " "Verilog HDL or VHDL warning at Principal.vhd(173): object \"DatosRF\" assigned a value but never read" {  } { { "Principal.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542413117579 "|Principal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IO Principal.vhd(176) " "Verilog HDL or VHDL warning at Principal.vhd(176): object \"IO\" assigned a value but never read" {  } { { "Principal.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542413117579 "|Principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sieteS sieteS:apuestaOIngreso " "Elaborating entity \"sieteS\" for hierarchy \"sieteS:apuestaOIngreso\"" {  } { { "Principal.vhd" "apuestaOIngreso" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413117582 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches sieteS.vhd(29) " "VHDL Process Statement warning at sieteS.vhd(29): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542413117585 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches1 sieteS.vhd(42) " "VHDL Process Statement warning at sieteS.vhd(42): signal \"switches1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542413117585 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches2 sieteS.vhd(55) " "VHDL Process Statement warning at sieteS.vhd(55): signal \"switches2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542413117585 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SS0 sieteS.vhd(23) " "VHDL Process Statement warning at sieteS.vhd(23): inferring latch(es) for signal or variable \"SS0\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542413117585 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SS1 sieteS.vhd(23) " "VHDL Process Statement warning at sieteS.vhd(23): inferring latch(es) for signal or variable \"SS1\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542413117585 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SS2 sieteS.vhd(23) " "VHDL Process Statement warning at sieteS.vhd(23): inferring latch(es) for signal or variable \"SS2\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542413117585 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS2\[0\] sieteS.vhd(23) " "Inferred latch for \"SS2\[0\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117585 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS2\[1\] sieteS.vhd(23) " "Inferred latch for \"SS2\[1\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117585 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS2\[2\] sieteS.vhd(23) " "Inferred latch for \"SS2\[2\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117585 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS2\[3\] sieteS.vhd(23) " "Inferred latch for \"SS2\[3\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117585 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS2\[4\] sieteS.vhd(23) " "Inferred latch for \"SS2\[4\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117586 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS2\[5\] sieteS.vhd(23) " "Inferred latch for \"SS2\[5\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117586 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS2\[6\] sieteS.vhd(23) " "Inferred latch for \"SS2\[6\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117586 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS1\[0\] sieteS.vhd(23) " "Inferred latch for \"SS1\[0\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117586 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS1\[1\] sieteS.vhd(23) " "Inferred latch for \"SS1\[1\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117586 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS1\[2\] sieteS.vhd(23) " "Inferred latch for \"SS1\[2\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117586 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS1\[3\] sieteS.vhd(23) " "Inferred latch for \"SS1\[3\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117586 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS1\[4\] sieteS.vhd(23) " "Inferred latch for \"SS1\[4\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117586 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS1\[5\] sieteS.vhd(23) " "Inferred latch for \"SS1\[5\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117586 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS1\[6\] sieteS.vhd(23) " "Inferred latch for \"SS1\[6\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117586 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS0\[0\] sieteS.vhd(23) " "Inferred latch for \"SS0\[0\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117586 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS0\[1\] sieteS.vhd(23) " "Inferred latch for \"SS0\[1\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117586 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS0\[2\] sieteS.vhd(23) " "Inferred latch for \"SS0\[2\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117586 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS0\[3\] sieteS.vhd(23) " "Inferred latch for \"SS0\[3\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117586 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS0\[4\] sieteS.vhd(23) " "Inferred latch for \"SS0\[4\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117587 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS0\[5\] sieteS.vhd(23) " "Inferred latch for \"SS0\[5\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117587 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS0\[6\] sieteS.vhd(23) " "Inferred latch for \"SS0\[6\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117587 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:memoriaIns " "Elaborating entity \"memoria\" for hierarchy \"memoria:memoriaIns\"" {  } { { "Principal.vhd" "memoriaIns" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413117589 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "my_rom memoria.vhd(17) " "VHDL Signal Declaration warning at memoria.vhd(17): used implicit default value for signal \"my_rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memoria.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/memoria.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542413117590 "|Principal|memoria:memoriaIns"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:irP " "Elaborating entity \"IR\" for hierarchy \"IR:irP\"" {  } { { "Principal.vhd" "irP" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413117593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registefile registefile:RegisterF " "Elaborating entity \"registefile\" for hierarchy \"registefile:RegisterF\"" {  } { { "Principal.vhd" "RegisterF" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413117597 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrR1 registefile.vhd(44) " "VHDL Process Statement warning at registefile.vhd(44): signal \"addrR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/registefile.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542413117599 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrR2 registefile.vhd(45) " "VHDL Process Statement warning at registefile.vhd(45): signal \"addrR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/registefile.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542413117599 "|Principal|registefile:RegisterF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro Registro:RegistroA " "Elaborating entity \"Registro\" for hierarchy \"Registro:RegistroA\"" {  } { { "Principal.vhd" "RegistroA" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413117601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux14 Mux14:MuxA " "Elaborating entity \"Mux14\" for hierarchy \"Mux14:MuxA\"" {  } { { "Principal.vhd" "MuxA" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413117607 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Mux14.vhd(32) " "Inferred latch for \"Output\[0\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117608 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Mux14.vhd(32) " "Inferred latch for \"Output\[1\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117608 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Mux14.vhd(32) " "Inferred latch for \"Output\[2\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117608 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Mux14.vhd(32) " "Inferred latch for \"Output\[3\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117608 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Mux14.vhd(32) " "Inferred latch for \"Output\[4\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117608 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Mux14.vhd(32) " "Inferred latch for \"Output\[5\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117608 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Mux14.vhd(32) " "Inferred latch for \"Output\[6\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117609 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Mux14.vhd(32) " "Inferred latch for \"Output\[7\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117609 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[8\] Mux14.vhd(32) " "Inferred latch for \"Output\[8\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117609 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[9\] Mux14.vhd(32) " "Inferred latch for \"Output\[9\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117609 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[10\] Mux14.vhd(32) " "Inferred latch for \"Output\[10\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117609 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[11\] Mux14.vhd(32) " "Inferred latch for \"Output\[11\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117609 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[12\] Mux14.vhd(32) " "Inferred latch for \"Output\[12\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117609 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[13\] Mux14.vhd(32) " "Inferred latch for \"Output\[13\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117609 "|Principal|Mux14:MuxA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "Principal.vhd" "ALU1" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413117611 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[0\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[0\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117613 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[1\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[1\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117613 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[2\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[2\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117613 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[3\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[3\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117613 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[4\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[4\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117613 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[5\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[5\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117613 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[6\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[6\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117613 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[7\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[7\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117614 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[8\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[8\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117614 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[9\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[9\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117614 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[10\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[10\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117614 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[11\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[11\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117614 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[12\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[12\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117614 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[13\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[13\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117614 "|Principal|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaram memoriaram:MemDatos " "Elaborating entity \"memoriaram\" for hierarchy \"memoriaram:MemDatos\"" {  } { { "Principal.vhd" "MemDatos" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413117620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux12 Mux12:MuxPC " "Elaborating entity \"Mux12\" for hierarchy \"Mux12:MuxPC\"" {  } { { "Principal.vhd" "MuxPC" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413117625 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Mux12.vhd(32) " "Inferred latch for \"Output\[0\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117626 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Mux12.vhd(32) " "Inferred latch for \"Output\[1\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117626 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Mux12.vhd(32) " "Inferred latch for \"Output\[2\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117626 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Mux12.vhd(32) " "Inferred latch for \"Output\[3\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117626 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Mux12.vhd(32) " "Inferred latch for \"Output\[4\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117627 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Mux12.vhd(32) " "Inferred latch for \"Output\[5\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117627 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Mux12.vhd(32) " "Inferred latch for \"Output\[6\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117627 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Mux12.vhd(32) " "Inferred latch for \"Output\[7\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542413117627 "|Principal|Mux12:MuxPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCounter PCounter:PC " "Elaborating entity \"PCounter\" for hierarchy \"PCounter:PC\"" {  } { { "Principal.vhd" "PC" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413117629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumPC sumPC:PCsum " "Elaborating entity \"sumPC\" for hierarchy \"sumPC:PCsum\"" {  } { { "Principal.vhd" "PCsum" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413117632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UnidadControl " "Elaborating entity \"UC\" for hierarchy \"UC:UnidadControl\"" {  } { { "Principal.vhd" "UnidadControl" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413117636 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memoria:memoriaIns\|my_rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoria:memoriaIns\|my_rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542413118606 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 26 " "Parameter WIDTH_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542413118606 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542413118606 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542413118606 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542413118606 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542413118606 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542413118606 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542413118606 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542413118606 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE mem.mif " "Parameter INIT_FILE set to mem.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542413118606 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1542413118606 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1542413118606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0 " "Elaborated megafunction instantiation \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542413119832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0 " "Instantiated megafunction \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413119833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 26 " "Parameter \"WIDTH_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413119833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413119833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413119833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413119833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413119833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413119833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413119833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413119833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE mem.mif " "Parameter \"INIT_FILE\" = \"mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542413119833 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542413119833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ro41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ro41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ro41 " "Found entity 1: altsyncram_ro41" {  } { { "db/altsyncram_ro41.tdf" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/db/altsyncram_ro41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542413119990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542413119990 ""}
{ "Error" "ECDB_CDB_FILE_NOT_FOUND_FOR_ROM" "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/mem.mif  " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/mem.mif for ROM instance " {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127001 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!" 0 0 "Quartus II" 0 -1 1542413120057 ""}
{ "Error" "ESGN_NON_USER_HIER_ELABORATION_FAILURE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ro41:auto_generated " "Can't elaborate inferred hierarchy \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ro41:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12154 "Can't elaborate inferred hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542413120158 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542413120461 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 16 19:05:20 2018 " "Processing ended: Fri Nov 16 19:05:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542413120461 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542413120461 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542413120461 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542413120461 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 16 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 16 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542413121228 ""}
