// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sort_radix_sort_radix_Pipeline_local_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bucket_address0,
        bucket_ce0,
        bucket_we0,
        bucket_d0,
        bucket_q0,
        bucket_address1,
        bucket_ce1,
        bucket_we1,
        bucket_d1,
        bucket_q1
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] bucket_address0;
output   bucket_ce0;
output   bucket_we0;
output  [31:0] bucket_d0;
input  [31:0] bucket_q0;
output  [10:0] bucket_address1;
output   bucket_ce1;
output   bucket_we1;
output  [31:0] bucket_d1;
input  [31:0] bucket_q1;

reg ap_idle;
reg[10:0] bucket_address0;
reg bucket_ce0;
reg bucket_we0;
reg[31:0] bucket_d0;
reg[10:0] bucket_address1;
reg bucket_ce1;
reg bucket_we1;
reg[31:0] bucket_d1;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln13_fu_225_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_state16;
wire    ap_block_state16_pp0_stage15_iter0;
reg   [31:0] reg_209;
wire    ap_CS_fsm_state3;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_CS_fsm_state9;
wire    ap_block_state9_pp0_stage8_iter0;
reg   [31:0] reg_213;
wire   [10:0] tmp_3_fu_241_p3;
reg   [10:0] tmp_3_reg_500;
reg   [10:0] bucket_addr_1_reg_523;
wire   [31:0] add_ln16_fu_270_p2;
reg   [31:0] add_ln16_reg_529;
wire    ap_CS_fsm_state2;
wire    ap_block_state2_pp0_stage1_iter0;
reg   [10:0] bucket_addr_2_reg_535;
reg   [10:0] bucket_addr_3_reg_541;
reg   [10:0] bucket_addr_4_reg_547;
reg   [10:0] bucket_addr_5_reg_553;
reg   [31:0] bucket_load_4_reg_559;
wire    ap_CS_fsm_state4;
wire    ap_block_state4_pp0_stage3_iter0;
reg   [31:0] bucket_load_5_reg_564;
reg   [10:0] bucket_addr_6_reg_569;
reg   [10:0] bucket_addr_7_reg_575;
reg   [31:0] bucket_load_6_reg_581;
wire    ap_CS_fsm_state5;
wire    ap_block_state5_pp0_stage4_iter0;
reg   [31:0] bucket_load_7_reg_586;
reg   [10:0] bucket_addr_8_reg_591;
reg   [10:0] bucket_addr_9_reg_597;
reg   [31:0] bucket_load_8_reg_603;
wire    ap_CS_fsm_state6;
wire    ap_block_state6_pp0_stage5_iter0;
reg   [31:0] bucket_load_9_reg_608;
reg   [10:0] bucket_addr_10_reg_613;
reg   [10:0] bucket_addr_11_reg_619;
reg   [31:0] bucket_load_10_reg_625;
wire    ap_CS_fsm_state7;
wire    ap_block_state7_pp0_stage6_iter0;
reg   [31:0] bucket_load_11_reg_630;
reg   [10:0] bucket_addr_12_reg_635;
reg   [10:0] bucket_addr_13_reg_641;
reg   [31:0] bucket_load_12_reg_647;
wire    ap_CS_fsm_state8;
wire    ap_block_state8_pp0_stage7_iter0;
reg   [31:0] bucket_load_13_reg_652;
reg   [10:0] bucket_addr_14_reg_657;
reg   [10:0] bucket_addr_15_reg_663;
wire   [31:0] add_ln16_2_fu_422_p2;
reg   [31:0] add_ln16_2_reg_668;
wire   [31:0] add_ln16_4_fu_433_p2;
reg   [31:0] add_ln16_4_reg_674;
wire    ap_CS_fsm_state10;
wire    ap_block_state10_pp0_stage9_iter0;
wire   [31:0] add_ln16_6_fu_443_p2;
reg   [31:0] add_ln16_6_reg_680;
wire    ap_CS_fsm_state11;
wire    ap_block_state11_pp0_stage10_iter0;
wire   [31:0] add_ln16_8_fu_453_p2;
reg   [31:0] add_ln16_8_reg_686;
wire    ap_CS_fsm_state12;
wire    ap_block_state12_pp0_stage11_iter0;
wire   [31:0] add_ln16_10_fu_463_p2;
reg   [31:0] add_ln16_10_reg_692;
wire    ap_CS_fsm_state13;
wire    ap_block_state13_pp0_stage12_iter0;
wire   [31:0] add_ln16_12_fu_473_p2;
reg   [31:0] add_ln16_12_reg_698;
wire    ap_CS_fsm_state14;
wire    ap_block_state14_pp0_stage13_iter0;
wire   [31:0] add_ln16_14_fu_484_p2;
reg   [31:0] add_ln16_14_reg_704;
wire    ap_CS_fsm_state15;
wire    ap_block_state15_pp0_stage14_iter0;
wire   [63:0] p_cast_fu_249_p1;
wire   [63:0] zext_ln16_fu_260_p1;
wire   [63:0] zext_ln16_1_fu_281_p1;
wire   [63:0] zext_ln16_2_fu_291_p1;
wire   [63:0] zext_ln16_3_fu_301_p1;
wire   [63:0] zext_ln16_4_fu_311_p1;
wire   [63:0] zext_ln16_5_fu_321_p1;
wire   [63:0] zext_ln16_6_fu_331_p1;
wire   [63:0] zext_ln16_7_fu_341_p1;
wire   [63:0] zext_ln16_8_fu_351_p1;
wire   [63:0] zext_ln16_9_fu_361_p1;
wire   [63:0] zext_ln16_10_fu_371_p1;
wire   [63:0] zext_ln16_11_fu_381_p1;
wire   [63:0] zext_ln16_12_fu_391_p1;
wire   [63:0] zext_ln16_13_fu_401_p1;
wire   [63:0] zext_ln16_14_fu_411_p1;
reg   [7:0] radixID_fu_68;
wire   [7:0] add_ln13_fu_231_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_radixID_2;
wire   [31:0] add_ln16_1_fu_416_p2;
wire   [31:0] add_ln16_3_fu_428_p2;
wire   [31:0] add_ln16_5_fu_438_p2;
wire   [31:0] add_ln16_7_fu_448_p2;
wire   [31:0] add_ln16_9_fu_458_p2;
wire   [31:0] add_ln16_11_fu_468_p2;
wire   [31:0] add_ln16_13_fu_478_p2;
wire   [6:0] empty_14_fu_237_p1;
wire   [10:0] or_ln16_fu_254_p2;
wire   [10:0] or_ln16_1_fu_276_p2;
wire   [10:0] or_ln16_2_fu_286_p2;
wire   [10:0] or_ln16_3_fu_296_p2;
wire   [10:0] or_ln16_4_fu_306_p2;
wire   [10:0] or_ln16_5_fu_316_p2;
wire   [10:0] or_ln16_6_fu_326_p2;
wire   [10:0] or_ln16_7_fu_336_p2;
wire   [10:0] or_ln16_8_fu_346_p2;
wire   [10:0] or_ln16_9_fu_356_p2;
wire   [10:0] or_ln16_10_fu_366_p2;
wire   [10:0] or_ln16_11_fu_376_p2;
wire   [10:0] or_ln16_12_fu_386_p2;
wire   [10:0] or_ln16_13_fu_396_p2;
wire   [10:0] or_ln16_14_fu_406_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [15:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_done_reg = 1'b0;
end

sort_radix_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_start_int == 1'b1) & (ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln13_fu_225_p2 == 1'd0)) begin
            radixID_fu_68 <= add_ln13_fu_231_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            radixID_fu_68 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln16_10_reg_692 <= add_ln16_10_fu_463_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln16_12_reg_698 <= add_ln16_12_fu_473_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln16_14_reg_704 <= add_ln16_14_fu_484_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln16_2_reg_668 <= add_ln16_2_fu_422_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln16_4_reg_674 <= add_ln16_4_fu_433_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln16_6_reg_680 <= add_ln16_6_fu_443_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln16_8_reg_686 <= add_ln16_8_fu_453_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln16_reg_529 <= add_ln16_fu_270_p2;
        bucket_addr_2_reg_535[10 : 4] <= zext_ln16_1_fu_281_p1[10 : 4];
        bucket_addr_3_reg_541[10 : 4] <= zext_ln16_2_fu_291_p1[10 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        bucket_addr_10_reg_613[10 : 4] <= zext_ln16_9_fu_361_p1[10 : 4];
        bucket_addr_11_reg_619[10 : 4] <= zext_ln16_10_fu_371_p1[10 : 4];
        bucket_load_8_reg_603 <= bucket_q1;
        bucket_load_9_reg_608 <= bucket_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        bucket_addr_12_reg_635[10 : 4] <= zext_ln16_11_fu_381_p1[10 : 4];
        bucket_addr_13_reg_641[10 : 4] <= zext_ln16_12_fu_391_p1[10 : 4];
        bucket_load_10_reg_625 <= bucket_q1;
        bucket_load_11_reg_630 <= bucket_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        bucket_addr_14_reg_657[10 : 4] <= zext_ln16_13_fu_401_p1[10 : 4];
        bucket_addr_15_reg_663[10 : 4] <= zext_ln16_14_fu_411_p1[10 : 4];
        bucket_load_12_reg_647 <= bucket_q1;
        bucket_load_13_reg_652 <= bucket_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (icmp_ln13_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        bucket_addr_1_reg_523[10 : 4] <= zext_ln16_fu_260_p1[10 : 4];
        tmp_3_reg_500[10 : 4] <= tmp_3_fu_241_p3[10 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        bucket_addr_4_reg_547[10 : 4] <= zext_ln16_3_fu_301_p1[10 : 4];
        bucket_addr_5_reg_553[10 : 4] <= zext_ln16_4_fu_311_p1[10 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        bucket_addr_6_reg_569[10 : 4] <= zext_ln16_5_fu_321_p1[10 : 4];
        bucket_addr_7_reg_575[10 : 4] <= zext_ln16_6_fu_331_p1[10 : 4];
        bucket_load_4_reg_559 <= bucket_q1;
        bucket_load_5_reg_564 <= bucket_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        bucket_addr_8_reg_591[10 : 4] <= zext_ln16_7_fu_341_p1[10 : 4];
        bucket_addr_9_reg_597[10 : 4] <= zext_ln16_8_fu_351_p1[10 : 4];
        bucket_load_6_reg_581 <= bucket_q1;
        bucket_load_7_reg_586 <= bucket_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_209 <= bucket_q1;
        reg_213 <= bucket_q0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((ap_start_int == 1'b1) & (icmp_ln13_fu_225_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_radixID_2 = 8'd0;
    end else begin
        ap_sig_allocacmp_radixID_2 = radixID_fu_68;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        bucket_address0 = bucket_addr_15_reg_663;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        bucket_address0 = bucket_addr_14_reg_657;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        bucket_address0 = bucket_addr_12_reg_635;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        bucket_address0 = bucket_addr_10_reg_613;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        bucket_address0 = bucket_addr_8_reg_591;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        bucket_address0 = bucket_addr_6_reg_569;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        bucket_address0 = bucket_addr_4_reg_547;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        bucket_address0 = bucket_addr_2_reg_535;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        bucket_address0 = zext_ln16_14_fu_411_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        bucket_address0 = zext_ln16_12_fu_391_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        bucket_address0 = zext_ln16_10_fu_371_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        bucket_address0 = zext_ln16_8_fu_351_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        bucket_address0 = zext_ln16_6_fu_331_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bucket_address0 = zext_ln16_4_fu_311_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        bucket_address0 = zext_ln16_2_fu_291_p1;
    end else if (((icmp_ln13_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        bucket_address0 = zext_ln16_fu_260_p1;
    end else begin
        bucket_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        bucket_address1 = bucket_addr_13_reg_641;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        bucket_address1 = bucket_addr_11_reg_619;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        bucket_address1 = bucket_addr_9_reg_597;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        bucket_address1 = bucket_addr_7_reg_575;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        bucket_address1 = bucket_addr_5_reg_553;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        bucket_address1 = bucket_addr_3_reg_541;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        bucket_address1 = bucket_addr_1_reg_523;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        bucket_address1 = zext_ln16_13_fu_401_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        bucket_address1 = zext_ln16_11_fu_381_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        bucket_address1 = zext_ln16_9_fu_361_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        bucket_address1 = zext_ln16_7_fu_341_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        bucket_address1 = zext_ln16_5_fu_321_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        bucket_address1 = zext_ln16_3_fu_301_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        bucket_address1 = zext_ln16_1_fu_281_p1;
    end else if (((icmp_ln13_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        bucket_address1 = p_cast_fu_249_p1;
    end else begin
        bucket_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_start_int == 1'b1) & (icmp_ln13_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)))) begin
        bucket_ce0 = 1'b1;
    end else begin
        bucket_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_start_int == 1'b1) & (icmp_ln13_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)))) begin
        bucket_ce1 = 1'b1;
    end else begin
        bucket_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        bucket_d0 = add_ln16_14_reg_704;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        bucket_d0 = add_ln16_13_fu_478_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        bucket_d0 = add_ln16_11_fu_468_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        bucket_d0 = add_ln16_9_fu_458_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        bucket_d0 = add_ln16_7_fu_448_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        bucket_d0 = add_ln16_5_fu_438_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        bucket_d0 = add_ln16_3_fu_428_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        bucket_d0 = add_ln16_1_fu_416_p2;
    end else begin
        bucket_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        bucket_d1 = add_ln16_12_reg_698;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        bucket_d1 = add_ln16_10_reg_692;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        bucket_d1 = add_ln16_8_reg_686;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        bucket_d1 = add_ln16_6_reg_680;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        bucket_d1 = add_ln16_4_reg_674;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        bucket_d1 = add_ln16_2_reg_668;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        bucket_d1 = add_ln16_reg_529;
    end else begin
        bucket_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        bucket_we0 = 1'b1;
    end else begin
        bucket_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        bucket_we1 = 1'b1;
    end else begin
        bucket_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start_int == 1'b1) & (icmp_ln13_fu_225_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln13_fu_231_p2 = (ap_sig_allocacmp_radixID_2 + 8'd1);

assign add_ln16_10_fu_463_p2 = (bucket_load_11_reg_630 + add_ln16_9_fu_458_p2);

assign add_ln16_11_fu_468_p2 = (bucket_load_12_reg_647 + add_ln16_10_reg_692);

assign add_ln16_12_fu_473_p2 = (bucket_load_13_reg_652 + add_ln16_11_fu_468_p2);

assign add_ln16_13_fu_478_p2 = (reg_209 + add_ln16_12_reg_698);

assign add_ln16_14_fu_484_p2 = (reg_213 + add_ln16_13_fu_478_p2);

assign add_ln16_1_fu_416_p2 = (reg_209 + add_ln16_reg_529);

assign add_ln16_2_fu_422_p2 = (reg_213 + add_ln16_1_fu_416_p2);

assign add_ln16_3_fu_428_p2 = (bucket_load_4_reg_559 + add_ln16_2_reg_668);

assign add_ln16_4_fu_433_p2 = (bucket_load_5_reg_564 + add_ln16_3_fu_428_p2);

assign add_ln16_5_fu_438_p2 = (bucket_load_6_reg_581 + add_ln16_4_reg_674);

assign add_ln16_6_fu_443_p2 = (bucket_load_7_reg_586 + add_ln16_5_fu_438_p2);

assign add_ln16_7_fu_448_p2 = (bucket_load_8_reg_603 + add_ln16_6_reg_680);

assign add_ln16_8_fu_453_p2 = (bucket_load_9_reg_608 + add_ln16_7_fu_448_p2);

assign add_ln16_9_fu_458_p2 = (bucket_load_10_reg_625 + add_ln16_8_reg_686);

assign add_ln16_fu_270_p2 = (bucket_q0 + bucket_q1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign empty_14_fu_237_p1 = ap_sig_allocacmp_radixID_2[6:0];

assign icmp_ln13_fu_225_p2 = ((ap_sig_allocacmp_radixID_2 == 8'd128) ? 1'b1 : 1'b0);

assign or_ln16_10_fu_366_p2 = (tmp_3_reg_500 | 11'd11);

assign or_ln16_11_fu_376_p2 = (tmp_3_reg_500 | 11'd12);

assign or_ln16_12_fu_386_p2 = (tmp_3_reg_500 | 11'd13);

assign or_ln16_13_fu_396_p2 = (tmp_3_reg_500 | 11'd14);

assign or_ln16_14_fu_406_p2 = (tmp_3_reg_500 | 11'd15);

assign or_ln16_1_fu_276_p2 = (tmp_3_reg_500 | 11'd2);

assign or_ln16_2_fu_286_p2 = (tmp_3_reg_500 | 11'd3);

assign or_ln16_3_fu_296_p2 = (tmp_3_reg_500 | 11'd4);

assign or_ln16_4_fu_306_p2 = (tmp_3_reg_500 | 11'd5);

assign or_ln16_5_fu_316_p2 = (tmp_3_reg_500 | 11'd6);

assign or_ln16_6_fu_326_p2 = (tmp_3_reg_500 | 11'd7);

assign or_ln16_7_fu_336_p2 = (tmp_3_reg_500 | 11'd8);

assign or_ln16_8_fu_346_p2 = (tmp_3_reg_500 | 11'd9);

assign or_ln16_9_fu_356_p2 = (tmp_3_reg_500 | 11'd10);

assign or_ln16_fu_254_p2 = (tmp_3_fu_241_p3 | 11'd1);

assign p_cast_fu_249_p1 = tmp_3_fu_241_p3;

assign tmp_3_fu_241_p3 = {{empty_14_fu_237_p1}, {4'd0}};

assign zext_ln16_10_fu_371_p1 = or_ln16_10_fu_366_p2;

assign zext_ln16_11_fu_381_p1 = or_ln16_11_fu_376_p2;

assign zext_ln16_12_fu_391_p1 = or_ln16_12_fu_386_p2;

assign zext_ln16_13_fu_401_p1 = or_ln16_13_fu_396_p2;

assign zext_ln16_14_fu_411_p1 = or_ln16_14_fu_406_p2;

assign zext_ln16_1_fu_281_p1 = or_ln16_1_fu_276_p2;

assign zext_ln16_2_fu_291_p1 = or_ln16_2_fu_286_p2;

assign zext_ln16_3_fu_301_p1 = or_ln16_3_fu_296_p2;

assign zext_ln16_4_fu_311_p1 = or_ln16_4_fu_306_p2;

assign zext_ln16_5_fu_321_p1 = or_ln16_5_fu_316_p2;

assign zext_ln16_6_fu_331_p1 = or_ln16_6_fu_326_p2;

assign zext_ln16_7_fu_341_p1 = or_ln16_7_fu_336_p2;

assign zext_ln16_8_fu_351_p1 = or_ln16_8_fu_346_p2;

assign zext_ln16_9_fu_361_p1 = or_ln16_9_fu_356_p2;

assign zext_ln16_fu_260_p1 = or_ln16_fu_254_p2;

always @ (posedge ap_clk) begin
    tmp_3_reg_500[3:0] <= 4'b0000;
    bucket_addr_1_reg_523[3:0] <= 4'b0001;
    bucket_addr_2_reg_535[3:0] <= 4'b0010;
    bucket_addr_3_reg_541[3:0] <= 4'b0011;
    bucket_addr_4_reg_547[3:0] <= 4'b0100;
    bucket_addr_5_reg_553[3:0] <= 4'b0101;
    bucket_addr_6_reg_569[3:0] <= 4'b0110;
    bucket_addr_7_reg_575[3:0] <= 4'b0111;
    bucket_addr_8_reg_591[3:0] <= 4'b1000;
    bucket_addr_9_reg_597[3:0] <= 4'b1001;
    bucket_addr_10_reg_613[3:0] <= 4'b1010;
    bucket_addr_11_reg_619[3:0] <= 4'b1011;
    bucket_addr_12_reg_635[3:0] <= 4'b1100;
    bucket_addr_13_reg_641[3:0] <= 4'b1101;
    bucket_addr_14_reg_657[3:0] <= 4'b1110;
    bucket_addr_15_reg_663[3:0] <= 4'b1111;
end

endmodule //sort_radix_sort_radix_Pipeline_local_1
