
IACK2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000008  00800200  00002970  00002a04  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002970  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000376  00800208  00800208  00002a0c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002a0c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002a3c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000006f8  00000000  00000000  00002a7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000a094  00000000  00000000  00003174  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003f25  00000000  00000000  0000d208  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000ca01  00000000  00000000  0001112d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00001788  00000000  00000000  0001db30  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0001f2c3  00000000  00000000  0001f2b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000620f  00000000  00000000  0003e57b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000668  00000000  00000000  0004478a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000af9f  00000000  00000000  00044df2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	b8 c0       	rjmp	.+368    	; 0x172 <__ctors_end>
       2:	00 00       	nop
       4:	d7 c0       	rjmp	.+430    	; 0x1b4 <__bad_interrupt>
       6:	00 00       	nop
       8:	d5 c0       	rjmp	.+426    	; 0x1b4 <__bad_interrupt>
       a:	00 00       	nop
       c:	d3 c0       	rjmp	.+422    	; 0x1b4 <__bad_interrupt>
       e:	00 00       	nop
      10:	d1 c0       	rjmp	.+418    	; 0x1b4 <__bad_interrupt>
      12:	00 00       	nop
      14:	cf c0       	rjmp	.+414    	; 0x1b4 <__bad_interrupt>
      16:	00 00       	nop
      18:	cd c0       	rjmp	.+410    	; 0x1b4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	cb c0       	rjmp	.+406    	; 0x1b4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	c9 c0       	rjmp	.+402    	; 0x1b4 <__bad_interrupt>
      22:	00 00       	nop
      24:	c7 c0       	rjmp	.+398    	; 0x1b4 <__bad_interrupt>
      26:	00 00       	nop
      28:	c5 c0       	rjmp	.+394    	; 0x1b4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	c3 c0       	rjmp	.+390    	; 0x1b4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c1 c0       	rjmp	.+386    	; 0x1b4 <__bad_interrupt>
      32:	00 00       	nop
      34:	bf c0       	rjmp	.+382    	; 0x1b4 <__bad_interrupt>
      36:	00 00       	nop
      38:	bd c0       	rjmp	.+378    	; 0x1b4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	bb c0       	rjmp	.+374    	; 0x1b4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	b9 c0       	rjmp	.+370    	; 0x1b4 <__bad_interrupt>
      42:	00 00       	nop
      44:	0c 94 b3 0f 	jmp	0x1f66	; 0x1f66 <__vector_17>
      48:	0c 94 e0 0f 	jmp	0x1fc0	; 0x1fc0 <__vector_18>
      4c:	0c 94 0d 10 	jmp	0x201a	; 0x201a <__vector_19>
      50:	0c 94 86 0f 	jmp	0x1f0c	; 0x1f0c <__vector_20>
      54:	af c0       	rjmp	.+350    	; 0x1b4 <__bad_interrupt>
      56:	00 00       	nop
      58:	ad c0       	rjmp	.+346    	; 0x1b4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	ab c0       	rjmp	.+342    	; 0x1b4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	a9 c0       	rjmp	.+338    	; 0x1b4 <__bad_interrupt>
      62:	00 00       	nop
      64:	a7 c0       	rjmp	.+334    	; 0x1b4 <__bad_interrupt>
      66:	00 00       	nop
      68:	a5 c0       	rjmp	.+330    	; 0x1b4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	a3 c0       	rjmp	.+326    	; 0x1b4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a1 c0       	rjmp	.+322    	; 0x1b4 <__bad_interrupt>
      72:	00 00       	nop
      74:	9f c0       	rjmp	.+318    	; 0x1b4 <__bad_interrupt>
      76:	00 00       	nop
      78:	9d c0       	rjmp	.+314    	; 0x1b4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	9b c0       	rjmp	.+310    	; 0x1b4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	0c 94 67 10 	jmp	0x20ce	; 0x20ce <__vector_32>
      84:	0c 94 94 10 	jmp	0x2128	; 0x2128 <__vector_33>
      88:	0c 94 c1 10 	jmp	0x2182	; 0x2182 <__vector_34>
      8c:	0c 94 3a 10 	jmp	0x2074	; 0x2074 <__vector_35>
      90:	91 c0       	rjmp	.+290    	; 0x1b4 <__bad_interrupt>
      92:	00 00       	nop
      94:	8f c0       	rjmp	.+286    	; 0x1b4 <__bad_interrupt>
      96:	00 00       	nop
      98:	8d c0       	rjmp	.+282    	; 0x1b4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	8b c0       	rjmp	.+278    	; 0x1b4 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	89 c0       	rjmp	.+274    	; 0x1b4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	87 c0       	rjmp	.+270    	; 0x1b4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	0c 94 1b 11 	jmp	0x2236	; 0x2236 <__vector_42>
      ac:	0c 94 48 11 	jmp	0x2290	; 0x2290 <__vector_43>
      b0:	0c 94 75 11 	jmp	0x22ea	; 0x22ea <__vector_44>
      b4:	0c 94 ee 10 	jmp	0x21dc	; 0x21dc <__vector_45>
      b8:	7d c0       	rjmp	.+250    	; 0x1b4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 cf 11 	jmp	0x239e	; 0x239e <__vector_47>
      c0:	0c 94 fc 11 	jmp	0x23f8	; 0x23f8 <__vector_48>
      c4:	0c 94 29 12 	jmp	0x2452	; 0x2452 <__vector_49>
      c8:	0c 94 a2 11 	jmp	0x2344	; 0x2344 <__vector_50>
      cc:	73 c0       	rjmp	.+230    	; 0x1b4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	71 c0       	rjmp	.+226    	; 0x1b4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	6f c0       	rjmp	.+222    	; 0x1b4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	6d c0       	rjmp	.+218    	; 0x1b4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	6b c0       	rjmp	.+214    	; 0x1b4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	69 c0       	rjmp	.+210    	; 0x1b4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	0c 94 33 0a 	jmp	0x1466	; 0x1466 <__vector_57>
      e8:	0c 94 3d 0a 	jmp	0x147a	; 0x147a <__vector_58>
      ec:	0c 94 29 0a 	jmp	0x1452	; 0x1452 <__vector_59>
      f0:	0c 94 a8 09 	jmp	0x1350	; 0x1350 <__vector_60>
      f4:	0c 94 d3 09 	jmp	0x13a6	; 0x13a6 <__vector_61>
      f8:	0c 94 47 0a 	jmp	0x148e	; 0x148e <__vector_62>
      fc:	0c 94 7d 09 	jmp	0x12fa	; 0x12fa <__vector_63>
     100:	0c 94 fe 09 	jmp	0x13fc	; 0x13fc <__vector_64>
     104:	57 c0       	rjmp	.+174    	; 0x1b4 <__bad_interrupt>
     106:	00 00       	nop
     108:	55 c0       	rjmp	.+170    	; 0x1b4 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	53 c0       	rjmp	.+166    	; 0x1b4 <__bad_interrupt>
     10e:	00 00       	nop
     110:	51 c0       	rjmp	.+162    	; 0x1b4 <__bad_interrupt>
     112:	00 00       	nop
     114:	4f c0       	rjmp	.+158    	; 0x1b4 <__bad_interrupt>
     116:	00 00       	nop
     118:	0c 94 5b 0a 	jmp	0x14b6	; 0x14b6 <__vector_70>
     11c:	0c 94 51 0a 	jmp	0x14a2	; 0x14a2 <__vector_71>
     120:	0c 94 65 0a 	jmp	0x14ca	; 0x14ca <__vector_72>
     124:	0c 94 6f 0a 	jmp	0x14de	; 0x14de <__vector_73>
     128:	0c 94 79 0a 	jmp	0x14f2	; 0x14f2 <__vector_74>
     12c:	0c 94 83 0a 	jmp	0x1506	; 0x1506 <__vector_75>
     130:	0c 94 8d 0a 	jmp	0x151a	; 0x151a <__vector_76>
     134:	00 07       	cpc	r16, r16
     136:	27 07       	cpc	r18, r23
     138:	1b 07       	cpc	r17, r27
     13a:	34 07       	cpc	r19, r20
     13c:	1b 07       	cpc	r17, r27
     13e:	f3 06       	cpc	r15, r19
     140:	0d 07       	cpc	r16, r29
     142:	1b 07       	cpc	r17, r27
     144:	1b 07       	cpc	r17, r27
     146:	1b 07       	cpc	r17, r27
     148:	1b 07       	cpc	r17, r27
     14a:	1b 07       	cpc	r17, r27
     14c:	c7 06       	cpc	r12, r23
     14e:	1b 07       	cpc	r17, r27
     150:	1b 07       	cpc	r17, r27
     152:	1b 07       	cpc	r17, r27
     154:	1b 07       	cpc	r17, r27
     156:	1b 07       	cpc	r17, r27
     158:	1b 07       	cpc	r17, r27
     15a:	53 07       	cpc	r21, r19
     15c:	1b 07       	cpc	r17, r27
     15e:	1b 07       	cpc	r17, r27
     160:	8c 07       	cpc	r24, r28

00000162 <__trampolines_end>:
     162:	04 03       	mulsu	r16, r20
     164:	03 02       	muls	r16, r19
     166:	02 01       	movw	r0, r4
     168:	00 ff       	sbrs	r16, 0
     16a:	fe fd       	.word	0xfdfe	; ????
     16c:	fc fb       	.word	0xfbfc	; ????
     16e:	f9 f7       	brne	.-2      	; 0x16e <__trampolines_end+0xc>
     170:	f4 ef       	ldi	r31, 0xF4	; 244

00000172 <__ctors_end>:
     172:	11 24       	eor	r1, r1
     174:	1f be       	out	0x3f, r1	; 63
     176:	cf ef       	ldi	r28, 0xFF	; 255
     178:	d1 e8       	ldi	r29, 0x81	; 129
     17a:	de bf       	out	0x3e, r29	; 62
     17c:	cd bf       	out	0x3d, r28	; 61
     17e:	00 e0       	ldi	r16, 0x00	; 0
     180:	0c bf       	out	0x3c, r16	; 60

00000182 <__do_copy_data>:
     182:	12 e0       	ldi	r17, 0x02	; 2
     184:	a0 e0       	ldi	r26, 0x00	; 0
     186:	b2 e0       	ldi	r27, 0x02	; 2
     188:	e0 e7       	ldi	r30, 0x70	; 112
     18a:	f9 e2       	ldi	r31, 0x29	; 41
     18c:	00 e0       	ldi	r16, 0x00	; 0
     18e:	0b bf       	out	0x3b, r16	; 59
     190:	02 c0       	rjmp	.+4      	; 0x196 <__do_copy_data+0x14>
     192:	07 90       	elpm	r0, Z+
     194:	0d 92       	st	X+, r0
     196:	a8 30       	cpi	r26, 0x08	; 8
     198:	b1 07       	cpc	r27, r17
     19a:	d9 f7       	brne	.-10     	; 0x192 <__do_copy_data+0x10>

0000019c <__do_clear_bss>:
     19c:	25 e0       	ldi	r18, 0x05	; 5
     19e:	a8 e0       	ldi	r26, 0x08	; 8
     1a0:	b2 e0       	ldi	r27, 0x02	; 2
     1a2:	01 c0       	rjmp	.+2      	; 0x1a6 <.do_clear_bss_start>

000001a4 <.do_clear_bss_loop>:
     1a4:	1d 92       	st	X+, r1

000001a6 <.do_clear_bss_start>:
     1a6:	ae 37       	cpi	r26, 0x7E	; 126
     1a8:	b2 07       	cpc	r27, r18
     1aa:	e1 f7       	brne	.-8      	; 0x1a4 <.do_clear_bss_loop>
     1ac:	0e 94 84 13 	call	0x2708	; 0x2708 <main>
     1b0:	0c 94 b6 14 	jmp	0x296c	; 0x296c <_exit>

000001b4 <__bad_interrupt>:
     1b4:	25 cf       	rjmp	.-438    	; 0x0 <__vectors>

000001b6 <common_tc_read_count>:
     1b6:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <tmr_read_count>
     1ba:	20 91 0c 02 	lds	r18, 0x020C	; 0x80020c <timer_mul_var>
     1be:	22 23       	and	r18, r18
     1c0:	d9 f0       	breq	.+54     	; 0x1f8 <common_tc_read_count+0x42>
     1c2:	40 91 7d 05 	lds	r20, 0x057D	; 0x80057d <timer_multiplier>
     1c6:	30 e0       	ldi	r19, 0x00	; 0
     1c8:	20 91 0c 02 	lds	r18, 0x020C	; 0x80020c <timer_mul_var>
     1cc:	64 2f       	mov	r22, r20
     1ce:	73 2f       	mov	r23, r19
     1d0:	0e 94 ad 13 	call	0x275a	; 0x275a <__udivmodhi4>
     1d4:	fb 01       	movw	r30, r22
     1d6:	8f ef       	ldi	r24, 0xFF	; 255
     1d8:	9f ef       	ldi	r25, 0xFF	; 255
     1da:	64 2f       	mov	r22, r20
     1dc:	73 2f       	mov	r23, r19
     1de:	0e 94 ad 13 	call	0x275a	; 0x275a <__udivmodhi4>
     1e2:	30 e0       	ldi	r19, 0x00	; 0
     1e4:	62 9f       	mul	r22, r18
     1e6:	c0 01       	movw	r24, r0
     1e8:	63 9f       	mul	r22, r19
     1ea:	90 0d       	add	r25, r0
     1ec:	72 9f       	mul	r23, r18
     1ee:	90 0d       	add	r25, r0
     1f0:	11 24       	eor	r1, r1
     1f2:	8e 0f       	add	r24, r30
     1f4:	9f 1f       	adc	r25, r31
     1f6:	08 95       	ret
     1f8:	60 91 7d 05 	lds	r22, 0x057D	; 0x80057d <timer_multiplier>
     1fc:	70 e0       	ldi	r23, 0x00	; 0
     1fe:	0e 94 ad 13 	call	0x275a	; 0x275a <__udivmodhi4>
     202:	cb 01       	movw	r24, r22
     204:	08 95       	ret

00000206 <common_tc_compare_stop>:
     206:	0e 94 33 0f 	call	0x1e66	; 0x1e66 <tmr_disable_cc_interrupt>
     20a:	0e 94 57 0f 	call	0x1eae	; 0x1eae <save_cpu_interrupt>
     20e:	10 92 08 02 	sts	0x0208, r1	; 0x800208 <__data_end>
     212:	10 92 09 02 	sts	0x0209, r1	; 0x800209 <__data_end+0x1>
     216:	10 92 0a 02 	sts	0x020A, r1	; 0x80020a <__data_end+0x2>
     21a:	10 92 0b 02 	sts	0x020B, r1	; 0x80020b <__data_end+0x3>
     21e:	10 92 0e 02 	sts	0x020E, r1	; 0x80020e <compare_value+0x1>
     222:	10 92 0d 02 	sts	0x020D, r1	; 0x80020d <compare_value>
     226:	0c 94 64 0f 	jmp	0x1ec8	; 0x1ec8 <restore_cpu_interrupt>

0000022a <common_tc_overflow_stop>:
     22a:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <tmr_disable_ovf_interrupt>
     22e:	10 92 0c 02 	sts	0x020C, r1	; 0x80020c <timer_mul_var>
     232:	08 95       	ret

00000234 <common_tc_stop>:
     234:	e8 df       	rcall	.-48     	; 0x206 <common_tc_compare_stop>
     236:	f9 df       	rcall	.-14     	; 0x22a <common_tc_overflow_stop>
     238:	0c 94 48 0f 	jmp	0x1e90	; 0x1e90 <tmr_stop>

0000023c <common_tc_delay>:
     23c:	0f 93       	push	r16
     23e:	1f 93       	push	r17
     240:	cf 93       	push	r28
     242:	df 93       	push	r29
     244:	ec 01       	movw	r28, r24
     246:	0e 94 2e 0f 	call	0x1e5c	; 0x1e5c <tmr_read_count>
     24a:	8c 01       	movw	r16, r24
     24c:	be 01       	movw	r22, r28
     24e:	80 e0       	ldi	r24, 0x00	; 0
     250:	90 e0       	ldi	r25, 0x00	; 0
     252:	20 91 7d 05 	lds	r18, 0x057D	; 0x80057d <timer_multiplier>
     256:	30 e0       	ldi	r19, 0x00	; 0
     258:	40 e0       	ldi	r20, 0x00	; 0
     25a:	50 e0       	ldi	r21, 0x00	; 0
     25c:	0e 94 9e 13 	call	0x273c	; 0x273c <__mulsi3>
     260:	dc 01       	movw	r26, r24
     262:	cb 01       	movw	r24, r22
     264:	a8 01       	movw	r20, r16
     266:	60 e0       	ldi	r22, 0x00	; 0
     268:	70 e0       	ldi	r23, 0x00	; 0
     26a:	48 0f       	add	r20, r24
     26c:	59 1f       	adc	r21, r25
     26e:	6a 1f       	adc	r22, r26
     270:	7b 1f       	adc	r23, r27
     272:	40 93 08 02 	sts	0x0208, r20	; 0x800208 <__data_end>
     276:	50 93 09 02 	sts	0x0209, r21	; 0x800209 <__data_end+0x1>
     27a:	60 93 0a 02 	sts	0x020A, r22	; 0x80020a <__data_end+0x2>
     27e:	70 93 0b 02 	sts	0x020B, r23	; 0x80020b <__data_end+0x3>
     282:	40 91 08 02 	lds	r20, 0x0208	; 0x800208 <__data_end>
     286:	50 91 09 02 	lds	r21, 0x0209	; 0x800209 <__data_end+0x1>
     28a:	60 91 0a 02 	lds	r22, 0x020A	; 0x80020a <__data_end+0x2>
     28e:	70 91 0b 02 	lds	r23, 0x020B	; 0x80020b <__data_end+0x3>
     292:	ab 01       	movw	r20, r22
     294:	66 27       	eor	r22, r22
     296:	77 27       	eor	r23, r23
     298:	40 93 08 02 	sts	0x0208, r20	; 0x800208 <__data_end>
     29c:	50 93 09 02 	sts	0x0209, r21	; 0x800209 <__data_end+0x1>
     2a0:	60 93 0a 02 	sts	0x020A, r22	; 0x80020a <__data_end+0x2>
     2a4:	70 93 0b 02 	sts	0x020B, r23	; 0x80020b <__data_end+0x3>
     2a8:	40 91 08 02 	lds	r20, 0x0208	; 0x800208 <__data_end>
     2ac:	50 91 09 02 	lds	r21, 0x0209	; 0x800209 <__data_end+0x1>
     2b0:	60 91 0a 02 	lds	r22, 0x020A	; 0x80020a <__data_end+0x2>
     2b4:	70 91 0b 02 	lds	r23, 0x020B	; 0x80020b <__data_end+0x3>
     2b8:	41 15       	cp	r20, r1
     2ba:	51 05       	cpc	r21, r1
     2bc:	61 05       	cpc	r22, r1
     2be:	71 05       	cpc	r23, r1
     2c0:	91 f0       	breq	.+36     	; 0x2e6 <common_tc_delay+0xaa>
     2c2:	40 91 08 02 	lds	r20, 0x0208	; 0x800208 <__data_end>
     2c6:	50 91 09 02 	lds	r21, 0x0209	; 0x800209 <__data_end+0x1>
     2ca:	60 91 0a 02 	lds	r22, 0x020A	; 0x80020a <__data_end+0x2>
     2ce:	70 91 0b 02 	lds	r23, 0x020B	; 0x80020b <__data_end+0x3>
     2d2:	01 96       	adiw	r24, 0x01	; 1
     2d4:	08 0f       	add	r16, r24
     2d6:	19 1f       	adc	r17, r25
     2d8:	10 93 0e 02 	sts	0x020E, r17	; 0x80020e <compare_value+0x1>
     2dc:	00 93 0d 02 	sts	0x020D, r16	; 0x80020d <compare_value>
     2e0:	0e 94 33 0f 	call	0x1e66	; 0x1e66 <tmr_disable_cc_interrupt>
     2e4:	08 c0       	rjmp	.+16     	; 0x2f6 <common_tc_delay+0xba>
     2e6:	08 0f       	add	r16, r24
     2e8:	19 1f       	adc	r17, r25
     2ea:	10 93 0e 02 	sts	0x020E, r17	; 0x80020e <compare_value+0x1>
     2ee:	00 93 0d 02 	sts	0x020D, r16	; 0x80020d <compare_value>
     2f2:	0e 94 3a 0f 	call	0x1e74	; 0x1e74 <tmr_enable_cc_interrupt>
     2f6:	80 91 0d 02 	lds	r24, 0x020D	; 0x80020d <compare_value>
     2fa:	90 91 0e 02 	lds	r25, 0x020E	; 0x80020e <compare_value+0x1>
     2fe:	84 36       	cpi	r24, 0x64	; 100
     300:	91 05       	cpc	r25, r1
     302:	30 f4       	brcc	.+12     	; 0x310 <common_tc_delay+0xd4>
     304:	8c 59       	subi	r24, 0x9C	; 156
     306:	9f 4f       	sbci	r25, 0xFF	; 255
     308:	90 93 0e 02 	sts	0x020E, r25	; 0x80020e <compare_value+0x1>
     30c:	80 93 0d 02 	sts	0x020D, r24	; 0x80020d <compare_value>
     310:	80 91 0d 02 	lds	r24, 0x020D	; 0x80020d <compare_value>
     314:	90 91 0e 02 	lds	r25, 0x020E	; 0x80020e <compare_value+0x1>
     318:	0e 94 4c 0f 	call	0x1e98	; 0x1e98 <tmr_write_cmpreg>
     31c:	df 91       	pop	r29
     31e:	cf 91       	pop	r28
     320:	1f 91       	pop	r17
     322:	0f 91       	pop	r16
     324:	08 95       	ret

00000326 <common_tc_init>:
     326:	10 92 0c 02 	sts	0x020C, r1	; 0x80020c <timer_mul_var>
     32a:	0e 94 66 0f 	call	0x1ecc	; 0x1ecc <tmr_init>
     32e:	80 93 7d 05 	sts	0x057D, r24	; 0x80057d <timer_multiplier>
     332:	08 95       	ret

00000334 <tmr_ovf_callback>:
     334:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <__data_end>
     338:	90 91 09 02 	lds	r25, 0x0209	; 0x800209 <__data_end+0x1>
     33c:	a0 91 0a 02 	lds	r26, 0x020A	; 0x80020a <__data_end+0x2>
     340:	b0 91 0b 02 	lds	r27, 0x020B	; 0x80020b <__data_end+0x3>
     344:	00 97       	sbiw	r24, 0x00	; 0
     346:	a1 05       	cpc	r26, r1
     348:	b1 05       	cpc	r27, r1
     34a:	c9 f0       	breq	.+50     	; 0x37e <tmr_ovf_callback+0x4a>
     34c:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <__data_end>
     350:	90 91 09 02 	lds	r25, 0x0209	; 0x800209 <__data_end+0x1>
     354:	a0 91 0a 02 	lds	r26, 0x020A	; 0x80020a <__data_end+0x2>
     358:	b0 91 0b 02 	lds	r27, 0x020B	; 0x80020b <__data_end+0x3>
     35c:	01 97       	sbiw	r24, 0x01	; 1
     35e:	a1 09       	sbc	r26, r1
     360:	b1 09       	sbc	r27, r1
     362:	80 93 08 02 	sts	0x0208, r24	; 0x800208 <__data_end>
     366:	90 93 09 02 	sts	0x0209, r25	; 0x800209 <__data_end+0x1>
     36a:	a0 93 0a 02 	sts	0x020A, r26	; 0x80020a <__data_end+0x2>
     36e:	b0 93 0b 02 	sts	0x020B, r27	; 0x80020b <__data_end+0x3>
     372:	00 97       	sbiw	r24, 0x00	; 0
     374:	a1 05       	cpc	r26, r1
     376:	b1 05       	cpc	r27, r1
     378:	11 f4       	brne	.+4      	; 0x37e <tmr_ovf_callback+0x4a>
     37a:	0e 94 3a 0f 	call	0x1e74	; 0x1e74 <tmr_enable_cc_interrupt>
     37e:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <timer_mul_var>
     382:	8f 5f       	subi	r24, 0xFF	; 255
     384:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <timer_mul_var>
     388:	90 91 7d 05 	lds	r25, 0x057D	; 0x80057d <timer_multiplier>
     38c:	89 17       	cp	r24, r25
     38e:	48 f0       	brcs	.+18     	; 0x3a2 <tmr_ovf_callback+0x6e>
     390:	10 92 0c 02 	sts	0x020C, r1	; 0x80020c <timer_mul_var>
     394:	e0 91 0f 02 	lds	r30, 0x020F	; 0x80020f <common_tc_ovf_callback>
     398:	f0 91 10 02 	lds	r31, 0x0210	; 0x800210 <common_tc_ovf_callback+0x1>
     39c:	30 97       	sbiw	r30, 0x00	; 0
     39e:	09 f0       	breq	.+2      	; 0x3a2 <tmr_ovf_callback+0x6e>
     3a0:	19 95       	eicall
     3a2:	08 95       	ret

000003a4 <tmr_cca_callback>:
     3a4:	0e 94 33 0f 	call	0x1e66	; 0x1e66 <tmr_disable_cc_interrupt>
     3a8:	e0 91 11 02 	lds	r30, 0x0211	; 0x800211 <common_tc_cca_callback>
     3ac:	f0 91 12 02 	lds	r31, 0x0212	; 0x800212 <common_tc_cca_callback+0x1>
     3b0:	30 97       	sbiw	r30, 0x00	; 0
     3b2:	09 f0       	breq	.+2      	; 0x3b6 <tmr_cca_callback+0x12>
     3b4:	19 95       	eicall
     3b6:	08 95       	ret

000003b8 <set_common_tc_overflow_callback>:
     3b8:	90 93 10 02 	sts	0x0210, r25	; 0x800210 <common_tc_ovf_callback+0x1>
     3bc:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <common_tc_ovf_callback>
     3c0:	08 95       	ret

000003c2 <set_common_tc_expiry_callback>:
     3c2:	90 93 12 02 	sts	0x0212, r25	; 0x800212 <common_tc_cca_callback+0x1>
     3c6:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <common_tc_cca_callback>
     3ca:	08 95       	ret

000003cc <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
     3cc:	04 c0       	rjmp	.+8      	; 0x3d6 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
     3ce:	61 50       	subi	r22, 0x01	; 1
     3d0:	71 09       	sbc	r23, r1
     3d2:	81 09       	sbc	r24, r1
     3d4:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
     3d6:	61 15       	cp	r22, r1
     3d8:	71 05       	cpc	r23, r1
     3da:	81 05       	cpc	r24, r1
     3dc:	91 05       	cpc	r25, r1
     3de:	b9 f7       	brne	.-18     	; 0x3ce <__portable_avr_delay_cycles+0x2>
     3e0:	08 95       	ret

000003e2 <usr_wireless_app_task>:
	// The following code demonstrates transmission of a sample packet frame every 1 second.
	// This code block will be called only if the transmission is enabled.
	
	#ifdef TRANSMITTER_ENABLED		
		
		if(coordinador){
     3e2:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <coordinador>
     3e6:	88 23       	and	r24, r24
     3e8:	d1 f1       	breq	.+116    	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
			if(contTramas < 2 && transmitir == true){//Solo si es coordinador puede transmitir
     3ea:	80 91 13 02 	lds	r24, 0x0213	; 0x800213 <contTramas>
     3ee:	90 91 14 02 	lds	r25, 0x0214	; 0x800214 <contTramas+0x1>
     3f2:	02 97       	sbiw	r24, 0x02	; 2
     3f4:	a4 f5       	brge	.+104    	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
     3f6:	80 91 05 02 	lds	r24, 0x0205	; 0x800205 <transmitir>
     3fa:	88 23       	and	r24, r24
     3fc:	81 f1       	breq	.+96     	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
				if(tipoTx){//Para saber si enviar la primera trama 
     3fe:	80 91 04 02 	lds	r24, 0x0204	; 0x800204 <tipoTx>
     402:	88 23       	and	r24, r24
     404:	69 f0       	breq	.+26     	; 0x420 <__LOCK_REGION_LENGTH__+0x20>
					memset(&message,'0',sizeof(message));//Relleno mi cadena de ceros para enviarlos en el payload
     406:	4c e0       	ldi	r20, 0x0C	; 12
     408:	50 e0       	ldi	r21, 0x00	; 0
     40a:	60 e3       	ldi	r22, 0x30	; 48
     40c:	70 e0       	ldi	r23, 0x00	; 0
     40e:	85 e8       	ldi	r24, 0x85	; 133
     410:	94 e0       	ldi	r25, 0x04	; 4
     412:	0e 94 6b 14 	call	0x28d6	; 0x28d6 <memset>
					transmit_sample_frame((uint8_t*)message,MAX);
     416:	6c e0       	ldi	r22, 0x0C	; 12
     418:	85 e8       	ldi	r24, 0x85	; 133
     41a:	94 e0       	ldi	r25, 0x04	; 4
     41c:	f0 d0       	rcall	.+480    	; 0x5fe <transmit_sample_frame>
     41e:	0f c0       	rjmp	.+30     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
				}
				else {
					memset(&message2,'1',sizeof(message2));
     420:	4c e0       	ldi	r20, 0x0C	; 12
     422:	50 e0       	ldi	r21, 0x00	; 0
     424:	61 e3       	ldi	r22, 0x31	; 49
     426:	70 e0       	ldi	r23, 0x00	; 0
     428:	8f e0       	ldi	r24, 0x0F	; 15
     42a:	95 e0       	ldi	r25, 0x05	; 5
     42c:	0e 94 6b 14 	call	0x28d6	; 0x28d6 <memset>
					transmit_sample_frame((uint8_t*)message2,MAX);
     430:	6c e0       	ldi	r22, 0x0C	; 12
     432:	8f e0       	ldi	r24, 0x0F	; 15
     434:	95 e0       	ldi	r25, 0x05	; 5
     436:	e3 d0       	rcall	.+454    	; 0x5fe <transmit_sample_frame>
					tipoTx = true;
     438:	81 e0       	ldi	r24, 0x01	; 1
     43a:	80 93 04 02 	sts	0x0204, r24	; 0x800204 <tipoTx>
				}
				transmitir = false;
     43e:	10 92 05 02 	sts	0x0205, r1	; 0x800205 <transmitir>
				contTramas++;
     442:	80 91 13 02 	lds	r24, 0x0213	; 0x800213 <contTramas>
     446:	90 91 14 02 	lds	r25, 0x0214	; 0x800214 <contTramas+0x1>
     44a:	01 96       	adiw	r24, 0x01	; 1
     44c:	90 93 14 02 	sts	0x0214, r25	; 0x800214 <contTramas+0x1>
     450:	80 93 13 02 	sts	0x0213, r24	; 0x800213 <contTramas>
				delay_ms(4);//Retardo para que no se envie otra trama y esperar a procesar la siguiente trama
     454:	66 ed       	ldi	r22, 0xD6	; 214
     456:	74 e1       	ldi	r23, 0x14	; 20
     458:	80 e0       	ldi	r24, 0x00	; 0
     45a:	90 e0       	ldi	r25, 0x00	; 0
     45c:	b7 cf       	rjmp	.-146    	; 0x3cc <__portable_avr_delay_cycles>
     45e:	08 95       	ret

00000460 <usr_frame_received_cb>:
/**
* \brief This function needs to be edited by the user for adding  tasks when a frame is received
* \param frame pointer to the received frame
*/
void usr_frame_received_cb(frame_info_t *frame)
{
     460:	cf 93       	push	r28
     462:	df 93       	push	r29
		//TODO (Project Wizard) - Add application task when the frame is received
		//Lo que recibe y responde el nodo 2
		if (!coordinador)
     464:	20 91 06 02 	lds	r18, 0x0206	; 0x800206 <coordinador>
     468:	21 11       	cpse	r18, r1
     46a:	1c c0       	rjmp	.+56     	; 0x4a4 <usr_frame_received_cb+0x44>
     46c:	ec 01       	movw	r28, r24
		{
			memset(&trama_rx,0,sizeof(trama_rx));//Se vacia la trama 
     46e:	8e e7       	ldi	r24, 0x7E	; 126
     470:	e1 e9       	ldi	r30, 0x91	; 145
     472:	f4 e0       	ldi	r31, 0x04	; 4
     474:	df 01       	movw	r26, r30
     476:	1d 92       	st	X+, r1
     478:	8a 95       	dec	r24
     47a:	e9 f7       	brne	.-6      	; 0x476 <usr_frame_received_cb+0x16>
			memcpy(&trama_rx,frame->mpdu,sizeof(trama_rx));//Se copia la trama que llega en la estructura
     47c:	ef 81       	ldd	r30, Y+7	; 0x07
     47e:	f8 85       	ldd	r31, Y+8	; 0x08
     480:	8e e7       	ldi	r24, 0x7E	; 126
     482:	a1 e9       	ldi	r26, 0x91	; 145
     484:	b4 e0       	ldi	r27, 0x04	; 4
     486:	01 90       	ld	r0, Z+
     488:	0d 92       	st	X+, r0
     48a:	8a 95       	dec	r24
     48c:	e1 f7       	brne	.-8      	; 0x486 <usr_frame_received_cb+0x26>
			bmm_buffer_free(frame->buffer_header);
     48e:	89 81       	ldd	r24, Y+1	; 0x01
     490:	9a 81       	ldd	r25, Y+2	; 0x02
     492:	54 d3       	rcall	.+1704   	; 0xb3c <bmm_buffer_free>
			char *payload=trama_rx.carga;//Se obtiene el payload recibido 
			transmit_sample_frame((uint8_t*)payload,MAX);//Se vuelve a transmitir el mensaje recibido
     494:	6c e0       	ldi	r22, 0x0C	; 12
     496:	8b e9       	ldi	r24, 0x9B	; 155
     498:	94 e0       	ldi	r25, 0x04	; 4
     49a:	b1 d0       	rcall	.+354    	; 0x5fe <transmit_sample_frame>
			
		}
		if(coordinador){
     49c:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <coordinador>
     4a0:	88 23       	and	r24, r24
     4a2:	39 f0       	breq	.+14     	; 0x4b2 <usr_frame_received_cb+0x52>
			//Lo que recibe y procesa el nodo1(Coordinador)
			transmitir = true;
     4a4:	81 e0       	ldi	r24, 0x01	; 1
     4a6:	80 93 05 02 	sts	0x0205, r24	; 0x800205 <transmitir>
			tipoTx = false;
     4aa:	10 92 04 02 	sts	0x0204, r1	; 0x800204 <tipoTx>
 */
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	base->PINCRL = arch_ioport_pin_to_mask(pin);
     4ae:	80 e4       	ldi	r24, 0x40	; 64
     4b0:	89 b9       	out	0x09, r24	; 9
					break;
				}
			}*/
			COMMUTAR_LED(LED1R);
		}
}
     4b2:	df 91       	pop	r29
     4b4:	cf 91       	pop	r28
     4b6:	08 95       	ret

000004b8 <usr_frame_transmitted_cb>:
* \brief This function needs to be edited by the user for adding  tasks when a frame is transmitted
* \status Status of frame transmission i.e MAC_SUCCESS,MAC_NO_ACK,CHANNEL_ACCESS_FAILURE etc
* \param frame pointer to the transmitted frame
*/
void usr_frame_transmitted_cb(retval_t status, frame_info_t *frame)
{
     4b8:	08 95       	ret

000004ba <transmit_frame>:
		uint8_t src_addr_mode,
		uint8_t msdu_handle,
		uint8_t *payload,
		uint8_t payload_length,
		bool ack_req,csma_mode_t csma_mode ,bool frame_retry)
{
     4ba:	4f 92       	push	r4
     4bc:	5f 92       	push	r5
     4be:	6f 92       	push	r6
     4c0:	7f 92       	push	r7
     4c2:	8f 92       	push	r8
     4c4:	af 92       	push	r10
     4c6:	cf 92       	push	r12
     4c8:	ef 92       	push	r14
     4ca:	0f 93       	push	r16
     4cc:	1f 93       	push	r17
     4ce:	cf 93       	push	r28
     4d0:	df 93       	push	r29
     4d2:	cd b7       	in	r28, 0x3d	; 61
     4d4:	de b7       	in	r29, 0x3e	; 62
	tx_frame_info = (frame_info_t *)storage_buffer;
	/* Get length of current frame. */
	frame_length = (FRAME_OVERHEAD + payload_length); 

	/* Set payload pointer. */     
	frame_ptr = temp_frame_ptr = (uint8_t *)tx_frame_info +
     4d6:	a9 e8       	ldi	r26, 0x89	; 137
     4d8:	b0 e0       	ldi	r27, 0x00	; 0
     4da:	ae 19       	sub	r26, r14
     4dc:	b1 09       	sbc	r27, r1
     4de:	fd 01       	movw	r30, r26
     4e0:	e9 5e       	subi	r30, 0xE9	; 233
     4e2:	fd 4f       	sbci	r31, 0xFD	; 253
     4e4:	3f 01       	movw	r6, r30

	/*
	* Payload is stored to the end of the buffer avoiding payload
	* copying by TAL.
	*/
	for (i = 0; i < payload_length; i++) {
     4e6:	ee 20       	and	r14, r14
     4e8:	79 f0       	breq	.+30     	; 0x508 <transmit_frame+0x4e>
     4ea:	d8 01       	movw	r26, r16
     4ec:	44 24       	eor	r4, r4
     4ee:	4a 94       	dec	r4
     4f0:	4e 0c       	add	r4, r14
     4f2:	51 2c       	mov	r5, r1
     4f4:	9f ef       	ldi	r25, 0xFF	; 255
     4f6:	49 1a       	sub	r4, r25
     4f8:	59 0a       	sbc	r5, r25
     4fa:	04 0d       	add	r16, r4
     4fc:	15 1d       	adc	r17, r5
	*temp_frame_ptr++ = *(payload + i);
     4fe:	9d 91       	ld	r25, X+
     500:	91 93       	st	Z+, r25

	/*
	* Payload is stored to the end of the buffer avoiding payload
	* copying by TAL.
	*/
	for (i = 0; i < payload_length; i++) {
     502:	a0 17       	cp	r26, r16
     504:	b1 07       	cpc	r27, r17
     506:	d9 f7       	brne	.-10     	; 0x4fe <transmit_frame+0x44>
	*temp_frame_ptr++ = *(payload + i);
	}


	/* Source address */
	if (FCF_SHORT_ADDR == src_addr_mode) {
     508:	42 30       	cpi	r20, 0x02	; 2
     50a:	61 f4       	brne	.+24     	; 0x524 <transmit_frame+0x6a>
	uint16_t temp_value,fcf = 0;
	/* Get length of current frame. */

	tx_frame_info = (frame_info_t *)storage_buffer;
	/* Get length of current frame. */
	frame_length = (FRAME_OVERHEAD + payload_length); 
     50c:	3b e0       	ldi	r19, 0x0B	; 11
     50e:	3e 0d       	add	r19, r14
	}


	/* Source address */
	if (FCF_SHORT_ADDR == src_addr_mode) {
	frame_ptr -= SHORT_ADDR_LEN;
     510:	d3 01       	movw	r26, r6
	convert_16_bit_to_byte_array(tal_pib.ShortAddress, frame_ptr);
     512:	40 91 64 05 	lds	r20, 0x0564	; 0x800564 <tal_pib+0xc>
     516:	50 91 65 05 	lds	r21, 0x0565	; 0x800565 <tal_pib+0xd>
     51a:	5e 93       	st	-X, r21
     51c:	4e 93       	st	-X, r20

	fcf |= FCF_SET_SOURCE_ADDR_MODE(FCF_SHORT_ADDR);
     51e:	40 e0       	ldi	r20, 0x00	; 0
     520:	50 e8       	ldi	r21, 0x80	; 128
     522:	26 c0       	rjmp	.+76     	; 0x570 <transmit_frame+0xb6>
	} else {
	frame_ptr -= EXT_ADDR_LEN;
     524:	d3 01       	movw	r26, r6
     526:	18 97       	sbiw	r26, 0x08	; 8
	frame_length += FCF_2_SOURCE_ADDR_OFFSET;
     528:	31 e1       	ldi	r19, 0x11	; 17
     52a:	3e 0d       	add	r19, r14

	convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
     52c:	e8 e5       	ldi	r30, 0x58	; 88
     52e:	f5 e0       	ldi	r31, 0x05	; 5
     530:	90 81       	ld	r25, Z
     532:	9c 93       	st	X, r25
     534:	91 81       	ldd	r25, Z+1	; 0x01
     536:	11 96       	adiw	r26, 0x01	; 1
     538:	9c 93       	st	X, r25
     53a:	11 97       	sbiw	r26, 0x01	; 1
     53c:	92 81       	ldd	r25, Z+2	; 0x02
     53e:	12 96       	adiw	r26, 0x02	; 2
     540:	9c 93       	st	X, r25
     542:	12 97       	sbiw	r26, 0x02	; 2
     544:	93 81       	ldd	r25, Z+3	; 0x03
     546:	13 96       	adiw	r26, 0x03	; 3
     548:	9c 93       	st	X, r25
     54a:	13 97       	sbiw	r26, 0x03	; 3
     54c:	94 81       	ldd	r25, Z+4	; 0x04
     54e:	14 96       	adiw	r26, 0x04	; 4
     550:	9c 93       	st	X, r25
     552:	14 97       	sbiw	r26, 0x04	; 4
     554:	95 81       	ldd	r25, Z+5	; 0x05
     556:	15 96       	adiw	r26, 0x05	; 5
     558:	9c 93       	st	X, r25
     55a:	15 97       	sbiw	r26, 0x05	; 5
     55c:	96 81       	ldd	r25, Z+6	; 0x06
     55e:	16 96       	adiw	r26, 0x06	; 6
     560:	9c 93       	st	X, r25
     562:	16 97       	sbiw	r26, 0x06	; 6
     564:	97 81       	ldd	r25, Z+7	; 0x07
     566:	17 96       	adiw	r26, 0x07	; 7
     568:	9c 93       	st	X, r25
     56a:	17 97       	sbiw	r26, 0x07	; 7

	fcf |= FCF_SET_SOURCE_ADDR_MODE(FCF_LONG_ADDR);
     56c:	40 e0       	ldi	r20, 0x00	; 0
     56e:	50 ec       	ldi	r21, 0xC0	; 192
		temp_value = CCPU_ENDIAN_TO_LE16(SRC_PAN_ID);
		convert_16_bit_to_byte_array(temp_value, frame_ptr);
		#endif

	/* Destination address */
	if (FCF_SHORT_ADDR == dst_addr_mode) {
     570:	82 30       	cpi	r24, 0x02	; 2
     572:	59 f4       	brne	.+22     	; 0x58a <transmit_frame+0xd0>
		frame_ptr -= SHORT_ADDR_LEN;
		convert_16_bit_to_byte_array(*((uint16_t *)dst_addr),
     574:	fb 01       	movw	r30, r22
     576:	80 81       	ld	r24, Z
     578:	91 81       	ldd	r25, Z+1	; 0x01
     57a:	fd 01       	movw	r30, r26
     57c:	92 93       	st	-Z, r25
     57e:	82 93       	st	-Z, r24
     580:	3f 01       	movw	r6, r30
				frame_ptr);

		fcf |= FCF_SET_DEST_ADDR_MODE(FCF_SHORT_ADDR);
     582:	ca 01       	movw	r24, r20
     584:	80 64       	ori	r24, 0x40	; 64
     586:	98 60       	ori	r25, 0x08	; 8
     588:	0f c0       	rjmp	.+30     	; 0x5a8 <transmit_frame+0xee>
	} else {
		frame_ptr -= EXT_ADDR_LEN;
     58a:	3d 01       	movw	r6, r26
     58c:	f8 e0       	ldi	r31, 0x08	; 8
     58e:	6f 1a       	sub	r6, r31
     590:	71 08       	sbc	r7, r1
		frame_length += PL_POS_DST_ADDR_START;
     592:	3a 5f       	subi	r19, 0xFA	; 250

		convert_64_bit_to_byte_array(*((uint64_t *)dst_addr),
     594:	88 e0       	ldi	r24, 0x08	; 8
     596:	fb 01       	movw	r30, r22
     598:	d3 01       	movw	r26, r6
     59a:	01 90       	ld	r0, Z+
     59c:	0d 92       	st	X+, r0
     59e:	8a 95       	dec	r24
     5a0:	e1 f7       	brne	.-8      	; 0x59a <transmit_frame+0xe0>
				frame_ptr);

		fcf |= FCF_SET_DEST_ADDR_MODE(FCF_LONG_ADDR);
     5a2:	ca 01       	movw	r24, r20
     5a4:	80 64       	ori	r24, 0x40	; 64
     5a6:	9c 60       	ori	r25, 0x0C	; 12


	/* Destination PAN-Id */
	temp_value = CCPU_ENDIAN_TO_LE16(DST_PAN_ID);
	frame_ptr -= PAN_ID_LEN;
	convert_16_bit_to_byte_array(temp_value, frame_ptr);
     5a8:	4e ef       	ldi	r20, 0xFE	; 254
     5aa:	5a ec       	ldi	r21, 0xCA	; 202
     5ac:	f3 01       	movw	r30, r6
     5ae:	32 97       	sbiw	r30, 0x02	; 2
     5b0:	51 83       	std	Z+1, r21	; 0x01
     5b2:	40 83       	st	Z, r20

	/* Set DSN. */
	frame_ptr--;
	*frame_ptr = msdu_handle;
     5b4:	31 97       	sbiw	r30, 0x01	; 1
     5b6:	20 83       	st	Z, r18

	/* Set the FCF. */
	fcf |= FCF_FRAMETYPE_DATA;
	if (ack_req) {
     5b8:	c1 10       	cpse	r12, r1
     5ba:	02 c0       	rjmp	.+4      	; 0x5c0 <transmit_frame+0x106>
	/* Set DSN. */
	frame_ptr--;
	*frame_ptr = msdu_handle;

	/* Set the FCF. */
	fcf |= FCF_FRAMETYPE_DATA;
     5bc:	81 60       	ori	r24, 0x01	; 1
     5be:	01 c0       	rjmp	.+2      	; 0x5c2 <transmit_frame+0x108>
	if (ack_req) {
	fcf |= FCF_ACK_REQUEST;
     5c0:	81 62       	ori	r24, 0x21	; 33
	}

	frame_ptr -= FCF_LEN;
	convert_16_bit_to_byte_array(CCPU_ENDIAN_TO_LE16(fcf), frame_ptr);
     5c2:	f3 01       	movw	r30, r6
     5c4:	35 97       	sbiw	r30, 0x05	; 5
     5c6:	91 83       	std	Z+1, r25	; 0x01
     5c8:	80 83       	st	Z, r24

	/* First element shall be length of PHY frame. */
	frame_ptr--;
	*frame_ptr = frame_length;
     5ca:	d3 01       	movw	r26, r6
     5cc:	16 97       	sbiw	r26, 0x06	; 6
     5ce:	3c 93       	st	X, r19

	/* Finished building of frame. */
	tx_frame_info->mpdu = frame_ptr;
     5d0:	b0 93 1f 02 	sts	0x021F, r27	; 0x80021f <storage_buffer+0x8>
     5d4:	a0 93 1e 02 	sts	0x021E, r26	; 0x80021e <storage_buffer+0x7>

	return(tal_tx_frame(tx_frame_info, csma_mode, frame_retry));
     5d8:	48 2d       	mov	r20, r8
     5da:	6a 2d       	mov	r22, r10
     5dc:	87 e1       	ldi	r24, 0x17	; 23
     5de:	92 e0       	ldi	r25, 0x02	; 2
     5e0:	0e 94 3a 0e 	call	0x1c74	; 0x1c74 <tal_tx_frame>
}
     5e4:	df 91       	pop	r29
     5e6:	cf 91       	pop	r28
     5e8:	1f 91       	pop	r17
     5ea:	0f 91       	pop	r16
     5ec:	ef 90       	pop	r14
     5ee:	cf 90       	pop	r12
     5f0:	af 90       	pop	r10
     5f2:	8f 90       	pop	r8
     5f4:	7f 90       	pop	r7
     5f6:	6f 90       	pop	r6
     5f8:	5f 90       	pop	r5
     5fa:	4f 90       	pop	r4
     5fc:	08 95       	ret

000005fe <transmit_sample_frame>:
 * \brief This function transmits a sample data frame 
 * \param payload address of the payload to be transmitted
 * \payload_length Length of the payload to be trasnmitted *
 */
void transmit_sample_frame(uint8_t* payload,uint8_t payload_length) 
{
     5fe:	8f 92       	push	r8
     600:	af 92       	push	r10
     602:	cf 92       	push	r12
     604:	ef 92       	push	r14
     606:	0f 93       	push	r16
     608:	1f 93       	push	r17
     60a:	cf 93       	push	r28
     60c:	df 93       	push	r29
     60e:	1f 92       	push	r1
     610:	1f 92       	push	r1
     612:	cd b7       	in	r28, 0x3d	; 61
     614:	de b7       	in	r29, 0x3e	; 62
	static uint16_t seq_num = 0;   
	bool ack_req = ACK_REQ;
	bool frame_retry = FRAME_RETRY;
	csma_mode_t csma_mode = CSMA_MODE;
	uint16_t dst_addr = CCPU_ENDIAN_TO_LE16((uint16_t)DST_ADDR);
     616:	2f ef       	ldi	r18, 0xFF	; 255
     618:	3f ef       	ldi	r19, 0xFF	; 255
     61a:	3a 83       	std	Y+2, r19	; 0x02
     61c:	29 83       	std	Y+1, r18	; 0x01

	transmit_frame(
		FCF_SHORT_ADDR,
		(uint8_t*)&dst_addr,
		FCF_SHORT_ADDR,
		seq_num++,
     61e:	20 91 15 02 	lds	r18, 0x0215	; 0x800215 <seq_num.3026>
     622:	30 91 16 02 	lds	r19, 0x0216	; 0x800216 <seq_num.3026+0x1>
     626:	a9 01       	movw	r20, r18
     628:	4f 5f       	subi	r20, 0xFF	; 255
     62a:	5f 4f       	sbci	r21, 0xFF	; 255
     62c:	50 93 16 02 	sts	0x0216, r21	; 0x800216 <seq_num.3026+0x1>
     630:	40 93 15 02 	sts	0x0215, r20	; 0x800215 <seq_num.3026>
	bool ack_req = ACK_REQ;
	bool frame_retry = FRAME_RETRY;
	csma_mode_t csma_mode = CSMA_MODE;
	uint16_t dst_addr = CCPU_ENDIAN_TO_LE16((uint16_t)DST_ADDR);

	transmit_frame(
     634:	81 2c       	mov	r8, r1
     636:	68 94       	set
     638:	aa 24       	eor	r10, r10
     63a:	a1 f8       	bld	r10, 1
     63c:	c1 2c       	mov	r12, r1
     63e:	e6 2e       	mov	r14, r22
     640:	8c 01       	movw	r16, r24
     642:	42 e0       	ldi	r20, 0x02	; 2
     644:	be 01       	movw	r22, r28
     646:	6f 5f       	subi	r22, 0xFF	; 255
     648:	7f 4f       	sbci	r23, 0xFF	; 255
     64a:	82 e0       	ldi	r24, 0x02	; 2
     64c:	36 df       	rcall	.-404    	; 0x4ba <transmit_frame>
		payload_length,
		ack_req,
		csma_mode,
		frame_retry);

}
     64e:	0f 90       	pop	r0
     650:	0f 90       	pop	r0
     652:	df 91       	pop	r29
     654:	cf 91       	pop	r28
     656:	1f 91       	pop	r17
     658:	0f 91       	pop	r16
     65a:	ef 90       	pop	r14
     65c:	cf 90       	pop	r12
     65e:	af 90       	pop	r10
     660:	8f 90       	pop	r8
     662:	08 95       	ret

00000664 <init_data_reception>:
		   bool mode = true;
		   tal_rxaack_prom_mode_ctrl(true);
		   tal_pib_set(macPromiscuousMode, (pib_value_t *)&mode);
       #endif
       /*RX_AACK_ON Mode is enabled if Promiscuous Mode is not used,else RX is switched on in RX_ON Mode*/
       tal_rx_enable(PHY_RX_ON); 
     664:	86 e0       	ldi	r24, 0x06	; 6
     666:	0c 94 67 0d 	jmp	0x1ace	; 0x1ace <tal_rx_enable>
     66a:	08 95       	ret

0000066c <wireless_init>:

/**
 * \brief This Function initializes the Wireless Module and board components i.e clock,irq etc
 */
void wireless_init(void)
{
     66c:	cf 93       	push	r28
     66e:	df 93       	push	r29
     670:	00 d0       	rcall	.+0      	; 0x672 <wireless_init+0x6>
     672:	00 d0       	rcall	.+0      	; 0x674 <wireless_init+0x8>
     674:	cd b7       	in	r28, 0x3d	; 61
     676:	de b7       	in	r29, 0x3e	; 62
	/*Initialize IRQ*/
	irq_initialize_vectors();

  sysclk_init();
     678:	45 d0       	rcall	.+138    	; 0x704 <sysclk_init>

	/* Initialize the board.
	 * The board-specific conf_board.h file contains the configuration of
	 * the board initialization.
	 */
	board_init();
     67a:	36 d0       	rcall	.+108    	; 0x6e8 <board_init>


	/*Initialize the Stack SW Timer*/
	sw_timer_init();
     67c:	ba d1       	rcall	.+884    	; 0x9f2 <sw_timer_init>
     67e:	8b d5       	rcall	.+2838   	; 0x1196 <tal_init>
	
	/*Initialize the TAL Layer*/
	if(tal_init()!= MAC_SUCCESS)
     680:	81 11       	cpse	r24, r1
     682:	ff cf       	rjmp	.-2      	; 0x682 <wireless_init+0x16>
     684:	78 94       	sei
     686:	81 e0       	ldi	r24, 0x01	; 1
	{
	//Error in Initializing the TAL Layer
	app_alert();	
	}
	cpu_irq_enable();
     688:	90 e0       	ldi	r25, 0x00	; 0
	
	uint16_t src_addr = CCPU_ENDIAN_TO_LE16(SRC_ADDR);
     68a:	9a 83       	std	Y+2, r25	; 0x02
     68c:	89 83       	std	Y+1, r24	; 0x01
     68e:	8e ef       	ldi	r24, 0xFE	; 254
     690:	9a ec       	ldi	r25, 0xCA	; 202
	uint16_t pan_id = CCPU_ENDIAN_TO_LE16(SRC_PAN_ID);
     692:	9c 83       	std	Y+4, r25	; 0x04
     694:	8b 83       	std	Y+3, r24	; 0x03
     696:	8c e0       	ldi	r24, 0x0C	; 12
     698:	8d 83       	std	Y+5, r24	; 0x05
	uint8_t channel = CHANNEL_TRANSMIT_RECEIVE;
     69a:	1e 82       	std	Y+6, r1	; 0x06
     69c:	be 01       	movw	r22, r28
	uint8_t channel_page = CHANNEL_PAGE_TRANSMIT_RECEIVE;
     69e:	6f 5f       	subi	r22, 0xFF	; 255
	
	/* Set Default address. */
	tal_pib_set(macShortAddress, (pib_value_t *)&src_addr);
     6a0:	7f 4f       	sbci	r23, 0xFF	; 255
     6a2:	83 e5       	ldi	r24, 0x53	; 83
     6a4:	0e 94 96 0b 	call	0x172c	; 0x172c <tal_pib_set>
     6a8:	be 01       	movw	r22, r28
     6aa:	6d 5f       	subi	r22, 0xFD	; 253

	/* Set PAN ID. */
	tal_pib_set(macPANId, (pib_value_t *)&pan_id);
     6ac:	7f 4f       	sbci	r23, 0xFF	; 255
     6ae:	80 e5       	ldi	r24, 0x50	; 80
     6b0:	0e 94 96 0b 	call	0x172c	; 0x172c <tal_pib_set>
     6b4:	be 01       	movw	r22, r28
     6b6:	6b 5f       	subi	r22, 0xFB	; 251

	/* Set channel. */ /* Channel 11  is set as default in tal_init() */
	tal_pib_set(phyCurrentChannel, (pib_value_t *)&channel);
     6b8:	7f 4f       	sbci	r23, 0xFF	; 255
     6ba:	80 e0       	ldi	r24, 0x00	; 0
     6bc:	0e 94 96 0b 	call	0x172c	; 0x172c <tal_pib_set>
     6c0:	be 01       	movw	r22, r28
     6c2:	6a 5f       	subi	r22, 0xFA	; 250
	
	/* Set Channel Page */ /* Channel Page 0  is set as default in tal_init() */
	tal_pib_set(phyCurrentPage,(pib_value_t *)&channel_page);
     6c4:	7f 4f       	sbci	r23, 0xFF	; 255
     6c6:	84 e0       	ldi	r24, 0x04	; 4
     6c8:	0e 94 96 0b 	call	0x172c	; 0x172c <tal_pib_set>
     6cc:	62 e0       	ldi	r22, 0x02	; 2
     6ce:	80 e0       	ldi	r24, 0x00	; 0
    {
	    tal_ant_div_config(ANT_DIVERSITY_ENABLE,ANTENNA_DEFAULT);
    }
    else
    {
	    tal_ant_div_config(ANT_DIVERSITY_DISABLE,ANT_SELECT); 
     6d0:	0e 94 76 0e 	call	0x1cec	; 0x1cec <tal_ant_div_config>
     6d4:	c7 df       	rcall	.-114    	; 0x664 <init_data_reception>
    }
    #endif


	init_data_reception();
     6d6:	26 96       	adiw	r28, 0x06	; 6
     6d8:	0f b6       	in	r0, 0x3f	; 63

}
     6da:	f8 94       	cli
     6dc:	de bf       	out	0x3e, r29	; 62
     6de:	0f be       	out	0x3f, r0	; 63
     6e0:	cd bf       	out	0x3d, r28	; 61
     6e2:	df 91       	pop	r29
     6e4:	cf 91       	pop	r28
     6e6:	08 95       	ret

000006e8 <board_init>:
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
		if (flags & IOPORT_INIT_HIGH) {
			*((uint8_t *)port + 2) |= pin_mask;
     6e8:	5e 9a       	sbi	0x0b, 6	; 11
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
		}

		*((uint8_t *)port + 1) |= pin_mask;
     6ea:	56 9a       	sbi	0x0a, 6	; 10
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
		if (flags & IOPORT_INIT_HIGH) {
			*((uint8_t *)port + 2) |= pin_mask;
     6ec:	a2 9a       	sbi	0x14, 2	; 20
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
		}

		*((uint8_t *)port + 1) |= pin_mask;
     6ee:	9a 9a       	sbi	0x13, 2	; 19
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
		if (flags & IOPORT_INIT_HIGH) {
			*((uint8_t *)port + 2) |= pin_mask;
     6f0:	9e b1       	in	r25, 0x0e	; 14
			*((uint8_t *)port + 2) &= ~pin_mask;
		}

		*((uint8_t *)port + 1) |= pin_mask;
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
     6f2:	8d b1       	in	r24, 0x0d	; 13
     6f4:	84 60       	ori	r24, 0x04	; 4
     6f6:	8e 7f       	andi	r24, 0xFE	; 254
     6f8:	8d b9       	out	0x0d, r24	; 13
		if (flags & IOPORT_PULL_UP) {
			*((uint8_t *)port + 2) |= pin_mask;
     6fa:	89 2f       	mov	r24, r25
     6fc:	85 60       	ori	r24, 0x05	; 5
     6fe:	8e b9       	out	0x0e, r24	; 14
     700:	08 95       	ret

00000702 <modules_init>:

/**
 * \brief Initializes the modules added by the Project Wizard
 */
void modules_init(void)
{
     702:	08 95       	ret

00000704 <sysclk_init>:

/**
 *  Function to initialize the clock and disable clock for not required modules.
 */
void sysclk_init(void)
{
     704:	cf 93       	push	r28
     706:	df 93       	push	r29
     708:	1f 92       	push	r1
     70a:	cd b7       	in	r28, 0x3d	; 61
     70c:	de b7       	in	r29, 0x3e	; 62
	/* Turn off all peripheral clocks that can be turned off.
	 * The debugWIRE system of some devices that shares system clock with the SPI module.
	 * Thus the PRSPI bit in the PRR register must not be set when debugging.
	 */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
		*(reg++) = 0xFF;
     70e:	8f ef       	ldi	r24, 0xFF	; 255
     710:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x700064>
     714:	80 93 65 00 	sts	0x0065, r24	; 0x800065 <__TEXT_REGION_LENGTH__+0x700065>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     718:	8f b7       	in	r24, 0x3f	; 63
     71a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     71c:	f8 94       	cli
	return flags;
     71e:	89 81       	ldd	r24, Y+1	; 0x01
static inline void sysclk_set_prescalers(uint8_t psdiv)
{
#if !MEGA_UNSPECIFIED
	irqflags_t flags = cpu_irq_save();

	ASM(
     720:	5f 93       	push	r21
     722:	50 e8       	ldi	r21, 0x80	; 128
     724:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x700061>
     728:	50 e0       	ldi	r21, 0x00	; 0
     72a:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x700061>
     72e:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     730:	8f bf       	out	0x3f, r24	; 63
	if ((CONFIG_SYSCLK_PSDIV != SYSCLK_PSDIV_8) ||
			(SYSCLK_PSDIV_8 != CLKPR)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSDIV);
	}
#endif
}
     732:	0f 90       	pop	r0
     734:	df 91       	pop	r29
     736:	cf 91       	pop	r28
     738:	08 95       	ret

0000073a <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
     73a:	cf 93       	push	r28
     73c:	df 93       	push	r29
     73e:	1f 92       	push	r1
     740:	cd b7       	in	r28, 0x3d	; 61
     742:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     744:	9f b7       	in	r25, 0x3f	; 63
     746:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     748:	f8 94       	cli
	return flags;
     74a:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();

	if (port < NUMBER_OF_POWER_REG) {
     74c:	82 30       	cpi	r24, 0x02	; 2
     74e:	40 f4       	brcc	.+16     	; 0x760 <sysclk_enable_module+0x26>
		*(reg + port)  &= ~id;
     750:	e8 2f       	mov	r30, r24
     752:	f0 e0       	ldi	r31, 0x00	; 0
     754:	ec 59       	subi	r30, 0x9C	; 156
     756:	ff 4f       	sbci	r31, 0xFF	; 255
     758:	60 95       	com	r22
     75a:	80 81       	ld	r24, Z
     75c:	68 23       	and	r22, r24
     75e:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     760:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
     762:	0f 90       	pop	r0
     764:	df 91       	pop	r29
     766:	cf 91       	pop	r28
     768:	08 95       	ret

0000076a <sysclk_disable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bit mask) of the peripheral module to be disabled.
 */
void sysclk_disable_module( enum power_red_id port, uint8_t id)
{
     76a:	cf 93       	push	r28
     76c:	df 93       	push	r29
     76e:	1f 92       	push	r1
     770:	cd b7       	in	r28, 0x3d	; 61
     772:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     774:	9f b7       	in	r25, 0x3f	; 63
     776:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     778:	f8 94       	cli
	return flags;
     77a:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();
	if (port < NUMBER_OF_POWER_REG) {
     77c:	82 30       	cpi	r24, 0x02	; 2
     77e:	38 f4       	brcc	.+14     	; 0x78e <sysclk_disable_module+0x24>
		*(reg + port) |= id;
     780:	e8 2f       	mov	r30, r24
     782:	f0 e0       	ldi	r31, 0x00	; 0
     784:	ec 59       	subi	r30, 0x9C	; 156
     786:	ff 4f       	sbci	r31, 0xFF	; 255
     788:	80 81       	ld	r24, Z
     78a:	68 2b       	or	r22, r24
     78c:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     78e:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
     790:	0f 90       	pop	r0
     792:	df 91       	pop	r29
     794:	cf 91       	pop	r28
     796:	08 95       	ret

00000798 <hw_expiry_cb>:
uint32_t sw_timer_next_timer_expiry_duration(void)
{
	return ((NO_TIMER ==
	       running_timer_queue_head) ? false : (sw_timer_get_residual_time(
	       running_timer_queue_head)));
}
     798:	80 91 a6 02 	lds	r24, 0x02A6	; 0x8002a6 <running_timers>
     79c:	88 23       	and	r24, r24
     79e:	19 f0       	breq	.+6      	; 0x7a6 <hw_expiry_cb+0xe>
     7a0:	81 e0       	ldi	r24, 0x01	; 1
     7a2:	80 93 4f 05 	sts	0x054F, r24	; 0x80054f <timer_trigger>
     7a6:	08 95       	ret

000007a8 <hw_overflow_cb>:
     7a8:	1f 93       	push	r17
     7aa:	cf 93       	push	r28
     7ac:	df 93       	push	r29
     7ae:	1f 92       	push	r1
     7b0:	cd b7       	in	r28, 0x3d	; 61
     7b2:	de b7       	in	r29, 0x3e	; 62
     7b4:	80 91 1b 05 	lds	r24, 0x051B	; 0x80051b <sys_time>
     7b8:	90 91 1c 05 	lds	r25, 0x051C	; 0x80051c <sys_time+0x1>
     7bc:	01 96       	adiw	r24, 0x01	; 1
     7be:	90 93 1c 05 	sts	0x051C, r25	; 0x80051c <sys_time+0x1>
     7c2:	80 93 1b 05 	sts	0x051B, r24	; 0x80051b <sys_time>
     7c6:	8f b7       	in	r24, 0x3f	; 63
     7c8:	89 83       	std	Y+1, r24	; 0x01
     7ca:	f8 94       	cli
     7cc:	19 81       	ldd	r17, Y+1	; 0x01
     7ce:	80 91 a5 02 	lds	r24, 0x02A5	; 0x8002a5 <running_timer_queue_head>
     7d2:	8f 3f       	cpi	r24, 0xFF	; 255
     7d4:	e9 f1       	breq	.+122    	; 0x850 <hw_overflow_cb+0xa8>
     7d6:	90 e0       	ldi	r25, 0x00	; 0
     7d8:	fc 01       	movw	r30, r24
     7da:	ee 0f       	add	r30, r30
     7dc:	ff 1f       	adc	r31, r31
     7de:	9c 01       	movw	r18, r24
     7e0:	22 0f       	add	r18, r18
     7e2:	33 1f       	adc	r19, r19
     7e4:	22 0f       	add	r18, r18
     7e6:	33 1f       	adc	r19, r19
     7e8:	22 0f       	add	r18, r18
     7ea:	33 1f       	adc	r19, r19
     7ec:	e2 0f       	add	r30, r18
     7ee:	f3 1f       	adc	r31, r19
     7f0:	e3 5e       	subi	r30, 0xE3	; 227
     7f2:	fa 4f       	sbci	r31, 0xFA	; 250
     7f4:	21 85       	ldd	r18, Z+9	; 0x09
     7f6:	21 11       	cpse	r18, r1
     7f8:	2b c0       	rjmp	.+86     	; 0x850 <hw_overflow_cb+0xa8>
     7fa:	fc 01       	movw	r30, r24
     7fc:	ee 0f       	add	r30, r30
     7fe:	ff 1f       	adc	r31, r31
     800:	88 0f       	add	r24, r24
     802:	99 1f       	adc	r25, r25
     804:	88 0f       	add	r24, r24
     806:	99 1f       	adc	r25, r25
     808:	88 0f       	add	r24, r24
     80a:	99 1f       	adc	r25, r25
     80c:	e8 0f       	add	r30, r24
     80e:	f9 1f       	adc	r31, r25
     810:	e3 5e       	subi	r30, 0xE3	; 227
     812:	fa 4f       	sbci	r31, 0xFA	; 250
     814:	80 81       	ld	r24, Z
     816:	91 81       	ldd	r25, Z+1	; 0x01
     818:	a2 81       	ldd	r26, Z+2	; 0x02
     81a:	b3 81       	ldd	r27, Z+3	; 0x03
     81c:	20 91 1b 05 	lds	r18, 0x051B	; 0x80051b <sys_time>
     820:	30 91 1c 05 	lds	r19, 0x051C	; 0x80051c <sys_time+0x1>
     824:	2a 17       	cp	r18, r26
     826:	3b 07       	cpc	r19, r27
     828:	99 f4       	brne	.+38     	; 0x850 <hw_overflow_cb+0xa8>
     82a:	08 dd       	rcall	.-1520   	; 0x23c <common_tc_delay>
     82c:	80 91 a5 02 	lds	r24, 0x02A5	; 0x8002a5 <running_timer_queue_head>
     830:	90 e0       	ldi	r25, 0x00	; 0
     832:	fc 01       	movw	r30, r24
     834:	ee 0f       	add	r30, r30
     836:	ff 1f       	adc	r31, r31
     838:	88 0f       	add	r24, r24
     83a:	99 1f       	adc	r25, r25
     83c:	88 0f       	add	r24, r24
     83e:	99 1f       	adc	r25, r25
     840:	88 0f       	add	r24, r24
     842:	99 1f       	adc	r25, r25
     844:	e8 0f       	add	r30, r24
     846:	f9 1f       	adc	r31, r25
     848:	e3 5e       	subi	r30, 0xE3	; 227
     84a:	fa 4f       	sbci	r31, 0xFA	; 250
     84c:	81 e0       	ldi	r24, 0x01	; 1
     84e:	81 87       	std	Z+9, r24	; 0x09
     850:	1f bf       	out	0x3f, r17	; 63
     852:	0f 90       	pop	r0
     854:	df 91       	pop	r29
     856:	cf 91       	pop	r28
     858:	1f 91       	pop	r17
     85a:	08 95       	ret

0000085c <load_hw_timer>:
     85c:	0f 93       	push	r16
     85e:	1f 93       	push	r17
     860:	cf 93       	push	r28
     862:	df 93       	push	r29
     864:	c8 2f       	mov	r28, r24
     866:	8f 3f       	cpi	r24, 0xFF	; 255
     868:	09 f4       	brne	.+2      	; 0x86c <load_hw_timer+0x10>
     86a:	60 c0       	rjmp	.+192    	; 0x92c <load_hw_timer+0xd0>
     86c:	00 91 1b 05 	lds	r16, 0x051B	; 0x80051b <sys_time>
     870:	10 91 1c 05 	lds	r17, 0x051C	; 0x80051c <sys_time+0x1>
     874:	a0 dc       	rcall	.-1728   	; 0x1b6 <common_tc_read_count>
     876:	40 91 1b 05 	lds	r20, 0x051B	; 0x80051b <sys_time>
     87a:	50 91 1c 05 	lds	r21, 0x051C	; 0x80051c <sys_time+0x1>
     87e:	04 17       	cp	r16, r20
     880:	15 07       	cpc	r17, r21
     882:	a1 f7       	brne	.-24     	; 0x86c <load_hw_timer+0x10>
     884:	d0 e0       	ldi	r29, 0x00	; 0
     886:	60 e0       	ldi	r22, 0x00	; 0
     888:	70 e0       	ldi	r23, 0x00	; 0
     88a:	fe 01       	movw	r30, r28
     88c:	ee 0f       	add	r30, r30
     88e:	ff 1f       	adc	r31, r31
     890:	9e 01       	movw	r18, r28
     892:	22 0f       	add	r18, r18
     894:	33 1f       	adc	r19, r19
     896:	22 0f       	add	r18, r18
     898:	33 1f       	adc	r19, r19
     89a:	22 0f       	add	r18, r18
     89c:	33 1f       	adc	r19, r19
     89e:	e2 0f       	add	r30, r18
     8a0:	f3 1f       	adc	r31, r19
     8a2:	e3 5e       	subi	r30, 0xE3	; 227
     8a4:	fa 4f       	sbci	r31, 0xFA	; 250
     8a6:	ba 01       	movw	r22, r20
     8a8:	55 27       	eor	r21, r21
     8aa:	44 27       	eor	r20, r20
     8ac:	a0 e0       	ldi	r26, 0x00	; 0
     8ae:	b0 e0       	ldi	r27, 0x00	; 0
     8b0:	48 2b       	or	r20, r24
     8b2:	59 2b       	or	r21, r25
     8b4:	6a 2b       	or	r22, r26
     8b6:	7b 2b       	or	r23, r27
     8b8:	80 81       	ld	r24, Z
     8ba:	91 81       	ldd	r25, Z+1	; 0x01
     8bc:	a2 81       	ldd	r26, Z+2	; 0x02
     8be:	b3 81       	ldd	r27, Z+3	; 0x03
     8c0:	84 1b       	sub	r24, r20
     8c2:	95 0b       	sbc	r25, r21
     8c4:	a6 0b       	sbc	r26, r22
     8c6:	b7 0b       	sbc	r27, r23
     8c8:	8f 3f       	cpi	r24, 0xFF	; 255
     8ca:	2f ef       	ldi	r18, 0xFF	; 255
     8cc:	92 07       	cpc	r25, r18
     8ce:	a2 07       	cpc	r26, r18
     8d0:	2f e7       	ldi	r18, 0x7F	; 127
     8d2:	b2 07       	cpc	r27, r18
     8d4:	38 f5       	brcc	.+78     	; 0x924 <load_hw_timer+0xc8>
     8d6:	9e 01       	movw	r18, r28
     8d8:	22 0f       	add	r18, r18
     8da:	33 1f       	adc	r19, r19
     8dc:	22 0f       	add	r18, r18
     8de:	33 1f       	adc	r19, r19
     8e0:	22 0f       	add	r18, r18
     8e2:	33 1f       	adc	r19, r19
     8e4:	fe 01       	movw	r30, r28
     8e6:	ee 0f       	add	r30, r30
     8e8:	ff 1f       	adc	r31, r31
     8ea:	e2 0f       	add	r30, r18
     8ec:	f3 1f       	adc	r31, r19
     8ee:	e3 5e       	subi	r30, 0xE3	; 227
     8f0:	fa 4f       	sbci	r31, 0xFA	; 250
     8f2:	21 85       	ldd	r18, Z+9	; 0x09
     8f4:	21 11       	cpse	r18, r1
     8f6:	1b c0       	rjmp	.+54     	; 0x92e <load_hw_timer+0xd2>
     8f8:	00 97       	sbiw	r24, 0x00	; 0
     8fa:	21 e0       	ldi	r18, 0x01	; 1
     8fc:	a2 07       	cpc	r26, r18
     8fe:	b1 05       	cpc	r27, r1
     900:	b0 f4       	brcc	.+44     	; 0x92e <load_hw_timer+0xd2>
     902:	9c dc       	rcall	.-1736   	; 0x23c <common_tc_delay>
     904:	ce 01       	movw	r24, r28
     906:	88 0f       	add	r24, r24
     908:	99 1f       	adc	r25, r25
     90a:	cc 0f       	add	r28, r28
     90c:	dd 1f       	adc	r29, r29
     90e:	cc 0f       	add	r28, r28
     910:	dd 1f       	adc	r29, r29
     912:	cc 0f       	add	r28, r28
     914:	dd 1f       	adc	r29, r29
     916:	c8 0f       	add	r28, r24
     918:	d9 1f       	adc	r29, r25
     91a:	c3 5e       	subi	r28, 0xE3	; 227
     91c:	da 4f       	sbci	r29, 0xFA	; 250
     91e:	81 e0       	ldi	r24, 0x01	; 1
     920:	89 87       	std	Y+9, r24	; 0x09
     922:	05 c0       	rjmp	.+10     	; 0x92e <load_hw_timer+0xd2>
     924:	81 e0       	ldi	r24, 0x01	; 1
     926:	80 93 4f 05 	sts	0x054F, r24	; 0x80054f <timer_trigger>
     92a:	01 c0       	rjmp	.+2      	; 0x92e <load_hw_timer+0xd2>
     92c:	6c dc       	rcall	.-1832   	; 0x206 <common_tc_compare_stop>
     92e:	df 91       	pop	r29
     930:	cf 91       	pop	r28
     932:	1f 91       	pop	r17
     934:	0f 91       	pop	r16
     936:	08 95       	ret

00000938 <internal_timer_handler>:
     938:	80 91 4f 05 	lds	r24, 0x054F	; 0x80054f <timer_trigger>
     93c:	88 23       	and	r24, r24
     93e:	09 f4       	brne	.+2      	; 0x942 <internal_timer_handler+0xa>
     940:	57 c0       	rjmp	.+174    	; 0x9f0 <internal_timer_handler+0xb8>
     942:	10 92 4f 05 	sts	0x054F, r1	; 0x80054f <timer_trigger>
     946:	80 91 a6 02 	lds	r24, 0x02A6	; 0x8002a6 <running_timers>
     94a:	88 23       	and	r24, r24
     94c:	09 f4       	brne	.+2      	; 0x950 <internal_timer_handler+0x18>
     94e:	50 c0       	rjmp	.+160    	; 0x9f0 <internal_timer_handler+0xb8>
     950:	80 91 a4 02 	lds	r24, 0x02A4	; 0x8002a4 <expired_timer_queue_head>
     954:	8f 3f       	cpi	r24, 0xFF	; 255
     956:	59 f4       	brne	.+22     	; 0x96e <internal_timer_handler+0x36>
     958:	80 91 a3 02 	lds	r24, 0x02A3	; 0x8002a3 <expired_timer_queue_tail>
     95c:	8f 3f       	cpi	r24, 0xFF	; 255
     95e:	39 f4       	brne	.+14     	; 0x96e <internal_timer_handler+0x36>
     960:	80 91 a5 02 	lds	r24, 0x02A5	; 0x8002a5 <running_timer_queue_head>
     964:	80 93 a3 02 	sts	0x02A3, r24	; 0x8002a3 <expired_timer_queue_tail>
     968:	80 93 a4 02 	sts	0x02A4, r24	; 0x8002a4 <expired_timer_queue_head>
     96c:	15 c0       	rjmp	.+42     	; 0x998 <internal_timer_handler+0x60>
     96e:	20 91 a5 02 	lds	r18, 0x02A5	; 0x8002a5 <running_timer_queue_head>
     972:	80 91 a3 02 	lds	r24, 0x02A3	; 0x8002a3 <expired_timer_queue_tail>
     976:	90 e0       	ldi	r25, 0x00	; 0
     978:	fc 01       	movw	r30, r24
     97a:	ee 0f       	add	r30, r30
     97c:	ff 1f       	adc	r31, r31
     97e:	88 0f       	add	r24, r24
     980:	99 1f       	adc	r25, r25
     982:	88 0f       	add	r24, r24
     984:	99 1f       	adc	r25, r25
     986:	88 0f       	add	r24, r24
     988:	99 1f       	adc	r25, r25
     98a:	e8 0f       	add	r30, r24
     98c:	f9 1f       	adc	r31, r25
     98e:	e3 5e       	subi	r30, 0xE3	; 227
     990:	fa 4f       	sbci	r31, 0xFA	; 250
     992:	20 87       	std	Z+8, r18	; 0x08
     994:	20 93 a3 02 	sts	0x02A3, r18	; 0x8002a3 <expired_timer_queue_tail>
     998:	80 91 a5 02 	lds	r24, 0x02A5	; 0x8002a5 <running_timer_queue_head>
     99c:	90 e0       	ldi	r25, 0x00	; 0
     99e:	fc 01       	movw	r30, r24
     9a0:	ee 0f       	add	r30, r30
     9a2:	ff 1f       	adc	r31, r31
     9a4:	88 0f       	add	r24, r24
     9a6:	99 1f       	adc	r25, r25
     9a8:	88 0f       	add	r24, r24
     9aa:	99 1f       	adc	r25, r25
     9ac:	88 0f       	add	r24, r24
     9ae:	99 1f       	adc	r25, r25
     9b0:	e8 0f       	add	r30, r24
     9b2:	f9 1f       	adc	r31, r25
     9b4:	e3 5e       	subi	r30, 0xE3	; 227
     9b6:	fa 4f       	sbci	r31, 0xFA	; 250
     9b8:	80 85       	ldd	r24, Z+8	; 0x08
     9ba:	80 93 a5 02 	sts	0x02A5, r24	; 0x8002a5 <running_timer_queue_head>
     9be:	20 91 a3 02 	lds	r18, 0x02A3	; 0x8002a3 <expired_timer_queue_tail>
     9c2:	30 e0       	ldi	r19, 0x00	; 0
     9c4:	f9 01       	movw	r30, r18
     9c6:	ee 0f       	add	r30, r30
     9c8:	ff 1f       	adc	r31, r31
     9ca:	22 0f       	add	r18, r18
     9cc:	33 1f       	adc	r19, r19
     9ce:	22 0f       	add	r18, r18
     9d0:	33 1f       	adc	r19, r19
     9d2:	22 0f       	add	r18, r18
     9d4:	33 1f       	adc	r19, r19
     9d6:	e2 0f       	add	r30, r18
     9d8:	f3 1f       	adc	r31, r19
     9da:	e3 5e       	subi	r30, 0xE3	; 227
     9dc:	fa 4f       	sbci	r31, 0xFA	; 250
     9de:	9f ef       	ldi	r25, 0xFF	; 255
     9e0:	90 87       	std	Z+8, r25	; 0x08
     9e2:	90 91 a6 02 	lds	r25, 0x02A6	; 0x8002a6 <running_timers>
     9e6:	91 50       	subi	r25, 0x01	; 1
     9e8:	90 93 a6 02 	sts	0x02A6, r25	; 0x8002a6 <running_timers>
     9ec:	91 11       	cpse	r25, r1
     9ee:	36 cf       	rjmp	.-404    	; 0x85c <load_hw_timer>
     9f0:	08 95       	ret

000009f2 <sw_timer_init>:
	 * Initialize the timer resources like timer arrays
	 * queues, timer registers
	 */
	uint8_t index;

	running_timers = 0;
     9f2:	10 92 a6 02 	sts	0x02A6, r1	; 0x8002a6 <running_timers>
	timer_trigger = false;
     9f6:	10 92 4f 05 	sts	0x054F, r1	; 0x80054f <timer_trigger>
	sys_time = 0;
     9fa:	10 92 1c 05 	sts	0x051C, r1	; 0x80051c <sys_time+0x1>
     9fe:	10 92 1b 05 	sts	0x051B, r1	; 0x80051b <sys_time>

	running_timer_queue_head = NO_TIMER;
     a02:	8f ef       	ldi	r24, 0xFF	; 255
     a04:	80 93 a5 02 	sts	0x02A5, r24	; 0x8002a5 <running_timer_queue_head>
	expired_timer_queue_head = NO_TIMER;
     a08:	80 93 a4 02 	sts	0x02A4, r24	; 0x8002a4 <expired_timer_queue_head>
	expired_timer_queue_tail = NO_TIMER;
     a0c:	80 93 a3 02 	sts	0x02A3, r24	; 0x8002a3 <expired_timer_queue_tail>
     a10:	ed e1       	ldi	r30, 0x1D	; 29
     a12:	f5 e0       	ldi	r31, 0x05	; 5
     a14:	2f e4       	ldi	r18, 0x4F	; 79
     a16:	35 e0       	ldi	r19, 0x05	; 5

	for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++) {
		timer_array[index].next_timer_in_queue = NO_TIMER;
     a18:	80 87       	std	Z+8, r24	; 0x08
		timer_array[index].timer_cb = NULL;
     a1a:	15 82       	std	Z+5, r1	; 0x05
     a1c:	14 82       	std	Z+4, r1	; 0x04
     a1e:	3a 96       	adiw	r30, 0x0a	; 10

	running_timer_queue_head = NO_TIMER;
	expired_timer_queue_head = NO_TIMER;
	expired_timer_queue_tail = NO_TIMER;

	for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++) {
     a20:	e2 17       	cp	r30, r18
     a22:	f3 07       	cpc	r31, r19
     a24:	c9 f7       	brne	.-14     	; 0xa18 <sw_timer_init+0x26>
		timer_array[index].next_timer_in_queue = NO_TIMER;
		timer_array[index].timer_cb = NULL;
	}

	alloc_timer_id = 0;
     a26:	10 92 a2 02 	sts	0x02A2, r1	; 0x8002a2 <alloc_timer_id>
	set_common_tc_overflow_callback(hw_overflow_cb);
     a2a:	84 ed       	ldi	r24, 0xD4	; 212
     a2c:	93 e0       	ldi	r25, 0x03	; 3
     a2e:	c4 dc       	rcall	.-1656   	; 0x3b8 <set_common_tc_overflow_callback>
	set_common_tc_expiry_callback(hw_expiry_cb);
     a30:	8c ec       	ldi	r24, 0xCC	; 204
     a32:	93 e0       	ldi	r25, 0x03	; 3
	common_tc_init();
     a34:	c6 dc       	rcall	.-1652   	; 0x3c2 <set_common_tc_expiry_callback>
     a36:	77 cc       	rjmp	.-1810   	; 0x326 <common_tc_init>
     a38:	08 95       	ret

00000a3a <sw_timer_service>:
#endif /* #if (TOTAL_NUMBER_OF_SW_TIMERS > 0) */
}

void sw_timer_service(void)
{
     a3a:	0f 93       	push	r16
     a3c:	1f 93       	push	r17
     a3e:	cf 93       	push	r28
     a40:	df 93       	push	r29
     a42:	1f 92       	push	r1
     a44:	1f 92       	push	r1
     a46:	cd b7       	in	r28, 0x3d	; 61
     a48:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     a4a:	8f b7       	in	r24, 0x3f	; 63
     a4c:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     a4e:	f8 94       	cli
	return flags;
     a50:	1a 81       	ldd	r17, Y+2	; 0x02
#if (TOTAL_NUMBER_OF_SW_TIMERS > 0)
	uint8_t flags = cpu_irq_save();
	internal_timer_handler();
     a52:	72 df       	rcall	.-284    	; 0x938 <internal_timer_handler>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     a54:	1f bf       	out	0x3f, r17	; 63
			 * The expired timer's structure elements are updated
			 * and the timer
			 * is taken out of expired timer queue
			 */
			timer_array[expired_timer_queue_head].
			next_timer_in_queue = NO_TIMER;
     a56:	1f ef       	ldi	r17, 0xFF	; 255
     a58:	01 2f       	mov	r16, r17
     a5a:	37 c0       	rjmp	.+110    	; 0xaca <sw_timer_service+0x90>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     a5c:	8f b7       	in	r24, 0x3f	; 63
     a5e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     a60:	f8 94       	cli
	return flags;
     a62:	29 81       	ldd	r18, Y+1	; 0x01
		/* Expired timer if any will be processed here */
		while (NO_TIMER != expired_timer_queue_head) {
			flags = cpu_irq_save();

			next_expired_timer
				= timer_array[expired_timer_queue_head].
     a64:	80 91 a4 02 	lds	r24, 0x02A4	; 0x8002a4 <expired_timer_queue_head>
     a68:	90 e0       	ldi	r25, 0x00	; 0
     a6a:	dc 01       	movw	r26, r24
     a6c:	aa 0f       	add	r26, r26
     a6e:	bb 1f       	adc	r27, r27
     a70:	88 0f       	add	r24, r24
     a72:	99 1f       	adc	r25, r25
     a74:	88 0f       	add	r24, r24
     a76:	99 1f       	adc	r25, r25
     a78:	88 0f       	add	r24, r24
     a7a:	99 1f       	adc	r25, r25
     a7c:	a8 0f       	add	r26, r24
     a7e:	b9 1f       	adc	r27, r25
     a80:	a3 5e       	subi	r26, 0xE3	; 227
     a82:	ba 4f       	sbci	r27, 0xFA	; 250
     a84:	18 96       	adiw	r26, 0x08	; 8
     a86:	9c 91       	ld	r25, X
     a88:	18 97       	sbiw	r26, 0x08	; 8
					next_timer_in_queue;

			/* Callback is stored */
			callback
				= (timer_expiry_cb_t)timer_array[
     a8a:	14 96       	adiw	r26, 0x04	; 4
     a8c:	ed 91       	ld	r30, X+
     a8e:	fc 91       	ld	r31, X
     a90:	15 97       	sbiw	r26, 0x05	; 5
				expired_timer_queue_head
					].timer_cb;

			/* Callback parameter is stored */
			callback_param
				= timer_array[expired_timer_queue_head].param_cb;
     a92:	16 96       	adiw	r26, 0x06	; 6
     a94:	4d 91       	ld	r20, X+
     a96:	5c 91       	ld	r21, X
     a98:	17 97       	sbiw	r26, 0x07	; 7
			 * The expired timer's structure elements are updated
			 * and the timer
			 * is taken out of expired timer queue
			 */
			timer_array[expired_timer_queue_head].
			next_timer_in_queue = NO_TIMER;
     a9a:	18 96       	adiw	r26, 0x08	; 8
     a9c:	1c 93       	st	X, r17
     a9e:	18 97       	sbiw	r26, 0x08	; 8
			timer_array[expired_timer_queue_head].timer_cb = NULL;
     aa0:	15 96       	adiw	r26, 0x05	; 5
     aa2:	1c 92       	st	X, r1
     aa4:	1e 92       	st	-X, r1
     aa6:	14 97       	sbiw	r26, 0x04	; 4
			timer_array[expired_timer_queue_head].param_cb = NULL;
     aa8:	17 96       	adiw	r26, 0x07	; 7
     aaa:	1c 92       	st	X, r1
     aac:	1e 92       	st	-X, r1
     aae:	16 97       	sbiw	r26, 0x06	; 6
			timer_array[expired_timer_queue_head].loaded = false;
     ab0:	19 96       	adiw	r26, 0x09	; 9
     ab2:	1c 92       	st	X, r1
			/*
			 * The expired timer queue head is updated with the next
			 * timer in the
			 * expired timer queue.
			 */
			expired_timer_queue_head = next_expired_timer;
     ab4:	90 93 a4 02 	sts	0x02A4, r25	; 0x8002a4 <expired_timer_queue_head>

			if (NO_TIMER == expired_timer_queue_head) {
     ab8:	9f 3f       	cpi	r25, 0xFF	; 255
     aba:	11 f4       	brne	.+4      	; 0xac0 <sw_timer_service+0x86>
				expired_timer_queue_tail = NO_TIMER;
     abc:	00 93 a3 02 	sts	0x02A3, r16	; 0x8002a3 <expired_timer_queue_tail>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     ac0:	2f bf       	out	0x3f, r18	; 63
			}

			cpu_irq_restore(flags);

			if (NULL != callback) {
     ac2:	30 97       	sbiw	r30, 0x00	; 0
     ac4:	11 f0       	breq	.+4      	; 0xaca <sw_timer_service+0x90>
				/* Callback function is called */
				callback(callback_param);
     ac6:	ca 01       	movw	r24, r20
     ac8:	19 95       	eicall
		timer_expiry_cb_t callback;
		void *callback_param;
		uint8_t next_expired_timer;

		/* Expired timer if any will be processed here */
		while (NO_TIMER != expired_timer_queue_head) {
     aca:	80 91 a4 02 	lds	r24, 0x02A4	; 0x8002a4 <expired_timer_queue_head>
     ace:	8f 3f       	cpi	r24, 0xFF	; 255
     ad0:	29 f6       	brne	.-118    	; 0xa5c <sw_timer_service+0x22>
				callback(callback_param);
			}
		}
	}
#endif /* #if (TOTAL_NUMBER_OF_SW_TIMERS > 0) */
}
     ad2:	0f 90       	pop	r0
     ad4:	0f 90       	pop	r0
     ad6:	df 91       	pop	r29
     ad8:	cf 91       	pop	r28
     ada:	1f 91       	pop	r17
     adc:	0f 91       	pop	r16
     ade:	08 95       	ret

00000ae0 <pal_init>:
}

bool pal_is_timer_running(uint8_t timer_id)
{
	return sw_timer_is_running(timer_id);
}
     ae0:	80 e0       	ldi	r24, 0x00	; 0
     ae2:	08 95       	ret

00000ae4 <pal_task>:
 *
 * This function calls sio & timer handling functions.
 */
void pal_task(void)
{
	sw_timer_service();
     ae4:	aa cf       	rjmp	.-172    	; 0xa3a <sw_timer_service>
     ae6:	08 95       	ret

00000ae8 <bmm_buffer_init>:
 * This function initializes the buffer module.
 * This function should be called before using any other functionality
 * of buffer module.
 */
void bmm_buffer_init(void)
{
     ae8:	cf 93       	push	r28
     aea:	df 93       	push	r29
	/* Initialize free buffer queue for large buffers */
#if (TOTAL_NUMBER_OF_LARGE_BUFS > 0)
    #ifdef ENABLE_QUEUE_CAPACITY
	qmm_queue_init(&free_large_buffer_q, TOTAL_NUMBER_OF_LARGE_BUFS);
    #else
	qmm_queue_init(&free_large_buffer_q);
     aec:	87 ea       	ldi	r24, 0xA7	; 167
     aee:	92 e0       	ldi	r25, 0x02	; 2
     af0:	b0 d0       	rcall	.+352    	; 0xc52 <qmm_queue_init>
	for (index = 0; index < TOTAL_NUMBER_OF_LARGE_BUFS; index++) {
		/*
		 * Initialize the buffer body pointer with address of the
		 * buffer body
		 */
		buf_header[index].body = buf_pool + (index * LARGE_BUFFER_SIZE);
     af2:	cc ea       	ldi	r28, 0xAC	; 172
     af4:	d2 e0       	ldi	r29, 0x02	; 2
     af6:	88 eb       	ldi	r24, 0xB8	; 184
     af8:	92 e0       	ldi	r25, 0x02	; 2
     afa:	99 83       	std	Y+1, r25	; 0x01
     afc:	88 83       	st	Y, r24

		/* Append the buffer to free large buffer queue */
		qmm_queue_append(&free_large_buffer_q, &buf_header[index]);
     afe:	be 01       	movw	r22, r28
     b00:	87 ea       	ldi	r24, 0xA7	; 167
     b02:	92 e0       	ldi	r25, 0x02	; 2
     b04:	ad d0       	rcall	.+346    	; 0xc60 <qmm_queue_append>
	for (index = 0; index < TOTAL_NUMBER_OF_LARGE_BUFS; index++) {
		/*
		 * Initialize the buffer body pointer with address of the
		 * buffer body
		 */
		buf_header[index].body = buf_pool + (index * LARGE_BUFFER_SIZE);
     b06:	83 e4       	ldi	r24, 0x43	; 67
     b08:	93 e0       	ldi	r25, 0x03	; 3
     b0a:	9d 83       	std	Y+5, r25	; 0x05
     b0c:	8c 83       	std	Y+4, r24	; 0x04

		/* Append the buffer to free large buffer queue */
		qmm_queue_append(&free_large_buffer_q, &buf_header[index]);
     b0e:	60 eb       	ldi	r22, 0xB0	; 176
     b10:	72 e0       	ldi	r23, 0x02	; 2
     b12:	87 ea       	ldi	r24, 0xA7	; 167
     b14:	92 e0       	ldi	r25, 0x02	; 2
     b16:	a4 d0       	rcall	.+328    	; 0xc60 <qmm_queue_append>
	for (index = 0; index < TOTAL_NUMBER_OF_LARGE_BUFS; index++) {
		/*
		 * Initialize the buffer body pointer with address of the
		 * buffer body
		 */
		buf_header[index].body = buf_pool + (index * LARGE_BUFFER_SIZE);
     b18:	8e ec       	ldi	r24, 0xCE	; 206
     b1a:	93 e0       	ldi	r25, 0x03	; 3
     b1c:	99 87       	std	Y+9, r25	; 0x09
     b1e:	88 87       	std	Y+8, r24	; 0x08

		/* Append the buffer to free large buffer queue */
		qmm_queue_append(&free_large_buffer_q, &buf_header[index]);
     b20:	64 eb       	ldi	r22, 0xB4	; 180
     b22:	72 e0       	ldi	r23, 0x02	; 2
     b24:	87 ea       	ldi	r24, 0xA7	; 167
     b26:	92 e0       	ldi	r25, 0x02	; 2
     b28:	9b d0       	rcall	.+310    	; 0xc60 <qmm_queue_append>
		/* Append the buffer to free small buffer queue */
		qmm_queue_append(&free_small_buffer_q, &buf_header[index + \
				TOTAL_NUMBER_OF_LARGE_BUFS]);
	}
#endif
}
     b2a:	df 91       	pop	r29
     b2c:	cf 91       	pop	r28
     b2e:	08 95       	ret

00000b30 <bmm_buffer_alloc>:
			}
		}

#else /* no small buffers available at all */
	/* Allocate buffer from free large buffer queue */
	pfree_buffer = qmm_queue_remove(&free_large_buffer_q, NULL);
     b30:	60 e0       	ldi	r22, 0x00	; 0
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	87 ea       	ldi	r24, 0xA7	; 167
     b36:	92 e0       	ldi	r25, 0x02	; 2
     b38:	b8 c0       	rjmp	.+368    	; 0xcaa <qmm_queue_remove>

	size = size; /* Keep compiler happy. */
#endif

		return pfree_buffer;
	}
     b3a:	08 95       	ret

00000b3c <bmm_buffer_free>:
	 *
	 * @param pbuffer Pointer to buffer that has to be freed.
	 */
	void bmm_buffer_free(buffer_t *pbuffer)
	{
		if (NULL == pbuffer) {
     b3c:	00 97       	sbiw	r24, 0x00	; 0
     b3e:	21 f0       	breq	.+8      	; 0xb48 <bmm_buffer_free+0xc>
     b40:	bc 01       	movw	r22, r24
			qmm_queue_append(&free_large_buffer_q, pbuffer);
		}

#else /* no small buffers available at all */
		/* Append the buffer into free large buffer queue */
		qmm_queue_append(&free_large_buffer_q, pbuffer);
     b42:	87 ea       	ldi	r24, 0xA7	; 167
     b44:	92 e0       	ldi	r25, 0x02	; 2
     b46:	8c c0       	rjmp	.+280    	; 0xc60 <qmm_queue_append>
     b48:	08 95       	ret

00000b4a <queue_read_or_remove>:
 * \ingroup group_qmm
 */
static buffer_t *queue_read_or_remove(queue_t *q,
		buffer_mode_t mode,
		search_t *search)
{
     b4a:	8f 92       	push	r8
     b4c:	9f 92       	push	r9
     b4e:	af 92       	push	r10
     b50:	bf 92       	push	r11
     b52:	cf 92       	push	r12
     b54:	df 92       	push	r13
     b56:	ef 92       	push	r14
     b58:	ff 92       	push	r15
     b5a:	0f 93       	push	r16
     b5c:	1f 93       	push	r17
     b5e:	cf 93       	push	r28
     b60:	df 93       	push	r29
     b62:	1f 92       	push	r1
     b64:	cd b7       	in	r28, 0x3d	; 61
     b66:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     b68:	2f b7       	in	r18, 0x3f	; 63
     b6a:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
     b6c:	f8 94       	cli
	return flags;
     b6e:	89 80       	ldd	r8, Y+1	; 0x01
	buffer_t *buffer_current = NULL;
	buffer_t *buffer_previous;

	ENTER_CRITICAL_REGION();
	/* Check whether queue is empty */
	if (q->size != 0) {
     b70:	dc 01       	movw	r26, r24
     b72:	14 96       	adiw	r26, 0x04	; 4
     b74:	2c 91       	ld	r18, X
     b76:	22 23       	and	r18, r18
     b78:	09 f4       	brne	.+2      	; 0xb7c <queue_read_or_remove+0x32>
     b7a:	56 c0       	rjmp	.+172    	; 0xc28 <queue_read_or_remove+0xde>
     b7c:	7a 01       	movw	r14, r20
     b7e:	96 2e       	mov	r9, r22
     b80:	5c 01       	movw	r10, r24
		buffer_current = q->head;
     b82:	fc 01       	movw	r30, r24
     b84:	00 81       	ld	r16, Z
     b86:	11 81       	ldd	r17, Z+1	; 0x01
		buffer_previous = q->head;

		/* First get buffer matching with criteria */
		if (NULL != search) {
     b88:	45 2b       	or	r20, r21
     b8a:	e1 f0       	breq	.+56     	; 0xbc4 <queue_read_or_remove+0x7a>
			uint8_t match;
			/* Search for all buffers in the queue */
			while (NULL != buffer_current) {
     b8c:	01 15       	cp	r16, r1
     b8e:	11 05       	cpc	r17, r1
     b90:	09 f4       	brne	.+2      	; 0xb94 <queue_read_or_remove+0x4a>
     b92:	4d c0       	rjmp	.+154    	; 0xc2e <queue_read_or_remove+0xe4>
     b94:	68 01       	movw	r12, r16
     b96:	01 c0       	rjmp	.+2      	; 0xb9a <queue_read_or_remove+0x50>
					/* Break, if search criteria matches */
					break;
				}

				buffer_previous = buffer_current;
				buffer_current = buffer_current->next;
     b98:	89 01       	movw	r16, r18
		/* First get buffer matching with criteria */
		if (NULL != search) {
			uint8_t match;
			/* Search for all buffers in the queue */
			while (NULL != buffer_current) {
				match = search->criteria_func(
     b9a:	d7 01       	movw	r26, r14
     b9c:	12 96       	adiw	r26, 0x02	; 2
     b9e:	6d 91       	ld	r22, X+
     ba0:	7c 91       	ld	r23, X
     ba2:	13 97       	sbiw	r26, 0x03	; 3
     ba4:	ed 91       	ld	r30, X+
     ba6:	fc 91       	ld	r31, X
     ba8:	d8 01       	movw	r26, r16
     baa:	8d 91       	ld	r24, X+
     bac:	9c 91       	ld	r25, X
     bae:	19 95       	eicall
						(void *)buffer_current->body,
						search->handle);

				if (match) {
     bb0:	81 11       	cpse	r24, r1
     bb2:	09 c0       	rjmp	.+18     	; 0xbc6 <queue_read_or_remove+0x7c>
					/* Break, if search criteria matches */
					break;
				}

				buffer_previous = buffer_current;
				buffer_current = buffer_current->next;
     bb4:	f8 01       	movw	r30, r16
     bb6:	22 81       	ldd	r18, Z+2	; 0x02
     bb8:	33 81       	ldd	r19, Z+3	; 0x03
     bba:	68 01       	movw	r12, r16

		/* First get buffer matching with criteria */
		if (NULL != search) {
			uint8_t match;
			/* Search for all buffers in the queue */
			while (NULL != buffer_current) {
     bbc:	21 15       	cp	r18, r1
     bbe:	31 05       	cpc	r19, r1
     bc0:	59 f7       	brne	.-42     	; 0xb98 <queue_read_or_remove+0x4e>
     bc2:	35 c0       	rjmp	.+106    	; 0xc2e <queue_read_or_remove+0xe4>

	ENTER_CRITICAL_REGION();
	/* Check whether queue is empty */
	if (q->size != 0) {
		buffer_current = q->head;
		buffer_previous = q->head;
     bc4:	68 01       	movw	r12, r16
				buffer_current = buffer_current->next;
			}
		}

		/* Buffer matching with search criteria found */
		if (NULL != buffer_current) {
     bc6:	01 15       	cp	r16, r1
     bc8:	11 05       	cpc	r17, r1
     bca:	99 f1       	breq	.+102    	; 0xc32 <queue_read_or_remove+0xe8>
			/* Remove buffer from the queue */
			if (REMOVE_MODE == mode) {
     bcc:	91 10       	cpse	r9, r1
     bce:	31 c0       	rjmp	.+98     	; 0xc32 <queue_read_or_remove+0xe8>
				/* Update head if buffer removed is first node
				**/
				if (buffer_current == q->head) {
     bd0:	d5 01       	movw	r26, r10
     bd2:	8d 91       	ld	r24, X+
     bd4:	9c 91       	ld	r25, X
     bd6:	11 97       	sbiw	r26, 0x01	; 1
     bd8:	08 17       	cp	r16, r24
     bda:	19 07       	cpc	r17, r25
     bdc:	31 f4       	brne	.+12     	; 0xbea <queue_read_or_remove+0xa0>
					q->head = buffer_current->next;
     bde:	f8 01       	movw	r30, r16
     be0:	82 81       	ldd	r24, Z+2	; 0x02
     be2:	93 81       	ldd	r25, Z+3	; 0x03
     be4:	8d 93       	st	X+, r24
     be6:	9c 93       	st	X, r25
     be8:	08 c0       	rjmp	.+16     	; 0xbfa <queue_read_or_remove+0xb0>
				} else {
					/* Update the link by removing the
					 * buffer */
					buffer_previous->next
						= buffer_current->next;
     bea:	d8 01       	movw	r26, r16
     bec:	12 96       	adiw	r26, 0x02	; 2
     bee:	8d 91       	ld	r24, X+
     bf0:	9c 91       	ld	r25, X
     bf2:	13 97       	sbiw	r26, 0x03	; 3
     bf4:	f6 01       	movw	r30, r12
     bf6:	93 83       	std	Z+3, r25	; 0x03
     bf8:	82 83       	std	Z+2, r24	; 0x02
				}

				/* Update tail if buffer removed is last node */
				if (buffer_current == q->tail) {
     bfa:	d5 01       	movw	r26, r10
     bfc:	12 96       	adiw	r26, 0x02	; 2
     bfe:	8d 91       	ld	r24, X+
     c00:	9c 91       	ld	r25, X
     c02:	13 97       	sbiw	r26, 0x03	; 3
     c04:	08 17       	cp	r16, r24
     c06:	19 07       	cpc	r17, r25
     c08:	21 f4       	brne	.+8      	; 0xc12 <queue_read_or_remove+0xc8>
					q->tail = buffer_previous;
     c0a:	13 96       	adiw	r26, 0x03	; 3
     c0c:	dc 92       	st	X, r13
     c0e:	ce 92       	st	-X, r12
     c10:	12 97       	sbiw	r26, 0x02	; 2
				}

				/* Update size */
				q->size--;
     c12:	f5 01       	movw	r30, r10
     c14:	84 81       	ldd	r24, Z+4	; 0x04
     c16:	81 50       	subi	r24, 0x01	; 1
     c18:	84 83       	std	Z+4, r24	; 0x04

				if (NULL == q->head) {
     c1a:	80 81       	ld	r24, Z
     c1c:	91 81       	ldd	r25, Z+1	; 0x01
     c1e:	89 2b       	or	r24, r25
     c20:	41 f4       	brne	.+16     	; 0xc32 <queue_read_or_remove+0xe8>
					q->tail = NULL;
     c22:	13 82       	std	Z+3, r1	; 0x03
     c24:	12 82       	std	Z+2, r1	; 0x02
     c26:	05 c0       	rjmp	.+10     	; 0xc32 <queue_read_or_remove+0xe8>
 */
static buffer_t *queue_read_or_remove(queue_t *q,
		buffer_mode_t mode,
		search_t *search)
{
	buffer_t *buffer_current = NULL;
     c28:	00 e0       	ldi	r16, 0x00	; 0
     c2a:	10 e0       	ldi	r17, 0x00	; 0
     c2c:	02 c0       	rjmp	.+4      	; 0xc32 <queue_read_or_remove+0xe8>
     c2e:	00 e0       	ldi	r16, 0x00	; 0
     c30:	10 e0       	ldi	r17, 0x00	; 0
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     c32:	8f be       	out	0x3f, r8	; 63
	LEAVE_CRITICAL_REGION();

	/* Return the buffer. note that pointer to header of buffer is returned
	**/
	return (buffer_current);
} /* queue_read_or_remove */
     c34:	c8 01       	movw	r24, r16
     c36:	0f 90       	pop	r0
     c38:	df 91       	pop	r29
     c3a:	cf 91       	pop	r28
     c3c:	1f 91       	pop	r17
     c3e:	0f 91       	pop	r16
     c40:	ff 90       	pop	r15
     c42:	ef 90       	pop	r14
     c44:	df 90       	pop	r13
     c46:	cf 90       	pop	r12
     c48:	bf 90       	pop	r11
     c4a:	af 90       	pop	r10
     c4c:	9f 90       	pop	r9
     c4e:	8f 90       	pop	r8
     c50:	08 95       	ret

00000c52 <qmm_queue_init>:
#ifdef ENABLE_QUEUE_CAPACITY
void qmm_queue_init(queue_t *q, uint8_t capacity)
#else
void qmm_queue_init(queue_t *q)
#endif  /* ENABLE_QUEUE_CAPACITY */
{
     c52:	fc 01       	movw	r30, r24
	q->head = NULL;
     c54:	11 82       	std	Z+1, r1	; 0x01
     c56:	10 82       	st	Z, r1
	q->tail = NULL;
     c58:	13 82       	std	Z+3, r1	; 0x03
     c5a:	12 82       	std	Z+2, r1	; 0x02
	q->size = 0;
     c5c:	14 82       	std	Z+4, r1	; 0x04
     c5e:	08 95       	ret

00000c60 <qmm_queue_append>:
#ifdef ENABLE_QUEUE_CAPACITY
retval_t qmm_queue_append(queue_t *q, buffer_t *buf)
#else
void qmm_queue_append(queue_t *q, buffer_t *buf)
#endif  /* ENABLE_QUEUE_CAPACITY */
{
     c60:	cf 93       	push	r28
     c62:	df 93       	push	r29
     c64:	1f 92       	push	r1
     c66:	cd b7       	in	r28, 0x3d	; 61
     c68:	de b7       	in	r29, 0x3e	; 62
     c6a:	fc 01       	movw	r30, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     c6c:	8f b7       	in	r24, 0x3f	; 63
     c6e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     c70:	f8 94       	cli
	return flags;
     c72:	99 81       	ldd	r25, Y+1	; 0x01
		status = QUEUE_FULL;
	} else
#endif  /* ENABLE_QUEUE_CAPACITY */
	{
		/* Check whether queue is empty */
		if (q->size == 0) {
     c74:	84 81       	ldd	r24, Z+4	; 0x04
     c76:	81 11       	cpse	r24, r1
     c78:	03 c0       	rjmp	.+6      	; 0xc80 <qmm_queue_append+0x20>
			/* Add the buffer at the head */
			q->head = buf;
     c7a:	71 83       	std	Z+1, r23	; 0x01
     c7c:	60 83       	st	Z, r22
     c7e:	06 c0       	rjmp	.+12     	; 0xc8c <qmm_queue_append+0x2c>
		} else {
			/* Add the buffer at the end */
			q->tail->next = buf;
     c80:	a2 81       	ldd	r26, Z+2	; 0x02
     c82:	b3 81       	ldd	r27, Z+3	; 0x03
     c84:	13 96       	adiw	r26, 0x03	; 3
     c86:	7c 93       	st	X, r23
     c88:	6e 93       	st	-X, r22
     c8a:	12 97       	sbiw	r26, 0x02	; 2
		}

		/* Update the list */
		q->tail = buf;
     c8c:	73 83       	std	Z+3, r23	; 0x03
     c8e:	62 83       	std	Z+2, r22	; 0x02

		/* Terminate the list */
		buf->next = NULL;
     c90:	db 01       	movw	r26, r22
     c92:	13 96       	adiw	r26, 0x03	; 3
     c94:	1c 92       	st	X, r1
     c96:	1e 92       	st	-X, r1
     c98:	12 97       	sbiw	r26, 0x02	; 2

		/* Update size */
		q->size++;
     c9a:	84 81       	ldd	r24, Z+4	; 0x04
     c9c:	8f 5f       	subi	r24, 0xFF	; 255
     c9e:	84 83       	std	Z+4, r24	; 0x04
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     ca0:	9f bf       	out	0x3f, r25	; 63
	LEAVE_CRITICAL_REGION();

#ifdef ENABLE_QUEUE_CAPACITY
	return (status);
#endif
} /* qmm_queue_append */
     ca2:	0f 90       	pop	r0
     ca4:	df 91       	pop	r29
     ca6:	cf 91       	pop	r28
     ca8:	08 95       	ret

00000caa <qmm_queue_remove>:
 *
 * @return Pointer to the buffer header, if the buffer is
 * successfully removed, NULL otherwise.
 */
buffer_t *qmm_queue_remove(queue_t *q, search_t *search)
{
     caa:	ab 01       	movw	r20, r22
	return (queue_read_or_remove(q, REMOVE_MODE, search));
     cac:	60 e0       	ldi	r22, 0x00	; 0
     cae:	4d cf       	rjmp	.-358    	; 0xb4a <queue_read_or_remove>
}
     cb0:	08 95       	ret

00000cb2 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
     cb2:	04 c0       	rjmp	.+8      	; 0xcbc <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
     cb4:	61 50       	subi	r22, 0x01	; 1
     cb6:	71 09       	sbc	r23, r1
     cb8:	81 09       	sbc	r24, r1
     cba:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
     cbc:	61 15       	cp	r22, r1
     cbe:	71 05       	cpc	r23, r1
     cc0:	81 05       	cpc	r24, r1
     cc2:	91 05       	cpc	r25, r1
     cc4:	b9 f7       	brne	.-18     	; 0xcb4 <__portable_avr_delay_cycles+0x2>
     cc6:	08 95       	ret

00000cc8 <switch_pll_on>:
/**
 * \brief Switches the PLL on
 * \ingroup group_tal_state_machine_rfr2
 */
static void switch_pll_on(void)
{
     cc8:	0f 93       	push	r16
     cca:	1f 93       	push	r17
     ccc:	cf 93       	push	r28
	trx_irq_reason_t irq_status;
	uint8_t poll_counter = 0;

	/* Check if trx is in TRX_OFF; only from PLL_ON the following procedure
	 * is applicable */
	if (trx_bit_read(SR_TRX_STATUS) != TRX_OFF) {
     cce:	80 91 41 01 	lds	r24, 0x0141	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     cd2:	8f 71       	andi	r24, 0x1F	; 31
     cd4:	88 30       	cpi	r24, 0x08	; 8
     cd6:	a1 f4       	brne	.+40     	; 0xd00 <switch_pll_on+0x38>
				"Switch PLL_ON failed, because trx is not in TRX_OFF" ==
				0);
		return;
	}

	IRQ_STATUS = _BV(PLL_LOCK); /* clear PLL lock bit */
     cd8:	81 e0       	ldi	r24, 0x01	; 1
     cda:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <__TEXT_REGION_LENGTH__+0x70014f>
	/* Switch PLL on */
	trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
     cde:	89 e0       	ldi	r24, 0x09	; 9
     ce0:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     ce4:	c3 e0       	ldi	r28, 0x03	; 3

	/* Check if PLL has been locked. */
	do {
		irq_status = (trx_irq_reason_t)trx_reg_read(RG_IRQ_STATUS);
     ce6:	0f e4       	ldi	r16, 0x4F	; 79
     ce8:	11 e0       	ldi	r17, 0x01	; 1
     cea:	f8 01       	movw	r30, r16
     cec:	80 81       	ld	r24, Z

		if (irq_status & TRX_IRQ_PLL_LOCK) {
     cee:	80 fd       	sbrc	r24, 0
     cf0:	07 c0       	rjmp	.+14     	; 0xd00 <switch_pll_on+0x38>
			return; /* PLL is locked now */
		}

		/* Wait a time interval of typical value for timer TR4. */
		pal_timer_delay(TRX_OFF_TO_PLL_ON_TIME_US);
     cf2:	63 e9       	ldi	r22, 0x93	; 147
     cf4:	70 e0       	ldi	r23, 0x00	; 0
     cf6:	80 e0       	ldi	r24, 0x00	; 0
     cf8:	90 e0       	ldi	r25, 0x00	; 0
     cfa:	db df       	rcall	.-74     	; 0xcb2 <__portable_avr_delay_cycles>
     cfc:	c1 50       	subi	r28, 0x01	; 1

		poll_counter++;
	} while (poll_counter < PLL_LOCK_ATTEMPTS);
     cfe:	a9 f7       	brne	.-22     	; 0xcea <switch_pll_on+0x22>

#if (_DEBUG_ > 0)
	Assert("PLL switch failed" == 0);
#endif
}
     d00:	cf 91       	pop	r28
     d02:	1f 91       	pop	r17
     d04:	0f 91       	pop	r16
     d06:	08 95       	ret

00000d08 <set_trx_state>:
 * \param trx_cmd needs to be one of the trx commands
 *
 * \return current trx state
 */
tal_trx_status_t set_trx_state(trx_cmd_t trx_cmd)
{
     d08:	1f 93       	push	r17
     d0a:	cf 93       	push	r28
     d0c:	df 93       	push	r29
     d0e:	1f 92       	push	r1
     d10:	cd b7       	in	r28, 0x3d	; 61
     d12:	de b7       	in	r29, 0x3e	; 62
     d14:	18 2f       	mov	r17, r24
	if (tal_trx_status == TRX_SLEEP) {
     d16:	80 91 77 05 	lds	r24, 0x0577	; 0x800577 <tal_trx_status>
     d1a:	8f 30       	cpi	r24, 0x0F	; 15
     d1c:	51 f5       	brne	.+84     	; 0xd72 <set_trx_state+0x6a>
		 * Once the TRX is awake, the original state of the global
		 * interrupts
		 * will be restored.
		 */
		/* Reset wake-up interrupt flag. */
		if (CMD_SLEEP == trx_cmd) {
     d1e:	1f 30       	cpi	r17, 0x0F	; 15
     d20:	09 f4       	brne	.+2      	; 0xd24 <set_trx_state+0x1c>
     d22:	38 c1       	rjmp	.+624    	; 0xf94 <set_trx_state+0x28c>
			return TRX_SLEEP;
		}

		tal_awake_end_flag = false;
     d24:	10 92 7b 05 	sts	0x057B, r1	; 0x80057b <tal_awake_end_flag>
		/* Set callback function for the awake interrupt. */
		pal_trx_irq_init_awake((FUNC_PTR)trx_awake_handler_cb);
     d28:	89 eb       	ldi	r24, 0xB9	; 185
     d2a:	9a e0       	ldi	r25, 0x0A	; 10
     d2c:	e1 d2       	rcall	.+1474   	; 0x12f0 <pal_trx_irq_init_awake>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     d2e:	8f b7       	in	r24, 0x3f	; 63
     d30:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     d32:	f8 94       	cli
	return flags;
     d34:	99 81       	ldd	r25, Y+1	; 0x01
		/* Save current state of global interrupts. */
		ENTER_CRITICAL_REGION();
		/* Force enabling of global interrupts. */
		ENABLE_GLOBAL_IRQ();
     d36:	78 94       	sei
		/* Leave trx sleep mode. */
		TRX_SLP_TR_LOW();
     d38:	e9 e3       	ldi	r30, 0x39	; 57
     d3a:	f1 e0       	ldi	r31, 0x01	; 1
     d3c:	80 81       	ld	r24, Z
     d3e:	8d 7f       	andi	r24, 0xFD	; 253
     d40:	80 83       	st	Z, r24
		/* Poll wake-up interrupt flag until set within ISR. */
		while (!tal_awake_end_flag) {
     d42:	80 91 7b 05 	lds	r24, 0x057B	; 0x80057b <tal_awake_end_flag>
     d46:	88 23       	and	r24, r24
     d48:	e1 f3       	breq	.-8      	; 0xd42 <set_trx_state+0x3a>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     d4a:	9f bf       	out	0x3f, r25	; 63
		}
		/* Restore original state of global interrupts. */
		LEAVE_CRITICAL_REGION();
		/* Clear existing interrupts */
		trx_reg_write(RG_IRQ_STATUS, 0xFF);
     d4c:	8f ef       	ldi	r24, 0xFF	; 255
     d4e:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <__TEXT_REGION_LENGTH__+0x70014f>
		/* Re-enable TRX_END interrupt */
		trx_reg_write(RG_IRQ_MASK, TRX_IRQ_DEFAULT);
     d52:	88 e4       	ldi	r24, 0x48	; 72
     d54:	80 93 4e 01 	sts	0x014E, r24	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>

#if (ANTENNA_DIVERSITY == 1)
		/* Enable antenna diversity. */
		trx_bit_write(SR_ANT_EXT_SW_EN, ANT_EXT_SW_ENABLE);
     d58:	ed e4       	ldi	r30, 0x4D	; 77
     d5a:	f1 e0       	ldi	r31, 0x01	; 1
     d5c:	80 81       	ld	r24, Z
     d5e:	84 60       	ori	r24, 0x04	; 4
     d60:	80 83       	st	Z, r24
#endif

		if ((trx_cmd == CMD_TRX_OFF) ||
     d62:	18 30       	cpi	r17, 0x08	; 8
     d64:	11 f0       	breq	.+4      	; 0xd6a <set_trx_state+0x62>
     d66:	13 30       	cpi	r17, 0x03	; 3
     d68:	21 f4       	brne	.+8      	; 0xd72 <set_trx_state+0x6a>
				(trx_cmd == CMD_FORCE_TRX_OFF)) {
			tal_trx_status = TRX_OFF;
     d6a:	88 e0       	ldi	r24, 0x08	; 8
     d6c:	80 93 77 05 	sts	0x0577, r24	; 0x800577 <tal_trx_status>
			return TRX_OFF;
     d70:	11 c1       	rjmp	.+546    	; 0xf94 <set_trx_state+0x28c>
		}
	}

	switch (trx_cmd) { /* requested state */
     d72:	81 2f       	mov	r24, r17
     d74:	90 e0       	ldi	r25, 0x00	; 0
     d76:	fc 01       	movw	r30, r24
     d78:	33 97       	sbiw	r30, 0x03	; 3
     d7a:	e7 31       	cpi	r30, 0x17	; 23
     d7c:	f1 05       	cpc	r31, r1
     d7e:	08 f0       	brcs	.+2      	; 0xd82 <set_trx_state+0x7a>
     d80:	5a c0       	rjmp	.+180    	; 0xe36 <set_trx_state+0x12e>
     d82:	88 27       	eor	r24, r24
     d84:	e6 56       	subi	r30, 0x66	; 102
     d86:	ff 4f       	sbci	r31, 0xFF	; 255
     d88:	8f 4f       	sbci	r24, 0xFF	; 255
     d8a:	0c 94 d4 13 	jmp	0x27a8	; 0x27a8 <__tablejump2__>
	case CMD_SLEEP:
		trx_reg_write(RG_TRX_STATE, CMD_FORCE_TRX_OFF);
     d8e:	83 e0       	ldi	r24, 0x03	; 3
     d90:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
#if (ANTENNA_DIVERSITY == 1)
		/* Disable antenna diversity: sets pulls */
		trx_bit_write(SR_ANT_EXT_SW_EN, ANT_EXT_SW_DISABLE);
     d94:	ed e4       	ldi	r30, 0x4D	; 77
     d96:	f1 e0       	ldi	r31, 0x01	; 1
     d98:	80 81       	ld	r24, Z
     d9a:	8b 7f       	andi	r24, 0xFB	; 251
     d9c:	80 83       	st	Z, r24
			uint16_t rand_value;

			/*
			 * Init the SEED value of the CSMA backoff algorithm.
			 */
			rand_value = (uint16_t)rand();
     d9e:	0e 94 54 14 	call	0x28a8	; 0x28a8 <rand>
			trx_reg_write(RG_CSMA_SEED_0, (uint8_t)rand_value);
     da2:	80 93 6d 01 	sts	0x016D, r24	; 0x80016d <__TEXT_REGION_LENGTH__+0x70016d>
			trx_bit_write(SR_CSMA_SEED_1,
     da6:	ee e6       	ldi	r30, 0x6E	; 110
     da8:	f1 e0       	ldi	r31, 0x01	; 1
     daa:	80 81       	ld	r24, Z
     dac:	97 70       	andi	r25, 0x07	; 7
     dae:	88 7f       	andi	r24, 0xF8	; 248
     db0:	89 2b       	or	r24, r25
     db2:	80 83       	st	Z, r24

		/*
		 * Clear existing interrupts to have clear interrupt flags
		 * during wake-up.
		 */
		trx_reg_write(RG_IRQ_STATUS, 0xFF);
     db4:	8f ef       	ldi	r24, 0xFF	; 255
     db6:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <__TEXT_REGION_LENGTH__+0x70014f>

		/*
		 * Enable Awake_end interrupt.
		 * This is used for save wake-up from sleep later.
		 */
		trx_reg_write(RG_IRQ_MASK, TRX_IRQ_AWAKE_ONLY);
     dba:	80 e8       	ldi	r24, 0x80	; 128
     dbc:	80 93 4e 01 	sts	0x014E, r24	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>

		PAL_WAIT_1_US();
     dc0:	62 e0       	ldi	r22, 0x02	; 2
     dc2:	70 e0       	ldi	r23, 0x00	; 0
     dc4:	80 e0       	ldi	r24, 0x00	; 0
     dc6:	90 e0       	ldi	r25, 0x00	; 0
     dc8:	74 df       	rcall	.-280    	; 0xcb2 <__portable_avr_delay_cycles>
		TRX_SLP_TR_HIGH();
     dca:	e9 e3       	ldi	r30, 0x39	; 57
     dcc:	f1 e0       	ldi	r31, 0x01	; 1
     dce:	80 81       	ld	r24, Z
     dd0:	82 60       	ori	r24, 0x02	; 2
     dd2:	80 83       	st	Z, r24
		pal_timer_delay(TRX_OFF_TO_SLEEP_TIME_CLKM_CYCLES);
     dd4:	6f e2       	ldi	r22, 0x2F	; 47
     dd6:	70 e0       	ldi	r23, 0x00	; 0
     dd8:	80 e0       	ldi	r24, 0x00	; 0
     dda:	90 e0       	ldi	r25, 0x00	; 0
     ddc:	6a df       	rcall	.-300    	; 0xcb2 <__portable_avr_delay_cycles>
		tal_trx_status = TRX_SLEEP;
     dde:	8f e0       	ldi	r24, 0x0F	; 15
     de0:	80 93 77 05 	sts	0x0577, r24	; 0x800577 <tal_trx_status>
		return TRX_SLEEP; /* transceiver register cannot be read during
     de4:	d7 c0       	rjmp	.+430    	; 0xf94 <set_trx_state+0x28c>
		                   * TRX_SLEEP */

	case CMD_TRX_OFF:
		switch (tal_trx_status) {
     de6:	80 91 77 05 	lds	r24, 0x0577	; 0x800577 <tal_trx_status>
     dea:	88 30       	cpi	r24, 0x08	; 8
     dec:	21 f1       	breq	.+72     	; 0xe36 <set_trx_state+0x12e>
		case TRX_OFF:
			break;

		default:
			trx_reg_write(RG_TRX_STATE, CMD_TRX_OFF);
     dee:	88 e0       	ldi	r24, 0x08	; 8
     df0:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
			PAL_WAIT_1_US();
     df4:	62 e0       	ldi	r22, 0x02	; 2
     df6:	70 e0       	ldi	r23, 0x00	; 0
     df8:	80 e0       	ldi	r24, 0x00	; 0
     dfa:	90 e0       	ldi	r25, 0x00	; 0
     dfc:	5a df       	rcall	.-332    	; 0xcb2 <__portable_avr_delay_cycles>
			break;
     dfe:	1b c0       	rjmp	.+54     	; 0xe36 <set_trx_state+0x12e>
		}
		break;

	case CMD_FORCE_TRX_OFF:
		switch (tal_trx_status) {
     e00:	80 91 77 05 	lds	r24, 0x0577	; 0x800577 <tal_trx_status>
     e04:	88 30       	cpi	r24, 0x08	; 8
     e06:	b9 f0       	breq	.+46     	; 0xe36 <set_trx_state+0x12e>
		case TRX_OFF:
			break;

		default:
			trx_reg_write(RG_TRX_STATE, CMD_FORCE_TRX_OFF);
     e08:	83 e0       	ldi	r24, 0x03	; 3
     e0a:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
			PAL_WAIT_1_US();
     e0e:	62 e0       	ldi	r22, 0x02	; 2
     e10:	70 e0       	ldi	r23, 0x00	; 0
     e12:	80 e0       	ldi	r24, 0x00	; 0
     e14:	90 e0       	ldi	r25, 0x00	; 0
     e16:	4d df       	rcall	.-358    	; 0xcb2 <__portable_avr_delay_cycles>
			break;
     e18:	0e c0       	rjmp	.+28     	; 0xe36 <set_trx_state+0x12e>
		}
		break;

	case CMD_PLL_ON:
		switch (tal_trx_status) {
     e1a:	80 91 77 05 	lds	r24, 0x0577	; 0x800577 <tal_trx_status>
     e1e:	88 30       	cpi	r24, 0x08	; 8
     e20:	49 f0       	breq	.+18     	; 0xe34 <set_trx_state+0x12c>
     e22:	18 f4       	brcc	.+6      	; 0xe2a <set_trx_state+0x122>
     e24:	86 30       	cpi	r24, 0x06	; 6
     e26:	39 f4       	brne	.+14     	; 0xe36 <set_trx_state+0x12e>
     e28:	09 c0       	rjmp	.+18     	; 0xe3c <set_trx_state+0x134>
     e2a:	86 31       	cpi	r24, 0x16	; 22
     e2c:	39 f0       	breq	.+14     	; 0xe3c <set_trx_state+0x134>
     e2e:	89 31       	cpi	r24, 0x19	; 25
     e30:	11 f4       	brne	.+4      	; 0xe36 <set_trx_state+0x12e>
		case PLL_ON:
			break;

		case TRX_OFF:
			switch_pll_on();
     e32:	04 c0       	rjmp	.+8      	; 0xe3c <set_trx_state+0x134>
     e34:	49 df       	rcall	.-366    	; 0xcc8 <switch_pll_on>
		Assert("trx command not handled" == 0);
		break;
	}

	do {
		tal_trx_status = (tal_trx_status_t)trx_bit_read(
     e36:	e1 e4       	ldi	r30, 0x41	; 65
     e38:	f1 e0       	ldi	r31, 0x01	; 1
     e3a:	a6 c0       	rjmp	.+332    	; 0xf88 <set_trx_state+0x280>
			break;

		case RX_ON:
		case RX_AACK_ON:
		case TX_ARET_ON:
			trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
     e3c:	89 e0       	ldi	r24, 0x09	; 9
     e3e:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
			PAL_WAIT_1_US();
     e42:	62 e0       	ldi	r22, 0x02	; 2
     e44:	70 e0       	ldi	r23, 0x00	; 0
     e46:	80 e0       	ldi	r24, 0x00	; 0
     e48:	90 e0       	ldi	r25, 0x00	; 0
     e4a:	33 df       	rcall	.-410    	; 0xcb2 <__portable_avr_delay_cycles>
			break;
     e4c:	f4 cf       	rjmp	.-24     	; 0xe36 <set_trx_state+0x12e>
			break;
		}
		break;

	case CMD_FORCE_PLL_ON:
		switch (tal_trx_status) {
     e4e:	80 91 77 05 	lds	r24, 0x0577	; 0x800577 <tal_trx_status>
     e52:	88 30       	cpi	r24, 0x08	; 8
     e54:	19 f0       	breq	.+6      	; 0xe5c <set_trx_state+0x154>
     e56:	89 30       	cpi	r24, 0x09	; 9
     e58:	71 f3       	breq	.-36     	; 0xe36 <set_trx_state+0x12e>
		case TRX_OFF:
			switch_pll_on();
     e5a:	02 c0       	rjmp	.+4      	; 0xe60 <set_trx_state+0x158>
     e5c:	35 df       	rcall	.-406    	; 0xcc8 <switch_pll_on>
			break;
     e5e:	eb cf       	rjmp	.-42     	; 0xe36 <set_trx_state+0x12e>

		case PLL_ON:
			break;

		default:
			trx_reg_write(RG_TRX_STATE, CMD_FORCE_PLL_ON);
     e60:	84 e0       	ldi	r24, 0x04	; 4
     e62:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
			break;
     e66:	e7 cf       	rjmp	.-50     	; 0xe36 <set_trx_state+0x12e>
		}
		break;

	case CMD_RX_ON:
		switch (tal_trx_status) {
     e68:	80 91 77 05 	lds	r24, 0x0577	; 0x800577 <tal_trx_status>
     e6c:	89 30       	cpi	r24, 0x09	; 9
     e6e:	41 f0       	breq	.+16     	; 0xe80 <set_trx_state+0x178>
     e70:	18 f4       	brcc	.+6      	; 0xe78 <set_trx_state+0x170>
     e72:	88 30       	cpi	r24, 0x08	; 8
     e74:	71 f0       	breq	.+28     	; 0xe92 <set_trx_state+0x18a>
     e76:	df cf       	rjmp	.-66     	; 0xe36 <set_trx_state+0x12e>
     e78:	86 31       	cpi	r24, 0x16	; 22
     e7a:	11 f0       	breq	.+4      	; 0xe80 <set_trx_state+0x178>
     e7c:	89 31       	cpi	r24, 0x19	; 25
			break;

		case PLL_ON:
		case RX_AACK_ON:
		case TX_ARET_ON:
			trx_reg_write(RG_TRX_STATE, CMD_RX_ON);
     e7e:	d9 f6       	brne	.-74     	; 0xe36 <set_trx_state+0x12e>
     e80:	86 e0       	ldi	r24, 0x06	; 6
			PAL_WAIT_1_US();
     e82:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     e86:	62 e0       	ldi	r22, 0x02	; 2
     e88:	70 e0       	ldi	r23, 0x00	; 0
     e8a:	80 e0       	ldi	r24, 0x00	; 0
     e8c:	90 e0       	ldi	r25, 0x00	; 0
			break;

		case TRX_OFF:
			switch_pll_on();
     e8e:	11 df       	rcall	.-478    	; 0xcb2 <__portable_avr_delay_cycles>
     e90:	d2 cf       	rjmp	.-92     	; 0xe36 <set_trx_state+0x12e>
			trx_reg_write(RG_TRX_STATE, CMD_RX_ON);
     e92:	1a df       	rcall	.-460    	; 0xcc8 <switch_pll_on>
     e94:	86 e0       	ldi	r24, 0x06	; 6
     e96:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
			PAL_WAIT_1_US();
     e9a:	62 e0       	ldi	r22, 0x02	; 2
     e9c:	70 e0       	ldi	r23, 0x00	; 0
     e9e:	80 e0       	ldi	r24, 0x00	; 0
     ea0:	90 e0       	ldi	r25, 0x00	; 0
     ea2:	07 df       	rcall	.-498    	; 0xcb2 <__portable_avr_delay_cycles>
			break;
     ea4:	c8 cf       	rjmp	.-112    	; 0xe36 <set_trx_state+0x12e>
			break;
		}
		break;

	case CMD_RX_AACK_ON:
		switch (tal_trx_status) {
     ea6:	80 91 77 05 	lds	r24, 0x0577	; 0x800577 <tal_trx_status>
     eaa:	88 30       	cpi	r24, 0x08	; 8
     eac:	91 f0       	breq	.+36     	; 0xed2 <set_trx_state+0x1ca>
     eae:	18 f4       	brcc	.+6      	; 0xeb6 <set_trx_state+0x1ae>
     eb0:	86 30       	cpi	r24, 0x06	; 6
     eb2:	c9 f0       	breq	.+50     	; 0xee6 <set_trx_state+0x1de>
     eb4:	c0 cf       	rjmp	.-128    	; 0xe36 <set_trx_state+0x12e>
     eb6:	89 30       	cpi	r24, 0x09	; 9
     eb8:	19 f0       	breq	.+6      	; 0xec0 <set_trx_state+0x1b8>
     eba:	89 31       	cpi	r24, 0x19	; 25
		case RX_AACK_ON:
			break;

		case TX_ARET_ON:
		case PLL_ON:
			trx_reg_write(RG_TRX_STATE, CMD_RX_AACK_ON);
     ebc:	09 f0       	breq	.+2      	; 0xec0 <set_trx_state+0x1b8>
     ebe:	bb cf       	rjmp	.-138    	; 0xe36 <set_trx_state+0x12e>
     ec0:	86 e1       	ldi	r24, 0x16	; 22
			PAL_WAIT_1_US();
     ec2:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     ec6:	62 e0       	ldi	r22, 0x02	; 2
     ec8:	70 e0       	ldi	r23, 0x00	; 0
     eca:	80 e0       	ldi	r24, 0x00	; 0
			break;
     ecc:	90 e0       	ldi	r25, 0x00	; 0

		case TRX_OFF:
			switch_pll_on(); /* state change from TRX_OFF to
     ece:	f1 de       	rcall	.-542    	; 0xcb2 <__portable_avr_delay_cycles>
     ed0:	b2 cf       	rjmp	.-156    	; 0xe36 <set_trx_state+0x12e>
			                  * RX_AACK_ON can be done directly, too
			                  **/
			trx_reg_write(RG_TRX_STATE, CMD_RX_AACK_ON);
     ed2:	fa de       	rcall	.-524    	; 0xcc8 <switch_pll_on>
     ed4:	86 e1       	ldi	r24, 0x16	; 22
     ed6:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
			PAL_WAIT_1_US();
     eda:	62 e0       	ldi	r22, 0x02	; 2
     edc:	70 e0       	ldi	r23, 0x00	; 0
     ede:	80 e0       	ldi	r24, 0x00	; 0
     ee0:	90 e0       	ldi	r25, 0x00	; 0
			break;
     ee2:	e7 de       	rcall	.-562    	; 0xcb2 <__portable_avr_delay_cycles>

		case RX_ON:
			trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
     ee4:	a8 cf       	rjmp	.-176    	; 0xe36 <set_trx_state+0x12e>
     ee6:	89 e0       	ldi	r24, 0x09	; 9
     ee8:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
			PAL_WAIT_1_US();
     eec:	62 e0       	ldi	r22, 0x02	; 2
     eee:	70 e0       	ldi	r23, 0x00	; 0
     ef0:	80 e0       	ldi	r24, 0x00	; 0
     ef2:	90 e0       	ldi	r25, 0x00	; 0
     ef4:	de de       	rcall	.-580    	; 0xcb2 <__portable_avr_delay_cycles>
			/* check if state change could be applied */
			tal_trx_status = (tal_trx_status_t)trx_bit_read(
     ef6:	80 91 41 01 	lds	r24, 0x0141	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     efa:	8f 71       	andi	r24, 0x1F	; 31
     efc:	80 93 77 05 	sts	0x0577, r24	; 0x800577 <tal_trx_status>
					SR_TRX_STATUS);
			if (tal_trx_status != PLL_ON) {
     f00:	89 30       	cpi	r24, 0x09	; 9
     f02:	09 f0       	breq	.+2      	; 0xf06 <set_trx_state+0x1fe>
				return tal_trx_status;
			}

			trx_reg_write(RG_TRX_STATE, CMD_RX_AACK_ON);
     f04:	47 c0       	rjmp	.+142    	; 0xf94 <set_trx_state+0x28c>
     f06:	86 e1       	ldi	r24, 0x16	; 22
     f08:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
			PAL_WAIT_1_US();
     f0c:	62 e0       	ldi	r22, 0x02	; 2
     f0e:	70 e0       	ldi	r23, 0x00	; 0
     f10:	80 e0       	ldi	r24, 0x00	; 0
     f12:	90 e0       	ldi	r25, 0x00	; 0
     f14:	ce de       	rcall	.-612    	; 0xcb2 <__portable_avr_delay_cycles>
			break;
     f16:	8f cf       	rjmp	.-226    	; 0xe36 <set_trx_state+0x12e>
			break;
		}
		break;

	case CMD_TX_ARET_ON:
		switch (tal_trx_status) {
     f18:	80 91 77 05 	lds	r24, 0x0577	; 0x800577 <tal_trx_status>
     f1c:	88 30       	cpi	r24, 0x08	; 8
     f1e:	51 f1       	breq	.+84     	; 0xf74 <set_trx_state+0x26c>
     f20:	18 f4       	brcc	.+6      	; 0xf28 <set_trx_state+0x220>
     f22:	86 30       	cpi	r24, 0x06	; 6
     f24:	79 f0       	breq	.+30     	; 0xf44 <set_trx_state+0x23c>
     f26:	87 cf       	rjmp	.-242    	; 0xe36 <set_trx_state+0x12e>
     f28:	89 30       	cpi	r24, 0x09	; 9
     f2a:	19 f0       	breq	.+6      	; 0xf32 <set_trx_state+0x22a>
     f2c:	86 31       	cpi	r24, 0x16	; 22
     f2e:	51 f0       	breq	.+20     	; 0xf44 <set_trx_state+0x23c>
		case TX_ARET_ON:
			break;

		case PLL_ON:
			trx_reg_write(RG_TRX_STATE, CMD_TX_ARET_ON);
     f30:	82 cf       	rjmp	.-252    	; 0xe36 <set_trx_state+0x12e>
     f32:	89 e1       	ldi	r24, 0x19	; 25
			PAL_WAIT_1_US();
     f34:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     f38:	62 e0       	ldi	r22, 0x02	; 2
     f3a:	70 e0       	ldi	r23, 0x00	; 0
     f3c:	80 e0       	ldi	r24, 0x00	; 0
     f3e:	90 e0       	ldi	r25, 0x00	; 0
			break;
     f40:	b8 de       	rcall	.-656    	; 0xcb2 <__portable_avr_delay_cycles>

		case RX_ON:
		case RX_AACK_ON:
			trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
     f42:	79 cf       	rjmp	.-270    	; 0xe36 <set_trx_state+0x12e>
     f44:	89 e0       	ldi	r24, 0x09	; 9
     f46:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
			PAL_WAIT_1_US();
     f4a:	62 e0       	ldi	r22, 0x02	; 2
     f4c:	70 e0       	ldi	r23, 0x00	; 0
     f4e:	80 e0       	ldi	r24, 0x00	; 0
			/* check if state change could be applied */
			tal_trx_status = (tal_trx_status_t)trx_bit_read(
     f50:	90 e0       	ldi	r25, 0x00	; 0
     f52:	af de       	rcall	.-674    	; 0xcb2 <__portable_avr_delay_cycles>
     f54:	80 91 41 01 	lds	r24, 0x0141	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     f58:	8f 71       	andi	r24, 0x1F	; 31
					SR_TRX_STATUS);
			if (tal_trx_status != PLL_ON) {
     f5a:	80 93 77 05 	sts	0x0577, r24	; 0x800577 <tal_trx_status>
				return tal_trx_status;
			}

			trx_reg_write(RG_TRX_STATE, CMD_TX_ARET_ON);
     f5e:	89 30       	cpi	r24, 0x09	; 9
     f60:	c9 f4       	brne	.+50     	; 0xf94 <set_trx_state+0x28c>
			PAL_WAIT_1_US();
     f62:	89 e1       	ldi	r24, 0x19	; 25
     f64:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     f68:	62 e0       	ldi	r22, 0x02	; 2
     f6a:	70 e0       	ldi	r23, 0x00	; 0
     f6c:	80 e0       	ldi	r24, 0x00	; 0
			break;
     f6e:	90 e0       	ldi	r25, 0x00	; 0

		case TRX_OFF:
			switch_pll_on(); /* state change from TRX_OFF to
     f70:	a0 de       	rcall	.-704    	; 0xcb2 <__portable_avr_delay_cycles>
     f72:	61 cf       	rjmp	.-318    	; 0xe36 <set_trx_state+0x12e>
			                  * TX_ARET_ON can be done directly, too
			                  **/
			trx_reg_write(RG_TRX_STATE, CMD_TX_ARET_ON);
     f74:	a9 de       	rcall	.-686    	; 0xcc8 <switch_pll_on>
     f76:	89 e1       	ldi	r24, 0x19	; 25
     f78:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
			PAL_WAIT_1_US();
     f7c:	62 e0       	ldi	r22, 0x02	; 2
     f7e:	70 e0       	ldi	r23, 0x00	; 0
     f80:	80 e0       	ldi	r24, 0x00	; 0
     f82:	90 e0       	ldi	r25, 0x00	; 0
     f84:	96 de       	rcall	.-724    	; 0xcb2 <__portable_avr_delay_cycles>
			break;
     f86:	57 cf       	rjmp	.-338    	; 0xe36 <set_trx_state+0x12e>
		Assert("trx command not handled" == 0);
		break;
	}

	do {
		tal_trx_status = (tal_trx_status_t)trx_bit_read(
     f88:	80 81       	ld	r24, Z
     f8a:	8f 71       	andi	r24, 0x1F	; 31
     f8c:	80 93 77 05 	sts	0x0577, r24	; 0x800577 <tal_trx_status>
				SR_TRX_STATUS);
	} while (tal_trx_status == STATE_TRANSITION_IN_PROGRESS);
     f90:	8f 31       	cpi	r24, 0x1F	; 31
     f92:	d1 f3       	breq	.-12     	; 0xf88 <set_trx_state+0x280>

	return tal_trx_status;
} /* set_trx_state() */
     f94:	0f 90       	pop	r0
     f96:	df 91       	pop	r29
     f98:	cf 91       	pop	r28
     f9a:	1f 91       	pop	r17
     f9c:	08 95       	ret

00000f9e <tal_task>:
 * - Checks and allocates the receive buffer.
 * - Processes the TAL incoming frame queue.
 * - Implements the TAL state machine.
 */
void tal_task(void)
{
     f9e:	cf 93       	push	r28
     fa0:	df 93       	push	r29
	/* Check if the receiver needs to be switched on. */
	if (tal_rx_on_required && (tal_state == TAL_IDLE)) {
     fa2:	80 91 50 05 	lds	r24, 0x0550	; 0x800550 <tal_rx_on_required>
     fa6:	88 23       	and	r24, r24
     fa8:	19 f1       	breq	.+70     	; 0xff0 <tal_task+0x52>
     faa:	80 91 7c 05 	lds	r24, 0x057C	; 0x80057c <tal_state>
     fae:	81 11       	cpse	r24, r1
     fb0:	1f c0       	rjmp	.+62     	; 0xff0 <tal_task+0x52>
		/* Check if a receive buffer has not been available before. */
		if (tal_rx_buffer == NULL) {
     fb2:	80 91 59 04 	lds	r24, 0x0459	; 0x800459 <tal_rx_buffer>
     fb6:	90 91 5a 04 	lds	r25, 0x045A	; 0x80045a <tal_rx_buffer+0x1>
     fba:	89 2b       	or	r24, r25
     fbc:	41 f4       	brne	.+16     	; 0xfce <tal_task+0x30>
			tal_rx_buffer = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
     fbe:	8b e8       	ldi	r24, 0x8B	; 139
     fc0:	b7 dd       	rcall	.-1170   	; 0xb30 <bmm_buffer_alloc>
     fc2:	90 93 5a 04 	sts	0x045A, r25	; 0x80045a <tal_rx_buffer+0x1>
     fc6:	80 93 59 04 	sts	0x0459, r24	; 0x800459 <tal_rx_buffer>
		}

		/* Check if buffer could be allocated */
		if (NULL != tal_rx_buffer) {
     fca:	89 2b       	or	r24, r25
     fcc:	89 f0       	breq	.+34     	; 0xff0 <tal_task+0x52>
			/*
			 * Note:
			 * This flag needs to be reset BEFORE the received is
			 * switched on.
			 */
			tal_rx_on_required = false;
     fce:	10 92 50 05 	sts	0x0550, r1	; 0x800550 <tal_rx_on_required>
			/*
			 * Release the protected buffer and set it again for
			 * further protection
			 * since the buffer is available now.
			 */
			trx_bit_write(SR_RX_SAFE_MODE,
     fd2:	cc e4       	ldi	r28, 0x4C	; 76
     fd4:	d1 e0       	ldi	r29, 0x01	; 1
     fd6:	88 81       	ld	r24, Y
     fd8:	8f 77       	andi	r24, 0x7F	; 127
     fda:	88 83       	st	Y, r24
			                                                *
			                                                *
			                                                *protection
			                                                * mode
			                                                **/
			pal_timer_delay(2); /* Allow pin change to get effective
     fdc:	63 e0       	ldi	r22, 0x03	; 3
     fde:	70 e0       	ldi	r23, 0x00	; 0
     fe0:	80 e0       	ldi	r24, 0x00	; 0
     fe2:	90 e0       	ldi	r25, 0x00	; 0
     fe4:	66 de       	rcall	.-820    	; 0xcb2 <__portable_avr_delay_cycles>
			                    **/
			trx_bit_write(SR_RX_SAFE_MODE, RX_SAFE_MODE_ENABLE); /*
     fe6:	88 81       	ld	r24, Y
     fe8:	80 68       	ori	r24, 0x80	; 128
			} else {
				set_trx_state(CMD_RX_AACK_ON);
			}

#else   /* Normal operation */
			set_trx_state(CMD_RX_AACK_ON);
     fea:	88 83       	st	Y, r24
     fec:	86 e1       	ldi	r24, 0x16	; 22
     fee:	8c de       	rcall	.-744    	; 0xd08 <set_trx_state>

	/*
	 * If the transceiver has received a frame and it has been placed
	 * into the queue of the TAL, the frame needs to be processed further.
	 */
	if (tal_incoming_frame_queue.size > 0) {
     ff0:	80 91 55 05 	lds	r24, 0x0555	; 0x800555 <tal_incoming_frame_queue+0x4>
     ff4:	88 23       	and	r24, r24
     ff6:	41 f0       	breq	.+16     	; 0x1008 <tal_task+0x6a>
		buffer_t *rx_frame;

		/* Check if there are any pending data in the
		 * incoming_frame_queue. */
		rx_frame = qmm_queue_remove(&tal_incoming_frame_queue, NULL);
     ff8:	60 e0       	ldi	r22, 0x00	; 0
     ffa:	70 e0       	ldi	r23, 0x00	; 0
     ffc:	81 e5       	ldi	r24, 0x51	; 81
     ffe:	95 e0       	ldi	r25, 0x05	; 5
		if (NULL != rx_frame) {
    1000:	54 de       	rcall	.-856    	; 0xcaa <qmm_queue_remove>
    1002:	00 97       	sbiw	r24, 0x00	; 0
			process_incoming_frame(rx_frame);
    1004:	09 f0       	breq	.+2      	; 0x1008 <tal_task+0x6a>
		}
	}

	/* Handle the TAL state machines */
	switch (tal_state) {
    1006:	24 d5       	rcall	.+2632   	; 0x1a50 <process_incoming_frame>
    1008:	80 91 7c 05 	lds	r24, 0x057C	; 0x80057c <tal_state>
    100c:	82 30       	cpi	r24, 0x02	; 2
		/* Wait until state is changed to TAL_TX_DONE inside tx end ISR
		**/
		break;

	case TAL_TX_DONE:
		tx_done_handling(); /* see tal_tx.c */
    100e:	09 f4       	brne	.+2      	; 0x1012 <tal_task+0x74>
    1010:	85 d5       	rcall	.+2826   	; 0x1b1c <tx_done_handling>
#endif /* (MAC_SCAN_ED_REQUEST_CONFIRM == 1) */
	default:
		Assert("tal_state is not handled" == 0);
		break;
	}
} /* tal_task() */
    1012:	df 91       	pop	r29
    1014:	cf 91       	pop	r28
    1016:	08 95       	ret

00001018 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    1018:	04 c0       	rjmp	.+8      	; 0x1022 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    101a:	61 50       	subi	r22, 0x01	; 1
    101c:	71 09       	sbc	r23, r1
    101e:	81 09       	sbc	r24, r1
    1020:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    1022:	61 15       	cp	r22, r1
    1024:	71 05       	cpc	r23, r1
    1026:	81 05       	cpc	r24, r1
    1028:	91 05       	cpc	r25, r1
    102a:	b9 f7       	brne	.-18     	; 0x101a <__portable_avr_delay_cycles+0x2>
    102c:	08 95       	ret

0000102e <tal_generate_rand_seed>:
 * value and restoring this state after finishing the sequence.
 * Since in our case the function is called from TRX_OFF, this is not required
 * here.
 */
void tal_generate_rand_seed(void)
{
    102e:	ff 92       	push	r15
    1030:	0f 93       	push	r16
    1032:	1f 93       	push	r17
    1034:	cf 93       	push	r28
    1036:	df 93       	push	r29
	uint8_t cur_random_val = 0;

	/* Ensure that PLL has locked and receive mode is reached. */
	tal_trx_status_t trx_state;
	do {
		trx_state = set_trx_state(CMD_RX_ON);
    1038:	86 e0       	ldi	r24, 0x06	; 6
    103a:	66 de       	rcall	.-820    	; 0xd08 <set_trx_state>
	} while (trx_state != RX_ON);
    103c:	86 30       	cpi	r24, 0x06	; 6
    103e:	e1 f7       	brne	.-8      	; 0x1038 <tal_generate_rand_seed+0xa>

	/* Ensure that register bit RX_PDT_DIS is set to 0. */
	trx_bit_write(SR_RX_PDT_DIS, RX_ENABLE);
    1040:	e5 e5       	ldi	r30, 0x55	; 85
    1042:	f1 e0       	ldi	r31, 0x01	; 1
    1044:	80 81       	ld	r24, Z
    1046:	8f 77       	andi	r24, 0x7F	; 127
    1048:	80 83       	st	Z, r24

	/*
	 * We need to disable TRX IRQs while generating random values in RX_ON,
	 * we do not want to receive frames at this point of time at all.
	 */
	trx_reg_write(RG_IRQ_MASK, TRX_IRQ_NONE);
    104a:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
    104e:	68 94       	set
    1050:	ff 24       	eor	r15, r15
    1052:	f3 f8       	bld	r15, 3
 * Since in our case the function is called from TRX_OFF, this is not required
 * here.
 */
void tal_generate_rand_seed(void)
{
	uint16_t seed = 0;
    1054:	c0 e0       	ldi	r28, 0x00	; 0
    1056:	d0 e0       	ldi	r29, 0x00	; 0
	 * The 16-bit random value is generated from various 2-bit random
	 * values.
	 */
	for (uint8_t i = 0; i < 8; i++) {
		/* Now we can safely read the 2-bit random number. */
		cur_random_val = trx_bit_read(SR_RND_VALUE);
    1058:	06 e4       	ldi	r16, 0x46	; 70
    105a:	11 e0       	ldi	r17, 0x01	; 1
    105c:	f8 01       	movw	r30, r16
    105e:	90 81       	ld	r25, Z
		seed = seed << 2;
    1060:	cc 0f       	add	r28, r28
    1062:	dd 1f       	adc	r29, r29
    1064:	cc 0f       	add	r28, r28
    1066:	dd 1f       	adc	r29, r29
		seed |= cur_random_val;
    1068:	90 76       	andi	r25, 0x60	; 96
    106a:	29 2f       	mov	r18, r25
    106c:	30 e0       	ldi	r19, 0x00	; 0
    106e:	36 95       	lsr	r19
    1070:	27 95       	ror	r18
    1072:	32 95       	swap	r19
    1074:	22 95       	swap	r18
    1076:	2f 70       	andi	r18, 0x0F	; 15
    1078:	23 27       	eor	r18, r19
    107a:	3f 70       	andi	r19, 0x0F	; 15
    107c:	23 27       	eor	r18, r19
    107e:	c2 2b       	or	r28, r18
    1080:	d3 2b       	or	r29, r19
		PAL_WAIT_1_US(); /* wait that the random value gets updated */
    1082:	62 e0       	ldi	r22, 0x02	; 2
    1084:	70 e0       	ldi	r23, 0x00	; 0
    1086:	80 e0       	ldi	r24, 0x00	; 0
    1088:	90 e0       	ldi	r25, 0x00	; 0
    108a:	c6 df       	rcall	.-116    	; 0x1018 <__portable_avr_delay_cycles>
    108c:	fa 94       	dec	r15

	/*
	 * The 16-bit random value is generated from various 2-bit random
	 * values.
	 */
	for (uint8_t i = 0; i < 8; i++) {
    108e:	f1 10       	cpse	r15, r1
		seed = seed << 2;
		seed |= cur_random_val;
		PAL_WAIT_1_US(); /* wait that the random value gets updated */
	}

	set_trx_state(CMD_FORCE_TRX_OFF);
    1090:	e5 cf       	rjmp	.-54     	; 0x105c <tal_generate_rand_seed+0x2e>
    1092:	83 e0       	ldi	r24, 0x03	; 3
    1094:	39 de       	rcall	.-910    	; 0xd08 <set_trx_state>

	/*
	 * Now we need to clear potential pending TRX IRQs and
	 * enable the TRX IRQs again.
	 */
	trx_reg_write(RG_IRQ_STATUS, 0xFF);
    1096:	8f ef       	ldi	r24, 0xFF	; 255
    1098:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <__TEXT_REGION_LENGTH__+0x70014f>
	trx_reg_write(RG_IRQ_MASK, TRX_IRQ_DEFAULT);
    109c:	88 e4       	ldi	r24, 0x48	; 72
    109e:	80 93 4e 01 	sts	0x014E, r24	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>

	/* Set the seed for the random number generator. */
	srand(seed);
    10a2:	ce 01       	movw	r24, r28
    10a4:	0e 94 57 14 	call	0x28ae	; 0x28ae <srand>
}
    10a8:	df 91       	pop	r29
    10aa:	cf 91       	pop	r28
    10ac:	1f 91       	pop	r17
    10ae:	0f 91       	pop	r16
    10b0:	ff 90       	pop	r15
    10b2:	08 95       	ret

000010b4 <internal_tal_reset>:
 * \return MAC_SUCCESS  if the transceiver state is changed to TRX_OFF and the
 *                 current device part number and version number are correct;
 *         FAILURE otherwise
 */
static retval_t internal_tal_reset(bool set_default_pib)
{
    10b4:	ff 92       	push	r15
    10b6:	0f 93       	push	r16
    10b8:	1f 93       	push	r17
    10ba:	cf 93       	push	r28
    10bc:	df 93       	push	r29
    10be:	f8 2e       	mov	r15, r24
{
	tal_trx_status_t trx_status;
	uint8_t poll_counter = 0;

	/* trx might sleep, so wake it up */
	TRX_SLP_TR_LOW();
    10c0:	c9 e3       	ldi	r28, 0x39	; 57
    10c2:	d1 e0       	ldi	r29, 0x01	; 1
    10c4:	88 81       	ld	r24, Y
    10c6:	8d 7f       	andi	r24, 0xFD	; 253
    10c8:	88 83       	st	Y, r24
	pal_timer_delay(SLEEP_TO_TRX_OFF_TYP_US);
    10ca:	61 e4       	ldi	r22, 0x41	; 65
    10cc:	71 e0       	ldi	r23, 0x01	; 1
    10ce:	80 e0       	ldi	r24, 0x00	; 0
    10d0:	90 e0       	ldi	r25, 0x00	; 0
    10d2:	a2 df       	rcall	.-188    	; 0x1018 <__portable_avr_delay_cycles>

	/* Apply reset pulse */
	TRX_RST_LOW();
    10d4:	88 81       	ld	r24, Y
    10d6:	8e 7f       	andi	r24, 0xFE	; 254
    10d8:	88 83       	st	Y, r24
	pal_timer_delay(RST_PULSE_WIDTH_US);
    10da:	62 e0       	ldi	r22, 0x02	; 2
    10dc:	70 e0       	ldi	r23, 0x00	; 0
    10de:	80 e0       	ldi	r24, 0x00	; 0
    10e0:	90 e0       	ldi	r25, 0x00	; 0
    10e2:	9a df       	rcall	.-204    	; 0x1018 <__portable_avr_delay_cycles>
	TRX_RST_HIGH();
    10e4:	88 81       	ld	r24, Y
    10e6:	81 60       	ori	r24, 0x01	; 1
    10e8:	88 83       	st	Y, r24

	/* verify that trx has reached TRX_OFF */
	do {
		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    10ea:	66 e8       	ldi	r22, 0x86	; 134
    10ec:	70 e0       	ldi	r23, 0x00	; 0
    10ee:	80 e0       	ldi	r24, 0x00	; 0
    10f0:	90 e0       	ldi	r25, 0x00	; 0
    10f2:	92 df       	rcall	.-220    	; 0x1018 <__portable_avr_delay_cycles>

		trx_status = (tal_trx_status_t)trx_bit_read(SR_TRX_STATUS);
    10f4:	80 91 41 01 	lds	r24, 0x0141	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
    10f8:	8f 71       	andi	r24, 0x1F	; 31
    10fa:	ca e0       	ldi	r28, 0x0A	; 10
    10fc:	01 e4       	ldi	r16, 0x41	; 65
    10fe:	11 e0       	ldi	r17, 0x01	; 1
    1100:	0a c0       	rjmp	.+20     	; 0x1116 <internal_tal_reset+0x62>
	TRX_RST_HIGH();

	/* verify that trx has reached TRX_OFF */
	do {
		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    1102:	66 e8       	ldi	r22, 0x86	; 134
    1104:	70 e0       	ldi	r23, 0x00	; 0
    1106:	80 e0       	ldi	r24, 0x00	; 0
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	86 df       	rcall	.-244    	; 0x1018 <__portable_avr_delay_cycles>

		trx_status = (tal_trx_status_t)trx_bit_read(SR_TRX_STATUS);
    110c:	f8 01       	movw	r30, r16
    110e:	80 81       	ld	r24, Z
    1110:	8f 71       	andi	r24, 0x1F	; 31
    1112:	c1 50       	subi	r28, 0x01	; 1

		/* Wait not more than max. value of TR2. */
		if (poll_counter == SLEEP_TO_TRX_OFF_ATTEMPTS) {
    1114:	c9 f1       	breq	.+114    	; 0x1188 <internal_tal_reset+0xd4>
#endif
			return FAILURE;
		}

		poll_counter++;
	} while (trx_status != TRX_OFF);
    1116:	88 30       	cpi	r24, 0x08	; 8

	tal_trx_status = TRX_OFF;
    1118:	a1 f7       	brne	.-24     	; 0x1102 <internal_tal_reset+0x4e>
    111a:	80 93 77 05 	sts	0x0577, r24	; 0x800577 <tal_trx_status>

	/*
	 * Generate a seed for the random number generator in function rand().
	 * This is required (for example) as seed for the CSMA-CA algorithm.
	 */
	tal_generate_rand_seed();
    111e:	87 df       	rcall	.-242    	; 0x102e <tal_generate_rand_seed>
	 */

	/*
	 * Init the SEED value of the CSMA backoff algorithm.
	 */
	uint16_t rand_value = (uint16_t)rand();
    1120:	0e 94 54 14 	call	0x28a8	; 0x28a8 <rand>
	trx_reg_write(RG_CSMA_SEED_0, (uint8_t)rand_value);
    1124:	80 93 6d 01 	sts	0x016D, r24	; 0x80016d <__TEXT_REGION_LENGTH__+0x70016d>
	trx_bit_write(SR_CSMA_SEED_1, (uint8_t)(rand_value >> 8));
    1128:	ee e6       	ldi	r30, 0x6E	; 110
    112a:	f1 e0       	ldi	r31, 0x01	; 1
    112c:	80 81       	ld	r24, Z
    112e:	97 70       	andi	r25, 0x07	; 7
    1130:	88 7f       	andi	r24, 0xF8	; 248
    1132:	89 2b       	or	r24, r25
    1134:	80 83       	st	Z, r24

	trx_bit_write(SR_AACK_SET_PD, PD_ACK_BIT_SET_ENABLE); /* ACKs for
    1136:	80 81       	ld	r24, Z
    1138:	80 62       	ori	r24, 0x20	; 32
    113a:	80 83       	st	Z, r24
	                                                       * data
	                                                       * requests,
	                                                       * indicate
	                                                       * pending data
	                                                       **/
	trx_bit_write(SR_RX_SAFE_MODE, RX_SAFE_MODE_ENABLE); /* Enable
    113c:	ec e4       	ldi	r30, 0x4C	; 76
    113e:	f1 e0       	ldi	r31, 0x01	; 1
    1140:	80 81       	ld	r24, Z
    1142:	80 68       	ori	r24, 0x80	; 128
    1144:	80 83       	st	Z, r24
	                                                     * buffer
	                                                     * protection
	                                                     * mode */
	trx_reg_write(RG_IRQ_MASK, TRX_IRQ_DEFAULT);
    1146:	88 e4       	ldi	r24, 0x48	; 72
    1148:	80 93 4e 01 	sts	0x014E, r24	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
#if (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP)
	/* The TX start timestamp is taken by the respective PAL layer */
	trx_reg_write(RG_IRQ_MASK1, (1 << TX_START_EN));
#endif
	trx_reg_write(0x156, 0xFF); /* RPC feature configuration. */
    114c:	8f ef       	ldi	r24, 0xFF	; 255
    114e:	80 93 56 01 	sts	0x0156, r24	; 0x800156 <__TEXT_REGION_LENGTH__+0x700156>

#if (ANTENNA_DIVERSITY == 1)
	/* Use antenna diversity */
	trx_bit_write(SR_ANT_CTRL, ANTENNA_DEFAULT);
    1152:	ed e4       	ldi	r30, 0x4D	; 77
    1154:	f1 e0       	ldi	r31, 0x01	; 1
    1156:	80 81       	ld	r24, Z
    1158:	8c 7f       	andi	r24, 0xFC	; 252
    115a:	82 60       	ori	r24, 0x02	; 2
    115c:	80 83       	st	Z, r24
	trx_bit_write(SR_PDT_THRES, THRES_ANT_DIV_ENABLE);
    115e:	aa e4       	ldi	r26, 0x4A	; 74
    1160:	b1 e0       	ldi	r27, 0x01	; 1
    1162:	8c 91       	ld	r24, X
    1164:	80 7f       	andi	r24, 0xF0	; 240
    1166:	83 60       	ori	r24, 0x03	; 3
    1168:	8c 93       	st	X, r24
	trx_bit_write(SR_ANT_DIV_EN, ANT_DIV_ENABLE);
    116a:	80 81       	ld	r24, Z
    116c:	88 60       	ori	r24, 0x08	; 8
	trx_bit_write(SR_ANT_EXT_SW_EN, ANT_EXT_SW_ENABLE);
    116e:	80 83       	st	Z, r24
    1170:	80 81       	ld	r24, Z
	tal_generate_rand_seed();

	/* Configure the transceiver register values. */
	trx_config();

	if (set_default_pib) {
    1172:	84 60       	ori	r24, 0x04	; 4
		/* Set the default PIB values */
		init_tal_pib(); /* implementation can be found in 'tal_pib.c' */
    1174:	80 83       	st	Z, r24
    1176:	f1 10       	cpse	r15, r1

	/*
	 * Write all PIB values to the transceiver
	 * that are needed by the transceiver itself.
	 */
	write_all_tal_pib_to_trx(); /* implementation can be found in
    1178:	30 d2       	rcall	.+1120   	; 0x15da <init_tal_pib>
    117a:	7d d2       	rcall	.+1274   	; 0x1676 <write_all_tal_pib_to_trx>
	                             *'tal_pib.c' */

	/* Reset TAL variables. */
	tal_state = TAL_IDLE;
    117c:	10 92 7c 05 	sts	0x057C, r1	; 0x80057c <tal_state>

#if ((MAC_START_REQUEST_CONFIRM == 1) && (defined BEACON_SUPPORT))
	tal_beacon_transmission = false;
#endif /* ((MAC_START_REQUEST_CONFIRM == 1) && (defined BEACON_SUPPORT)) */

	tal_rx_on_required = false;
    1180:	10 92 50 05 	sts	0x0550, r1	; 0x800550 <tal_rx_on_required>

	return MAC_SUCCESS;
    1184:	80 e0       	ldi	r24, 0x00	; 0
    1186:	01 c0       	rjmp	.+2      	; 0x118a <internal_tal_reset+0xd6>
 *         FAILURE otherwise
 */
static retval_t internal_tal_reset(bool set_default_pib)
{
	if (trx_reset() != MAC_SUCCESS) {
		return FAILURE;
    1188:	85 e8       	ldi	r24, 0x85	; 133
#endif /* ((MAC_START_REQUEST_CONFIRM == 1) && (defined BEACON_SUPPORT)) */

	tal_rx_on_required = false;

	return MAC_SUCCESS;
}
    118a:	df 91       	pop	r29
    118c:	cf 91       	pop	r28
    118e:	1f 91       	pop	r17
    1190:	0f 91       	pop	r16
    1192:	ff 90       	pop	r15
    1194:	08 95       	ret

00001196 <tal_init>:
 * \return MAC_SUCCESS  if the transceiver state is changed to TRX_OFF and the
 *                 current device part number and version number are correct;
 *         FAILURE otherwise
 */
retval_t tal_init(void)
{
    1196:	cf 92       	push	r12
    1198:	df 92       	push	r13
    119a:	ef 92       	push	r14
    119c:	ff 92       	push	r15
    119e:	0f 93       	push	r16
    11a0:	1f 93       	push	r17
    11a2:	cf 93       	push	r28
    11a4:	df 93       	push	r29
	MCUSR = 0;
    11a6:	14 be       	out	0x34, r1	; 52

	/* Enable SRAM Data Retention */
	DRTRAM0 = _BV(ENDRT);
    11a8:	80 e1       	ldi	r24, 0x10	; 16
    11aa:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <__TEXT_REGION_LENGTH__+0x700135>
	DRTRAM1 = _BV(ENDRT);
    11ae:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <__TEXT_REGION_LENGTH__+0x700134>
	DRTRAM2 = _BV(ENDRT);
    11b2:	80 93 33 01 	sts	0x0133, r24	; 0x800133 <__TEXT_REGION_LENGTH__+0x700133>
	DRTRAM3 = _BV(ENDRT);
    11b6:	80 93 32 01 	sts	0x0132, r24	; 0x800132 <__TEXT_REGION_LENGTH__+0x700132>

	/* Init the PAL and by this means also the transceiver interface */
	if (pal_init() != MAC_SUCCESS) {
    11ba:	92 dc       	rcall	.-1756   	; 0xae0 <pal_init>
    11bc:	81 11       	cpse	r24, r1
    11be:	6d c0       	rjmp	.+218    	; 0x129a <tal_init+0x104>
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    11c0:	60 e4       	ldi	r22, 0x40	; 64
    11c2:	81 e0       	ldi	r24, 0x01	; 1
    11c4:	ba da       	rcall	.-2700   	; 0x73a <sysclk_enable_module>
{
	tal_trx_status_t trx_status;
	uint8_t poll_counter = 0;

	sysclk_enable_peripheral_clock(&TRX_CTRL_0);
	TRX_RST_HIGH();
    11c6:	c9 e3       	ldi	r28, 0x39	; 57
    11c8:	d1 e0       	ldi	r29, 0x01	; 1
    11ca:	88 81       	ld	r24, Y
    11cc:	81 60       	ori	r24, 0x01	; 1
    11ce:	88 83       	st	Y, r24
	TRX_SLP_TR_LOW();
    11d0:	88 81       	ld	r24, Y
    11d2:	8d 7f       	andi	r24, 0xFD	; 253
    11d4:	88 83       	st	Y, r24

	pal_timer_delay(P_ON_TO_CLKM_AVAILABLE_TYP_US);
    11d6:	6b ef       	ldi	r22, 0xFB	; 251
    11d8:	71 e0       	ldi	r23, 0x01	; 1
    11da:	80 e0       	ldi	r24, 0x00	; 0
    11dc:	90 e0       	ldi	r25, 0x00	; 0
    11de:	1c df       	rcall	.-456    	; 0x1018 <__portable_avr_delay_cycles>

	/* Apply reset pulse */
	TRX_RST_LOW();
    11e0:	88 81       	ld	r24, Y
    11e2:	8e 7f       	andi	r24, 0xFE	; 254
    11e4:	88 83       	st	Y, r24
	pal_timer_delay(RST_PULSE_WIDTH_US);
    11e6:	62 e0       	ldi	r22, 0x02	; 2
    11e8:	70 e0       	ldi	r23, 0x00	; 0
    11ea:	80 e0       	ldi	r24, 0x00	; 0
    11ec:	90 e0       	ldi	r25, 0x00	; 0
    11ee:	14 df       	rcall	.-472    	; 0x1018 <__portable_avr_delay_cycles>
	TRX_RST_HIGH();
    11f0:	88 81       	ld	r24, Y
    11f2:	81 60       	ori	r24, 0x01	; 1
    11f4:	88 83       	st	Y, r24

	/* Verify that the trx has reached TRX_OFF. */
	poll_counter = 0;
	do {
		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    11f6:	66 e8       	ldi	r22, 0x86	; 134
    11f8:	70 e0       	ldi	r23, 0x00	; 0
    11fa:	80 e0       	ldi	r24, 0x00	; 0
    11fc:	90 e0       	ldi	r25, 0x00	; 0
    11fe:	0c df       	rcall	.-488    	; 0x1018 <__portable_avr_delay_cycles>

		trx_status = (tal_trx_status_t)trx_bit_read(SR_TRX_STATUS);
    1200:	80 91 41 01 	lds	r24, 0x0141	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
    1204:	8f 71       	andi	r24, 0x1F	; 31
    1206:	ca e0       	ldi	r28, 0x0A	; 10
    1208:	01 e4       	ldi	r16, 0x41	; 65
    120a:	11 e0       	ldi	r17, 0x01	; 1

	/* Verify that the trx has reached TRX_OFF. */
	poll_counter = 0;
	do {
		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    120c:	0b c0       	rjmp	.+22     	; 0x1224 <tal_init+0x8e>
    120e:	66 e8       	ldi	r22, 0x86	; 134
    1210:	70 e0       	ldi	r23, 0x00	; 0
    1212:	80 e0       	ldi	r24, 0x00	; 0
    1214:	90 e0       	ldi	r25, 0x00	; 0
    1216:	00 df       	rcall	.-512    	; 0x1018 <__portable_avr_delay_cycles>

		trx_status = (tal_trx_status_t)trx_bit_read(SR_TRX_STATUS);
    1218:	f8 01       	movw	r30, r16
    121a:	80 81       	ld	r24, Z
    121c:	8f 71       	andi	r24, 0x1F	; 31
    121e:	c1 50       	subi	r28, 0x01	; 1

		/* Wait not more than max. value of TR2. */
		if (poll_counter == RESET_TO_TRX_OFF_ATTEMPTS) {
    1220:	09 f4       	brne	.+2      	; 0x1224 <tal_init+0x8e>
    1222:	51 c0       	rjmp	.+162    	; 0x12c6 <tal_init+0x130>
#endif
			return FAILURE;
		}

		poll_counter++;
	} while (trx_status != TRX_OFF);
    1224:	88 30       	cpi	r24, 0x08	; 8
    1226:	99 f7       	brne	.-26     	; 0x120e <tal_init+0x78>

	tal_trx_status = TRX_OFF;
    1228:	80 93 77 05 	sts	0x0577, r24	; 0x800577 <tal_trx_status>

#if !defined(FPGA_EMULATION)
	/* Check if actually running on an ATmegaRFR2 device. */
	if (ATMEGARFR2_PART_NUM != trx_reg_read(RG_PART_NUM)) {
    122c:	80 91 5c 01 	lds	r24, 0x015C	; 0x80015c <__TEXT_REGION_LENGTH__+0x70015c>
    1230:	84 39       	cpi	r24, 0x94	; 148
    1232:	09 f0       	breq	.+2      	; 0x1236 <tal_init+0xa0>
    1234:	48 c0       	rjmp	.+144    	; 0x12c6 <tal_init+0x130>
    1236:	35 c0       	rjmp	.+106    	; 0x12a2 <tal_init+0x10c>
		 * in function tal_generate_rand_seed().
		 */
		uint8_t *ptr_pib = (uint8_t *)&tal_pib.IeeeAddress;

		for (uint8_t i = 0; i < 8; i++) {
			*ptr_pib++ = (uint8_t)rand();
    1238:	0e 94 54 14 	call	0x28a8	; 0x28a8 <rand>
    123c:	f8 01       	movw	r30, r16
    123e:	81 93       	st	Z+, r24
    1240:	8f 01       	movw	r16, r30
		 * generated
		 * in function tal_generate_rand_seed().
		 */
		uint8_t *ptr_pib = (uint8_t *)&tal_pib.IeeeAddress;

		for (uint8_t i = 0; i < 8; i++) {
    1242:	ec 15       	cp	r30, r12
    1244:	fd 05       	cpc	r31, r13
    1246:	c1 f7       	brne	.-16     	; 0x1238 <tal_init+0xa2>
	/*
	 * This while loop is on purpose, since just in the
	 * rare case that such an address is randomly
	 * generated again, we must repeat this.
	 */
	while ((tal_pib.IeeeAddress == 0x0000000000000000) ||
    1248:	f7 01       	movw	r30, r14
    124a:	20 81       	ld	r18, Z
    124c:	31 81       	ldd	r19, Z+1	; 0x01
    124e:	42 81       	ldd	r20, Z+2	; 0x02
    1250:	53 81       	ldd	r21, Z+3	; 0x03
    1252:	64 81       	ldd	r22, Z+4	; 0x04
    1254:	75 81       	ldd	r23, Z+5	; 0x05
    1256:	86 81       	ldd	r24, Z+6	; 0x06
    1258:	97 81       	ldd	r25, Z+7	; 0x07
    125a:	af ef       	ldi	r26, 0xFF	; 255
    125c:	0e 94 f5 13 	call	0x27ea	; 0x27ea <__adddi3_s8>
    1260:	ad ef       	ldi	r26, 0xFD	; 253
    1262:	0e 94 01 14 	call	0x2802	; 0x2802 <__cmpdi2_s8>
    1266:	21 f0       	breq	.+8      	; 0x1270 <tal_init+0xda>
    1268:	18 f0       	brcs	.+6      	; 0x1270 <tal_init+0xda>
    126a:	08 e5       	ldi	r16, 0x58	; 88
    126c:	15 e0       	ldi	r17, 0x05	; 5

	/*
	 * Configure interrupt handling.
	 * Install handlers for the transceiver interrupts.
	 */
	pal_trx_irq_init_rx_end((FUNC_PTR)trx_rx_end_handler_cb);
    126e:	e4 cf       	rjmp	.-56     	; 0x1238 <tal_init+0xa2>
    1270:	87 e9       	ldi	r24, 0x97	; 151
    1272:	9a e0       	ldi	r25, 0x0A	; 10
	pal_trx_irq_init_tx_end((FUNC_PTR)trx_tx_end_handler_cb);
    1274:	38 d0       	rcall	.+112    	; 0x12e6 <pal_trx_irq_init_rx_end>
    1276:	88 ea       	ldi	r24, 0xA8	; 168
    1278:	9a e0       	ldi	r25, 0x0A	; 10
	pal_trx_irq_init_awake((FUNC_PTR)trx_awake_handler_cb);
    127a:	30 d0       	rcall	.+96     	; 0x12dc <pal_trx_irq_init_tx_end>
    127c:	89 eb       	ldi	r24, 0xB9	; 185
    127e:	9a e0       	ldi	r25, 0x0A	; 10
    1280:	37 d0       	rcall	.+110    	; 0x12f0 <pal_trx_irq_init_awake>
	pal_trx_irq_init_tstamp((FUNC_PTR)trx_irq_timestamp_handler_cb);
#endif /* (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP) */

	/* Initialize the buffer management module and get a buffer to store
	 * reveived frames. */
	bmm_buffer_init();
    1282:	32 dc       	rcall	.-1948   	; 0xae8 <bmm_buffer_init>
	tal_rx_buffer = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    1284:	8b e8       	ldi	r24, 0x8B	; 139
    1286:	54 dc       	rcall	.-1880   	; 0xb30 <bmm_buffer_alloc>
    1288:	90 93 5a 04 	sts	0x045A, r25	; 0x80045a <tal_rx_buffer+0x1>
    128c:	80 93 59 04 	sts	0x0459, r24	; 0x800459 <tal_rx_buffer>
	/* Init incoming frame queue */
#ifdef ENABLE_QUEUE_CAPACITY
	qmm_queue_init(&tal_incoming_frame_queue,
			TAL_INCOMING_FRAME_QUEUE_CAPACITY);
#else
	qmm_queue_init(&tal_incoming_frame_queue);
    1290:	81 e5       	ldi	r24, 0x51	; 81
    1292:	95 e0       	ldi	r25, 0x05	; 5
    1294:	de dc       	rcall	.-1604   	; 0xc52 <qmm_queue_init>
    1296:	cb d5       	rcall	.+2966   	; 0x1e2e <tfa_init>
#endif  /* ENABLE_QUEUE_CAPACITY */

#ifdef ENABLE_TFA
	tfa_init();
    1298:	17 c0       	rjmp	.+46     	; 0x12c8 <tal_init+0x132>
    129a:	c5 e8       	ldi	r28, 0x85	; 133
#endif

	return MAC_SUCCESS;
    129c:	15 c0       	rjmp	.+42     	; 0x12c8 <tal_init+0x132>
	DRTRAM2 = _BV(ENDRT);
	DRTRAM3 = _BV(ENDRT);

	/* Init the PAL and by this means also the transceiver interface */
	if (pal_init() != MAC_SUCCESS) {
		return FAILURE;
    129e:	c5 e8       	ldi	r28, 0x85	; 133
    12a0:	13 c0       	rjmp	.+38     	; 0x12c8 <tal_init+0x132>
	 * Do the reset stuff.
	 * Set the default PIBs.
	 * Generate random seed.
	 */
	if (internal_tal_reset(true) != MAC_SUCCESS) {
		return FAILURE;
    12a2:	81 e0       	ldi	r24, 0x01	; 1
    12a4:	07 df       	rcall	.-498    	; 0x10b4 <internal_tal_reset>
	/*
	 * Do the reset stuff.
	 * Set the default PIBs.
	 * Generate random seed.
	 */
	if (internal_tal_reset(true) != MAC_SUCCESS) {
    12a6:	c8 2f       	mov	r28, r24
    12a8:	81 11       	cpse	r24, r1
    12aa:	f9 cf       	rjmp	.-14     	; 0x129e <tal_init+0x108>
    12ac:	0f 2e       	mov	r0, r31
    12ae:	f8 e5       	ldi	r31, 0x58	; 88
    12b0:	ef 2e       	mov	r14, r31
	/*
	 * This while loop is on purpose, since just in the
	 * rare case that such an address is randomly
	 * generated again, we must repeat this.
	 */
	while ((tal_pib.IeeeAddress == 0x0000000000000000) ||
    12b2:	f5 e0       	ldi	r31, 0x05	; 5
    12b4:	ff 2e       	mov	r15, r31
    12b6:	f0 2d       	mov	r31, r0
    12b8:	0f 2e       	mov	r0, r31
    12ba:	f0 e6       	ldi	r31, 0x60	; 96
    12bc:	cf 2e       	mov	r12, r31
    12be:	f5 e0       	ldi	r31, 0x05	; 5
    12c0:	df 2e       	mov	r13, r31
    12c2:	f0 2d       	mov	r31, r0
    12c4:	c1 cf       	rjmp	.-126    	; 0x1248 <tal_init+0xb2>
    12c6:	c5 e8       	ldi	r28, 0x85	; 133
    12c8:	8c 2f       	mov	r24, r28
    12ca:	df 91       	pop	r29
	if (pal_init() != MAC_SUCCESS) {
		return FAILURE;
	}

	if (trx_init() != MAC_SUCCESS) {
		return FAILURE;
    12cc:	cf 91       	pop	r28
#ifdef ENABLE_TFA
	tfa_init();
#endif

	return MAC_SUCCESS;
} /* tal_init() */
    12ce:	1f 91       	pop	r17
    12d0:	0f 91       	pop	r16
    12d2:	ff 90       	pop	r15
    12d4:	ef 90       	pop	r14
    12d6:	df 90       	pop	r13
    12d8:	cf 90       	pop	r12
    12da:	08 95       	ret

000012dc <pal_trx_irq_init_tx_end>:
    12dc:	90 93 62 04 	sts	0x0462, r25	; 0x800462 <irq_hdl_trx_tx_end+0x1>
    12e0:	80 93 61 04 	sts	0x0461, r24	; 0x800461 <irq_hdl_trx_tx_end>
 *
 * \param trx_irq_cb Callback function for the transceiver CCA ED END interrupt
 */
void pal_trx_irq_init_cca_ed(FUNC_PTR trx_irq_cb)
{
	irq_hdl_trx_cca_ed = (irq_handler_t)trx_irq_cb;
    12e4:	08 95       	ret

000012e6 <pal_trx_irq_init_rx_end>:
    12e6:	90 93 60 04 	sts	0x0460, r25	; 0x800460 <irq_hdl_trx_rx_end+0x1>
    12ea:	80 93 5f 04 	sts	0x045F, r24	; 0x80045f <irq_hdl_trx_rx_end>
    12ee:	08 95       	ret

000012f0 <pal_trx_irq_init_awake>:
 *
 * \param trx_irq_cb Callback function for the transceiver AWAKE interrupt
 */
void pal_trx_irq_init_awake(FUNC_PTR trx_irq_cb)
{
	irq_hdl_trx_awake = (irq_handler_t)trx_irq_cb;
    12f0:	90 93 5c 04 	sts	0x045C, r25	; 0x80045c <irq_hdl_trx_awake+0x1>
    12f4:	80 93 5b 04 	sts	0x045B, r24	; 0x80045b <irq_hdl_trx_awake>
    12f8:	08 95       	ret

000012fa <__vector_63>:

/**
 * \brief ISR for transceiver's transmit end interrupt
 */
ISR(TRX24_TX_END_vect)
{
    12fa:	1f 92       	push	r1
    12fc:	0f 92       	push	r0
    12fe:	0f b6       	in	r0, 0x3f	; 63
    1300:	0f 92       	push	r0
    1302:	11 24       	eor	r1, r1
    1304:	0b b6       	in	r0, 0x3b	; 59
    1306:	0f 92       	push	r0
    1308:	2f 93       	push	r18
    130a:	3f 93       	push	r19
    130c:	4f 93       	push	r20
    130e:	5f 93       	push	r21
    1310:	6f 93       	push	r22
    1312:	7f 93       	push	r23
    1314:	8f 93       	push	r24
    1316:	9f 93       	push	r25
    1318:	af 93       	push	r26
    131a:	bf 93       	push	r27
    131c:	ef 93       	push	r30
    131e:	ff 93       	push	r31
	irq_hdl_trx_tx_end();
    1320:	e0 91 61 04 	lds	r30, 0x0461	; 0x800461 <irq_hdl_trx_tx_end>
    1324:	f0 91 62 04 	lds	r31, 0x0462	; 0x800462 <irq_hdl_trx_tx_end+0x1>
    1328:	19 95       	eicall
}
    132a:	ff 91       	pop	r31
    132c:	ef 91       	pop	r30
    132e:	bf 91       	pop	r27
    1330:	af 91       	pop	r26
    1332:	9f 91       	pop	r25
    1334:	8f 91       	pop	r24
    1336:	7f 91       	pop	r23
    1338:	6f 91       	pop	r22
    133a:	5f 91       	pop	r21
    133c:	4f 91       	pop	r20
    133e:	3f 91       	pop	r19
    1340:	2f 91       	pop	r18
    1342:	0f 90       	pop	r0
    1344:	0b be       	out	0x3b, r0	; 59
    1346:	0f 90       	pop	r0
    1348:	0f be       	out	0x3f, r0	; 63
    134a:	0f 90       	pop	r0
    134c:	1f 90       	pop	r1
    134e:	18 95       	reti

00001350 <__vector_60>:

/**
 * \brief ISR for transceiver's receive end interrupt
 */
ISR(TRX24_RX_END_vect)
{
    1350:	1f 92       	push	r1
    1352:	0f 92       	push	r0
    1354:	0f b6       	in	r0, 0x3f	; 63
    1356:	0f 92       	push	r0
    1358:	11 24       	eor	r1, r1
    135a:	0b b6       	in	r0, 0x3b	; 59
    135c:	0f 92       	push	r0
    135e:	2f 93       	push	r18
    1360:	3f 93       	push	r19
    1362:	4f 93       	push	r20
    1364:	5f 93       	push	r21
    1366:	6f 93       	push	r22
    1368:	7f 93       	push	r23
    136a:	8f 93       	push	r24
    136c:	9f 93       	push	r25
    136e:	af 93       	push	r26
    1370:	bf 93       	push	r27
    1372:	ef 93       	push	r30
    1374:	ff 93       	push	r31
	irq_hdl_trx_rx_end();
    1376:	e0 91 5f 04 	lds	r30, 0x045F	; 0x80045f <irq_hdl_trx_rx_end>
    137a:	f0 91 60 04 	lds	r31, 0x0460	; 0x800460 <irq_hdl_trx_rx_end+0x1>
    137e:	19 95       	eicall
}
    1380:	ff 91       	pop	r31
    1382:	ef 91       	pop	r30
    1384:	bf 91       	pop	r27
    1386:	af 91       	pop	r26
    1388:	9f 91       	pop	r25
    138a:	8f 91       	pop	r24
    138c:	7f 91       	pop	r23
    138e:	6f 91       	pop	r22
    1390:	5f 91       	pop	r21
    1392:	4f 91       	pop	r20
    1394:	3f 91       	pop	r19
    1396:	2f 91       	pop	r18
    1398:	0f 90       	pop	r0
    139a:	0b be       	out	0x3b, r0	; 59
    139c:	0f 90       	pop	r0
    139e:	0f be       	out	0x3f, r0	; 63
    13a0:	0f 90       	pop	r0
    13a2:	1f 90       	pop	r1
    13a4:	18 95       	reti

000013a6 <__vector_61>:

/**
 * \brief ISR for transceiver's CCA/ED measurement done interrupt
 */
ISR(TRX24_CCA_ED_DONE_vect)
{
    13a6:	1f 92       	push	r1
    13a8:	0f 92       	push	r0
    13aa:	0f b6       	in	r0, 0x3f	; 63
    13ac:	0f 92       	push	r0
    13ae:	11 24       	eor	r1, r1
    13b0:	0b b6       	in	r0, 0x3b	; 59
    13b2:	0f 92       	push	r0
    13b4:	2f 93       	push	r18
    13b6:	3f 93       	push	r19
    13b8:	4f 93       	push	r20
    13ba:	5f 93       	push	r21
    13bc:	6f 93       	push	r22
    13be:	7f 93       	push	r23
    13c0:	8f 93       	push	r24
    13c2:	9f 93       	push	r25
    13c4:	af 93       	push	r26
    13c6:	bf 93       	push	r27
    13c8:	ef 93       	push	r30
    13ca:	ff 93       	push	r31
	irq_hdl_trx_cca_ed();
    13cc:	e0 91 5d 04 	lds	r30, 0x045D	; 0x80045d <irq_hdl_trx_cca_ed>
    13d0:	f0 91 5e 04 	lds	r31, 0x045E	; 0x80045e <irq_hdl_trx_cca_ed+0x1>
    13d4:	19 95       	eicall
}
    13d6:	ff 91       	pop	r31
    13d8:	ef 91       	pop	r30
    13da:	bf 91       	pop	r27
    13dc:	af 91       	pop	r26
    13de:	9f 91       	pop	r25
    13e0:	8f 91       	pop	r24
    13e2:	7f 91       	pop	r23
    13e4:	6f 91       	pop	r22
    13e6:	5f 91       	pop	r21
    13e8:	4f 91       	pop	r20
    13ea:	3f 91       	pop	r19
    13ec:	2f 91       	pop	r18
    13ee:	0f 90       	pop	r0
    13f0:	0b be       	out	0x3b, r0	; 59
    13f2:	0f 90       	pop	r0
    13f4:	0f be       	out	0x3f, r0	; 63
    13f6:	0f 90       	pop	r0
    13f8:	1f 90       	pop	r1
    13fa:	18 95       	reti

000013fc <__vector_64>:

/**
 * \brief ISR for transceiver's Awake interrupt
 */
ISR(TRX24_AWAKE_vect)
{
    13fc:	1f 92       	push	r1
    13fe:	0f 92       	push	r0
    1400:	0f b6       	in	r0, 0x3f	; 63
    1402:	0f 92       	push	r0
    1404:	11 24       	eor	r1, r1
    1406:	0b b6       	in	r0, 0x3b	; 59
    1408:	0f 92       	push	r0
    140a:	2f 93       	push	r18
    140c:	3f 93       	push	r19
    140e:	4f 93       	push	r20
    1410:	5f 93       	push	r21
    1412:	6f 93       	push	r22
    1414:	7f 93       	push	r23
    1416:	8f 93       	push	r24
    1418:	9f 93       	push	r25
    141a:	af 93       	push	r26
    141c:	bf 93       	push	r27
    141e:	ef 93       	push	r30
    1420:	ff 93       	push	r31
	irq_hdl_trx_awake();
    1422:	e0 91 5b 04 	lds	r30, 0x045B	; 0x80045b <irq_hdl_trx_awake>
    1426:	f0 91 5c 04 	lds	r31, 0x045C	; 0x80045c <irq_hdl_trx_awake+0x1>
    142a:	19 95       	eicall
}
    142c:	ff 91       	pop	r31
    142e:	ef 91       	pop	r30
    1430:	bf 91       	pop	r27
    1432:	af 91       	pop	r26
    1434:	9f 91       	pop	r25
    1436:	8f 91       	pop	r24
    1438:	7f 91       	pop	r23
    143a:	6f 91       	pop	r22
    143c:	5f 91       	pop	r21
    143e:	4f 91       	pop	r20
    1440:	3f 91       	pop	r19
    1442:	2f 91       	pop	r18
    1444:	0f 90       	pop	r0
    1446:	0b be       	out	0x3b, r0	; 59
    1448:	0f 90       	pop	r0
    144a:	0f be       	out	0x3f, r0	; 63
    144c:	0f 90       	pop	r0
    144e:	1f 90       	pop	r1
    1450:	18 95       	reti

00001452 <__vector_59>:
 *
 * By the time the SFD is detected, the hardware timestamps the
 * current frame in the SCTSR register.
 */
ISR(TRX24_RX_START_vect)
{
    1452:	1f 92       	push	r1
    1454:	0f 92       	push	r0
    1456:	0f b6       	in	r0, 0x3f	; 63
    1458:	0f 92       	push	r0
    145a:	11 24       	eor	r1, r1
#if (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP)
	irq_hdl_trx_tstamp();
#endif  /* #if (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP) */
}
    145c:	0f 90       	pop	r0
    145e:	0f be       	out	0x3f, r0	; 63
    1460:	0f 90       	pop	r0
    1462:	1f 90       	pop	r1
    1464:	18 95       	reti

00001466 <__vector_57>:

/**
 * \brief ISR for transceiver's PLL lock interrupt
 */
ISR(TRX24_PLL_LOCK_vect)
{
    1466:	1f 92       	push	r1
    1468:	0f 92       	push	r0
    146a:	0f b6       	in	r0, 0x3f	; 63
    146c:	0f 92       	push	r0
    146e:	11 24       	eor	r1, r1
#ifdef ENABLE_ALL_TRX_IRQS
	irq_hdl_trx_pll_lock();
#endif  /*  ENABLE_ALL_TRX_IRQS*/
}
    1470:	0f 90       	pop	r0
    1472:	0f be       	out	0x3f, r0	; 63
    1474:	0f 90       	pop	r0
    1476:	1f 90       	pop	r1
    1478:	18 95       	reti

0000147a <__vector_58>:

/**
 * \brief ISR for transceiver's PLL unlock interrupt
 */
ISR(TRX24_PLL_UNLOCK_vect)
{
    147a:	1f 92       	push	r1
    147c:	0f 92       	push	r0
    147e:	0f b6       	in	r0, 0x3f	; 63
    1480:	0f 92       	push	r0
    1482:	11 24       	eor	r1, r1
#ifdef ENABLE_ALL_TRX_IRQS
	irq_hdl_trx_pll_unlock();
#endif  /*  ENABLE_ALL_TRX_IRQS*/
}
    1484:	0f 90       	pop	r0
    1486:	0f be       	out	0x3f, r0	; 63
    1488:	0f 90       	pop	r0
    148a:	1f 90       	pop	r1
    148c:	18 95       	reti

0000148e <__vector_62>:

/**
 * \brief ISR for transceiver's address match interrupt
 */
ISR(TRX24_XAH_AMI_vect)
{
    148e:	1f 92       	push	r1
    1490:	0f 92       	push	r0
    1492:	0f b6       	in	r0, 0x3f	; 63
    1494:	0f 92       	push	r0
    1496:	11 24       	eor	r1, r1
#ifdef ENABLE_ALL_TRX_IRQS
	irq_hdl_trx_ami();
#endif  /*  ENABLE_ALL_TRX_IRQS*/
}
    1498:	0f 90       	pop	r0
    149a:	0f be       	out	0x3f, r0	; 63
    149c:	0f 90       	pop	r0
    149e:	1f 90       	pop	r1
    14a0:	18 95       	reti

000014a2 <__vector_71>:

/**
 * \brief ISR for transceiver's battery low interrupt
 */
ISR(BAT_LOW_vect)
{
    14a2:	1f 92       	push	r1
    14a4:	0f 92       	push	r0
    14a6:	0f b6       	in	r0, 0x3f	; 63
    14a8:	0f 92       	push	r0
    14aa:	11 24       	eor	r1, r1
#ifdef ENABLE_ALL_TRX_IRQS
	irq_hdl_trx_batmon();
#endif  /*  ENABLE_ALL_TRX_IRQS*/
}
    14ac:	0f 90       	pop	r0
    14ae:	0f be       	out	0x3f, r0	; 63
    14b0:	0f 90       	pop	r0
    14b2:	1f 90       	pop	r1
    14b4:	18 95       	reti

000014b6 <__vector_70>:

/**
 * \brief ISR for transceiver's AES interrupt
 */
ISR(AES_READY_vect)
{
    14b6:	1f 92       	push	r1
    14b8:	0f 92       	push	r0
    14ba:	0f b6       	in	r0, 0x3f	; 63
    14bc:	0f 92       	push	r0
    14be:	11 24       	eor	r1, r1
#ifdef ENABLE_ALL_TRX_IRQS
	irq_hdl_trx_aes_ready();
#endif  /*  ENABLE_ALL_TRX_IRQS*/
}
    14c0:	0f 90       	pop	r0
    14c2:	0f be       	out	0x3f, r0	; 63
    14c4:	0f 90       	pop	r0
    14c6:	1f 90       	pop	r1
    14c8:	18 95       	reti

000014ca <__vector_72>:

/**
 * \brief ISR for transceiver's TX_START interrupt
 */
ISR(TRX24_TX_START_vect)
{
    14ca:	1f 92       	push	r1
    14cc:	0f 92       	push	r0
    14ce:	0f b6       	in	r0, 0x3f	; 63
    14d0:	0f 92       	push	r0
    14d2:	11 24       	eor	r1, r1
	pal_tx_timestamp = PAL_US_PER_SYMBOLS * SC_READ32(SCCNT);
#endif
#ifdef ENABLE_ALL_TRX_IRQS
	irq_hdl_trx_tx_start();
#endif  /*  ENABLE_ALL_TRX_IRQS*/
}
    14d4:	0f 90       	pop	r0
    14d6:	0f be       	out	0x3f, r0	; 63
    14d8:	0f 90       	pop	r0
    14da:	1f 90       	pop	r1
    14dc:	18 95       	reti

000014de <__vector_73>:

/**
 * \brief ISR for transceiver's AMI0 interrupt
 */
ISR(TRX24_AMI0_vect)
{
    14de:	1f 92       	push	r1
    14e0:	0f 92       	push	r0
    14e2:	0f b6       	in	r0, 0x3f	; 63
    14e4:	0f 92       	push	r0
    14e6:	11 24       	eor	r1, r1
#ifdef ENABLE_ALL_TRX_IRQS
	irq_hdl_trx_ami0();
#endif  /*  ENABLE_ALL_TRX_IRQS*/
}
    14e8:	0f 90       	pop	r0
    14ea:	0f be       	out	0x3f, r0	; 63
    14ec:	0f 90       	pop	r0
    14ee:	1f 90       	pop	r1
    14f0:	18 95       	reti

000014f2 <__vector_74>:

/**
 * \brief ISR for transceiver's AMI1 interrupt
 */
ISR(TRX24_AMI1_vect)
{
    14f2:	1f 92       	push	r1
    14f4:	0f 92       	push	r0
    14f6:	0f b6       	in	r0, 0x3f	; 63
    14f8:	0f 92       	push	r0
    14fa:	11 24       	eor	r1, r1
#ifdef ENABLE_ALL_TRX_IRQS
	irq_hdl_trx_ami1();
#endif  /*  ENABLE_ALL_TRX_IRQS*/
}
    14fc:	0f 90       	pop	r0
    14fe:	0f be       	out	0x3f, r0	; 63
    1500:	0f 90       	pop	r0
    1502:	1f 90       	pop	r1
    1504:	18 95       	reti

00001506 <__vector_75>:

/**
 * \brief ISR for transceiver's AMI2 interrupt
 */
ISR(TRX24_AMI2_vect)
{
    1506:	1f 92       	push	r1
    1508:	0f 92       	push	r0
    150a:	0f b6       	in	r0, 0x3f	; 63
    150c:	0f 92       	push	r0
    150e:	11 24       	eor	r1, r1
#ifdef ENABLE_ALL_TRX_IRQS
	irq_hdl_trx_ami2();
#endif  /*  ENABLE_ALL_TRX_IRQS*/
}
    1510:	0f 90       	pop	r0
    1512:	0f be       	out	0x3f, r0	; 63
    1514:	0f 90       	pop	r0
    1516:	1f 90       	pop	r1
    1518:	18 95       	reti

0000151a <__vector_76>:

/**
 * \brief ISR for transceiver's AMI3 interrupt
 */
ISR(TRX24_AMI3_vect)
{
    151a:	1f 92       	push	r1
    151c:	0f 92       	push	r0
    151e:	0f b6       	in	r0, 0x3f	; 63
    1520:	0f 92       	push	r0
    1522:	11 24       	eor	r1, r1
#ifdef ENABLE_ALL_TRX_IRQS
	irq_hdl_trx_ami3();
#endif  /*  ENABLE_ALL_TRX_IRQS*/
}
    1524:	0f 90       	pop	r0
    1526:	0f be       	out	0x3f, r0	; 63
    1528:	0f 90       	pop	r0
    152a:	1f 90       	pop	r1
    152c:	18 95       	reti

0000152e <trx_rx_end_handler_cb>:
 * \brief Transceiver interrupt handler
 *
 * This function handles the transceiver generated interrupts for RX end.
 */
void trx_rx_end_handler_cb(void)
{
    152e:	1f 93       	push	r17
    1530:	cf 93       	push	r28
    1532:	df 93       	push	r29
    1534:	1f 92       	push	r1
    1536:	cd b7       	in	r28, 0x3d	; 61
    1538:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    153a:	8f b7       	in	r24, 0x3f	; 63
    153c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    153e:	f8 94       	cli
	return flags;
    1540:	19 81       	ldd	r17, Y+1	; 0x01
	ENTER_CRITICAL_REGION();

	/* Handle rx interrupt. */
	handle_received_frame_irq(); /* see tal_rx.c */
    1542:	19 d2       	rcall	.+1074   	; 0x1976 <handle_received_frame_irq>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1544:	1f bf       	out	0x3f, r17	; 63

	LEAVE_CRITICAL_REGION();
} /* trx_rx_end_handler_cb() */
    1546:	0f 90       	pop	r0
    1548:	df 91       	pop	r29
    154a:	cf 91       	pop	r28
    154c:	1f 91       	pop	r17
    154e:	08 95       	ret

00001550 <trx_tx_end_handler_cb>:
 * \brief Transceiver interrupt handler
 *
 * This function handles the transceiver generated interrupts for TX end.
 */
void trx_tx_end_handler_cb(void)
{
    1550:	1f 93       	push	r17
    1552:	cf 93       	push	r28
    1554:	df 93       	push	r29
    1556:	1f 92       	push	r1
    1558:	cd b7       	in	r28, 0x3d	; 61
    155a:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    155c:	8f b7       	in	r24, 0x3f	; 63
    155e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1560:	f8 94       	cli
	return flags;
    1562:	19 81       	ldd	r17, Y+1	; 0x01
	ENTER_CRITICAL_REGION();

	/* Get the result and push it to the queue. */
	handle_tx_end_irq();        /* see tal_tx.c */
    1564:	a6 d3       	rcall	.+1868   	; 0x1cb2 <handle_tx_end_irq>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1566:	1f bf       	out	0x3f, r17	; 63

	LEAVE_CRITICAL_REGION();
} /* trx_tx_end_handler_cb() */
    1568:	0f 90       	pop	r0
    156a:	df 91       	pop	r29
    156c:	cf 91       	pop	r28
    156e:	1f 91       	pop	r17
    1570:	08 95       	ret

00001572 <trx_awake_handler_cb>:
 * This function handles the transceiver awake end interrupt.
 */
void trx_awake_handler_cb(void)
{
	/* Set the wake-up flag. */
	tal_awake_end_flag = true;
    1572:	81 e0       	ldi	r24, 0x01	; 1
    1574:	80 93 7b 05 	sts	0x057B, r24	; 0x80057b <tal_awake_end_flag>
    1578:	08 95       	ret

0000157a <limit_tx_pwr>:
		/* Invalid attribute id */
		return MAC_UNSUPPORTED_ATTRIBUTE;
	}

	return MAC_SUCCESS;
} /* tal_pib_get() */
    157a:	85 fd       	sbrc	r24, 5
    157c:	03 c0       	rjmp	.+6      	; 0x1584 <limit_tx_pwr+0xa>
    157e:	98 2f       	mov	r25, r24
    1580:	9f 73       	andi	r25, 0x3F	; 63
    1582:	04 c0       	rjmp	.+8      	; 0x158c <limit_tx_pwr+0x12>
    1584:	98 2f       	mov	r25, r24
    1586:	91 95       	neg	r25
    1588:	9f 71       	andi	r25, 0x1F	; 31
    158a:	91 95       	neg	r25
    158c:	e2 e6       	ldi	r30, 0x62	; 98
    158e:	f1 e0       	ldi	r31, 0x01	; 1
    1590:	24 91       	lpm	r18, Z
    1592:	29 17       	cp	r18, r25
    1594:	54 f4       	brge	.+20     	; 0x15aa <limit_tx_pwr+0x30>
    1596:	84 91       	lpm	r24, Z
    1598:	80 3e       	cpi	r24, 0xE0	; 224
    159a:	b4 f0       	brlt	.+44     	; 0x15c8 <limit_tx_pwr+0x4e>
    159c:	80 32       	cpi	r24, 0x20	; 32
    159e:	b4 f4       	brge	.+44     	; 0x15cc <limit_tx_pwr+0x52>
    15a0:	88 23       	and	r24, r24
    15a2:	cc f4       	brge	.+50     	; 0x15d6 <limit_tx_pwr+0x5c>
    15a4:	8f 71       	andi	r24, 0x1F	; 31
    15a6:	80 62       	ori	r24, 0x20	; 32
    15a8:	16 c0       	rjmp	.+44     	; 0x15d6 <limit_tx_pwr+0x5c>
    15aa:	e1 e7       	ldi	r30, 0x71	; 113
    15ac:	f1 e0       	ldi	r31, 0x01	; 1
    15ae:	24 91       	lpm	r18, Z
    15b0:	92 17       	cp	r25, r18
    15b2:	8c f4       	brge	.+34     	; 0x15d6 <limit_tx_pwr+0x5c>
    15b4:	84 91       	lpm	r24, Z
    15b6:	80 3e       	cpi	r24, 0xE0	; 224
    15b8:	5c f0       	brlt	.+22     	; 0x15d0 <limit_tx_pwr+0x56>
    15ba:	80 32       	cpi	r24, 0x20	; 32
    15bc:	5c f4       	brge	.+22     	; 0x15d4 <limit_tx_pwr+0x5a>
    15be:	88 23       	and	r24, r24
    15c0:	54 f4       	brge	.+20     	; 0x15d6 <limit_tx_pwr+0x5c>
    15c2:	8f 71       	andi	r24, 0x1F	; 31
    15c4:	80 62       	ori	r24, 0x20	; 32
    15c6:	07 c0       	rjmp	.+14     	; 0x15d6 <limit_tx_pwr+0x5c>
    15c8:	80 e2       	ldi	r24, 0x20	; 32
    15ca:	05 c0       	rjmp	.+10     	; 0x15d6 <limit_tx_pwr+0x5c>
    15cc:	8f e1       	ldi	r24, 0x1F	; 31
    15ce:	03 c0       	rjmp	.+6      	; 0x15d6 <limit_tx_pwr+0x5c>
    15d0:	80 e2       	ldi	r24, 0x20	; 32
    15d2:	01 c0       	rjmp	.+2      	; 0x15d6 <limit_tx_pwr+0x5c>
    15d4:	8f e1       	ldi	r24, 0x1F	; 31
    15d6:	80 68       	ori	r24, 0x80	; 128
    15d8:	08 95       	ret

000015da <init_tal_pib>:
    15da:	cf 93       	push	r28
    15dc:	df 93       	push	r29
    15de:	c8 e5       	ldi	r28, 0x58	; 88
    15e0:	d5 e0       	ldi	r29, 0x05	; 5
    15e2:	84 e0       	ldi	r24, 0x04	; 4
    15e4:	8c 8b       	std	Y+20, r24	; 0x14
    15e6:	83 e0       	ldi	r24, 0x03	; 3
    15e8:	8d 8b       	std	Y+21, r24	; 0x15
    15ea:	2f ef       	ldi	r18, 0xFF	; 255
    15ec:	3f ef       	ldi	r19, 0xFF	; 255
    15ee:	3f 87       	std	Y+15, r19	; 0x0f
    15f0:	2e 87       	std	Y+14, r18	; 0x0e
    15f2:	3d 87       	std	Y+13, r19	; 0x0d
    15f4:	2c 87       	std	Y+12, r18	; 0x0c
    15f6:	9b e0       	ldi	r25, 0x0B	; 11
    15f8:	9b 8b       	std	Y+19, r25	; 0x13
    15fa:	18 8e       	std	Y+24, r1	; 0x18
    15fc:	40 e0       	ldi	r20, 0x00	; 0
    15fe:	58 ef       	ldi	r21, 0xF8	; 248
    1600:	6f ef       	ldi	r22, 0xFF	; 255
    1602:	77 e0       	ldi	r23, 0x07	; 7
    1604:	48 87       	std	Y+8, r20	; 0x08
    1606:	59 87       	std	Y+9, r21	; 0x09
    1608:	6a 87       	std	Y+10, r22	; 0x0a
    160a:	7b 87       	std	Y+11, r23	; 0x0b
    160c:	2a e0       	ldi	r18, 0x0A	; 10
    160e:	31 e0       	ldi	r19, 0x01	; 1
    1610:	39 8b       	std	Y+17, r19	; 0x11
    1612:	28 8b       	std	Y+16, r18	; 0x10
    1614:	9a e0       	ldi	r25, 0x0A	; 10
    1616:	99 8f       	std	Y+25, r25	; 0x19
    1618:	92 e0       	ldi	r25, 0x02	; 2
    161a:	9a 8f       	std	Y+26, r25	; 0x1a
    161c:	95 e0       	ldi	r25, 0x05	; 5
    161e:	9b 8f       	std	Y+27, r25	; 0x1b
    1620:	8c 8f       	std	Y+28, r24	; 0x1c
    1622:	84 e8       	ldi	r24, 0x84	; 132
    1624:	aa df       	rcall	.-172    	; 0x157a <limit_tx_pwr>
    1626:	8f 8b       	std	Y+23, r24	; 0x17
    1628:	81 e0       	ldi	r24, 0x01	; 1
    162a:	8a 8b       	std	Y+18, r24	; 0x12
    162c:	1e 8a       	std	Y+22, r1	; 0x16
    162e:	df 91       	pop	r29
    1630:	cf 91       	pop	r28
    1632:	08 95       	ret

00001634 <convert_phyTransmitPower_to_reg_value>:
{
	int8_t dbm_value;
	uint8_t i;
	int8_t trx_tx_level;

	dbm_value = CONV_phyTransmitPower_TO_DBM(phyTransmitPower_value);
    1634:	85 fd       	sbrc	r24, 5
    1636:	02 c0       	rjmp	.+4      	; 0x163c <convert_phyTransmitPower_to_reg_value+0x8>
    1638:	8f 73       	andi	r24, 0x3F	; 63
    163a:	03 c0       	rjmp	.+6      	; 0x1642 <convert_phyTransmitPower_to_reg_value+0xe>
    163c:	81 95       	neg	r24
    163e:	8f 71       	andi	r24, 0x1F	; 31
    1640:	81 95       	neg	r24

	/* Compare to the register value to identify the value that matches. */
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
		trx_tx_level = (int8_t)PGM_READ_BYTE(&tx_pwr_table[i]);
    1642:	e2 e6       	ldi	r30, 0x62	; 98
    1644:	f1 e0       	ldi	r31, 0x01	; 1
    1646:	94 91       	lpm	r25, Z
		if (trx_tx_level <= dbm_value) {
    1648:	89 17       	cp	r24, r25
    164a:	3c f4       	brge	.+14     	; 0x165a <convert_phyTransmitPower_to_reg_value+0x26>
    164c:	e3 e6       	ldi	r30, 0x63	; 99
    164e:	f1 e0       	ldi	r31, 0x01	; 1
	int8_t trx_tx_level;

	dbm_value = CONV_phyTransmitPower_TO_DBM(phyTransmitPower_value);

	/* Compare to the register value to identify the value that matches. */
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
    1650:	21 e0       	ldi	r18, 0x01	; 1
		trx_tx_level = (int8_t)PGM_READ_BYTE(&tx_pwr_table[i]);
    1652:	94 91       	lpm	r25, Z
		if (trx_tx_level <= dbm_value) {
    1654:	89 17       	cp	r24, r25
    1656:	3c f0       	brlt	.+14     	; 0x1666 <convert_phyTransmitPower_to_reg_value+0x32>
    1658:	01 c0       	rjmp	.+2      	; 0x165c <convert_phyTransmitPower_to_reg_value+0x28>
	int8_t trx_tx_level;

	dbm_value = CONV_phyTransmitPower_TO_DBM(phyTransmitPower_value);

	/* Compare to the register value to identify the value that matches. */
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
    165a:	20 e0       	ldi	r18, 0x00	; 0
		trx_tx_level = (int8_t)PGM_READ_BYTE(&tx_pwr_table[i]);
		if (trx_tx_level <= dbm_value) {
			if (trx_tx_level < dbm_value) {
    165c:	98 17       	cp	r25, r24
    165e:	4c f4       	brge	.+18     	; 0x1672 <convert_phyTransmitPower_to_reg_value+0x3e>
				return (i - 1);
    1660:	8f ef       	ldi	r24, 0xFF	; 255
    1662:	82 0f       	add	r24, r18
    1664:	08 95       	ret
	int8_t trx_tx_level;

	dbm_value = CONV_phyTransmitPower_TO_DBM(phyTransmitPower_value);

	/* Compare to the register value to identify the value that matches. */
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
    1666:	2f 5f       	subi	r18, 0xFF	; 255
    1668:	31 96       	adiw	r30, 0x01	; 1
    166a:	20 31       	cpi	r18, 0x10	; 16
    166c:	91 f7       	brne	.-28     	; 0x1652 <convert_phyTransmitPower_to_reg_value+0x1e>
			return i;
		}
	}

	/* This code should never be reached. */
	return 0;
    166e:	80 e0       	ldi	r24, 0x00	; 0
    1670:	08 95       	ret
    1672:	82 2f       	mov	r24, r18
}
    1674:	08 95       	ret

00001676 <write_all_tal_pib_to_trx>:
 *
 * This function writes all shadow PIB variables to the transceiver.
 * It is assumed that the radio does not sleep.
 */
void write_all_tal_pib_to_trx(void)
{
    1676:	cf 93       	push	r28
    1678:	df 93       	push	r29
	uint8_t *ptr_to_reg;

	trx_reg_write(RG_PAN_ID_0, (uint8_t)tal_pib.PANId);
    167a:	e8 e5       	ldi	r30, 0x58	; 88
    167c:	f5 e0       	ldi	r31, 0x05	; 5
    167e:	86 85       	ldd	r24, Z+14	; 0x0e
    1680:	80 93 62 01 	sts	0x0162, r24	; 0x800162 <__TEXT_REGION_LENGTH__+0x700162>
	trx_reg_write(RG_PAN_ID_1, (uint8_t)(tal_pib.PANId >> 8));
    1684:	87 85       	ldd	r24, Z+15	; 0x0f
    1686:	80 93 63 01 	sts	0x0163, r24	; 0x800163 <__TEXT_REGION_LENGTH__+0x700163>
    168a:	e4 e6       	ldi	r30, 0x64	; 100
    168c:	f1 e0       	ldi	r31, 0x01	; 1

	ptr_to_reg = (uint8_t *)&tal_pib.IeeeAddress;
    168e:	a8 e5       	ldi	r26, 0x58	; 88
    1690:	b5 e0       	ldi	r27, 0x05	; 5
	for (uint8_t i = 0; i < 8; i++) {
		trx_reg_write((RG_IEEE_ADDR_0 + i), *ptr_to_reg);
    1692:	8d 91       	ld	r24, X+
    1694:	81 93       	st	Z+, r24

	trx_reg_write(RG_PAN_ID_0, (uint8_t)tal_pib.PANId);
	trx_reg_write(RG_PAN_ID_1, (uint8_t)(tal_pib.PANId >> 8));

	ptr_to_reg = (uint8_t *)&tal_pib.IeeeAddress;
	for (uint8_t i = 0; i < 8; i++) {
    1696:	ec 36       	cpi	r30, 0x6C	; 108
    1698:	31 e0       	ldi	r19, 0x01	; 1
    169a:	f3 07       	cpc	r31, r19
    169c:	d1 f7       	brne	.-12     	; 0x1692 <write_all_tal_pib_to_trx+0x1c>
		trx_reg_write((RG_IEEE_ADDR_0 + i), *ptr_to_reg);
		ptr_to_reg++;
	}

	trx_reg_write(RG_SHORT_ADDR_0, (uint8_t)tal_pib.ShortAddress);
    169e:	e8 e5       	ldi	r30, 0x58	; 88
    16a0:	f5 e0       	ldi	r31, 0x05	; 5
    16a2:	84 85       	ldd	r24, Z+12	; 0x0c
    16a4:	80 93 60 01 	sts	0x0160, r24	; 0x800160 <__TEXT_REGION_LENGTH__+0x700160>
	trx_reg_write(RG_SHORT_ADDR_1,
    16a8:	85 85       	ldd	r24, Z+13	; 0x0d
    16aa:	80 93 61 01 	sts	0x0161, r24	; 0x800161 <__TEXT_REGION_LENGTH__+0x700161>
			(uint8_t)(tal_pib.ShortAddress >> 8));

	/* configure TX_ARET; CSMA and CCA */
	trx_bit_write(SR_CCA_MODE, tal_pib.CCAMode);
    16ae:	48 e4       	ldi	r20, 0x48	; 72
    16b0:	51 e0       	ldi	r21, 0x01	; 1
    16b2:	da 01       	movw	r26, r20
    16b4:	8c 91       	ld	r24, X
    16b6:	22 89       	ldd	r18, Z+18	; 0x12
    16b8:	b0 e2       	ldi	r27, 0x20	; 32
    16ba:	2b 9f       	mul	r18, r27
    16bc:	90 01       	movw	r18, r0
    16be:	11 24       	eor	r1, r1
    16c0:	20 76       	andi	r18, 0x60	; 96
    16c2:	8f 79       	andi	r24, 0x9F	; 159
    16c4:	82 2b       	or	r24, r18
    16c6:	da 01       	movw	r26, r20
    16c8:	8c 93       	st	X, r24
	trx_bit_write(SR_MIN_BE, tal_pib.MinBE);
    16ca:	cf e6       	ldi	r28, 0x6F	; 111
    16cc:	d1 e0       	ldi	r29, 0x01	; 1
    16ce:	88 81       	ld	r24, Y
    16d0:	95 89       	ldd	r25, Z+21	; 0x15
    16d2:	9f 70       	andi	r25, 0x0F	; 15
    16d4:	80 7f       	andi	r24, 0xF0	; 240
    16d6:	89 2b       	or	r24, r25
    16d8:	88 83       	st	Y, r24

	trx_bit_write(SR_AACK_I_AM_COORD, tal_pib.PrivatePanCoordinator);
    16da:	2e e6       	ldi	r18, 0x6E	; 110
    16dc:	31 e0       	ldi	r19, 0x01	; 1
    16de:	d9 01       	movw	r26, r18
    16e0:	8c 91       	ld	r24, X
    16e2:	96 89       	ldd	r25, Z+22	; 0x16
    16e4:	99 0f       	add	r25, r25
    16e6:	99 0f       	add	r25, r25
    16e8:	99 0f       	add	r25, r25
    16ea:	98 70       	andi	r25, 0x08	; 8
    16ec:	87 7f       	andi	r24, 0xF7	; 247
    16ee:	89 2b       	or	r24, r25
    16f0:	8c 93       	st	X, r24

	/* set phy parameter */
	trx_bit_write(SR_MAX_BE, tal_pib.MaxBE);
    16f2:	28 81       	ld	r18, Y
    16f4:	93 8d       	ldd	r25, Z+27	; 0x1b
    16f6:	b0 e1       	ldi	r27, 0x10	; 16
    16f8:	9b 9f       	mul	r25, r27
    16fa:	c0 01       	movw	r24, r0
    16fc:	11 24       	eor	r1, r1
    16fe:	92 2f       	mov	r25, r18
    1700:	9f 70       	andi	r25, 0x0F	; 15
    1702:	89 2b       	or	r24, r25
    1704:	88 83       	st	Y, r24

#ifdef HIGH_DATA_RATE_SUPPORT
	apply_channel_page_configuration(tal_pib.CurrentPage);
#endif

	trx_bit_write(SR_CHANNEL, tal_pib.CurrentChannel);
    1706:	da 01       	movw	r26, r20
    1708:	8c 91       	ld	r24, X
    170a:	93 89       	ldd	r25, Z+19	; 0x13
    170c:	9f 71       	andi	r25, 0x1F	; 31
    170e:	80 7e       	andi	r24, 0xE0	; 224
    1710:	89 2b       	or	r24, r25
    1712:	8c 93       	st	X, r24
	{
		uint8_t reg_value;

		reg_value = convert_phyTransmitPower_to_reg_value(
    1714:	87 89       	ldd	r24, Z+23	; 0x17
    1716:	8e df       	rcall	.-228    	; 0x1634 <convert_phyTransmitPower_to_reg_value>
				tal_pib.TransmitPower);
		trx_bit_write(SR_TX_PWR, reg_value);
    1718:	e5 e4       	ldi	r30, 0x45	; 69
    171a:	f1 e0       	ldi	r31, 0x01	; 1
    171c:	90 81       	ld	r25, Z
    171e:	90 7f       	andi	r25, 0xF0	; 240
    1720:	8f 70       	andi	r24, 0x0F	; 15
    1722:	89 2b       	or	r24, r25
    1724:	80 83       	st	Z, r24
#ifdef PROMISCUOUS_MODE
	if (tal_pib.PromiscuousMode) {
		set_trx_state(CMD_RX_ON);
	}
#endif
}
    1726:	df 91       	pop	r29
    1728:	cf 91       	pop	r28
    172a:	08 95       	ret

0000172c <tal_pib_set>:
 *         in TAL_IDLE state.
 *         MAC_SUCCESS if the attempt to set the PIB attribute was successful
 *         TAL_TRX_ASLEEP if trx is in SLEEP mode and access to trx is required
 */
retval_t tal_pib_set(uint8_t attribute, pib_value_t *value)
{
    172c:	cf 93       	push	r28
    172e:	df 93       	push	r29
	 * and those that are simple variable udpates.
	 * Ensure that the transceiver is not in SLEEP.
	 * If it is in SLEEP, change it to TRX_OFF.
	 */

	switch (attribute) {
    1730:	8e 34       	cpi	r24, 0x4E	; 78
    1732:	41 f0       	breq	.+16     	; 0x1744 <tal_pib_set+0x18>
    1734:	89 35       	cpi	r24, 0x59	; 89
    1736:	61 f4       	brne	.+24     	; 0x1750 <tal_pib_set+0x24>

		/*
		 * The new PIB value is not immediately written to the
		 * transceiver. This is done on a frame-by-frame base.
		 */
		tal_pib.MaxFrameRetries = value->pib_value_8bit;
    1738:	fb 01       	movw	r30, r22
    173a:	80 81       	ld	r24, Z
    173c:	80 93 74 05 	sts	0x0574, r24	; 0x800574 <tal_pib+0x1c>
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    1740:	80 e0       	ldi	r24, 0x00	; 0
		/*
		 * The new PIB value is not immediately written to the
		 * transceiver. This is done on a frame-by-frame base.
		 */
		tal_pib.MaxFrameRetries = value->pib_value_8bit;
		break;
    1742:	0b c1       	rjmp	.+534    	; 0x195a <tal_pib_set+0x22e>

		/*
		 * The new PIB value is not immediately written to the
		 * transceiver. This is done on a frame-by-frame base.
		 */
		tal_pib.MaxCSMABackoffs = value->pib_value_8bit;
    1744:	fb 01       	movw	r30, r22
    1746:	80 81       	ld	r24, Z
    1748:	80 93 6c 05 	sts	0x056C, r24	; 0x80056c <tal_pib+0x14>
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    174c:	80 e0       	ldi	r24, 0x00	; 0
		/*
		 * The new PIB value is not immediately written to the
		 * transceiver. This is done on a frame-by-frame base.
		 */
		tal_pib.MaxCSMABackoffs = value->pib_value_8bit;
		break;
    174e:	05 c1       	rjmp	.+522    	; 0x195a <tal_pib_set+0x22e>
		/*
		 * Following PIBs require access to trx.
		 * Therefore trx must be at least in TRX_OFF.
		 */

		if (tal_trx_status == TRX_SLEEP) {
    1750:	90 91 77 05 	lds	r25, 0x0577	; 0x800577 <tal_trx_status>
    1754:	9f 30       	cpi	r25, 0x0F	; 15
    1756:	09 f4       	brne	.+2      	; 0x175a <tal_pib_set+0x2e>
    1758:	dc c0       	rjmp	.+440    	; 0x1912 <tal_pib_set+0x1e6>
			/* While trx is in SLEEP, register cannot be accessed.
			**/
			return TAL_TRX_ASLEEP;
		}

		switch (attribute) {
    175a:	8b 30       	cpi	r24, 0x0B	; 11
    175c:	09 f4       	brne	.+2      	; 0x1760 <tal_pib_set+0x34>
    175e:	c9 c0       	rjmp	.+402    	; 0x18f2 <tal_pib_set+0x1c6>
    1760:	80 f4       	brcc	.+32     	; 0x1782 <tal_pib_set+0x56>
    1762:	eb 01       	movw	r28, r22
    1764:	82 30       	cpi	r24, 0x02	; 2
    1766:	09 f4       	brne	.+2      	; 0x176a <tal_pib_set+0x3e>
    1768:	84 c0       	rjmp	.+264    	; 0x1872 <tal_pib_set+0x146>
    176a:	20 f4       	brcc	.+8      	; 0x1774 <tal_pib_set+0x48>
    176c:	88 23       	and	r24, r24
    176e:	09 f4       	brne	.+2      	; 0x1772 <tal_pib_set+0x46>
    1770:	46 c0       	rjmp	.+140    	; 0x17fe <tal_pib_set+0xd2>
    1772:	d1 c0       	rjmp	.+418    	; 0x1916 <tal_pib_set+0x1ea>
    1774:	83 30       	cpi	r24, 0x03	; 3
    1776:	09 f4       	brne	.+2      	; 0x177a <tal_pib_set+0x4e>
    1778:	8c c0       	rjmp	.+280    	; 0x1892 <tal_pib_set+0x166>
    177a:	84 30       	cpi	r24, 0x04	; 4
    177c:	09 f4       	brne	.+2      	; 0x1780 <tal_pib_set+0x54>
    177e:	5a c0       	rjmp	.+180    	; 0x1834 <tal_pib_set+0x108>
    1780:	ca c0       	rjmp	.+404    	; 0x1916 <tal_pib_set+0x1ea>
    1782:	83 35       	cpi	r24, 0x53	; 83
    1784:	79 f1       	breq	.+94     	; 0x17e4 <tal_pib_set+0xb8>
    1786:	28 f4       	brcc	.+10     	; 0x1792 <tal_pib_set+0x66>
    1788:	8f 34       	cpi	r24, 0x4F	; 79
    178a:	51 f0       	breq	.+20     	; 0x17a0 <tal_pib_set+0x74>
    178c:	80 35       	cpi	r24, 0x50	; 80
    178e:	e9 f0       	breq	.+58     	; 0x17ca <tal_pib_set+0x9e>
    1790:	c2 c0       	rjmp	.+388    	; 0x1916 <tal_pib_set+0x1ea>
    1792:	87 35       	cpi	r24, 0x57	; 87
    1794:	09 f4       	brne	.+2      	; 0x1798 <tal_pib_set+0x6c>
    1796:	56 c0       	rjmp	.+172    	; 0x1844 <tal_pib_set+0x118>
    1798:	80 3f       	cpi	r24, 0xF0	; 240
    179a:	09 f4       	brne	.+2      	; 0x179e <tal_pib_set+0x72>
    179c:	8b c0       	rjmp	.+278    	; 0x18b4 <tal_pib_set+0x188>
    179e:	bb c0       	rjmp	.+374    	; 0x1916 <tal_pib_set+0x1ea>
		case macMinBE:
			tal_pib.MinBE = value->pib_value_8bit;
    17a0:	fb 01       	movw	r30, r22
    17a2:	80 81       	ld	r24, Z
    17a4:	e8 e5       	ldi	r30, 0x58	; 88
    17a6:	f5 e0       	ldi	r31, 0x05	; 5
    17a8:	85 8b       	std	Z+21, r24	; 0x15
			/*
			 * macMinBE must not be larger than macMaxBE or
			 * calculation
			 * of macMaxFrameWaitTotalTime will fail.
			 */
			if (tal_pib.MinBE > tal_pib.MaxBE) {
    17aa:	93 8d       	ldd	r25, Z+27	; 0x1b
    17ac:	98 17       	cp	r25, r24
    17ae:	10 f4       	brcc	.+4      	; 0x17b4 <tal_pib_set+0x88>
				tal_pib.MinBE = tal_pib.MaxBE;
    17b0:	90 93 6d 05 	sts	0x056D, r25	; 0x80056d <tal_pib+0x15>
			}
#endif  /* REDUCED_PARAM_CHECK */

			trx_bit_write(SR_MIN_BE, tal_pib.MinBE);
    17b4:	ef e6       	ldi	r30, 0x6F	; 111
    17b6:	f1 e0       	ldi	r31, 0x01	; 1
    17b8:	80 81       	ld	r24, Z
    17ba:	90 91 6d 05 	lds	r25, 0x056D	; 0x80056d <tal_pib+0x15>
    17be:	9f 70       	andi	r25, 0x0F	; 15
    17c0:	80 7f       	andi	r24, 0xF0	; 240
    17c2:	89 2b       	or	r24, r25
    17c4:	80 83       	st	Z, r24
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    17c6:	80 e0       	ldi	r24, 0x00	; 0
				tal_pib.MinBE = tal_pib.MaxBE;
			}
#endif  /* REDUCED_PARAM_CHECK */

			trx_bit_write(SR_MIN_BE, tal_pib.MinBE);
			break;
    17c8:	c8 c0       	rjmp	.+400    	; 0x195a <tal_pib_set+0x22e>

		case macPANId:
			tal_pib.PANId = value->pib_value_16bit;
    17ca:	fb 01       	movw	r30, r22
    17cc:	90 81       	ld	r25, Z
    17ce:	81 81       	ldd	r24, Z+1	; 0x01
    17d0:	e8 e5       	ldi	r30, 0x58	; 88
    17d2:	f5 e0       	ldi	r31, 0x05	; 5
    17d4:	96 87       	std	Z+14, r25	; 0x0e
    17d6:	87 87       	std	Z+15, r24	; 0x0f
			trx_reg_write(RG_PAN_ID_0, (uint8_t)tal_pib.PANId);
    17d8:	90 93 62 01 	sts	0x0162, r25	; 0x800162 <__TEXT_REGION_LENGTH__+0x700162>
			trx_reg_write(RG_PAN_ID_1,
    17dc:	80 93 63 01 	sts	0x0163, r24	; 0x800163 <__TEXT_REGION_LENGTH__+0x700163>
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    17e0:	80 e0       	ldi	r24, 0x00	; 0
		case macPANId:
			tal_pib.PANId = value->pib_value_16bit;
			trx_reg_write(RG_PAN_ID_0, (uint8_t)tal_pib.PANId);
			trx_reg_write(RG_PAN_ID_1,
					(uint8_t)(tal_pib.PANId >> 8));
			break;
    17e2:	bb c0       	rjmp	.+374    	; 0x195a <tal_pib_set+0x22e>

		case macShortAddress:
			tal_pib.ShortAddress = value->pib_value_16bit;
    17e4:	fb 01       	movw	r30, r22
    17e6:	90 81       	ld	r25, Z
    17e8:	81 81       	ldd	r24, Z+1	; 0x01
    17ea:	e8 e5       	ldi	r30, 0x58	; 88
    17ec:	f5 e0       	ldi	r31, 0x05	; 5
    17ee:	94 87       	std	Z+12, r25	; 0x0c
    17f0:	85 87       	std	Z+13, r24	; 0x0d
			trx_reg_write(RG_SHORT_ADDR_0,
    17f2:	90 93 60 01 	sts	0x0160, r25	; 0x800160 <__TEXT_REGION_LENGTH__+0x700160>
					(uint8_t)tal_pib.ShortAddress);
			trx_reg_write(RG_SHORT_ADDR_1,
    17f6:	80 93 61 01 	sts	0x0161, r24	; 0x800161 <__TEXT_REGION_LENGTH__+0x700161>
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    17fa:	80 e0       	ldi	r24, 0x00	; 0
			tal_pib.ShortAddress = value->pib_value_16bit;
			trx_reg_write(RG_SHORT_ADDR_0,
					(uint8_t)tal_pib.ShortAddress);
			trx_reg_write(RG_SHORT_ADDR_1,
					(uint8_t)(tal_pib.ShortAddress >> 8));
			break;
    17fc:	ae c0       	rjmp	.+348    	; 0x195a <tal_pib_set+0x22e>

		case phyCurrentChannel:
			if (tal_state != TAL_IDLE) {
    17fe:	80 91 7c 05 	lds	r24, 0x057C	; 0x80057c <tal_state>
    1802:	81 11       	cpse	r24, r1
    1804:	8a c0       	rjmp	.+276    	; 0x191a <tal_pib_set+0x1ee>
				return TAL_BUSY;
			}

			if ((uint32_t)TRX_SUPPORTED_CHANNELS &
					((uint32_t)0x01 <<
					value->pib_value_8bit)) {
    1806:	88 81       	ld	r24, Y
		case phyCurrentChannel:
			if (tal_state != TAL_IDLE) {
				return TAL_BUSY;
			}

			if ((uint32_t)TRX_SUPPORTED_CHANNELS &
    1808:	40 e0       	ldi	r20, 0x00	; 0
    180a:	58 ef       	ldi	r21, 0xF8	; 248
    180c:	6f ef       	ldi	r22, 0xFF	; 255
    180e:	77 e0       	ldi	r23, 0x07	; 7
    1810:	08 2e       	mov	r0, r24
    1812:	04 c0       	rjmp	.+8      	; 0x181c <tal_pib_set+0xf0>
    1814:	76 95       	lsr	r23
    1816:	67 95       	ror	r22
    1818:	57 95       	ror	r21
    181a:	47 95       	ror	r20
    181c:	0a 94       	dec	r0
    181e:	d2 f7       	brpl	.-12     	; 0x1814 <tal_pib_set+0xe8>
    1820:	40 ff       	sbrs	r20, 0
    1822:	7d c0       	rjmp	.+250    	; 0x191e <tal_pib_set+0x1f2>

				/*
				 * Set trx to "soft" off avoiding that ongoing
				 * transaction (e.g. ACK) are interrupted.
				 */
				if (tal_trx_status != TRX_OFF) {
    1824:	98 30       	cpi	r25, 0x08	; 8
    1826:	09 f4       	brne	.+2      	; 0x182a <tal_pib_set+0xfe>
    1828:	80 c0       	rjmp	.+256    	; 0x192a <tal_pib_set+0x1fe>
					                                   **/
					do {
						/* set TRX_OFF until it could be
						 * set;
						 * trx might be busy */
					} while (set_trx_state(CMD_TRX_OFF) !=
    182a:	88 e0       	ldi	r24, 0x08	; 8
    182c:	6d da       	rcall	.-2854   	; 0xd08 <set_trx_state>
							TRX_OFF);
    182e:	88 30       	cpi	r24, 0x08	; 8
    1830:	e1 f7       	brne	.-8      	; 0x182a <tal_pib_set+0xfe>
    1832:	86 c0       	rjmp	.+268    	; 0x1940 <tal_pib_set+0x214>
					return MAC_INVALID_PARAMETER;
				}
			}

#else
			if (tal_state != TAL_IDLE) {
    1834:	80 91 7c 05 	lds	r24, 0x057C	; 0x80057c <tal_state>
    1838:	81 11       	cpse	r24, r1
    183a:	73 c0       	rjmp	.+230    	; 0x1922 <tal_pib_set+0x1f6>
				return TAL_BUSY;
			} else {
				uint8_t page;

				page = value->pib_value_8bit;
				if (page != 0) {
    183c:	88 81       	ld	r24, Y
    183e:	81 11       	cpse	r24, r1
    1840:	72 c0       	rjmp	.+228    	; 0x1926 <tal_pib_set+0x1fa>
    1842:	8b c0       	rjmp	.+278    	; 0x195a <tal_pib_set+0x22e>
			}
#endif  /* #ifdef HIGH_DATA_RATE_SUPPORT */
			break;

		case macMaxBE:
			tal_pib.MaxBE = value->pib_value_8bit;
    1844:	fb 01       	movw	r30, r22
    1846:	90 81       	ld	r25, Z
    1848:	e8 e5       	ldi	r30, 0x58	; 88
    184a:	f5 e0       	ldi	r31, 0x05	; 5
    184c:	93 8f       	std	Z+27, r25	; 0x1b
			/*
			 * macMinBE must not be larger than macMaxBE or
			 * calculation
			 * of macMaxFrameWaitTotalTime will fail.
			 */
			if (tal_pib.MaxBE < tal_pib.MinBE) {
    184e:	85 89       	ldd	r24, Z+21	; 0x15
    1850:	98 17       	cp	r25, r24
    1852:	10 f4       	brcc	.+4      	; 0x1858 <tal_pib_set+0x12c>
				tal_pib.MinBE = tal_pib.MaxBE;
    1854:	90 93 6d 05 	sts	0x056D, r25	; 0x80056d <tal_pib+0x15>
			}
#endif  /* REDUCED_PARAM_CHECK */
			trx_bit_write(SR_MAX_BE, tal_pib.MaxBE);
    1858:	ef e6       	ldi	r30, 0x6F	; 111
    185a:	f1 e0       	ldi	r31, 0x01	; 1
    185c:	80 81       	ld	r24, Z
    185e:	28 2f       	mov	r18, r24
    1860:	2f 70       	andi	r18, 0x0F	; 15
    1862:	30 e1       	ldi	r19, 0x10	; 16
    1864:	93 9f       	mul	r25, r19
    1866:	c0 01       	movw	r24, r0
    1868:	11 24       	eor	r1, r1
    186a:	82 2b       	or	r24, r18
    186c:	80 83       	st	Z, r24
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    186e:	80 e0       	ldi	r24, 0x00	; 0
			if (tal_pib.MaxBE < tal_pib.MinBE) {
				tal_pib.MinBE = tal_pib.MaxBE;
			}
#endif  /* REDUCED_PARAM_CHECK */
			trx_bit_write(SR_MAX_BE, tal_pib.MaxBE);
			break;
    1870:	74 c0       	rjmp	.+232    	; 0x195a <tal_pib_set+0x22e>

		case phyTransmitPower:
		{
			uint8_t reg_value;

			tal_pib.TransmitPower = value->pib_value_8bit;
    1872:	88 81       	ld	r24, Y
    1874:	c8 e5       	ldi	r28, 0x58	; 88
    1876:	d5 e0       	ldi	r29, 0x05	; 5

			/* Limit tal_pib.TransmitPower to max/min trx values */
			tal_pib.TransmitPower = limit_tx_pwr(
    1878:	8f 8b       	std	Y+23, r24	; 0x17
    187a:	7f de       	rcall	.-770    	; 0x157a <limit_tx_pwr>
					tal_pib.TransmitPower);
			reg_value = convert_phyTransmitPower_to_reg_value(
    187c:	8f 8b       	std	Y+23, r24	; 0x17
    187e:	da de       	rcall	.-588    	; 0x1634 <convert_phyTransmitPower_to_reg_value>
					tal_pib.TransmitPower);
			trx_bit_write(SR_TX_PWR, reg_value);
    1880:	e5 e4       	ldi	r30, 0x45	; 69
    1882:	f1 e0       	ldi	r31, 0x01	; 1
    1884:	90 81       	ld	r25, Z
    1886:	90 7f       	andi	r25, 0xF0	; 240
    1888:	8f 70       	andi	r24, 0x0F	; 15
    188a:	89 2b       	or	r24, r25
    188c:	80 83       	st	Z, r24
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    188e:	80 e0       	ldi	r24, 0x00	; 0
					tal_pib.TransmitPower);
			reg_value = convert_phyTransmitPower_to_reg_value(
					tal_pib.TransmitPower);
			trx_bit_write(SR_TX_PWR, reg_value);
		}
		break;
    1890:	64 c0       	rjmp	.+200    	; 0x195a <tal_pib_set+0x22e>

		case phyCCAMode:
			tal_pib.CCAMode = value->pib_value_8bit;
    1892:	88 81       	ld	r24, Y
    1894:	80 93 6a 05 	sts	0x056A, r24	; 0x80056a <tal_pib+0x12>
			trx_bit_write(SR_CCA_MODE, tal_pib.CCAMode);
    1898:	e8 e4       	ldi	r30, 0x48	; 72
    189a:	f1 e0       	ldi	r31, 0x01	; 1
    189c:	20 81       	ld	r18, Z
    189e:	30 e2       	ldi	r19, 0x20	; 32
    18a0:	83 9f       	mul	r24, r19
    18a2:	c0 01       	movw	r24, r0
    18a4:	11 24       	eor	r1, r1
    18a6:	80 76       	andi	r24, 0x60	; 96
    18a8:	92 2f       	mov	r25, r18
    18aa:	9f 79       	andi	r25, 0x9F	; 159
    18ac:	89 2b       	or	r24, r25
    18ae:	80 83       	st	Z, r24
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    18b0:	80 e0       	ldi	r24, 0x00	; 0
		break;

		case phyCCAMode:
			tal_pib.CCAMode = value->pib_value_8bit;
			trx_bit_write(SR_CCA_MODE, tal_pib.CCAMode);
			break;
    18b2:	53 c0       	rjmp	.+166    	; 0x195a <tal_pib_set+0x22e>

		case macIeeeAddress:
		{
			uint8_t *ptr;

			tal_pib.IeeeAddress = value->pib_value_64bit;
    18b4:	fb 01       	movw	r30, r22
    18b6:	b0 81       	ld	r27, Z
    18b8:	a1 81       	ldd	r26, Z+1	; 0x01
    18ba:	52 81       	ldd	r21, Z+2	; 0x02
    18bc:	43 81       	ldd	r20, Z+3	; 0x03
    18be:	34 81       	ldd	r19, Z+4	; 0x04
    18c0:	25 81       	ldd	r18, Z+5	; 0x05
    18c2:	96 81       	ldd	r25, Z+6	; 0x06
    18c4:	87 81       	ldd	r24, Z+7	; 0x07
    18c6:	e8 e5       	ldi	r30, 0x58	; 88
    18c8:	f5 e0       	ldi	r31, 0x05	; 5
    18ca:	b0 83       	st	Z, r27
    18cc:	a1 83       	std	Z+1, r26	; 0x01
    18ce:	52 83       	std	Z+2, r21	; 0x02
    18d0:	43 83       	std	Z+3, r20	; 0x03
    18d2:	34 83       	std	Z+4, r19	; 0x04
    18d4:	25 83       	std	Z+5, r18	; 0x05
    18d6:	96 83       	std	Z+6, r25	; 0x06
    18d8:	87 83       	std	Z+7, r24	; 0x07
    18da:	e4 e6       	ldi	r30, 0x64	; 100
    18dc:	f1 e0       	ldi	r31, 0x01	; 1
			ptr = (uint8_t *)&tal_pib.IeeeAddress;
    18de:	a8 e5       	ldi	r26, 0x58	; 88
    18e0:	b5 e0       	ldi	r27, 0x05	; 5

			for (uint8_t i = 0; i < 8; i++) {
				trx_reg_write((RG_IEEE_ADDR_0 + i), *ptr);
    18e2:	8d 91       	ld	r24, X+
    18e4:	81 93       	st	Z+, r24
			uint8_t *ptr;

			tal_pib.IeeeAddress = value->pib_value_64bit;
			ptr = (uint8_t *)&tal_pib.IeeeAddress;

			for (uint8_t i = 0; i < 8; i++) {
    18e6:	ec 36       	cpi	r30, 0x6C	; 108
    18e8:	31 e0       	ldi	r19, 0x01	; 1
    18ea:	f3 07       	cpc	r31, r19
    18ec:	d1 f7       	brne	.-12     	; 0x18e2 <tal_pib_set+0x1b6>
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    18ee:	80 e0       	ldi	r24, 0x00	; 0
    18f0:	34 c0       	rjmp	.+104    	; 0x195a <tal_pib_set+0x22e>
			}
		}
		break;

		case mac_i_pan_coordinator:
			tal_pib.PrivatePanCoordinator = value->pib_value_bool;
    18f2:	fb 01       	movw	r30, r22
    18f4:	80 81       	ld	r24, Z
    18f6:	80 93 6e 05 	sts	0x056E, r24	; 0x80056e <tal_pib+0x16>
			trx_bit_write(SR_AACK_I_AM_COORD,
    18fa:	ee e6       	ldi	r30, 0x6E	; 110
    18fc:	f1 e0       	ldi	r31, 0x01	; 1
    18fe:	90 81       	ld	r25, Z
    1900:	88 0f       	add	r24, r24
    1902:	88 0f       	add	r24, r24
    1904:	88 0f       	add	r24, r24
    1906:	88 70       	andi	r24, 0x08	; 8
    1908:	97 7f       	andi	r25, 0xF7	; 247
    190a:	89 2b       	or	r24, r25
    190c:	80 83       	st	Z, r24
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    190e:	80 e0       	ldi	r24, 0x00	; 0

		case mac_i_pan_coordinator:
			tal_pib.PrivatePanCoordinator = value->pib_value_bool;
			trx_bit_write(SR_AACK_I_AM_COORD,
					tal_pib.PrivatePanCoordinator);
			break;
    1910:	24 c0       	rjmp	.+72     	; 0x195a <tal_pib_set+0x22e>
		 */

		if (tal_trx_status == TRX_SLEEP) {
			/* While trx is in SLEEP, register cannot be accessed.
			**/
			return TAL_TRX_ASLEEP;
    1912:	81 e8       	ldi	r24, 0x81	; 129
    1914:	22 c0       	rjmp	.+68     	; 0x195a <tal_pib_set+0x22e>
			 * w.r.t.
			 * compliance operation.
			 * The ACK timing can be reduced to 2 symbols using TFA
			 * function.
			 */
			return MAC_UNSUPPORTED_ATTRIBUTE;
    1916:	84 ef       	ldi	r24, 0xF4	; 244
    1918:	20 c0       	rjmp	.+64     	; 0x195a <tal_pib_set+0x22e>
					(uint8_t)(tal_pib.ShortAddress >> 8));
			break;

		case phyCurrentChannel:
			if (tal_state != TAL_IDLE) {
				return TAL_BUSY;
    191a:	86 e8       	ldi	r24, 0x86	; 134
    191c:	1e c0       	rjmp	.+60     	; 0x195a <tal_pib_set+0x22e>
				if (previous_trx_status != TRX_OFF) {
					/* Set to default state */
					set_trx_state(CMD_RX_AACK_ON);
				}
			} else {
				return MAC_INVALID_PARAMETER;
    191e:	88 ee       	ldi	r24, 0xE8	; 232
    1920:	1c c0       	rjmp	.+56     	; 0x195a <tal_pib_set+0x22e>
				}
			}

#else
			if (tal_state != TAL_IDLE) {
				return TAL_BUSY;
    1922:	86 e8       	ldi	r24, 0x86	; 134
    1924:	1a c0       	rjmp	.+52     	; 0x195a <tal_pib_set+0x22e>
			} else {
				uint8_t page;

				page = value->pib_value_8bit;
				if (page != 0) {
					return MAC_INVALID_PARAMETER;
    1926:	88 ee       	ldi	r24, 0xE8	; 232
    1928:	18 c0       	rjmp	.+48     	; 0x195a <tal_pib_set+0x22e>
						 * trx might be busy */
					} while (set_trx_state(CMD_TRX_OFF) !=
							TRX_OFF);
				}

				tal_pib.CurrentChannel = value->pib_value_8bit;
    192a:	80 93 6b 05 	sts	0x056B, r24	; 0x80056b <tal_pib+0x13>
				trx_bit_write(SR_CHANNEL,
    192e:	e8 e4       	ldi	r30, 0x48	; 72
    1930:	f1 e0       	ldi	r31, 0x01	; 1
    1932:	90 81       	ld	r25, Z
    1934:	90 7e       	andi	r25, 0xE0	; 224
    1936:	8f 71       	andi	r24, 0x1F	; 31
    1938:	89 2b       	or	r24, r25
    193a:	80 83       	st	Z, r24
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    193c:	80 e0       	ldi	r24, 0x00	; 0
    193e:	0d c0       	rjmp	.+26     	; 0x195a <tal_pib_set+0x22e>
						 * trx might be busy */
					} while (set_trx_state(CMD_TRX_OFF) !=
							TRX_OFF);
				}

				tal_pib.CurrentChannel = value->pib_value_8bit;
    1940:	88 81       	ld	r24, Y
    1942:	80 93 6b 05 	sts	0x056B, r24	; 0x80056b <tal_pib+0x13>
				trx_bit_write(SR_CHANNEL,
    1946:	e8 e4       	ldi	r30, 0x48	; 72
    1948:	f1 e0       	ldi	r31, 0x01	; 1
    194a:	90 81       	ld	r25, Z
    194c:	90 7e       	andi	r25, 0xE0	; 224
    194e:	8f 71       	andi	r24, 0x1F	; 31
    1950:	89 2b       	or	r24, r25
						tal_pib.CurrentChannel);
				/* Re-store previous trx state */
				if (previous_trx_status != TRX_OFF) {
					/* Set to default state */
					set_trx_state(CMD_RX_AACK_ON);
    1952:	80 83       	st	Z, r24
    1954:	86 e1       	ldi	r24, 0x16	; 22
    1956:	d8 d9       	rcall	.-3152   	; 0xd08 <set_trx_state>
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    1958:	80 e0       	ldi	r24, 0x00	; 0
} /* tal_pib_set() */
    195a:	df 91       	pop	r29
    195c:	cf 91       	pop	r28
    195e:	08 95       	ret

00001960 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    1960:	04 c0       	rjmp	.+8      	; 0x196a <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    1962:	61 50       	subi	r22, 0x01	; 1
    1964:	71 09       	sbc	r23, r1
    1966:	81 09       	sbc	r24, r1
    1968:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    196a:	61 15       	cp	r22, r1
    196c:	71 05       	cpc	r23, r1
    196e:	81 05       	cpc	r24, r1
    1970:	91 05       	cpc	r25, r1
    1972:	b9 f7       	brne	.-18     	; 0x1962 <__portable_avr_delay_cycles+0x2>
    1974:	08 95       	ret

00001976 <handle_received_frame_irq>:
 *
 * This function handles transceiver interrupts for received frames and
 * uploads the frames from the trx.
 */
void handle_received_frame_irq(void)
{
    1976:	cf 92       	push	r12
    1978:	df 92       	push	r13
    197a:	ef 92       	push	r14
    197c:	ff 92       	push	r15
    197e:	0f 93       	push	r16
    1980:	1f 93       	push	r17
    1982:	cf 93       	push	r28
    1984:	df 93       	push	r29
	/* Extended frame length appended by LQI and ED. */
	uint8_t ext_frame_length;
	frame_info_t *receive_frame;
	uint8_t *frame_ptr;

	if (tal_rx_buffer == NULL) {
    1986:	e0 91 59 04 	lds	r30, 0x0459	; 0x800459 <tal_rx_buffer>
    198a:	f0 91 5a 04 	lds	r31, 0x045A	; 0x80045a <tal_rx_buffer+0x1>
    198e:	30 97       	sbiw	r30, 0x00	; 0
    1990:	71 f4       	brne	.+28     	; 0x19ae <handle_received_frame_irq+0x38>
		 * Although the buffer protection mode is enabled and the
		 * receiver has
		 * been switched to PLL_ON, the next incoming frame was faster.
		 * It cannot be handled and is discarded.
		 */
		trx_bit_write(SR_RX_SAFE_MODE, RX_SAFE_MODE_DISABLE); /*
    1992:	cc e4       	ldi	r28, 0x4C	; 76
    1994:	d1 e0       	ldi	r29, 0x01	; 1
    1996:	88 81       	ld	r24, Y
    1998:	8f 77       	andi	r24, 0x7F	; 127
    199a:	88 83       	st	Y, r24
		                                                       *
		                                                       *
		                                                       *protection
		                                                       * mode
		                                                       **/
		pal_timer_delay(2); /* Allow pin change to get effective */
    199c:	63 e0       	ldi	r22, 0x03	; 3
    199e:	70 e0       	ldi	r23, 0x00	; 0
    19a0:	80 e0       	ldi	r24, 0x00	; 0
    19a2:	90 e0       	ldi	r25, 0x00	; 0
    19a4:	dd df       	rcall	.-70     	; 0x1960 <__portable_avr_delay_cycles>
		trx_bit_write(SR_RX_SAFE_MODE, RX_SAFE_MODE_ENABLE); /*
    19a6:	88 81       	ld	r24, Y
    19a8:	80 68       	ori	r24, 0x80	; 128
    19aa:	88 83       	st	Y, r24
		                                                      *
		                                                      *
		                                                      *protection
		                                                      * mode
		                                                      **/
		return;
    19ac:	48 c0       	rjmp	.+144    	; 0x1a3e <handle_received_frame_irq+0xc8>
		}
	}
#endif

	/* Get ED value; needed to normalize LQI. */
	ed_value = trx_reg_read(RG_PHY_ED_LEVEL);
    19ae:	00 91 47 01 	lds	r16, 0x0147	; 0x800147 <__TEXT_REGION_LENGTH__+0x700147>

	/* Get frame length from transceiver. */
	phy_frame_len = ext_frame_length = trx_reg_read(RG_TST_RX_LENGTH);
    19b2:	10 91 7b 01 	lds	r17, 0x017B	; 0x80017b <__TEXT_REGION_LENGTH__+0x70017b>

	/* Check for valid frame length. */
	if (phy_frame_len > 127) {
    19b6:	11 23       	and	r17, r17
    19b8:	0c f4       	brge	.+2      	; 0x19bc <handle_received_frame_irq+0x46>
    19ba:	41 c0       	rjmp	.+130    	; 0x1a3e <handle_received_frame_irq+0xc8>
		                                                      * mode
		                                                      **/
		return;
	}

	receive_frame = (frame_info_t *)BMM_BUFFER_POINTER(tal_rx_buffer);
    19bc:	e0 80       	ld	r14, Z
    19be:	f1 80       	ldd	r15, Z+1	; 0x01
	 * In addition to that, the LQI and ED value are uploaded, too.
	 */
	ext_frame_length += LQI_LEN + ED_VAL_LEN;

	/* Update payload pointer to store received frame. */
	frame_ptr = (uint8_t *)receive_frame + LARGE_BUFFER_SIZE -
    19c0:	82 e0       	ldi	r24, 0x02	; 2
    19c2:	81 0f       	add	r24, r17
    19c4:	eb e8       	ldi	r30, 0x8B	; 139
    19c6:	f0 e0       	ldi	r31, 0x00	; 0
    19c8:	e8 1b       	sub	r30, r24
    19ca:	f1 09       	sbc	r31, r1
    19cc:	e7 01       	movw	r28, r14
    19ce:	ce 0f       	add	r28, r30
    19d0:	df 1f       	adc	r29, r31
	 * Note: The following code is different from other non-single chip
	 * transceivers, where reading the frame via SPI contains the length
	 * field
	 * in the first octet.
	 */
	trx_frame_read(frame_ptr, phy_frame_len + LQI_LEN);
    19d2:	c1 2e       	mov	r12, r17
    19d4:	d1 2c       	mov	r13, r1
    19d6:	a6 01       	movw	r20, r12
    19d8:	4f 5f       	subi	r20, 0xFF	; 255
    19da:	5f 4f       	sbci	r21, 0xFF	; 255
    19dc:	60 e8       	ldi	r22, 0x80	; 128
    19de:	71 e0       	ldi	r23, 0x01	; 1
    19e0:	ce 01       	movw	r24, r28
    19e2:	70 d7       	rcall	.+3808   	; 0x28c4 <memcpy>
	frame_ptr--;
    19e4:	fe 01       	movw	r30, r28
	*frame_ptr = phy_frame_len;
    19e6:	12 93       	st	-Z, r17
	receive_frame->mpdu = frame_ptr;
    19e8:	d7 01       	movw	r26, r14
    19ea:	18 96       	adiw	r26, 0x08	; 8
    19ec:	fc 93       	st	X, r31
    19ee:	ee 93       	st	-X, r30
    19f0:	17 97       	sbiw	r26, 0x07	; 7
	/* Add ED value at the end of the frame buffer. */
	receive_frame->mpdu[phy_frame_len + LQI_LEN + ED_VAL_LEN] = ed_value;
    19f2:	ec 0d       	add	r30, r12
    19f4:	fd 1d       	adc	r31, r13
    19f6:	02 83       	std	Z+2, r16	; 0x02
	receive_frame->time_stamp = tal_rx_timestamp;
#endif  /* #if (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP) */

	/* Append received frame to incoming_frame_queue and get new rx buffer.
	**/
	qmm_queue_append(&tal_incoming_frame_queue, tal_rx_buffer);
    19f8:	60 91 59 04 	lds	r22, 0x0459	; 0x800459 <tal_rx_buffer>
    19fc:	70 91 5a 04 	lds	r23, 0x045A	; 0x80045a <tal_rx_buffer+0x1>
    1a00:	81 e5       	ldi	r24, 0x51	; 81
    1a02:	95 e0       	ldi	r25, 0x05	; 5

	/* The previous buffer is eaten up and a new buffer is not assigned yet.
	**/
	tal_rx_buffer = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    1a04:	2d d9       	rcall	.-3494   	; 0xc60 <qmm_queue_append>
    1a06:	8b e8       	ldi	r24, 0x8B	; 139
    1a08:	93 d8       	rcall	.-3802   	; 0xb30 <bmm_buffer_alloc>
    1a0a:	90 93 5a 04 	sts	0x045A, r25	; 0x80045a <tal_rx_buffer+0x1>
    1a0e:	80 93 59 04 	sts	0x0459, r24	; 0x800459 <tal_rx_buffer>

	/* Check if receive buffer is available */
	if (NULL == tal_rx_buffer) {
    1a12:	89 2b       	or	r24, r25
    1a14:	21 f4       	brne	.+8      	; 0x1a1e <handle_received_frame_irq+0xa8>
		 * re-enabled yet.
		 * Buffer protection will be re-enabled after buffer becomes
		 * available
		 */
		/* set_trx_state(CMD_PLL_ON); */
		tal_rx_on_required = true;
    1a16:	81 e0       	ldi	r24, 0x01	; 1
    1a18:	80 93 50 05 	sts	0x0550, r24	; 0x800550 <tal_rx_on_required>
    1a1c:	0d c0       	rjmp	.+26     	; 0x1a38 <handle_received_frame_irq+0xc2>
		/*
		 * Release the protected buffer and set it again for further
		 * protection since
		 * the buffer is available
		 */
		trx_bit_write(SR_RX_SAFE_MODE, RX_SAFE_MODE_DISABLE); /*
    1a1e:	cc e4       	ldi	r28, 0x4C	; 76
    1a20:	d1 e0       	ldi	r29, 0x01	; 1
    1a22:	88 81       	ld	r24, Y
    1a24:	8f 77       	andi	r24, 0x7F	; 127
    1a26:	88 83       	st	Y, r24
		                                                       *
		                                                       *
		                                                       *protection
		                                                       * mode
		                                                       **/
		pal_timer_delay(2); /* Allow pin change to get effective */
    1a28:	63 e0       	ldi	r22, 0x03	; 3
    1a2a:	70 e0       	ldi	r23, 0x00	; 0
    1a2c:	80 e0       	ldi	r24, 0x00	; 0
    1a2e:	90 e0       	ldi	r25, 0x00	; 0
    1a30:	97 df       	rcall	.-210    	; 0x1960 <__portable_avr_delay_cycles>
		trx_bit_write(SR_RX_SAFE_MODE, RX_SAFE_MODE_ENABLE); /*
    1a32:	88 81       	ld	r24, Y
    1a34:	80 68       	ori	r24, 0x80	; 128
    1a36:	88 83       	st	Y, r24
	 * transmission
	 * end of an automatically sent ACK frame. This implementation does not
	 * use
	 * this feature.
	 */
	pal_trx_irq_flag_clr_tx_end();
    1a38:	80 e4       	ldi	r24, 0x40	; 64
    1a3a:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <__TEXT_REGION_LENGTH__+0x70014f>
}
    1a3e:	df 91       	pop	r29
    1a40:	cf 91       	pop	r28
    1a42:	1f 91       	pop	r17
    1a44:	0f 91       	pop	r16
    1a46:	ff 90       	pop	r15
    1a48:	ef 90       	pop	r14
    1a4a:	df 90       	pop	r13
    1a4c:	cf 90       	pop	r12
    1a4e:	08 95       	ret

00001a50 <process_incoming_frame>:
 * structure to be sent to the MAC as a parameter of tal_rx_frame_cb().
 *
 * \param buf Pointer to the buffer containing the received frame
 */
void process_incoming_frame(buffer_t *buf_ptr)
{
    1a50:	cf 93       	push	r28
    1a52:	df 93       	push	r29
    1a54:	ac 01       	movw	r20, r24
	uint8_t *frame_ptr;
	uint8_t ed_level;
	uint8_t lqi;
#endif

	frame_info_t *receive_frame
    1a56:	fc 01       	movw	r30, r24
    1a58:	c0 81       	ld	r28, Z
    1a5a:	d1 81       	ldd	r29, Z+1	; 0x01

	/*
	 * Store the last frame length for IFS handling.
	 * Substract LQI and length fields.
	 */
	frame_len = last_frame_length = receive_frame->mpdu[0];
    1a5c:	af 81       	ldd	r26, Y+7	; 0x07
    1a5e:	b8 85       	ldd	r27, Y+8	; 0x08
    1a60:	8c 91       	ld	r24, X
    1a62:	80 93 78 05 	sts	0x0578, r24	; 0x800578 <last_frame_length>

	/*
	 * The LQI is stored after the FCS.
	 * The ED value is stored after the LQI.
	 */
	frame_ptr = &(receive_frame->mpdu[frame_len + LQI_LEN]);
    1a66:	e8 2f       	mov	r30, r24
    1a68:	f0 e0       	ldi	r31, 0x00	; 0
    1a6a:	31 96       	adiw	r30, 0x01	; 1
    1a6c:	ea 0f       	add	r30, r26
    1a6e:	fb 1f       	adc	r31, r27
	lqi = *frame_ptr++;
    1a70:	80 81       	ld	r24, Z
	ed_level = *frame_ptr;
    1a72:	31 81       	ldd	r19, Z+1	; 0x01
	uint8_t lqi_star;

#ifdef HIGH_DATA_RATE_SUPPORT
	if (tal_pib.CurrentPage == 0) {
#endif
	if (ed_value > ED_MAX_VAL) {
    1a74:	3d 33       	cpi	r19, 0x3D	; 61
    1a76:	20 f4       	brcc	.+8      	; 0x1a80 <process_incoming_frame+0x30>
		ed_value = ED_MAX_VAL;
	} else if (ed_value == 0) {
    1a78:	31 11       	cpse	r19, r1
    1a7a:	03 c0       	rjmp	.+6      	; 0x1a82 <process_incoming_frame+0x32>
		ed_value = 1;
    1a7c:	31 e0       	ldi	r19, 0x01	; 1
    1a7e:	01 c0       	rjmp	.+2      	; 0x1a82 <process_incoming_frame+0x32>

#ifdef HIGH_DATA_RATE_SUPPORT
	if (tal_pib.CurrentPage == 0) {
#endif
	if (ed_value > ED_MAX_VAL) {
		ed_value = ED_MAX_VAL;
    1a80:	3c e3       	ldi	r19, 0x3C	; 60
	} else if (ed_value == 0) {
		ed_value = 1;
	}

	lqi_star = lqi >> 6;
	link_quality = (uint16_t)lqi_star * (uint16_t)ed_value * 255 /
    1a82:	82 95       	swap	r24
    1a84:	86 95       	lsr	r24
    1a86:	86 95       	lsr	r24
    1a88:	83 70       	andi	r24, 0x03	; 3
    1a8a:	2f ef       	ldi	r18, 0xFF	; 255
    1a8c:	82 9f       	mul	r24, r18
    1a8e:	c0 01       	movw	r24, r0
    1a90:	11 24       	eor	r1, r1
    1a92:	38 9f       	mul	r19, r24
    1a94:	b0 01       	movw	r22, r0
    1a96:	39 9f       	mul	r19, r25
    1a98:	70 0d       	add	r23, r0
    1a9a:	11 24       	eor	r1, r1
    1a9c:	9b 01       	movw	r18, r22
    1a9e:	a3 e8       	ldi	r26, 0x83	; 131
    1aa0:	bd e2       	ldi	r27, 0x2D	; 45
    1aa2:	8a d6       	rcall	.+3348   	; 0x27b8 <__umulhisi3>
    1aa4:	96 95       	lsr	r25
    1aa6:	87 95       	ror	r24
    1aa8:	92 95       	swap	r25
    1aaa:	82 95       	swap	r24
    1aac:	8f 70       	andi	r24, 0x0F	; 15
    1aae:	89 27       	eor	r24, r25
    1ab0:	9f 70       	andi	r25, 0x0F	; 15
    1ab2:	89 27       	eor	r24, r25
			(ED_MAX_VAL * LQI_MAX);

	if (link_quality > 255) {
    1ab4:	8f 3f       	cpi	r24, 0xFF	; 255
    1ab6:	91 05       	cpc	r25, r1
    1ab8:	11 f0       	breq	.+4      	; 0x1abe <process_incoming_frame+0x6e>
    1aba:	08 f0       	brcs	.+2      	; 0x1abe <process_incoming_frame+0x6e>
		return 255;
    1abc:	8f ef       	ldi	r24, 0xFF	; 255
	lqi = normalize_lqi(lqi, ed_level);
#endif

	/* Store normalized LQI value again. */
	frame_ptr--;
	*frame_ptr = lqi;
    1abe:	80 83       	st	Z, r24
#endif  /* #ifndef TRX_REG_RAW_VALUE */

	receive_frame->buffer_header = buf_ptr;
    1ac0:	5a 83       	std	Y+2, r21	; 0x02
    1ac2:	49 83       	std	Y+1, r20	; 0x01
#ifdef ENABLE_RTB
	/* The callback function implemented by RTB is invoked. */
	rtb_rx_frame_cb(receive_frame);
#else
	/* The callback function implemented by MAC is invoked. */
	tal_rx_frame_cb(receive_frame);
    1ac4:	ce 01       	movw	r24, r28
    1ac6:	2e d6       	rcall	.+3164   	; 0x2724 <tal_rx_frame_cb>
#endif
} /* process_incoming_frame() */
    1ac8:	df 91       	pop	r29
    1aca:	cf 91       	pop	r28
    1acc:	08 95       	ret

00001ace <tal_rx_enable>:
{
	/*
	 * Trx can only be enabled if TAL is not busy;
	 * i.e. if TAL is IDLE.
	 */
	if (TAL_IDLE != tal_state) {
    1ace:	90 91 7c 05 	lds	r25, 0x057C	; 0x80057c <tal_state>
    1ad2:	91 11       	cpse	r25, r1
    1ad4:	16 c0       	rjmp	.+44     	; 0x1b02 <tal_rx_enable+0x34>
#else
		return TAL_BUSY;
#endif
	}

	if (state == PHY_TRX_OFF) {
    1ad6:	88 30       	cpi	r24, 0x08	; 8
    1ad8:	29 f4       	brne	.+10     	; 0x1ae4 <tal_rx_enable+0x16>
		 * that is currently being received.
		 * This must not be a Forced TRX_OFF (CMD_FORCED_TRX_OFF) since
		 * this could
		 * corrupt an already outoing ACK frame.
		 */
		set_trx_state(CMD_TRX_OFF);
    1ada:	16 d9       	rcall	.-3540   	; 0xd08 <set_trx_state>
		tal_rx_on_required = false;
    1adc:	10 92 50 05 	sts	0x0550, r1	; 0x800550 <tal_rx_on_required>
		return TRX_OFF;
    1ae0:	88 e0       	ldi	r24, 0x08	; 8
    1ae2:	08 95       	ret
	} else {
#ifdef SNIFFER
		set_trx_state(CMD_RX_ON);
#else   /* #ifndef SNIFFER */
		if (NULL != tal_rx_buffer) {
    1ae4:	80 91 59 04 	lds	r24, 0x0459	; 0x800459 <tal_rx_buffer>
    1ae8:	90 91 5a 04 	lds	r25, 0x045A	; 0x80045a <tal_rx_buffer+0x1>
    1aec:	89 2b       	or	r24, r25
    1aee:	21 f0       	breq	.+8      	; 0x1af8 <tal_rx_enable+0x2a>
			} else {
				set_trx_state(CMD_RX_AACK_ON);
			}

#else   /* Normal operation */
			set_trx_state(CMD_RX_AACK_ON);
    1af0:	86 e1       	ldi	r24, 0x16	; 22
    1af2:	0a d9       	rcall	.-3564   	; 0xd08 <set_trx_state>
			 * receiver.
			 */
			tal_rx_on_required = true;
		}
#endif  /* #ifndef SNIFFER */
		return RX_ON; /* MAC layer assumes RX_ON as return value */
    1af4:	86 e0       	ldi	r24, 0x06	; 6
    1af6:	08 95       	ret
			 * the TAL returns MAC_SUCCESS. The TAL will try to
			 * allocate a receive
			 * buffer as soon as possible and will switch on the
			 * receiver.
			 */
			tal_rx_on_required = true;
    1af8:	81 e0       	ldi	r24, 0x01	; 1
    1afa:	80 93 50 05 	sts	0x0550, r24	; 0x800550 <tal_rx_on_required>
		}
#endif  /* #ifndef SNIFFER */
		return RX_ON; /* MAC layer assumes RX_ON as return value */
    1afe:	86 e0       	ldi	r24, 0x06	; 6
    1b00:	08 95       	ret
		if (tal_state != TAL_SLOTTED_CSMA) {
			return TAL_BUSY;
		}

#else
		return TAL_BUSY;
    1b02:	86 e8       	ldi	r24, 0x86	; 134
			tal_rx_on_required = true;
		}
#endif  /* #ifndef SNIFFER */
		return RX_ON; /* MAC layer assumes RX_ON as return value */
	}
}
    1b04:	08 95       	ret

00001b06 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    1b06:	04 c0       	rjmp	.+8      	; 0x1b10 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    1b08:	61 50       	subi	r22, 0x01	; 1
    1b0a:	71 09       	sbc	r23, r1
    1b0c:	81 09       	sbc	r24, r1
    1b0e:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    1b10:	61 15       	cp	r22, r1
    1b12:	71 05       	cpc	r23, r1
    1b14:	81 05       	cpc	r24, r1
    1b16:	91 05       	cpc	r25, r1
    1b18:	b9 f7       	brne	.-18     	; 0x1b08 <__portable_avr_delay_cycles+0x2>
    1b1a:	08 95       	ret

00001b1c <tx_done_handling>:
 *
 * This function handles the callback for the transmission end.
 */
void tx_done_handling(void)
{
	tal_state = TAL_IDLE;
    1b1c:	10 92 7c 05 	sts	0x057C, r1	; 0x80057c <tal_state>
	mac_frame_ptr->time_stamp = pal_tx_timestamp;
#endif  /* #if (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP) */

	retval_t status;

	switch (trx_trac_status) {
    1b20:	80 91 63 04 	lds	r24, 0x0463	; 0x800463 <trx_trac_status>
    1b24:	83 30       	cpi	r24, 0x03	; 3
    1b26:	69 f0       	breq	.+26     	; 0x1b42 <tx_done_handling+0x26>
    1b28:	28 f4       	brcc	.+10     	; 0x1b34 <tx_done_handling+0x18>
    1b2a:	88 23       	and	r24, r24
    1b2c:	91 f0       	breq	.+36     	; 0x1b52 <tx_done_handling+0x36>
    1b2e:	81 30       	cpi	r24, 0x01	; 1
    1b30:	31 f0       	breq	.+12     	; 0x1b3e <tx_done_handling+0x22>
    1b32:	0d c0       	rjmp	.+26     	; 0x1b4e <tx_done_handling+0x32>
    1b34:	85 30       	cpi	r24, 0x05	; 5
    1b36:	39 f0       	breq	.+14     	; 0x1b46 <tx_done_handling+0x2a>
    1b38:	87 30       	cpi	r24, 0x07	; 7
    1b3a:	39 f0       	breq	.+14     	; 0x1b4a <tx_done_handling+0x2e>
    1b3c:	08 c0       	rjmp	.+16     	; 0x1b4e <tx_done_handling+0x32>
	case TRAC_SUCCESS:
		status = MAC_SUCCESS;
		break;

	case TRAC_SUCCESS_DATA_PENDING:
		status = TAL_FRAME_PENDING;
    1b3e:	87 e8       	ldi	r24, 0x87	; 135
    1b40:	09 c0       	rjmp	.+18     	; 0x1b54 <tx_done_handling+0x38>
		break;

	case TRAC_CHANNEL_ACCESS_FAILURE:
		status = MAC_CHANNEL_ACCESS_FAILURE;
    1b42:	81 ee       	ldi	r24, 0xE1	; 225
		break;
    1b44:	07 c0       	rjmp	.+14     	; 0x1b54 <tx_done_handling+0x38>

	case TRAC_NO_ACK:
		status = MAC_NO_ACK;
    1b46:	89 ee       	ldi	r24, 0xE9	; 233
		break;
    1b48:	05 c0       	rjmp	.+10     	; 0x1b54 <tx_done_handling+0x38>

	case TRAC_INVALID:
		status = FAILURE;
    1b4a:	85 e8       	ldi	r24, 0x85	; 133
		break;
    1b4c:	03 c0       	rjmp	.+6      	; 0x1b54 <tx_done_handling+0x38>

	default:
		Assert("Unexpected tal_tx_state" == 0);
		status = FAILURE;
    1b4e:	85 e8       	ldi	r24, 0x85	; 133
		break;
    1b50:	01 c0       	rjmp	.+2      	; 0x1b54 <tx_done_handling+0x38>

	retval_t status;

	switch (trx_trac_status) {
	case TRAC_SUCCESS:
		status = MAC_SUCCESS;
    1b52:	80 e0       	ldi	r24, 0x00	; 0

#ifdef ENABLE_RTB
	rtb_tx_frame_done_cb(status, mac_frame_ptr);
#else
	/* Regular handling without RTB */
	tal_tx_frame_done_cb(status, mac_frame_ptr);
    1b54:	60 91 56 05 	lds	r22, 0x0556	; 0x800556 <mac_frame_ptr>
    1b58:	70 91 57 05 	lds	r23, 0x0557	; 0x800557 <mac_frame_ptr+0x1>
    1b5c:	e0 c5       	rjmp	.+3008   	; 0x271e <tal_tx_frame_done_cb>
    1b5e:	08 95       	ret

00001b60 <send_frame>:
 * \param use_csma Flag indicating if CSMA is requested
 * \param tx_retries Flag indicating if transmission retries are requested
 *                   by the MAC layer
 */
void send_frame(csma_mode_t csma_mode, bool tx_retries)
{
    1b60:	1f 93       	push	r17
    1b62:	cf 93       	push	r28
    1b64:	df 93       	push	r29
    1b66:	1f 92       	push	r1
    1b68:	cd b7       	in	r28, 0x3d	; 61
    1b6a:	de b7       	in	r29, 0x3e	; 62
    1b6c:	18 2f       	mov	r17, r24
	tal_trx_status_t trx_status;

	/* Configure tx according to tx_retries */
	if (tx_retries) {
    1b6e:	66 23       	and	r22, r22
    1b70:	81 f0       	breq	.+32     	; 0x1b92 <send_frame+0x32>
		trx_bit_write(SR_MAX_FRAME_RETRIES,
    1b72:	ec e6       	ldi	r30, 0x6C	; 108
    1b74:	f1 e0       	ldi	r31, 0x01	; 1
    1b76:	20 81       	ld	r18, Z
    1b78:	90 91 74 05 	lds	r25, 0x0574	; 0x800574 <tal_pib+0x1c>
    1b7c:	30 e1       	ldi	r19, 0x10	; 16
    1b7e:	93 9f       	mul	r25, r19
    1b80:	c0 01       	movw	r24, r0
    1b82:	11 24       	eor	r1, r1
    1b84:	92 2f       	mov	r25, r18
    1b86:	9f 70       	andi	r25, 0x0F	; 15
    1b88:	89 2b       	or	r24, r25
    1b8a:	80 83       	st	Z, r24
	} else {
		trx_bit_write(SR_MAX_FRAME_RETRIES, 0);
	}

	/* Configure tx according to csma usage */
	if ((csma_mode == NO_CSMA_NO_IFS) || (csma_mode == NO_CSMA_WITH_IFS)) {
    1b8c:	12 30       	cpi	r17, 0x02	; 2
    1b8e:	e0 f4       	brcc	.+56     	; 0x1bc8 <send_frame+0x68>
    1b90:	08 c0       	rjmp	.+16     	; 0x1ba2 <send_frame+0x42>
	/* Configure tx according to tx_retries */
	if (tx_retries) {
		trx_bit_write(SR_MAX_FRAME_RETRIES,
				tal_pib.MaxFrameRetries);
	} else {
		trx_bit_write(SR_MAX_FRAME_RETRIES, 0);
    1b92:	ec e6       	ldi	r30, 0x6C	; 108
    1b94:	f1 e0       	ldi	r31, 0x01	; 1
    1b96:	80 81       	ld	r24, Z
    1b98:	8f 70       	andi	r24, 0x0F	; 15
    1b9a:	80 83       	st	Z, r24
	}

	/* Configure tx according to csma usage */
	if ((csma_mode == NO_CSMA_NO_IFS) || (csma_mode == NO_CSMA_WITH_IFS)) {
    1b9c:	12 30       	cpi	r17, 0x02	; 2
    1b9e:	a0 f4       	brcc	.+40     	; 0x1bc8 <send_frame+0x68>
    1ba0:	0d c0       	rjmp	.+26     	; 0x1bbc <send_frame+0x5c>
		if (tx_retries) {
			trx_bit_write(SR_MAX_CSMA_RETRIES,
    1ba2:	ec e6       	ldi	r30, 0x6C	; 108
    1ba4:	f1 e0       	ldi	r31, 0x01	; 1
    1ba6:	80 81       	ld	r24, Z
    1ba8:	90 91 6c 05 	lds	r25, 0x056C	; 0x80056c <tal_pib+0x14>
    1bac:	99 0f       	add	r25, r25
    1bae:	9e 70       	andi	r25, 0x0E	; 14
    1bb0:	81 7f       	andi	r24, 0xF1	; 241
    1bb2:	89 2b       	or	r24, r25
    1bb4:	80 83       	st	Z, r24
					tal_pib.MaxCSMABackoffs);
			trx_reg_write(RG_CSMA_BE, 0x00);
    1bb6:	10 92 6f 01 	sts	0x016F, r1	; 0x80016f <__TEXT_REGION_LENGTH__+0x70016f>
    1bba:	1a c0       	rjmp	.+52     	; 0x1bf0 <send_frame+0x90>
		} else {
			trx_bit_write(SR_MAX_CSMA_RETRIES, 7);
    1bbc:	ec e6       	ldi	r30, 0x6C	; 108
    1bbe:	f1 e0       	ldi	r31, 0x01	; 1
    1bc0:	80 81       	ld	r24, Z
    1bc2:	8e 60       	ori	r24, 0x0E	; 14
    1bc4:	80 83       	st	Z, r24
    1bc6:	14 c0       	rjmp	.+40     	; 0x1bf0 <send_frame+0x90>
		}
	} else {
		trx_reg_write(RG_CSMA_BE,
    1bc8:	e8 e5       	ldi	r30, 0x58	; 88
    1bca:	f5 e0       	ldi	r31, 0x05	; 5
    1bcc:	83 8d       	ldd	r24, Z+27	; 0x1b
    1bce:	20 e1       	ldi	r18, 0x10	; 16
    1bd0:	82 9f       	mul	r24, r18
    1bd2:	c0 01       	movw	r24, r0
    1bd4:	11 24       	eor	r1, r1
    1bd6:	95 89       	ldd	r25, Z+21	; 0x15
    1bd8:	89 2b       	or	r24, r25
    1bda:	80 93 6f 01 	sts	0x016F, r24	; 0x80016f <__TEXT_REGION_LENGTH__+0x70016f>
				((tal_pib.MaxBE << 4) | tal_pib.MinBE));
		trx_bit_write(SR_MAX_CSMA_RETRIES, tal_pib.MaxCSMABackoffs);
    1bde:	ac e6       	ldi	r26, 0x6C	; 108
    1be0:	b1 e0       	ldi	r27, 0x01	; 1
    1be2:	8c 91       	ld	r24, X
    1be4:	94 89       	ldd	r25, Z+20	; 0x14
    1be6:	99 0f       	add	r25, r25
    1be8:	9e 70       	andi	r25, 0x0E	; 14
    1bea:	81 7f       	andi	r24, 0xF1	; 241
    1bec:	89 2b       	or	r24, r25
    1bee:	8c 93       	st	X, r24
	}

	do {
		trx_status = set_trx_state(CMD_TX_ARET_ON);
    1bf0:	89 e1       	ldi	r24, 0x19	; 25
    1bf2:	8a d8       	rcall	.-3820   	; 0xd08 <set_trx_state>
	} while (trx_status != TX_ARET_ON);
    1bf4:	89 31       	cpi	r24, 0x19	; 25
    1bf6:	e1 f7       	brne	.-8      	; 0x1bf0 <send_frame+0x90>

	/* Handle interframe spacing */
	if (csma_mode == NO_CSMA_WITH_IFS) {
    1bf8:	11 30       	cpi	r17, 0x01	; 1
    1bfa:	a1 f4       	brne	.+40     	; 0x1c24 <send_frame+0xc4>
		if (last_frame_length > aMaxSIFSFrameSize) {
    1bfc:	80 91 78 05 	lds	r24, 0x0578	; 0x800578 <last_frame_length>
    1c00:	83 31       	cpi	r24, 0x13	; 19
    1c02:	40 f0       	brcs	.+16     	; 0x1c14 <send_frame+0xb4>
			pal_timer_delay(TAL_CONVERT_SYMBOLS_TO_US(
    1c04:	61 e0       	ldi	r22, 0x01	; 1
    1c06:	73 e0       	ldi	r23, 0x03	; 3
    1c08:	80 e0       	ldi	r24, 0x00	; 0
    1c0a:	90 e0       	ldi	r25, 0x00	; 0
    1c0c:	7c df       	rcall	.-264    	; 0x1b06 <__portable_avr_delay_cycles>
					macMinLIFSPeriod_def)
					- IRQ_PROCESSING_DLY_US -
					PRE_TX_DURATION_US);
			last_frame_length = 0;
    1c0e:	10 92 78 05 	sts	0x0578, r1	; 0x800578 <last_frame_length>
    1c12:	0d c0       	rjmp	.+26     	; 0x1c2e <send_frame+0xce>
		} else {
			pal_timer_delay(TAL_CONVERT_SYMBOLS_TO_US(
    1c14:	6b ea       	ldi	r22, 0xAB	; 171
    1c16:	70 e0       	ldi	r23, 0x00	; 0
    1c18:	80 e0       	ldi	r24, 0x00	; 0
    1c1a:	90 e0       	ldi	r25, 0x00	; 0
    1c1c:	74 df       	rcall	.-280    	; 0x1b06 <__portable_avr_delay_cycles>
					macMinSIFSPeriod_def)
					- IRQ_PROCESSING_DLY_US -
					PRE_TX_DURATION_US);
			last_frame_length = 0;
    1c1e:	10 92 78 05 	sts	0x0578, r1	; 0x800578 <last_frame_length>
    1c22:	05 c0       	rjmp	.+10     	; 0x1c2e <send_frame+0xce>
		 * If no delay is applied after switching to TX_ARET_ON,
		 * a short delay is required that allows that a pending TX_END
		 * IRQ for
		 * ACK transmission gets served.
		 */
		pal_timer_delay(TRX_IRQ_DELAY_US);
    1c24:	6c e0       	ldi	r22, 0x0C	; 12
    1c26:	70 e0       	ldi	r23, 0x00	; 0
    1c28:	80 e0       	ldi	r24, 0x00	; 0
    1c2a:	90 e0       	ldi	r25, 0x00	; 0
    1c2c:	6c df       	rcall	.-296    	; 0x1b06 <__portable_avr_delay_cycles>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1c2e:	8f b7       	in	r24, 0x3f	; 63
    1c30:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1c32:	f8 94       	cli
	return flags;
    1c34:	19 81       	ldd	r17, Y+1	; 0x01
	}

	ENTER_CRITICAL_REGION(); /* prevent from buffer underrun */

	/* Toggle the SLP_TR pin triggering transmission. */
	TRX_SLP_TR_HIGH();
    1c36:	e9 e3       	ldi	r30, 0x39	; 57
    1c38:	f1 e0       	ldi	r31, 0x01	; 1
    1c3a:	80 81       	ld	r24, Z
    1c3c:	82 60       	ori	r24, 0x02	; 2
    1c3e:	80 83       	st	Z, r24
	PAL_WAIT_65_NS();
    1c40:	00 00       	nop
    1c42:	00 00       	nop
	TRX_SLP_TR_LOW();
    1c44:	80 81       	ld	r24, Z
    1c46:	8d 7f       	andi	r24, 0xFD	; 253
    1c48:	80 83       	st	Z, r24
	 * is
	 * 1 octet frame length octet
	 * + n octets frame (i.e. value of frame_tx[0])
	 * - 2 octets FCS
	 */
	trx_frame_write(tal_frame_to_tx, tal_frame_to_tx[0] - 1);
    1c4a:	60 91 79 05 	lds	r22, 0x0579	; 0x800579 <tal_frame_to_tx>
    1c4e:	70 91 7a 05 	lds	r23, 0x057A	; 0x80057a <tal_frame_to_tx+0x1>
    1c52:	fb 01       	movw	r30, r22
    1c54:	40 81       	ld	r20, Z
    1c56:	50 e0       	ldi	r21, 0x00	; 0
    1c58:	41 50       	subi	r20, 0x01	; 1
    1c5a:	51 09       	sbc	r21, r1
    1c5c:	80 e8       	ldi	r24, 0x80	; 128
    1c5e:	91 e0       	ldi	r25, 0x01	; 1
    1c60:	31 d6       	rcall	.+3170   	; 0x28c4 <memcpy>

	tal_state = TAL_TX_AUTO;
    1c62:	81 e0       	ldi	r24, 0x01	; 1
    1c64:	80 93 7c 05 	sts	0x057C, r24	; 0x80057c <tal_state>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1c68:	1f bf       	out	0x3f, r17	; 63

	LEAVE_CRITICAL_REGION();
}
    1c6a:	0f 90       	pop	r0
    1c6c:	df 91       	pop	r29
    1c6e:	cf 91       	pop	r28
    1c70:	1f 91       	pop	r17
    1c72:	08 95       	ret

00001c74 <tal_tx_frame>:
 *                 transmission
 *         TAL_BUSY if the TAL is busy servicing the previous MAC request
 */
retval_t tal_tx_frame(frame_info_t *tx_frame, csma_mode_t csma_mode,
		bool perform_frame_retry)
{
    1c74:	fc 01       	movw	r30, r24
	if (tal_state != TAL_IDLE) {
    1c76:	90 91 7c 05 	lds	r25, 0x057C	; 0x80057c <tal_state>
    1c7a:	91 11       	cpse	r25, r1
    1c7c:	16 c0       	rjmp	.+44     	; 0x1caa <tal_tx_frame+0x36>

	/*
	 * Store the pointer to the provided frame structure.
	 * This is needed for the callback function.
	 */
	mac_frame_ptr = tx_frame;
    1c7e:	f0 93 57 05 	sts	0x0557, r31	; 0x800557 <mac_frame_ptr+0x1>
    1c82:	e0 93 56 05 	sts	0x0556, r30	; 0x800556 <mac_frame_ptr>

	/* Set pointer to actual mpdu to be downloaded to the transceiver. */
	tal_frame_to_tx = tx_frame->mpdu;
    1c86:	07 80       	ldd	r0, Z+7	; 0x07
    1c88:	f0 85       	ldd	r31, Z+8	; 0x08
    1c8a:	e0 2d       	mov	r30, r0
    1c8c:	f0 93 7a 05 	sts	0x057A, r31	; 0x80057a <tal_frame_to_tx+0x1>
    1c90:	e0 93 79 05 	sts	0x0579, r30	; 0x800579 <tal_frame_to_tx>
	last_frame_length = tal_frame_to_tx[0] - 1;
    1c94:	80 81       	ld	r24, Z
    1c96:	81 50       	subi	r24, 0x01	; 1
    1c98:	80 93 78 05 	sts	0x0578, r24	; 0x800578 <last_frame_length>

	/*
	 * In case the frame is too large, return immediately indicating
	 * invalid status.
	 */
	if (tal_frame_to_tx == NULL) {
    1c9c:	ef 2b       	or	r30, r31
    1c9e:	39 f0       	breq	.+14     	; 0x1cae <tal_tx_frame+0x3a>
    1ca0:	86 2f       	mov	r24, r22
#endif  /* #if (MAC_INDIRECT_DATA_FFD == 1) */
		send_frame(csma_mode, perform_frame_retry);
	}

#else   /* No BEACON_SUPPORT */
	send_frame(csma_mode, perform_frame_retry);
    1ca2:	64 2f       	mov	r22, r20
    1ca4:	5d df       	rcall	.-326    	; 0x1b60 <send_frame>
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

	return MAC_SUCCESS;
    1ca6:	80 e0       	ldi	r24, 0x00	; 0
    1ca8:	08 95       	ret
 */
retval_t tal_tx_frame(frame_info_t *tx_frame, csma_mode_t csma_mode,
		bool perform_frame_retry)
{
	if (tal_state != TAL_IDLE) {
		return TAL_BUSY;
    1caa:	86 e8       	ldi	r24, 0x86	; 134
    1cac:	08 95       	ret
	/*
	 * In case the frame is too large, return immediately indicating
	 * invalid status.
	 */
	if (tal_frame_to_tx == NULL) {
		return MAC_INVALID_PARAMETER;
    1cae:	88 ee       	ldi	r24, 0xE8	; 232
#else   /* No BEACON_SUPPORT */
	send_frame(csma_mode, perform_frame_retry);
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

	return MAC_SUCCESS;
}
    1cb0:	08 95       	ret

00001cb2 <handle_tx_end_irq>:
	/* Check if TX_END interrupt, is issued due to automatic ACK
	 * transmission. */
#if ((MAC_START_REQUEST_CONFIRM == 1) && (defined BEACON_SUPPORT))
	if ((tal_state != TAL_TX_AUTO) && (!tal_beacon_transmission))
#else
	if (tal_state != TAL_TX_AUTO)
    1cb2:	80 91 7c 05 	lds	r24, 0x057C	; 0x80057c <tal_state>
    1cb6:	81 30       	cpi	r24, 0x01	; 1
    1cb8:	c1 f4       	brne	.+48     	; 0x1cea <handle_tx_end_irq+0x38>
		}
	} else
#endif /* ((MAC_START_REQUEST_CONFIRM == 1) && (defined BEACON_SUPPORT)) */
	{
		/* Read trac status before enabling RX_AACK_ON. */
		trx_trac_status = (trx_trac_status_t)trx_bit_read(
    1cba:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
    1cbe:	82 95       	swap	r24
    1cc0:	86 95       	lsr	r24
    1cc2:	87 70       	andi	r24, 0x07	; 7
    1cc4:	80 93 63 04 	sts	0x0463, r24	; 0x800463 <trx_trac_status>
			PIN_ACK_WAITING_END();
		} else
#endif  /* BEACON_SUPPORT */
		/* Trx has handled the entire transmission incl. CSMA */
		{
			tal_state = TAL_TX_DONE; /* Further handling is done by
    1cc8:	82 e0       	ldi	r24, 0x02	; 2
    1cca:	80 93 7c 05 	sts	0x057C, r24	; 0x80057c <tal_state>

	/*
	 * After transmission has finished, switch receiver on again.
	 * Check if receive buffer is available.
	 */
	if (NULL == tal_rx_buffer) {
    1cce:	80 91 59 04 	lds	r24, 0x0459	; 0x800459 <tal_rx_buffer>
    1cd2:	90 91 5a 04 	lds	r25, 0x045A	; 0x80045a <tal_rx_buffer+0x1>
    1cd6:	89 2b       	or	r24, r25
    1cd8:	31 f4       	brne	.+12     	; 0x1ce6 <handle_tx_end_irq+0x34>
		set_trx_state(CMD_PLL_ON);
    1cda:	89 e0       	ldi	r24, 0x09	; 9
    1cdc:	15 d8       	rcall	.-4054   	; 0xd08 <set_trx_state>
		tal_rx_on_required = true;
    1cde:	81 e0       	ldi	r24, 0x01	; 1
    1ce0:	80 93 50 05 	sts	0x0550, r24	; 0x800550 <tal_rx_on_required>
    1ce4:	08 95       	ret
	} else {
		set_trx_state(CMD_RX_AACK_ON);
    1ce6:	86 e1       	ldi	r24, 0x16	; 22
    1ce8:	0f c8       	rjmp	.-4066   	; 0xd08 <set_trx_state>
    1cea:	08 95       	ret

00001cec <tal_ant_div_config>:
 */
#if ((TAL_TYPE != AT86RF230B) && (TAL_TYPE != AT86RF212))
retval_t  tal_ant_div_config(bool div_ctrl, uint8_t ant_ctrl)
{
	retval_t return_var = FAILURE;
	if (true == div_ctrl) {
    1cec:	88 23       	and	r24, r24
    1cee:	29 f1       	breq	.+74     	; 0x1d3a <tal_ant_div_config+0x4e>
		/* do the configurations if diversity has to be enabled */
		trx_bit_write(SR_ANT_CTRL, ANT_CTRL_0);
    1cf0:	ed e4       	ldi	r30, 0x4D	; 77
    1cf2:	f1 e0       	ldi	r31, 0x01	; 1
    1cf4:	80 81       	ld	r24, Z
    1cf6:	8c 7f       	andi	r24, 0xFC	; 252
    1cf8:	80 83       	st	Z, r24
		trx_bit_write(SR_ANT_DIV_EN, ANT_DIV_ENABLE);
    1cfa:	80 81       	ld	r24, Z
    1cfc:	88 60       	ori	r24, 0x08	; 8
    1cfe:	80 83       	st	Z, r24

#if ((TAL_TYPE != AT86RF212) && (TAL_TYPE != AT86RF212B))
		trx_bit_write(SR_PDT_THRES, THRES_ANT_DIV_ENABLE);
    1d00:	aa e4       	ldi	r26, 0x4A	; 74
    1d02:	b1 e0       	ldi	r27, 0x01	; 1
    1d04:	8c 91       	ld	r24, X
    1d06:	80 7f       	andi	r24, 0xF0	; 240
    1d08:	83 60       	ori	r24, 0x03	; 3
    1d0a:	8c 93       	st	X, r24
#endif /* End of ((TAL_TYPE != AT86RF212) && (TAL_TYPE!= AT86RF212B)) */
		trx_bit_write(SR_ANT_EXT_SW_EN, ANT_EXT_SW_ENABLE);
    1d0c:	80 81       	ld	r24, Z
    1d0e:	84 60       	ori	r24, 0x04	; 4
    1d10:	80 83       	st	Z, r24
#if (TAL_TYPE == ATMEGARFA1)
		CONF_REG_WRITE();
#endif /* TAL_TYPE == ATMEGA128RFA1 */

		/* check the values written in transceiver registers */
		if ((trx_bit_read(SR_ANT_CTRL) == ANT_CTRL_0) &&
    1d12:	80 81       	ld	r24, Z
    1d14:	83 70       	andi	r24, 0x03	; 3
    1d16:	09 f0       	breq	.+2      	; 0x1d1a <tal_ant_div_config+0x2e>
    1d18:	54 c0       	rjmp	.+168    	; 0x1dc2 <tal_ant_div_config+0xd6>
				(trx_bit_read(SR_ANT_DIV_EN) ==
    1d1a:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
#if (TAL_TYPE == ATMEGARFA1)
		CONF_REG_WRITE();
#endif /* TAL_TYPE == ATMEGA128RFA1 */

		/* check the values written in transceiver registers */
		if ((trx_bit_read(SR_ANT_CTRL) == ANT_CTRL_0) &&
    1d1e:	83 ff       	sbrs	r24, 3
    1d20:	52 c0       	rjmp	.+164    	; 0x1dc6 <tal_ant_div_config+0xda>
				(trx_bit_read(SR_ANT_DIV_EN) ==
				ANT_DIV_ENABLE) && \
				(trx_bit_read(SR_ANT_EXT_SW_EN) ==
    1d22:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
#endif /* TAL_TYPE == ATMEGA128RFA1 */

		/* check the values written in transceiver registers */
		if ((trx_bit_read(SR_ANT_CTRL) == ANT_CTRL_0) &&
				(trx_bit_read(SR_ANT_DIV_EN) ==
				ANT_DIV_ENABLE) && \
    1d26:	82 ff       	sbrs	r24, 2
    1d28:	50 c0       	rjmp	.+160    	; 0x1dca <tal_ant_div_config+0xde>
				(trx_bit_read(SR_ANT_EXT_SW_EN) ==
				ANT_EXT_SW_ENABLE)) {
#if ((TAL_TYPE != AT86RF212) && (TAL_TYPE != AT86RF212B))
			if ((trx_bit_read(SR_PDT_THRES) ==
    1d2a:	80 91 4a 01 	lds	r24, 0x014A	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
    1d2e:	8f 70       	andi	r24, 0x0F	; 15
    1d30:	83 30       	cpi	r24, 0x03	; 3
    1d32:	09 f0       	breq	.+2      	; 0x1d36 <tal_ant_div_config+0x4a>
    1d34:	4c c0       	rjmp	.+152    	; 0x1dce <tal_ant_div_config+0xe2>
					THRES_ANT_DIV_ENABLE))
#endif
			return_var = MAC_SUCCESS;
    1d36:	80 e0       	ldi	r24, 0x00	; 0
    1d38:	08 95       	ret
		} else {
			return_var = FAILURE;
		}
	} else {
		/* do the configurations if diversity has to be disabled */
		trx_bit_write(SR_ANT_DIV_EN, ANT_DIV_DISABLE);
    1d3a:	ed e4       	ldi	r30, 0x4D	; 77
    1d3c:	f1 e0       	ldi	r31, 0x01	; 1
    1d3e:	80 81       	ld	r24, Z
    1d40:	87 7f       	andi	r24, 0xF7	; 247
    1d42:	80 83       	st	Z, r24
#if ((TAL_TYPE != AT86RF212) && (TAL_TYPE != AT86RF212B))
		trx_bit_write(SR_PDT_THRES, THRES_ANT_DIV_DISABLE);
    1d44:	aa e4       	ldi	r26, 0x4A	; 74
    1d46:	b1 e0       	ldi	r27, 0x01	; 1
    1d48:	8c 91       	ld	r24, X
    1d4a:	80 7f       	andi	r24, 0xF0	; 240
    1d4c:	87 60       	ori	r24, 0x07	; 7
    1d4e:	8c 93       	st	X, r24
#endif

		trx_bit_write(SR_ANT_EXT_SW_EN, ANT_EXT_SW_ENABLE);
    1d50:	80 81       	ld	r24, Z
    1d52:	84 60       	ori	r24, 0x04	; 4
    1d54:	80 83       	st	Z, r24
		if (ant_ctrl == ANT_CTRL_1) {
    1d56:	61 30       	cpi	r22, 0x01	; 1
    1d58:	31 f4       	brne	.+12     	; 0x1d66 <tal_ant_div_config+0x7a>
			/* Enable A1/X2 */
			trx_bit_write(SR_ANT_CTRL, ANT_CTRL_1);
    1d5a:	80 81       	ld	r24, Z
    1d5c:	8c 7f       	andi	r24, 0xFC	; 252
    1d5e:	81 60       	ori	r24, 0x01	; 1
    1d60:	80 83       	st	Z, r24
 * \return The value set in the TX_PWR bits
 */
#if ((TAL_TYPE != AT86RF230B) && (TAL_TYPE != AT86RF212))
retval_t  tal_ant_div_config(bool div_ctrl, uint8_t ant_ctrl)
{
	retval_t return_var = FAILURE;
    1d62:	85 e8       	ldi	r24, 0x85	; 133
    1d64:	17 c0       	rjmp	.+46     	; 0x1d94 <tal_ant_div_config+0xa8>

		trx_bit_write(SR_ANT_EXT_SW_EN, ANT_EXT_SW_ENABLE);
		if (ant_ctrl == ANT_CTRL_1) {
			/* Enable A1/X2 */
			trx_bit_write(SR_ANT_CTRL, ANT_CTRL_1);
		} else if (ant_ctrl == ANT_CTRL_2) {
    1d66:	62 30       	cpi	r22, 0x02	; 2
    1d68:	41 f4       	brne	.+16     	; 0x1d7a <tal_ant_div_config+0x8e>
			/* Enable A2/X3 */
			trx_bit_write(SR_ANT_CTRL, ANT_CTRL_2);
    1d6a:	ed e4       	ldi	r30, 0x4D	; 77
    1d6c:	f1 e0       	ldi	r31, 0x01	; 1
    1d6e:	80 81       	ld	r24, Z
    1d70:	8c 7f       	andi	r24, 0xFC	; 252
    1d72:	82 60       	ori	r24, 0x02	; 2
    1d74:	80 83       	st	Z, r24
 * \return The value set in the TX_PWR bits
 */
#if ((TAL_TYPE != AT86RF230B) && (TAL_TYPE != AT86RF212))
retval_t  tal_ant_div_config(bool div_ctrl, uint8_t ant_ctrl)
{
	retval_t return_var = FAILURE;
    1d76:	85 e8       	ldi	r24, 0x85	; 133
    1d78:	0d c0       	rjmp	.+26     	; 0x1d94 <tal_ant_div_config+0xa8>
			/* Enable A1/X2 */
			trx_bit_write(SR_ANT_CTRL, ANT_CTRL_1);
		} else if (ant_ctrl == ANT_CTRL_2) {
			/* Enable A2/X3 */
			trx_bit_write(SR_ANT_CTRL, ANT_CTRL_2);
		} else if (ant_ctrl == ANT_CTRL_0 || ant_ctrl == ANT_CTRL_3) {
    1d7a:	66 23       	and	r22, r22
    1d7c:	11 f0       	breq	.+4      	; 0x1d82 <tal_ant_div_config+0x96>
    1d7e:	63 30       	cpi	r22, 0x03	; 3
    1d80:	41 f4       	brne	.+16     	; 0x1d92 <tal_ant_div_config+0xa6>
			trx_bit_write(SR_ANT_CTRL, ANT_CTRL_0);
    1d82:	ed e4       	ldi	r30, 0x4D	; 77
    1d84:	f1 e0       	ldi	r31, 0x01	; 1
    1d86:	80 81       	ld	r24, Z
    1d88:	8c 7f       	andi	r24, 0xFC	; 252
    1d8a:	80 83       	st	Z, r24
 * \return The value set in the TX_PWR bits
 */
#if ((TAL_TYPE != AT86RF230B) && (TAL_TYPE != AT86RF212))
retval_t  tal_ant_div_config(bool div_ctrl, uint8_t ant_ctrl)
{
	retval_t return_var = FAILURE;
    1d8c:	85 e8       	ldi	r24, 0x85	; 133
		} else if (ant_ctrl == ANT_CTRL_2) {
			/* Enable A2/X3 */
			trx_bit_write(SR_ANT_CTRL, ANT_CTRL_2);
		} else if (ant_ctrl == ANT_CTRL_0 || ant_ctrl == ANT_CTRL_3) {
			trx_bit_write(SR_ANT_CTRL, ANT_CTRL_0);
			ant_ctrl = 0;
    1d8e:	60 e0       	ldi	r22, 0x00	; 0
    1d90:	01 c0       	rjmp	.+2      	; 0x1d94 <tal_ant_div_config+0xa8>
		} else {
			return_var = MAC_INVALID_PARAMETER;
    1d92:	88 ee       	ldi	r24, 0xE8	; 232

#if (TAL_TYPE == ATMEGARFA1)
		CONF_REG_WRITE();
#endif /* TAL_TYPE == ATMEGA128RFA1 */
		/* check the values written in transceiver registers */
		if ((trx_bit_read(SR_ANT_CTRL) == ant_ctrl) &&
    1d94:	20 91 4d 01 	lds	r18, 0x014D	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
    1d98:	23 70       	andi	r18, 0x03	; 3
    1d9a:	30 e0       	ldi	r19, 0x00	; 0
    1d9c:	70 e0       	ldi	r23, 0x00	; 0
    1d9e:	26 17       	cp	r18, r22
    1da0:	37 07       	cpc	r19, r23
    1da2:	b9 f4       	brne	.+46     	; 0x1dd2 <tal_ant_div_config+0xe6>
				(trx_bit_read(SR_ANT_DIV_EN) ==
    1da4:	90 91 4d 01 	lds	r25, 0x014D	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>

#if (TAL_TYPE == ATMEGARFA1)
		CONF_REG_WRITE();
#endif /* TAL_TYPE == ATMEGA128RFA1 */
		/* check the values written in transceiver registers */
		if ((trx_bit_read(SR_ANT_CTRL) == ant_ctrl) &&
    1da8:	93 fd       	sbrc	r25, 3
    1daa:	15 c0       	rjmp	.+42     	; 0x1dd6 <tal_ant_div_config+0xea>
				(trx_bit_read(SR_ANT_DIV_EN) ==
				ANT_DIV_DISABLE) && \
				(trx_bit_read(SR_ANT_EXT_SW_EN) ==
    1dac:	90 91 4d 01 	lds	r25, 0x014D	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
		CONF_REG_WRITE();
#endif /* TAL_TYPE == ATMEGA128RFA1 */
		/* check the values written in transceiver registers */
		if ((trx_bit_read(SR_ANT_CTRL) == ant_ctrl) &&
				(trx_bit_read(SR_ANT_DIV_EN) ==
				ANT_DIV_DISABLE) && \
    1db0:	92 fd       	sbrc	r25, 2
    1db2:	13 c0       	rjmp	.+38     	; 0x1dda <tal_ant_div_config+0xee>
				(trx_bit_read(SR_ANT_EXT_SW_EN) ==
				ANT_EXT_SW_DISABLE)) {
#if ((TAL_TYPE != AT86RF212) && (TAL_TYPE != AT86RF212B))
			if ((trx_bit_read(SR_PDT_THRES) ==
    1db4:	90 91 4a 01 	lds	r25, 0x014A	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
    1db8:	9f 70       	andi	r25, 0x0F	; 15
    1dba:	93 30       	cpi	r25, 0x03	; 3
    1dbc:	79 f4       	brne	.+30     	; 0x1ddc <tal_ant_div_config+0xf0>
					THRES_ANT_DIV_ENABLE))
#endif
			return_var = MAC_SUCCESS;
    1dbe:	80 e0       	ldi	r24, 0x00	; 0
    1dc0:	08 95       	ret
			if ((trx_bit_read(SR_PDT_THRES) ==
					THRES_ANT_DIV_ENABLE))
#endif
			return_var = MAC_SUCCESS;
		} else {
			return_var = FAILURE;
    1dc2:	85 e8       	ldi	r24, 0x85	; 133
    1dc4:	08 95       	ret
    1dc6:	85 e8       	ldi	r24, 0x85	; 133
    1dc8:	08 95       	ret
    1dca:	85 e8       	ldi	r24, 0x85	; 133
    1dcc:	08 95       	ret
 * \return The value set in the TX_PWR bits
 */
#if ((TAL_TYPE != AT86RF230B) && (TAL_TYPE != AT86RF212))
retval_t  tal_ant_div_config(bool div_ctrl, uint8_t ant_ctrl)
{
	retval_t return_var = FAILURE;
    1dce:	85 e8       	ldi	r24, 0x85	; 133
    1dd0:	08 95       	ret
			if ((trx_bit_read(SR_PDT_THRES) ==
					THRES_ANT_DIV_ENABLE))
#endif
			return_var = MAC_SUCCESS;
		} else {
			return_var = FAILURE;
    1dd2:	85 e8       	ldi	r24, 0x85	; 133
    1dd4:	08 95       	ret
    1dd6:	85 e8       	ldi	r24, 0x85	; 133
    1dd8:	08 95       	ret
    1dda:	85 e8       	ldi	r24, 0x85	; 133
		}
	}

	return return_var;
}
    1ddc:	08 95       	ret

00001dde <tfa_pib_set>:
 *         TAL_BUSY if the TAL is not in TAL_IDLE state.
 *         MAC_SUCCESS if the attempt to set the PIB attribute was successful
 */
retval_t tfa_pib_set(tfa_pib_t tfa_pib_attribute, void *value)
{
	switch (tfa_pib_attribute) {
    1dde:	81 11       	cpse	r24, r1
    1de0:	24 c0       	rjmp	.+72     	; 0x1e2a <tfa_pib_set+0x4c>
	case TFA_PIB_RX_SENS:
	{
		uint8_t reg_val;

		tfa_pib_rx_sens = *((int8_t *)value);
    1de2:	fb 01       	movw	r30, r22
    1de4:	80 81       	ld	r24, Z
		if (tfa_pib_rx_sens > -49) {
    1de6:	80 3d       	cpi	r24, 0xD0	; 208
    1de8:	2c f0       	brlt	.+10     	; 0x1df4 <tfa_pib_set+0x16>
			reg_val = 0xF;
			tfa_pib_rx_sens = -49;
    1dea:	8f ec       	ldi	r24, 0xCF	; 207
    1dec:	80 93 64 04 	sts	0x0464, r24	; 0x800464 <tfa_pib_rx_sens>
	{
		uint8_t reg_val;

		tfa_pib_rx_sens = *((int8_t *)value);
		if (tfa_pib_rx_sens > -49) {
			reg_val = 0xF;
    1df0:	6f e0       	ldi	r22, 0x0F	; 15
    1df2:	12 c0       	rjmp	.+36     	; 0x1e18 <tfa_pib_set+0x3a>
			tfa_pib_rx_sens = -49;
		} else if (tfa_pib_rx_sens <= RSSI_BASE_VAL_DBM) {
    1df4:	87 3a       	cpi	r24, 0xA7	; 167
    1df6:	2c f4       	brge	.+10     	; 0x1e02 <tfa_pib_set+0x24>
			reg_val = 0x0;
			tfa_pib_rx_sens = RSSI_BASE_VAL_DBM;
    1df8:	86 ea       	ldi	r24, 0xA6	; 166
    1dfa:	80 93 64 04 	sts	0x0464, r24	; 0x800464 <tfa_pib_rx_sens>
		tfa_pib_rx_sens = *((int8_t *)value);
		if (tfa_pib_rx_sens > -49) {
			reg_val = 0xF;
			tfa_pib_rx_sens = -49;
		} else if (tfa_pib_rx_sens <= RSSI_BASE_VAL_DBM) {
			reg_val = 0x0;
    1dfe:	60 e0       	ldi	r22, 0x00	; 0
    1e00:	0b c0       	rjmp	.+22     	; 0x1e18 <tfa_pib_set+0x3a>
	switch (tfa_pib_attribute) {
	case TFA_PIB_RX_SENS:
	{
		uint8_t reg_val;

		tfa_pib_rx_sens = *((int8_t *)value);
    1e02:	80 93 64 04 	sts	0x0464, r24	; 0x800464 <tfa_pib_rx_sens>
		} else if (tfa_pib_rx_sens <= RSSI_BASE_VAL_DBM) {
			reg_val = 0x0;
			tfa_pib_rx_sens = RSSI_BASE_VAL_DBM;
		} else {
			reg_val
				= ((tfa_pib_rx_sens -
    1e06:	08 2e       	mov	r0, r24
    1e08:	00 0c       	add	r0, r0
    1e0a:	99 0b       	sbc	r25, r25
    1e0c:	86 5a       	subi	r24, 0xA6	; 166
    1e0e:	9f 4f       	sbci	r25, 0xFF	; 255
    1e10:	63 e0       	ldi	r22, 0x03	; 3
    1e12:	70 e0       	ldi	r23, 0x00	; 0
    1e14:	b6 d4       	rcall	.+2412   	; 0x2782 <__divmodhi4>
    1e16:	6f 5f       	subi	r22, 0xFF	; 255
					(RSSI_BASE_VAL_DBM)) / 3) + 1;
		}

		trx_bit_write(SR_RX_PDT_LEVEL, reg_val);
    1e18:	e5 e5       	ldi	r30, 0x55	; 85
    1e1a:	f1 e0       	ldi	r31, 0x01	; 1
    1e1c:	80 81       	ld	r24, Z
    1e1e:	80 7f       	andi	r24, 0xF0	; 240
    1e20:	6f 70       	andi	r22, 0x0F	; 15
    1e22:	68 2b       	or	r22, r24
    1e24:	60 83       	st	Z, r22
	default:
		/* Invalid attribute id */
		return MAC_UNSUPPORTED_ATTRIBUTE;
	}

	return MAC_SUCCESS;
    1e26:	80 e0       	ldi	r24, 0x00	; 0
    1e28:	08 95       	ret
	}
	break;

	default:
		/* Invalid attribute id */
		return MAC_UNSUPPORTED_ATTRIBUTE;
    1e2a:	84 ef       	ldi	r24, 0xF4	; 244
	}

	return MAC_SUCCESS;
}
    1e2c:	08 95       	ret

00001e2e <tfa_init>:
 * to their default values.
 * \ingroup group_tfa
 */
static void init_tfa_pib(void)
{
	tfa_pib_rx_sens = TFA_PIB_RX_SENS_DEF;
    1e2e:	86 ea       	ldi	r24, 0xA6	; 166
    1e30:	80 93 64 04 	sts	0x0464, r24	; 0x800464 <tfa_pib_rx_sens>
 * It is assumed that the radio does not sleep.
 * \ingroup group_tfa
 */
static void write_all_tfa_pibs_to_trx(void)
{
	tfa_pib_set(TFA_PIB_RX_SENS, (void *)&tfa_pib_rx_sens);
    1e34:	64 e6       	ldi	r22, 0x64	; 100
    1e36:	74 e0       	ldi	r23, 0x04	; 4
    1e38:	80 e0       	ldi	r24, 0x00	; 0
    1e3a:	d1 df       	rcall	.-94     	; 0x1dde <tfa_pib_set>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    1e3c:	61 e0       	ldi	r22, 0x01	; 1
    1e3e:	80 e0       	ldi	r24, 0x00	; 0
    1e40:	0e 94 9d 03 	call	0x73a	; 0x73a <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    1e44:	60 e1       	ldi	r22, 0x10	; 16
    1e46:	80 e0       	ldi	r24, 0x00	; 0
    1e48:	0e 94 9d 03 	call	0x73a	; 0x73a <sysclk_enable_module>
{
	init_tfa_pib();
	write_all_tfa_pibs_to_trx();
	sysclk_enable_peripheral_clock(&ADC);
	return MAC_SUCCESS;
}
    1e4c:	80 e0       	ldi	r24, 0x00	; 0
    1e4e:	08 95       	ret

00001e50 <tc_ovf_callback>:

/*! \brief  hw timer overflow callback
 */
void tc_ovf_callback(void)
{
	tmr_ovf_callback();
    1e50:	0c 94 9a 01 	jmp	0x334	; 0x334 <tmr_ovf_callback>
    1e54:	08 95       	ret

00001e56 <tc_cca_callback>:

/*! \brief  hw timer compare callback
 */
void tc_cca_callback(void)
{
	tmr_cca_callback();
    1e56:	0c 94 d2 01 	jmp	0x3a4	; 0x3a4 <tmr_cca_callback>
    1e5a:	08 95       	ret

00001e5c <tmr_read_count>:
 * @return  count  in the register
 */
static inline uint16_t tc_read_count(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		return TCNT1;
    1e5c:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
    1e60:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
/*! \brief  read the actual timer count from register
 */
uint16_t tmr_read_count(void)
{
	return tc_read_count(TIMER);
}
    1e64:	08 95       	ret

00001e66 <tmr_disable_cc_interrupt>:
 * @param tc Timer Address
 */
static inline void tc_disable_compa_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 &= ~(1 << OCIE1A);
    1e66:	ef e6       	ldi	r30, 0x6F	; 111
    1e68:	f0 e0       	ldi	r31, 0x00	; 0
    1e6a:	80 81       	ld	r24, Z
    1e6c:	8d 7f       	andi	r24, 0xFD	; 253
    1e6e:	80 83       	st	Z, r24
 * @param tc Timer Address
 */
static inline void clear_compa_flag(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << OCF1A);
    1e70:	b1 9a       	sbi	0x16, 1	; 22
    1e72:	08 95       	ret

00001e74 <tmr_enable_cc_interrupt>:
    1e74:	b1 9a       	sbi	0x16, 1	; 22
 * @param tc Timer Address
 */
static inline void tc_enable_compa_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << OCIE1A);
    1e76:	ef e6       	ldi	r30, 0x6F	; 111
    1e78:	f0 e0       	ldi	r31, 0x00	; 0
    1e7a:	80 81       	ld	r24, Z
    1e7c:	82 60       	ori	r24, 0x02	; 2
    1e7e:	80 83       	st	Z, r24
    1e80:	08 95       	ret

00001e82 <tmr_disable_ovf_interrupt>:
 * @param tc Timer Address
 */
static inline void tc_enable_ovf_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << TOIE1);
    1e82:	ef e6       	ldi	r30, 0x6F	; 111
    1e84:	f0 e0       	ldi	r31, 0x00	; 0
    1e86:	80 81       	ld	r24, Z
    1e88:	81 60       	ori	r24, 0x01	; 1
    1e8a:	80 83       	st	Z, r24
 * @param tc Timer Address
 */
static inline void clear_ovf_flag(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << TOV1);
    1e8c:	b0 9a       	sbi	0x16, 0	; 22
    1e8e:	08 95       	ret

00001e90 <tmr_stop>:

/*! \brief  to stop the running timer
 */
void tmr_stop(void)
{
	tc_disable(TIMER);
    1e90:	80 e8       	ldi	r24, 0x80	; 128
    1e92:	90 e0       	ldi	r25, 0x00	; 0
    1e94:	82 c3       	rjmp	.+1796   	; 0x259a <tc_disable>
    1e96:	08 95       	ret

00001e98 <tmr_write_cmpreg>:
 */
static inline void tc_write_cc(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t value)
{
	uint8_t *reg = (uint8_t *)tc;
	*(reg + channel_index + 1) |=  (value >> 8);
    1e98:	e9 e8       	ldi	r30, 0x89	; 137
    1e9a:	f0 e0       	ldi	r31, 0x00	; 0
    1e9c:	20 81       	ld	r18, Z
    1e9e:	92 2b       	or	r25, r18
    1ea0:	90 83       	st	Z, r25
	*(reg + channel_index) |=  value;
    1ea2:	e8 e8       	ldi	r30, 0x88	; 136
    1ea4:	f0 e0       	ldi	r31, 0x00	; 0
    1ea6:	90 81       	ld	r25, Z
    1ea8:	89 2b       	or	r24, r25
    1eaa:	80 83       	st	Z, r24
    1eac:	08 95       	ret

00001eae <save_cpu_interrupt>:
}

/*! \brief  to save current interrupts status
 */
uint8_t save_cpu_interrupt(void)
{
    1eae:	cf 93       	push	r28
    1eb0:	df 93       	push	r29
    1eb2:	1f 92       	push	r1
    1eb4:	cd b7       	in	r28, 0x3d	; 61
    1eb6:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1eb8:	8f b7       	in	r24, 0x3f	; 63
    1eba:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1ebc:	f8 94       	cli
	return flags;
    1ebe:	89 81       	ldd	r24, Y+1	; 0x01
	return cpu_irq_save();
}
    1ec0:	0f 90       	pop	r0
    1ec2:	df 91       	pop	r29
    1ec4:	cf 91       	pop	r28
    1ec6:	08 95       	ret

00001ec8 <restore_cpu_interrupt>:
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1ec8:	8f bf       	out	0x3f, r24	; 63
    1eca:	08 95       	ret

00001ecc <tmr_init>:
}

/*! \brief  to initialiaze hw timer
 */
uint8_t tmr_init(void)
{
    1ecc:	cf 93       	push	r28
    1ece:	df 93       	push	r29
	uint8_t timer_multiplier;

	tc_enable(TIMER);
    1ed0:	80 e8       	ldi	r24, 0x80	; 128
    1ed2:	90 e0       	ldi	r25, 0x00	; 0
    1ed4:	eb d2       	rcall	.+1494   	; 0x24ac <tc_enable>

	tc_set_overflow_interrupt_callback(TIMER, tc_ovf_callback);
    1ed6:	68 e2       	ldi	r22, 0x28	; 40
    1ed8:	7f e0       	ldi	r23, 0x0F	; 15
    1eda:	80 e8       	ldi	r24, 0x80	; 128
    1edc:	90 e0       	ldi	r25, 0x00	; 0
    1ede:	d4 d3       	rcall	.+1960   	; 0x2688 <tc_set_overflow_interrupt_callback>
 * @param tc Timer Address
 */
static inline void tc_enable_ovf_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << TOIE1);
    1ee0:	cf e6       	ldi	r28, 0x6F	; 111
    1ee2:	d0 e0       	ldi	r29, 0x00	; 0
    1ee4:	88 81       	ld	r24, Y
    1ee6:	81 60       	ori	r24, 0x01	; 1
    1ee8:	88 83       	st	Y, r24
 */
static void configure_tc_callback(volatile void *timer)
{
	if ((&TCCR1A == timer) || (&TCCR3A == timer) ||
			(&TCCR4A == timer) || (&TCCR5A == timer)) {
		tc_set_compa_interrupt_callback(TIMER, tc_cca_callback);
    1eea:	6b e2       	ldi	r22, 0x2B	; 43
    1eec:	7f e0       	ldi	r23, 0x0F	; 15
    1eee:	80 e8       	ldi	r24, 0x80	; 128
    1ef0:	90 e0       	ldi	r25, 0x00	; 0
    1ef2:	ea d3       	rcall	.+2004   	; 0x26c8 <tc_set_compa_interrupt_callback>
 * @param tc Timer Address
 */
static inline void tc_disable_compa_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 &= ~(1 << OCIE1A);
    1ef4:	88 81       	ld	r24, Y
    1ef6:	8d 7f       	andi	r24, 0xFD	; 253
    1ef8:	88 83       	st	Y, r24
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TCCR1B |=  TC_CLKSEL_enum;
    1efa:	e1 e8       	ldi	r30, 0x81	; 129
    1efc:	f0 e0       	ldi	r31, 0x00	; 0
    1efe:	80 81       	ld	r24, Z
    1f00:	81 60       	ori	r24, 0x01	; 1
    1f02:	80 83       	st	Z, r24
	tc_write_clock_source(TIMER, TC_CLKSEL_DIV1_gc);

	timer_multiplier = sysclk_get_peripheral_bus_hz(TIMER) / DEF_1MHZ;

	return timer_multiplier;
}
    1f04:	88 e0       	ldi	r24, 0x08	; 8
    1f06:	df 91       	pop	r29
    1f08:	cf 91       	pop	r28
    1f0a:	08 95       	ret

00001f0c <__vector_20>:
/**
 * \internal
 * \brief Interrupt handler for Timer Counter  overflow
 */
ISR(TIMER1_OVF_vect)
{
    1f0c:	1f 92       	push	r1
    1f0e:	0f 92       	push	r0
    1f10:	0f b6       	in	r0, 0x3f	; 63
    1f12:	0f 92       	push	r0
    1f14:	11 24       	eor	r1, r1
    1f16:	0b b6       	in	r0, 0x3b	; 59
    1f18:	0f 92       	push	r0
    1f1a:	2f 93       	push	r18
    1f1c:	3f 93       	push	r19
    1f1e:	4f 93       	push	r20
    1f20:	5f 93       	push	r21
    1f22:	6f 93       	push	r22
    1f24:	7f 93       	push	r23
    1f26:	8f 93       	push	r24
    1f28:	9f 93       	push	r25
    1f2a:	af 93       	push	r26
    1f2c:	bf 93       	push	r27
    1f2e:	ef 93       	push	r30
    1f30:	ff 93       	push	r31
	if (tc_tccr1_ovf_callback) {
    1f32:	e0 91 83 04 	lds	r30, 0x0483	; 0x800483 <tc_tccr1_ovf_callback>
    1f36:	f0 91 84 04 	lds	r31, 0x0484	; 0x800484 <tc_tccr1_ovf_callback+0x1>
    1f3a:	30 97       	sbiw	r30, 0x00	; 0
    1f3c:	09 f0       	breq	.+2      	; 0x1f40 <__vector_20+0x34>
		tc_tccr1_ovf_callback();
    1f3e:	19 95       	eicall
	}
}
    1f40:	ff 91       	pop	r31
    1f42:	ef 91       	pop	r30
    1f44:	bf 91       	pop	r27
    1f46:	af 91       	pop	r26
    1f48:	9f 91       	pop	r25
    1f4a:	8f 91       	pop	r24
    1f4c:	7f 91       	pop	r23
    1f4e:	6f 91       	pop	r22
    1f50:	5f 91       	pop	r21
    1f52:	4f 91       	pop	r20
    1f54:	3f 91       	pop	r19
    1f56:	2f 91       	pop	r18
    1f58:	0f 90       	pop	r0
    1f5a:	0b be       	out	0x3b, r0	; 59
    1f5c:	0f 90       	pop	r0
    1f5e:	0f be       	out	0x3f, r0	; 63
    1f60:	0f 90       	pop	r0
    1f62:	1f 90       	pop	r1
    1f64:	18 95       	reti

00001f66 <__vector_17>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel A
 */
ISR(TIMER1_COMPA_vect)
{
    1f66:	1f 92       	push	r1
    1f68:	0f 92       	push	r0
    1f6a:	0f b6       	in	r0, 0x3f	; 63
    1f6c:	0f 92       	push	r0
    1f6e:	11 24       	eor	r1, r1
    1f70:	0b b6       	in	r0, 0x3b	; 59
    1f72:	0f 92       	push	r0
    1f74:	2f 93       	push	r18
    1f76:	3f 93       	push	r19
    1f78:	4f 93       	push	r20
    1f7a:	5f 93       	push	r21
    1f7c:	6f 93       	push	r22
    1f7e:	7f 93       	push	r23
    1f80:	8f 93       	push	r24
    1f82:	9f 93       	push	r25
    1f84:	af 93       	push	r26
    1f86:	bf 93       	push	r27
    1f88:	ef 93       	push	r30
    1f8a:	ff 93       	push	r31
	if (tc_tccr1_compa_callback) {
    1f8c:	e0 91 81 04 	lds	r30, 0x0481	; 0x800481 <tc_tccr1_compa_callback>
    1f90:	f0 91 82 04 	lds	r31, 0x0482	; 0x800482 <tc_tccr1_compa_callback+0x1>
    1f94:	30 97       	sbiw	r30, 0x00	; 0
    1f96:	09 f0       	breq	.+2      	; 0x1f9a <__vector_17+0x34>
		tc_tccr1_compa_callback();
    1f98:	19 95       	eicall
	}
}
    1f9a:	ff 91       	pop	r31
    1f9c:	ef 91       	pop	r30
    1f9e:	bf 91       	pop	r27
    1fa0:	af 91       	pop	r26
    1fa2:	9f 91       	pop	r25
    1fa4:	8f 91       	pop	r24
    1fa6:	7f 91       	pop	r23
    1fa8:	6f 91       	pop	r22
    1faa:	5f 91       	pop	r21
    1fac:	4f 91       	pop	r20
    1fae:	3f 91       	pop	r19
    1fb0:	2f 91       	pop	r18
    1fb2:	0f 90       	pop	r0
    1fb4:	0b be       	out	0x3b, r0	; 59
    1fb6:	0f 90       	pop	r0
    1fb8:	0f be       	out	0x3f, r0	; 63
    1fba:	0f 90       	pop	r0
    1fbc:	1f 90       	pop	r1
    1fbe:	18 95       	reti

00001fc0 <__vector_18>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel B
 */
ISR(TIMER1_COMPB_vect)
{
    1fc0:	1f 92       	push	r1
    1fc2:	0f 92       	push	r0
    1fc4:	0f b6       	in	r0, 0x3f	; 63
    1fc6:	0f 92       	push	r0
    1fc8:	11 24       	eor	r1, r1
    1fca:	0b b6       	in	r0, 0x3b	; 59
    1fcc:	0f 92       	push	r0
    1fce:	2f 93       	push	r18
    1fd0:	3f 93       	push	r19
    1fd2:	4f 93       	push	r20
    1fd4:	5f 93       	push	r21
    1fd6:	6f 93       	push	r22
    1fd8:	7f 93       	push	r23
    1fda:	8f 93       	push	r24
    1fdc:	9f 93       	push	r25
    1fde:	af 93       	push	r26
    1fe0:	bf 93       	push	r27
    1fe2:	ef 93       	push	r30
    1fe4:	ff 93       	push	r31
	if (tc_tccr1_compb_callback) {
    1fe6:	e0 91 7f 04 	lds	r30, 0x047F	; 0x80047f <tc_tccr1_compb_callback>
    1fea:	f0 91 80 04 	lds	r31, 0x0480	; 0x800480 <tc_tccr1_compb_callback+0x1>
    1fee:	30 97       	sbiw	r30, 0x00	; 0
    1ff0:	09 f0       	breq	.+2      	; 0x1ff4 <__vector_18+0x34>
		tc_tccr1_compb_callback();
    1ff2:	19 95       	eicall
	}
}
    1ff4:	ff 91       	pop	r31
    1ff6:	ef 91       	pop	r30
    1ff8:	bf 91       	pop	r27
    1ffa:	af 91       	pop	r26
    1ffc:	9f 91       	pop	r25
    1ffe:	8f 91       	pop	r24
    2000:	7f 91       	pop	r23
    2002:	6f 91       	pop	r22
    2004:	5f 91       	pop	r21
    2006:	4f 91       	pop	r20
    2008:	3f 91       	pop	r19
    200a:	2f 91       	pop	r18
    200c:	0f 90       	pop	r0
    200e:	0b be       	out	0x3b, r0	; 59
    2010:	0f 90       	pop	r0
    2012:	0f be       	out	0x3f, r0	; 63
    2014:	0f 90       	pop	r0
    2016:	1f 90       	pop	r1
    2018:	18 95       	reti

0000201a <__vector_19>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel C
 */
ISR(TIMER1_COMPC_vect)
{
    201a:	1f 92       	push	r1
    201c:	0f 92       	push	r0
    201e:	0f b6       	in	r0, 0x3f	; 63
    2020:	0f 92       	push	r0
    2022:	11 24       	eor	r1, r1
    2024:	0b b6       	in	r0, 0x3b	; 59
    2026:	0f 92       	push	r0
    2028:	2f 93       	push	r18
    202a:	3f 93       	push	r19
    202c:	4f 93       	push	r20
    202e:	5f 93       	push	r21
    2030:	6f 93       	push	r22
    2032:	7f 93       	push	r23
    2034:	8f 93       	push	r24
    2036:	9f 93       	push	r25
    2038:	af 93       	push	r26
    203a:	bf 93       	push	r27
    203c:	ef 93       	push	r30
    203e:	ff 93       	push	r31
	if (tc_tccr1_compc_callback) {
    2040:	e0 91 7d 04 	lds	r30, 0x047D	; 0x80047d <tc_tccr1_compc_callback>
    2044:	f0 91 7e 04 	lds	r31, 0x047E	; 0x80047e <tc_tccr1_compc_callback+0x1>
    2048:	30 97       	sbiw	r30, 0x00	; 0
    204a:	09 f0       	breq	.+2      	; 0x204e <__vector_19+0x34>
		tc_tccr1_compc_callback();
    204c:	19 95       	eicall
	}
}
    204e:	ff 91       	pop	r31
    2050:	ef 91       	pop	r30
    2052:	bf 91       	pop	r27
    2054:	af 91       	pop	r26
    2056:	9f 91       	pop	r25
    2058:	8f 91       	pop	r24
    205a:	7f 91       	pop	r23
    205c:	6f 91       	pop	r22
    205e:	5f 91       	pop	r21
    2060:	4f 91       	pop	r20
    2062:	3f 91       	pop	r19
    2064:	2f 91       	pop	r18
    2066:	0f 90       	pop	r0
    2068:	0b be       	out	0x3b, r0	; 59
    206a:	0f 90       	pop	r0
    206c:	0f be       	out	0x3f, r0	; 63
    206e:	0f 90       	pop	r0
    2070:	1f 90       	pop	r1
    2072:	18 95       	reti

00002074 <__vector_35>:
static tc_callback_t tc_tccr3_compa_callback;
static tc_callback_t tc_tccr3_compb_callback;
static tc_callback_t tc_tccr3_compc_callback;

ISR(TIMER3_OVF_vect)
{
    2074:	1f 92       	push	r1
    2076:	0f 92       	push	r0
    2078:	0f b6       	in	r0, 0x3f	; 63
    207a:	0f 92       	push	r0
    207c:	11 24       	eor	r1, r1
    207e:	0b b6       	in	r0, 0x3b	; 59
    2080:	0f 92       	push	r0
    2082:	2f 93       	push	r18
    2084:	3f 93       	push	r19
    2086:	4f 93       	push	r20
    2088:	5f 93       	push	r21
    208a:	6f 93       	push	r22
    208c:	7f 93       	push	r23
    208e:	8f 93       	push	r24
    2090:	9f 93       	push	r25
    2092:	af 93       	push	r26
    2094:	bf 93       	push	r27
    2096:	ef 93       	push	r30
    2098:	ff 93       	push	r31
	if (tc_tccr3_ovf_callback) {
    209a:	e0 91 7b 04 	lds	r30, 0x047B	; 0x80047b <tc_tccr3_ovf_callback>
    209e:	f0 91 7c 04 	lds	r31, 0x047C	; 0x80047c <tc_tccr3_ovf_callback+0x1>
    20a2:	30 97       	sbiw	r30, 0x00	; 0
    20a4:	09 f0       	breq	.+2      	; 0x20a8 <__vector_35+0x34>
		tc_tccr3_ovf_callback();
    20a6:	19 95       	eicall
	}
}
    20a8:	ff 91       	pop	r31
    20aa:	ef 91       	pop	r30
    20ac:	bf 91       	pop	r27
    20ae:	af 91       	pop	r26
    20b0:	9f 91       	pop	r25
    20b2:	8f 91       	pop	r24
    20b4:	7f 91       	pop	r23
    20b6:	6f 91       	pop	r22
    20b8:	5f 91       	pop	r21
    20ba:	4f 91       	pop	r20
    20bc:	3f 91       	pop	r19
    20be:	2f 91       	pop	r18
    20c0:	0f 90       	pop	r0
    20c2:	0b be       	out	0x3b, r0	; 59
    20c4:	0f 90       	pop	r0
    20c6:	0f be       	out	0x3f, r0	; 63
    20c8:	0f 90       	pop	r0
    20ca:	1f 90       	pop	r1
    20cc:	18 95       	reti

000020ce <__vector_32>:

ISR(TIMER3_COMPA_vect)
{
    20ce:	1f 92       	push	r1
    20d0:	0f 92       	push	r0
    20d2:	0f b6       	in	r0, 0x3f	; 63
    20d4:	0f 92       	push	r0
    20d6:	11 24       	eor	r1, r1
    20d8:	0b b6       	in	r0, 0x3b	; 59
    20da:	0f 92       	push	r0
    20dc:	2f 93       	push	r18
    20de:	3f 93       	push	r19
    20e0:	4f 93       	push	r20
    20e2:	5f 93       	push	r21
    20e4:	6f 93       	push	r22
    20e6:	7f 93       	push	r23
    20e8:	8f 93       	push	r24
    20ea:	9f 93       	push	r25
    20ec:	af 93       	push	r26
    20ee:	bf 93       	push	r27
    20f0:	ef 93       	push	r30
    20f2:	ff 93       	push	r31
	if (tc_tccr3_compa_callback) {
    20f4:	e0 91 79 04 	lds	r30, 0x0479	; 0x800479 <tc_tccr3_compa_callback>
    20f8:	f0 91 7a 04 	lds	r31, 0x047A	; 0x80047a <tc_tccr3_compa_callback+0x1>
    20fc:	30 97       	sbiw	r30, 0x00	; 0
    20fe:	09 f0       	breq	.+2      	; 0x2102 <__vector_32+0x34>
		tc_tccr3_compa_callback();
    2100:	19 95       	eicall
	}
}
    2102:	ff 91       	pop	r31
    2104:	ef 91       	pop	r30
    2106:	bf 91       	pop	r27
    2108:	af 91       	pop	r26
    210a:	9f 91       	pop	r25
    210c:	8f 91       	pop	r24
    210e:	7f 91       	pop	r23
    2110:	6f 91       	pop	r22
    2112:	5f 91       	pop	r21
    2114:	4f 91       	pop	r20
    2116:	3f 91       	pop	r19
    2118:	2f 91       	pop	r18
    211a:	0f 90       	pop	r0
    211c:	0b be       	out	0x3b, r0	; 59
    211e:	0f 90       	pop	r0
    2120:	0f be       	out	0x3f, r0	; 63
    2122:	0f 90       	pop	r0
    2124:	1f 90       	pop	r1
    2126:	18 95       	reti

00002128 <__vector_33>:

ISR(TIMER3_COMPB_vect)
{
    2128:	1f 92       	push	r1
    212a:	0f 92       	push	r0
    212c:	0f b6       	in	r0, 0x3f	; 63
    212e:	0f 92       	push	r0
    2130:	11 24       	eor	r1, r1
    2132:	0b b6       	in	r0, 0x3b	; 59
    2134:	0f 92       	push	r0
    2136:	2f 93       	push	r18
    2138:	3f 93       	push	r19
    213a:	4f 93       	push	r20
    213c:	5f 93       	push	r21
    213e:	6f 93       	push	r22
    2140:	7f 93       	push	r23
    2142:	8f 93       	push	r24
    2144:	9f 93       	push	r25
    2146:	af 93       	push	r26
    2148:	bf 93       	push	r27
    214a:	ef 93       	push	r30
    214c:	ff 93       	push	r31
	if (tc_tccr3_compb_callback) {
    214e:	e0 91 77 04 	lds	r30, 0x0477	; 0x800477 <tc_tccr3_compb_callback>
    2152:	f0 91 78 04 	lds	r31, 0x0478	; 0x800478 <tc_tccr3_compb_callback+0x1>
    2156:	30 97       	sbiw	r30, 0x00	; 0
    2158:	09 f0       	breq	.+2      	; 0x215c <__vector_33+0x34>
		tc_tccr3_compb_callback();
    215a:	19 95       	eicall
	}
}
    215c:	ff 91       	pop	r31
    215e:	ef 91       	pop	r30
    2160:	bf 91       	pop	r27
    2162:	af 91       	pop	r26
    2164:	9f 91       	pop	r25
    2166:	8f 91       	pop	r24
    2168:	7f 91       	pop	r23
    216a:	6f 91       	pop	r22
    216c:	5f 91       	pop	r21
    216e:	4f 91       	pop	r20
    2170:	3f 91       	pop	r19
    2172:	2f 91       	pop	r18
    2174:	0f 90       	pop	r0
    2176:	0b be       	out	0x3b, r0	; 59
    2178:	0f 90       	pop	r0
    217a:	0f be       	out	0x3f, r0	; 63
    217c:	0f 90       	pop	r0
    217e:	1f 90       	pop	r1
    2180:	18 95       	reti

00002182 <__vector_34>:

ISR(TIMER3_COMPC_vect)
{
    2182:	1f 92       	push	r1
    2184:	0f 92       	push	r0
    2186:	0f b6       	in	r0, 0x3f	; 63
    2188:	0f 92       	push	r0
    218a:	11 24       	eor	r1, r1
    218c:	0b b6       	in	r0, 0x3b	; 59
    218e:	0f 92       	push	r0
    2190:	2f 93       	push	r18
    2192:	3f 93       	push	r19
    2194:	4f 93       	push	r20
    2196:	5f 93       	push	r21
    2198:	6f 93       	push	r22
    219a:	7f 93       	push	r23
    219c:	8f 93       	push	r24
    219e:	9f 93       	push	r25
    21a0:	af 93       	push	r26
    21a2:	bf 93       	push	r27
    21a4:	ef 93       	push	r30
    21a6:	ff 93       	push	r31
	if (tc_tccr3_compc_callback) {
    21a8:	e0 91 75 04 	lds	r30, 0x0475	; 0x800475 <tc_tccr3_compc_callback>
    21ac:	f0 91 76 04 	lds	r31, 0x0476	; 0x800476 <tc_tccr3_compc_callback+0x1>
    21b0:	30 97       	sbiw	r30, 0x00	; 0
    21b2:	09 f0       	breq	.+2      	; 0x21b6 <__vector_34+0x34>
		tc_tccr3_compc_callback();
    21b4:	19 95       	eicall
	}
}
    21b6:	ff 91       	pop	r31
    21b8:	ef 91       	pop	r30
    21ba:	bf 91       	pop	r27
    21bc:	af 91       	pop	r26
    21be:	9f 91       	pop	r25
    21c0:	8f 91       	pop	r24
    21c2:	7f 91       	pop	r23
    21c4:	6f 91       	pop	r22
    21c6:	5f 91       	pop	r21
    21c8:	4f 91       	pop	r20
    21ca:	3f 91       	pop	r19
    21cc:	2f 91       	pop	r18
    21ce:	0f 90       	pop	r0
    21d0:	0b be       	out	0x3b, r0	; 59
    21d2:	0f 90       	pop	r0
    21d4:	0f be       	out	0x3f, r0	; 63
    21d6:	0f 90       	pop	r0
    21d8:	1f 90       	pop	r1
    21da:	18 95       	reti

000021dc <__vector_45>:
static tc_callback_t tc_tccr4_compa_callback;
static tc_callback_t tc_tccr4_compb_callback;
static tc_callback_t tc_tccr4_compc_callback;

ISR(TIMER4_OVF_vect)
{
    21dc:	1f 92       	push	r1
    21de:	0f 92       	push	r0
    21e0:	0f b6       	in	r0, 0x3f	; 63
    21e2:	0f 92       	push	r0
    21e4:	11 24       	eor	r1, r1
    21e6:	0b b6       	in	r0, 0x3b	; 59
    21e8:	0f 92       	push	r0
    21ea:	2f 93       	push	r18
    21ec:	3f 93       	push	r19
    21ee:	4f 93       	push	r20
    21f0:	5f 93       	push	r21
    21f2:	6f 93       	push	r22
    21f4:	7f 93       	push	r23
    21f6:	8f 93       	push	r24
    21f8:	9f 93       	push	r25
    21fa:	af 93       	push	r26
    21fc:	bf 93       	push	r27
    21fe:	ef 93       	push	r30
    2200:	ff 93       	push	r31
	if (tc_tccr4_ovf_callback) {
    2202:	e0 91 73 04 	lds	r30, 0x0473	; 0x800473 <tc_tccr4_ovf_callback>
    2206:	f0 91 74 04 	lds	r31, 0x0474	; 0x800474 <tc_tccr4_ovf_callback+0x1>
    220a:	30 97       	sbiw	r30, 0x00	; 0
    220c:	09 f0       	breq	.+2      	; 0x2210 <__vector_45+0x34>
		tc_tccr4_ovf_callback();
    220e:	19 95       	eicall
	}
}
    2210:	ff 91       	pop	r31
    2212:	ef 91       	pop	r30
    2214:	bf 91       	pop	r27
    2216:	af 91       	pop	r26
    2218:	9f 91       	pop	r25
    221a:	8f 91       	pop	r24
    221c:	7f 91       	pop	r23
    221e:	6f 91       	pop	r22
    2220:	5f 91       	pop	r21
    2222:	4f 91       	pop	r20
    2224:	3f 91       	pop	r19
    2226:	2f 91       	pop	r18
    2228:	0f 90       	pop	r0
    222a:	0b be       	out	0x3b, r0	; 59
    222c:	0f 90       	pop	r0
    222e:	0f be       	out	0x3f, r0	; 63
    2230:	0f 90       	pop	r0
    2232:	1f 90       	pop	r1
    2234:	18 95       	reti

00002236 <__vector_42>:

ISR(TIMER4_COMPA_vect)
{
    2236:	1f 92       	push	r1
    2238:	0f 92       	push	r0
    223a:	0f b6       	in	r0, 0x3f	; 63
    223c:	0f 92       	push	r0
    223e:	11 24       	eor	r1, r1
    2240:	0b b6       	in	r0, 0x3b	; 59
    2242:	0f 92       	push	r0
    2244:	2f 93       	push	r18
    2246:	3f 93       	push	r19
    2248:	4f 93       	push	r20
    224a:	5f 93       	push	r21
    224c:	6f 93       	push	r22
    224e:	7f 93       	push	r23
    2250:	8f 93       	push	r24
    2252:	9f 93       	push	r25
    2254:	af 93       	push	r26
    2256:	bf 93       	push	r27
    2258:	ef 93       	push	r30
    225a:	ff 93       	push	r31
	if (tc_tccr4_compa_callback) {
    225c:	e0 91 71 04 	lds	r30, 0x0471	; 0x800471 <tc_tccr4_compa_callback>
    2260:	f0 91 72 04 	lds	r31, 0x0472	; 0x800472 <tc_tccr4_compa_callback+0x1>
    2264:	30 97       	sbiw	r30, 0x00	; 0
    2266:	09 f0       	breq	.+2      	; 0x226a <__vector_42+0x34>
		tc_tccr4_compa_callback();
    2268:	19 95       	eicall
	}
}
    226a:	ff 91       	pop	r31
    226c:	ef 91       	pop	r30
    226e:	bf 91       	pop	r27
    2270:	af 91       	pop	r26
    2272:	9f 91       	pop	r25
    2274:	8f 91       	pop	r24
    2276:	7f 91       	pop	r23
    2278:	6f 91       	pop	r22
    227a:	5f 91       	pop	r21
    227c:	4f 91       	pop	r20
    227e:	3f 91       	pop	r19
    2280:	2f 91       	pop	r18
    2282:	0f 90       	pop	r0
    2284:	0b be       	out	0x3b, r0	; 59
    2286:	0f 90       	pop	r0
    2288:	0f be       	out	0x3f, r0	; 63
    228a:	0f 90       	pop	r0
    228c:	1f 90       	pop	r1
    228e:	18 95       	reti

00002290 <__vector_43>:

ISR(TIMER4_COMPB_vect)
{
    2290:	1f 92       	push	r1
    2292:	0f 92       	push	r0
    2294:	0f b6       	in	r0, 0x3f	; 63
    2296:	0f 92       	push	r0
    2298:	11 24       	eor	r1, r1
    229a:	0b b6       	in	r0, 0x3b	; 59
    229c:	0f 92       	push	r0
    229e:	2f 93       	push	r18
    22a0:	3f 93       	push	r19
    22a2:	4f 93       	push	r20
    22a4:	5f 93       	push	r21
    22a6:	6f 93       	push	r22
    22a8:	7f 93       	push	r23
    22aa:	8f 93       	push	r24
    22ac:	9f 93       	push	r25
    22ae:	af 93       	push	r26
    22b0:	bf 93       	push	r27
    22b2:	ef 93       	push	r30
    22b4:	ff 93       	push	r31
	if (tc_tccr4_compb_callback) {
    22b6:	e0 91 6f 04 	lds	r30, 0x046F	; 0x80046f <tc_tccr4_compb_callback>
    22ba:	f0 91 70 04 	lds	r31, 0x0470	; 0x800470 <tc_tccr4_compb_callback+0x1>
    22be:	30 97       	sbiw	r30, 0x00	; 0
    22c0:	09 f0       	breq	.+2      	; 0x22c4 <__vector_43+0x34>
		tc_tccr4_compb_callback();
    22c2:	19 95       	eicall
	}
}
    22c4:	ff 91       	pop	r31
    22c6:	ef 91       	pop	r30
    22c8:	bf 91       	pop	r27
    22ca:	af 91       	pop	r26
    22cc:	9f 91       	pop	r25
    22ce:	8f 91       	pop	r24
    22d0:	7f 91       	pop	r23
    22d2:	6f 91       	pop	r22
    22d4:	5f 91       	pop	r21
    22d6:	4f 91       	pop	r20
    22d8:	3f 91       	pop	r19
    22da:	2f 91       	pop	r18
    22dc:	0f 90       	pop	r0
    22de:	0b be       	out	0x3b, r0	; 59
    22e0:	0f 90       	pop	r0
    22e2:	0f be       	out	0x3f, r0	; 63
    22e4:	0f 90       	pop	r0
    22e6:	1f 90       	pop	r1
    22e8:	18 95       	reti

000022ea <__vector_44>:

ISR(TIMER4_COMPC_vect)
{
    22ea:	1f 92       	push	r1
    22ec:	0f 92       	push	r0
    22ee:	0f b6       	in	r0, 0x3f	; 63
    22f0:	0f 92       	push	r0
    22f2:	11 24       	eor	r1, r1
    22f4:	0b b6       	in	r0, 0x3b	; 59
    22f6:	0f 92       	push	r0
    22f8:	2f 93       	push	r18
    22fa:	3f 93       	push	r19
    22fc:	4f 93       	push	r20
    22fe:	5f 93       	push	r21
    2300:	6f 93       	push	r22
    2302:	7f 93       	push	r23
    2304:	8f 93       	push	r24
    2306:	9f 93       	push	r25
    2308:	af 93       	push	r26
    230a:	bf 93       	push	r27
    230c:	ef 93       	push	r30
    230e:	ff 93       	push	r31
	if (tc_tccr4_compc_callback) {
    2310:	e0 91 6d 04 	lds	r30, 0x046D	; 0x80046d <tc_tccr4_compc_callback>
    2314:	f0 91 6e 04 	lds	r31, 0x046E	; 0x80046e <tc_tccr4_compc_callback+0x1>
    2318:	30 97       	sbiw	r30, 0x00	; 0
    231a:	09 f0       	breq	.+2      	; 0x231e <__vector_44+0x34>
		tc_tccr4_compc_callback();
    231c:	19 95       	eicall
	}
}
    231e:	ff 91       	pop	r31
    2320:	ef 91       	pop	r30
    2322:	bf 91       	pop	r27
    2324:	af 91       	pop	r26
    2326:	9f 91       	pop	r25
    2328:	8f 91       	pop	r24
    232a:	7f 91       	pop	r23
    232c:	6f 91       	pop	r22
    232e:	5f 91       	pop	r21
    2330:	4f 91       	pop	r20
    2332:	3f 91       	pop	r19
    2334:	2f 91       	pop	r18
    2336:	0f 90       	pop	r0
    2338:	0b be       	out	0x3b, r0	; 59
    233a:	0f 90       	pop	r0
    233c:	0f be       	out	0x3f, r0	; 63
    233e:	0f 90       	pop	r0
    2340:	1f 90       	pop	r1
    2342:	18 95       	reti

00002344 <__vector_50>:
static tc_callback_t tc_tccr5_compa_callback;
static tc_callback_t tc_tccr5_compb_callback;
static tc_callback_t tc_tccr5_compc_callback;

ISR(TIMER5_OVF_vect)
{
    2344:	1f 92       	push	r1
    2346:	0f 92       	push	r0
    2348:	0f b6       	in	r0, 0x3f	; 63
    234a:	0f 92       	push	r0
    234c:	11 24       	eor	r1, r1
    234e:	0b b6       	in	r0, 0x3b	; 59
    2350:	0f 92       	push	r0
    2352:	2f 93       	push	r18
    2354:	3f 93       	push	r19
    2356:	4f 93       	push	r20
    2358:	5f 93       	push	r21
    235a:	6f 93       	push	r22
    235c:	7f 93       	push	r23
    235e:	8f 93       	push	r24
    2360:	9f 93       	push	r25
    2362:	af 93       	push	r26
    2364:	bf 93       	push	r27
    2366:	ef 93       	push	r30
    2368:	ff 93       	push	r31
	if (tc_tccr5_ovf_callback) {
    236a:	e0 91 6b 04 	lds	r30, 0x046B	; 0x80046b <tc_tccr5_ovf_callback>
    236e:	f0 91 6c 04 	lds	r31, 0x046C	; 0x80046c <tc_tccr5_ovf_callback+0x1>
    2372:	30 97       	sbiw	r30, 0x00	; 0
    2374:	09 f0       	breq	.+2      	; 0x2378 <__vector_50+0x34>
		tc_tccr5_ovf_callback();
    2376:	19 95       	eicall
	}
}
    2378:	ff 91       	pop	r31
    237a:	ef 91       	pop	r30
    237c:	bf 91       	pop	r27
    237e:	af 91       	pop	r26
    2380:	9f 91       	pop	r25
    2382:	8f 91       	pop	r24
    2384:	7f 91       	pop	r23
    2386:	6f 91       	pop	r22
    2388:	5f 91       	pop	r21
    238a:	4f 91       	pop	r20
    238c:	3f 91       	pop	r19
    238e:	2f 91       	pop	r18
    2390:	0f 90       	pop	r0
    2392:	0b be       	out	0x3b, r0	; 59
    2394:	0f 90       	pop	r0
    2396:	0f be       	out	0x3f, r0	; 63
    2398:	0f 90       	pop	r0
    239a:	1f 90       	pop	r1
    239c:	18 95       	reti

0000239e <__vector_47>:

ISR(TIMER5_COMPA_vect)
{
    239e:	1f 92       	push	r1
    23a0:	0f 92       	push	r0
    23a2:	0f b6       	in	r0, 0x3f	; 63
    23a4:	0f 92       	push	r0
    23a6:	11 24       	eor	r1, r1
    23a8:	0b b6       	in	r0, 0x3b	; 59
    23aa:	0f 92       	push	r0
    23ac:	2f 93       	push	r18
    23ae:	3f 93       	push	r19
    23b0:	4f 93       	push	r20
    23b2:	5f 93       	push	r21
    23b4:	6f 93       	push	r22
    23b6:	7f 93       	push	r23
    23b8:	8f 93       	push	r24
    23ba:	9f 93       	push	r25
    23bc:	af 93       	push	r26
    23be:	bf 93       	push	r27
    23c0:	ef 93       	push	r30
    23c2:	ff 93       	push	r31
	if (tc_tccr5_compa_callback) {
    23c4:	e0 91 69 04 	lds	r30, 0x0469	; 0x800469 <tc_tccr5_compa_callback>
    23c8:	f0 91 6a 04 	lds	r31, 0x046A	; 0x80046a <tc_tccr5_compa_callback+0x1>
    23cc:	30 97       	sbiw	r30, 0x00	; 0
    23ce:	09 f0       	breq	.+2      	; 0x23d2 <__vector_47+0x34>
		tc_tccr5_compa_callback();
    23d0:	19 95       	eicall
	}
}
    23d2:	ff 91       	pop	r31
    23d4:	ef 91       	pop	r30
    23d6:	bf 91       	pop	r27
    23d8:	af 91       	pop	r26
    23da:	9f 91       	pop	r25
    23dc:	8f 91       	pop	r24
    23de:	7f 91       	pop	r23
    23e0:	6f 91       	pop	r22
    23e2:	5f 91       	pop	r21
    23e4:	4f 91       	pop	r20
    23e6:	3f 91       	pop	r19
    23e8:	2f 91       	pop	r18
    23ea:	0f 90       	pop	r0
    23ec:	0b be       	out	0x3b, r0	; 59
    23ee:	0f 90       	pop	r0
    23f0:	0f be       	out	0x3f, r0	; 63
    23f2:	0f 90       	pop	r0
    23f4:	1f 90       	pop	r1
    23f6:	18 95       	reti

000023f8 <__vector_48>:

ISR(TIMER5_COMPB_vect)
{
    23f8:	1f 92       	push	r1
    23fa:	0f 92       	push	r0
    23fc:	0f b6       	in	r0, 0x3f	; 63
    23fe:	0f 92       	push	r0
    2400:	11 24       	eor	r1, r1
    2402:	0b b6       	in	r0, 0x3b	; 59
    2404:	0f 92       	push	r0
    2406:	2f 93       	push	r18
    2408:	3f 93       	push	r19
    240a:	4f 93       	push	r20
    240c:	5f 93       	push	r21
    240e:	6f 93       	push	r22
    2410:	7f 93       	push	r23
    2412:	8f 93       	push	r24
    2414:	9f 93       	push	r25
    2416:	af 93       	push	r26
    2418:	bf 93       	push	r27
    241a:	ef 93       	push	r30
    241c:	ff 93       	push	r31
	if (tc_tccr5_compb_callback) {
    241e:	e0 91 67 04 	lds	r30, 0x0467	; 0x800467 <tc_tccr5_compb_callback>
    2422:	f0 91 68 04 	lds	r31, 0x0468	; 0x800468 <tc_tccr5_compb_callback+0x1>
    2426:	30 97       	sbiw	r30, 0x00	; 0
    2428:	09 f0       	breq	.+2      	; 0x242c <__vector_48+0x34>
		tc_tccr5_compb_callback();
    242a:	19 95       	eicall
	}
}
    242c:	ff 91       	pop	r31
    242e:	ef 91       	pop	r30
    2430:	bf 91       	pop	r27
    2432:	af 91       	pop	r26
    2434:	9f 91       	pop	r25
    2436:	8f 91       	pop	r24
    2438:	7f 91       	pop	r23
    243a:	6f 91       	pop	r22
    243c:	5f 91       	pop	r21
    243e:	4f 91       	pop	r20
    2440:	3f 91       	pop	r19
    2442:	2f 91       	pop	r18
    2444:	0f 90       	pop	r0
    2446:	0b be       	out	0x3b, r0	; 59
    2448:	0f 90       	pop	r0
    244a:	0f be       	out	0x3f, r0	; 63
    244c:	0f 90       	pop	r0
    244e:	1f 90       	pop	r1
    2450:	18 95       	reti

00002452 <__vector_49>:

ISR(TIMER5_COMPC_vect)
{
    2452:	1f 92       	push	r1
    2454:	0f 92       	push	r0
    2456:	0f b6       	in	r0, 0x3f	; 63
    2458:	0f 92       	push	r0
    245a:	11 24       	eor	r1, r1
    245c:	0b b6       	in	r0, 0x3b	; 59
    245e:	0f 92       	push	r0
    2460:	2f 93       	push	r18
    2462:	3f 93       	push	r19
    2464:	4f 93       	push	r20
    2466:	5f 93       	push	r21
    2468:	6f 93       	push	r22
    246a:	7f 93       	push	r23
    246c:	8f 93       	push	r24
    246e:	9f 93       	push	r25
    2470:	af 93       	push	r26
    2472:	bf 93       	push	r27
    2474:	ef 93       	push	r30
    2476:	ff 93       	push	r31
	if (tc_tccr5_compc_callback) {
    2478:	e0 91 65 04 	lds	r30, 0x0465	; 0x800465 <tc_tccr5_compc_callback>
    247c:	f0 91 66 04 	lds	r31, 0x0466	; 0x800466 <tc_tccr5_compc_callback+0x1>
    2480:	30 97       	sbiw	r30, 0x00	; 0
    2482:	09 f0       	breq	.+2      	; 0x2486 <__vector_49+0x34>
		tc_tccr5_compc_callback();
    2484:	19 95       	eicall
	}
}
    2486:	ff 91       	pop	r31
    2488:	ef 91       	pop	r30
    248a:	bf 91       	pop	r27
    248c:	af 91       	pop	r26
    248e:	9f 91       	pop	r25
    2490:	8f 91       	pop	r24
    2492:	7f 91       	pop	r23
    2494:	6f 91       	pop	r22
    2496:	5f 91       	pop	r21
    2498:	4f 91       	pop	r20
    249a:	3f 91       	pop	r19
    249c:	2f 91       	pop	r18
    249e:	0f 90       	pop	r0
    24a0:	0b be       	out	0x3b, r0	; 59
    24a2:	0f 90       	pop	r0
    24a4:	0f be       	out	0x3f, r0	; 63
    24a6:	0f 90       	pop	r0
    24a8:	1f 90       	pop	r1
    24aa:	18 95       	reti

000024ac <tc_enable>:

void tc_enable(volatile void *tc)
{
    24ac:	1f 93       	push	r17
    24ae:	cf 93       	push	r28
    24b0:	df 93       	push	r29
    24b2:	1f 92       	push	r1
    24b4:	cd b7       	in	r28, 0x3d	; 61
    24b6:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    24b8:	2f b7       	in	r18, 0x3f	; 63
    24ba:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    24bc:	f8 94       	cli
	return flags;
    24be:	19 81       	ldd	r17, Y+1	; 0x01
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    24c0:	00 97       	sbiw	r24, 0x00	; 0
    24c2:	09 f4       	brne	.+2      	; 0x24c6 <tc_enable+0x1a>
    24c4:	64 c0       	rjmp	.+200    	; 0x258e <tc_enable+0xe2>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    24c6:	88 37       	cpi	r24, 0x78	; 120
    24c8:	91 05       	cpc	r25, r1
    24ca:	49 f4       	brne	.+18     	; 0x24de <tc_enable+0x32>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    24cc:	61 e0       	ldi	r22, 0x01	; 1
    24ce:	80 e0       	ldi	r24, 0x00	; 0
    24d0:	0e 94 9d 03 	call	0x73a	; 0x73a <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    24d4:	60 e1       	ldi	r22, 0x10	; 16
    24d6:	80 e0       	ldi	r24, 0x00	; 0
    24d8:	0e 94 9d 03 	call	0x73a	; 0x73a <sysclk_enable_module>
    24dc:	58 c0       	rjmp	.+176    	; 0x258e <tc_enable+0xe2>
#endif
	}
#if !MEGA_UNCATEGORIZED
	else if (module == &UCSR0A) {
    24de:	80 3c       	cpi	r24, 0xC0	; 192
    24e0:	91 05       	cpc	r25, r1
    24e2:	29 f4       	brne	.+10     	; 0x24ee <tc_enable+0x42>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    24e4:	62 e0       	ldi	r22, 0x02	; 2
    24e6:	80 e0       	ldi	r24, 0x00	; 0
    24e8:	0e 94 9d 03 	call	0x73a	; 0x73a <sysclk_enable_module>
    24ec:	50 c0       	rjmp	.+160    	; 0x258e <tc_enable+0xe2>
	}
#endif
#if MEGA_RF
	else if (module == &SPCR) {
    24ee:	8c 34       	cpi	r24, 0x4C	; 76
    24f0:	91 05       	cpc	r25, r1
    24f2:	29 f4       	brne	.+10     	; 0x24fe <tc_enable+0x52>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    24f4:	64 e0       	ldi	r22, 0x04	; 4
    24f6:	80 e0       	ldi	r24, 0x00	; 0
    24f8:	0e 94 9d 03 	call	0x73a	; 0x73a <sysclk_enable_module>
    24fc:	48 c0       	rjmp	.+144    	; 0x258e <tc_enable+0xe2>
	}
#endif

	else if (module == &TCCR1A) {
    24fe:	80 38       	cpi	r24, 0x80	; 128
    2500:	91 05       	cpc	r25, r1
    2502:	29 f4       	brne	.+10     	; 0x250e <tc_enable+0x62>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    2504:	68 e0       	ldi	r22, 0x08	; 8
    2506:	80 e0       	ldi	r24, 0x00	; 0
    2508:	0e 94 9d 03 	call	0x73a	; 0x73a <sysclk_enable_module>
    250c:	40 c0       	rjmp	.+128    	; 0x258e <tc_enable+0xe2>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2 && !MEGA_UNCATEGORIZED
	else if (module == &TCCR0A) {
    250e:	84 34       	cpi	r24, 0x44	; 68
    2510:	91 05       	cpc	r25, r1
    2512:	29 f4       	brne	.+10     	; 0x251e <tc_enable+0x72>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    2514:	60 e2       	ldi	r22, 0x20	; 32
    2516:	80 e0       	ldi	r24, 0x00	; 0
    2518:	0e 94 9d 03 	call	0x73a	; 0x73a <sysclk_enable_module>
    251c:	38 c0       	rjmp	.+112    	; 0x258e <tc_enable+0xe2>
	} else if (module == &TCCR2A) {
    251e:	80 3b       	cpi	r24, 0xB0	; 176
    2520:	91 05       	cpc	r25, r1
    2522:	29 f4       	brne	.+10     	; 0x252e <tc_enable+0x82>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    2524:	60 e4       	ldi	r22, 0x40	; 64
    2526:	80 e0       	ldi	r24, 0x00	; 0
    2528:	0e 94 9d 03 	call	0x73a	; 0x73a <sysclk_enable_module>
    252c:	30 c0       	rjmp	.+96     	; 0x258e <tc_enable+0xe2>
#if AVR8_PART_IS_DEFINED(ATmega328PB) || AVR8_PART_IS_DEFINED(ATmega324PB)
	} else if (module == &TWBR0) {
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#else
	} else if (module == &TWBR) {
    252e:	88 3b       	cpi	r24, 0xB8	; 184
    2530:	91 05       	cpc	r25, r1
    2532:	29 f4       	brne	.+10     	; 0x253e <tc_enable+0x92>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    2534:	60 e8       	ldi	r22, 0x80	; 128
    2536:	80 e0       	ldi	r24, 0x00	; 0
    2538:	0e 94 9d 03 	call	0x73a	; 0x73a <sysclk_enable_module>
    253c:	28 c0       	rjmp	.+80     	; 0x258e <tc_enable+0xe2>
	}
#endif
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    253e:	88 3c       	cpi	r24, 0xC8	; 200
    2540:	91 05       	cpc	r25, r1
    2542:	29 f4       	brne	.+10     	; 0x254e <tc_enable+0xa2>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    2544:	61 e0       	ldi	r22, 0x01	; 1
    2546:	81 e0       	ldi	r24, 0x01	; 1
    2548:	0e 94 9d 03 	call	0x73a	; 0x73a <sysclk_enable_module>
    254c:	20 c0       	rjmp	.+64     	; 0x258e <tc_enable+0xe2>
	} else if (module == &TCCR3A) {
    254e:	80 39       	cpi	r24, 0x90	; 144
    2550:	91 05       	cpc	r25, r1
    2552:	29 f4       	brne	.+10     	; 0x255e <tc_enable+0xb2>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    2554:	68 e0       	ldi	r22, 0x08	; 8
    2556:	81 e0       	ldi	r24, 0x01	; 1
    2558:	0e 94 9d 03 	call	0x73a	; 0x73a <sysclk_enable_module>
    255c:	18 c0       	rjmp	.+48     	; 0x258e <tc_enable+0xe2>
	} else if (module == &TCCR4A) {
    255e:	80 3a       	cpi	r24, 0xA0	; 160
    2560:	91 05       	cpc	r25, r1
    2562:	29 f4       	brne	.+10     	; 0x256e <tc_enable+0xc2>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    2564:	60 e1       	ldi	r22, 0x10	; 16
    2566:	81 e0       	ldi	r24, 0x01	; 1
    2568:	0e 94 9d 03 	call	0x73a	; 0x73a <sysclk_enable_module>
    256c:	10 c0       	rjmp	.+32     	; 0x258e <tc_enable+0xe2>
	} else if (module == &TCCR5A) {
    256e:	80 32       	cpi	r24, 0x20	; 32
    2570:	21 e0       	ldi	r18, 0x01	; 1
    2572:	92 07       	cpc	r25, r18
    2574:	29 f4       	brne	.+10     	; 0x2580 <tc_enable+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    2576:	60 e2       	ldi	r22, 0x20	; 32
    2578:	81 e0       	ldi	r24, 0x01	; 1
    257a:	0e 94 9d 03 	call	0x73a	; 0x73a <sysclk_enable_module>
    257e:	07 c0       	rjmp	.+14     	; 0x258e <tc_enable+0xe2>
	} else if (module == &TRX_CTRL_0) {
    2580:	83 34       	cpi	r24, 0x43	; 67
    2582:	91 40       	sbci	r25, 0x01	; 1
    2584:	21 f4       	brne	.+8      	; 0x258e <tc_enable+0xe2>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    2586:	60 e4       	ldi	r22, 0x40	; 64
    2588:	81 e0       	ldi	r24, 0x01	; 1
    258a:	0e 94 9d 03 	call	0x73a	; 0x73a <sysclk_enable_module>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    258e:	1f bf       	out	0x3f, r17	; 63
	irqflags_t iflags = cpu_irq_save();

	sysclk_enable_peripheral_clock(tc);

	cpu_irq_restore(iflags);
}
    2590:	0f 90       	pop	r0
    2592:	df 91       	pop	r29
    2594:	cf 91       	pop	r28
    2596:	1f 91       	pop	r17
    2598:	08 95       	ret

0000259a <tc_disable>:

void tc_disable(volatile void *tc)
{
    259a:	1f 93       	push	r17
    259c:	cf 93       	push	r28
    259e:	df 93       	push	r29
    25a0:	1f 92       	push	r1
    25a2:	cd b7       	in	r28, 0x3d	; 61
    25a4:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    25a6:	2f b7       	in	r18, 0x3f	; 63
    25a8:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    25aa:	f8 94       	cli
	return flags;
    25ac:	19 81       	ldd	r17, Y+1	; 0x01
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_disable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    25ae:	00 97       	sbiw	r24, 0x00	; 0
    25b0:	09 f4       	brne	.+2      	; 0x25b4 <tc_disable+0x1a>
    25b2:	64 c0       	rjmp	.+200    	; 0x267c <tc_disable+0xe2>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    25b4:	88 37       	cpi	r24, 0x78	; 120
    25b6:	91 05       	cpc	r25, r1
    25b8:	49 f4       	brne	.+18     	; 0x25cc <tc_disable+0x32>
		sysclk_disable_module(POWER_RED_REG0, PRADC_bm);
    25ba:	61 e0       	ldi	r22, 0x01	; 1
    25bc:	80 e0       	ldi	r24, 0x00	; 0
    25be:	0e 94 b5 03 	call	0x76a	; 0x76a <sysclk_disable_module>
#if MEGA_RF
		sysclk_disable_module(POWER_RED_REG0, PRPGA_bm);
    25c2:	60 e1       	ldi	r22, 0x10	; 16
    25c4:	80 e0       	ldi	r24, 0x00	; 0
    25c6:	0e 94 b5 03 	call	0x76a	; 0x76a <sysclk_disable_module>
    25ca:	58 c0       	rjmp	.+176    	; 0x267c <tc_disable+0xe2>
#endif
	} 
#if !MEGA_UNCATEGORIZED
	else if (module == &UCSR0A) {
    25cc:	80 3c       	cpi	r24, 0xC0	; 192
    25ce:	91 05       	cpc	r25, r1
    25d0:	29 f4       	brne	.+10     	; 0x25dc <tc_disable+0x42>
		sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
    25d2:	62 e0       	ldi	r22, 0x02	; 2
    25d4:	80 e0       	ldi	r24, 0x00	; 0
    25d6:	0e 94 b5 03 	call	0x76a	; 0x76a <sysclk_disable_module>
    25da:	50 c0       	rjmp	.+160    	; 0x267c <tc_disable+0xe2>
	}
#endif
#if MEGA_RF
	else if (module == &SPCR) {
    25dc:	8c 34       	cpi	r24, 0x4C	; 76
    25de:	91 05       	cpc	r25, r1
    25e0:	29 f4       	brne	.+10     	; 0x25ec <tc_disable+0x52>
		sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
    25e2:	64 e0       	ldi	r22, 0x04	; 4
    25e4:	80 e0       	ldi	r24, 0x00	; 0
    25e6:	0e 94 b5 03 	call	0x76a	; 0x76a <sysclk_disable_module>
    25ea:	48 c0       	rjmp	.+144    	; 0x267c <tc_disable+0xe2>
	}
#endif
	else if (module == &TCCR1A) {
    25ec:	80 38       	cpi	r24, 0x80	; 128
    25ee:	91 05       	cpc	r25, r1
    25f0:	29 f4       	brne	.+10     	; 0x25fc <tc_disable+0x62>
		sysclk_disable_module(POWER_RED_REG0, PRTIM1_bm);
    25f2:	68 e0       	ldi	r22, 0x08	; 8
    25f4:	80 e0       	ldi	r24, 0x00	; 0
    25f6:	0e 94 b5 03 	call	0x76a	; 0x76a <sysclk_disable_module>
    25fa:	40 c0       	rjmp	.+128    	; 0x267c <tc_disable+0xe2>
	else if (module == &LCDCRA) {
		sysclk_disable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif
#if !MEGA_XX_UN2 && !MEGA_UNCATEGORIZED
	else if (module == &TCCR0A) {
    25fc:	84 34       	cpi	r24, 0x44	; 68
    25fe:	91 05       	cpc	r25, r1
    2600:	29 f4       	brne	.+10     	; 0x260c <tc_disable+0x72>
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
    2602:	60 e2       	ldi	r22, 0x20	; 32
    2604:	80 e0       	ldi	r24, 0x00	; 0
    2606:	0e 94 b5 03 	call	0x76a	; 0x76a <sysclk_disable_module>
    260a:	38 c0       	rjmp	.+112    	; 0x267c <tc_disable+0xe2>
	} else if (module == &TCCR2A) {
    260c:	80 3b       	cpi	r24, 0xB0	; 176
    260e:	91 05       	cpc	r25, r1
    2610:	29 f4       	brne	.+10     	; 0x261c <tc_disable+0x82>
		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
    2612:	60 e4       	ldi	r22, 0x40	; 64
    2614:	80 e0       	ldi	r24, 0x00	; 0
    2616:	0e 94 b5 03 	call	0x76a	; 0x76a <sysclk_disable_module>
    261a:	30 c0       	rjmp	.+96     	; 0x267c <tc_disable+0xe2>
#if AVR8_PART_IS_DEFINED(ATmega328PB) || AVR8_PART_IS_DEFINED(ATmega324PB)
	} else if (module == &TWBR0) {
		sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
	}
#else
	} else if (module == &TWBR) {
    261c:	88 3b       	cpi	r24, 0xB8	; 184
    261e:	91 05       	cpc	r25, r1
    2620:	29 f4       	brne	.+10     	; 0x262c <tc_disable+0x92>
		sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
    2622:	60 e8       	ldi	r22, 0x80	; 128
    2624:	80 e0       	ldi	r24, 0x00	; 0
    2626:	0e 94 b5 03 	call	0x76a	; 0x76a <sysclk_disable_module>
    262a:	28 c0       	rjmp	.+80     	; 0x267c <tc_disable+0xe2>
	}
#endif
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    262c:	88 3c       	cpi	r24, 0xC8	; 200
    262e:	91 05       	cpc	r25, r1
    2630:	29 f4       	brne	.+10     	; 0x263c <tc_disable+0xa2>
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
    2632:	61 e0       	ldi	r22, 0x01	; 1
    2634:	81 e0       	ldi	r24, 0x01	; 1
    2636:	0e 94 b5 03 	call	0x76a	; 0x76a <sysclk_disable_module>
    263a:	20 c0       	rjmp	.+64     	; 0x267c <tc_disable+0xe2>
	} else if (module == &TCCR3A) {
    263c:	80 39       	cpi	r24, 0x90	; 144
    263e:	91 05       	cpc	r25, r1
    2640:	29 f4       	brne	.+10     	; 0x264c <tc_disable+0xb2>
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
    2642:	68 e0       	ldi	r22, 0x08	; 8
    2644:	81 e0       	ldi	r24, 0x01	; 1
    2646:	0e 94 b5 03 	call	0x76a	; 0x76a <sysclk_disable_module>
    264a:	18 c0       	rjmp	.+48     	; 0x267c <tc_disable+0xe2>
	} else if (module == &TCCR4A) {
    264c:	80 3a       	cpi	r24, 0xA0	; 160
    264e:	91 05       	cpc	r25, r1
    2650:	29 f4       	brne	.+10     	; 0x265c <tc_disable+0xc2>
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
    2652:	60 e1       	ldi	r22, 0x10	; 16
    2654:	81 e0       	ldi	r24, 0x01	; 1
    2656:	0e 94 b5 03 	call	0x76a	; 0x76a <sysclk_disable_module>
    265a:	10 c0       	rjmp	.+32     	; 0x267c <tc_disable+0xe2>
	} else if (module == &TCCR5A) {
    265c:	80 32       	cpi	r24, 0x20	; 32
    265e:	21 e0       	ldi	r18, 0x01	; 1
    2660:	92 07       	cpc	r25, r18
    2662:	29 f4       	brne	.+10     	; 0x266e <tc_disable+0xd4>
		sysclk_disable_module(POWER_RED_REG1, PRTIM5_bm);
    2664:	60 e2       	ldi	r22, 0x20	; 32
    2666:	81 e0       	ldi	r24, 0x01	; 1
    2668:	0e 94 b5 03 	call	0x76a	; 0x76a <sysclk_disable_module>
    266c:	07 c0       	rjmp	.+14     	; 0x267c <tc_disable+0xe2>
	} else if (module == &TRX_CTRL_0) {
    266e:	83 34       	cpi	r24, 0x43	; 67
    2670:	91 40       	sbci	r25, 0x01	; 1
    2672:	21 f4       	brne	.+8      	; 0x267c <tc_disable+0xe2>
		sysclk_disable_module(POWER_RED_REG1, PRTRX24_bm);
    2674:	60 e4       	ldi	r22, 0x40	; 64
    2676:	81 e0       	ldi	r24, 0x01	; 1
    2678:	0e 94 b5 03 	call	0x76a	; 0x76a <sysclk_disable_module>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    267c:	1f bf       	out	0x3f, r17	; 63
	irqflags_t iflags = cpu_irq_save();

	sysclk_disable_peripheral_clock(tc);

	cpu_irq_restore(iflags);
}
    267e:	0f 90       	pop	r0
    2680:	df 91       	pop	r29
    2682:	cf 91       	pop	r28
    2684:	1f 91       	pop	r17
    2686:	08 95       	ret

00002688 <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    2688:	80 38       	cpi	r24, 0x80	; 128
    268a:	91 05       	cpc	r25, r1
    268c:	29 f4       	brne	.+10     	; 0x2698 <tc_set_overflow_interrupt_callback+0x10>
		tc_tccr1_ovf_callback = callback;
    268e:	70 93 84 04 	sts	0x0484, r23	; 0x800484 <tc_tccr1_ovf_callback+0x1>
    2692:	60 93 83 04 	sts	0x0483, r22	; 0x800483 <tc_tccr1_ovf_callback>
    2696:	08 95       	ret
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    2698:	80 39       	cpi	r24, 0x90	; 144
    269a:	91 05       	cpc	r25, r1
    269c:	29 f4       	brne	.+10     	; 0x26a8 <tc_set_overflow_interrupt_callback+0x20>
		tc_tccr3_ovf_callback = callback;
    269e:	70 93 7c 04 	sts	0x047C, r23	; 0x80047c <tc_tccr3_ovf_callback+0x1>
    26a2:	60 93 7b 04 	sts	0x047B, r22	; 0x80047b <tc_tccr3_ovf_callback>
    26a6:	08 95       	ret
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    26a8:	80 3a       	cpi	r24, 0xA0	; 160
    26aa:	91 05       	cpc	r25, r1
    26ac:	29 f4       	brne	.+10     	; 0x26b8 <tc_set_overflow_interrupt_callback+0x30>
		tc_tccr4_ovf_callback = callback;
    26ae:	70 93 74 04 	sts	0x0474, r23	; 0x800474 <tc_tccr4_ovf_callback+0x1>
    26b2:	60 93 73 04 	sts	0x0473, r22	; 0x800473 <tc_tccr4_ovf_callback>
    26b6:	08 95       	ret
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    26b8:	80 32       	cpi	r24, 0x20	; 32
    26ba:	91 40       	sbci	r25, 0x01	; 1
    26bc:	21 f4       	brne	.+8      	; 0x26c6 <tc_set_overflow_interrupt_callback+0x3e>
		tc_tccr5_ovf_callback = callback;
    26be:	70 93 6c 04 	sts	0x046C, r23	; 0x80046c <tc_tccr5_ovf_callback+0x1>
    26c2:	60 93 6b 04 	sts	0x046B, r22	; 0x80046b <tc_tccr5_ovf_callback>
    26c6:	08 95       	ret

000026c8 <tc_set_compa_interrupt_callback>:
	} else {}
}

void tc_set_compa_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    26c8:	80 38       	cpi	r24, 0x80	; 128
    26ca:	91 05       	cpc	r25, r1
    26cc:	29 f4       	brne	.+10     	; 0x26d8 <tc_set_compa_interrupt_callback+0x10>
		tc_tccr1_compa_callback = callback;
    26ce:	70 93 82 04 	sts	0x0482, r23	; 0x800482 <tc_tccr1_compa_callback+0x1>
    26d2:	60 93 81 04 	sts	0x0481, r22	; 0x800481 <tc_tccr1_compa_callback>
    26d6:	08 95       	ret
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    26d8:	80 39       	cpi	r24, 0x90	; 144
    26da:	91 05       	cpc	r25, r1
    26dc:	29 f4       	brne	.+10     	; 0x26e8 <tc_set_compa_interrupt_callback+0x20>
		tc_tccr3_compa_callback = callback;
    26de:	70 93 7a 04 	sts	0x047A, r23	; 0x80047a <tc_tccr3_compa_callback+0x1>
    26e2:	60 93 79 04 	sts	0x0479, r22	; 0x800479 <tc_tccr3_compa_callback>
    26e6:	08 95       	ret
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    26e8:	80 3a       	cpi	r24, 0xA0	; 160
    26ea:	91 05       	cpc	r25, r1
    26ec:	29 f4       	brne	.+10     	; 0x26f8 <tc_set_compa_interrupt_callback+0x30>
		tc_tccr4_compa_callback = callback;
    26ee:	70 93 72 04 	sts	0x0472, r23	; 0x800472 <tc_tccr4_compa_callback+0x1>
    26f2:	60 93 71 04 	sts	0x0471, r22	; 0x800471 <tc_tccr4_compa_callback>
    26f6:	08 95       	ret
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    26f8:	80 32       	cpi	r24, 0x20	; 32
    26fa:	91 40       	sbci	r25, 0x01	; 1
    26fc:	21 f4       	brne	.+8      	; 0x2706 <tc_set_compa_interrupt_callback+0x3e>
		tc_tccr5_compa_callback = callback;
    26fe:	70 93 6a 04 	sts	0x046A, r23	; 0x80046a <tc_tccr5_compa_callback+0x1>
    2702:	60 93 69 04 	sts	0x0469, r22	; 0x800469 <tc_tccr5_compa_callback>
    2706:	08 95       	ret

00002708 <main>:
 * \brief Main function of the application
 */
int main(void)
{	
	/* Initialize the Wireless Module */
	wireless_init();    
    2708:	0e 94 36 03 	call	0x66c	; 0x66c <wireless_init>
	
	/*The Modules selected in the wizard are initialized here */
	modules_init();
    270c:	0e 94 81 03 	call	0x702	; 0x702 <modules_init>
 * \brief Tasks Handled By the Stack and application are Performed here,this function is handled in a loop to perform tasks continuously 
 */
void WirelessTask(void)
{
	/* These methods are called to perform the default tasks of the MAC Stack */
	pal_task();
    2710:	0e 94 72 05 	call	0xae4	; 0xae4 <pal_task>
	tal_task();
    2714:	0e 94 cf 07 	call	0xf9e	; 0xf9e <tal_task>
/**
 * \brief Application task
 */
 void app_task(void)
{
	usr_wireless_app_task();
    2718:	0e 94 f1 01 	call	0x3e2	; 0x3e2 <usr_wireless_app_task>
    271c:	f9 cf       	rjmp	.-14     	; 0x2710 <main+0x8>

0000271e <tal_tx_frame_done_cb>:
 * \param frame pointer to the transmitted frame
 */
void tal_tx_frame_done_cb(retval_t status, frame_info_t *frame)
{
	/*Perform application tasks when a frame is transmitted here*/
	usr_frame_transmitted_cb(status, frame);
    271e:	0c 94 5c 02 	jmp	0x4b8	; 0x4b8 <usr_frame_transmitted_cb>
    2722:	08 95       	ret

00002724 <tal_rx_frame_cb>:
 * \brief This method (callback) is called when a frame is received by the transceiver
 * \param frame pointer to the received frame
 *
 */
void tal_rx_frame_cb(frame_info_t *frame)
{
    2724:	cf 93       	push	r28
    2726:	df 93       	push	r29
    2728:	ec 01       	movw	r28, r24
	/*Perform application tasks when a frame is received here*/
	usr_frame_received_cb(frame);
    272a:	0e 94 30 02 	call	0x460	; 0x460 <usr_frame_received_cb>
	// Free-up the buffer which was used for reception once the frame is extracted.
	bmm_buffer_free(frame->buffer_header);
    272e:	89 81       	ldd	r24, Y+1	; 0x01
    2730:	9a 81       	ldd	r25, Y+2	; 0x02
    2732:	0e 94 9e 05 	call	0xb3c	; 0xb3c <bmm_buffer_free>
}
    2736:	df 91       	pop	r29
    2738:	cf 91       	pop	r28
    273a:	08 95       	ret

0000273c <__mulsi3>:
    273c:	db 01       	movw	r26, r22
    273e:	8f 93       	push	r24
    2740:	9f 93       	push	r25
    2742:	49 d0       	rcall	.+146    	; 0x27d6 <__muluhisi3>
    2744:	bf 91       	pop	r27
    2746:	af 91       	pop	r26
    2748:	a2 9f       	mul	r26, r18
    274a:	80 0d       	add	r24, r0
    274c:	91 1d       	adc	r25, r1
    274e:	a3 9f       	mul	r26, r19
    2750:	90 0d       	add	r25, r0
    2752:	b2 9f       	mul	r27, r18
    2754:	90 0d       	add	r25, r0
    2756:	11 24       	eor	r1, r1
    2758:	08 95       	ret

0000275a <__udivmodhi4>:
    275a:	aa 1b       	sub	r26, r26
    275c:	bb 1b       	sub	r27, r27
    275e:	51 e1       	ldi	r21, 0x11	; 17
    2760:	07 c0       	rjmp	.+14     	; 0x2770 <__udivmodhi4_ep>

00002762 <__udivmodhi4_loop>:
    2762:	aa 1f       	adc	r26, r26
    2764:	bb 1f       	adc	r27, r27
    2766:	a6 17       	cp	r26, r22
    2768:	b7 07       	cpc	r27, r23
    276a:	10 f0       	brcs	.+4      	; 0x2770 <__udivmodhi4_ep>
    276c:	a6 1b       	sub	r26, r22
    276e:	b7 0b       	sbc	r27, r23

00002770 <__udivmodhi4_ep>:
    2770:	88 1f       	adc	r24, r24
    2772:	99 1f       	adc	r25, r25
    2774:	5a 95       	dec	r21
    2776:	a9 f7       	brne	.-22     	; 0x2762 <__udivmodhi4_loop>
    2778:	80 95       	com	r24
    277a:	90 95       	com	r25
    277c:	bc 01       	movw	r22, r24
    277e:	cd 01       	movw	r24, r26
    2780:	08 95       	ret

00002782 <__divmodhi4>:
    2782:	97 fb       	bst	r25, 7
    2784:	07 2e       	mov	r0, r23
    2786:	16 f4       	brtc	.+4      	; 0x278c <__divmodhi4+0xa>
    2788:	00 94       	com	r0
    278a:	06 d0       	rcall	.+12     	; 0x2798 <__divmodhi4_neg1>
    278c:	77 fd       	sbrc	r23, 7
    278e:	08 d0       	rcall	.+16     	; 0x27a0 <__divmodhi4_neg2>
    2790:	e4 df       	rcall	.-56     	; 0x275a <__udivmodhi4>
    2792:	07 fc       	sbrc	r0, 7
    2794:	05 d0       	rcall	.+10     	; 0x27a0 <__divmodhi4_neg2>
    2796:	3e f4       	brtc	.+14     	; 0x27a6 <__divmodhi4_exit>

00002798 <__divmodhi4_neg1>:
    2798:	90 95       	com	r25
    279a:	81 95       	neg	r24
    279c:	9f 4f       	sbci	r25, 0xFF	; 255
    279e:	08 95       	ret

000027a0 <__divmodhi4_neg2>:
    27a0:	70 95       	com	r23
    27a2:	61 95       	neg	r22
    27a4:	7f 4f       	sbci	r23, 0xFF	; 255

000027a6 <__divmodhi4_exit>:
    27a6:	08 95       	ret

000027a8 <__tablejump2__>:
    27a8:	ee 0f       	add	r30, r30
    27aa:	ff 1f       	adc	r31, r31
    27ac:	88 1f       	adc	r24, r24
    27ae:	8b bf       	out	0x3b, r24	; 59
    27b0:	07 90       	elpm	r0, Z+
    27b2:	f6 91       	elpm	r31, Z
    27b4:	e0 2d       	mov	r30, r0
    27b6:	19 94       	eijmp

000027b8 <__umulhisi3>:
    27b8:	a2 9f       	mul	r26, r18
    27ba:	b0 01       	movw	r22, r0
    27bc:	b3 9f       	mul	r27, r19
    27be:	c0 01       	movw	r24, r0
    27c0:	a3 9f       	mul	r26, r19
    27c2:	70 0d       	add	r23, r0
    27c4:	81 1d       	adc	r24, r1
    27c6:	11 24       	eor	r1, r1
    27c8:	91 1d       	adc	r25, r1
    27ca:	b2 9f       	mul	r27, r18
    27cc:	70 0d       	add	r23, r0
    27ce:	81 1d       	adc	r24, r1
    27d0:	11 24       	eor	r1, r1
    27d2:	91 1d       	adc	r25, r1
    27d4:	08 95       	ret

000027d6 <__muluhisi3>:
    27d6:	f0 df       	rcall	.-32     	; 0x27b8 <__umulhisi3>
    27d8:	a5 9f       	mul	r26, r21
    27da:	90 0d       	add	r25, r0
    27dc:	b4 9f       	mul	r27, r20
    27de:	90 0d       	add	r25, r0
    27e0:	a4 9f       	mul	r26, r20
    27e2:	80 0d       	add	r24, r0
    27e4:	91 1d       	adc	r25, r1
    27e6:	11 24       	eor	r1, r1
    27e8:	08 95       	ret

000027ea <__adddi3_s8>:
    27ea:	00 24       	eor	r0, r0
    27ec:	a7 fd       	sbrc	r26, 7
    27ee:	00 94       	com	r0
    27f0:	2a 0f       	add	r18, r26
    27f2:	30 1d       	adc	r19, r0
    27f4:	40 1d       	adc	r20, r0
    27f6:	50 1d       	adc	r21, r0
    27f8:	60 1d       	adc	r22, r0
    27fa:	70 1d       	adc	r23, r0
    27fc:	80 1d       	adc	r24, r0
    27fe:	90 1d       	adc	r25, r0
    2800:	08 95       	ret

00002802 <__cmpdi2_s8>:
    2802:	00 24       	eor	r0, r0
    2804:	a7 fd       	sbrc	r26, 7
    2806:	00 94       	com	r0
    2808:	2a 17       	cp	r18, r26
    280a:	30 05       	cpc	r19, r0
    280c:	40 05       	cpc	r20, r0
    280e:	50 05       	cpc	r21, r0
    2810:	60 05       	cpc	r22, r0
    2812:	70 05       	cpc	r23, r0
    2814:	80 05       	cpc	r24, r0
    2816:	90 05       	cpc	r25, r0
    2818:	08 95       	ret

0000281a <do_rand>:
    281a:	8f 92       	push	r8
    281c:	9f 92       	push	r9
    281e:	af 92       	push	r10
    2820:	bf 92       	push	r11
    2822:	cf 92       	push	r12
    2824:	df 92       	push	r13
    2826:	ef 92       	push	r14
    2828:	ff 92       	push	r15
    282a:	cf 93       	push	r28
    282c:	df 93       	push	r29
    282e:	ec 01       	movw	r28, r24
    2830:	68 81       	ld	r22, Y
    2832:	79 81       	ldd	r23, Y+1	; 0x01
    2834:	8a 81       	ldd	r24, Y+2	; 0x02
    2836:	9b 81       	ldd	r25, Y+3	; 0x03
    2838:	61 15       	cp	r22, r1
    283a:	71 05       	cpc	r23, r1
    283c:	81 05       	cpc	r24, r1
    283e:	91 05       	cpc	r25, r1
    2840:	21 f4       	brne	.+8      	; 0x284a <do_rand+0x30>
    2842:	64 e2       	ldi	r22, 0x24	; 36
    2844:	79 ed       	ldi	r23, 0xD9	; 217
    2846:	8b e5       	ldi	r24, 0x5B	; 91
    2848:	97 e0       	ldi	r25, 0x07	; 7
    284a:	2d e1       	ldi	r18, 0x1D	; 29
    284c:	33 ef       	ldi	r19, 0xF3	; 243
    284e:	41 e0       	ldi	r20, 0x01	; 1
    2850:	50 e0       	ldi	r21, 0x00	; 0
    2852:	48 d0       	rcall	.+144    	; 0x28e4 <__divmodsi4>
    2854:	49 01       	movw	r8, r18
    2856:	5a 01       	movw	r10, r20
    2858:	9b 01       	movw	r18, r22
    285a:	ac 01       	movw	r20, r24
    285c:	a7 ea       	ldi	r26, 0xA7	; 167
    285e:	b1 e4       	ldi	r27, 0x41	; 65
    2860:	ba df       	rcall	.-140    	; 0x27d6 <__muluhisi3>
    2862:	6b 01       	movw	r12, r22
    2864:	7c 01       	movw	r14, r24
    2866:	ac ee       	ldi	r26, 0xEC	; 236
    2868:	b4 ef       	ldi	r27, 0xF4	; 244
    286a:	a5 01       	movw	r20, r10
    286c:	94 01       	movw	r18, r8
    286e:	58 d0       	rcall	.+176    	; 0x2920 <__mulohisi3>
    2870:	dc 01       	movw	r26, r24
    2872:	cb 01       	movw	r24, r22
    2874:	8c 0d       	add	r24, r12
    2876:	9d 1d       	adc	r25, r13
    2878:	ae 1d       	adc	r26, r14
    287a:	bf 1d       	adc	r27, r15
    287c:	b7 ff       	sbrs	r27, 7
    287e:	03 c0       	rjmp	.+6      	; 0x2886 <do_rand+0x6c>
    2880:	01 97       	sbiw	r24, 0x01	; 1
    2882:	a1 09       	sbc	r26, r1
    2884:	b0 48       	sbci	r27, 0x80	; 128
    2886:	88 83       	st	Y, r24
    2888:	99 83       	std	Y+1, r25	; 0x01
    288a:	aa 83       	std	Y+2, r26	; 0x02
    288c:	bb 83       	std	Y+3, r27	; 0x03
    288e:	9f 77       	andi	r25, 0x7F	; 127
    2890:	df 91       	pop	r29
    2892:	cf 91       	pop	r28
    2894:	ff 90       	pop	r15
    2896:	ef 90       	pop	r14
    2898:	df 90       	pop	r13
    289a:	cf 90       	pop	r12
    289c:	bf 90       	pop	r11
    289e:	af 90       	pop	r10
    28a0:	9f 90       	pop	r9
    28a2:	8f 90       	pop	r8
    28a4:	08 95       	ret

000028a6 <rand_r>:
    28a6:	b9 cf       	rjmp	.-142    	; 0x281a <do_rand>

000028a8 <rand>:
    28a8:	80 e0       	ldi	r24, 0x00	; 0
    28aa:	92 e0       	ldi	r25, 0x02	; 2
    28ac:	b6 cf       	rjmp	.-148    	; 0x281a <do_rand>

000028ae <srand>:
    28ae:	a0 e0       	ldi	r26, 0x00	; 0
    28b0:	b0 e0       	ldi	r27, 0x00	; 0
    28b2:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__DATA_REGION_ORIGIN__>
    28b6:	90 93 01 02 	sts	0x0201, r25	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
    28ba:	a0 93 02 02 	sts	0x0202, r26	; 0x800202 <__DATA_REGION_ORIGIN__+0x2>
    28be:	b0 93 03 02 	sts	0x0203, r27	; 0x800203 <__DATA_REGION_ORIGIN__+0x3>
    28c2:	08 95       	ret

000028c4 <memcpy>:
    28c4:	fb 01       	movw	r30, r22
    28c6:	dc 01       	movw	r26, r24
    28c8:	02 c0       	rjmp	.+4      	; 0x28ce <memcpy+0xa>
    28ca:	01 90       	ld	r0, Z+
    28cc:	0d 92       	st	X+, r0
    28ce:	41 50       	subi	r20, 0x01	; 1
    28d0:	50 40       	sbci	r21, 0x00	; 0
    28d2:	d8 f7       	brcc	.-10     	; 0x28ca <memcpy+0x6>
    28d4:	08 95       	ret

000028d6 <memset>:
    28d6:	dc 01       	movw	r26, r24
    28d8:	01 c0       	rjmp	.+2      	; 0x28dc <memset+0x6>
    28da:	6d 93       	st	X+, r22
    28dc:	41 50       	subi	r20, 0x01	; 1
    28de:	50 40       	sbci	r21, 0x00	; 0
    28e0:	e0 f7       	brcc	.-8      	; 0x28da <memset+0x4>
    28e2:	08 95       	ret

000028e4 <__divmodsi4>:
    28e4:	05 2e       	mov	r0, r21
    28e6:	97 fb       	bst	r25, 7
    28e8:	16 f4       	brtc	.+4      	; 0x28ee <__divmodsi4+0xa>
    28ea:	00 94       	com	r0
    28ec:	0f d0       	rcall	.+30     	; 0x290c <__negsi2>
    28ee:	57 fd       	sbrc	r21, 7
    28f0:	05 d0       	rcall	.+10     	; 0x28fc <__divmodsi4_neg2>
    28f2:	1a d0       	rcall	.+52     	; 0x2928 <__udivmodsi4>
    28f4:	07 fc       	sbrc	r0, 7
    28f6:	02 d0       	rcall	.+4      	; 0x28fc <__divmodsi4_neg2>
    28f8:	46 f4       	brtc	.+16     	; 0x290a <__divmodsi4_exit>
    28fa:	08 c0       	rjmp	.+16     	; 0x290c <__negsi2>

000028fc <__divmodsi4_neg2>:
    28fc:	50 95       	com	r21
    28fe:	40 95       	com	r20
    2900:	30 95       	com	r19
    2902:	21 95       	neg	r18
    2904:	3f 4f       	sbci	r19, 0xFF	; 255
    2906:	4f 4f       	sbci	r20, 0xFF	; 255
    2908:	5f 4f       	sbci	r21, 0xFF	; 255

0000290a <__divmodsi4_exit>:
    290a:	08 95       	ret

0000290c <__negsi2>:
    290c:	90 95       	com	r25
    290e:	80 95       	com	r24
    2910:	70 95       	com	r23
    2912:	61 95       	neg	r22
    2914:	7f 4f       	sbci	r23, 0xFF	; 255
    2916:	8f 4f       	sbci	r24, 0xFF	; 255
    2918:	9f 4f       	sbci	r25, 0xFF	; 255
    291a:	08 95       	ret

0000291c <__mulshisi3>:
    291c:	b7 ff       	sbrs	r27, 7
    291e:	5b cf       	rjmp	.-330    	; 0x27d6 <__muluhisi3>

00002920 <__mulohisi3>:
    2920:	5a df       	rcall	.-332    	; 0x27d6 <__muluhisi3>
    2922:	82 1b       	sub	r24, r18
    2924:	93 0b       	sbc	r25, r19
    2926:	08 95       	ret

00002928 <__udivmodsi4>:
    2928:	a1 e2       	ldi	r26, 0x21	; 33
    292a:	1a 2e       	mov	r1, r26
    292c:	aa 1b       	sub	r26, r26
    292e:	bb 1b       	sub	r27, r27
    2930:	fd 01       	movw	r30, r26
    2932:	0d c0       	rjmp	.+26     	; 0x294e <__udivmodsi4_ep>

00002934 <__udivmodsi4_loop>:
    2934:	aa 1f       	adc	r26, r26
    2936:	bb 1f       	adc	r27, r27
    2938:	ee 1f       	adc	r30, r30
    293a:	ff 1f       	adc	r31, r31
    293c:	a2 17       	cp	r26, r18
    293e:	b3 07       	cpc	r27, r19
    2940:	e4 07       	cpc	r30, r20
    2942:	f5 07       	cpc	r31, r21
    2944:	20 f0       	brcs	.+8      	; 0x294e <__udivmodsi4_ep>
    2946:	a2 1b       	sub	r26, r18
    2948:	b3 0b       	sbc	r27, r19
    294a:	e4 0b       	sbc	r30, r20
    294c:	f5 0b       	sbc	r31, r21

0000294e <__udivmodsi4_ep>:
    294e:	66 1f       	adc	r22, r22
    2950:	77 1f       	adc	r23, r23
    2952:	88 1f       	adc	r24, r24
    2954:	99 1f       	adc	r25, r25
    2956:	1a 94       	dec	r1
    2958:	69 f7       	brne	.-38     	; 0x2934 <__udivmodsi4_loop>
    295a:	60 95       	com	r22
    295c:	70 95       	com	r23
    295e:	80 95       	com	r24
    2960:	90 95       	com	r25
    2962:	9b 01       	movw	r18, r22
    2964:	ac 01       	movw	r20, r24
    2966:	bd 01       	movw	r22, r26
    2968:	cf 01       	movw	r24, r30
    296a:	08 95       	ret

0000296c <_exit>:
    296c:	f8 94       	cli

0000296e <__stop_program>:
    296e:	ff cf       	rjmp	.-2      	; 0x296e <__stop_program>
