// Seed: 1646480804
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  tri id_3 = 1, id_4, id_5, id_6;
  assign id_4 = id_1 & 1;
  wire id_7;
  initial begin
    if (id_1) begin
      id_2 = 1;
    end
  end
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input uwire id_2,
    output tri1 id_3,
    output supply0 id_4,
    input tri0 id_5
);
  wire id_7;
  module_0(
      id_7, id_7
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  initial cover (1 - "");
  assign id_2 = id_3 && 1;
  wire id_4;
  module_0(
      id_4, id_2
  );
  assign id_1 = ~1;
endmodule
