/* $NoKeywords:$ */
/**
 * @file
 *
 * AMD Zen CPU Register definition
 *
 * Contains the definition of the CPU CPUID MSRs and PCI registers with BKDG recommended values
 *
 * @xrefitem bom "File Content Label" "Release Content"
 * @e project:      AGESA
 * @e sub-project:  Ccx/Zp
 * @e \$Revision$   @e \$Date$
 *
 */
/*
 ******************************************************************************
 *
 * 
 * Copyright 2016 - 2019 CHENGDU HAIGUANG IC DESIGN CO., LTD. All Rights Reserved.
 * 
 * HYGON is granting you permission to use this software (the Materials)
 * pursuant to the terms and conditions of your Software License Agreement
 * with HYGON.  This header does *NOT* give you permission to use the Materials
 * or any rights under HYGON's intellectual property.  Your use of any portion
 * of these Materials shall constitute your acceptance of those terms and
 * conditions.  If you do not agree to the terms and conditions of the Software
 * License Agreement, please do not use any portion of these Materials.
 * 
 * CONFIDENTIALITY:  The Materials and all other information, identified as
 * confidential and provided to you by HYGON shall be kept confidential in
 * accordance with the terms and conditions of the Software License Agreement.
 * 
 * LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION
 * PROVIDED TO YOU BY HYGON ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED
 * WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
 * MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE,
 * OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE.
 * IN NO EVENT SHALL HYGON OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER
 * (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS
 * INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF HYGON'S NEGLIGENCE,
 * GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER
 * RELATED INFORMATION PROVIDED TO YOU BY HYGON, EVEN IF HYGON HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES.  BECAUSE SOME JURISDICTIONS PROHIBIT THE
 * EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES,
 * THE ABOVE LIMITATION MAY NOT APPLY TO YOU.
 * 
 * HYGON does not assume any responsibility for any errors which may appear in
 * the Materials or any other related information provided to you by HYGON, or
 * result from use of the Materials or any related information.
 * 
 * You agree that you will not reverse engineer or decompile the Materials.
 * 
 * NO SUPPORT OBLIGATION: HYGON is not obligated to furnish, support, or make any
 * further information, software, technical information, know-how, or show-how
 * available to you.  Additionally, HYGON retains the right to modify the
 * Materials at any time, without notice, and is not obligated to provide such
 * modified Materials to you.
 * 
 * AMD GRANT HYGON DECLARATION: ADVANCED MICRO DEVICES, INC.(AMD) granted HYGON has
 * the right to redistribute HYGON's Agesa version to BIOS Vendors and HYGON has
 * the right to make the modified version available for use with HYGON's PRODUCT.
 ******************************************************************************
 */

#ifndef _CCX_REGISTERS_ZP_H_
#define _CCX_REGISTERS_ZP_H_
#pragma pack (push, 1)

/* CPUID_Fn80000001_EBX[PkgType] definitions */
#define  ZP_SOCKET_SP4    1
#define  ZP_SOCKET_AM4    2
#define  ZP_SOCKET_SP4r2  3
#define  ZP_SOCKET_SP3    4
#define  ZP_SOCKET_DM1    6
#define  ZP_SOCKET_SP3r2  7

/* P-state Registers 0xC001006[B:4] */
#define MSR_PSTATE_0 0xC0010064ul
#define MSR_PSTATE_1 0xC0010065ul
#define MSR_PSTATE_2 0xC0010066ul
#define MSR_PSTATE_3 0xC0010067ul
#define MSR_PSTATE_4 0xC0010068ul
#define MSR_PSTATE_5 0xC0010069ul
#define MSR_PSTATE_6 0xC001006Aul
#define MSR_PSTATE_7 0xC001006Bul

#define PS_REG_BASE MSR_PSTATE_0     /* P-state Register base */
#define PS_MAX_REG  MSR_PSTATE_7     /* Maximum P-State Register */
#define PS_MIN_REG  MSR_PSTATE_0     /* Minimum P-State Register */
#define NM_PS_REG 8                  /* number of P-state MSR registers */

/* P-state Current Limit Register 0xC0010061 */
#define MSR_PSTATE_CURRENT_LIMIT 0xC0010061ul // F15 Shared

/// Pstate Current Limit MSR Register
typedef union {
  struct {                             ///< Bitfields of Pstate Current Limit MSR Register
    UINT64 CurPstateLimit:3;           ///< Current Pstate Limit
    UINT64 :1;                         ///< Reserved
    UINT64 PstateMaxVal:3;             ///< Pstate Max Value
    UINT64 :57;                        ///< Reserved
  } Field;
  UINT64  Value;
} PSTATE_CURLIM_MSR;

/* P-state Control Register 0xC0010062 */
#define MSR_PSTATE_CTL 0xC0010062ul    // F15 Shared

/// Pstate Control MSR Register
typedef union {
  struct {                             ///< Bitfields of Pstate Control MSR Register
    UINT64 PstateCmd:3;                ///< Pstate change command
    UINT64 :61;                        ///< Reserved
  } Field;
  UINT64  Value;
} PSTATE_CTRL_MSR;

/* P-state Status Register 0xC0010063 */
#define MSR_PSTATE_STS 0xC0010063ul

/// Pstate Status MSR Register
typedef union {
  struct {                             ///< Bitfields of Pstate Status MSR Register
    UINT64 CurPstate:3;                ///< Current Pstate
    UINT64 :61;                        ///< Reserved
  } Field;
  UINT64  Value;
} PSTATE_STS_MSR;

/* P-state Registers 0xC00100[6B:64] */
#define MSR_PSTATE_0 0xC0010064ul
#define NM_PS_REG    8

/// P-state MSR
typedef union {
  struct {                             ///< Bitfields of P-state MSR
    UINT64 CpuFid_7_0:8;               ///< CpuFid[7:0]
    UINT64 CpuDfsId:6;                 ///< CpuDfsId
    UINT64 CpuVid:8;                   ///< CpuVid
    UINT64 IddValue:8;                 ///< IddValue
    UINT64 IddDiv:2;                   ///< IddDiv
    UINT64 :31;                        ///< Reserved
    UINT64 PstateEn:1;                 ///< Pstate Enable
  } Field;
  UINT64  Value;
} PSTATE_MSR;

/* C-state Base Address Register 0xC0010073 */
#define MSR_CSTATE_ADDRESS 0xC0010073ul

/// C-state Address MSR Register
typedef union {
  struct {                             ///< Bitfields of C-state Address MSR Register
    UINT64 CstateAddr:16;              ///< C-state address
    UINT64 :48;                        ///< Reserved
  } Field;
  UINT64  Value;
} CSTATE_ADDRESS_MSR;

/* CPU Watchdog Timer 0xC0010074 */
#define MSR_CPU_WDT_CFG 0xC0010074ul

/// CPU Watchdog Timer MSR Register
typedef union {
  struct {                             ///< Bitfields of CPU Watchdog Timer MSR Register
    UINT64 CpuWdtEn:1;                 ///< CPU watchdog timer enable
    UINT64 CpuWdtTimeBase:2;           ///< CPU watchdog timer time base
    UINT64 CpuWdtCountSel:4;           ///< CPU watchdog timer count select
    UINT64 :57;                        ///< Reserved
  } Field;
  UINT64  Value;
} CPU_WDT_CFG_MSR;

/* Power Management Miscellaneous Register 0xC0010292 */
#define MSR_PWR_MGMT_MISC  0xC0010292ul

/// Power Management Miscellaneous MSR
typedef union {
  struct {                            ///< Bitfields of Power Management Miscellaneous MSR
    UINT64 CurHwPstateLimit:3;        ///< Current HW Pstate limit
    UINT64 StartupPstate:3;           ///< Start up Pstate
    UINT64 DFPstateDis:1;             ///< DF Pstate disable
    UINT64 CurDFVid:8;                ///< Current DF VID
    UINT64 MaxCpuCof:6;               ///< Maximum CPU COF
    UINT64 MaxDFCof:5;                ///< Maximum DF COF
    UINT64 CpbCap:3;                  ///< CPB capability
    UINT64 :3;                        ///< Reserved
    UINT64 PC6En:1;                   ///< PC6 enable
    UINT64 :31;                       ///< Reserved
  } Field;
  UINT64  Value;
} PWR_MGMT_MISC_MSR;

/* Hardware PState Status Register 0xC0010293 */
#define MSR_HW_PSTATE_STATUS  0xC0010293ul

/// Hardware PState Status MSR
typedef union {
  struct {                            ///< Bitfields of Hardware PState Status MSR
    UINT64 CurCpuFid:8;               ///< Current Pstate FID
    UINT64 CurCpuDfsId:6;             ///< Current Pstate DfsId
    UINT64 CurCpuVid:8;               ///< Current Pstate VID
    UINT64 CurHwPstate:3;             ///< Current Hw Pstate
    UINT64 :39;                       ///< Reserved
  } Field;
  UINT64  Value;
} HW_PSTATE_STATUS_MSR;

/* C-state Policy Register 0xC0010294 */
#define MSR_CSTATE_POLICY  0xC0010294ul

/// C-state Policy MSR
typedef union {
  struct {                             ///< Bitfields of C-state Policy MSR
    UINT64  CC1_TMRSEL:2;              ///< CC1 Timer Select
    UINT64  CC1_TMRLEN:5;              ///< CC1 Timer Length
    UINT64  HYST_TMRSEL:2;             ///< Hysteresis Timer Select
    UINT64  HYST_TMRLEN:5;             ///< Hysteresis Timer Length
    UINT64  CFOH_TMRLEN:7;             ///< Cache Flush On Halt Timer Length
    UINT64  :11;                       ///< Reserved
    UINT64  CFSM_DURATION:7;           ///< Cache Flush Success Monitor Duration
    UINT64  CFSM_THRESHOLD:3;          ///< Cache Flush Success Monitor Threshold
    UINT64  CFSM_MISPREDACT:2;         ///< Cache Flush Success Monitor Mispredict Action
    UINT64  IRM_DECRRATE:5;            ///< Interrupt Rate Monitor Decrement Rate
    UINT64  IRM_BURSTEN:3;             ///< Interrupt Rate Monitor Burst Enable
    UINT64  IRM_THRESHOLD:4;           ///< Interrupt Rate Monitor Threshold
    UINT64  IRM_MAXDEPTH:4;            ///< Interrupt Rate Monitor Max Depth
    UINT64  CIT_EN:1;                  ///< Cstate Idle Tracker Enable
    UINT64  CIT_FASTSAMPLE:1;          ///< Cstate Idle Tracker FASTSAMPLE
    UINT64  :2;                        ///< Reserved
  } Field;
  UINT64  Value;
} CSTATE_POLICY_MSR;

/* C-state Configuration Register 0xC0010296 */
#define MSR_CSTATE_CFG  0xC0010296ul

/// C-state Configuration MSR
typedef union {
  struct {                             ///<l Bitfields of C-state Configuration MSR
    UINT64  CCR0_CC1DFSID:6;           ///< CCR0 CC1 DFS ID
    UINT64  CCR0_CC6EN:1;              ///< CCR0 CC6 Enable
    UINT64  :1;                        ///< Reserved
    UINT64  CCR1_CC1DFSID:6;           ///< CCR1 CC1 DFS ID
    UINT64  CCR1_CC6EN:1;              ///< CCR1 CC6 Enable
    UINT64  :1;                        ///< Reserved
    UINT64  CCR2_CC1DFSID:6;           ///< CCR2 CC1 DFS ID
    UINT64  CCR2_CC6EN:1;              ///< CCR2 CC6 Enable
    UINT64  :41;                       ///< Reserved
  } Field;
  UINT64  Value;
} CSTATE_CFG_MSR;

/* Power Management Default Register 0xC0010297 */
#define MSR_PWR_MGMT_DFLT  0xC0010297ul

/// Power Management Default MSR
typedef union {
  struct {                             ///< Bitfields of Power Management Default MSR
    UINT64  CC6EXIT_DFSID:6;           ///< CC6 Exit DFS ID
    UINT64  CC6EXIT_POPUP_EN:1;        ///< CC6 Exit Pop Up Enable
    UINT64  CC6CF_DFSID:6;             ///< CC6 CF DFS ID
    UINT64  CC6CF_POPDN_EN:1;          ///< CC6 CF Pop Down Enable
    UINT64  CC6EXIT_STRETCHEN:1;       ///< CC6 Exit Stretch Enable
    UINT64  CC6EXIT_STRETCHCLKDIV2:1;  ///< CC6 Exit Stretch Clock Div 2
    UINT64  CC6EXIT_STRETCHALLDIV2:1;  ///< CC6 Exit Stretch All Div 2
    UINT64  CC6CF_STRETCHEN:1;         ///< CC6 CF Stretch Enable
    UINT64  CC6CF_STRETCHCLKDIV2:1;    ///< CC6 CF Stretch Clock Div 2
    UINT64  CC6CF_STRETCHALLDIV2:1;    ///< CC6 CF Stretch All Div 2
    UINT64  :44;                       ///< Reserved
  } Field;
  UINT64  Value;
} PWR_MGMT_DFLT_MSR;

/* MCA MISC Register 0xC0002xx3 */
#define MSR_MCA_MISC_BANK0 0xC0002003ul

/// MCA Config MSR
typedef union {
  struct {                                       ///< Bitfields of MCA MISC MSR
    UINT64  :24;                                 ///< Reserved
    UINT64  BlkPtr:8;                            ///< Extended MISC MSR block
    UINT64  ErrCnt:12;                           ///< Starting value of the error counter
    UINT64  :4;                                  ///< Reserved
    UINT64  Ovrflw:1;                            ///< Overflow
    UINT64  ThresholdIntType:2;                  ///< the type of interrupt signaled when Ovrflw is set
    UINT64  CntEn:1;                             ///< Count thresholding errors
    UINT64  LvtOffset:4;                         ///< the address of the LVT entry in the APIC registers
    UINT64  :4;                                  ///< Reserved
    UINT64  IntP:1;                              ///< IntP
    UINT64  Locked:1;                            ///< Locked
    UINT64  CntP:1;                              ///< CntP
    UINT64  Valid:1;                             ///< Valid
  } Field;
  UINT64  Value;
} MCA_MISC_MSR;


/* MCA Config Register 0xC0002xx4 */
#define MSR_MCA_CFG_BANK0  0xC0002004ul

/// MCA Config MSR
typedef union {
  struct {                                       ///< Bitfields of MCA Config MSR
    UINT64  McaX:1;                              ///< McaX
    UINT64  TransparentErrorLoggingSupported:1;  ///< TransparentErrorLoggingSupported
    UINT64  DeferredErrorLoggingSupported:1;     ///< DeferredErrorLoggingSupported
    UINT64  :2;                                  ///< Reserved
    UINT64  DeferredIntTypeSupported:1;          ///< DeferredIntTypeSupported
    UINT64  :26;                                 ///< Reserved
    UINT64  McaXEnable:1;                        ///< McaXEnable
    UINT64  TransparentErrorLoggingEnable:1;     ///< TransparentErrorLoggingEnable
    UINT64  LogDeferredInMcaStat:1;              ///< LogDeferredInMcaStat
    UINT64  :2;                                  ///< Reserved
    UINT64  DeferredIntType:2;                   ///< DeferredIntType
    UINT64  :25;                                 ///< Reserved
  } Field;
  UINT64  Value;
} MCA_CONFIG_MSR;

#pragma pack (pop)
#endif      // _CCX_REGISTERS_ZP_H_

