Analysis & Synthesis report for hello_world
Tue Jun 18 16:55:52 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|m_next
 12. State Machine - |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|m_state
 13. State Machine - |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|i_next
 14. State Machine - |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|i_state
 15. State Machine - |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated
 24. Source assignments for nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 25. Source assignments for nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 26. Source assignments for nio2_sys:inst|nio2_sys_sdram:sdram
 27. Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux:cmd_demux
 28. Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 29. Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_002
 30. Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux_003:cmd_demux_003
 31. Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux
 32. Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 33. Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux_002
 34. Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux_003
 35. Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux_003:rsp_demux_004
 36. Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux_005
 37. Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux_006
 38. Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux_007:rsp_demux_007
 39. Source assignments for nio2_sys:inst|altera_reset_controller:rst_controller
 40. Source assignments for nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Source assignments for nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4
 43. Source assignments for nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|cntr_b1h:cntr5
 44. Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 45. Source assignments for nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|altsyncram_1gc1:altsyncram4
 46. Source assignments for nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|cntr_b1h:cntr5
 47. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component
 48. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd
 49. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder
 50. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder
 51. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr
 52. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder
 53. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult
 54. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1
 55. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2
 56. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3
 57. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4
 58. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5
 59. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6
 60. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower
 61. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0
 62. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1
 63. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower
 64. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0
 65. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1
 66. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower
 67. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1
 68. Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator
 69. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo
 70. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r|scfifo:rfifo
 71. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0
 72. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder
 73. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder
 74. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr
 75. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder
 76. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult
 77. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1
 78. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2
 79. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3
 80. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4
 81. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5
 82. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6
 83. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower
 84. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0
 85. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1
 86. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower
 87. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0
 88. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1
 89. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower
 90. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1
 91. Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator
 92. Parameter Settings for User Entity Instance: nio2_sys:inst|altera_customins_master_translator:cpu_custom_instruction_master_translator
 93. Parameter Settings for User Entity Instance: nio2_sys:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0
 94. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 95. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 96. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_read_master_translator
 97. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_translator
 98. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 99. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_access_0_avalon_slave_0_translator
100. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_control_port_slave_translator
101. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
102. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
103. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator
104. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator
105. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
106. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
107. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
108. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_read_master_agent
109. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_write_master_agent
110. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
111. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
112. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
113. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_access_0_avalon_slave_0_agent
114. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_access_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_control_port_slave_agent
117. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
120. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
123. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent
126. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent
129. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
132. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
135. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router:router|nio2_sys_mm_interconnect_0_router_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_001:router_001|nio2_sys_mm_interconnect_0_router_001_default_decode:the_default_decode
137. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_002:router_002|nio2_sys_mm_interconnect_0_router_002_default_decode:the_default_decode
138. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_002:router_003|nio2_sys_mm_interconnect_0_router_002_default_decode:the_default_decode
139. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_004:router_004|nio2_sys_mm_interconnect_0_router_004_default_decode:the_default_decode
140. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_005:router_005|nio2_sys_mm_interconnect_0_router_005_default_decode:the_default_decode
141. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_004:router_006|nio2_sys_mm_interconnect_0_router_004_default_decode:the_default_decode
142. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_004:router_007|nio2_sys_mm_interconnect_0_router_004_default_decode:the_default_decode
143. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_008:router_008|nio2_sys_mm_interconnect_0_router_008_default_decode:the_default_decode
144. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_004:router_009|nio2_sys_mm_interconnect_0_router_004_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_004:router_010|nio2_sys_mm_interconnect_0_router_004_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_011:router_011|nio2_sys_mm_interconnect_0_router_011_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
148. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
149. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_read_master_limiter
150. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
151. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
152. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
153. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
154. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb
155. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
156. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb
157. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
158. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
159. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
160. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
161. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
162. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb
163. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
164. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb
165. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
166. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
167. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
168. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
169. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
170. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
171. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
172. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
173. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
174. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
175. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
176. Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007
177. Parameter Settings for User Entity Instance: nio2_sys:inst|altera_reset_controller:rst_controller
178. Parameter Settings for User Entity Instance: nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
179. Parameter Settings for User Entity Instance: nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
180. Parameter Settings for User Entity Instance: pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i
181. Parameter Settings for Inferred Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0
182. Parameter Settings for Inferred Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
183. Parameter Settings for Inferred Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0
184. lpm_mult Parameter Settings by Entity Instance
185. scfifo Parameter Settings by Entity Instance
186. altshift_taps Parameter Settings by Entity Instance
187. altsyncram Parameter Settings by Entity Instance
188. Port Connectivity Checks: "nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
189. Port Connectivity Checks: "nio2_sys:inst|altera_reset_controller:rst_controller"
190. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
191. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
192. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
193. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
194. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
195. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
196. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
197. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
198. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_011:router_011|nio2_sys_mm_interconnect_0_router_011_default_decode:the_default_decode"
199. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_008:router_008|nio2_sys_mm_interconnect_0_router_008_default_decode:the_default_decode"
200. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_005:router_005|nio2_sys_mm_interconnect_0_router_005_default_decode:the_default_decode"
201. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_004:router_004|nio2_sys_mm_interconnect_0_router_004_default_decode:the_default_decode"
202. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_002:router_002|nio2_sys_mm_interconnect_0_router_002_default_decode:the_default_decode"
203. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_001:router_001|nio2_sys_mm_interconnect_0_router_001_default_decode:the_default_decode"
204. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router:router|nio2_sys_mm_interconnect_0_router_default_decode:the_default_decode"
205. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
206. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
207. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
208. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo"
209. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent"
210. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo"
211. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent"
212. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
213. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
214. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
215. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
216. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo"
217. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_control_port_slave_agent"
218. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo"
219. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_access_0_avalon_slave_0_agent"
220. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
221. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
222. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_write_master_agent"
223. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_read_master_agent"
224. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
225. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
226. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
227. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator"
228. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator"
229. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
230. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
231. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_control_port_slave_translator"
232. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_access_0_avalon_slave_0_translator"
233. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
234. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_translator"
235. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_read_master_translator"
236. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
237. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
238. Port Connectivity Checks: "nio2_sys:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"
239. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect"
240. Port Connectivity Checks: "nio2_sys:inst|altera_customins_master_translator:cpu_custom_instruction_master_translator"
241. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_sdram:sdram|nio2_sys_sdram_input_efifo_module:the_nio2_sys_sdram_input_efifo_module"
242. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic"
243. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart"
244. Port Connectivity Checks: "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt"
245. Port Connectivity Checks: "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt"
246. Port Connectivity Checks: "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift"
247. Port Connectivity Checks: "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift"
248. Port Connectivity Checks: "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd"
249. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram"
250. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_read_data_mux:the_nio2_sys_dma_read_data_mux"
251. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu"
252. Port Connectivity Checks: "nio2_sys:inst|nio2_sys_cpu:cpu"
253. Post-Synthesis Netlist Statistics for Top Partition
254. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
255. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
256. Elapsed Time Per Partition
257. Analysis & Synthesis Messages
258. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jun 18 16:55:52 2024       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; hello_world                                 ;
; Top-level Entity Name           ; hello_world                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3891                                        ;
; Total pins                      ; 47                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 66,282                                      ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; hello_world        ; hello_world        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                 ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                     ; Library     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; hello_world.bdf                                                                                                                                  ; yes             ; User Block Diagram/Schematic File            ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf                                                                               ;             ;
; pll.v                                                                                                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll.v                                                                                         ; pll         ;
; pll/pll_0002.v                                                                                                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll/pll_0002.v                                                                                ; pll         ;
; fp_mult.v                                                                                                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult.v                                                                                     ; fp_mult     ;
; fp_add.v                                                                                                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add.v                                                                                      ; fp_add      ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/nio2_sys.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/nio2_sys.v                                                                     ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_sc_fifo.v                                             ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_customins_master_translator.v                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_customins_master_translator.v                                ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv                                ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv                                         ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter.sv                                      ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv                               ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_uncompressor.sv                                 ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_master_agent.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_master_agent.sv                                       ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_master_translator.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_master_translator.sv                                  ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv                                        ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_slave_translator.sv                                   ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_traffic_limiter.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_traffic_limiter.sv                                    ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv                                      ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_reset_controller.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_reset_controller.v                                           ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_reset_synchronizer.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/altera_reset_synchronizer.v                                         ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/dma_access.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/dma_access.v                                                        ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v                                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v                                                       ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v                                                    ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu.v                                                      ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v                                                  ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_sysclk.v                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_sysclk.v                               ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_tck.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_tck.v                                  ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v                              ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_test_bench.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_test_bench.v                                       ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_custom_instruction_master_multi_xconnect.sv            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_custom_instruction_master_multi_xconnect.sv            ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v                                                      ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_irq_mapper.sv                                              ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v                                                ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_led_pio.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_led_pio.v                                                  ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v                                        ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v                      ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v                  ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux.sv                             ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_001.sv                         ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_003.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_003.sv                         ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux.sv                               ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv                           ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv                           ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv                           ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv                                ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv                            ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv                            ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv                            ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv                            ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv                            ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv                            ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux.sv                             ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_001.sv                         ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_007.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_007.sv                         ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv                               ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv                           ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram.v                                                    ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sys_clk_timer.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sys_clk_timer.v                                            ; nio2_sys    ;
; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sysid.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vrnan/fyp_pathfinder/quartustest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sysid.v                                                    ; nio2_sys    ;
; altsyncram.tdf                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                            ;             ;
; stratix_ram_block.inc                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                     ;             ;
; lpm_mux.inc                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                               ;             ;
; lpm_decode.inc                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                            ;             ;
; aglobal181.inc                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                            ;             ;
; a_rdenreg.inc                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                             ;             ;
; altrom.inc                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                ;             ;
; altram.inc                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                ;             ;
; altdpram.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                              ;             ;
; db/altsyncram_spj1.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_spj1.tdf                                                                        ;             ;
; db/altsyncram_lgj1.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_lgj1.tdf                                                                        ;             ;
; db/altsyncram_pdj1.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_pdj1.tdf                                                                        ;             ;
; db/altsyncram_voi1.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_voi1.tdf                                                                        ;             ;
; db/altsyncram_fpi1.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_fpi1.tdf                                                                        ;             ;
; db/altsyncram_4kl1.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_4kl1.tdf                                                                        ;             ;
; db/altsyncram_baj1.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_baj1.tdf                                                                        ;             ;
; altera_std_synchronizer.v                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                 ;             ;
; db/altsyncram_qid1.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_qid1.tdf                                                                        ;             ;
; sld_virtual_jtag_basic.v                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                         ;             ;
; lpm_ram_dp.tdf                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf                                                                            ;             ;
; altdpram.tdf                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                              ;             ;
; memmodes.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                            ;             ;
; a_hdffe.inc                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                               ;             ;
; alt_le_rden_reg.inc                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                       ;             ;
; altsyncram.inc                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                            ;             ;
; db/altsyncram_1j02.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_1j02.tdf                                                                        ;             ;
; lpm_add_sub.tdf                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                           ;             ;
; addcore.inc                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                                                                               ;             ;
; look_add.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                                                                              ;             ;
; bypassff.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                              ;             ;
; altshift.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                              ;             ;
; alt_stratix_add_sub.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                   ;             ;
; db/add_sub_jgd.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_jgd.tdf                                                                            ;             ;
; db/add_sub_v0c.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_v0c.tdf                                                                            ;             ;
; db/add_sub_idg.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_idg.tdf                                                                            ;             ;
; db/add_sub_bmb.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_bmb.tdf                                                                            ;             ;
; lpm_mult.tdf                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                              ;             ;
; lpm_add_sub.inc                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                           ;             ;
; multcore.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                              ;             ;
; db/mult_9ct.v                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/mult_9ct.v                                                                                 ;             ;
; db/add_sub_3mh.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_3mh.tdf                                                                            ;             ;
; db/add_sub_poe.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_poe.tdf                                                                            ;             ;
; db/add_sub_rne.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_rne.tdf                                                                            ;             ;
; db/add_sub_2lh.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_2lh.tdf                                                                            ;             ;
; db/add_sub_2eh.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_2eh.tdf                                                                            ;             ;
; db/add_sub_7vg.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_7vg.tdf                                                                            ;             ;
; db/add_sub_18f.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_18f.tdf                                                                            ;             ;
; db/add_sub_agf.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_agf.tdf                                                                            ;             ;
; lpm_compare.tdf                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf                                                                           ;             ;
; comptree.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/comptree.inc                                                                              ;             ;
; db/cmpr_e7g.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cmpr_e7g.tdf                                                                               ;             ;
; scfifo.tdf                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                ;             ;
; a_regfifo.inc                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                             ;             ;
; a_dpfifo.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                              ;             ;
; a_i2fifo.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                              ;             ;
; a_fffifo.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                              ;             ;
; a_f2fifo.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                              ;             ;
; db/scfifo_3291.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/scfifo_3291.tdf                                                                            ;             ;
; db/a_dpfifo_5771.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_dpfifo_5771.tdf                                                                          ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_fefifo_7cf.tdf                                                                           ;             ;
; db/cntr_vg7.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cntr_vg7.tdf                                                                               ;             ;
; db/altsyncram_7pu1.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_7pu1.tdf                                                                        ;             ;
; db/cntr_jgb.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cntr_jgb.tdf                                                                               ;             ;
; alt_jtag_atlantic.v                                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                       ;             ;
; altera_pll.v                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                                                              ;             ;
; pzdyqx.vhd                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                ;             ;
; sld_hub.vhd                                                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                               ; altera_sld  ;
; db/ip/slded954572/alt_sld_fab.v                                                                                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v                                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab ;
; db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                               ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                          ;             ;
; sld_rom_sr.vhd                                                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                            ;             ;
; altshift_taps.tdf                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                                         ;             ;
; lpm_counter.inc                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                           ;             ;
; lpm_compare.inc                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                           ;             ;
; lpm_constant.inc                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                          ;             ;
; db/shift_taps_gfv.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/shift_taps_gfv.tdf                                                                         ;             ;
; db/altsyncram_9fc1.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf                                                                        ;             ;
; db/cntr_ohf.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cntr_ohf.tdf                                                                               ;             ;
; db/cmpr_a9c.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cmpr_a9c.tdf                                                                               ;             ;
; db/cntr_b1h.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cntr_b1h.tdf                                                                               ;             ;
; db/altsyncram_40n1.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_40n1.tdf                                                                        ;             ;
; db/shift_taps_kuv.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/shift_taps_kuv.tdf                                                                         ;             ;
; db/altsyncram_1gc1.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_1gc1.tdf                                                                        ;             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------+
; Resource                                    ; Usage                                                              ;
+---------------------------------------------+--------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2598                                                               ;
;                                             ;                                                                    ;
; Combinational ALUT usage for logic          ; 3915                                                               ;
;     -- 7 input functions                    ; 48                                                                 ;
;     -- 6 input functions                    ; 764                                                                ;
;     -- 5 input functions                    ; 836                                                                ;
;     -- 4 input functions                    ; 756                                                                ;
;     -- <=3 input functions                  ; 1511                                                               ;
;                                             ;                                                                    ;
; Dedicated logic registers                   ; 3891                                                               ;
;                                             ;                                                                    ;
; I/O pins                                    ; 47                                                                 ;
; Total MLAB memory bits                      ; 0                                                                  ;
; Total block memory bits                     ; 66282                                                              ;
;                                             ;                                                                    ;
; Total DSP Blocks                            ; 1                                                                  ;
;                                             ;                                                                    ;
; Total PLLs                                  ; 2                                                                  ;
;     -- PLLs                                 ; 2                                                                  ;
;                                             ;                                                                    ;
; Maximum fan-out node                        ; pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 4017                                                               ;
; Total fan-out                               ; 36633                                                              ;
; Average fan-out                             ; 4.41                                                               ;
+---------------------------------------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                           ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
; |hello_world                                                                                                                            ; 3915 (2)            ; 3891 (0)                  ; 66282             ; 1          ; 47   ; 0            ; |hello_world                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; hello_world                                           ; work         ;
;    |nio2_sys:inst|                                                                                                                      ; 3684 (0)            ; 3728 (0)                  ; 66282             ; 1          ; 0    ; 0            ; |hello_world|nio2_sys:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; nio2_sys                                              ; nio2_sys     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                               ; nio2_sys     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                             ; nio2_sys     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                             ; nio2_sys     ;
;       |dma_access:dma_access_0|                                                                                                         ; 41 (41)             ; 161 (161)                 ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|dma_access:dma_access_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; dma_access                                            ; nio2_sys     ;
;       |fpoint_wrapper:nios_custom_instr_floating_point_0|                                                                               ; 711 (0)             ; 801 (0)                   ; 234               ; 1          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; fpoint_wrapper                                        ; nio2_sys     ;
;          |fpoint_qsys:fpoint_instance|                                                                                                  ; 711 (5)             ; 801 (68)                  ; 234               ; 1          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance                                                                                                                                                                                                                                                                                                                                                                                                              ; fpoint_qsys                                           ; nio2_sys     ;
;             |fpoint_qsys_addsub_single:the_fp_addsub|                                                                                   ; 588 (242)           ; 431 (291)                 ; 234               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub                                                                                                                                                                                                                                                                                                                                                                      ; fpoint_qsys_addsub_single                             ; nio2_sys     ;
;                |altshift_taps:data_exp_dffe1_rtl_0|                                                                                     ; 12 (0)              ; 6 (0)                     ; 234               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0                                                                                                                                                                                                                                                                                                                                   ; altshift_taps                                         ; work         ;
;                   |shift_taps_kuv:auto_generated|                                                                                       ; 12 (3)              ; 6 (3)                     ; 234               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated                                                                                                                                                                                                                                                                                                     ; shift_taps_kuv                                        ; work         ;
;                      |altsyncram_1gc1:altsyncram4|                                                                                      ; 0 (0)               ; 0 (0)                     ; 234               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|altsyncram_1gc1:altsyncram4                                                                                                                                                                                                                                                                         ; altsyncram_1gc1                                       ; work         ;
;                      |cntr_b1h:cntr5|                                                                                                   ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|cntr_b1h:cntr5                                                                                                                                                                                                                                                                                      ; cntr_b1h                                              ; work         ;
;                      |cntr_ohf:cntr1|                                                                                                   ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                                                                                      ; cntr_ohf                                              ; work         ;
;                |fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|                                                            ; 69 (69)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift                                                                                                                                                                                                                                                                                                          ; fpoint_qsys_addsub_single_altbarrel_shift_44e         ; nio2_sys     ;
;                |fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|                                                            ; 68 (68)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift                                                                                                                                                                                                                                                                                                          ; fpoint_qsys_addsub_single_altbarrel_shift_fjg         ; nio2_sys     ;
;                |fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|                                                   ; 19 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt                                                                                                                                                                                                                                                                                                 ; fpoint_qsys_addsub_single_altpriority_encoder_9u8     ; nio2_sys     ;
;                   |fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|                                              ; 4 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8                                                                                                                                                                                                                          ; fpoint_qsys_addsub_single_altpriority_encoder_a2b     ; nio2_sys     ;
;                      |fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|                                          ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19                                                                                                                                                  ; fpoint_qsys_addsub_single_altpriority_encoder_q0b     ; nio2_sys     ;
;                         |fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12                                                                          ; fpoint_qsys_addsub_single_altpriority_encoder_l0b     ; nio2_sys     ;
;                      |fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|                                          ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20                                                                                                                                                  ; fpoint_qsys_addsub_single_altpriority_encoder_q0b     ; nio2_sys     ;
;                         |fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12                                                                          ; fpoint_qsys_addsub_single_altpriority_encoder_l0b     ; nio2_sys     ;
;                   |fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|                                              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7                                                                                                                                                                                                                          ; fpoint_qsys_addsub_single_altpriority_encoder_aja     ; nio2_sys     ;
;                      |fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|                                          ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10                                                                                                                                                  ; fpoint_qsys_addsub_single_altpriority_encoder_q0b     ; nio2_sys     ;
;                         |fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12                                                                          ; fpoint_qsys_addsub_single_altpriority_encoder_l0b     ; nio2_sys     ;
;                |fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|                                                   ; 23 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt                                                                                                                                                                                                                                                                                                 ; fpoint_qsys_addsub_single_altpriority_encoder_tma     ; nio2_sys     ;
;                   |fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|                                             ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21                                                                                                                                                                                                                         ; fpoint_qsys_addsub_single_altpriority_encoder_u5b     ; nio2_sys     ;
;                      |fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|                                          ; 5 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23                                                                                                                                                 ; fpoint_qsys_addsub_single_altpriority_encoder_e4b     ; nio2_sys     ;
;                         |fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|                                       ; 3 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25                                                                         ; fpoint_qsys_addsub_single_altpriority_encoder_94b     ; nio2_sys     ;
;                            |fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27|                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27 ; fpoint_qsys_addsub_single_altpriority_encoder_64b     ; nio2_sys     ;
;                            |fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28|                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28 ; fpoint_qsys_addsub_single_altpriority_encoder_64b     ; nio2_sys     ;
;                         |fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26                                                                         ; fpoint_qsys_addsub_single_altpriority_encoder_94b     ; nio2_sys     ;
;                      |fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|                                          ; 3 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24                                                                                                                                                 ; fpoint_qsys_addsub_single_altpriority_encoder_e4b     ; nio2_sys     ;
;                         |fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25                                                                         ; fpoint_qsys_addsub_single_altpriority_encoder_94b     ; nio2_sys     ;
;                |lpm_add_sub:add_sub1|                                                                                                   ; 9 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                           ; work         ;
;                   |add_sub_3mh:auto_generated|                                                                                          ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_3mh:auto_generated                                                                                                                                                                                                                                                                                                                      ; add_sub_3mh                                           ; work         ;
;                |lpm_add_sub:add_sub2|                                                                                                   ; 8 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                           ; work         ;
;                   |add_sub_3mh:auto_generated|                                                                                          ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_3mh:auto_generated                                                                                                                                                                                                                                                                                                                      ; add_sub_3mh                                           ; work         ;
;                |lpm_add_sub:add_sub3|                                                                                                   ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                           ; work         ;
;                   |add_sub_poe:auto_generated|                                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                                                                                      ; add_sub_poe                                           ; work         ;
;                |lpm_add_sub:add_sub4|                                                                                                   ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                           ; work         ;
;                   |add_sub_rne:auto_generated|                                                                                          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                                                      ; add_sub_rne                                           ; work         ;
;                |lpm_add_sub:add_sub5|                                                                                                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                           ; work         ;
;                   |add_sub_2lh:auto_generated|                                                                                          ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_2lh:auto_generated                                                                                                                                                                                                                                                                                                                      ; add_sub_2lh                                           ; work         ;
;                |lpm_add_sub:add_sub6|                                                                                                   ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                           ; work         ;
;                   |add_sub_rne:auto_generated|                                                                                          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                                                      ; add_sub_rne                                           ; work         ;
;                |lpm_add_sub:man_2comp_res_lower|                                                                                        ; 16 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                                                                      ; lpm_add_sub                                           ; work         ;
;                   |add_sub_2eh:auto_generated|                                                                                          ; 16 (16)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated                                                                                                                                                                                                                                                                                                           ; add_sub_2eh                                           ; work         ;
;                |lpm_add_sub:man_2comp_res_upper0|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                                                                     ; lpm_add_sub                                           ; work         ;
;                   |add_sub_7vg:auto_generated|                                                                                          ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated                                                                                                                                                                                                                                                                                                          ; add_sub_7vg                                           ; work         ;
;                |lpm_add_sub:man_2comp_res_upper1|                                                                                       ; 14 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                                                                     ; lpm_add_sub                                           ; work         ;
;                   |add_sub_7vg:auto_generated|                                                                                          ; 14 (14)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated                                                                                                                                                                                                                                                                                                          ; add_sub_7vg                                           ; work         ;
;                |lpm_add_sub:man_add_sub_lower|                                                                                          ; 16 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                           ; work         ;
;                   |add_sub_2eh:auto_generated|                                                                                          ; 16 (16)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated                                                                                                                                                                                                                                                                                                             ; add_sub_2eh                                           ; work         ;
;                |lpm_add_sub:man_add_sub_upper0|                                                                                         ; 14 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                           ; work         ;
;                   |add_sub_7vg:auto_generated|                                                                                          ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated                                                                                                                                                                                                                                                                                                            ; add_sub_7vg                                           ; work         ;
;                |lpm_add_sub:man_add_sub_upper1|                                                                                         ; 15 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                           ; work         ;
;                   |add_sub_7vg:auto_generated|                                                                                          ; 15 (15)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated                                                                                                                                                                                                                                                                                                            ; add_sub_7vg                                           ; work         ;
;                |lpm_add_sub:man_res_rounding_add_sub_lower|                                                                             ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                           ; work         ;
;                   |add_sub_18f:auto_generated|                                                                                          ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                                                                                                ; add_sub_18f                                           ; work         ;
;                |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                                            ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                                                          ; lpm_add_sub                                           ; work         ;
;                   |add_sub_agf:auto_generated|                                                                                          ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                                                                                               ; add_sub_agf                                           ; work         ;
;                |lpm_compare:trailing_zeros_limit_comparator|                                                                            ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                                                          ; lpm_compare                                           ; work         ;
;                   |cmpr_e7g:auto_generated|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                                                                                                  ; cmpr_e7g                                              ; work         ;
;             |fpoint_qsys_mult_single:the_fp_mult|                                                                                       ; 118 (65)            ; 302 (195)                 ; 0                 ; 1          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult                                                                                                                                                                                                                                                                                                                                                                          ; fpoint_qsys_mult_single                               ; nio2_sys     ;
;                |lpm_add_sub:exp_add_adder|                                                                                              ; 9 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                                                                ; lpm_add_sub                                           ; work         ;
;                   |add_sub_jgd:auto_generated|                                                                                          ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_jgd:auto_generated                                                                                                                                                                                                                                                                                                                     ; add_sub_jgd                                           ; work         ;
;                |lpm_add_sub:exp_adj_adder|                                                                                              ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                                                                ; lpm_add_sub                                           ; work         ;
;                   |add_sub_v0c:auto_generated|                                                                                          ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder|add_sub_v0c:auto_generated                                                                                                                                                                                                                                                                                                                     ; add_sub_v0c                                           ; work         ;
;                |lpm_add_sub:exp_bias_subtr|                                                                                             ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                                                                                                               ; lpm_add_sub                                           ; work         ;
;                   |add_sub_idg:auto_generated|                                                                                          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                                                                                                    ; add_sub_idg                                           ; work         ;
;                |lpm_add_sub:man_round_adder|                                                                                            ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                                                                              ; lpm_add_sub                                           ; work         ;
;                   |add_sub_bmb:auto_generated|                                                                                          ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated                                                                                                                                                                                                                                                                                                                   ; add_sub_bmb                                           ; work         ;
;                |lpm_mult:man_product2_mult|                                                                                             ; 0 (0)               ; 98 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                                                               ; lpm_mult                                              ; work         ;
;                   |mult_9ct:auto_generated|                                                                                             ; 0 (0)               ; 98 (98)                   ; 0                 ; 1          ; 0    ; 0            ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated                                                                                                                                                                                                                                                                                                                       ; mult_9ct                                              ; work         ;
;       |nio2_sys_cpu:cpu|                                                                                                                ; 1472 (1)            ; 1696 (40)                 ; 63872             ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; nio2_sys_cpu                                          ; nio2_sys     ;
;          |nio2_sys_cpu_cpu:cpu|                                                                                                         ; 1471 (1301)         ; 1656 (1386)               ; 63872             ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; nio2_sys_cpu_cpu                                      ; nio2_sys     ;
;             |nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht|                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht                                                                                                                                                                                                                                                                                                                                                                                                     ; nio2_sys_cpu_cpu_bht_module                           ; nio2_sys     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                            ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                                                                                                                                                            ; altsyncram_pdj1                                       ; work         ;
;             |nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data|                                                                  ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data                                                                                                                                                                                                                                                                                                                                                                                             ; nio2_sys_cpu_cpu_dc_data_module                       ; nio2_sys     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                            ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                                                                                                                                                                    ; altsyncram_4kl1                                       ; work         ;
;             |nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag|                                                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag                                                                                                                                                                                                                                                                                                                                                                                               ; nio2_sys_cpu_cpu_dc_tag_module                        ; nio2_sys     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                            ; work         ;
;                   |altsyncram_fpi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_fpi1:auto_generated                                                                                                                                                                                                                                                                                                                                      ; altsyncram_fpi1                                       ; work         ;
;             |nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim|                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim                                                                                                                                                                                                                                                                                                                                                                                         ; nio2_sys_cpu_cpu_dc_victim_module                     ; nio2_sys     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                            ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                                                                                                                                                ; altsyncram_baj1                                       ; work         ;
;             |nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data|                                                                  ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data                                                                                                                                                                                                                                                                                                                                                                                             ; nio2_sys_cpu_cpu_ic_data_module                       ; nio2_sys     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                            ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                                                                                                                                                    ; altsyncram_spj1                                       ; work         ;
;             |nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag|                                                                    ; 0 (0)               ; 0 (0)                     ; 2688              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag                                                                                                                                                                                                                                                                                                                                                                                               ; nio2_sys_cpu_cpu_ic_tag_module                        ; nio2_sys     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2688              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                            ; work         ;
;                   |altsyncram_lgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2688              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_lgj1:auto_generated                                                                                                                                                                                                                                                                                                                                      ; altsyncram_lgj1                                       ; work         ;
;             |nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|                                                                 ; 170 (6)             ; 270 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                            ; nio2_sys_cpu_cpu_nios2_oci                            ; nio2_sys     ;
;                |nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|                                          ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper                                                                                                                                                                                                                                                                                                              ; nio2_sys_cpu_cpu_debug_slave_wrapper                  ; nio2_sys     ;
;                   |nio2_sys_cpu_cpu_debug_slave_sysclk:the_nio2_sys_cpu_cpu_debug_slave_sysclk|                                         ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_sysclk:the_nio2_sys_cpu_cpu_debug_slave_sysclk                                                                                                                                                                                                                                  ; nio2_sys_cpu_cpu_debug_slave_sysclk                   ; nio2_sys     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_sysclk:the_nio2_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                             ; altera_std_synchronizer                               ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_sysclk:the_nio2_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                                                                                                                                             ; altera_std_synchronizer                               ; work         ;
;                   |nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|                                               ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck                                                                                                                                                                                                                                        ; nio2_sys_cpu_cpu_debug_slave_tck                      ; nio2_sys     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                   ; altera_std_synchronizer                               ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                   ; altera_std_synchronizer                               ; work         ;
;                   |sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy|                                                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy                                                                                                                                                                                                                                                      ; sld_virtual_jtag_basic                                ; work         ;
;                |nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|                                                ; 11 (11)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                    ; nio2_sys_cpu_cpu_nios2_avalon_reg                     ; nio2_sys     ;
;                |nio2_sys_cpu_cpu_nios2_oci_break:the_nio2_sys_cpu_cpu_nios2_oci_break|                                                  ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_break:the_nio2_sys_cpu_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                                                      ; nio2_sys_cpu_cpu_nios2_oci_break                      ; nio2_sys     ;
;                |nio2_sys_cpu_cpu_nios2_oci_debug:the_nio2_sys_cpu_cpu_nios2_oci_debug|                                                  ; 6 (6)               ; 8 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_debug:the_nio2_sys_cpu_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                                                      ; nio2_sys_cpu_cpu_nios2_oci_debug                      ; nio2_sys     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_debug:the_nio2_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                  ; altera_std_synchronizer                               ; work         ;
;                |nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem|                                                        ; 82 (82)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                                                            ; nio2_sys_cpu_cpu_nios2_ocimem                         ; nio2_sys     ;
;                   |nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram|                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram                                                                                                                                                                                                                                                       ; nio2_sys_cpu_cpu_ociram_sp_ram_module                 ; nio2_sys     ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                             ; altsyncram                                            ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                                                                                                                                                                                              ; altsyncram_qid1                                       ; work         ;
;             |nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a|                                                  ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                             ; nio2_sys_cpu_cpu_register_bank_a_module               ; nio2_sys     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                            ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                                                                                                                    ; altsyncram_voi1                                       ; work         ;
;             |nio2_sys_cpu_cpu_register_bank_b_module:nio2_sys_cpu_cpu_register_bank_b|                                                  ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_register_bank_b_module:nio2_sys_cpu_cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                             ; nio2_sys_cpu_cpu_register_bank_b_module               ; nio2_sys     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_register_bank_b_module:nio2_sys_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                            ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_register_bank_b_module:nio2_sys_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                                                                                                                    ; altsyncram_voi1                                       ; work         ;
;       |nio2_sys_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect|                              ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect                                                                                                                                                                                                                                                                                                                                                                                         ; nio2_sys_cpu_custom_instruction_master_multi_xconnect ; nio2_sys     ;
;       |nio2_sys_dma:dma|                                                                                                                ; 295 (206)           ; 197 (143)                 ; 1024              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_dma:dma                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; nio2_sys_dma                                          ; nio2_sys     ;
;          |nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|                                                                        ; 42 (42)             ; 50 (50)                   ; 1024              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module                                                                                                                                                                                                                                                                                                                                                                                                                     ; nio2_sys_dma_fifo_module                              ; nio2_sys     ;
;             |nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|                                                ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram                                                                                                                                                                                                                                                                                                                                          ; nio2_sys_dma_fifo_module_fifo_ram_module              ; nio2_sys     ;
;                |lpm_ram_dp:lpm_ram_dp_component|                                                                                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component                                                                                                                                                                                                                                                                                                          ; lpm_ram_dp                                            ; work         ;
;                   |altdpram:sram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram                                                                                                                                                                                                                                                                                            ; altdpram                                              ; work         ;
;                      |altsyncram:ram_block|                                                                                             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block                                                                                                                                                                                                                                                                       ; altsyncram                                            ; work         ;
;                         |altsyncram_1j02:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated                                                                                                                                                                                                                                        ; altsyncram_1j02                                       ; work         ;
;          |nio2_sys_dma_mem_read:the_nio2_sys_dma_mem_read|                                                                              ; 6 (6)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_mem_read:the_nio2_sys_dma_mem_read                                                                                                                                                                                                                                                                                                                                                                                                                           ; nio2_sys_dma_mem_read                                 ; nio2_sys     ;
;          |nio2_sys_dma_read_data_mux:the_nio2_sys_dma_read_data_mux|                                                                    ; 41 (41)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_read_data_mux:the_nio2_sys_dma_read_data_mux                                                                                                                                                                                                                                                                                                                                                                                                                 ; nio2_sys_dma_read_data_mux                            ; nio2_sys     ;
;       |nio2_sys_jtag_uart:jtag_uart|                                                                                                    ; 113 (32)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; nio2_sys_jtag_uart                                    ; nio2_sys     ;
;          |alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|                                                                       ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_jtag_atlantic                                     ; work         ;
;          |nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r|                                                                  ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                   ; nio2_sys_jtag_uart_scfifo_r                           ; nio2_sys     ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                      ; scfifo                                                ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                                                           ; scfifo_3291                                           ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                                                                      ; a_dpfifo_5771                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                              ; a_fefifo_7cf                                          ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                                                         ; cntr_vg7                                              ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                                                              ; altsyncram_7pu1                                       ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                                                                ; cntr_jgb                                              ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                                                                      ; cntr_jgb                                              ; work         ;
;          |nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|                                                                  ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                   ; nio2_sys_jtag_uart_scfifo_w                           ; nio2_sys     ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                      ; scfifo                                                ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                                                           ; scfifo_3291                                           ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                                                                      ; a_dpfifo_5771                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                              ; a_fefifo_7cf                                          ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                                                         ; cntr_vg7                                              ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                                                              ; altsyncram_7pu1                                       ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                                                                ; cntr_jgb                                              ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                                                                      ; cntr_jgb                                              ; work         ;
;       |nio2_sys_led_pio:led_pio|                                                                                                        ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_led_pio:led_pio                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; nio2_sys_led_pio                                      ; nio2_sys     ;
;       |nio2_sys_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 702 (0)             ; 378 (0)                   ; 128               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; nio2_sys_mm_interconnect_0                            ; nio2_sys     ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                 ; nio2_sys     ;
;          |altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|                                                             ; 9 (9)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                 ; nio2_sys     ;
;          |altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|                                                                  ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                 ; nio2_sys     ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                 ; nio2_sys     ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                 ; nio2_sys     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 14 (14)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                 ; nio2_sys     ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                            ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                                                                                                                                           ; altsyncram_40n1                                       ; work         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 33 (33)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                 ; nio2_sys     ;
;          |altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|                                                                        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                 ; nio2_sys     ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                 ; nio2_sys     ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                            ; nio2_sys     ;
;          |altera_merlin_master_agent:dma_read_master_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_read_master_agent                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                            ; nio2_sys     ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                             ; nio2_sys     ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 14 (8)              ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                             ; nio2_sys     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                      ; nio2_sys     ;
;          |altera_merlin_slave_agent:sys_clk_timer_s1_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                             ; nio2_sys     ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                             ; nio2_sys     ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                        ; nio2_sys     ;
;          |altera_merlin_slave_translator:dma_control_port_slave_translator|                                                             ; 6 (6)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_control_port_slave_translator                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                        ; nio2_sys     ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 3 (3)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                        ; nio2_sys     ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                                                                         ; 7 (7)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                        ; nio2_sys     ;
;          |altera_merlin_slave_translator:sys_clk_timer_s1_translator|                                                                   ; 6 (6)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                        ; nio2_sys     ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                        ; nio2_sys     ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 14 (14)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                         ; nio2_sys     ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 11 (11)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                         ; nio2_sys     ;
;          |altera_merlin_traffic_limiter:dma_read_master_limiter|                                                                        ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_read_master_limiter                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                         ; nio2_sys     ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 61 (61)             ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                           ; nio2_sys     ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 34 (34)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                           ; nio2_sys     ;
;          |nio2_sys_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                ; nio2_sys_mm_interconnect_0_cmd_demux                  ; nio2_sys     ;
;          |nio2_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                        ; nio2_sys_mm_interconnect_0_cmd_demux_001              ; nio2_sys     ;
;          |nio2_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_002|                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_002                                                                                                                                                                                                                                                                                                                                                                                        ; nio2_sys_mm_interconnect_0_cmd_demux_001              ; nio2_sys     ;
;          |nio2_sys_mm_interconnect_0_cmd_demux_003:cmd_demux_003|                                                                       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                                                                                                                                                                                                                                                        ; nio2_sys_mm_interconnect_0_cmd_demux_003              ; nio2_sys     ;
;          |nio2_sys_mm_interconnect_0_cmd_demux_003:rsp_demux_004|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux_003:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                                                        ; nio2_sys_mm_interconnect_0_cmd_demux_003              ; nio2_sys     ;
;          |nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                           ; 58 (51)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                            ; nio2_sys_mm_interconnect_0_cmd_mux_001                ; nio2_sys     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_arbitrator                              ; nio2_sys     ;
;          |nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                           ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                                                            ; nio2_sys_mm_interconnect_0_cmd_mux_004                ; nio2_sys     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_arbitrator                              ; nio2_sys     ;
;          |nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007|                                                                           ; 96 (84)             ; 9 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007                                                                                                                                                                                                                                                                                                                                                                                            ; nio2_sys_mm_interconnect_0_cmd_mux_007                ; nio2_sys     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 12 (10)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_arbitrator                              ; nio2_sys     ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_arb_adder                               ; nio2_sys     ;
;          |nio2_sys_mm_interconnect_0_router:router|                                                                                     ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                                      ; nio2_sys_mm_interconnect_0_router                     ; nio2_sys     ;
;          |nio2_sys_mm_interconnect_0_router_001:router_001|                                                                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                                              ; nio2_sys_mm_interconnect_0_router_001                 ; nio2_sys     ;
;          |nio2_sys_mm_interconnect_0_router_002:router_002|                                                                             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                                                                                                              ; nio2_sys_mm_interconnect_0_router_002                 ; nio2_sys     ;
;          |nio2_sys_mm_interconnect_0_router_002:router_003|                                                                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                                                                                                                                                              ; nio2_sys_mm_interconnect_0_router_002                 ; nio2_sys     ;
;          |nio2_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                                        ; nio2_sys_mm_interconnect_0_rsp_demux_001              ; nio2_sys     ;
;          |nio2_sys_mm_interconnect_0_rsp_demux_007:rsp_demux_007|                                                                       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux_007:rsp_demux_007                                                                                                                                                                                                                                                                                                                                                                                        ; nio2_sys_mm_interconnect_0_rsp_demux_007              ; nio2_sys     ;
;          |nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 97 (97)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                    ; nio2_sys_mm_interconnect_0_rsp_mux                    ; nio2_sys     ;
;          |nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                            ; nio2_sys_mm_interconnect_0_rsp_mux_001                ; nio2_sys     ;
;          |nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_002|                                                                           ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_002                                                                                                                                                                                                                                                                                                                                                                                            ; nio2_sys_mm_interconnect_0_rsp_mux_001                ; nio2_sys     ;
;       |nio2_sys_sdram:sdram|                                                                                                            ; 217 (167)           ; 238 (152)                 ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; nio2_sys_sdram                                        ; nio2_sys     ;
;          |nio2_sys_sdram_input_efifo_module:the_nio2_sys_sdram_input_efifo_module|                                                      ; 50 (50)             ; 86 (86)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|nio2_sys_sdram_input_efifo_module:the_nio2_sys_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                                                                                               ; nio2_sys_sdram_input_efifo_module                     ; nio2_sys     ;
;       |nio2_sys_sys_clk_timer:sys_clk_timer|                                                                                            ; 108 (108)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |hello_world|nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; nio2_sys_sys_clk_timer                                ; nio2_sys     ;
;    |pll:inst2|                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|pll:inst2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; pll                                                   ; pll          ;
;       |pll_0002:pll_inst|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|pll:inst2|pll_0002:pll_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; pll_0002                                              ; pll          ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_pll                                            ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |hello_world|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; pzdyqx                                                ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |hello_world|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; pzdyqx_impl                                           ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |hello_world|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                                                                                 ; GHVD5181                                              ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                                                                               ; LQYT7093                                              ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                                                                             ; KIFI3548                                              ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LQYT7093                                              ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |hello_world|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                                                                             ; PUDL0439                                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 135 (1)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |hello_world|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_hub                                               ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 134 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                         ; alt_sld_fab_with_jtag_input                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 134 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                      ; alt_sld_fab                                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 134 (1)             ; 91 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                  ; alt_sld_fab_alt_sld_fab                               ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 133 (0)             ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                      ; alt_sld_fab_alt_sld_fab_sldfabric                     ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 133 (94)            ; 84 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                         ; sld_jtag_hub                                          ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                 ; sld_rom_sr                                            ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                               ; sld_shadow_jsm                                        ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|altsyncram_1gc1:altsyncram4|ALTSYNCRAM                                                                            ; AUTO ; Simple Dual Port ; 3            ; 78           ; 3            ; 78           ; 234   ; None ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; None ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_fpi1:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; None ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_lgj1:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688  ; None ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_register_bank_b_module:nio2_sys_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                              ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 27x27               ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; Vendor ; IP Core Name                            ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                    ; IP Include File                                                  ;
+--------+-----------------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; Altera ; Signal Tap                              ; N/A     ; N/A          ; Licensed      ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                   ;                                                                  ;
; Altera ; Signal Tap                              ; N/A     ; N/A          ; Licensed      ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                               ;                                                                  ;
; Altera ; Signal Tap                              ; N/A     ; N/A          ; Licensed      ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                     ;                                                                  ;
; Altera ; Signal Tap                              ; N/A     ; N/A          ; Licensed      ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                   ;                                                                  ;
; Altera ; Signal Tap                              ; N/A     ; N/A          ; Licensed      ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                     ;                                                                  ;
; N/A    ; Qsys                                    ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst                                                                                                                                                                                                                                                                         ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_nios2_gen2                       ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu                                                                                                                                                                                                                                                        ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu                                                                                                                                                                                                                                   ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht                                                                                                                                                                                  ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data                                                                                                                                                                          ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag                                                                                                                                                                            ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim                                                                                                                                                                      ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data                                                                                                                                                                          ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag                                                                                                                                                                            ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a                                                                                                                                                          ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_register_bank_b_module:nio2_sys_cpu_cpu_register_bank_b                                                                                                                                                          ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci                                                                                                                                                                         ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg                                                                                                 ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_break:the_nio2_sys_cpu_cpu_nios2_oci_break                                                                                                   ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_dbrk:the_nio2_sys_cpu_cpu_nios2_oci_dbrk                                                                                                     ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_debug:the_nio2_sys_cpu_cpu_nios2_oci_debug                                                                                                   ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_dtrace:the_nio2_sys_cpu_cpu_nios2_oci_dtrace                                                                                                 ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_dtrace:the_nio2_sys_cpu_cpu_nios2_oci_dtrace|nio2_sys_cpu_cpu_nios2_oci_td_mode:nio2_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo                                                                                                     ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo|nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo|nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc                 ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo|nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc             ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_im:the_nio2_sys_cpu_cpu_nios2_oci_im                                                                                                         ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_itrace:the_nio2_sys_cpu_cpu_nios2_oci_itrace                                                                                                 ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_pib:the_nio2_sys_cpu_cpu_nios2_oci_pib                                                                                                       ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_xbrk:the_nio2_sys_cpu_cpu_nios2_oci_xbrk                                                                                                     ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem                                                                                                         ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)           ; N/A     ; Apr 2009     ; OpenCore Plus ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram                                    ;                                                                  ;
; Altera ; altera_customins_slave_translator       ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0                                                                                                                                                                                 ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_customins_xconnect               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect                                                                                                                                                                      ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_customins_master_translator      ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|altera_customins_master_translator:cpu_custom_instruction_master_translator                                                                                                                                                                                             ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_dma                       ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_dma:dma                                                                                                                                                                                                                                                        ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_nios_custom_instr_floating_point ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd                                                                                                                                                                                                                            ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_irq_mapper                       ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_irq_mapper:irq_mapper                                                                                                                                                                                                                                          ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_jtag_uart                 ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart                                                                                                                                                                                                                                            ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_pio                       ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_led_pio:led_pio                                                                                                                                                                                                                                                ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_mm_interconnect                  ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                            ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_st_adapter                ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                             ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; error_adapter                           ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_st_adapter                ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                         ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; error_adapter                           ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_st_adapter                ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                         ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; error_adapter                           ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_st_adapter                ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                         ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; error_adapter                           ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_st_adapter                ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                         ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; error_adapter                           ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_st_adapter                ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                         ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; error_adapter                           ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_st_adapter                ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                         ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; error_adapter                           ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_st_adapter                ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007                                                                                                                                                     ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; error_adapter                           ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007|nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0                                                                    ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_demultiplexer             ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                             ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_demultiplexer             ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                     ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_demultiplexer             ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_002                                                                                                                                                                     ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_demultiplexer             ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                                     ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_multiplexer               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                 ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_multiplexer               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                         ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_multiplexer               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                             ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_multiplexer               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                             ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_multiplexer               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                         ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_multiplexer               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                             ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_multiplexer               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                             ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_multiplexer               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007                                                                                                                                                                         ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_master_agent              ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                           ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_traffic_limiter           ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                      ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_master_translator         ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                 ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_slave_agent               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                        ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_sc_fifo                   ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                   ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_slave_translator          ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                              ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_master_agent              ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                    ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_traffic_limiter           ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                               ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_master_translator         ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                          ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_slave_agent               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_access_0_avalon_slave_0_agent                                                                                                                                                                ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_sc_fifo                   ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                           ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_slave_translator          ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_access_0_avalon_slave_0_translator                                                                                                                                                      ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_slave_agent               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_control_port_slave_agent                                                                                                                                                                     ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_sc_fifo                   ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo                                                                                                                                                                ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_slave_translator          ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_control_port_slave_translator                                                                                                                                                           ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_master_agent              ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_read_master_agent                                                                                                                                                                           ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_traffic_limiter           ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_read_master_limiter                                                                                                                                                                      ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_master_translator         ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_read_master_translator                                                                                                                                                                 ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_master_agent              ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_write_master_agent                                                                                                                                                                          ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_master_translator         ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_translator                                                                                                                                                                ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_slave_agent               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_sc_fifo                   ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                           ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_slave_translator          ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                      ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_slave_agent               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                                                                                                 ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_sc_fifo                   ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                            ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_slave_translator          ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                       ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_router                    ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router:router                                                                                                                                                                                   ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_router                    ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_001:router_001                                                                                                                                                                           ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_router                    ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_002:router_002                                                                                                                                                                           ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_router                    ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_002:router_003                                                                                                                                                                           ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_router                    ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_004:router_004                                                                                                                                                                           ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_router                    ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_005:router_005                                                                                                                                                                           ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_router                    ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_004:router_006                                                                                                                                                                           ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_router                    ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_004:router_007                                                                                                                                                                           ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_router                    ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_008:router_008                                                                                                                                                                           ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_router                    ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_004:router_009                                                                                                                                                                           ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_router                    ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_004:router_010                                                                                                                                                                           ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_router                    ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_011:router_011                                                                                                                                                                           ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_demultiplexer             ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                             ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_demultiplexer             ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                     ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_demultiplexer             ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                         ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_demultiplexer             ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                         ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_demultiplexer             ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux_003:rsp_demux_004                                                                                                                                                                     ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_demultiplexer             ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                         ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_demultiplexer             ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                         ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_demultiplexer             ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux_007:rsp_demux_007                                                                                                                                                                     ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_multiplexer               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                 ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_multiplexer               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                         ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_multiplexer               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_002                                                                                                                                                                         ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_multiplexer               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_003                                                                                                                                                                         ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_slave_agent               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                   ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_sc_fifo                   ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                            ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_sc_fifo                   ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                              ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_burst_adapter             ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                         ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_width_adapter             ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                     ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_width_adapter             ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                     ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_slave_translator          ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                         ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_slave_agent               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent                                                                                                                                                                           ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_sc_fifo                   ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo                                                                                                                                                                      ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_slave_translator          ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                                 ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_slave_agent               ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                        ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_sc_fifo                   ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                   ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_merlin_slave_translator          ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                              ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_nios_custom_instr_floating_point ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0                                                                                                                                                                                                                       ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_reset_controller                 ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                  ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_new_sdram_controller      ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram                                                                                                                                                                                                                                                    ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_timer                     ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                                    ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_avalon_sysid_qsys                ; 18.1    ; N/A          ; N/A           ; |hello_world|nio2_sys:inst|nio2_sys_sysid:sysid                                                                                                                                                                                                                                                    ; C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys.qsys ;
; Altera ; altera_pll                              ; 18.1    ; N/A          ; N/A           ; |hello_world|pll:inst2                                                                                                                                                                                                                                                                             ; pll.v                                                            ;
+--------+-----------------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|m_next                       ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|m_state                                                                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|i_next ;
+------------+------------+------------+------------+--------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000         ;
+------------+------------+------------+------------+--------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                  ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                  ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                  ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                  ;
+------------+------------+------------+------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|i_state                         ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                       ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                       ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                       ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                       ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                       ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_debug:the_nio2_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                      ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_debug:the_nio2_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                       ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_sysclk:the_nio2_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_sysclk:the_nio2_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_sysclk:the_nio2_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_sysclk:the_nio2_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                            ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                ; Reason for Removal                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007|locked[0..3]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[0,1]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0..2]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[8..31]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_chipselect_pre                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_chipselect_pre                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[2..6,9,12,14,17..19,23,24,27,28,31]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_control_port_slave_translator|av_chipselect_pre                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff9[0]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff8[0]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff7[0]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff6[0]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff5[0]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff4[0]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff3[0]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff2[0]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff1[0]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff0[0]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_result_ff[0..7]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[22]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[22]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[23]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[21]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[22]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[20]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[20]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[21]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[19]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[19]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[20]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[18]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[18]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[19]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[17]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[17]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[18]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[16]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[16]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[17]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[15]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[15]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[16]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[14]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[14]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[15]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[13]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[13]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[14]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[12]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[12]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[13]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[11]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[11]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[12]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[10]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[10]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[11]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[9]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[9]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[10]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[8]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[8]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[9]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[7]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[7]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[8]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[6]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[6]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[7]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[5]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[5]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[6]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[4]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[4]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[5]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[3]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[3]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[4]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[2]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[2]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[3]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[1]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[1]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[2]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[0]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_nan_ff4                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_nan_ff3                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_nan_ff2                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_nan_ff1                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_nan_dffe_3                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_nan_dffe_2                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_nan_dffe_1                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_nan_dffe_0                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_infinity_ff4                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_infinity_ff3                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_infinity_ff2                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_infinity_ff1                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_infinity_dffe_3                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_infinity_dffe_2                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_infinity_dffe_1                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_infinity_dffe_0                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|dataa_exp_all_one_ff_p1                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|dataa_man_not_zero_ff_p1                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|dataa_man_not_zero_ff_p2                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|datab_exp_all_one_ff_p1                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|datab_man_not_zero_ff_p1                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|datab_man_not_zero_ff_p2                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[0]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[0,1]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_not_zero_ff4                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_not_zero_ff3                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_not_zero_ff2                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_not_zero_ff1                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_not_zero_dffe_3                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_not_zero_dffe_2                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_not_zero_dffe_1                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_not_zero_dffe_0                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|dataa_exp_not_zero_ff_p1                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|datab_exp_not_zero_ff_p1                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p2[0..9]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_man_product_msb2                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_man_product_msb                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_man_product_msb_p0                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[24]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_dma:dma|d1_enabled_write_endofpacket                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[2..15,17..31]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_control_reg_rddata[25..31]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_im:the_nio2_sys_cpu_cpu_nios2_oci_im|trc_wrap                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_im:the_nio2_sys_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_dbrk:the_nio2_sys_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_dbrk:the_nio2_sys_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_dbrk:the_nio2_sys_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_xbrk:the_nio2_sys_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_xbrk:the_nio2_sys_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_xbrk:the_nio2_sys_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_xbrk:the_nio2_sys_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_xbrk:the_nio2_sys_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_read_master_limiter|last_dest_id[1]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0..3]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_translator|read_accepted                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp2_bias[0..9]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp3_bias[0..9]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp_bias[0..9]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_add_p1[0..8]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p1[0..9]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_bias_p1[0..8]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_bias_p2[0..8]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lsb_dffe                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_carry_p0                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[0..23]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p0[0..23]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|round_dffe                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sticky_dffe                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|dataa_input_reg[0..23]                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|datab_input_reg[0..23]                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[0..47]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra0_reg[1..47]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[0]                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra0_reg[0]                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra1_reg[0..47]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[1..47]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_jgd:auto_generated|pipeline_dffe[0..8]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                         ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                         ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                         ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                         ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                         ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                         ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                         ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                         ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                        ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                        ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|datab_input_reg[23]                                                                       ; Merged with nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|dataa_input_reg[23]                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                              ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_read_master_limiter|last_channel[1]                                                                                                                                             ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_read_master_limiter|last_dest_id[2]                                                                                                                                             ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0]                                                                                                                                      ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[2]                                                                                                                                      ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[1]                                                                                                                                      ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[2]                                                                                                                                      ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][80]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][81]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][81]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                        ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                        ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                        ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                        ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                        ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                  ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                 ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                  ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                  ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                  ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                  ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                               ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                               ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                               ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                               ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                            ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                           ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                            ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                            ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                            ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                            ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                       ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                      ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                       ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                       ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                       ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                       ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                      ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                       ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                       ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,1,7,8,10,11,13,15,16,20..22,25,26,29]                                                                                             ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                 ;
; nio2_sys:inst|nio2_sys_sdram:sdram|i_addr[0..3,6..10]                                                                                                                                                                                                                        ; Merged with nio2_sys:inst|nio2_sys_sdram:sdram|i_addr[11]                                                                                                                                                                                                                                ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[0]                                                                                                                               ; Merged with nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lsb_dffe                                                                                                                                     ;
; nio2_sys:inst|nio2_sys_dma:dma|write_got_endofpacket                                                                                                                                                                                                                         ; Merged with nio2_sys:inst|nio2_sys_dma:dma|read_got_endofpacket                                                                                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[24]                                                                                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[24]                                                                                                                                                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[23]                                                                                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[23]                                                                                                                                                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[22]                                                                                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[22]                                                                                                                                                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[21]                                                                                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[21]                                                                                                                                                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[20]                                                                                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[20]                                                                                                                                                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[19]                                                                                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[19]                                                                                                                                                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[18]                                                                                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[18]                                                                                                                                                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[17]                                                                                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[17]                                                                                                                                                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[16]                                                                                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[16]                                                                                                                                                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[15]                                                                                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[15]                                                                                                                                                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[14]                                                                                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[14]                                                                                                                                                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[13]                                                                                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[13]                                                                                                                                                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[12]                                                                                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[12]                                                                                                                                                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[11]                                                                                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[11]                                                                                                                                                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[10]                                                                                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[10]                                                                                                                                                                                                         ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[9]                                                                                                                                                                                                                ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[9]                                                                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[8]                                                                                                                                                                                                                ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[8]                                                                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[7]                                                                                                                                                                                                                ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[7]                                                                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[6]                                                                                                                                                                                                                ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[6]                                                                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[5]                                                                                                                                                                                                                ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[5]                                                                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[4]                                                                                                                                                                                                                ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[4]                                                                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[3]                                                                                                                                                                                                                ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[3]                                                                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_src1[2]                                                                                                                                                                                                                ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_target_pcb[2]                                                                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_badaddr_reg_baddr[0..23]                                                                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                  ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                 ; Merged with nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_read_master_agent|hold_waitrequest                                                                                                                                                 ; Merged with nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_write_master_agent|hold_waitrequest                                                                                                                                                ; Merged with nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_control_port_slave_translator|waitrequest_reset_override                                                                                                                       ; Merged with nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                  ; Merged with nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|waitrequest_reset_override                                                                                                                                   ; Merged with nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|waitrequest_reset_override                                                                                                                             ; Merged with nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                       ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                       ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                       ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                               ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                               ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                               ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                               ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                       ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                      ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                       ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                       ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                       ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                      ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                            ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                           ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                            ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                            ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                            ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                            ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                               ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                               ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                               ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                  ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                 ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                  ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                  ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                  ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                  ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                        ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                        ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                        ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                        ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][80]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][82]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][81]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_control_reg_rddata[5..9,11..15,17..24]                                                                                                                                                                                 ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                 ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][80]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][81]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][80]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][82]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][81]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][80]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][81]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][80]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][82]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][81]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                          ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                         ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                         ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                   ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                             ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                             ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_access_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_access_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                        ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ; Merged with nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                        ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_dma:dma|read_got_endofpacket                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_dma:dma|d1_read_got_endofpacket                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_break:the_nio2_sys_cpu_cpu_nios2_oci_break|trigger_state                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_access_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_access_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_dma:dma|reop                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_dma:dma|weop                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_dbrk:the_nio2_sys_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_break:the_nio2_sys_cpu_cpu_nios2_oci_break|trigbrktype                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|dma_access:dma_access_0|result[6]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[6]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[6]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[14]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[14]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[14]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[22]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[22]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[22]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[30]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_out_dffe5[7]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe4[7]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[5]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[5]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[5]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[13]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[13]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[13]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[21]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[21]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[21]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[29]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_out_dffe5[6]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe4[6]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[4]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[4]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[4]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[12]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[12]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[12]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[20]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[20]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[20]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[28]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_out_dffe5[5]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe4[5]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[3]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[3]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[3]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[11]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[11]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[11]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[19]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[19]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[19]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[27]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_out_dffe5[4]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe4[4]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[2]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[2]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[2]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[10]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[10]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[10]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[18]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[18]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[18]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[26]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_out_dffe5[3]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe4[3]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[1]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[1]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[1]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[9]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[9]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[9]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[17]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[17]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[17]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[25]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_out_dffe5[2]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe4[2]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[0]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[0]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[0]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[8]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[8]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[8]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[16]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[16]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[16]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[24]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_out_dffe5[1]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe4[1]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[23]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_out_dffe5[0]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe4[0]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[7]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[7]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[7]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[15]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[15]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[15]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|denormal_res_dffe4                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|denormal_res_dffe3                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_out_dffe5                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinity_magnitude_sub_dffe4                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinity_magnitude_sub_dffe3                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinity_magnitude_sub_dffe31                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinity_magnitude_sub_dffe21                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinity_magnitude_sub_dffe2                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|both_inputs_are_infinite_dffe1                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_nan_dffe4                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_nan_dffe3                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_nan_dffe31                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_nan_dffe21                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_nan_dffe2                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_nan_dffe1                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_dataa_nan_dffe12                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_datab_nan_dffe12                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinite_output_sign_dffe4                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinite_output_sign_dffe3                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinite_output_sign_dffe31                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinite_output_sign_dffe21                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinite_output_sign_dffe2                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinite_output_sign_dffe1                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinite_res_dffe4                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinite_res_dffe3                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_infinite_dffe4                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_infinite_dffe3                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_infinite_dffe31                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_infinite_dffe21                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_infinite_dffe2                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_infinite_dffe1                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_dataa_infinite_dffe12                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_datab_infinite_dffe12                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|rounded_res_infinity_dffe4                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[2..25]                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[2..25]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_leading_zeros_dffe31[1,2]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[0,1]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[0]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_leading_zeros_dffe31[0,3,4]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe3[0..7]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_2lh:auto_generated|pipeline_dffe[0..8]                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_adj_dffe21[0,1]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|counter_out[0..3]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007|share_count_zero_flag                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007|share_count[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_sdram:sdram|m_next~9                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_sdram:sdram|m_next~10                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_sdram:sdram|m_next~13                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_sdram:sdram|m_next~14                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_sdram:sdram|m_next~16                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_sdram:sdram|i_next~4                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_sdram:sdram|i_next~5                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_sdram:sdram|i_next~6                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_sdram:sdram|i_state~14                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_sdram:sdram|i_state~15                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_sdram:sdram|i_state~16                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|DRsize.001 ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_exp_dffe12[7]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_exp_dffe12[7]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_exp_dffe12[6]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_exp_dffe12[6]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_exp_dffe12[5]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_exp_dffe12[5]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_exp_dffe12[4]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_exp_dffe12[4]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_exp_dffe12[3]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_exp_dffe12[3]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_exp_dffe12[2]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_exp_dffe12[2]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_exp_dffe12[1]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_exp_dffe12[1]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_exp_dffe12[0]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_exp_dffe12[0]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|zero_man_sign_dffe21                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|zero_man_sign_dffe2                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_sign_dffe21                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|need_complement_dffe2                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[23..25]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe11                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe11                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe11                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe11                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[22]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe10                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe10                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe10                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe10                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[21]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe9                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe9                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe9                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe9                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[20]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe8                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe8                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe8                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe8                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[19]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe7                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe7                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe7                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe7                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[18]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe6                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe6                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe6                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe6                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[17]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe5                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe5                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe5                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe5                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[16]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe4                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe4                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe4                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe4                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[15]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe3                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe3                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe3                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe3                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[14]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe2                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe2                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe2                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe2                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[13]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe1                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe1                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[12]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe14                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe14                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[11]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe13                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe13                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[10]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe12                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe12                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[9]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe11                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe11                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[8]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe10                                                                               ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe10                                                                             ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[7]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe9                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe9                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[6]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe8                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe8                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[5]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe7                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe7                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[4]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe6                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe6                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[3]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe5                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe5                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[2]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe4                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe4                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[1]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe3                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe3                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|dffe6                                                                        ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sticky_bit_dffe2                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe1                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe1                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe2                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe2                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe12                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe12                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe12                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe12                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe13                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe13                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe13                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe13                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe15a[0]                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe14                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe14                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[25]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[25]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[24]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[24]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[23]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[23]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[22]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[22]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[21]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[21]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[20]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[20]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[19]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[19]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[18]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[18]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[17]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[17]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[16]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[16]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[15]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[15]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[14]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[14]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe15a[0]                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[13]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[13]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[12]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[12]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[11]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[11]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[10]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[10]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[9]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[9]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[8]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[8]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[7]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[7]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[6]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[6]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[5]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[5]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[4]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[4]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[3]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[3]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[2]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[2]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[1]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[1]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[0]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[0]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[23]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[23]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sticky_bit_dffe1                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_3mh:auto_generated|pipeline_dffe[4]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_3mh:auto_generated|pipeline_dffe[4]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_3mh:auto_generated|pipeline_dffe[3]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_3mh:auto_generated|pipeline_dffe[2,3]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_3mh:auto_generated|pipeline_dffe[2]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_3mh:auto_generated|pipeline_dffe[1]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_3mh:auto_generated|pipeline_dffe[1]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_3mh:auto_generated|pipeline_dffe[0]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_3mh:auto_generated|pipeline_dffe[5..7]                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_3mh:auto_generated|pipeline_dffe[5..7]                                                                           ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[20]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[20]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[21]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[21]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[22]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[22]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[18]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[18]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[19]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[19]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[17]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[17]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[16]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[16]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[0]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[0]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[1]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[1]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[3]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[3]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[2]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[2]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[5]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[5]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[4]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[4]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[7]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[7]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[6]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[6]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[9]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[9]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[8]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[8]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[11]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[11]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[10]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[10]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[13]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[13]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[12]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[12]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[15]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[15]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[14]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[0..22]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[14]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[0..22]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_3mh:auto_generated|pipeline_dffe[8]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[30]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[30]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[29]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[29]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[28]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[28]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[27]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[27]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[26]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[26]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[25]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[25]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[24]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[24]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_3mh:auto_generated|pipeline_dffe[0]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[23]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[23]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|add_sub_dffe1                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|add_sub_dffe12                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_sign_dffe1                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_sign_dffe12                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[31]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_sign_dffe1                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_sign_dffe12                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[31]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|dffe3a[0,1]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|addition_start                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|cntr_b1h:cntr5|counter_reg_bit0                                              ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0,1]                                          ; Lost fanout                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_sdram:sdram|m_count[2]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_mem_read:the_nio2_sys_dma_mem_read|nio2_sys_dma_mem_read_access                                                                                                                                                                  ; Merged with nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_mem_read:the_nio2_sys_dma_mem_read|read_select                                                                                                                                                                                   ;
; Total Number of Removed Registers = 1872                                                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                              ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nio2_sys:inst|dma_access:dma_access_0|result[6]                                                                                                                                                                                                                            ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[6],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[6],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|denormal_res_dffe4,                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|denormal_res_dffe3,                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinity_magnitude_sub_dffe4,                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinity_magnitude_sub_dffe3,                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinity_magnitude_sub_dffe31,                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinity_magnitude_sub_dffe21,                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinity_magnitude_sub_dffe2,                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|both_inputs_are_infinite_dffe1,                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_nan_dffe4,                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_nan_dffe3,                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_nan_dffe31,                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_nan_dffe21,                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_nan_dffe2,                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_nan_dffe1,                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_dataa_nan_dffe12,                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_datab_nan_dffe12,                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinite_res_dffe4,                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinite_res_dffe3,                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_infinite_dffe4,                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_infinite_dffe3,                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_infinite_dffe31,                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_infinite_dffe21,                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_infinite_dffe2,                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_is_infinite_dffe1,                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_dataa_infinite_dffe12,                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|input_datab_infinite_dffe12,                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|rounded_res_infinity_dffe4,                                                                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[14],                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[13],                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[12],                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[15],                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[16],                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[17],                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[17],                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[16],                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[15],                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[14],                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[13],                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[12],                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[11],                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[10],                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[9],                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[8],                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[7],                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[6],                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[5],                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[4],                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[3],                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[2],                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_leading_zeros_dffe31[2],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_leading_zeros_dffe31[1],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[1],                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[0],                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[0],                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_leading_zeros_dffe31[0],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_leading_zeros_dffe31[3],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_leading_zeros_dffe31[4],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_2lh:auto_generated|pipeline_dffe[6],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_2lh:auto_generated|pipeline_dffe[5],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_2lh:auto_generated|pipeline_dffe[4],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_2lh:auto_generated|pipeline_dffe[3],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_2lh:auto_generated|pipeline_dffe[2],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_2lh:auto_generated|pipeline_dffe[1],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_2lh:auto_generated|pipeline_dffe[0],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_2lh:auto_generated|pipeline_dffe[8],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_2lh:auto_generated|pipeline_dffe[7],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_adj_dffe21[1],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_adj_dffe21[0],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_exp_dffe12[6],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_exp_dffe12[5],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_exp_dffe12[5],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_exp_dffe12[4],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[17],                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[16],                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe4,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe4,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe4,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe4,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[15],                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe3,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe3,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe3,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe3,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[14],                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe2,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe2,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe2,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe2,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[13],                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe1,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe1,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe1,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe1,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[12],                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe14,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe14,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[11],                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe13,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe13,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[10],                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe12,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe12,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[9],                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe11,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe11,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[8],                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe10,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe10,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[7],                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe9,                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe9,                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[6],                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe8,                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe8,                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[5],                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe7,                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe7,                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[4],                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe6,                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe6,                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[3],                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe5,                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe5,                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[2],                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe4,                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe4,                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[1],                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe3,                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe3,                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe1,                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe1,                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe2,                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe2,                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe13,                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe13,                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe13,                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe13,                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated|dffe15a[0],                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe14,                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe14,                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[16],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[16],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[15],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[15],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[14],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[14],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated|dffe15a[0],                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[13],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[13],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[12],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[12],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[11],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[11],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[10],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[10],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[9],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[9],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[8],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[8],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[7],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[7],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[6],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[6],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[5],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[5],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[4],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[4],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[3],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[3],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[2],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[2],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[1],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[1],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[0],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[0],                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_3mh:auto_generated|pipeline_dffe[0],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[0],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[0],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[1],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[1],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[3],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[3],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[2],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[2],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[5],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[5],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[4],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[4],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[7],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[7],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[6],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[6],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[9],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[9],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[8],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[8],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[11],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[11],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[10],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[10],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[13],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[13],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[12],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[12],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[14],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[14],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_3mh:auto_generated|pipeline_dffe[8],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_3mh:auto_generated|pipeline_dffe[0],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|add_sub_dffe1,                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_sign_dffe1,                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_sign_dffe1                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                        ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_result_ff[7]                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_nan_ff4,                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_nan_ff3,                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_nan_ff2,                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_nan_ff1,                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_nan_dffe_3,                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_nan_dffe_2,                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_nan_dffe_1,                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_nan_dffe_0,                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_infinity_ff4,                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_infinity_ff3,                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_infinity_ff2,                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_infinity_ff1,                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_infinity_dffe_3,                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_infinity_dffe_2,                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_infinity_dffe_1,                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_is_infinity_dffe_0,                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|dataa_exp_all_one_ff_p1,                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|dataa_man_not_zero_ff_p1,                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|dataa_man_not_zero_ff_p2,                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|datab_exp_all_one_ff_p1,                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|datab_man_not_zero_ff_p1,                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|datab_man_not_zero_ff_p2,                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_not_zero_ff4,                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_not_zero_ff3,                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_not_zero_ff2,                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_not_zero_ff1,                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_not_zero_dffe_3,                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_not_zero_dffe_2,                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_not_zero_dffe_1,                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|input_not_zero_dffe_0,                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|dataa_exp_not_zero_ff_p1,                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|datab_exp_not_zero_ff_p1,                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p2[9],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p2[8],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p2[7],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p1[9],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p1[8],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p1[7],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p1[6],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p1[5],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[22],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[21],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[20],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[18],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[17],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[16],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[10],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[9],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[8],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[7],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[6],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[5],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[4],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[22],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[21],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[20],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[18],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[17],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[16],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[10],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[9],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[8],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[7],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[6],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[5],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[4],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[30],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[30],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[29],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[29],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[28],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[28],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[26],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[26],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[25],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[25],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[24],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[24],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[23]                                                                                                                                                                      ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                               ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                        ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|result[22]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[22],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[22],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[24],                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[25],                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[25],                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[24],                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[25],                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[24],                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe11,                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe11,                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe11,                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe11,                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe12,                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe12,                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe12,                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe12,                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[25],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[25],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[24],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[24],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[23],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[23],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[23],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[23],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_3mh:auto_generated|pipeline_dffe[4],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_3mh:auto_generated|pipeline_dffe[4],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_3mh:auto_generated|pipeline_dffe[3],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_3mh:auto_generated|pipeline_dffe[3],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_3mh:auto_generated|pipeline_dffe[2],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_3mh:auto_generated|pipeline_dffe[2],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_3mh:auto_generated|pipeline_dffe[1],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_3mh:auto_generated|pipeline_dffe[1],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_3mh:auto_generated|pipeline_dffe[7],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_3mh:auto_generated|pipeline_dffe[6],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_3mh:auto_generated|pipeline_dffe[5],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_3mh:auto_generated|pipeline_dffe[7],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_3mh:auto_generated|pipeline_dffe[6],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_3mh:auto_generated|pipeline_dffe[5],                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[21],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[21],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[22],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[22]                                                                                                                  ;
; nio2_sys:inst|dma_access:dma_access_0|result[31]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_out_dffe5,                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinite_output_sign_dffe4,                                                                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinite_output_sign_dffe3,                                                                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinite_output_sign_dffe31,                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinite_output_sign_dffe21,                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinite_output_sign_dffe2,                                                                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|infinite_output_sign_dffe1,                                                                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_exp_dffe12[7],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_exp_dffe12[7],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_exp_dffe12[6],                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|add_sub_dffe12,                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_sign_dffe12,                                                                                                                    ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_sign_dffe12                                                                                                                     ;
; nio2_sys:inst|dma_access:dma_access_0|result[17]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[17],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[17],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[19],                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[19],                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[19],                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe6,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe6,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe6,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe6,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[18],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[18],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[16],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[16]                                                                                                                  ;
; nio2_sys:inst|dma_access:dma_access_0|result[19]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[19],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[19],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[21],                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[21],                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[21],                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe8,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe8,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe8,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe8,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[20],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[20],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[18],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[18]                                                                                                                  ;
; nio2_sys:inst|dma_access:dma_access_0|result[20]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[20],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[20],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[22],                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[22],                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[22],                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe9,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe9,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe9,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe9,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[21],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[21],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[19],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[19]                                                                                                                  ;
; nio2_sys:inst|dma_access:dma_access_0|result[21]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[21],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[21],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[23],                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[23],                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[23],                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe10,                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe10,                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe10,                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe10,                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[22],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[22],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[20],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[20]                                                                                                                  ;
; nio2_sys:inst|dma_access:dma_access_0|result[14]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[14],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[14],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[18],                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[18],                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[18],                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe5,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe5,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe5,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe5,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[17],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[17],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[15],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[15]                                                                                                                  ;
; nio2_sys:inst|dma_access:dma_access_0|result[18]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[18],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[18],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[20],                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_dffe31[20],                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[20],                                                                                                               ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated|dffe7,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated|dffe7,                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated|dffe7,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated|dffe7,                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_man_dffe1[19],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_man_dffe1[19],                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[17],                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[17]                                                                                                                  ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                      ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                           ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff9[0]                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff8[0],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff7[0],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff6[0],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff5[0],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff4[0],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff3[0],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff2[0],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff1[0],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sign_node_ff0[0],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[31],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[31],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|addition_start                                                                                                                                                                                                                         ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|sticky_dffe                                                                                                                                     ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[21],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[20],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[19],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[18],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[17],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[16],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[21],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[20],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[19],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[18],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[17],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[16]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[22]                                                                                                                               ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[22],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[23],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[22],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[24],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p0[23],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p0[22],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p0[21],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p0[20]                                                                                                                                  ;
; nio2_sys:inst|dma_access:dma_access_0|result[30]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_out_dffe5[7],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe4[7],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe3[0],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe3[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe3[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe3[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe3[4]                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp2_bias[9]                                                                                                                              ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp_bias[9],                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_bias_p2[8],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_bias_p2[7],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_bias_p2[6]                                                                                                                                    ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lsb_dffe                                                                                                                                        ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[24],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[23],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[24],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[23]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_man_product_msb2                                                                                                                          ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_man_product_msb,                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_man_product_msb_p0,                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[47],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[47]                                                                          ;
; nio2_sys:inst|nio2_sys_dma:dma|d1_enabled_write_endofpacket                                                                                                                                                                                                                ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag,                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007|share_count_zero_flag,                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007|share_count[0]                                                                                                                                                 ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|counter_out[3]                                                                                                                                                                      ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|counter_out[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|counter_out[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|counter_out[0]                                                                                                                                                                        ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[0]                                                                         ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[0],                                                                          ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra1_reg[0]                                                                           ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_control_port_slave_translator|av_chipselect_pre                                                                                                                              ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_dma:dma|reop, nio2_sys:inst|nio2_sys_dma:dma|weop                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[23]                                                                                                                                 ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[46],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[46]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[22]                                                                                                                                 ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[45],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[45]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[21]                                                                                                                                 ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[44],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[44]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[20]                                                                                                                                 ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[43],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[43]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[19]                                                                                                                                 ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[42],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[42]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[18]                                                                                                                                 ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[41],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[41]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[17]                                                                                                                                 ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[40],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[40]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[21]                                                                                                                               ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[21],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[21]                                                                                                                                  ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[20]                                                                                                                               ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[20],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[20]                                                                                                                                  ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[19]                                                                                                                               ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[19],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[19]                                                                                                                                  ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[18]                                                                                                                               ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[18],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[18]                                                                                                                                  ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[17]                                                                                                                               ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[17],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[17]                                                                                                                                  ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[16]                                                                                                                               ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[16],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[16]                                                                                                                                  ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[15]                                                                                                                               ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[15],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[15]                                                                                                                                  ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[14]                                                                                                                               ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[14],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[14]                                                                                                                                  ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[13]                                                                                                                               ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[13],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[13]                                                                                                                                  ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[12]                                                                                                                               ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[12],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[12]                                                                                                                                  ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[11]                                                                                                                               ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[11],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[11]                                                                                                                                  ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[10]                                                                                                                               ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[10],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[10]                                                                                                                                  ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[9]                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[9],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[9]                                                                                                                                   ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[8]                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[8],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[8]                                                                                                                                   ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[7]                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[7],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[7]                                                                                                                                   ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[6]                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[6],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[6]                                                                                                                                   ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[5]                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[5],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[5]                                                                                                                                   ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[4]                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[4],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[4]                                                                                                                                   ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[3]                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[3],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[3]                                                                                                                                   ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[2]                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[2],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[2]                                                                                                                                   ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[1]                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[1]                                                                                                                                   ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_result_ff[0]                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_round[0],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p2[0]                                                                                                                                   ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                                             ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                  ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                         ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                 ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                 ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                 ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                 ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                 ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                 ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                 ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                 ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[16]                                                                                                                                 ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[39],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[39]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[15]                                                                                                                                 ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[38],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[38]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[14]                                                                                                                                 ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[37],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[37]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[13]                                                                                                                                 ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[36],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[36]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[12]                                                                                                                                 ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[35],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[35]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[11]                                                                                                                                 ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[34],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[34]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[10]                                                                                                                                 ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[33],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[33]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[9]                                                                                                                                  ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[32],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[32]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[8]                                                                                                                                  ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[31],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[31]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[7]                                                                                                                                  ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[30],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[30]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[6]                                                                                                                                  ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[29],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[29]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[5]                                                                                                                                  ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[28],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[28]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[4]                                                                                                                                  ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[27],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[27]                                                                          ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                 ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[3]                                                                                                                                  ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[26],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[26]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[2]                                                                                                                                  ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[25],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[25]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|round_dffe                                                                                                                                      ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[22],                                                                         ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[22]                                                                          ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                             ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                           ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                     ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_access_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ;
; nio2_sys:inst|dma_access:dma_access_0|result[5]                                                                                                                                                                                                                            ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[5],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[5]                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[13]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[13],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[13]                                                                                                                             ;
; nio2_sys:inst|dma_access:dma_access_0|result[29]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_out_dffe5[6],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe4[6]                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[4]                                                                                                                                                                                                                            ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[4],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[4]                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                        ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                             ;
; nio2_sys:inst|dma_access:dma_access_0|result[12]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[12],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[12]                                                                                                                             ;
; nio2_sys:inst|dma_access:dma_access_0|result[28]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_out_dffe5[5],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe4[5]                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[3]                                                                                                                                                                                                                            ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[3]                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_dbrk:the_nio2_sys_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                         ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_dbrk:the_nio2_sys_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                                ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_break:the_nio2_sys_cpu_cpu_nios2_oci_break|trigbrktype                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[11]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[11],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[11]                                                                                                                             ;
; nio2_sys:inst|dma_access:dma_access_0|result[27]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_out_dffe5[4],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe4[4]                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[2]                                                                                                                                                                                                                            ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[2]                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                      ; Lost Fanouts                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][84],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ;
; nio2_sys:inst|dma_access:dma_access_0|result[10]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[10],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[10]                                                                                                                             ;
; nio2_sys:inst|dma_access:dma_access_0|result[26]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_out_dffe5[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe4[3]                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][84],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[1]                                                                                                                                                                                                                            ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[1]                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[9]                                                                                                                                                                                                                            ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[9],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[9]                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                             ; Lost Fanouts                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                           ;
; nio2_sys:inst|dma_access:dma_access_0|result[25]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_out_dffe5[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe4[2]                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[0]                                                                                                                                                                                                                            ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[0],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[0]                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                          ; Lost Fanouts                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[1][84],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                        ;
; nio2_sys:inst|dma_access:dma_access_0|result[8]                                                                                                                                                                                                                            ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[8],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[8]                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[16]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[16],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[16]                                                                                                                             ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                     ; Lost Fanouts                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ;
; nio2_sys:inst|dma_access:dma_access_0|result[24]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_out_dffe5[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe4[1]                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[23]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_out_dffe5[0],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe4[0]                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[7]                                                                                                                                                                                                                            ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[7],                                                                                                                             ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[7]                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|result[15]                                                                                                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_out_dffe5[15],                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[15]                                                                                                                             ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|dffe3a[0]                                                                  ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1],                                           ;
;                                                                                                                                                                                                                                                                            ;                                ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]                                            ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007|locked[3]                                                                                                                                                    ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_translator|read_accepted                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_result_ff[6]                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p2[6]                                                                                                                                     ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_result_ff[5]                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p2[5]                                                                                                                                     ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_result_ff[4]                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p2[4]                                                                                                                                     ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_result_ff[3]                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p2[3]                                                                                                                                     ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_result_ff[2]                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p2[2]                                                                                                                                     ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_result_ff[1]                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p2[1]                                                                                                                                     ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_result_ff[0]                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p2[0]                                                                                                                                     ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                  ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                   ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                   ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                   ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                   ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                   ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                   ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                   ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                   ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                            ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                        ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                       ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_dbrk:the_nio2_sys_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                               ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_break:the_nio2_sys_cpu_cpu_nios2_oci_break|trigger_state                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_xbrk:the_nio2_sys_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                               ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_xbrk:the_nio2_sys_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                             ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_xbrk:the_nio2_sys_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                               ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_xbrk:the_nio2_sys_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                             ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_xbrk:the_nio2_sys_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                               ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                      ; Lost Fanouts                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                        ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                      ; Lost Fanouts                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                        ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                  ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                ; Lost Fanouts                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                  ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                             ; Lost Fanouts                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                               ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                             ; Lost Fanouts                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                               ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                          ; Lost Fanouts                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                            ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                          ; Lost Fanouts                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                            ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                     ; Lost Fanouts                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                     ; Lost Fanouts                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                       ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp2_bias[8]                                                                                                                              ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp_bias[8]                                                                                                                                 ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp2_bias[7]                                                                                                                              ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp_bias[7]                                                                                                                                 ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp2_bias[6]                                                                                                                              ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp_bias[6]                                                                                                                                 ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[6]                                                                         ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[6]                                                                           ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[5]                                                                         ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[5]                                                                           ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[4]                                                                         ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[4]                                                                           ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[3]                                                                         ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[3]                                                                           ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[2]                                                                         ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[2]                                                                           ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[1]                                                                         ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[1]                                                                           ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_add_p1[3]                                                                                                                                   ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_jgd:auto_generated|pipeline_dffe[3]                                                                             ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                           ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_add_p1[1]                                                                                                                                   ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_jgd:auto_generated|pipeline_dffe[1]                                                                             ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                          ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_add_p1[2]                                                                                                                                   ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_jgd:auto_generated|pipeline_dffe[2]                                                                             ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                     ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_add_p1[4]                                                                                                                                   ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_jgd:auto_generated|pipeline_dffe[4]                                                                             ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_add_p1[5]                                                                                                                                   ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_jgd:auto_generated|pipeline_dffe[5]                                                                             ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_add_p1[6]                                                                                                                                   ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_jgd:auto_generated|pipeline_dffe[6]                                                                             ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_add_p1[7]                                                                                                                                   ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_jgd:auto_generated|pipeline_dffe[7]                                                                             ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_add_p1[8]                                                                                                                                   ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_jgd:auto_generated|pipeline_dffe[8]                                                                             ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|dataa_input_reg[14]                                                                          ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[14]                                                                                                                                                                      ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|dataa_input_reg[13]                                                                          ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[13]                                                                                                                                                                      ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp2_bias[0]                                                                                                                              ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp_bias[0]                                                                                                                                 ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|dataa_input_reg[12]                                                                          ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[12]                                                                                                                                                                      ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|dataa_input_reg[11]                                                                          ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[11]                                                                                                                                                                      ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|dataa_input_reg[2]                                                                           ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[2]                                                                                                                                                                       ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp2_bias[1]                                                                                                                              ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp_bias[1]                                                                                                                                 ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|dataa_input_reg[1]                                                                           ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[1]                                                                                                                                                                       ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|dataa_input_reg[0]                                                                           ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|dataa_regout[0]                                                                                                                                                                       ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|datab_input_reg[14]                                                                          ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[14]                                                                                                                                                                      ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp2_bias[2]                                                                                                                              ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp_bias[2]                                                                                                                                 ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|datab_input_reg[13]                                                                          ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[13]                                                                                                                                                                      ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|datab_input_reg[12]                                                                          ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[12]                                                                                                                                                                      ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|datab_input_reg[11]                                                                          ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[11]                                                                                                                                                                      ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_add_p1[0]                                                                                                                                   ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_jgd:auto_generated|pipeline_dffe[0]                                                                             ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|datab_input_reg[2]                                                                           ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[2]                                                                                                                                                                       ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|datab_input_reg[1]                                                                           ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[1]                                                                                                                                                                       ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|datab_input_reg[0]                                                                           ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|datab_regout[0]                                                                                                                                                                       ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp2_bias[3]                                                                                                                              ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp_bias[3]                                                                                                                                 ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[15]                                                                        ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[15]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[14]                                                                        ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[14]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[13]                                                                        ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[13]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[12]                                                                        ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[12]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[11]                                                                        ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[11]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[10]                                                                        ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[10]                                                                          ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[9]                                                                         ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[9]                                                                           ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[8]                                                                         ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[8]                                                                           ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp2_bias[4]                                                                                                                              ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp_bias[4]                                                                                                                                 ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp2_bias[5]                                                                                                                              ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp_bias[5]                                                                                                                                 ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                    ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                         ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                            ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                               ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                                     ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                    ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                            ; Stuck at GND                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                        ; Stuck at VCC                   ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                              ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|DRsize.101 ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|zero_man_sign_dffe21                                                                                                                        ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|zero_man_sign_dffe2                                                                                                                           ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_sign_dffe21                                                                                                                 ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|need_complement_dffe2                                                                                                                         ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|dffe6                                                                      ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|cntr_b1h:cntr5|counter_reg_bit0                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sticky_bit_dffe2                                                                                                                            ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sticky_bit_dffe1                                                                                                                              ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[7]                                                                         ; Lost Fanouts                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[7]                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3891  ;
; Number of registers using Synchronous Clear  ; 336   ;
; Number of registers using Synchronous Load   ; 496   ;
; Number of registers using Asynchronous Clear ; 3368  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3027  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nio2_sys:inst|nio2_sys_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                     ; 2       ;
; nio2_sys:inst|nio2_sys_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                     ; 1       ;
; nio2_sys:inst|nio2_sys_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                     ; 2       ;
; nio2_sys:inst|nio2_sys_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                     ; 2       ;
; nio2_sys:inst|nio2_sys_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                     ; 2       ;
; nio2_sys:inst|nio2_sys_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                     ; 2       ;
; nio2_sys:inst|nio2_sys_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                     ; 2       ;
; nio2_sys:inst|nio2_sys_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                     ; 2       ;
; nio2_sys:inst|nio2_sys_sdram:sdram|i_addr[11]                                                                                                                                                                                                                                                                                   ; 10      ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ; 34      ;
; nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|fifo_empty                                                                                                                                                                                                                                 ; 7       ;
; nio2_sys:inst|nio2_sys_dma:dma|control[2]                                                                                                                                                                                                                                                                                       ; 36      ;
; nio2_sys:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                        ; 1       ;
; nio2_sys:inst|nio2_sys_sdram:sdram|refresh_counter[7]                                                                                                                                                                                                                                                                           ; 2       ;
; nio2_sys:inst|nio2_sys_sdram:sdram|refresh_counter[12]                                                                                                                                                                                                                                                                          ; 2       ;
; nio2_sys:inst|nio2_sys_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                           ; 2       ;
; nio2_sys:inst|nio2_sys_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                           ; 2       ;
; nio2_sys:inst|nio2_sys_sdram:sdram|refresh_counter[3]                                                                                                                                                                                                                                                                           ; 2       ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                       ; 6       ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                      ; 11      ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 3       ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                ; 8       ;
; nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_mem_read:the_nio2_sys_dma_mem_read|nio2_sys_dma_mem_read_idle                                                                                                                                                                                                                       ; 3       ;
; nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|estimated_wraddress[0]                                                                                                                                                                                                                     ; 6       ;
; nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|estimated_wraddress[1]                                                                                                                                                                                                                     ; 6       ;
; nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|estimated_wraddress[2]                                                                                                                                                                                                                     ; 4       ;
; nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|estimated_wraddress[3]                                                                                                                                                                                                                     ; 3       ;
; nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|estimated_wraddress[4]                                                                                                                                                                                                                     ; 2       ;
; nio2_sys:inst|nio2_sys_dma:dma|control[7]                                                                                                                                                                                                                                                                                       ; 4       ;
; nio2_sys:inst|nio2_sys_dma:dma|writelength_eq_0                                                                                                                                                                                                                                                                                 ; 5       ;
; nio2_sys:inst|nio2_sys_dma:dma|length_eq_0                                                                                                                                                                                                                                                                                      ; 3       ;
; nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                     ; 1       ;
; nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                     ; 4       ;
; nio2_sys:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                        ; 2       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 4       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|counter_out[3]                                                                                                                                                                                                                      ; 2       ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|counter_out[1]                                                                                                                                                                                                                      ; 3       ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                ; 3       ;
; nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; 1       ;
; nio2_sys:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                        ; 1       ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                            ; 2       ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                            ; 2       ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                           ; 2       ;
; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                          ; 3       ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                       ; 1       ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_pipe_flush_waddr[21]                                                                                                                                                                                                                                                      ; 1       ;
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                ; 2       ;
; nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; 1       ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                         ; 1       ;
; nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer|internal_counter[3]                                                                                                                                                                                                                                                          ; 3       ;
; nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer|internal_counter[15]                                                                                                                                                                                                                                                         ; 3       ;
; nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer|internal_counter[14]                                                                                                                                                                                                                                                         ; 3       ;
; nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer|internal_counter[9]                                                                                                                                                                                                                                                          ; 3       ;
; nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer|internal_counter[8]                                                                                                                                                                                                                                                          ; 3       ;
; nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer|internal_counter[6]                                                                                                                                                                                                                                                          ; 3       ;
; nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer|internal_counter[2]                                                                                                                                                                                                                                                          ; 3       ;
; nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer|internal_counter[1]                                                                                                                                                                                                                                                          ; 3       ;
; nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer|internal_counter[0]                                                                                                                                                                                                                                                          ; 3       ;
; nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                              ; 8       ;
; nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 1       ;
; nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer|period_l_register[3]                                                                                                                                                                                                                                                         ; 2       ;
; nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer|period_l_register[15]                                                                                                                                                                                                                                                        ; 2       ;
; nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer|period_l_register[14]                                                                                                                                                                                                                                                        ; 2       ;
; nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer|period_l_register[9]                                                                                                                                                                                                                                                         ; 2       ;
; nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer|period_l_register[8]                                                                                                                                                                                                                                                         ; 2       ;
; nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer|period_l_register[6]                                                                                                                                                                                                                                                         ; 2       ;
; nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer|period_l_register[2]                                                                                                                                                                                                                                                         ; 2       ;
; nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer|period_l_register[1]                                                                                                                                                                                                                                                         ; 2       ;
; nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer|period_l_register[0]                                                                                                                                                                                                                                                         ; 2       ;
; nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|dffe6                                                                                                                      ; 78      ;
; nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|cntr_b1h:cntr5|counter_reg_bit0                                                                                            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 76                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                               ; Megafunction                                                                                                                                             ; Type       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0..15]                                                                      ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0                                     ; RAM        ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe21[0..7]                                                    ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe2[0..7]                                                     ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1[0..7]                                                    ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe4                                               ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe3                                               ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31                                              ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|round_bit_dffe3                                                         ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|round_bit_dffe31                                                        ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|round_bit_dffe21                                                        ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_res_dffe4                                                          ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_res_dffe3                                                          ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31                                                             ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sticky_bit_dffe3                                                        ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sticky_bit_dffe31                                                       ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sticky_bit_dffe21                                                       ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p1[0..9]                                                            ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp3_bias[0..9]                                                       ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp2_bias[0..9]                                                       ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_bias_p2[0..8]                                                           ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_bias_p1[0..8]                                                           ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_add_p1[0..8]                                                            ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_output_reg[0..46] ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra2_reg[0..46] ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated|result_extra1_reg[0..46] ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0 ; SHIFT_TAPS ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe21[0..7]                                                         ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0      ; SHIFT_TAPS ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe2[0..7]                                                          ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0      ; SHIFT_TAPS ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1[0..7]                                                         ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0      ; SHIFT_TAPS ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe4                                                    ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0      ; SHIFT_TAPS ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe3                                                    ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0      ; SHIFT_TAPS ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31                                                   ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0      ; SHIFT_TAPS ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|round_bit_dffe3                                                              ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0      ; SHIFT_TAPS ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|round_bit_dffe31                                                             ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0      ; SHIFT_TAPS ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|round_bit_dffe21                                                             ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0      ; SHIFT_TAPS ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_res_dffe4                                                               ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0      ; SHIFT_TAPS ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_res_dffe3                                                               ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0      ; SHIFT_TAPS ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31                                                                  ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0      ; SHIFT_TAPS ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sticky_bit_dffe3                                                             ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0      ; SHIFT_TAPS ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sticky_bit_dffe31                                                            ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0      ; SHIFT_TAPS ;
; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sticky_bit_dffe21                                                            ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0      ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[7]                                                                                                                                                                                             ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_dffe21[15]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[8]                                                                                                                                                                                                                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|d_address_tag_field[9]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                               ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_dma:dma|readaddress[1]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_read_data_mux:the_nio2_sys_dma_read_data_mux|readdata_mux_select[1]                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|wraddress[1]                                                                                                                                                                                                                                                        ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_dma:dma|length[9]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_st_data[26]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_slow_inst_result[17]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_control_reg_rddata[16]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_rot_mask[1]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_dffe4[16]                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_dma:dma|writeaddress[18]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_dma:dma|writelength[22]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|d_writedata[4]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                            ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_break:the_nio2_sys_cpu_cpu_nios2_oci_break|break_readreg[1]                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_slow_inst_result[1]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_slow_inst_result[14]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_inst_result[21]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_inst_result[3]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_inst_result[25]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[18]                                                                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|sr[37]                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|sr[33]                                                                                 ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|sr[14]                                                                                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck|sr[23]                                                                                 ;
; 9:1                ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |hello_world|nio2_sys:inst|dma_access:dma_access_0|slavereaddata[20]                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_pipe_flush_waddr[3]                                                                                                                                                                                                                                                                                ;
; 5:1                ; 20 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_pipe_flush_waddr[6]                                                                                                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|nio2_sys_sdram_input_efifo_module:the_nio2_sys_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[22]                                                                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 41 bits   ; 164 LEs       ; 0 LEs                ; 164 LEs                ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|active_data[6]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|estimated_wraddress[0]                                                                                                                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_011:router_011|src_channel[1]                                                                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|smux_w[93]                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|smux_w[90]                                                                                                                                                    ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|smux_w[35]                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|smux_w[93]                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|smux_w[90]                                                                                                                                               ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|smux_w[37]                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|M_rot[7]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|dc_data_rd_port_addr[6]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|dc_data_wr_port_data[2]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|dc_data_wr_port_data[23]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|dc_data_wr_port_data[15]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|dc_data_wr_port_data[31]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_rot_step1[6]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|smux_w[44]                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|smux_w[87]                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|smux_w[90]                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|rdaddress[1]                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_w2[25]                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_w2[25]                                                                                                                                                                                           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|result[9]                                                                                                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|result[8]                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|E_logic_result[23]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_wr_data_unfiltered[22]                                                                                                                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router:router|src_channel[1]                                                                                                                                                                                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|result[3]                                                                                                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|result[3]                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_wr_data_unfiltered[2]                                                                                                                                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|A_wr_data_unfiltered[9]                                                                                                                                                                                                                                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|D_src2_reg[29]                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|F_ic_data_rd_addr_nxt[2]                                                                                                                                                                                                                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|Selector31                                                                                                                                                                                                                                                                                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |hello_world|nio2_sys:inst|nio2_sys_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                            ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |hello_world|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for nio2_sys:inst|nio2_sys_sdram:sdram     ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux_003:cmd_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux_003:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux_007:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|cntr_b1h:cntr5 ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                                                                      ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|altsyncram_1gc1:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_kuv:auto_generated|cntr_b1h:cntr5 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                                                                                                                              ;
; LPM_WIDTH              ; 32           ; Signed Integer                                                                                                                                                                                       ;
; LPM_WIDTHAD            ; 5            ; Signed Integer                                                                                                                                                                                       ;
; LPM_NUMWORDS           ; 32           ; Untyped                                                                                                                                                                                              ;
; LPM_INDATA             ; REGISTERED   ; Untyped                                                                                                                                                                                              ;
; LPM_RDADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                                                                                                                                              ;
; LPM_WRADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                                                                                                                                              ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                                                                                                                                                                              ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                                                                                                                              ;
; USE_EAB                ; ON           ; Untyped                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; useDivider     ; 0     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                    ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                    ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_jgd ; Untyped                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                    ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                    ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_v0c ; Untyped                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                                              ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                     ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                     ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_idg ; Untyped                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25          ; Signed Integer                                                                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                      ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                      ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                      ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                      ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_bmb ; Untyped                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                  ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                        ;
; LPM_WIDTHA                                     ; 24        ; Signed Integer                                                                                                                        ;
; LPM_WIDTHB                                     ; 24        ; Signed Integer                                                                                                                        ;
; LPM_WIDTHP                                     ; 48        ; Signed Integer                                                                                                                        ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                               ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                               ;
; LPM_PIPELINE                                   ; 5         ; Signed Integer                                                                                                                        ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                               ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_9ct  ; Untyped                                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                               ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                   ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                   ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_3mh ; Untyped                                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                            ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                   ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                   ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_3mh ; Untyped                                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                            ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                   ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_poe ; Untyped                                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                            ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_rne ; Untyped                                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                            ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                   ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_2lh ; Untyped                                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                            ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_rne ; Untyped                                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                            ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                              ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                              ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_2eh ; Untyped                                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                       ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                  ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                               ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                               ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_7vg ; Untyped                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                        ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                  ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                               ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                               ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_7vg ; Untyped                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                        ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                               ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                            ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_2eh ; Untyped                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                     ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                      ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                             ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                             ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                      ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                             ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                             ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                             ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                             ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER         ; add_sub_7vg ; Untyped                                                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                      ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                      ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                             ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                             ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                      ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                             ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                             ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                             ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                             ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER         ; add_sub_7vg ; Untyped                                                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                      ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                         ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_18f ; Untyped                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_agf ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                                               ;
+------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6         ; Signed Integer                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED    ; Untyped                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                                                            ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                                                            ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                                                 ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER         ; cmpr_e7g  ; Untyped                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                                                     ;
+------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                           ;
; lpm_width               ; 8           ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                           ;
; lpm_width               ; 8           ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; useDivider     ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                            ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                         ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_jgd ; Untyped                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                  ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                            ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                         ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_v0c ; Untyped                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                  ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                          ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_idg ; Untyped                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25          ; Signed Integer                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                           ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_bmb ; Untyped                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                       ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                             ;
; LPM_WIDTHA                                     ; 24        ; Signed Integer                                                                                                                             ;
; LPM_WIDTHB                                     ; 24        ; Signed Integer                                                                                                                             ;
; LPM_WIDTHP                                     ; 48        ; Signed Integer                                                                                                                             ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                    ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                    ;
; LPM_PIPELINE                                   ; 5         ; Signed Integer                                                                                                                             ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                    ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_9ct  ; Untyped                                                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                    ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                        ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                        ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_3mh ; Untyped                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                        ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                        ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_3mh ; Untyped                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                        ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_poe ; Untyped                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                        ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_rne ; Untyped                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                        ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                        ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_2lh ; Untyped                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                        ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_rne ; Untyped                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                      ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                   ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                   ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_2eh ; Untyped                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                       ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                    ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_7vg ; Untyped                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                       ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                    ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                    ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_7vg ; Untyped                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                 ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                 ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_2eh ; Untyped                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                     ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                  ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                  ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                  ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                  ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_7vg ; Untyped                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                           ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                     ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                  ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                  ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                  ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                  ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_7vg ; Untyped                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                           ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                              ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_18f ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_agf ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                                                    ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6         ; Signed Integer                                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED    ; Untyped                                                                                                                                                                                 ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                                                                 ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                                                                 ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                                                      ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER         ; cmpr_e7g  ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                                                          ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|altera_customins_master_translator:cpu_custom_instruction_master_translator ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                   ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------+
; SHARED_COMB_AND_MULTI ; 0     ; Signed Integer                                                                                         ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 2     ; Signed Integer                                                                                                          ;
; USE_DONE         ; 1     ; Signed Integer                                                                                                          ;
; NUM_FIXED_CYCLES ; 1     ; Signed Integer                                                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_read_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_access_0_avalon_slave_0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_control_port_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 25    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 22    ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 95    ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 92    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 88    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 95    ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 92    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 88    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_read_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 95    ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 92    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 88    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                       ;
; ID                        ; 2     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_write_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 95    ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 92    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 88    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                        ;
; ID                        ; 3     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_access_0_avalon_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_access_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_control_port_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 47    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 44    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 64    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 69    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 73    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 71    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 79    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 78    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 80    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 82    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router:router|nio2_sys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 7     ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_001:router_001|nio2_sys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_002:router_002|nio2_sys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_002:router_003|nio2_sys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_004:router_004|nio2_sys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_005:router_005|nio2_sys_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_004:router_006|nio2_sys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_004:router_007|nio2_sys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_008:router_008|nio2_sys_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_004:router_009|nio2_sys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_004:router_010|nio2_sys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_011:router_011|nio2_sys_mm_interconnect_0_router_011_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                            ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                   ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                   ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                   ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                   ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                                   ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                   ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                   ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                   ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:dma_read_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                            ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                 ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                         ;
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 59    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 58    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                         ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                         ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                         ;
; OUT_BYTE_CNT_H            ; 50    ; Signed Integer                                                                                                         ;
; OUT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 51    ; Signed Integer                                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L ; 49    ; Signed Integer                                                                                                                                                                                                                              ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                              ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                              ;
; ST_DATA_W      ; 83    ; Signed Integer                                                                                                                                                                                                                              ;
; ST_CHANNEL_W   ; 8     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                         ;
; IN_PKT_ADDR_H                 ; 42    ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 43    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 49    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 51    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 52    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 54    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 55    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 57    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 78    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 79    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 48    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 58    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 59    ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 80    ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 82    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 45    ; Signed Integer                                                                                                         ;
; IN_ST_DATA_W                  ; 83    ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                         ;
; OUT_ST_DATA_W                 ; 101   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                         ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                         ;
; IN_PKT_ADDR_H                 ; 60    ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 61    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 67    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 69    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 70    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 72    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 73    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 75    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 96    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 97    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 66    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 76    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 77    ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 98    ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 100   ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 63    ; Signed Integer                                                                                                         ;
; IN_ST_DATA_W                  ; 101   ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_H                ; 42    ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 78    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 79    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 48    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 58    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 59    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 80    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 82    ; Signed Integer                                                                                                         ;
; OUT_ST_DATA_W                 ; 83    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------+
; Parameter Name                       ; Value                  ; Type                             ;
+--------------------------------------+------------------------+----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                           ;
; fractional_vco_multiplier            ; false                  ; String                           ;
; pll_type                             ; General                ; String                           ;
; pll_subtype                          ; General                ; String                           ;
; number_of_clocks                     ; 2                      ; Signed Integer                   ;
; operation_mode                       ; direct                 ; String                           ;
; deserialization_factor               ; 4                      ; Signed Integer                   ;
; data_rate                            ; 0                      ; Signed Integer                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                   ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                           ;
; phase_shift0                         ; 0 ps                   ; String                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency1              ; 50.000000 MHz          ; String                           ;
; phase_shift1                         ; -2500 ps               ; String                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                           ;
; phase_shift2                         ; 0 ps                   ; String                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                           ;
; phase_shift3                         ; 0 ps                   ; String                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                           ;
; phase_shift4                         ; 0 ps                   ; String                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                           ;
; phase_shift5                         ; 0 ps                   ; String                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                           ;
; phase_shift6                         ; 0 ps                   ; String                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                           ;
; phase_shift7                         ; 0 ps                   ; String                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                           ;
; phase_shift8                         ; 0 ps                   ; String                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                           ;
; phase_shift9                         ; 0 ps                   ; String                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                           ;
; phase_shift10                        ; 0 ps                   ; String                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                           ;
; phase_shift11                        ; 0 ps                   ; String                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                           ;
; phase_shift12                        ; 0 ps                   ; String                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                           ;
; phase_shift13                        ; 0 ps                   ; String                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                           ;
; phase_shift14                        ; 0 ps                   ; String                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                           ;
; phase_shift15                        ; 0 ps                   ; String                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                           ;
; phase_shift16                        ; 0 ps                   ; String                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                           ;
; phase_shift17                        ; 0 ps                   ; String                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                   ;
; clock_name_0                         ;                        ; String                           ;
; clock_name_1                         ;                        ; String                           ;
; clock_name_2                         ;                        ; String                           ;
; clock_name_3                         ;                        ; String                           ;
; clock_name_4                         ;                        ; String                           ;
; clock_name_5                         ;                        ; String                           ;
; clock_name_6                         ;                        ; String                           ;
; clock_name_7                         ;                        ; String                           ;
; clock_name_8                         ;                        ; String                           ;
; clock_name_global_0                  ; false                  ; String                           ;
; clock_name_global_1                  ; false                  ; String                           ;
; clock_name_global_2                  ; false                  ; String                           ;
; clock_name_global_3                  ; false                  ; String                           ;
; clock_name_global_4                  ; false                  ; String                           ;
; clock_name_global_5                  ; false                  ; String                           ;
; clock_name_global_6                  ; false                  ; String                           ;
; clock_name_global_7                  ; false                  ; String                           ;
; clock_name_global_8                  ; false                  ; String                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_bypass_en                      ; false                  ; String                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_bypass_en                      ; false                  ; String                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en0                     ; false                  ; String                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en1                     ; false                  ; String                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en2                     ; false                  ; String                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en3                     ; false                  ; String                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en4                     ; false                  ; String                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en5                     ; false                  ; String                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en6                     ; false                  ; String                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en7                     ; false                  ; String                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en8                     ; false                  ; String                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en9                     ; false                  ; String                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en10                    ; false                  ; String                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en11                    ; false                  ; String                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en12                    ; false                  ; String                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en13                    ; false                  ; String                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en14                    ; false                  ; String                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en15                    ; false                  ; String                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en16                    ; false                  ; String                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en17                    ; false                  ; String                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                   ;
; pll_slf_rst                          ; false                  ; String                           ;
; pll_bw_sel                           ; low                    ; String                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                           ;
; mimic_fbclk_type                     ; gclk                   ; String                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
+--------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                             ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                          ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                          ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                                                          ;
; WIDTH          ; 12             ; Untyped                                                                                                                                                                          ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER ; shift_taps_gfv ; Untyped                                                                                                                                                                          ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                              ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                              ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                              ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                              ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                              ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                              ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                  ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                               ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                                                               ;
; WIDTH          ; 78             ; Untyped                                                                                                                                                                               ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER ; shift_taps_kuv ; Untyped                                                                                                                                                                               ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                     ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                      ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                                                                          ;
; Entity Instance                       ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult      ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                         ;
; Entity Instance                       ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                         ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                   ;
; Entity Instance            ; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
; Entity Instance            ; nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                 ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                      ;
; Entity Instance            ; nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0      ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                      ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                                      ;
;     -- WIDTH               ; 12                                                                                                                                                                     ;
; Entity Instance            ; nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                      ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                                      ;
;     -- WIDTH               ; 78                                                                                                                                                                     ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                               ;
; Entity Instance                           ; nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                                              ;
;     -- NUMWORDS_A                         ; 8                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 16                                                                                                                              ;
;     -- NUMWORDS_B                         ; 8                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                             ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                          ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                             ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_011:router_011|nio2_sys_mm_interconnect_0_router_011_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_008:router_008|nio2_sys_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_005:router_005|nio2_sys_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_004:router_004|nio2_sys_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_002:router_002|nio2_sys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_001:router_001|nio2_sys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router:router|nio2_sys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_control_port_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_control_port_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_access_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dma_access_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_write_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_read_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_control_port_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_access_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_read_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                 ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------+
; ci_master_readra    ; Output ; Info     ; Explicitly unconnected                                                                  ;
; ci_master_readrb    ; Output ; Info     ; Explicitly unconnected                                                                  ;
; ci_master_writerc   ; Output ; Info     ; Explicitly unconnected                                                                  ;
; ci_master_a         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; ci_master_b         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; ci_master_c         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; ci_master_ipending  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; ci_master_estatus   ; Output ; Info     ; Explicitly unconnected                                                                  ;
; ci_master_reset_req ; Output ; Info     ; Explicitly unconnected                                                                  ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect" ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                               ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; ci_slave_ipending ; Input ; Info     ; Explicitly unconnected                                                                                ;
; ci_slave_estatus  ; Input ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|altera_customins_master_translator:cpu_custom_instruction_master_translator" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                 ;
+-------------------------+--------+----------+-------------------------------------------------------------------------+
; ci_slave_result         ; Output ; Info     ; Explicitly unconnected                                                  ;
; comb_ci_master_result   ; Input  ; Info     ; Explicitly unconnected                                                  ;
; ci_slave_dataa          ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_datab          ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_n              ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_readra         ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_readrb         ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_writerc        ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_a              ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_b              ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_c              ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_ipending       ; Input  ; Info     ; Stuck at GND                                                            ;
; ci_slave_estatus        ; Input  ; Info     ; Stuck at GND                                                            ;
; comb_ci_master_dataa    ; Output ; Info     ; Explicitly unconnected                                                  ;
; comb_ci_master_datab    ; Output ; Info     ; Explicitly unconnected                                                  ;
; comb_ci_master_n        ; Output ; Info     ; Explicitly unconnected                                                  ;
; comb_ci_master_readra   ; Output ; Info     ; Explicitly unconnected                                                  ;
; comb_ci_master_readrb   ; Output ; Info     ; Explicitly unconnected                                                  ;
; comb_ci_master_writerc  ; Output ; Info     ; Explicitly unconnected                                                  ;
; comb_ci_master_a        ; Output ; Info     ; Explicitly unconnected                                                  ;
; comb_ci_master_b        ; Output ; Info     ; Explicitly unconnected                                                  ;
; comb_ci_master_c        ; Output ; Info     ; Explicitly unconnected                                                  ;
; comb_ci_master_ipending ; Output ; Info     ; Explicitly unconnected                                                  ;
; comb_ci_master_estatus  ; Output ; Info     ; Explicitly unconnected                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_sdram:sdram|nio2_sys_sdram_input_efifo_module:the_nio2_sys_sdram_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic"                                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt" ;
+--------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                                       ;
+--------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[31..23] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
+--------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt" ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                                         ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[5..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; data[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift" ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                                ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                           ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; result[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd"                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (2 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; n[1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; n[0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdclken ; Input ; Info     ; Stuck at VCC                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_read_data_mux:the_nio2_sys_dma_read_data_mux" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; readaddress_inc[4..3] ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu"                                                                    ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                  ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; A_ci_multi_estatus  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; A_ci_multi_ipending ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; A_ci_multi_status   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "nio2_sys:inst|nio2_sys_cpu:cpu"       ;
+---------------------+--------+----------+------------------------+
; Port                ; Type   ; Severity ; Details                ;
+---------------------+--------+----------+------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected ;
+---------------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3728                        ;
;     CLR               ; 599                         ;
;     CLR SCLR          ; 38                          ;
;     CLR SLD           ; 18                          ;
;     ENA               ; 192                         ;
;     ENA CLR           ; 2105                        ;
;     ENA CLR SCLR      ; 150                         ;
;     ENA CLR SCLR SLD  ; 43                          ;
;     ENA CLR SLD       ; 363                         ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 19                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 30                          ;
;     plain             ; 101                         ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 3691                        ;
;     arith             ; 446                         ;
;         0 data inputs ; 15                          ;
;         1 data inputs ; 260                         ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 117                         ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 6                           ;
;     extend            ; 44                          ;
;         7 data inputs ; 44                          ;
;     normal            ; 3127                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 64                          ;
;         2 data inputs ; 336                         ;
;         3 data inputs ; 495                         ;
;         4 data inputs ; 718                         ;
;         5 data inputs ; 790                         ;
;         6 data inputs ; 721                         ;
;     shared            ; 74                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 43                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 1                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 87                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 373                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.78                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 135                                      ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 134                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 31                                       ;
;         3 data inputs ; 26                                       ;
;         4 data inputs ; 17                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 30                                       ;
; boundary_port         ; 191                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.62                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:19     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jun 18 16:53:19 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "nio2_sys.qsys"
Info (12250): 2024.06.18.16:53:34 Progress: Loading dma_test/nio2_sys.qsys
Info (12250): 2024.06.18.16:53:35 Progress: Reading input file
Info (12250): 2024.06.18.16:53:35 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2024.06.18.16:53:36 Progress: Parameterizing module clk_0
Info (12250): 2024.06.18.16:53:36 Progress: Adding cpu [altera_nios2_gen2 18.1]
Info (12250): 2024.06.18.16:53:36 Progress: Parameterizing module cpu
Info (12250): 2024.06.18.16:53:36 Progress: Adding dma [altera_avalon_dma 18.1]
Info (12250): 2024.06.18.16:53:36 Progress: Parameterizing module dma
Info (12250): 2024.06.18.16:53:36 Progress: Adding dma_access_0 [dma_access 1.0]
Info (12250): 2024.06.18.16:53:36 Progress: Parameterizing module dma_access_0
Info (12250): 2024.06.18.16:53:36 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info (12250): 2024.06.18.16:53:36 Progress: Parameterizing module jtag_uart
Info (12250): 2024.06.18.16:53:36 Progress: Adding led_pio [altera_avalon_pio 18.1]
Info (12250): 2024.06.18.16:53:36 Progress: Parameterizing module led_pio
Info (12250): 2024.06.18.16:53:36 Progress: Adding nios_custom_instr_floating_point_0 [altera_nios_custom_instr_floating_point 18.1]
Info (12250): 2024.06.18.16:53:36 Progress: Parameterizing module nios_custom_instr_floating_point_0
Info (12250): 2024.06.18.16:53:36 Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Info (12250): 2024.06.18.16:53:36 Progress: Parameterizing module onchip_mem
Info (12250): 2024.06.18.16:53:36 Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2024.06.18.16:53:36 Progress: Parameterizing module sdram
Info (12250): 2024.06.18.16:53:36 Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Info (12250): 2024.06.18.16:53:37 Progress: Parameterizing module sys_clk_timer
Info (12250): 2024.06.18.16:53:37 Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Info (12250): 2024.06.18.16:53:37 Progress: Parameterizing module sysid
Info (12250): 2024.06.18.16:53:37 Progress: Building connections
Info (12250): 2024.06.18.16:53:37 Progress: Parameterizing connections
Info (12250): 2024.06.18.16:53:37 Progress: Validating
Info (12250): 2024.06.18.16:53:38 Progress: Done reading input file
Info (12250): Nio2_sys.dma: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Nio2_sys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Nio2_sys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Nio2_sys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Nio2_sys.sysid: Time stamp will be automatically updated when this component is generated.
Info (12250): Nio2_sys: Generating nio2_sys "nio2_sys" for QUARTUS_SYNTH
Warning (12251): Nio2_sys: "No matching role found for cpu_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning (12251): Nio2_sys: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning (12251): Nio2_sys: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info (12250): Cpu: "nio2_sys" instantiated altera_nios2_gen2 "cpu"
Info (12250): Dma: softresetEnable = 1
Info (12250): Dma: Starting RTL generation for module 'nio2_sys_dma'
Info (12250): Dma:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=nio2_sys_dma --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0002_dma_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0002_dma_gen//nio2_sys_dma_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Dma: # 2024.06.18 16:53:51 (*)   nio2_sys_dma: allowing these transactions: word, hw, byte_access
Info (12250): Dma: Done RTL generation for module 'nio2_sys_dma'
Info (12250): Dma: "nio2_sys" instantiated altera_avalon_dma "dma"
Info (12250): Dma_access_0: "nio2_sys" instantiated dma_access "dma_access_0"
Info (12250): Jtag_uart: Starting RTL generation for module 'nio2_sys_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nio2_sys_jtag_uart --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0004_jtag_uart_gen//nio2_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'nio2_sys_jtag_uart'
Info (12250): Jtag_uart: "nio2_sys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Led_pio: Starting RTL generation for module 'nio2_sys_led_pio'
Info (12250): Led_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nio2_sys_led_pio --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0005_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0005_led_pio_gen//nio2_sys_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Led_pio: Done RTL generation for module 'nio2_sys_led_pio'
Info (12250): Led_pio: "nio2_sys" instantiated altera_avalon_pio "led_pio"
Info (12250): Nios_custom_instr_floating_point_0: "nio2_sys" instantiated altera_nios_custom_instr_floating_point "nios_custom_instr_floating_point_0"
Info (12250): Sdram: Starting RTL generation for module 'nio2_sys_sdram'
Info (12250): Sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nio2_sys_sdram --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0006_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0006_sdram_gen//nio2_sys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'nio2_sys_sdram'
Info (12250): Sdram: "nio2_sys" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Sys_clk_timer: Starting RTL generation for module 'nio2_sys_sys_clk_timer'
Info (12250): Sys_clk_timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nio2_sys_sys_clk_timer --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0007_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0007_sys_clk_timer_gen//nio2_sys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sys_clk_timer: Done RTL generation for module 'nio2_sys_sys_clk_timer'
Info (12250): Sys_clk_timer: "nio2_sys" instantiated altera_avalon_timer "sys_clk_timer"
Info (12250): Sysid: "nio2_sys" instantiated altera_avalon_sysid_qsys "sysid"
Info (12250): Cpu_custom_instruction_master_translator: "nio2_sys" instantiated altera_customins_master_translator "cpu_custom_instruction_master_translator"
Info (12250): Cpu_custom_instruction_master_multi_xconnect: "nio2_sys" instantiated altera_customins_xconnect "cpu_custom_instruction_master_multi_xconnect"
Info (12250): Cpu_custom_instruction_master_multi_slave_translator0: "nio2_sys" instantiated altera_customins_slave_translator "cpu_custom_instruction_master_multi_slave_translator0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "nio2_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "nio2_sys" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "nio2_sys" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'nio2_sys_cpu_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nio2_sys_cpu_cpu --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0014_cpu_gen//nio2_sys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2024.06.18 16:54:17 (*) Starting Nios II generation
Info (12250): Cpu: # 2024.06.18 16:54:17 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2024.06.18 16:54:18 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2024.06.18 16:54:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2024.06.18 16:54:18 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2024.06.18 16:54:18 (*)   Plaintext license not found.
Info (12250): Cpu: # 2024.06.18 16:54:18 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2024.06.18 16:54:18 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2024.06.18 16:54:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2024.06.18 16:54:18 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2024.06.18 16:54:18 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2024.06.18 16:54:18 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2024.06.18 16:54:18 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2024.06.18 16:54:18 (*)     Testbench
Info (12250): Cpu: # 2024.06.18 16:54:19 (*)     Instruction decoding
Info (12250): Cpu: # 2024.06.18 16:54:19 (*)       Instruction fields
Info (12250): Cpu: # 2024.06.18 16:54:19 (*)       Instruction decodes
Info (12250): Cpu: # 2024.06.18 16:54:19 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2024.06.18 16:54:19 (*)       Instruction controls
Info (12250): Cpu: # 2024.06.18 16:54:19 (*)     Pipeline frontend
Info (12250): Cpu: # 2024.06.18 16:54:19 (*)     Pipeline backend
Info (12250): Cpu: # 2024.06.18 16:54:21 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2024.06.18 16:54:22 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2024.06.18 16:54:23 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'nio2_sys_cpu_cpu'
Info (12250): Cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info (12250): Router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info (12250): Cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info (12250): Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_sc_fifo.v
Info (12250): Sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info (12250): Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info (12250): Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info (12250): Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info (12250): Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_007: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_007"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_007" instantiated error_adapter "error_adapter_0"
Info (12250): Nio2_sys: Done "nio2_sys" with 48 modules, 77 files
Info (12249): Finished elaborating Platform Designer system entity "nio2_sys.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file hello_world.bdf
    Info (12023): Found entity 1: hello_world
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file fp_mult.v
    Info (12023): Found entity 1: fp_mult File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fp_mult/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fp_mult) File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file fp_mult/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file fp_mult/fp_mult_0002.vhd
    Info (12022): Found design unit 1: fp_mult_0002-normal File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/fp_mult_0002.vhd Line: 46
    Info (12023): Found entity 1: fp_mult_0002 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/fp_mult_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file fp_add.v
    Info (12023): Found entity 1: fp_add File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fp_add/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fp_add) File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file fp_add/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file fp_add/fp_add_0002.vhd
    Info (12022): Found design unit 1: fp_add_0002-normal File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/fp_add_0002.vhd Line: 46
    Info (12023): Found entity 1: fp_add_0002 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/fp_add_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/nio2_sys.v
    Info (12023): Found entity 1: nio2_sys File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_customins_master_translator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/dma_access.v
    Info (12023): Found entity 1: dma_access File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v Line: 1
Info (12021): Found 36 design units, including 36 entities, in source file db/ip/nio2_sys/submodules/fpoint_hw_qsys.v
    Info (12023): Found entity 1: fpoint_hw_qsys_mult_single File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 34
    Info (12023): Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 763
    Info (12023): Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 828
    Info (12023): Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 878
    Info (12023): Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 897
    Info (12023): Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 930
    Info (12023): Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 975
    Info (12023): Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 991
    Info (12023): Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 1019
    Info (12023): Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 1047
    Info (12023): Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 1079
    Info (12023): Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 1112
    Info (12023): Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 1160
    Info (12023): Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 1179
    Info (12023): Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 1212
    Info (12023): Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 1245
    Info (12023): Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 1294
    Info (12023): Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 1310
    Info (12023): Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 1338
    Info (12023): Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 1366
    Info (12023): Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 1394
    Info (12023): Found entity 22: fpoint_hw_qsys_addsub_single File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 1422
    Info (12023): Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 3488
    Info (12023): Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 3588
    Info (12023): Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 3699
    Info (12023): Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 3822
    Info (12023): Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 3937
    Info (12023): Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 4048
    Info (12023): Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 4159
    Info (12023): Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 4348
    Info (12023): Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 4565
    Info (12023): Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 4754
    Info (12023): Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 4967
    Info (12023): Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 5152
    Info (12023): Found entity 35: fpoint_hw_qsys_div_single File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 5718
    Info (12023): Found entity 36: fpoint_hw_qsys File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v Line: 7345
Info (12021): Found 23 design units, including 23 entities, in source file db/ip/nio2_sys/submodules/fpoint_qsys.v
    Info (12023): Found entity 1: fpoint_qsys_mult_single File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 34
    Info (12023): Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 763
    Info (12023): Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 828
    Info (12023): Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 878
    Info (12023): Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 897
    Info (12023): Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 930
    Info (12023): Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 975
    Info (12023): Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 991
    Info (12023): Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1019
    Info (12023): Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1047
    Info (12023): Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1079
    Info (12023): Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1112
    Info (12023): Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1160
    Info (12023): Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1179
    Info (12023): Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1212
    Info (12023): Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1245
    Info (12023): Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1294
    Info (12023): Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1310
    Info (12023): Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1338
    Info (12023): Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1366
    Info (12023): Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1394
    Info (12023): Found entity 22: fpoint_qsys_addsub_single File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1422
    Info (12023): Found entity 23: fpoint_qsys File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 3477
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/fpoint_wrapper.v
    Info (12023): Found entity 1: fpoint_wrapper File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu.v
    Info (12023): Found entity 1: nio2_sys_cpu File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v
    Info (12023): Found entity 1: nio2_sys_cpu_cpu_ic_data_module File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: nio2_sys_cpu_cpu_ic_tag_module File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: nio2_sys_cpu_cpu_bht_module File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: nio2_sys_cpu_cpu_register_bank_a_module File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: nio2_sys_cpu_cpu_register_bank_b_module File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: nio2_sys_cpu_cpu_dc_tag_module File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: nio2_sys_cpu_cpu_dc_data_module File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: nio2_sys_cpu_cpu_dc_victim_module File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: nio2_sys_cpu_cpu_nios2_oci_debug File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: nio2_sys_cpu_cpu_nios2_oci_break File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: nio2_sys_cpu_cpu_nios2_oci_xbrk File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: nio2_sys_cpu_cpu_nios2_oci_dbrk File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: nio2_sys_cpu_cpu_nios2_oci_itrace File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: nio2_sys_cpu_cpu_nios2_oci_td_mode File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: nio2_sys_cpu_cpu_nios2_oci_dtrace File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: nio2_sys_cpu_cpu_nios2_oci_fifo File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: nio2_sys_cpu_cpu_nios2_oci_pib File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: nio2_sys_cpu_cpu_nios2_oci_im File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: nio2_sys_cpu_cpu_nios2_performance_monitors File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: nio2_sys_cpu_cpu_nios2_avalon_reg File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: nio2_sys_cpu_cpu_ociram_sp_ram_module File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: nio2_sys_cpu_cpu_nios2_ocimem File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: nio2_sys_cpu_cpu_nios2_oci File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: nio2_sys_cpu_cpu File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: nio2_sys_cpu_cpu_debug_slave_sysclk File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: nio2_sys_cpu_cpu_debug_slave_tck File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: nio2_sys_cpu_cpu_debug_slave_wrapper File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: nio2_sys_cpu_cpu_test_bench File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: nio2_sys_cpu_custom_instruction_master_multi_xconnect File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_custom_instruction_master_multi_xconnect.sv Line: 27
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_dma.v
    Info (12023): Found entity 1: nio2_sys_dma_read_data_mux File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v Line: 21
    Info (12023): Found entity 2: nio2_sys_dma_byteenables File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v Line: 106
    Info (12023): Found entity 3: nio2_sys_dma_fifo_module_fifo_ram_module File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v Line: 154
    Info (12023): Found entity 4: nio2_sys_dma_fifo_module File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v Line: 253
    Info (12023): Found entity 5: nio2_sys_dma_mem_read File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v Line: 417
    Info (12023): Found entity 6: nio2_sys_dma_mem_write File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v Line: 505
    Info (12023): Found entity 7: nio2_sys_dma File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v Line: 555
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_irq_mapper.sv
    Info (12023): Found entity 1: nio2_sys_irq_mapper File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v
    Info (12023): Found entity 1: nio2_sys_jtag_uart_sim_scfifo_w File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v Line: 21
    Info (12023): Found entity 2: nio2_sys_jtag_uart_scfifo_w File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v Line: 78
    Info (12023): Found entity 3: nio2_sys_jtag_uart_sim_scfifo_r File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v Line: 164
    Info (12023): Found entity 4: nio2_sys_jtag_uart_scfifo_r File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v Line: 243
    Info (12023): Found entity 5: nio2_sys_jtag_uart File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_led_pio.v
    Info (12023): Found entity 1: nio2_sys_led_pio File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_led_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_avalon_st_adapter File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_avalon_st_adapter_007 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_cmd_demux File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_cmd_demux_001 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_003.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_cmd_demux_003 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_cmd_mux File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_cmd_mux_001 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_cmd_mux_004 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_cmd_mux_007 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_router_default_decode File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: nio2_sys_mm_interconnect_0_router File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_router_001_default_decode File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: nio2_sys_mm_interconnect_0_router_001 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_router_002_default_decode File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: nio2_sys_mm_interconnect_0_router_002 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_router_004_default_decode File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: nio2_sys_mm_interconnect_0_router_004 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_router_005_default_decode File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: nio2_sys_mm_interconnect_0_router_005 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_router_008_default_decode File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: nio2_sys_mm_interconnect_0_router_008 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_router_011_default_decode File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv Line: 45
    Info (12023): Found entity 2: nio2_sys_mm_interconnect_0_router_011 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_rsp_demux File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_rsp_demux_001 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_007.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_rsp_demux_007 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_007.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_rsp_mux File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: nio2_sys_mm_interconnect_0_rsp_mux_001 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_sdram.v
    Info (12023): Found entity 1: nio2_sys_sdram_input_efifo_module File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram.v Line: 21
    Info (12023): Found entity 2: nio2_sys_sdram File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v
    Info (12023): Found entity 1: nio2_sys_sdram_test_component_ram_module File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v Line: 21
    Info (12023): Found entity 2: nio2_sys_sdram_test_component File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_sys_clk_timer.v
    Info (12023): Found entity 1: nio2_sys_sys_clk_timer File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sys_clk_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_sysid.v
    Info (12023): Found entity 1: nio2_sys_sysid File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sysid.v Line: 34
Info (12127): Elaborating entity "hello_world" for the top level hierarchy
Info (12128): Elaborating entity "nio2_sys" for hierarchy "nio2_sys:inst"
Info (12128): Elaborating entity "nio2_sys_cpu" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v Line: 205
Info (12128): Elaborating entity "nio2_sys_cpu_cpu" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu.v Line: 99
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_test_bench" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_test_bench:the_nio2_sys_cpu_cpu_test_bench" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 6029
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_ic_data_module" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 7037
Info (12128): Elaborating entity "altsyncram" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_ic_tag_module" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 7103
Info (12128): Elaborating entity "altsyncram" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lgj1.tdf
    Info (12023): Found entity 1: altsyncram_lgj1 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_lgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lgj1" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_lgj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_bht_module" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 7301
Info (12128): Elaborating entity "altsyncram" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_register_bank_a_module" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 8259
Info (12128): Elaborating entity "altsyncram" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_register_bank_b_module" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_register_bank_b_module:nio2_sys_cpu_cpu_register_bank_b" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 8277
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_dc_tag_module" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 9242
Info (12128): Elaborating entity "altsyncram" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fpi1.tdf
    Info (12023): Found entity 1: altsyncram_fpi1 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_fpi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fpi1" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_fpi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_dc_data_module" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 9308
Info (12128): Elaborating entity "altsyncram" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_dc_victim_module" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 9420
Info (12128): Elaborating entity "altsyncram" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_nios2_oci" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 10280
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_nios2_oci_debug" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_debug:the_nio2_sys_cpu_cpu_nios2_oci_debug" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_debug:the_nio2_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 632
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_nios2_oci_break" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_break:the_nio2_sys_cpu_cpu_nios2_oci_break" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 3128
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_nios2_oci_xbrk" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_xbrk:the_nio2_sys_cpu_cpu_nios2_oci_xbrk" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 3151
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_nios2_oci_dbrk" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_dbrk:the_nio2_sys_cpu_cpu_nios2_oci_dbrk" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 3178
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_nios2_oci_itrace" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_itrace:the_nio2_sys_cpu_cpu_nios2_oci_itrace" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 3216
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_nios2_oci_dtrace" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_dtrace:the_nio2_sys_cpu_cpu_nios2_oci_dtrace" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 3231
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_nios2_oci_td_mode" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_dtrace:the_nio2_sys_cpu_cpu_nios2_oci_dtrace|nio2_sys_cpu_cpu_nios2_oci_td_mode:nio2_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 1752
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_nios2_oci_fifo" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 3246
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo|nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 2065
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo|nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 2074
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo|nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 2083
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_nios2_oci_pib" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_pib:the_nio2_sys_cpu_cpu_nios2_oci_pib" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 3251
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_nios2_oci_im" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_im:the_nio2_sys_cpu_cpu_nios2_oci_im" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 3265
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_nios2_avalon_reg" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 3284
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_nios2_ocimem" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 3304
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_ociram_sp_ram_module" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_debug_slave_wrapper" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 3406
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_debug_slave_tck" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "nio2_sys_cpu_cpu_debug_slave_sysclk" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|nio2_sys_cpu_cpu_debug_slave_sysclk:the_nio2_sys_cpu_cpu_debug_slave_sysclk" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "nio2_sys_dma" for hierarchy "nio2_sys:inst|nio2_sys_dma:dma" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v Line: 228
Info (12128): Elaborating entity "nio2_sys_dma_read_data_mux" for hierarchy "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_read_data_mux:the_nio2_sys_dma_read_data_mux" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v Line: 707
Info (12128): Elaborating entity "nio2_sys_dma_byteenables" for hierarchy "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_byteenables:the_nio2_sys_dma_byteenables" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v Line: 717
Info (12128): Elaborating entity "nio2_sys_dma_fifo_module" for hierarchy "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v Line: 940
Info (12128): Elaborating entity "nio2_sys_dma_fifo_module_fifo_ram_module" for hierarchy "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v Line: 403
Info (12128): Elaborating entity "lpm_ram_dp" for hierarchy "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v Line: 228
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v Line: 228
Info (12133): Instantiated megafunction "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" with the following parameter: File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v Line: 228
    Info (12134): Parameter "lpm_file" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "USE_EAB=ON"
    Info (12134): Parameter "lpm_indata" = "REGISTERED"
    Info (12134): Parameter "lpm_outdata" = "UNREGISTERED"
    Info (12134): Parameter "lpm_rdaddress_control" = "REGISTERED"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthad" = "5"
    Info (12134): Parameter "lpm_wraddress_control" = "REGISTERED"
    Info (12134): Parameter "suppress_memory_conversion_warnings" = "ON"
Info (12128): Elaborating entity "altdpram" for hierarchy "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf Line: 71
Info (12131): Elaborated megafunction instantiation "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram", which is child of megafunction instantiation "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf Line: 71
Info (12128): Elaborating entity "altsyncram" for hierarchy "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf Line: 206
Info (12131): Elaborated megafunction instantiation "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block", which is child of megafunction instantiation "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf Line: 206
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1j02.tdf
    Info (12023): Found entity 1: altsyncram_1j02 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_1j02.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1j02" for hierarchy "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "nio2_sys_dma_mem_read" for hierarchy "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_mem_read:the_nio2_sys_dma_mem_read" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v Line: 954
Info (12128): Elaborating entity "nio2_sys_dma_mem_write" for hierarchy "nio2_sys:inst|nio2_sys_dma:dma|nio2_sys_dma_mem_write:the_nio2_sys_dma_mem_write" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v Line: 976
Info (12128): Elaborating entity "dma_access" for hierarchy "nio2_sys:inst|dma_access:dma_access_0" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v Line: 240
Info (12128): Elaborating entity "fpoint_wrapper" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v Line: 122
Info (12128): Elaborating entity "fpoint_qsys" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v Line: 73
Info (12128): Elaborating entity "fpoint_qsys_mult_single" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 3542
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 604
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 604
Info (12133): Instantiated megafunction "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder" with the following parameter: File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 604
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgd.tdf
    Info (12023): Found entity 1: add_sub_jgd File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_jgd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_jgd" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_jgd:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 628
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 628
Info (12133): Instantiated megafunction "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder" with the following parameter: File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 628
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_v0c.tdf
    Info (12023): Found entity 1: add_sub_v0c File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_v0c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_v0c" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder|add_sub_v0c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 652
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 652
Info (12133): Instantiated megafunction "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr" with the following parameter: File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 652
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf
    Info (12023): Found entity 1: add_sub_idg File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_idg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_idg" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 678
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 678
Info (12133): Instantiated megafunction "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder" with the following parameter: File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 678
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf
    Info (12023): Found entity 1: add_sub_bmb File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_bmb.tdf Line: 22
Info (12128): Elaborating entity "add_sub_bmb" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_mult" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 699
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 699
Info (12133): Instantiated megafunction "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult" with the following parameter: File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 699
    Info (12134): Parameter "lpm_pipeline" = "5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "48"
    Info (12134): Parameter "lpm_widths" = "1"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9ct.v
    Info (12023): Found entity 1: mult_9ct File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/mult_9ct.v Line: 28
Info (12128): Elaborating entity "mult_9ct" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_9ct:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "fpoint_qsys_addsub_single" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 3554
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altbarrel_shift_fjg" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2065
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altbarrel_shift_44e" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2070
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_9u8" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2074
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_aja" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1126
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_q0b" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1062
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_l0b" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 948
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_i0b" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 915
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_qha" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1066
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_lha" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1033
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_iha" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15|fpoint_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1005
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_a2b" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1131
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_tma" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2078
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_u5b" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1409
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_e4b" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1263
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_94b" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1230
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_64b" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1197
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_uma" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1413
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_ela" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1385
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_9la" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1357
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_6la" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32|fpoint_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 1329
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2630
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2630
Info (12133): Instantiated megafunction "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1" with the following parameter: File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2630
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3mh.tdf
    Info (12023): Found entity 1: add_sub_3mh File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_3mh.tdf Line: 22
Info (12128): Elaborating entity "add_sub_3mh" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_3mh:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2682
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2682
Info (12133): Instantiated megafunction "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3" with the following parameter: File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2682
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf
    Info (12023): Found entity 1: add_sub_poe File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_poe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_poe" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3|add_sub_poe:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2707
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2707
Info (12133): Instantiated megafunction "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4" with the following parameter: File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2707
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf
    Info (12023): Found entity 1: add_sub_rne File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_rne.tdf Line: 22
Info (12128): Elaborating entity "add_sub_rne" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4|add_sub_rne:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2732
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2732
Info (12133): Instantiated megafunction "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5" with the following parameter: File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2732
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2lh.tdf
    Info (12023): Found entity 1: add_sub_2lh File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_2lh.tdf Line: 22
Info (12128): Elaborating entity "add_sub_2lh" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_2lh:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2775
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2775
Info (12133): Instantiated megafunction "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower" with the following parameter: File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2775
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2eh.tdf
    Info (12023): Found entity 1: add_sub_2eh File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_2eh.tdf Line: 25
Info (12128): Elaborating entity "add_sub_2eh" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2792
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2792
Info (12133): Instantiated megafunction "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0" with the following parameter: File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2792
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7vg.tdf
    Info (12023): Found entity 1: add_sub_7vg File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_7vg.tdf Line: 25
Info (12128): Elaborating entity "add_sub_7vg" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2809
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2809
Info (12133): Instantiated megafunction "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1" with the following parameter: File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2809
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2885
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2885
Info (12133): Instantiated megafunction "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower" with the following parameter: File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2885
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_18f.tdf
    Info (12023): Found entity 1: add_sub_18f File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_18f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_18f" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2910
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2910
Info (12133): Instantiated megafunction "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1" with the following parameter: File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2910
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_agf.tdf
    Info (12023): Found entity 1: add_sub_agf File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_agf.tdf Line: 22
Info (12128): Elaborating entity "add_sub_agf" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2936
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2936
Info (12133): Instantiated megafunction "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator" with the following parameter: File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v Line: 2936
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf
    Info (12023): Found entity 1: cmpr_e7g File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cmpr_e7g.tdf Line: 22
Info (12128): Elaborating entity "cmpr_e7g" for hierarchy "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "nio2_sys_jtag_uart" for hierarchy "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v Line: 253
Info (12128): Elaborating entity "nio2_sys_jtag_uart_scfifo_w" for hierarchy "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "nio2_sys_jtag_uart_scfifo_r" for hierarchy "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "nio2_sys:inst|nio2_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "nio2_sys_led_pio" for hierarchy "nio2_sys:inst|nio2_sys_led_pio:led_pio" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v Line: 264
Info (12128): Elaborating entity "nio2_sys_sdram" for hierarchy "nio2_sys:inst|nio2_sys_sdram:sdram" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v Line: 301
Info (12128): Elaborating entity "nio2_sys_sdram_input_efifo_module" for hierarchy "nio2_sys:inst|nio2_sys_sdram:sdram|nio2_sys_sdram_input_efifo_module:the_nio2_sys_sdram_input_efifo_module" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram.v Line: 298
Info (12128): Elaborating entity "nio2_sys_sys_clk_timer" for hierarchy "nio2_sys:inst|nio2_sys_sys_clk_timer:sys_clk_timer" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v Line: 312
Info (12128): Elaborating entity "nio2_sys_sysid" for hierarchy "nio2_sys:inst|nio2_sys_sysid:sysid" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v Line: 319
Info (12128): Elaborating entity "altera_customins_master_translator" for hierarchy "nio2_sys:inst|altera_customins_master_translator:cpu_custom_instruction_master_translator" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v Line: 380
Info (12128): Elaborating entity "nio2_sys_cpu_custom_instruction_master_multi_xconnect" for hierarchy "nio2_sys:inst|nio2_sys_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v Line: 419
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "nio2_sys:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v Line: 462
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2) File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv Line: 126
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2) File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv Line: 132
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2) File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv Line: 135
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v Line: 541
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 844
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 904
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_read_master_translator" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 964
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_translator" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 1024
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 1088
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_access_0_avalon_slave_0_translator" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 1152
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dma_control_port_slave_translator" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 1216
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 1280
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 1344
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 1408
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 1472
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 1536
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 1617
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 1698
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_read_master_agent" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 1779
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_write_master_agent" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 1860
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 1944
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 1985
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 2819
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 2860
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 2901
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_router" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router:router" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 2917
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_router_default_decode" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router:router|nio2_sys_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv Line: 191
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_router_001" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_001:router_001" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 2933
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_router_001_default_decode" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_001:router_001|nio2_sys_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_router_002" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_002:router_002" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 2949
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_router_002_default_decode" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_002:router_002|nio2_sys_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv Line: 180
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_router_004" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_004:router_004" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 2981
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_router_004_default_decode" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_004:router_004|nio2_sys_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_router_005" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_005:router_005" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 2997
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_router_005_default_decode" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_005:router_005|nio2_sys_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv Line: 180
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_router_008" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_008:router_008" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 3045
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_router_008_default_decode" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_008:router_008|nio2_sys_mm_interconnect_0_router_008_default_decode:the_default_decode" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv Line: 178
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_router_011" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_011:router_011" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 3093
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_router_011_default_decode" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_router_011:router_011|nio2_sys_mm_interconnect_0_router_011_default_decode:the_default_decode" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv Line: 180
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 3143
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 3293
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_cmd_demux" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 3352
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_cmd_demux_001" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 3375
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_cmd_demux_003" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_demux_003:cmd_demux_003" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 3421
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_cmd_mux" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 3438
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_cmd_mux_001" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 3467
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_cmd_mux_004" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 3524
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_cmd_mux_007" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 3593
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv Line: 315
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_rsp_demux" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 3610
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_rsp_demux_001" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 3639
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_rsp_demux_007" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_demux_007:rsp_demux_007" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 3765
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_rsp_mux" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 3824
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv Line: 406
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_rsp_mux_001" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 3847
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 3959
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 4025
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_avalon_st_adapter" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 4054
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_avalon_st_adapter_007" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v Line: 4257
Info (12128): Elaborating entity "nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" for hierarchy "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|nio2_sys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007|nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v Line: 200
Info (12128): Elaborating entity "nio2_sys_irq_mapper" for hierarchy "nio2_sys:inst|nio2_sys_irq_mapper:irq_mapper" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v Line: 550
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "nio2_sys:inst|altera_reset_controller:rst_controller" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v Line: 613
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "nio2_sys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst2"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:inst2|pll_0002:pll_inst" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll/pll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll/pll_0002.v Line: 88
Info (12133): Instantiated megafunction "pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll/pll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-2500 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Warning (12020): Port "jdo" on the entity instantiation of "the_nio2_sys_cpu_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.06.18.16:55:04 Progress: Loading slded954572/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slded954572/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 78
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 12
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0"
Info (12133): Instantiated megafunction "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "12"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_gfv.tdf
    Info (12023): Found entity 1: shift_taps_gfv File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/shift_taps_gfv.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9fc1.tdf
    Info (12023): Found entity 1: altsyncram_9fc1 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf
    Info (12023): Found entity 1: cntr_ohf File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cntr_ohf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf
    Info (12023): Found entity 1: cmpr_a9c File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cmpr_a9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b1h.tdf
    Info (12023): Found entity 1: cntr_b1h File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cntr_b1h.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_40n1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0"
Info (12133): Instantiated megafunction "nio2_sys:inst|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "78"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_kuv.tdf
    Info (12023): Found entity 1: shift_taps_kuv File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/shift_taps_kuv.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1gc1.tdf
    Info (12023): Found entity 1: altsyncram_1gc1 File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_1gc1.tdf Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a0" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf Line: 41
        Warning (14320): Synthesized away node "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a1" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf Line: 71
        Warning (14320): Synthesized away node "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a2" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf Line: 101
        Warning (14320): Synthesized away node "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a3" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf Line: 131
        Warning (14320): Synthesized away node "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a4" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf Line: 161
        Warning (14320): Synthesized away node "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a5" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf Line: 191
        Warning (14320): Synthesized away node "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a6" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf Line: 221
        Warning (14320): Synthesized away node "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a7" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf Line: 251
        Warning (14320): Synthesized away node "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a8" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf Line: 281
        Warning (14320): Synthesized away node "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a9" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf Line: 311
        Warning (14320): Synthesized away node "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a10" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf Line: 341
        Warning (14320): Synthesized away node "nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a11" File: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf Line: 371
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "oDRAM_CKE" is stuck at VCC
Info (17049): 1333 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 16 assignments for entity "fp_add" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fp_add -sip fp_add.sip -library lib_fp_add was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fp_add -sip fp_add.sip -library lib_fp_add was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fp_add -sip fp_add.sip -library lib_fp_add was ignored
Warning (20013): Ignored 65 assignments for entity "fp_add_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "fp_mult" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fp_mult -sip fp_mult.sip -library lib_fp_mult was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fp_mult -sip fp_mult.sip -library lib_fp_mult was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fp_mult -sip fp_mult.sip -library lib_fp_mult was ignored
Warning (20013): Ignored 65 assignments for entity "fp_mult_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Info (21057): Implemented 6528 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 31 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 6100 logic cells
    Info (21064): Implemented 373 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 5147 megabytes
    Info: Processing ended: Tue Jun 18 16:55:52 2024
    Info: Elapsed time: 00:02:33
    Info: Total CPU time (on all processors): 00:01:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.map.smsg.


