{
  "module_name": "mpi2.h",
  "hash_id": "35f77f0a4c9fc8c5b7225201a40e2faa942ff5fcf80e73e585b8e5badfde070e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/mpt3sas/mpi/mpi2.h",
  "human_readable_source": " \n \n\n#ifndef MPI2_H\n#define MPI2_H\n\n \n\n#define MPI2_VERSION_MAJOR_MASK             (0xFF00)\n#define MPI2_VERSION_MAJOR_SHIFT            (8)\n#define MPI2_VERSION_MINOR_MASK             (0x00FF)\n#define MPI2_VERSION_MINOR_SHIFT            (0)\n\n \n#define MPI2_VERSION_MAJOR                  (0x02)\n\n \n#define MPI2_VERSION_MINOR                  (0x00)\n#define MPI2_VERSION ((MPI2_VERSION_MAJOR << MPI2_VERSION_MAJOR_SHIFT) | \\\n\t\t\t\t\tMPI2_VERSION_MINOR)\n#define MPI2_VERSION_02_00                  (0x0200)\n\n \n#define MPI25_VERSION_MINOR                 (0x05)\n#define MPI25_VERSION ((MPI2_VERSION_MAJOR << MPI2_VERSION_MAJOR_SHIFT) | \\\n\t\t\t\t\tMPI25_VERSION_MINOR)\n#define MPI2_VERSION_02_05                  (0x0205)\n\n \n#define MPI26_VERSION_MINOR\t\t    (0x06)\n#define MPI26_VERSION ((MPI2_VERSION_MAJOR << MPI2_VERSION_MAJOR_SHIFT) | \\\n\t\t\t\t\tMPI26_VERSION_MINOR)\n#define MPI2_VERSION_02_06\t\t    (0x0206)\n\n\n \n#define MPI2_HEADER_VERSION_UNIT            (0x39)\n#define MPI2_HEADER_VERSION_DEV             (0x00)\n#define MPI2_HEADER_VERSION_UNIT_MASK       (0xFF00)\n#define MPI2_HEADER_VERSION_UNIT_SHIFT      (8)\n#define MPI2_HEADER_VERSION_DEV_MASK        (0x00FF)\n#define MPI2_HEADER_VERSION_DEV_SHIFT       (0)\n#define MPI2_HEADER_VERSION ((MPI2_HEADER_VERSION_UNIT << 8) | \\\n\t\t\t\t\tMPI2_HEADER_VERSION_DEV)\n\n \n\n#define MPI2_IOC_STATE_RESET               (0x00000000)\n#define MPI2_IOC_STATE_READY               (0x10000000)\n#define MPI2_IOC_STATE_OPERATIONAL         (0x20000000)\n#define MPI2_IOC_STATE_FAULT               (0x40000000)\n#define MPI2_IOC_STATE_COREDUMP            (0x50000000)\n\n#define MPI2_IOC_STATE_MASK                (0xF0000000)\n#define MPI2_IOC_STATE_SHIFT               (28)\n\n \n#define MPI2_FAULT_PRODUCT_SPECIFIC_MIN                 (0x0000)\n#define MPI2_FAULT_PRODUCT_SPECIFIC_MAX                 (0xEFFF)\n\n \n\ntypedef struct _MPI2_SYSTEM_INTERFACE_REGS {\n\tU32 Doorbell;\t\t \n\tU32 WriteSequence;\t \n\tU32 HostDiagnostic;\t \n\tU32 Reserved1;\t\t \n\tU32 DiagRWData;\t\t \n\tU32 DiagRWAddressLow;\t \n\tU32 DiagRWAddressHigh;\t \n\tU32 Reserved2[5];\t \n\tU32 HostInterruptStatus;\t \n\tU32 HostInterruptMask;\t \n\tU32 DCRData;\t\t \n\tU32 DCRAddress;\t\t \n\tU32 Reserved3[2];\t \n\tU32 ReplyFreeHostIndex;\t \n\tU32 Reserved4[8];\t \n\tU32 ReplyPostHostIndex;\t \n\tU32 Reserved5;\t\t \n\tU32 HCBSize;\t\t \n\tU32 HCBAddressLow;\t \n\tU32 HCBAddressHigh;\t \n\tU32 Reserved6[12];\t \n\tU32 Scratchpad[4];\t \n\tU32 RequestDescriptorPostLow;\t \n\tU32 RequestDescriptorPostHigh;\t \n\tU32 AtomicRequestDescriptorPost; \n\tU32 Reserved7[13];\t \n} MPI2_SYSTEM_INTERFACE_REGS,\n\t*PTR_MPI2_SYSTEM_INTERFACE_REGS,\n\tMpi2SystemInterfaceRegs_t,\n\t*pMpi2SystemInterfaceRegs_t;\n\n \n#define MPI2_DOORBELL_OFFSET                    (0x00000000)\n\n \n#define MPI2_DOORBELL_USED                      (0x08000000)\n#define MPI2_DOORBELL_WHO_INIT_MASK             (0x07000000)\n#define MPI2_DOORBELL_WHO_INIT_SHIFT            (24)\n#define MPI2_DOORBELL_FAULT_CODE_MASK           (0x0000FFFF)\n#define MPI2_DOORBELL_DATA_MASK                 (0x0000FFFF)\n\n \n#define MPI2_DOORBELL_FUNCTION_MASK             (0xFF000000)\n#define MPI2_DOORBELL_FUNCTION_SHIFT            (24)\n#define MPI2_DOORBELL_ADD_DWORDS_MASK           (0x00FF0000)\n#define MPI2_DOORBELL_ADD_DWORDS_SHIFT          (16)\n\n \n#define MPI2_WRITE_SEQUENCE_OFFSET              (0x00000004)\n#define MPI2_WRSEQ_KEY_VALUE_MASK               (0x0000000F)\n#define MPI2_WRSEQ_FLUSH_KEY_VALUE              (0x0)\n#define MPI2_WRSEQ_1ST_KEY_VALUE                (0xF)\n#define MPI2_WRSEQ_2ND_KEY_VALUE                (0x4)\n#define MPI2_WRSEQ_3RD_KEY_VALUE                (0xB)\n#define MPI2_WRSEQ_4TH_KEY_VALUE                (0x2)\n#define MPI2_WRSEQ_5TH_KEY_VALUE                (0x7)\n#define MPI2_WRSEQ_6TH_KEY_VALUE                (0xD)\n\n \n#define MPI2_HOST_DIAGNOSTIC_OFFSET             (0x00000008)\n\n#define MPI26_DIAG_SECURE_BOOT                  (0x80000000)\n\n#define MPI2_DIAG_SBR_RELOAD                    (0x00002000)\n\n#define MPI2_DIAG_BOOT_DEVICE_SELECT_MASK       (0x00001800)\n#define MPI2_DIAG_BOOT_DEVICE_SELECT_DEFAULT    (0x00000000)\n#define MPI2_DIAG_BOOT_DEVICE_SELECT_HCDW       (0x00000800)\n\n \n#define MPI26_DIAG_BOOT_DEVICE_SEL_64FLASH      (0x00000000)\n#define MPI26_DIAG_BOOT_DEVICE_SEL_64HCDW       (0x00000800)\n#define MPI26_DIAG_BOOT_DEVICE_SEL_32FLASH      (0x00001000)\n#define MPI26_DIAG_BOOT_DEVICE_SEL_32HCDW       (0x00001800)\n\n#define MPI2_DIAG_CLEAR_FLASH_BAD_SIG           (0x00000400)\n#define MPI2_DIAG_FORCE_HCB_ON_RESET            (0x00000200)\n#define MPI2_DIAG_HCB_MODE                      (0x00000100)\n#define MPI2_DIAG_DIAG_WRITE_ENABLE             (0x00000080)\n#define MPI2_DIAG_FLASH_BAD_SIG                 (0x00000040)\n#define MPI2_DIAG_RESET_HISTORY                 (0x00000020)\n#define MPI2_DIAG_DIAG_RW_ENABLE                (0x00000010)\n#define MPI2_DIAG_RESET_ADAPTER                 (0x00000004)\n#define MPI2_DIAG_HOLD_IOC_RESET                (0x00000002)\n\n \n#define MPI2_DIAG_RW_DATA_OFFSET                (0x00000010)\n#define MPI2_DIAG_RW_ADDRESS_LOW_OFFSET         (0x00000014)\n#define MPI2_DIAG_RW_ADDRESS_HIGH_OFFSET        (0x00000018)\n\n \n#define MPI2_HOST_INTERRUPT_STATUS_OFFSET       (0x00000030)\n#define MPI2_HIS_SYS2IOC_DB_STATUS              (0x80000000)\n#define MPI2_HIS_IOP_DOORBELL_STATUS MPI2_HIS_SYS2IOC_DB_STATUS\n#define MPI2_HIS_RESET_IRQ_STATUS               (0x40000000)\n#define MPI2_HIS_REPLY_DESCRIPTOR_INTERRUPT     (0x00000008)\n#define MPI2_HIS_IOC2SYS_DB_STATUS              (0x00000001)\n#define MPI2_HIS_DOORBELL_INTERRUPT MPI2_HIS_IOC2SYS_DB_STATUS\n\n \n#define MPI2_HOST_INTERRUPT_MASK_OFFSET         (0x00000034)\n#define MPI2_HIM_RESET_IRQ_MASK                 (0x40000000)\n#define MPI2_HIM_REPLY_INT_MASK                 (0x00000008)\n#define MPI2_HIM_RIM                            MPI2_HIM_REPLY_INT_MASK\n#define MPI2_HIM_IOC2SYS_DB_MASK                (0x00000001)\n#define MPI2_HIM_DIM                            MPI2_HIM_IOC2SYS_DB_MASK\n\n \n#define MPI2_DCR_DATA_OFFSET                    (0x00000038)\n#define MPI2_DCR_ADDRESS_OFFSET                 (0x0000003C)\n\n \n#define MPI2_REPLY_FREE_HOST_INDEX_OFFSET       (0x00000048)\n\n \n#define MPI2_REPLY_POST_HOST_INDEX_OFFSET       (0x0000006C)\n#define MPI2_REPLY_POST_HOST_INDEX_MASK         (0x00FFFFFF)\n#define MPI2_RPHI_MSIX_INDEX_MASK               (0xFF000000)\n#define MPI2_RPHI_MSIX_INDEX_SHIFT              (24)\n#define MPI25_SUP_REPLY_POST_HOST_INDEX_OFFSET  (0x0000030C)  \n\n\n \n#define MPI2_HCB_SIZE_OFFSET                    (0x00000074)\n#define MPI2_HCB_SIZE_SIZE_MASK                 (0xFFFFF000)\n#define MPI2_HCB_SIZE_HCB_ENABLE                (0x00000001)\n\n#define MPI2_HCB_ADDRESS_LOW_OFFSET             (0x00000078)\n#define MPI2_HCB_ADDRESS_HIGH_OFFSET            (0x0000007C)\n\n \n#define MPI26_SCRATCHPAD0_OFFSET                (0x000000B0)\n#define MPI26_SCRATCHPAD1_OFFSET                (0x000000B4)\n#define MPI26_SCRATCHPAD2_OFFSET                (0x000000B8)\n#define MPI26_SCRATCHPAD3_OFFSET                (0x000000BC)\n\n \n#define MPI2_REQUEST_DESCRIPTOR_POST_LOW_OFFSET     (0x000000C0)\n#define MPI2_REQUEST_DESCRIPTOR_POST_HIGH_OFFSET    (0x000000C4)\n#define MPI26_ATOMIC_REQUEST_DESCRIPTOR_POST_OFFSET (0x000000C8)\n\n \n#define MPI2_HARD_RESET_PCIE_FIRST_READ_DELAY_MICRO_SEC     (50000)\n#define MPI2_HARD_RESET_PCIE_RESET_READ_WINDOW_MICRO_SEC    (255000)\n#define MPI2_HARD_RESET_PCIE_SECOND_READ_DELAY_MICRO_SEC    (256000)\n\n \n\n \n\n \ntypedef struct _MPI2_DEFAULT_REQUEST_DESCRIPTOR {\n\tU8 RequestFlags;\t \n\tU8 MSIxIndex;\t\t \n\tU16 SMID;\t\t \n\tU16 LMID;\t\t \n\tU16 DescriptorTypeDependent;\t \n} MPI2_DEFAULT_REQUEST_DESCRIPTOR,\n\t*PTR_MPI2_DEFAULT_REQUEST_DESCRIPTOR,\n\tMpi2DefaultRequestDescriptor_t,\n\t*pMpi2DefaultRequestDescriptor_t;\n\n \n#define MPI2_REQ_DESCRIPT_FLAGS_TYPE_MASK               (0x1E)\n#define MPI2_REQ_DESCRIPT_FLAGS_TYPE_RSHIFT             (1)\n#define MPI2_REQ_DESCRIPT_FLAGS_SCSI_IO                 (0x00)\n#define MPI2_REQ_DESCRIPT_FLAGS_SCSI_TARGET             (0x02)\n#define MPI2_REQ_DESCRIPT_FLAGS_HIGH_PRIORITY           (0x06)\n#define MPI2_REQ_DESCRIPT_FLAGS_DEFAULT_TYPE            (0x08)\n#define MPI2_REQ_DESCRIPT_FLAGS_RAID_ACCELERATOR        (0x0A)\n#define MPI25_REQ_DESCRIPT_FLAGS_FAST_PATH_SCSI_IO      (0x0C)\n#define MPI26_REQ_DESCRIPT_FLAGS_PCIE_ENCAPSULATED      (0x10)\n\n#define MPI2_REQ_DESCRIPT_FLAGS_IOC_FIFO_MARKER         (0x01)\n\n \ntypedef struct _MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR {\n\tU8 RequestFlags;\t \n\tU8 MSIxIndex;\t\t \n\tU16 SMID;\t\t \n\tU16 LMID;\t\t \n\tU16 Reserved1;\t\t \n} MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR,\n\t*PTR_MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR,\n\tMpi2HighPriorityRequestDescriptor_t,\n\t*pMpi2HighPriorityRequestDescriptor_t;\n\n \ntypedef struct _MPI2_SCSI_IO_REQUEST_DESCRIPTOR {\n\tU8 RequestFlags;\t \n\tU8 MSIxIndex;\t\t \n\tU16 SMID;\t\t \n\tU16 LMID;\t\t \n\tU16 DevHandle;\t\t \n} MPI2_SCSI_IO_REQUEST_DESCRIPTOR,\n\t*PTR_MPI2_SCSI_IO_REQUEST_DESCRIPTOR,\n\tMpi2SCSIIORequestDescriptor_t,\n\t*pMpi2SCSIIORequestDescriptor_t;\n\n \ntypedef struct _MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR {\n\tU8 RequestFlags;\t \n\tU8 MSIxIndex;\t\t \n\tU16 SMID;\t\t \n\tU16 LMID;\t\t \n\tU16 IoIndex;\t\t \n} MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR,\n\t*PTR_MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR,\n\tMpi2SCSITargetRequestDescriptor_t,\n\t*pMpi2SCSITargetRequestDescriptor_t;\n\n \ntypedef struct _MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR {\n\tU8 RequestFlags;\t \n\tU8 MSIxIndex;\t\t \n\tU16 SMID;\t\t \n\tU16 LMID;\t\t \n\tU16 Reserved;\t\t \n} MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR,\n\t*PTR_MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR,\n\tMpi2RAIDAcceleratorRequestDescriptor_t,\n\t*pMpi2RAIDAcceleratorRequestDescriptor_t;\n\n \ntypedef MPI2_SCSI_IO_REQUEST_DESCRIPTOR\n\tMPI25_FP_SCSI_IO_REQUEST_DESCRIPTOR,\n\t*PTR_MPI25_FP_SCSI_IO_REQUEST_DESCRIPTOR,\n\tMpi25FastPathSCSIIORequestDescriptor_t,\n\t*pMpi25FastPathSCSIIORequestDescriptor_t;\n\n \ntypedef MPI2_SCSI_IO_REQUEST_DESCRIPTOR\n\tMPI26_PCIE_ENCAPSULATED_REQUEST_DESCRIPTOR,\n\t*PTR_MPI26_PCIE_ENCAPSULATED_REQUEST_DESCRIPTOR,\n\tMpi26PCIeEncapsulatedRequestDescriptor_t,\n\t*pMpi26PCIeEncapsulatedRequestDescriptor_t;\n\n \ntypedef union _MPI2_REQUEST_DESCRIPTOR_UNION {\n\tMPI2_DEFAULT_REQUEST_DESCRIPTOR Default;\n\tMPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR HighPriority;\n\tMPI2_SCSI_IO_REQUEST_DESCRIPTOR SCSIIO;\n\tMPI2_SCSI_TARGET_REQUEST_DESCRIPTOR SCSITarget;\n\tMPI2_RAID_ACCEL_REQUEST_DESCRIPTOR RAIDAccelerator;\n\tMPI25_FP_SCSI_IO_REQUEST_DESCRIPTOR FastPathSCSIIO;\n\tMPI26_PCIE_ENCAPSULATED_REQUEST_DESCRIPTOR PCIeEncapsulated;\n\tU64 Words;\n} MPI2_REQUEST_DESCRIPTOR_UNION,\n\t*PTR_MPI2_REQUEST_DESCRIPTOR_UNION,\n\tMpi2RequestDescriptorUnion_t,\n\t*pMpi2RequestDescriptorUnion_t;\n\n \n\n \n\n \ntypedef struct _MPI26_ATOMIC_REQUEST_DESCRIPTOR {\n\tU8 RequestFlags;\t \n\tU8 MSIxIndex;\t\t \n\tU16 SMID;\t\t \n} MPI26_ATOMIC_REQUEST_DESCRIPTOR,\n\t*PTR_MPI26_ATOMIC_REQUEST_DESCRIPTOR,\n\tMpi26AtomicRequestDescriptor_t,\n\t*pMpi26AtomicRequestDescriptor_t;\n\n \n\n \n\n \ntypedef struct _MPI2_DEFAULT_REPLY_DESCRIPTOR {\n\tU8 ReplyFlags;\t\t \n\tU8 MSIxIndex;\t\t \n\tU16 DescriptorTypeDependent1;\t \n\tU32 DescriptorTypeDependent2;\t \n} MPI2_DEFAULT_REPLY_DESCRIPTOR,\n\t*PTR_MPI2_DEFAULT_REPLY_DESCRIPTOR,\n\tMpi2DefaultReplyDescriptor_t,\n\t*pMpi2DefaultReplyDescriptor_t;\n\n \n#define MPI2_RPY_DESCRIPT_FLAGS_TYPE_MASK                   (0x0F)\n#define MPI2_RPY_DESCRIPT_FLAGS_SCSI_IO_SUCCESS             (0x00)\n#define MPI2_RPY_DESCRIPT_FLAGS_ADDRESS_REPLY               (0x01)\n#define MPI2_RPY_DESCRIPT_FLAGS_TARGETASSIST_SUCCESS        (0x02)\n#define MPI2_RPY_DESCRIPT_FLAGS_TARGET_COMMAND_BUFFER       (0x03)\n#define MPI2_RPY_DESCRIPT_FLAGS_RAID_ACCELERATOR_SUCCESS    (0x05)\n#define MPI25_RPY_DESCRIPT_FLAGS_FAST_PATH_SCSI_IO_SUCCESS  (0x06)\n#define MPI26_RPY_DESCRIPT_FLAGS_PCIE_ENCAPSULATED_SUCCESS  (0x08)\n#define MPI2_RPY_DESCRIPT_FLAGS_UNUSED                      (0x0F)\n\n \n#define MPI2_RPY_DESCRIPT_UNUSED_WORD0_MARK             (0xFFFFFFFF)\n#define MPI2_RPY_DESCRIPT_UNUSED_WORD1_MARK             (0xFFFFFFFF)\n\n \ntypedef struct _MPI2_ADDRESS_REPLY_DESCRIPTOR {\n\tU8 ReplyFlags;\t\t \n\tU8 MSIxIndex;\t\t \n\tU16 SMID;\t\t \n\tU32 ReplyFrameAddress;\t \n} MPI2_ADDRESS_REPLY_DESCRIPTOR,\n\t*PTR_MPI2_ADDRESS_REPLY_DESCRIPTOR,\n\tMpi2AddressReplyDescriptor_t,\n\t*pMpi2AddressReplyDescriptor_t;\n\n#define MPI2_ADDRESS_REPLY_SMID_INVALID                 (0x00)\n\n \ntypedef struct _MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR {\n\tU8 ReplyFlags;\t\t \n\tU8 MSIxIndex;\t\t \n\tU16 SMID;\t\t \n\tU16 TaskTag;\t\t \n\tU16 Reserved1;\t\t \n} MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR,\n\t*PTR_MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR,\n\tMpi2SCSIIOSuccessReplyDescriptor_t,\n\t*pMpi2SCSIIOSuccessReplyDescriptor_t;\n\n \ntypedef struct _MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR {\n\tU8 ReplyFlags;\t\t \n\tU8 MSIxIndex;\t\t \n\tU16 SMID;\t\t \n\tU8 SequenceNumber;\t \n\tU8 Reserved1;\t\t \n\tU16 IoIndex;\t\t \n} MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR,\n\t*PTR_MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR,\n\tMpi2TargetAssistSuccessReplyDescriptor_t,\n\t*pMpi2TargetAssistSuccessReplyDescriptor_t;\n\n \ntypedef struct _MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR {\n\tU8 ReplyFlags;\t\t \n\tU8 MSIxIndex;\t\t \n\tU8 VP_ID;\t\t \n\tU8 Flags;\t\t \n\tU16 InitiatorDevHandle;\t \n\tU16 IoIndex;\t\t \n} MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR,\n\t*PTR_MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR,\n\tMpi2TargetCommandBufferReplyDescriptor_t,\n\t*pMpi2TargetCommandBufferReplyDescriptor_t;\n\n \n#define MPI2_RPY_DESCRIPT_TCB_FLAGS_PHYNUM_MASK     (0x3F)\n\n \ntypedef struct _MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR {\n\tU8 ReplyFlags;\t\t \n\tU8 MSIxIndex;\t\t \n\tU16 SMID;\t\t \n\tU32 Reserved;\t\t \n} MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR,\n\t*PTR_MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR,\n\tMpi2RAIDAcceleratorSuccessReplyDescriptor_t,\n\t*pMpi2RAIDAcceleratorSuccessReplyDescriptor_t;\n\n \ntypedef MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR\n\tMPI25_FP_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR,\n\t*PTR_MPI25_FP_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR,\n\tMpi25FastPathSCSIIOSuccessReplyDescriptor_t,\n\t*pMpi25FastPathSCSIIOSuccessReplyDescriptor_t;\n\n \ntypedef MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR\n\tMPI26_PCIE_ENCAPSULATED_SUCCESS_REPLY_DESCRIPTOR,\n\t*PTR_MPI26_PCIE_ENCAPSULATED_SUCCESS_REPLY_DESCRIPTOR,\n\tMpi26PCIeEncapsulatedSuccessReplyDescriptor_t,\n\t*pMpi26PCIeEncapsulatedSuccessReplyDescriptor_t;\n\n \ntypedef union _MPI2_REPLY_DESCRIPTORS_UNION {\n\tMPI2_DEFAULT_REPLY_DESCRIPTOR Default;\n\tMPI2_ADDRESS_REPLY_DESCRIPTOR AddressReply;\n\tMPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR SCSIIOSuccess;\n\tMPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR TargetAssistSuccess;\n\tMPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR TargetCommandBuffer;\n\tMPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR RAIDAcceleratorSuccess;\n\tMPI25_FP_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR FastPathSCSIIOSuccess;\n\tMPI26_PCIE_ENCAPSULATED_SUCCESS_REPLY_DESCRIPTOR\n\t\t\t\t\t\tPCIeEncapsulatedSuccess;\n\tU64 Words;\n} MPI2_REPLY_DESCRIPTORS_UNION,\n\t*PTR_MPI2_REPLY_DESCRIPTORS_UNION,\n\tMpi2ReplyDescriptorsUnion_t,\n\t*pMpi2ReplyDescriptorsUnion_t;\n\n \n\n#define MPI2_FUNCTION_SCSI_IO_REQUEST\t\t    (0x00)\n#define MPI2_FUNCTION_SCSI_TASK_MGMT\t\t    (0x01)\n#define MPI2_FUNCTION_IOC_INIT                      (0x02)\n#define MPI2_FUNCTION_IOC_FACTS                     (0x03)\n#define MPI2_FUNCTION_CONFIG                        (0x04)\n#define MPI2_FUNCTION_PORT_FACTS                    (0x05)\n#define MPI2_FUNCTION_PORT_ENABLE                   (0x06)\n#define MPI2_FUNCTION_EVENT_NOTIFICATION            (0x07)\n#define MPI2_FUNCTION_EVENT_ACK                     (0x08)\n#define MPI2_FUNCTION_FW_DOWNLOAD                   (0x09)\n#define MPI2_FUNCTION_TARGET_ASSIST                 (0x0B)\n#define MPI2_FUNCTION_TARGET_STATUS_SEND            (0x0C)\n#define MPI2_FUNCTION_TARGET_MODE_ABORT             (0x0D)\n#define MPI2_FUNCTION_FW_UPLOAD                     (0x12)\n#define MPI2_FUNCTION_RAID_ACTION                   (0x15)\n#define MPI2_FUNCTION_RAID_SCSI_IO_PASSTHROUGH      (0x16)\n#define MPI2_FUNCTION_TOOLBOX                       (0x17)\n#define MPI2_FUNCTION_SCSI_ENCLOSURE_PROCESSOR      (0x18)\n#define MPI2_FUNCTION_SMP_PASSTHROUGH               (0x1A)\n#define MPI2_FUNCTION_SAS_IO_UNIT_CONTROL           (0x1B)\n#define MPI2_FUNCTION_IO_UNIT_CONTROL               (0x1B)\n#define MPI2_FUNCTION_SATA_PASSTHROUGH              (0x1C)\n#define MPI2_FUNCTION_DIAG_BUFFER_POST              (0x1D)\n#define MPI2_FUNCTION_DIAG_RELEASE                  (0x1E)\n#define MPI2_FUNCTION_TARGET_CMD_BUF_BASE_POST      (0x24)\n#define MPI2_FUNCTION_TARGET_CMD_BUF_LIST_POST      (0x25)\n#define MPI2_FUNCTION_RAID_ACCELERATOR              (0x2C)\n#define MPI2_FUNCTION_HOST_BASED_DISCOVERY_ACTION   (0x2F)\n#define MPI2_FUNCTION_PWR_MGMT_CONTROL              (0x30)\n#define MPI2_FUNCTION_SEND_HOST_MESSAGE             (0x31)\n#define MPI2_FUNCTION_NVME_ENCAPSULATED             (0x33)\n#define MPI2_FUNCTION_MIN_PRODUCT_SPECIFIC          (0xF0)\n#define MPI2_FUNCTION_MAX_PRODUCT_SPECIFIC          (0xFF)\n\n \n#define MPI2_FUNCTION_IOC_MESSAGE_UNIT_RESET        (0x40)\n#define MPI2_FUNCTION_HANDSHAKE                     (0x42)\n\n \n\n \n#define MPI2_IOCSTATUS_MASK                     (0x7FFF)\n\n \n\n#define MPI2_IOCSTATUS_SUCCESS                      (0x0000)\n#define MPI2_IOCSTATUS_INVALID_FUNCTION             (0x0001)\n#define MPI2_IOCSTATUS_BUSY                         (0x0002)\n#define MPI2_IOCSTATUS_INVALID_SGL                  (0x0003)\n#define MPI2_IOCSTATUS_INTERNAL_ERROR               (0x0004)\n#define MPI2_IOCSTATUS_INVALID_VPID                 (0x0005)\n#define MPI2_IOCSTATUS_INSUFFICIENT_RESOURCES       (0x0006)\n#define MPI2_IOCSTATUS_INVALID_FIELD                (0x0007)\n#define MPI2_IOCSTATUS_INVALID_STATE                (0x0008)\n#define MPI2_IOCSTATUS_OP_STATE_NOT_SUPPORTED       (0x0009)\n \n#define MPI2_IOCSTATUS_INSUFFICIENT_POWER           (0x000A)\n#define MPI2_IOCSTATUS_FAILURE                      (0x000F)\n\n \n\n#define MPI2_IOCSTATUS_CONFIG_INVALID_ACTION        (0x0020)\n#define MPI2_IOCSTATUS_CONFIG_INVALID_TYPE          (0x0021)\n#define MPI2_IOCSTATUS_CONFIG_INVALID_PAGE          (0x0022)\n#define MPI2_IOCSTATUS_CONFIG_INVALID_DATA          (0x0023)\n#define MPI2_IOCSTATUS_CONFIG_NO_DEFAULTS           (0x0024)\n#define MPI2_IOCSTATUS_CONFIG_CANT_COMMIT           (0x0025)\n\n \n\n#define MPI2_IOCSTATUS_SCSI_RECOVERED_ERROR         (0x0040)\n#define MPI2_IOCSTATUS_SCSI_INVALID_DEVHANDLE       (0x0042)\n#define MPI2_IOCSTATUS_SCSI_DEVICE_NOT_THERE        (0x0043)\n#define MPI2_IOCSTATUS_SCSI_DATA_OVERRUN            (0x0044)\n#define MPI2_IOCSTATUS_SCSI_DATA_UNDERRUN           (0x0045)\n#define MPI2_IOCSTATUS_SCSI_IO_DATA_ERROR           (0x0046)\n#define MPI2_IOCSTATUS_SCSI_PROTOCOL_ERROR          (0x0047)\n#define MPI2_IOCSTATUS_SCSI_TASK_TERMINATED         (0x0048)\n#define MPI2_IOCSTATUS_SCSI_RESIDUAL_MISMATCH       (0x0049)\n#define MPI2_IOCSTATUS_SCSI_TASK_MGMT_FAILED        (0x004A)\n#define MPI2_IOCSTATUS_SCSI_IOC_TERMINATED          (0x004B)\n#define MPI2_IOCSTATUS_SCSI_EXT_TERMINATED          (0x004C)\n\n \n\n#define MPI2_IOCSTATUS_EEDP_GUARD_ERROR             (0x004D)\n#define MPI2_IOCSTATUS_EEDP_REF_TAG_ERROR           (0x004E)\n#define MPI2_IOCSTATUS_EEDP_APP_TAG_ERROR           (0x004F)\n\n \n\n#define MPI2_IOCSTATUS_TARGET_INVALID_IO_INDEX      (0x0062)\n#define MPI2_IOCSTATUS_TARGET_ABORTED               (0x0063)\n#define MPI2_IOCSTATUS_TARGET_NO_CONN_RETRYABLE     (0x0064)\n#define MPI2_IOCSTATUS_TARGET_NO_CONNECTION         (0x0065)\n#define MPI2_IOCSTATUS_TARGET_XFER_COUNT_MISMATCH   (0x006A)\n#define MPI2_IOCSTATUS_TARGET_DATA_OFFSET_ERROR     (0x006D)\n#define MPI2_IOCSTATUS_TARGET_TOO_MUCH_WRITE_DATA   (0x006E)\n#define MPI2_IOCSTATUS_TARGET_IU_TOO_SHORT          (0x006F)\n#define MPI2_IOCSTATUS_TARGET_ACK_NAK_TIMEOUT       (0x0070)\n#define MPI2_IOCSTATUS_TARGET_NAK_RECEIVED          (0x0071)\n\n \n\n#define MPI2_IOCSTATUS_SAS_SMP_REQUEST_FAILED       (0x0090)\n#define MPI2_IOCSTATUS_SAS_SMP_DATA_OVERRUN         (0x0091)\n\n \n\n#define MPI2_IOCSTATUS_DIAGNOSTIC_RELEASED          (0x00A0)\n\n \n\n#define MPI2_IOCSTATUS_RAID_ACCEL_ERROR             (0x00B0)\n\n \n\n#define MPI2_IOCSTATUS_FLAG_LOG_INFO_AVAILABLE      (0x8000)\n\n \n\n#define MPI2_IOCLOGINFO_TYPE_MASK               (0xF0000000)\n#define MPI2_IOCLOGINFO_TYPE_SHIFT              (28)\n#define MPI2_IOCLOGINFO_TYPE_NONE               (0x0)\n#define MPI2_IOCLOGINFO_TYPE_SCSI               (0x1)\n#define MPI2_IOCLOGINFO_TYPE_FC                 (0x2)\n#define MPI2_IOCLOGINFO_TYPE_SAS                (0x3)\n#define MPI2_IOCLOGINFO_TYPE_ISCSI              (0x4)\n#define MPI2_IOCLOGINFO_LOG_DATA_MASK           (0x0FFFFFFF)\n\n \n\n \n\ntypedef struct _MPI2_REQUEST_HEADER {\n\tU16 FunctionDependent1;\t \n\tU8 ChainOffset;\t\t \n\tU8 Function;\t\t \n\tU16 FunctionDependent2;\t \n\tU8 FunctionDependent3;\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved1;\t\t \n} MPI2_REQUEST_HEADER, *PTR_MPI2_REQUEST_HEADER,\n\tMPI2RequestHeader_t, *pMPI2RequestHeader_t;\n\n \n\ntypedef struct _MPI2_DEFAULT_REPLY {\n\tU16 FunctionDependent1;\t \n\tU8 MsgLength;\t\t \n\tU8 Function;\t\t \n\tU16 FunctionDependent2;\t \n\tU8 FunctionDependent3;\t \n\tU8 MsgFlags;\t\t \n\tU8 VP_ID;\t\t \n\tU8 VF_ID;\t\t \n\tU16 Reserved1;\t\t \n\tU16 FunctionDependent5;\t \n\tU16 IOCStatus;\t\t \n\tU32 IOCLogInfo;\t\t \n} MPI2_DEFAULT_REPLY, *PTR_MPI2_DEFAULT_REPLY,\n\tMPI2DefaultReply_t, *pMPI2DefaultReply_t;\n\n \n\ntypedef struct _MPI2_VERSION_STRUCT {\n\tU8 Dev;\t\t\t \n\tU8 Unit;\t\t \n\tU8 Minor;\t\t \n\tU8 Major;\t\t \n} MPI2_VERSION_STRUCT;\n\ntypedef union _MPI2_VERSION_UNION {\n\tMPI2_VERSION_STRUCT Struct;\n\tU32 Word;\n} MPI2_VERSION_UNION;\n\n \n#define MPI2_LUN_FIRST_LEVEL_ADDRESSING             (0x0000FFFF)\n#define MPI2_LUN_SECOND_LEVEL_ADDRESSING            (0xFFFF0000)\n#define MPI2_LUN_THIRD_LEVEL_ADDRESSING             (0x0000FFFF)\n#define MPI2_LUN_FOURTH_LEVEL_ADDRESSING            (0xFFFF0000)\n#define MPI2_LUN_LEVEL_1_WORD                       (0xFF00)\n#define MPI2_LUN_LEVEL_1_DWORD                      (0x0000FF00)\n\n \n\n \n\ntypedef struct _MPI2_SGE_SIMPLE32 {\n\tU32 FlagsLength;\n\tU32 Address;\n} MPI2_SGE_SIMPLE32, *PTR_MPI2_SGE_SIMPLE32,\n\tMpi2SGESimple32_t, *pMpi2SGESimple32_t;\n\ntypedef struct _MPI2_SGE_SIMPLE64 {\n\tU32 FlagsLength;\n\tU64 Address;\n} MPI2_SGE_SIMPLE64, *PTR_MPI2_SGE_SIMPLE64,\n\tMpi2SGESimple64_t, *pMpi2SGESimple64_t;\n\ntypedef struct _MPI2_SGE_SIMPLE_UNION {\n\tU32 FlagsLength;\n\tunion {\n\t\tU32 Address32;\n\t\tU64 Address64;\n\t} u;\n} MPI2_SGE_SIMPLE_UNION,\n\t*PTR_MPI2_SGE_SIMPLE_UNION,\n\tMpi2SGESimpleUnion_t,\n\t*pMpi2SGESimpleUnion_t;\n\n \n\ntypedef struct _MPI2_SGE_CHAIN32 {\n\tU16 Length;\n\tU8 NextChainOffset;\n\tU8 Flags;\n\tU32 Address;\n} MPI2_SGE_CHAIN32, *PTR_MPI2_SGE_CHAIN32,\n\tMpi2SGEChain32_t, *pMpi2SGEChain32_t;\n\ntypedef struct _MPI2_SGE_CHAIN64 {\n\tU16 Length;\n\tU8 NextChainOffset;\n\tU8 Flags;\n\tU64 Address;\n} MPI2_SGE_CHAIN64, *PTR_MPI2_SGE_CHAIN64,\n\tMpi2SGEChain64_t, *pMpi2SGEChain64_t;\n\ntypedef struct _MPI2_SGE_CHAIN_UNION {\n\tU16 Length;\n\tU8 NextChainOffset;\n\tU8 Flags;\n\tunion {\n\t\tU32 Address32;\n\t\tU64 Address64;\n\t} u;\n} MPI2_SGE_CHAIN_UNION,\n\t*PTR_MPI2_SGE_CHAIN_UNION,\n\tMpi2SGEChainUnion_t,\n\t*pMpi2SGEChainUnion_t;\n\n \n\ntypedef struct _MPI2_SGE_TRANSACTION32 {\n\tU8 Reserved;\n\tU8 ContextSize;\n\tU8 DetailsLength;\n\tU8 Flags;\n\tU32 TransactionContext[1];\n\tU32 TransactionDetails[1];\n} MPI2_SGE_TRANSACTION32,\n\t*PTR_MPI2_SGE_TRANSACTION32,\n\tMpi2SGETransaction32_t,\n\t*pMpi2SGETransaction32_t;\n\ntypedef struct _MPI2_SGE_TRANSACTION64 {\n\tU8 Reserved;\n\tU8 ContextSize;\n\tU8 DetailsLength;\n\tU8 Flags;\n\tU32 TransactionContext[2];\n\tU32 TransactionDetails[1];\n} MPI2_SGE_TRANSACTION64,\n\t*PTR_MPI2_SGE_TRANSACTION64,\n\tMpi2SGETransaction64_t,\n\t*pMpi2SGETransaction64_t;\n\ntypedef struct _MPI2_SGE_TRANSACTION96 {\n\tU8 Reserved;\n\tU8 ContextSize;\n\tU8 DetailsLength;\n\tU8 Flags;\n\tU32 TransactionContext[3];\n\tU32 TransactionDetails[1];\n} MPI2_SGE_TRANSACTION96, *PTR_MPI2_SGE_TRANSACTION96,\n\tMpi2SGETransaction96_t, *pMpi2SGETransaction96_t;\n\ntypedef struct _MPI2_SGE_TRANSACTION128 {\n\tU8 Reserved;\n\tU8 ContextSize;\n\tU8 DetailsLength;\n\tU8 Flags;\n\tU32 TransactionContext[4];\n\tU32 TransactionDetails[1];\n} MPI2_SGE_TRANSACTION128, *PTR_MPI2_SGE_TRANSACTION128,\n\tMpi2SGETransaction_t128, *pMpi2SGETransaction_t128;\n\ntypedef struct _MPI2_SGE_TRANSACTION_UNION {\n\tU8 Reserved;\n\tU8 ContextSize;\n\tU8 DetailsLength;\n\tU8 Flags;\n\tunion {\n\t\tU32 TransactionContext32[1];\n\t\tU32 TransactionContext64[2];\n\t\tU32 TransactionContext96[3];\n\t\tU32 TransactionContext128[4];\n\t} u;\n\tU32 TransactionDetails[1];\n} MPI2_SGE_TRANSACTION_UNION,\n\t*PTR_MPI2_SGE_TRANSACTION_UNION,\n\tMpi2SGETransactionUnion_t,\n\t*pMpi2SGETransactionUnion_t;\n\n \n\ntypedef struct _MPI2_MPI_SGE_IO_UNION {\n\tunion {\n\t\tMPI2_SGE_SIMPLE_UNION Simple;\n\t\tMPI2_SGE_CHAIN_UNION Chain;\n\t} u;\n} MPI2_MPI_SGE_IO_UNION, *PTR_MPI2_MPI_SGE_IO_UNION,\n\tMpi2MpiSGEIOUnion_t, *pMpi2MpiSGEIOUnion_t;\n\n \n\ntypedef struct _MPI2_SGE_TRANS_SIMPLE_UNION {\n\tunion {\n\t\tMPI2_SGE_SIMPLE_UNION Simple;\n\t\tMPI2_SGE_TRANSACTION_UNION Transaction;\n\t} u;\n} MPI2_SGE_TRANS_SIMPLE_UNION,\n\t*PTR_MPI2_SGE_TRANS_SIMPLE_UNION,\n\tMpi2SGETransSimpleUnion_t,\n\t*pMpi2SGETransSimpleUnion_t;\n\n \n\ntypedef struct _MPI2_MPI_SGE_UNION {\n\tunion {\n\t\tMPI2_SGE_SIMPLE_UNION Simple;\n\t\tMPI2_SGE_CHAIN_UNION Chain;\n\t\tMPI2_SGE_TRANSACTION_UNION Transaction;\n\t} u;\n} MPI2_MPI_SGE_UNION, *PTR_MPI2_MPI_SGE_UNION,\n\tMpi2MpiSgeUnion_t, *pMpi2MpiSgeUnion_t;\n\n \n\n \n\n#define MPI2_SGE_FLAGS_LAST_ELEMENT             (0x80)\n#define MPI2_SGE_FLAGS_END_OF_BUFFER            (0x40)\n#define MPI2_SGE_FLAGS_ELEMENT_TYPE_MASK        (0x30)\n#define MPI2_SGE_FLAGS_LOCAL_ADDRESS            (0x08)\n#define MPI2_SGE_FLAGS_DIRECTION                (0x04)\n#define MPI2_SGE_FLAGS_ADDRESS_SIZE             (0x02)\n#define MPI2_SGE_FLAGS_END_OF_LIST              (0x01)\n\n#define MPI2_SGE_FLAGS_SHIFT                    (24)\n\n#define MPI2_SGE_LENGTH_MASK                    (0x00FFFFFF)\n#define MPI2_SGE_CHAIN_LENGTH_MASK              (0x0000FFFF)\n\n \n\n#define MPI2_SGE_FLAGS_TRANSACTION_ELEMENT      (0x00)\n#define MPI2_SGE_FLAGS_SIMPLE_ELEMENT           (0x10)\n#define MPI2_SGE_FLAGS_CHAIN_ELEMENT            (0x30)\n#define MPI2_SGE_FLAGS_ELEMENT_MASK             (0x30)\n\n \n\n#define MPI2_SGE_FLAGS_SYSTEM_ADDRESS           (0x00)\n\n \n\n#define MPI2_SGE_FLAGS_IOC_TO_HOST              (0x00)\n#define MPI2_SGE_FLAGS_HOST_TO_IOC              (0x04)\n\n#define MPI2_SGE_FLAGS_DEST (MPI2_SGE_FLAGS_IOC_TO_HOST)\n#define MPI2_SGE_FLAGS_SOURCE (MPI2_SGE_FLAGS_HOST_TO_IOC)\n\n \n\n#define MPI2_SGE_FLAGS_32_BIT_ADDRESSING        (0x00)\n#define MPI2_SGE_FLAGS_64_BIT_ADDRESSING        (0x02)\n\n \n\n#define MPI2_SGE_FLAGS_32_BIT_CONTEXT           (0x00)\n#define MPI2_SGE_FLAGS_64_BIT_CONTEXT           (0x02)\n#define MPI2_SGE_FLAGS_96_BIT_CONTEXT           (0x04)\n#define MPI2_SGE_FLAGS_128_BIT_CONTEXT          (0x06)\n\n#define MPI2_SGE_CHAIN_OFFSET_MASK              (0x00FF0000)\n#define MPI2_SGE_CHAIN_OFFSET_SHIFT             (16)\n\n \n\n \n#define MPI2_SGE_SET_FLAGS(f) ((U32)(f) << MPI2_SGE_FLAGS_SHIFT)\n#define MPI2_SGE_GET_FLAGS(f) (((f) & ~MPI2_SGE_LENGTH_MASK) >> \\\n\t\t\t\t\tMPI2_SGE_FLAGS_SHIFT)\n#define MPI2_SGE_LENGTH(f) ((f) & MPI2_SGE_LENGTH_MASK)\n#define MPI2_SGE_CHAIN_LENGTH(f) ((f) & MPI2_SGE_CHAIN_LENGTH_MASK)\n\n#define MPI2_SGE_SET_FLAGS_LENGTH(f, l) (MPI2_SGE_SET_FLAGS(f) | \\\n\t\t\t\t\tMPI2_SGE_LENGTH(l))\n\n#define MPI2_pSGE_GET_FLAGS(psg) MPI2_SGE_GET_FLAGS((psg)->FlagsLength)\n#define MPI2_pSGE_GET_LENGTH(psg) MPI2_SGE_LENGTH((psg)->FlagsLength)\n#define MPI2_pSGE_SET_FLAGS_LENGTH(psg, f, l) ((psg)->FlagsLength = \\\n\t\t\t\t\tMPI2_SGE_SET_FLAGS_LENGTH(f, l))\n\n \n#define MPI2_pSGE_SET_FLAGS(psg, f) ((psg)->FlagsLength |= \\\n\t\t\t\t\tMPI2_SGE_SET_FLAGS(f))\n#define MPI2_pSGE_SET_LENGTH(psg, l) ((psg)->FlagsLength |= \\\n\t\t\t\t\tMPI2_SGE_LENGTH(l))\n\n#define MPI2_GET_CHAIN_OFFSET(x) ((x & MPI2_SGE_CHAIN_OFFSET_MASK) >> \\\n\t\t\t\t\tMPI2_SGE_CHAIN_OFFSET_SHIFT)\n\n \n\n \n\n \ntypedef struct _MPI2_IEEE_SGE_SIMPLE32 {\n\tU32 Address;\n\tU32 FlagsLength;\n} MPI2_IEEE_SGE_SIMPLE32, *PTR_MPI2_IEEE_SGE_SIMPLE32,\n\tMpi2IeeeSgeSimple32_t, *pMpi2IeeeSgeSimple32_t;\n\ntypedef struct _MPI2_IEEE_SGE_SIMPLE64 {\n\tU64 Address;\n\tU32 Length;\n\tU16 Reserved1;\n\tU8 Reserved2;\n\tU8 Flags;\n} MPI2_IEEE_SGE_SIMPLE64, *PTR_MPI2_IEEE_SGE_SIMPLE64,\n\tMpi2IeeeSgeSimple64_t, *pMpi2IeeeSgeSimple64_t;\n\ntypedef union _MPI2_IEEE_SGE_SIMPLE_UNION {\n\tMPI2_IEEE_SGE_SIMPLE32 Simple32;\n\tMPI2_IEEE_SGE_SIMPLE64 Simple64;\n} MPI2_IEEE_SGE_SIMPLE_UNION,\n\t*PTR_MPI2_IEEE_SGE_SIMPLE_UNION,\n\tMpi2IeeeSgeSimpleUnion_t,\n\t*pMpi2IeeeSgeSimpleUnion_t;\n\n \n\n \ntypedef MPI2_IEEE_SGE_SIMPLE32 MPI2_IEEE_SGE_CHAIN32;\n\n \ntypedef MPI2_IEEE_SGE_SIMPLE64 MPI2_IEEE_SGE_CHAIN64;\n\ntypedef union _MPI2_IEEE_SGE_CHAIN_UNION {\n\tMPI2_IEEE_SGE_CHAIN32 Chain32;\n\tMPI2_IEEE_SGE_CHAIN64 Chain64;\n} MPI2_IEEE_SGE_CHAIN_UNION,\n\t*PTR_MPI2_IEEE_SGE_CHAIN_UNION,\n\tMpi2IeeeSgeChainUnion_t,\n\t*pMpi2IeeeSgeChainUnion_t;\n\n \ntypedef struct _MPI25_IEEE_SGE_CHAIN64 {\n\tU64 Address;\n\tU32 Length;\n\tU16 Reserved1;\n\tU8 NextChainOffset;\n\tU8 Flags;\n} MPI25_IEEE_SGE_CHAIN64,\n\t*PTR_MPI25_IEEE_SGE_CHAIN64,\n\tMpi25IeeeSgeChain64_t,\n\t*pMpi25IeeeSgeChain64_t;\n\n \n\n \ntypedef struct _MPI2_IEEE_SGE_UNION {\n\tunion {\n\t\tMPI2_IEEE_SGE_SIMPLE_UNION Simple;\n\t\tMPI2_IEEE_SGE_CHAIN_UNION Chain;\n\t} u;\n} MPI2_IEEE_SGE_UNION, *PTR_MPI2_IEEE_SGE_UNION,\n\tMpi2IeeeSgeUnion_t, *pMpi2IeeeSgeUnion_t;\n\n \n\ntypedef union _MPI25_SGE_IO_UNION {\n\tMPI2_IEEE_SGE_SIMPLE64 IeeeSimple;\n\tMPI25_IEEE_SGE_CHAIN64 IeeeChain;\n} MPI25_SGE_IO_UNION, *PTR_MPI25_SGE_IO_UNION,\n\tMpi25SGEIOUnion_t, *pMpi25SGEIOUnion_t;\n\n \n\n \n\n#define MPI2_IEEE_SGE_FLAGS_ELEMENT_TYPE_MASK   (0x80)\n#define MPI25_IEEE_SGE_FLAGS_END_OF_LIST        (0x40)\n\n#define MPI2_IEEE32_SGE_FLAGS_SHIFT             (24)\n\n#define MPI2_IEEE32_SGE_LENGTH_MASK             (0x00FFFFFF)\n\n \n\n#define MPI2_IEEE_SGE_FLAGS_SIMPLE_ELEMENT      (0x00)\n#define MPI2_IEEE_SGE_FLAGS_CHAIN_ELEMENT       (0x80)\n\n \n\n#define MPI26_IEEE_SGE_FLAGS_NSF_MASK           (0x1C)\n#define MPI26_IEEE_SGE_FLAGS_NSF_MPI_IEEE       (0x00)\n#define MPI26_IEEE_SGE_FLAGS_NSF_NVME_PRP       (0x08)\n#define MPI26_IEEE_SGE_FLAGS_NSF_NVME_SGL       (0x10)\n\n \n\n#define MPI2_IEEE_SGE_FLAGS_ADDR_MASK           (0x03)\n#define MPI2_IEEE_SGE_FLAGS_SYSTEM_ADDR         (0x00)\n#define MPI2_IEEE_SGE_FLAGS_IOCDDR_ADDR         (0x01)\n#define MPI2_IEEE_SGE_FLAGS_IOCPLB_ADDR         (0x02)\n#define MPI2_IEEE_SGE_FLAGS_IOCPLBNTA_ADDR      (0x03)\n#define MPI2_IEEE_SGE_FLAGS_SYSTEMPLBPCI_ADDR   (0x03)\n#define MPI2_IEEE_SGE_FLAGS_SYSTEMPLBCPI_ADDR \\\n\t (MPI2_IEEE_SGE_FLAGS_SYSTEMPLBPCI_ADDR)\n#define MPI26_IEEE_SGE_FLAGS_IOCCTL_ADDR        (0x02)\n\n \n\n \n#define MPI2_IEEE32_SGE_SET_FLAGS(f) ((U32)(f) << MPI2_IEEE32_SGE_FLAGS_SHIFT)\n#define MPI2_IEEE32_SGE_GET_FLAGS(f) (((f) & ~MPI2_IEEE32_SGE_LENGTH_MASK) \\\n\t\t\t\t >> MPI2_IEEE32_SGE_FLAGS_SHIFT)\n#define MPI2_IEEE32_SGE_LENGTH(f)    ((f) & MPI2_IEEE32_SGE_LENGTH_MASK)\n\n#define MPI2_IEEE32_SGE_SET_FLAGS_LENGTH(f, l) (MPI2_IEEE32_SGE_SET_FLAGS(f) |\\\n\t\t\t\t\t\t MPI2_IEEE32_SGE_LENGTH(l))\n\n#define MPI2_IEEE32_pSGE_GET_FLAGS(psg) \\\n\t\t\tMPI2_IEEE32_SGE_GET_FLAGS((psg)->FlagsLength)\n#define MPI2_IEEE32_pSGE_GET_LENGTH(psg) \\\n\t\t\tMPI2_IEEE32_SGE_LENGTH((psg)->FlagsLength)\n#define MPI2_IEEE32_pSGE_SET_FLAGS_LENGTH(psg, f, l) ((psg)->FlagsLength = \\\n\t\t\t\t\tMPI2_IEEE32_SGE_SET_FLAGS_LENGTH(f, l))\n\n \n#define MPI2_IEEE32_pSGE_SET_FLAGS(psg, f) ((psg)->FlagsLength |= \\\n\t\t\t\t\tMPI2_IEEE32_SGE_SET_FLAGS(f))\n#define MPI2_IEEE32_pSGE_SET_LENGTH(psg, l) ((psg)->FlagsLength |= \\\n\t\t\t\t\tMPI2_IEEE32_SGE_LENGTH(l))\n\n \n\ntypedef union _MPI2_SIMPLE_SGE_UNION {\n\tMPI2_SGE_SIMPLE_UNION MpiSimple;\n\tMPI2_IEEE_SGE_SIMPLE_UNION IeeeSimple;\n} MPI2_SIMPLE_SGE_UNION, *PTR_MPI2_SIMPLE_SGE_UNION,\n\tMpi2SimpleSgeUntion_t, *pMpi2SimpleSgeUntion_t;\n\ntypedef union _MPI2_SGE_IO_UNION {\n\tMPI2_SGE_SIMPLE_UNION MpiSimple;\n\tMPI2_SGE_CHAIN_UNION MpiChain;\n\tMPI2_IEEE_SGE_SIMPLE_UNION IeeeSimple;\n\tMPI2_IEEE_SGE_CHAIN_UNION IeeeChain;\n} MPI2_SGE_IO_UNION, *PTR_MPI2_SGE_IO_UNION,\n\tMpi2SGEIOUnion_t, *pMpi2SGEIOUnion_t;\n\n \n\n \n#define MPI2_SGLFLAGS_ADDRESS_SPACE_MASK            (0x0C)\n#define MPI2_SGLFLAGS_SYSTEM_ADDRESS_SPACE          (0x00)\n#define MPI2_SGLFLAGS_IOCDDR_ADDRESS_SPACE          (0x04)\n#define MPI2_SGLFLAGS_IOCPLB_ADDRESS_SPACE          (0x08)\n#define MPI26_SGLFLAGS_IOCPLB_ADDRESS_SPACE         (0x08)\n#define MPI2_SGLFLAGS_IOCPLBNTA_ADDRESS_SPACE       (0x0C)\n \n#define MPI2_SGLFLAGS_SGL_TYPE_MASK                 (0x03)\n#define MPI2_SGLFLAGS_SGL_TYPE_MPI                  (0x00)\n#define MPI2_SGLFLAGS_SGL_TYPE_IEEE32               (0x01)\n#define MPI2_SGLFLAGS_SGL_TYPE_IEEE64               (0x02)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}