
Projekt_DOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be08  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800bf90  0800bf90  0000cf90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bfb4  0800bfb4  0000d880  2**0
                  CONTENTS
  4 .ARM          00000008  0800bfb4  0800bfb4  0000cfb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bfbc  0800bfbc  0000d880  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bfbc  0800bfbc  0000cfbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bfc0  0800bfc0  0000cfc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000880  20000000  0800bfc4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d880  2**0
                  CONTENTS
 10 .bss          000020b0  20000880  20000880  0000d880  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002930  20002930  0000d880  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d880  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002269e  00000000  00000000  0000d8b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000057d6  00000000  00000000  0002ff4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c20  00000000  00000000  00035728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001575  00000000  00000000  00037348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028abf  00000000  00000000  000388bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026f59  00000000  00000000  0006137c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e48eb  00000000  00000000  000882d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000b3  00000000  00000000  0016cbc0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000077e4  00000000  00000000  0016cc74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  00174458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    00000ed7  00000000  00000000  001744bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 000000c8  00000000  00000000  00175392  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000880 	.word	0x20000880
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800bf78 	.word	0x0800bf78

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000884 	.word	0x20000884
 80001c4:	0800bf78 	.word	0x0800bf78

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b084      	sub	sp, #16
 80004bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004be:	463b      	mov	r3, r7
 80004c0:	2200      	movs	r2, #0
 80004c2:	601a      	str	r2, [r3, #0]
 80004c4:	605a      	str	r2, [r3, #4]
 80004c6:	609a      	str	r2, [r3, #8]
 80004c8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80004ca:	4b22      	ldr	r3, [pc, #136]	@ (8000554 <MX_ADC1_Init+0x9c>)
 80004cc:	4a22      	ldr	r2, [pc, #136]	@ (8000558 <MX_ADC1_Init+0xa0>)
 80004ce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80004d0:	4b20      	ldr	r3, [pc, #128]	@ (8000554 <MX_ADC1_Init+0x9c>)
 80004d2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80004d6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80004d8:	4b1e      	ldr	r3, [pc, #120]	@ (8000554 <MX_ADC1_Init+0x9c>)
 80004da:	2200      	movs	r2, #0
 80004dc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80004de:	4b1d      	ldr	r3, [pc, #116]	@ (8000554 <MX_ADC1_Init+0x9c>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80004e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000554 <MX_ADC1_Init+0x9c>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004ea:	4b1a      	ldr	r3, [pc, #104]	@ (8000554 <MX_ADC1_Init+0x9c>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80004f2:	4b18      	ldr	r3, [pc, #96]	@ (8000554 <MX_ADC1_Init+0x9c>)
 80004f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80004f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80004fa:	4b16      	ldr	r3, [pc, #88]	@ (8000554 <MX_ADC1_Init+0x9c>)
 80004fc:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8000500:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000502:	4b14      	ldr	r3, [pc, #80]	@ (8000554 <MX_ADC1_Init+0x9c>)
 8000504:	2200      	movs	r2, #0
 8000506:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000508:	4b12      	ldr	r3, [pc, #72]	@ (8000554 <MX_ADC1_Init+0x9c>)
 800050a:	2201      	movs	r2, #1
 800050c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800050e:	4b11      	ldr	r3, [pc, #68]	@ (8000554 <MX_ADC1_Init+0x9c>)
 8000510:	2201      	movs	r2, #1
 8000512:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000516:	4b0f      	ldr	r3, [pc, #60]	@ (8000554 <MX_ADC1_Init+0x9c>)
 8000518:	2201      	movs	r2, #1
 800051a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800051c:	480d      	ldr	r0, [pc, #52]	@ (8000554 <MX_ADC1_Init+0x9c>)
 800051e:	f001 f8e7 	bl	80016f0 <HAL_ADC_Init>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d001      	beq.n	800052c <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000528:	f000 fdc2 	bl	80010b0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800052c:	2301      	movs	r3, #1
 800052e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000530:	2301      	movs	r3, #1
 8000532:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000534:	2300      	movs	r3, #0
 8000536:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000538:	463b      	mov	r3, r7
 800053a:	4619      	mov	r1, r3
 800053c:	4805      	ldr	r0, [pc, #20]	@ (8000554 <MX_ADC1_Init+0x9c>)
 800053e:	f001 fa3f 	bl	80019c0 <HAL_ADC_ConfigChannel>
 8000542:	4603      	mov	r3, r0
 8000544:	2b00      	cmp	r3, #0
 8000546:	d001      	beq.n	800054c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000548:	f000 fdb2 	bl	80010b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800054c:	bf00      	nop
 800054e:	3710      	adds	r7, #16
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}
 8000554:	2000089c 	.word	0x2000089c
 8000558:	40012000 	.word	0x40012000

0800055c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b08a      	sub	sp, #40	@ 0x28
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000564:	f107 0314 	add.w	r3, r7, #20
 8000568:	2200      	movs	r2, #0
 800056a:	601a      	str	r2, [r3, #0]
 800056c:	605a      	str	r2, [r3, #4]
 800056e:	609a      	str	r2, [r3, #8]
 8000570:	60da      	str	r2, [r3, #12]
 8000572:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a2f      	ldr	r2, [pc, #188]	@ (8000638 <HAL_ADC_MspInit+0xdc>)
 800057a:	4293      	cmp	r3, r2
 800057c:	d157      	bne.n	800062e <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800057e:	2300      	movs	r3, #0
 8000580:	613b      	str	r3, [r7, #16]
 8000582:	4b2e      	ldr	r3, [pc, #184]	@ (800063c <HAL_ADC_MspInit+0xe0>)
 8000584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000586:	4a2d      	ldr	r2, [pc, #180]	@ (800063c <HAL_ADC_MspInit+0xe0>)
 8000588:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800058c:	6453      	str	r3, [r2, #68]	@ 0x44
 800058e:	4b2b      	ldr	r3, [pc, #172]	@ (800063c <HAL_ADC_MspInit+0xe0>)
 8000590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000592:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000596:	613b      	str	r3, [r7, #16]
 8000598:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800059a:	2300      	movs	r3, #0
 800059c:	60fb      	str	r3, [r7, #12]
 800059e:	4b27      	ldr	r3, [pc, #156]	@ (800063c <HAL_ADC_MspInit+0xe0>)
 80005a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005a2:	4a26      	ldr	r2, [pc, #152]	@ (800063c <HAL_ADC_MspInit+0xe0>)
 80005a4:	f043 0301 	orr.w	r3, r3, #1
 80005a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005aa:	4b24      	ldr	r3, [pc, #144]	@ (800063c <HAL_ADC_MspInit+0xe0>)
 80005ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ae:	f003 0301 	and.w	r3, r3, #1
 80005b2:	60fb      	str	r3, [r7, #12]
 80005b4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80005b6:	2302      	movs	r3, #2
 80005b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005ba:	2303      	movs	r3, #3
 80005bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005be:	2300      	movs	r3, #0
 80005c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005c2:	f107 0314 	add.w	r3, r7, #20
 80005c6:	4619      	mov	r1, r3
 80005c8:	481d      	ldr	r0, [pc, #116]	@ (8000640 <HAL_ADC_MspInit+0xe4>)
 80005ca:	f002 f91b 	bl	8002804 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80005ce:	4b1d      	ldr	r3, [pc, #116]	@ (8000644 <HAL_ADC_MspInit+0xe8>)
 80005d0:	4a1d      	ldr	r2, [pc, #116]	@ (8000648 <HAL_ADC_MspInit+0xec>)
 80005d2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80005d4:	4b1b      	ldr	r3, [pc, #108]	@ (8000644 <HAL_ADC_MspInit+0xe8>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80005da:	4b1a      	ldr	r3, [pc, #104]	@ (8000644 <HAL_ADC_MspInit+0xe8>)
 80005dc:	2200      	movs	r2, #0
 80005de:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80005e0:	4b18      	ldr	r3, [pc, #96]	@ (8000644 <HAL_ADC_MspInit+0xe8>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80005e6:	4b17      	ldr	r3, [pc, #92]	@ (8000644 <HAL_ADC_MspInit+0xe8>)
 80005e8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005ec:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80005ee:	4b15      	ldr	r3, [pc, #84]	@ (8000644 <HAL_ADC_MspInit+0xe8>)
 80005f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80005f4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80005f6:	4b13      	ldr	r3, [pc, #76]	@ (8000644 <HAL_ADC_MspInit+0xe8>)
 80005f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80005fc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80005fe:	4b11      	ldr	r3, [pc, #68]	@ (8000644 <HAL_ADC_MspInit+0xe8>)
 8000600:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000604:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000606:	4b0f      	ldr	r3, [pc, #60]	@ (8000644 <HAL_ADC_MspInit+0xe8>)
 8000608:	2200      	movs	r2, #0
 800060a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800060c:	4b0d      	ldr	r3, [pc, #52]	@ (8000644 <HAL_ADC_MspInit+0xe8>)
 800060e:	2200      	movs	r2, #0
 8000610:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000612:	480c      	ldr	r0, [pc, #48]	@ (8000644 <HAL_ADC_MspInit+0xe8>)
 8000614:	f001 fd86 	bl	8002124 <HAL_DMA_Init>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800061e:	f000 fd47 	bl	80010b0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	4a07      	ldr	r2, [pc, #28]	@ (8000644 <HAL_ADC_MspInit+0xe8>)
 8000626:	639a      	str	r2, [r3, #56]	@ 0x38
 8000628:	4a06      	ldr	r2, [pc, #24]	@ (8000644 <HAL_ADC_MspInit+0xe8>)
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800062e:	bf00      	nop
 8000630:	3728      	adds	r7, #40	@ 0x28
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	40012000 	.word	0x40012000
 800063c:	40023800 	.word	0x40023800
 8000640:	40020000 	.word	0x40020000
 8000644:	200008e4 	.word	0x200008e4
 8000648:	40026410 	.word	0x40026410

0800064c <init_AudioReset>:
#include "i2s.h"
#include "spi.h"
#include "usb_host.h"
#include "gpio.h"
#include "audio.h"
void init_AudioReset() {
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8000650:	2201      	movs	r2, #1
 8000652:	2110      	movs	r1, #16
 8000654:	4802      	ldr	r0, [pc, #8]	@ (8000660 <init_AudioReset+0x14>)
 8000656:	f002 fa71 	bl	8002b3c <HAL_GPIO_WritePin>
}
 800065a:	bf00      	nop
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	40020c00 	.word	0x40020c00

08000664 <configAudio>:
void configAudio() {
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af02      	add	r7, sp, #8
    uint8_t bytes[2];
    init_AudioReset();
 800066a:	f7ff ffef 	bl	800064c <init_AudioReset>

    /* Power sequence */
    // Set Power Control Register to "on" state
    bytes[0] = 0x02;
 800066e:	2302      	movs	r3, #2
 8000670:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x01;
 8000672:	2301      	movs	r3, #1
 8000674:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000676:	1d3a      	adds	r2, r7, #4
 8000678:	2364      	movs	r3, #100	@ 0x64
 800067a:	9300      	str	r3, [sp, #0]
 800067c:	2302      	movs	r3, #2
 800067e:	2194      	movs	r1, #148	@ 0x94
 8000680:	486f      	ldr	r0, [pc, #444]	@ (8000840 <configAudio+0x1dc>)
 8000682:	f004 fced 	bl	8005060 <HAL_I2C_Master_Transmit>

    /* Initialization sequence */
    bytes[0] = 0x00;
 8000686:	2300      	movs	r3, #0
 8000688:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x99;
 800068a:	2399      	movs	r3, #153	@ 0x99
 800068c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 800068e:	1d3a      	adds	r2, r7, #4
 8000690:	2364      	movs	r3, #100	@ 0x64
 8000692:	9300      	str	r3, [sp, #0]
 8000694:	2302      	movs	r3, #2
 8000696:	2194      	movs	r1, #148	@ 0x94
 8000698:	4869      	ldr	r0, [pc, #420]	@ (8000840 <configAudio+0x1dc>)
 800069a:	f004 fce1 	bl	8005060 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x47;
 800069e:	2347      	movs	r3, #71	@ 0x47
 80006a0:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x80;
 80006a2:	2380      	movs	r3, #128	@ 0x80
 80006a4:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80006a6:	1d3a      	adds	r2, r7, #4
 80006a8:	2364      	movs	r3, #100	@ 0x64
 80006aa:	9300      	str	r3, [sp, #0]
 80006ac:	2302      	movs	r3, #2
 80006ae:	2194      	movs	r1, #148	@ 0x94
 80006b0:	4863      	ldr	r0, [pc, #396]	@ (8000840 <configAudio+0x1dc>)
 80006b2:	f004 fcd5 	bl	8005060 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x32;
 80006b6:	2332      	movs	r3, #50	@ 0x32
 80006b8:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x80;
 80006ba:	2380      	movs	r3, #128	@ 0x80
 80006bc:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80006be:	1d3a      	adds	r2, r7, #4
 80006c0:	2364      	movs	r3, #100	@ 0x64
 80006c2:	9300      	str	r3, [sp, #0]
 80006c4:	2302      	movs	r3, #2
 80006c6:	2194      	movs	r1, #148	@ 0x94
 80006c8:	485d      	ldr	r0, [pc, #372]	@ (8000840 <configAudio+0x1dc>)
 80006ca:	f004 fcc9 	bl	8005060 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x32;
 80006ce:	2332      	movs	r3, #50	@ 0x32
 80006d0:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x00;
 80006d2:	2300      	movs	r3, #0
 80006d4:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80006d6:	1d3a      	adds	r2, r7, #4
 80006d8:	2364      	movs	r3, #100	@ 0x64
 80006da:	9300      	str	r3, [sp, #0]
 80006dc:	2302      	movs	r3, #2
 80006de:	2194      	movs	r1, #148	@ 0x94
 80006e0:	4857      	ldr	r0, [pc, #348]	@ (8000840 <configAudio+0x1dc>)
 80006e2:	f004 fcbd 	bl	8005060 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x00;
 80006e6:	2300      	movs	r3, #0
 80006e8:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x00;
 80006ea:	2300      	movs	r3, #0
 80006ec:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80006ee:	1d3a      	adds	r2, r7, #4
 80006f0:	2364      	movs	r3, #100	@ 0x64
 80006f2:	9300      	str	r3, [sp, #0]
 80006f4:	2302      	movs	r3, #2
 80006f6:	2194      	movs	r1, #148	@ 0x94
 80006f8:	4851      	ldr	r0, [pc, #324]	@ (8000840 <configAudio+0x1dc>)
 80006fa:	f004 fcb1 	bl	8005060 <HAL_I2C_Master_Transmit>

    /* Ctl registers configuration */
    bytes[0] = 0x04;
 80006fe:	2304      	movs	r3, #4
 8000700:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0xAF;
 8000702:	23af      	movs	r3, #175	@ 0xaf
 8000704:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000706:	1d3a      	adds	r2, r7, #4
 8000708:	2364      	movs	r3, #100	@ 0x64
 800070a:	9300      	str	r3, [sp, #0]
 800070c:	2302      	movs	r3, #2
 800070e:	2194      	movs	r1, #148	@ 0x94
 8000710:	484b      	ldr	r0, [pc, #300]	@ (8000840 <configAudio+0x1dc>)
 8000712:	f004 fca5 	bl	8005060 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x0D;
 8000716:	230d      	movs	r3, #13
 8000718:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x70;
 800071a:	2370      	movs	r3, #112	@ 0x70
 800071c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 800071e:	1d3a      	adds	r2, r7, #4
 8000720:	2364      	movs	r3, #100	@ 0x64
 8000722:	9300      	str	r3, [sp, #0]
 8000724:	2302      	movs	r3, #2
 8000726:	2194      	movs	r1, #148	@ 0x94
 8000728:	4845      	ldr	r0, [pc, #276]	@ (8000840 <configAudio+0x1dc>)
 800072a:	f004 fc99 	bl	8005060 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x05;
 800072e:	2305      	movs	r3, #5
 8000730:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x81;
 8000732:	2381      	movs	r3, #129	@ 0x81
 8000734:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000736:	1d3a      	adds	r2, r7, #4
 8000738:	2364      	movs	r3, #100	@ 0x64
 800073a:	9300      	str	r3, [sp, #0]
 800073c:	2302      	movs	r3, #2
 800073e:	2194      	movs	r1, #148	@ 0x94
 8000740:	483f      	ldr	r0, [pc, #252]	@ (8000840 <configAudio+0x1dc>)
 8000742:	f004 fc8d 	bl	8005060 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x06;
 8000746:	2306      	movs	r3, #6
 8000748:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x07;
 800074a:	2307      	movs	r3, #7
 800074c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 800074e:	1d3a      	adds	r2, r7, #4
 8000750:	2364      	movs	r3, #100	@ 0x64
 8000752:	9300      	str	r3, [sp, #0]
 8000754:	2302      	movs	r3, #2
 8000756:	2194      	movs	r1, #148	@ 0x94
 8000758:	4839      	ldr	r0, [pc, #228]	@ (8000840 <configAudio+0x1dc>)
 800075a:	f004 fc81 	bl	8005060 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x0A;
 800075e:	230a      	movs	r3, #10
 8000760:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x00;
 8000762:	2300      	movs	r3, #0
 8000764:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000766:	1d3a      	adds	r2, r7, #4
 8000768:	2364      	movs	r3, #100	@ 0x64
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	2302      	movs	r3, #2
 800076e:	2194      	movs	r1, #148	@ 0x94
 8000770:	4833      	ldr	r0, [pc, #204]	@ (8000840 <configAudio+0x1dc>)
 8000772:	f004 fc75 	bl	8005060 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x27;
 8000776:	2327      	movs	r3, #39	@ 0x27
 8000778:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x00;
 800077a:	2300      	movs	r3, #0
 800077c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 800077e:	1d3a      	adds	r2, r7, #4
 8000780:	2364      	movs	r3, #100	@ 0x64
 8000782:	9300      	str	r3, [sp, #0]
 8000784:	2302      	movs	r3, #2
 8000786:	2194      	movs	r1, #148	@ 0x94
 8000788:	482d      	ldr	r0, [pc, #180]	@ (8000840 <configAudio+0x1dc>)
 800078a:	f004 fc69 	bl	8005060 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x1F;
 800078e:	231f      	movs	r3, #31
 8000790:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x0F;
 8000792:	230f      	movs	r3, #15
 8000794:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000796:	1d3a      	adds	r2, r7, #4
 8000798:	2364      	movs	r3, #100	@ 0x64
 800079a:	9300      	str	r3, [sp, #0]
 800079c:	2302      	movs	r3, #2
 800079e:	2194      	movs	r1, #148	@ 0x94
 80007a0:	4827      	ldr	r0, [pc, #156]	@ (8000840 <configAudio+0x1dc>)
 80007a2:	f004 fc5d 	bl	8005060 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x22;
 80007a6:	2322      	movs	r3, #34	@ 0x22
 80007a8:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0xC0;
 80007aa:	23c0      	movs	r3, #192	@ 0xc0
 80007ac:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80007ae:	1d3a      	adds	r2, r7, #4
 80007b0:	2364      	movs	r3, #100	@ 0x64
 80007b2:	9300      	str	r3, [sp, #0]
 80007b4:	2302      	movs	r3, #2
 80007b6:	2194      	movs	r1, #148	@ 0x94
 80007b8:	4821      	ldr	r0, [pc, #132]	@ (8000840 <configAudio+0x1dc>)
 80007ba:	f004 fc51 	bl	8005060 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x14;
 80007be:	2314      	movs	r3, #20
 80007c0:	713b      	strb	r3, [r7, #4]
    bytes[1] = 2;
 80007c2:	2302      	movs	r3, #2
 80007c4:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80007c6:	1d3a      	adds	r2, r7, #4
 80007c8:	2364      	movs	r3, #100	@ 0x64
 80007ca:	9300      	str	r3, [sp, #0]
 80007cc:	2302      	movs	r3, #2
 80007ce:	2194      	movs	r1, #148	@ 0x94
 80007d0:	481b      	ldr	r0, [pc, #108]	@ (8000840 <configAudio+0x1dc>)
 80007d2:	f004 fc45 	bl	8005060 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x15;
 80007d6:	2315      	movs	r3, #21
 80007d8:	713b      	strb	r3, [r7, #4]
    bytes[1] = 2;
 80007da:	2302      	movs	r3, #2
 80007dc:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80007de:	1d3a      	adds	r2, r7, #4
 80007e0:	2364      	movs	r3, #100	@ 0x64
 80007e2:	9300      	str	r3, [sp, #0]
 80007e4:	2302      	movs	r3, #2
 80007e6:	2194      	movs	r1, #148	@ 0x94
 80007e8:	4815      	ldr	r0, [pc, #84]	@ (8000840 <configAudio+0x1dc>)
 80007ea:	f004 fc39 	bl	8005060 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x20;
 80007ee:	2320      	movs	r3, #32
 80007f0:	713b      	strb	r3, [r7, #4]
    bytes[1] = 24;
 80007f2:	2318      	movs	r3, #24
 80007f4:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80007f6:	1d3a      	adds	r2, r7, #4
 80007f8:	2364      	movs	r3, #100	@ 0x64
 80007fa:	9300      	str	r3, [sp, #0]
 80007fc:	2302      	movs	r3, #2
 80007fe:	2194      	movs	r1, #148	@ 0x94
 8000800:	480f      	ldr	r0, [pc, #60]	@ (8000840 <configAudio+0x1dc>)
 8000802:	f004 fc2d 	bl	8005060 <HAL_I2C_Master_Transmit>

    bytes[0] = 0x21;
 8000806:	2321      	movs	r3, #33	@ 0x21
 8000808:	713b      	strb	r3, [r7, #4]
    bytes[1] = 24;
 800080a:	2318      	movs	r3, #24
 800080c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 800080e:	1d3a      	adds	r2, r7, #4
 8000810:	2364      	movs	r3, #100	@ 0x64
 8000812:	9300      	str	r3, [sp, #0]
 8000814:	2302      	movs	r3, #2
 8000816:	2194      	movs	r1, #148	@ 0x94
 8000818:	4809      	ldr	r0, [pc, #36]	@ (8000840 <configAudio+0x1dc>)
 800081a:	f004 fc21 	bl	8005060 <HAL_I2C_Master_Transmit>

    /* Power up */
    bytes[0] = 0x02;
 800081e:	2302      	movs	r3, #2
 8000820:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x9E;
 8000822:	239e      	movs	r3, #158	@ 0x9e
 8000824:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000826:	1d3a      	adds	r2, r7, #4
 8000828:	2364      	movs	r3, #100	@ 0x64
 800082a:	9300      	str	r3, [sp, #0]
 800082c:	2302      	movs	r3, #2
 800082e:	2194      	movs	r1, #148	@ 0x94
 8000830:	4803      	ldr	r0, [pc, #12]	@ (8000840 <configAudio+0x1dc>)
 8000832:	f004 fc15 	bl	8005060 <HAL_I2C_Master_Transmit>
}
 8000836:	bf00      	nop
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	20000944 	.word	0x20000944

08000844 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	607b      	str	r3, [r7, #4]
 800084e:	4b1b      	ldr	r3, [pc, #108]	@ (80008bc <MX_DMA_Init+0x78>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	4a1a      	ldr	r2, [pc, #104]	@ (80008bc <MX_DMA_Init+0x78>)
 8000854:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000858:	6313      	str	r3, [r2, #48]	@ 0x30
 800085a:	4b18      	ldr	r3, [pc, #96]	@ (80008bc <MX_DMA_Init+0x78>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	603b      	str	r3, [r7, #0]
 800086a:	4b14      	ldr	r3, [pc, #80]	@ (80008bc <MX_DMA_Init+0x78>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	4a13      	ldr	r2, [pc, #76]	@ (80008bc <MX_DMA_Init+0x78>)
 8000870:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000874:	6313      	str	r3, [r2, #48]	@ 0x30
 8000876:	4b11      	ldr	r3, [pc, #68]	@ (80008bc <MX_DMA_Init+0x78>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800087e:	603b      	str	r3, [r7, #0]
 8000880:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000882:	2200      	movs	r2, #0
 8000884:	2100      	movs	r1, #0
 8000886:	2011      	movs	r0, #17
 8000888:	f001 fc15 	bl	80020b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800088c:	2011      	movs	r0, #17
 800088e:	f001 fc2e 	bl	80020ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8000892:	2200      	movs	r2, #0
 8000894:	2100      	movs	r1, #0
 8000896:	202f      	movs	r0, #47	@ 0x2f
 8000898:	f001 fc0d 	bl	80020b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 800089c:	202f      	movs	r0, #47	@ 0x2f
 800089e:	f001 fc26 	bl	80020ee <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80008a2:	2200      	movs	r2, #0
 80008a4:	2100      	movs	r1, #0
 80008a6:	2038      	movs	r0, #56	@ 0x38
 80008a8:	f001 fc05 	bl	80020b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80008ac:	2038      	movs	r0, #56	@ 0x38
 80008ae:	f001 fc1e 	bl	80020ee <HAL_NVIC_EnableIRQ>

}
 80008b2:	bf00      	nop
 80008b4:	3708      	adds	r7, #8
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	40023800 	.word	0x40023800

080008c0 <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b08c      	sub	sp, #48	@ 0x30
 80008c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c6:	f107 031c 	add.w	r3, r7, #28
 80008ca:	2200      	movs	r2, #0
 80008cc:	601a      	str	r2, [r3, #0]
 80008ce:	605a      	str	r2, [r3, #4]
 80008d0:	609a      	str	r2, [r3, #8]
 80008d2:	60da      	str	r2, [r3, #12]
 80008d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008d6:	2300      	movs	r3, #0
 80008d8:	61bb      	str	r3, [r7, #24]
 80008da:	4b72      	ldr	r3, [pc, #456]	@ (8000aa4 <MX_GPIO_Init+0x1e4>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008de:	4a71      	ldr	r2, [pc, #452]	@ (8000aa4 <MX_GPIO_Init+0x1e4>)
 80008e0:	f043 0310 	orr.w	r3, r3, #16
 80008e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008e6:	4b6f      	ldr	r3, [pc, #444]	@ (8000aa4 <MX_GPIO_Init+0x1e4>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	f003 0310 	and.w	r3, r3, #16
 80008ee:	61bb      	str	r3, [r7, #24]
 80008f0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008f2:	2300      	movs	r3, #0
 80008f4:	617b      	str	r3, [r7, #20]
 80008f6:	4b6b      	ldr	r3, [pc, #428]	@ (8000aa4 <MX_GPIO_Init+0x1e4>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fa:	4a6a      	ldr	r2, [pc, #424]	@ (8000aa4 <MX_GPIO_Init+0x1e4>)
 80008fc:	f043 0304 	orr.w	r3, r3, #4
 8000900:	6313      	str	r3, [r2, #48]	@ 0x30
 8000902:	4b68      	ldr	r3, [pc, #416]	@ (8000aa4 <MX_GPIO_Init+0x1e4>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000906:	f003 0304 	and.w	r3, r3, #4
 800090a:	617b      	str	r3, [r7, #20]
 800090c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800090e:	2300      	movs	r3, #0
 8000910:	613b      	str	r3, [r7, #16]
 8000912:	4b64      	ldr	r3, [pc, #400]	@ (8000aa4 <MX_GPIO_Init+0x1e4>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000916:	4a63      	ldr	r2, [pc, #396]	@ (8000aa4 <MX_GPIO_Init+0x1e4>)
 8000918:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800091c:	6313      	str	r3, [r2, #48]	@ 0x30
 800091e:	4b61      	ldr	r3, [pc, #388]	@ (8000aa4 <MX_GPIO_Init+0x1e4>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000922:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000926:	613b      	str	r3, [r7, #16]
 8000928:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	60fb      	str	r3, [r7, #12]
 800092e:	4b5d      	ldr	r3, [pc, #372]	@ (8000aa4 <MX_GPIO_Init+0x1e4>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000932:	4a5c      	ldr	r2, [pc, #368]	@ (8000aa4 <MX_GPIO_Init+0x1e4>)
 8000934:	f043 0301 	orr.w	r3, r3, #1
 8000938:	6313      	str	r3, [r2, #48]	@ 0x30
 800093a:	4b5a      	ldr	r3, [pc, #360]	@ (8000aa4 <MX_GPIO_Init+0x1e4>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000946:	2300      	movs	r3, #0
 8000948:	60bb      	str	r3, [r7, #8]
 800094a:	4b56      	ldr	r3, [pc, #344]	@ (8000aa4 <MX_GPIO_Init+0x1e4>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094e:	4a55      	ldr	r2, [pc, #340]	@ (8000aa4 <MX_GPIO_Init+0x1e4>)
 8000950:	f043 0302 	orr.w	r3, r3, #2
 8000954:	6313      	str	r3, [r2, #48]	@ 0x30
 8000956:	4b53      	ldr	r3, [pc, #332]	@ (8000aa4 <MX_GPIO_Init+0x1e4>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095a:	f003 0302 	and.w	r3, r3, #2
 800095e:	60bb      	str	r3, [r7, #8]
 8000960:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	607b      	str	r3, [r7, #4]
 8000966:	4b4f      	ldr	r3, [pc, #316]	@ (8000aa4 <MX_GPIO_Init+0x1e4>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096a:	4a4e      	ldr	r2, [pc, #312]	@ (8000aa4 <MX_GPIO_Init+0x1e4>)
 800096c:	f043 0308 	orr.w	r3, r3, #8
 8000970:	6313      	str	r3, [r2, #48]	@ 0x30
 8000972:	4b4c      	ldr	r3, [pc, #304]	@ (8000aa4 <MX_GPIO_Init+0x1e4>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000976:	f003 0308 	and.w	r3, r3, #8
 800097a:	607b      	str	r3, [r7, #4]
 800097c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800097e:	2200      	movs	r2, #0
 8000980:	2108      	movs	r1, #8
 8000982:	4849      	ldr	r0, [pc, #292]	@ (8000aa8 <MX_GPIO_Init+0x1e8>)
 8000984:	f002 f8da 	bl	8002b3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000988:	2201      	movs	r2, #1
 800098a:	2101      	movs	r1, #1
 800098c:	4847      	ldr	r0, [pc, #284]	@ (8000aac <MX_GPIO_Init+0x1ec>)
 800098e:	f002 f8d5 	bl	8002b3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000992:	2200      	movs	r2, #0
 8000994:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000998:	4845      	ldr	r0, [pc, #276]	@ (8000ab0 <MX_GPIO_Init+0x1f0>)
 800099a:	f002 f8cf 	bl	8002b3c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800099e:	2308      	movs	r3, #8
 80009a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a2:	2301      	movs	r3, #1
 80009a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009aa:	2300      	movs	r3, #0
 80009ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80009ae:	f107 031c 	add.w	r3, r7, #28
 80009b2:	4619      	mov	r1, r3
 80009b4:	483c      	ldr	r0, [pc, #240]	@ (8000aa8 <MX_GPIO_Init+0x1e8>)
 80009b6:	f001 ff25 	bl	8002804 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80009ba:	2301      	movs	r3, #1
 80009bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009be:	2301      	movs	r3, #1
 80009c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c2:	2300      	movs	r3, #0
 80009c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c6:	2300      	movs	r3, #0
 80009c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80009ca:	f107 031c 	add.w	r3, r7, #28
 80009ce:	4619      	mov	r1, r3
 80009d0:	4836      	ldr	r0, [pc, #216]	@ (8000aac <MX_GPIO_Init+0x1ec>)
 80009d2:	f001 ff17 	bl	8002804 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80009d6:	2308      	movs	r3, #8
 80009d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009da:	2302      	movs	r3, #2
 80009dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009de:	2300      	movs	r3, #0
 80009e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e2:	2300      	movs	r3, #0
 80009e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009e6:	2305      	movs	r3, #5
 80009e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80009ea:	f107 031c 	add.w	r3, r7, #28
 80009ee:	4619      	mov	r1, r3
 80009f0:	482e      	ldr	r0, [pc, #184]	@ (8000aac <MX_GPIO_Init+0x1ec>)
 80009f2:	f001 ff07 	bl	8002804 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009f6:	2301      	movs	r3, #1
 80009f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009fa:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80009fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a00:	2300      	movs	r3, #0
 8000a02:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a04:	f107 031c 	add.w	r3, r7, #28
 8000a08:	4619      	mov	r1, r3
 8000a0a:	482a      	ldr	r0, [pc, #168]	@ (8000ab4 <MX_GPIO_Init+0x1f4>)
 8000a0c:	f001 fefa 	bl	8002804 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000a10:	2304      	movs	r3, #4
 8000a12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a14:	2300      	movs	r3, #0
 8000a16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000a1c:	f107 031c 	add.w	r3, r7, #28
 8000a20:	4619      	mov	r1, r3
 8000a22:	4825      	ldr	r0, [pc, #148]	@ (8000ab8 <MX_GPIO_Init+0x1f8>)
 8000a24:	f001 feee 	bl	8002804 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000a28:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a2e:	2302      	movs	r3, #2
 8000a30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a32:	2300      	movs	r3, #0
 8000a34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a36:	2300      	movs	r3, #0
 8000a38:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a3a:	2305      	movs	r3, #5
 8000a3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000a3e:	f107 031c 	add.w	r3, r7, #28
 8000a42:	4619      	mov	r1, r3
 8000a44:	481c      	ldr	r0, [pc, #112]	@ (8000ab8 <MX_GPIO_Init+0x1f8>)
 8000a46:	f001 fedd 	bl	8002804 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a4a:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000a4e:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a50:	2301      	movs	r3, #1
 8000a52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a54:	2300      	movs	r3, #0
 8000a56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a5c:	f107 031c 	add.w	r3, r7, #28
 8000a60:	4619      	mov	r1, r3
 8000a62:	4813      	ldr	r0, [pc, #76]	@ (8000ab0 <MX_GPIO_Init+0x1f0>)
 8000a64:	f001 fece 	bl	8002804 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a68:	2320      	movs	r3, #32
 8000a6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a70:	2300      	movs	r3, #0
 8000a72:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a74:	f107 031c 	add.w	r3, r7, #28
 8000a78:	4619      	mov	r1, r3
 8000a7a:	480d      	ldr	r0, [pc, #52]	@ (8000ab0 <MX_GPIO_Init+0x1f0>)
 8000a7c:	f001 fec2 	bl	8002804 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a80:	2302      	movs	r3, #2
 8000a82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a84:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a8e:	f107 031c 	add.w	r3, r7, #28
 8000a92:	4619      	mov	r1, r3
 8000a94:	4804      	ldr	r0, [pc, #16]	@ (8000aa8 <MX_GPIO_Init+0x1e8>)
 8000a96:	f001 feb5 	bl	8002804 <HAL_GPIO_Init>

}
 8000a9a:	bf00      	nop
 8000a9c:	3730      	adds	r7, #48	@ 0x30
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40023800 	.word	0x40023800
 8000aa8:	40021000 	.word	0x40021000
 8000aac:	40020800 	.word	0x40020800
 8000ab0:	40020c00 	.word	0x40020c00
 8000ab4:	40020000 	.word	0x40020000
 8000ab8:	40020400 	.word	0x40020400

08000abc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ac0:	4b12      	ldr	r3, [pc, #72]	@ (8000b0c <MX_I2C1_Init+0x50>)
 8000ac2:	4a13      	ldr	r2, [pc, #76]	@ (8000b10 <MX_I2C1_Init+0x54>)
 8000ac4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000ac6:	4b11      	ldr	r3, [pc, #68]	@ (8000b0c <MX_I2C1_Init+0x50>)
 8000ac8:	4a12      	ldr	r2, [pc, #72]	@ (8000b14 <MX_I2C1_Init+0x58>)
 8000aca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000acc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b0c <MX_I2C1_Init+0x50>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b0c <MX_I2C1_Init+0x50>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b0c <MX_I2C1_Init+0x50>)
 8000ada:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ade:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8000b0c <MX_I2C1_Init+0x50>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000ae6:	4b09      	ldr	r3, [pc, #36]	@ (8000b0c <MX_I2C1_Init+0x50>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000aec:	4b07      	ldr	r3, [pc, #28]	@ (8000b0c <MX_I2C1_Init+0x50>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000af2:	4b06      	ldr	r3, [pc, #24]	@ (8000b0c <MX_I2C1_Init+0x50>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000af8:	4804      	ldr	r0, [pc, #16]	@ (8000b0c <MX_I2C1_Init+0x50>)
 8000afa:	f004 f96d 	bl	8004dd8 <HAL_I2C_Init>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b04:	f000 fad4 	bl	80010b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b08:	bf00      	nop
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	20000944 	.word	0x20000944
 8000b10:	40005400 	.word	0x40005400
 8000b14:	000186a0 	.word	0x000186a0

08000b18 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b08a      	sub	sp, #40	@ 0x28
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b20:	f107 0314 	add.w	r3, r7, #20
 8000b24:	2200      	movs	r2, #0
 8000b26:	601a      	str	r2, [r3, #0]
 8000b28:	605a      	str	r2, [r3, #4]
 8000b2a:	609a      	str	r2, [r3, #8]
 8000b2c:	60da      	str	r2, [r3, #12]
 8000b2e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a19      	ldr	r2, [pc, #100]	@ (8000b9c <HAL_I2C_MspInit+0x84>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d12c      	bne.n	8000b94 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	613b      	str	r3, [r7, #16]
 8000b3e:	4b18      	ldr	r3, [pc, #96]	@ (8000ba0 <HAL_I2C_MspInit+0x88>)
 8000b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b42:	4a17      	ldr	r2, [pc, #92]	@ (8000ba0 <HAL_I2C_MspInit+0x88>)
 8000b44:	f043 0302 	orr.w	r3, r3, #2
 8000b48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b4a:	4b15      	ldr	r3, [pc, #84]	@ (8000ba0 <HAL_I2C_MspInit+0x88>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4e:	f003 0302 	and.w	r3, r3, #2
 8000b52:	613b      	str	r3, [r7, #16]
 8000b54:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000b56:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000b5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b5c:	2312      	movs	r3, #18
 8000b5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b60:	2301      	movs	r3, #1
 8000b62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b64:	2300      	movs	r3, #0
 8000b66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b68:	2304      	movs	r3, #4
 8000b6a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b6c:	f107 0314 	add.w	r3, r7, #20
 8000b70:	4619      	mov	r1, r3
 8000b72:	480c      	ldr	r0, [pc, #48]	@ (8000ba4 <HAL_I2C_MspInit+0x8c>)
 8000b74:	f001 fe46 	bl	8002804 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b78:	2300      	movs	r3, #0
 8000b7a:	60fb      	str	r3, [r7, #12]
 8000b7c:	4b08      	ldr	r3, [pc, #32]	@ (8000ba0 <HAL_I2C_MspInit+0x88>)
 8000b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b80:	4a07      	ldr	r2, [pc, #28]	@ (8000ba0 <HAL_I2C_MspInit+0x88>)
 8000b82:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b86:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b88:	4b05      	ldr	r3, [pc, #20]	@ (8000ba0 <HAL_I2C_MspInit+0x88>)
 8000b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b90:	60fb      	str	r3, [r7, #12]
 8000b92:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000b94:	bf00      	nop
 8000b96:	3728      	adds	r7, #40	@ 0x28
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	40005400 	.word	0x40005400
 8000ba0:	40023800 	.word	0x40023800
 8000ba4:	40020400 	.word	0x40020400

08000ba8 <MX_I2S3_Init>:
I2S_HandleTypeDef hi2s3;
DMA_HandleTypeDef hdma_spi3_tx;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000bac:	4b13      	ldr	r3, [pc, #76]	@ (8000bfc <MX_I2S3_Init+0x54>)
 8000bae:	4a14      	ldr	r2, [pc, #80]	@ (8000c00 <MX_I2S3_Init+0x58>)
 8000bb0:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000bb2:	4b12      	ldr	r3, [pc, #72]	@ (8000bfc <MX_I2S3_Init+0x54>)
 8000bb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bb8:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000bba:	4b10      	ldr	r3, [pc, #64]	@ (8000bfc <MX_I2S3_Init+0x54>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000bc0:	4b0e      	ldr	r3, [pc, #56]	@ (8000bfc <MX_I2S3_Init+0x54>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000bfc <MX_I2S3_Init+0x54>)
 8000bc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bcc:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000bce:	4b0b      	ldr	r3, [pc, #44]	@ (8000bfc <MX_I2S3_Init+0x54>)
 8000bd0:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8000bd4:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000bd6:	4b09      	ldr	r3, [pc, #36]	@ (8000bfc <MX_I2S3_Init+0x54>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000bdc:	4b07      	ldr	r3, [pc, #28]	@ (8000bfc <MX_I2S3_Init+0x54>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000be2:	4b06      	ldr	r3, [pc, #24]	@ (8000bfc <MX_I2S3_Init+0x54>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000be8:	4804      	ldr	r0, [pc, #16]	@ (8000bfc <MX_I2S3_Init+0x54>)
 8000bea:	f004 fd93 	bl	8005714 <HAL_I2S_Init>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8000bf4:	f000 fa5c 	bl	80010b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000bf8:	bf00      	nop
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	20000998 	.word	0x20000998
 8000c00:	40003c00 	.word	0x40003c00

08000c04 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b08e      	sub	sp, #56	@ 0x38
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
 8000c18:	60da      	str	r2, [r3, #12]
 8000c1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c1c:	f107 0314 	add.w	r3, r7, #20
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
 8000c24:	605a      	str	r2, [r3, #4]
 8000c26:	609a      	str	r2, [r3, #8]
 8000c28:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a49      	ldr	r2, [pc, #292]	@ (8000d54 <HAL_I2S_MspInit+0x150>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	f040 808b 	bne.w	8000d4c <HAL_I2S_MspInit+0x148>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000c36:	2301      	movs	r3, #1
 8000c38:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000c3a:	23c0      	movs	r3, #192	@ 0xc0
 8000c3c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000c3e:	2302      	movs	r3, #2
 8000c40:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c42:	f107 0314 	add.w	r3, r7, #20
 8000c46:	4618      	mov	r0, r3
 8000c48:	f005 ff94 	bl	8006b74 <HAL_RCCEx_PeriphCLKConfig>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8000c52:	f000 fa2d 	bl	80010b0 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	613b      	str	r3, [r7, #16]
 8000c5a:	4b3f      	ldr	r3, [pc, #252]	@ (8000d58 <HAL_I2S_MspInit+0x154>)
 8000c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c5e:	4a3e      	ldr	r2, [pc, #248]	@ (8000d58 <HAL_I2S_MspInit+0x154>)
 8000c60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000c64:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c66:	4b3c      	ldr	r3, [pc, #240]	@ (8000d58 <HAL_I2S_MspInit+0x154>)
 8000c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c6a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c6e:	613b      	str	r3, [r7, #16]
 8000c70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	60fb      	str	r3, [r7, #12]
 8000c76:	4b38      	ldr	r3, [pc, #224]	@ (8000d58 <HAL_I2S_MspInit+0x154>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7a:	4a37      	ldr	r2, [pc, #220]	@ (8000d58 <HAL_I2S_MspInit+0x154>)
 8000c7c:	f043 0301 	orr.w	r3, r3, #1
 8000c80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c82:	4b35      	ldr	r3, [pc, #212]	@ (8000d58 <HAL_I2S_MspInit+0x154>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c86:	f003 0301 	and.w	r3, r3, #1
 8000c8a:	60fb      	str	r3, [r7, #12]
 8000c8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60bb      	str	r3, [r7, #8]
 8000c92:	4b31      	ldr	r3, [pc, #196]	@ (8000d58 <HAL_I2S_MspInit+0x154>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c96:	4a30      	ldr	r2, [pc, #192]	@ (8000d58 <HAL_I2S_MspInit+0x154>)
 8000c98:	f043 0304 	orr.w	r3, r3, #4
 8000c9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c9e:	4b2e      	ldr	r3, [pc, #184]	@ (8000d58 <HAL_I2S_MspInit+0x154>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca2:	f003 0304 	and.w	r3, r3, #4
 8000ca6:	60bb      	str	r3, [r7, #8]
 8000ca8:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000caa:	2310      	movs	r3, #16
 8000cac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000cba:	2306      	movs	r3, #6
 8000cbc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000cbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	4825      	ldr	r0, [pc, #148]	@ (8000d5c <HAL_I2S_MspInit+0x158>)
 8000cc6:	f001 fd9d 	bl	8002804 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000cca:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000cce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000cdc:	2306      	movs	r3, #6
 8000cde:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ce0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	481e      	ldr	r0, [pc, #120]	@ (8000d60 <HAL_I2S_MspInit+0x15c>)
 8000ce8:	f001 fd8c 	bl	8002804 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream7;
 8000cec:	4b1d      	ldr	r3, [pc, #116]	@ (8000d64 <HAL_I2S_MspInit+0x160>)
 8000cee:	4a1e      	ldr	r2, [pc, #120]	@ (8000d68 <HAL_I2S_MspInit+0x164>)
 8000cf0:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8000cf2:	4b1c      	ldr	r3, [pc, #112]	@ (8000d64 <HAL_I2S_MspInit+0x160>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000cf8:	4b1a      	ldr	r3, [pc, #104]	@ (8000d64 <HAL_I2S_MspInit+0x160>)
 8000cfa:	2240      	movs	r2, #64	@ 0x40
 8000cfc:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cfe:	4b19      	ldr	r3, [pc, #100]	@ (8000d64 <HAL_I2S_MspInit+0x160>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000d04:	4b17      	ldr	r3, [pc, #92]	@ (8000d64 <HAL_I2S_MspInit+0x160>)
 8000d06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d0a:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d0c:	4b15      	ldr	r3, [pc, #84]	@ (8000d64 <HAL_I2S_MspInit+0x160>)
 8000d0e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000d12:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d14:	4b13      	ldr	r3, [pc, #76]	@ (8000d64 <HAL_I2S_MspInit+0x160>)
 8000d16:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d1a:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8000d1c:	4b11      	ldr	r3, [pc, #68]	@ (8000d64 <HAL_I2S_MspInit+0x160>)
 8000d1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d22:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000d24:	4b0f      	ldr	r3, [pc, #60]	@ (8000d64 <HAL_I2S_MspInit+0x160>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000d2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d64 <HAL_I2S_MspInit+0x160>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8000d30:	480c      	ldr	r0, [pc, #48]	@ (8000d64 <HAL_I2S_MspInit+0x160>)
 8000d32:	f001 f9f7 	bl	8002124 <HAL_DMA_Init>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <HAL_I2S_MspInit+0x13c>
    {
      Error_Handler();
 8000d3c:	f000 f9b8 	bl	80010b0 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi3_tx);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	4a08      	ldr	r2, [pc, #32]	@ (8000d64 <HAL_I2S_MspInit+0x160>)
 8000d44:	639a      	str	r2, [r3, #56]	@ 0x38
 8000d46:	4a07      	ldr	r2, [pc, #28]	@ (8000d64 <HAL_I2S_MspInit+0x160>)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000d4c:	bf00      	nop
 8000d4e:	3738      	adds	r7, #56	@ 0x38
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	40003c00 	.word	0x40003c00
 8000d58:	40023800 	.word	0x40023800
 8000d5c:	40020000 	.word	0x40020000
 8000d60:	40020800 	.word	0x40020800
 8000d64:	200009e0 	.word	0x200009e0
 8000d68:	400260b8 	.word	0x400260b8

08000d6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d72:	f000 fc27 	bl	80015c4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d76:	f000 f86f 	bl	8000e58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d7a:	f7ff fda1 	bl	80008c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d7e:	f7ff fd61 	bl	8000844 <MX_DMA_Init>
  MX_I2C1_Init();
 8000d82:	f7ff fe9b 	bl	8000abc <MX_I2C1_Init>
  MX_I2S3_Init();
 8000d86:	f7ff ff0f 	bl	8000ba8 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000d8a:	f000 f997 	bl	80010bc <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000d8e:	f00a fa63 	bl	800b258 <MX_USB_HOST_Init>
  MX_TIM2_Init();
 8000d92:	f000 fad9 	bl	8001348 <MX_TIM2_Init>
  MX_ADC1_Init();
 8000d96:	f7ff fb8f 	bl	80004b8 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000d9a:	f000 fb41 	bl	8001420 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  q15_t test = 20202;
 8000d9e:	f644 63ea 	movw	r3, #20202	@ 0x4eea
 8000da2:	80fb      	strh	r3, [r7, #6]
  q15_t rezultat = 20202*2;
 8000da4:	f649 53d4 	movw	r3, #40404	@ 0x9dd4
 8000da8:	80bb      	strh	r3, [r7, #4]

  configAudio();
 8000daa:	f7ff fc5b 	bl	8000664 <configAudio>
  init_fir_filter();
 8000dae:	f000 f901 	bl	8000fb4 <init_fir_filter>

  HAL_TIM_Base_Start(&htim2);
 8000db2:	4821      	ldr	r0, [pc, #132]	@ (8000e38 <main+0xcc>)
 8000db4:	f006 f8f8 	bl	8006fa8 <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc1, adc_signal, BUFFER_SIZE);
 8000db8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dbc:	491f      	ldr	r1, [pc, #124]	@ (8000e3c <main+0xd0>)
 8000dbe:	4820      	ldr	r0, [pc, #128]	@ (8000e40 <main+0xd4>)
 8000dc0:	f000 fcda 	bl	8001778 <HAL_ADC_Start_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000dc4:	f00a fa6e 	bl	800b2a4 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    if (fx_ready == 1) {
 8000dc8:	4b1e      	ldr	r3, [pc, #120]	@ (8000e44 <main+0xd8>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d1f8      	bne.n	8000dc4 <main+0x58>
		fx_ready = 0;
 8000dd2:	4b1c      	ldr	r3, [pc, #112]	@ (8000e44 <main+0xd8>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	701a      	strb	r2, [r3, #0]
		 convert_to_q15(adc_signal, conv_signal, BUFFER_SIZE);
 8000dd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ddc:	491a      	ldr	r1, [pc, #104]	@ (8000e48 <main+0xdc>)
 8000dde:	4817      	ldr	r0, [pc, #92]	@ (8000e3c <main+0xd0>)
 8000de0:	f000 f8a4 	bl	8000f2c <convert_to_q15>

        last_systick = HAL_GetTick();
 8000de4:	f000 fc54 	bl	8001690 <HAL_GetTick>
 8000de8:	4603      	mov	r3, r0
 8000dea:	4a18      	ldr	r2, [pc, #96]	@ (8000e4c <main+0xe0>)
 8000dec:	6013      	str	r3, [r2, #0]
//		echo_effect_q15(conv_signal, output_signal, BUFFER_SIZE);
//		tremolo_effect(conv_signal, output_signal, BUFFER_SIZE, 440);
//		smooth_signal_q15(conv_signal, output_signal, BUFFER_SIZE, 5);
//		last_systick = HAL_GetTick();

		last_systick = HAL_GetTick();
 8000dee:	f000 fc4f 	bl	8001690 <HAL_GetTick>
 8000df2:	4603      	mov	r3, r0
 8000df4:	4a15      	ldr	r2, [pc, #84]	@ (8000e4c <main+0xe0>)
 8000df6:	6013      	str	r3, [r2, #0]
//		amplify_signal_q15(conv_signal, gained_signal, BUFFER_SIZE, 1.0f);
		last_systick = HAL_GetTick();
 8000df8:	f000 fc4a 	bl	8001690 <HAL_GetTick>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	4a13      	ldr	r2, [pc, #76]	@ (8000e4c <main+0xe0>)
 8000e00:	6013      	str	r3, [r2, #0]

//		limiter(conv_signal, output_signal, BUFFER_SIZE, 25000);
		fir_filter(conv_signal, filtered_signal);
 8000e02:	4913      	ldr	r1, [pc, #76]	@ (8000e50 <main+0xe4>)
 8000e04:	4810      	ldr	r0, [pc, #64]	@ (8000e48 <main+0xdc>)
 8000e06:	f000 f8f3 	bl	8000ff0 <fir_filter>
//		amplify_q15_cmsis(filtered_signal, output_signal, BUFFER_SIZE, 4915);
		if (flag_uart) callUart(adc_signal);
 8000e0a:	4b12      	ldr	r3, [pc, #72]	@ (8000e54 <main+0xe8>)
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d002      	beq.n	8000e1a <main+0xae>
 8000e14:	4809      	ldr	r0, [pc, #36]	@ (8000e3c <main+0xd0>)
 8000e16:	f000 f8b5 	bl	8000f84 <callUart>
		flag_uart = 0;
 8000e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e54 <main+0xe8>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	701a      	strb	r2, [r3, #0]

//		tremolo_effect(filtered_signal, output_signal, BUFFER_SIZE, 440);
//		echo_effect(filtered_signal, output_signal, BUFFER_SIZE, 0.5, 0.5);


		last_systick = HAL_GetTick();
 8000e20:	f000 fc36 	bl	8001690 <HAL_GetTick>
 8000e24:	4603      	mov	r3, r0
 8000e26:	4a09      	ldr	r2, [pc, #36]	@ (8000e4c <main+0xe0>)
 8000e28:	6013      	str	r3, [r2, #0]




        last_systick = HAL_GetTick();
 8000e2a:	f000 fc31 	bl	8001690 <HAL_GetTick>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	4a06      	ldr	r2, [pc, #24]	@ (8000e4c <main+0xe0>)
 8000e32:	6013      	str	r3, [r2, #0]
    MX_USB_HOST_Process();
 8000e34:	e7c6      	b.n	8000dc4 <main+0x58>
 8000e36:	bf00      	nop
 8000e38:	20001f38 	.word	0x20001f38
 8000e3c:	20000a40 	.word	0x20000a40
 8000e40:	2000089c 	.word	0x2000089c
 8000e44:	20000e40 	.word	0x20000e40
 8000e48:	20000e48 	.word	0x20000e48
 8000e4c:	20000e44 	.word	0x20000e44
 8000e50:	20001248 	.word	0x20001248
 8000e54:	20001ed8 	.word	0x20001ed8

08000e58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b094      	sub	sp, #80	@ 0x50
 8000e5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e5e:	f107 0320 	add.w	r3, r7, #32
 8000e62:	2230      	movs	r2, #48	@ 0x30
 8000e64:	2100      	movs	r1, #0
 8000e66:	4618      	mov	r0, r3
 8000e68:	f00a fff8 	bl	800be5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e6c:	f107 030c 	add.w	r3, r7, #12
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	605a      	str	r2, [r3, #4]
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	60da      	str	r2, [r3, #12]
 8000e7a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	60bb      	str	r3, [r7, #8]
 8000e80:	4b28      	ldr	r3, [pc, #160]	@ (8000f24 <SystemClock_Config+0xcc>)
 8000e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e84:	4a27      	ldr	r2, [pc, #156]	@ (8000f24 <SystemClock_Config+0xcc>)
 8000e86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e8a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e8c:	4b25      	ldr	r3, [pc, #148]	@ (8000f24 <SystemClock_Config+0xcc>)
 8000e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e94:	60bb      	str	r3, [r7, #8]
 8000e96:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e98:	2300      	movs	r3, #0
 8000e9a:	607b      	str	r3, [r7, #4]
 8000e9c:	4b22      	ldr	r3, [pc, #136]	@ (8000f28 <SystemClock_Config+0xd0>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a21      	ldr	r2, [pc, #132]	@ (8000f28 <SystemClock_Config+0xd0>)
 8000ea2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ea6:	6013      	str	r3, [r2, #0]
 8000ea8:	4b1f      	ldr	r3, [pc, #124]	@ (8000f28 <SystemClock_Config+0xd0>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000eb0:	607b      	str	r3, [r7, #4]
 8000eb2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000eb8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ebc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ec2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000ec8:	2304      	movs	r3, #4
 8000eca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000ecc:	23a8      	movs	r3, #168	@ 0xa8
 8000ece:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000ed4:	2307      	movs	r3, #7
 8000ed6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ed8:	f107 0320 	add.w	r3, r7, #32
 8000edc:	4618      	mov	r0, r3
 8000ede:	f005 f9b1 	bl	8006244 <HAL_RCC_OscConfig>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d001      	beq.n	8000eec <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000ee8:	f000 f8e2 	bl	80010b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eec:	230f      	movs	r3, #15
 8000eee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ef8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000efc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000efe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f02:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f04:	f107 030c 	add.w	r3, r7, #12
 8000f08:	2105      	movs	r1, #5
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f005 fc12 	bl	8006734 <HAL_RCC_ClockConfig>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000f16:	f000 f8cb 	bl	80010b0 <Error_Handler>
  }
}
 8000f1a:	bf00      	nop
 8000f1c:	3750      	adds	r7, #80	@ 0x50
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	40023800 	.word	0x40023800
 8000f28:	40007000 	.word	0x40007000

08000f2c <convert_to_q15>:
    arm_mult_q15(input_signal, gain_array, output_signal, length);
}


//FIR FILTER
void convert_to_q15(uint16_t *rawInput, q15_t *convertedSignal, int size) {
 8000f2c:	b480      	push	{r7}
 8000f2e:	b087      	sub	sp, #28
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	60f8      	str	r0, [r7, #12]
 8000f34:	60b9      	str	r1, [r7, #8]
 8000f36:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < size; i++) {
 8000f38:	2300      	movs	r3, #0
 8000f3a:	617b      	str	r3, [r7, #20]
 8000f3c:	e017      	b.n	8000f6e <convert_to_q15+0x42>
        // Map uint16_t (0 to 65535) to q15_t (-32768 to 32767)
//        convertedSignal[i] = (q15_t)((int32_t)(rawInput[i] - 32768));
//        convertedSignal[i] = (q15_t)((int32_t)(rawInput[i] - 0));
    	convertedSignal[i] = (q15_t)((rawInput[i] * 32767) / 4096);
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	005b      	lsls	r3, r3, #1
 8000f42:	68fa      	ldr	r2, [r7, #12]
 8000f44:	4413      	add	r3, r2
 8000f46:	881b      	ldrh	r3, [r3, #0]
 8000f48:	461a      	mov	r2, r3
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	03db      	lsls	r3, r3, #15
 8000f4e:	1a9b      	subs	r3, r3, r2
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	da01      	bge.n	8000f58 <convert_to_q15+0x2c>
 8000f54:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000f58:	131b      	asrs	r3, r3, #12
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	68ba      	ldr	r2, [r7, #8]
 8000f62:	4413      	add	r3, r2
 8000f64:	b20a      	sxth	r2, r1
 8000f66:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < size; i++) {
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	3301      	adds	r3, #1
 8000f6c:	617b      	str	r3, [r7, #20]
 8000f6e:	697a      	ldr	r2, [r7, #20]
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	429a      	cmp	r2, r3
 8000f74:	dbe3      	blt.n	8000f3e <convert_to_q15+0x12>
    }
}
 8000f76:	bf00      	nop
 8000f78:	bf00      	nop
 8000f7a:	371c      	adds	r7, #28
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr

08000f84 <callUart>:

void callUart(uint16_t* input) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
	  HAL_UART_Transmit_DMA(&huart2, (uint8_t *)input, sizeof(input));
 8000f8c:	2204      	movs	r2, #4
 8000f8e:	6879      	ldr	r1, [r7, #4]
 8000f90:	4806      	ldr	r0, [pc, #24]	@ (8000fac <callUart+0x28>)
 8000f92:	f006 fb4b 	bl	800762c <HAL_UART_Transmit_DMA>
	  HAL_I2S_Transmit_DMA(&hi2s3, input, BUFFER_SIZE);
 8000f96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f9a:	6879      	ldr	r1, [r7, #4]
 8000f9c:	4804      	ldr	r0, [pc, #16]	@ (8000fb0 <callUart+0x2c>)
 8000f9e:	f004 fcf9 	bl	8005994 <HAL_I2S_Transmit_DMA>
}
 8000fa2:	bf00      	nop
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	20001f80 	.word	0x20001f80
 8000fb0:	20000998 	.word	0x20000998

08000fb4 <init_fir_filter>:




void init_fir_filter(void) {
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af02      	add	r7, sp, #8
    arm_float_to_q15(firCoeffs, firCoeffsQ15, NUM_TAPS);
 8000fba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fbe:	4908      	ldr	r1, [pc, #32]	@ (8000fe0 <init_fir_filter+0x2c>)
 8000fc0:	4808      	ldr	r0, [pc, #32]	@ (8000fe4 <init_fir_filter+0x30>)
 8000fc2:	f00a fc53 	bl	800b86c <arm_float_to_q15>
    arm_fir_init_q15(&S, NUM_TAPS, firCoeffsQ15, firStateQ15, BLOCK_SIZE);
 8000fc6:	2340      	movs	r3, #64	@ 0x40
 8000fc8:	9300      	str	r3, [sp, #0]
 8000fca:	4b07      	ldr	r3, [pc, #28]	@ (8000fe8 <init_fir_filter+0x34>)
 8000fcc:	4a04      	ldr	r2, [pc, #16]	@ (8000fe0 <init_fir_filter+0x2c>)
 8000fce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fd2:	4806      	ldr	r0, [pc, #24]	@ (8000fec <init_fir_filter+0x38>)
 8000fd4:	f00a fe6e 	bl	800bcb4 <arm_fir_init_q15>
}
 8000fd8:	bf00      	nop
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	20001648 	.word	0x20001648
 8000fe4:	20000000 	.word	0x20000000
 8000fe8:	20001a48 	.word	0x20001a48
 8000fec:	20001ec8 	.word	0x20001ec8

08000ff0 <fir_filter>:
void fir_filter(q15_t *input, q15_t *output) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < BUFFER_SIZE; i += BLOCK_SIZE) {
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	60fb      	str	r3, [r7, #12]
 8000ffe:	e00e      	b.n	800101e <fir_filter+0x2e>
        arm_fir_q15(&S, &input[i], &output[i], BLOCK_SIZE);
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	005b      	lsls	r3, r3, #1
 8001004:	687a      	ldr	r2, [r7, #4]
 8001006:	18d1      	adds	r1, r2, r3
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	683a      	ldr	r2, [r7, #0]
 800100e:	441a      	add	r2, r3
 8001010:	2340      	movs	r3, #64	@ 0x40
 8001012:	4807      	ldr	r0, [pc, #28]	@ (8001030 <fir_filter+0x40>)
 8001014:	f00a fcc2 	bl	800b99c <arm_fir_q15>
    for (int i = 0; i < BUFFER_SIZE; i += BLOCK_SIZE) {
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	3340      	adds	r3, #64	@ 0x40
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001024:	dbec      	blt.n	8001000 <fir_filter+0x10>
    }
}
 8001026:	bf00      	nop
 8001028:	bf00      	nop
 800102a:	3710      	adds	r7, #16
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	20001ec8 	.word	0x20001ec8

08001034 <HAL_ADC_ConvCpltCallback>:
}




void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc1) {
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
	fx_ready = 1;
 800103c:	4b08      	ldr	r3, [pc, #32]	@ (8001060 <HAL_ADC_ConvCpltCallback+0x2c>)
 800103e:	2201      	movs	r2, #1
 8001040:	701a      	strb	r2, [r3, #0]
	if (call_uart_once = 1) {
 8001042:	4b08      	ldr	r3, [pc, #32]	@ (8001064 <HAL_ADC_ConvCpltCallback+0x30>)
 8001044:	2201      	movs	r2, #1
 8001046:	701a      	strb	r2, [r3, #0]
		flag_uart =  1;
 8001048:	4b07      	ldr	r3, [pc, #28]	@ (8001068 <HAL_ADC_ConvCpltCallback+0x34>)
 800104a:	2201      	movs	r2, #1
 800104c:	701a      	strb	r2, [r3, #0]
	}
	call_uart_once = 0;
 800104e:	4b05      	ldr	r3, [pc, #20]	@ (8001064 <HAL_ADC_ConvCpltCallback+0x30>)
 8001050:	2200      	movs	r2, #0
 8001052:	701a      	strb	r2, [r3, #0]
}
 8001054:	bf00      	nop
 8001056:	370c      	adds	r7, #12
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr
 8001060:	20000e40 	.word	0x20000e40
 8001064:	20000800 	.word	0x20000800
 8001068:	20001ed8 	.word	0x20001ed8

0800106c <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
    if (hi2s->Instance == SPI3) {
    }
}
 8001074:	bf00      	nop
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr

08001080 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
    // Example: Check if buffer is full
    if (fx_ready) {
 8001088:	4b07      	ldr	r3, [pc, #28]	@ (80010a8 <HAL_UART_TxCpltCallback+0x28>)
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	b2db      	uxtb	r3, r3
 800108e:	2b00      	cmp	r3, #0
 8001090:	d004      	beq.n	800109c <HAL_UART_TxCpltCallback+0x1c>
        buffer_overrun_count++;
 8001092:	4b06      	ldr	r3, [pc, #24]	@ (80010ac <HAL_UART_TxCpltCallback+0x2c>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	3301      	adds	r3, #1
 8001098:	4a04      	ldr	r2, [pc, #16]	@ (80010ac <HAL_UART_TxCpltCallback+0x2c>)
 800109a:	6013      	str	r3, [r2, #0]
    }
}
 800109c:	bf00      	nop
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	20000e40 	.word	0x20000e40
 80010ac:	20001ed4 	.word	0x20001ed4

080010b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010b4:	b672      	cpsid	i
}
 80010b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010b8:	bf00      	nop
 80010ba:	e7fd      	b.n	80010b8 <Error_Handler+0x8>

080010bc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80010c0:	4b17      	ldr	r3, [pc, #92]	@ (8001120 <MX_SPI1_Init+0x64>)
 80010c2:	4a18      	ldr	r2, [pc, #96]	@ (8001124 <MX_SPI1_Init+0x68>)
 80010c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80010c6:	4b16      	ldr	r3, [pc, #88]	@ (8001120 <MX_SPI1_Init+0x64>)
 80010c8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80010cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80010ce:	4b14      	ldr	r3, [pc, #80]	@ (8001120 <MX_SPI1_Init+0x64>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80010d4:	4b12      	ldr	r3, [pc, #72]	@ (8001120 <MX_SPI1_Init+0x64>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010da:	4b11      	ldr	r3, [pc, #68]	@ (8001120 <MX_SPI1_Init+0x64>)
 80010dc:	2200      	movs	r2, #0
 80010de:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001120 <MX_SPI1_Init+0x64>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80010e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001120 <MX_SPI1_Init+0x64>)
 80010e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010ec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80010ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001120 <MX_SPI1_Init+0x64>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001120 <MX_SPI1_Init+0x64>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80010fa:	4b09      	ldr	r3, [pc, #36]	@ (8001120 <MX_SPI1_Init+0x64>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001100:	4b07      	ldr	r3, [pc, #28]	@ (8001120 <MX_SPI1_Init+0x64>)
 8001102:	2200      	movs	r2, #0
 8001104:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001106:	4b06      	ldr	r3, [pc, #24]	@ (8001120 <MX_SPI1_Init+0x64>)
 8001108:	220a      	movs	r2, #10
 800110a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800110c:	4804      	ldr	r0, [pc, #16]	@ (8001120 <MX_SPI1_Init+0x64>)
 800110e:	f005 fe73 	bl	8006df8 <HAL_SPI_Init>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001118:	f7ff ffca 	bl	80010b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800111c:	bf00      	nop
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20001edc 	.word	0x20001edc
 8001124:	40013000 	.word	0x40013000

08001128 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b08a      	sub	sp, #40	@ 0x28
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	2200      	movs	r2, #0
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	605a      	str	r2, [r3, #4]
 800113a:	609a      	str	r2, [r3, #8]
 800113c:	60da      	str	r2, [r3, #12]
 800113e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a19      	ldr	r2, [pc, #100]	@ (80011ac <HAL_SPI_MspInit+0x84>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d12b      	bne.n	80011a2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	613b      	str	r3, [r7, #16]
 800114e:	4b18      	ldr	r3, [pc, #96]	@ (80011b0 <HAL_SPI_MspInit+0x88>)
 8001150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001152:	4a17      	ldr	r2, [pc, #92]	@ (80011b0 <HAL_SPI_MspInit+0x88>)
 8001154:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001158:	6453      	str	r3, [r2, #68]	@ 0x44
 800115a:	4b15      	ldr	r3, [pc, #84]	@ (80011b0 <HAL_SPI_MspInit+0x88>)
 800115c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800115e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001162:	613b      	str	r3, [r7, #16]
 8001164:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	60fb      	str	r3, [r7, #12]
 800116a:	4b11      	ldr	r3, [pc, #68]	@ (80011b0 <HAL_SPI_MspInit+0x88>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116e:	4a10      	ldr	r2, [pc, #64]	@ (80011b0 <HAL_SPI_MspInit+0x88>)
 8001170:	f043 0301 	orr.w	r3, r3, #1
 8001174:	6313      	str	r3, [r2, #48]	@ 0x30
 8001176:	4b0e      	ldr	r3, [pc, #56]	@ (80011b0 <HAL_SPI_MspInit+0x88>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	f003 0301 	and.w	r3, r3, #1
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001182:	23e0      	movs	r3, #224	@ 0xe0
 8001184:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001186:	2302      	movs	r3, #2
 8001188:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118a:	2300      	movs	r3, #0
 800118c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800118e:	2300      	movs	r3, #0
 8001190:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001192:	2305      	movs	r3, #5
 8001194:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001196:	f107 0314 	add.w	r3, r7, #20
 800119a:	4619      	mov	r1, r3
 800119c:	4805      	ldr	r0, [pc, #20]	@ (80011b4 <HAL_SPI_MspInit+0x8c>)
 800119e:	f001 fb31 	bl	8002804 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80011a2:	bf00      	nop
 80011a4:	3728      	adds	r7, #40	@ 0x28
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40013000 	.word	0x40013000
 80011b0:	40023800 	.word	0x40023800
 80011b4:	40020000 	.word	0x40020000

080011b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	607b      	str	r3, [r7, #4]
 80011c2:	4b10      	ldr	r3, [pc, #64]	@ (8001204 <HAL_MspInit+0x4c>)
 80011c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011c6:	4a0f      	ldr	r2, [pc, #60]	@ (8001204 <HAL_MspInit+0x4c>)
 80011c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80011ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001204 <HAL_MspInit+0x4c>)
 80011d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011d6:	607b      	str	r3, [r7, #4]
 80011d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	603b      	str	r3, [r7, #0]
 80011de:	4b09      	ldr	r3, [pc, #36]	@ (8001204 <HAL_MspInit+0x4c>)
 80011e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e2:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <HAL_MspInit+0x4c>)
 80011e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80011ea:	4b06      	ldr	r3, [pc, #24]	@ (8001204 <HAL_MspInit+0x4c>)
 80011ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011f2:	603b      	str	r3, [r7, #0]
 80011f4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80011f6:	2007      	movs	r0, #7
 80011f8:	f000 ff52 	bl	80020a0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	40023800 	.word	0x40023800

08001208 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800120c:	bf00      	nop
 800120e:	e7fd      	b.n	800120c <NMI_Handler+0x4>

08001210 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001214:	bf00      	nop
 8001216:	e7fd      	b.n	8001214 <HardFault_Handler+0x4>

08001218 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800121c:	bf00      	nop
 800121e:	e7fd      	b.n	800121c <MemManage_Handler+0x4>

08001220 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001224:	bf00      	nop
 8001226:	e7fd      	b.n	8001224 <BusFault_Handler+0x4>

08001228 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800122c:	bf00      	nop
 800122e:	e7fd      	b.n	800122c <UsageFault_Handler+0x4>

08001230 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr

0800123e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800123e:	b480      	push	{r7}
 8001240:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001242:	bf00      	nop
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr

0800124c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001250:	bf00      	nop
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr

0800125a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800125e:	f000 fa03 	bl	8001668 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
	...

08001268 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800126c:	4802      	ldr	r0, [pc, #8]	@ (8001278 <DMA1_Stream6_IRQHandler+0x10>)
 800126e:	f001 f85f 	bl	8002330 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20001fc8 	.word	0x20001fc8

0800127c <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001280:	4802      	ldr	r0, [pc, #8]	@ (800128c <DMA1_Stream7_IRQHandler+0x10>)
 8001282:	f001 f855 	bl	8002330 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8001286:	bf00      	nop
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	200009e0 	.word	0x200009e0

08001290 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001294:	4802      	ldr	r0, [pc, #8]	@ (80012a0 <DMA2_Stream0_IRQHandler+0x10>)
 8001296:	f001 f84b 	bl	8002330 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800129a:	bf00      	nop
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	200008e4 	.word	0x200008e4

080012a4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80012a8:	4802      	ldr	r0, [pc, #8]	@ (80012b4 <OTG_FS_IRQHandler+0x10>)
 80012aa:	f001 ff41 	bl	8003130 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	20002408 	.word	0x20002408

080012b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b086      	sub	sp, #24
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012c0:	4a14      	ldr	r2, [pc, #80]	@ (8001314 <_sbrk+0x5c>)
 80012c2:	4b15      	ldr	r3, [pc, #84]	@ (8001318 <_sbrk+0x60>)
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012cc:	4b13      	ldr	r3, [pc, #76]	@ (800131c <_sbrk+0x64>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d102      	bne.n	80012da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012d4:	4b11      	ldr	r3, [pc, #68]	@ (800131c <_sbrk+0x64>)
 80012d6:	4a12      	ldr	r2, [pc, #72]	@ (8001320 <_sbrk+0x68>)
 80012d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012da:	4b10      	ldr	r3, [pc, #64]	@ (800131c <_sbrk+0x64>)
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4413      	add	r3, r2
 80012e2:	693a      	ldr	r2, [r7, #16]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d207      	bcs.n	80012f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012e8:	f00a fdd0 	bl	800be8c <__errno>
 80012ec:	4603      	mov	r3, r0
 80012ee:	220c      	movs	r2, #12
 80012f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012f6:	e009      	b.n	800130c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012f8:	4b08      	ldr	r3, [pc, #32]	@ (800131c <_sbrk+0x64>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012fe:	4b07      	ldr	r3, [pc, #28]	@ (800131c <_sbrk+0x64>)
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4413      	add	r3, r2
 8001306:	4a05      	ldr	r2, [pc, #20]	@ (800131c <_sbrk+0x64>)
 8001308:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800130a:	68fb      	ldr	r3, [r7, #12]
}
 800130c:	4618      	mov	r0, r3
 800130e:	3718      	adds	r7, #24
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	20020000 	.word	0x20020000
 8001318:	00000400 	.word	0x00000400
 800131c:	20001f34 	.word	0x20001f34
 8001320:	20002930 	.word	0x20002930

08001324 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001328:	4b06      	ldr	r3, [pc, #24]	@ (8001344 <SystemInit+0x20>)
 800132a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800132e:	4a05      	ldr	r2, [pc, #20]	@ (8001344 <SystemInit+0x20>)
 8001330:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001334:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001338:	bf00      	nop
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	e000ed00 	.word	0xe000ed00

08001348 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b086      	sub	sp, #24
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800134e:	f107 0308 	add.w	r3, r7, #8
 8001352:	2200      	movs	r2, #0
 8001354:	601a      	str	r2, [r3, #0]
 8001356:	605a      	str	r2, [r3, #4]
 8001358:	609a      	str	r2, [r3, #8]
 800135a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800135c:	463b      	mov	r3, r7
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001364:	4b1d      	ldr	r3, [pc, #116]	@ (80013dc <MX_TIM2_Init+0x94>)
 8001366:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800136a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 800136c:	4b1b      	ldr	r3, [pc, #108]	@ (80013dc <MX_TIM2_Init+0x94>)
 800136e:	2253      	movs	r2, #83	@ 0x53
 8001370:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001372:	4b1a      	ldr	r3, [pc, #104]	@ (80013dc <MX_TIM2_Init+0x94>)
 8001374:	2200      	movs	r2, #0
 8001376:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 22-1;
 8001378:	4b18      	ldr	r3, [pc, #96]	@ (80013dc <MX_TIM2_Init+0x94>)
 800137a:	2215      	movs	r2, #21
 800137c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800137e:	4b17      	ldr	r3, [pc, #92]	@ (80013dc <MX_TIM2_Init+0x94>)
 8001380:	2200      	movs	r2, #0
 8001382:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001384:	4b15      	ldr	r3, [pc, #84]	@ (80013dc <MX_TIM2_Init+0x94>)
 8001386:	2200      	movs	r2, #0
 8001388:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800138a:	4814      	ldr	r0, [pc, #80]	@ (80013dc <MX_TIM2_Init+0x94>)
 800138c:	f005 fdbd 	bl	8006f0a <HAL_TIM_Base_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001396:	f7ff fe8b 	bl	80010b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800139a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800139e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013a0:	f107 0308 	add.w	r3, r7, #8
 80013a4:	4619      	mov	r1, r3
 80013a6:	480d      	ldr	r0, [pc, #52]	@ (80013dc <MX_TIM2_Init+0x94>)
 80013a8:	f005 fe66 	bl	8007078 <HAL_TIM_ConfigClockSource>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80013b2:	f7ff fe7d 	bl	80010b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80013b6:	2320      	movs	r3, #32
 80013b8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ba:	2300      	movs	r3, #0
 80013bc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013be:	463b      	mov	r3, r7
 80013c0:	4619      	mov	r1, r3
 80013c2:	4806      	ldr	r0, [pc, #24]	@ (80013dc <MX_TIM2_Init+0x94>)
 80013c4:	f006 f866 	bl	8007494 <HAL_TIMEx_MasterConfigSynchronization>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80013ce:	f7ff fe6f 	bl	80010b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013d2:	bf00      	nop
 80013d4:	3718      	adds	r7, #24
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	20001f38 	.word	0x20001f38

080013e0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013f0:	d10d      	bne.n	800140e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	60fb      	str	r3, [r7, #12]
 80013f6:	4b09      	ldr	r3, [pc, #36]	@ (800141c <HAL_TIM_Base_MspInit+0x3c>)
 80013f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013fa:	4a08      	ldr	r2, [pc, #32]	@ (800141c <HAL_TIM_Base_MspInit+0x3c>)
 80013fc:	f043 0301 	orr.w	r3, r3, #1
 8001400:	6413      	str	r3, [r2, #64]	@ 0x40
 8001402:	4b06      	ldr	r3, [pc, #24]	@ (800141c <HAL_TIM_Base_MspInit+0x3c>)
 8001404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	60fb      	str	r3, [r7, #12]
 800140c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800140e:	bf00      	nop
 8001410:	3714      	adds	r7, #20
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	40023800 	.word	0x40023800

08001420 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001424:	4b11      	ldr	r3, [pc, #68]	@ (800146c <MX_USART2_UART_Init+0x4c>)
 8001426:	4a12      	ldr	r2, [pc, #72]	@ (8001470 <MX_USART2_UART_Init+0x50>)
 8001428:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 800142a:	4b10      	ldr	r3, [pc, #64]	@ (800146c <MX_USART2_UART_Init+0x4c>)
 800142c:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8001430:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001432:	4b0e      	ldr	r3, [pc, #56]	@ (800146c <MX_USART2_UART_Init+0x4c>)
 8001434:	2200      	movs	r2, #0
 8001436:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001438:	4b0c      	ldr	r3, [pc, #48]	@ (800146c <MX_USART2_UART_Init+0x4c>)
 800143a:	2200      	movs	r2, #0
 800143c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800143e:	4b0b      	ldr	r3, [pc, #44]	@ (800146c <MX_USART2_UART_Init+0x4c>)
 8001440:	2200      	movs	r2, #0
 8001442:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 8001444:	4b09      	ldr	r3, [pc, #36]	@ (800146c <MX_USART2_UART_Init+0x4c>)
 8001446:	2208      	movs	r2, #8
 8001448:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800144a:	4b08      	ldr	r3, [pc, #32]	@ (800146c <MX_USART2_UART_Init+0x4c>)
 800144c:	2200      	movs	r2, #0
 800144e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001450:	4b06      	ldr	r3, [pc, #24]	@ (800146c <MX_USART2_UART_Init+0x4c>)
 8001452:	2200      	movs	r2, #0
 8001454:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001456:	4805      	ldr	r0, [pc, #20]	@ (800146c <MX_USART2_UART_Init+0x4c>)
 8001458:	f006 f898 	bl	800758c <HAL_UART_Init>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001462:	f7ff fe25 	bl	80010b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001466:	bf00      	nop
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	20001f80 	.word	0x20001f80
 8001470:	40004400 	.word	0x40004400

08001474 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b08a      	sub	sp, #40	@ 0x28
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147c:	f107 0314 	add.w	r3, r7, #20
 8001480:	2200      	movs	r2, #0
 8001482:	601a      	str	r2, [r3, #0]
 8001484:	605a      	str	r2, [r3, #4]
 8001486:	609a      	str	r2, [r3, #8]
 8001488:	60da      	str	r2, [r3, #12]
 800148a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a32      	ldr	r2, [pc, #200]	@ (800155c <HAL_UART_MspInit+0xe8>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d15d      	bne.n	8001552 <HAL_UART_MspInit+0xde>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	613b      	str	r3, [r7, #16]
 800149a:	4b31      	ldr	r3, [pc, #196]	@ (8001560 <HAL_UART_MspInit+0xec>)
 800149c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149e:	4a30      	ldr	r2, [pc, #192]	@ (8001560 <HAL_UART_MspInit+0xec>)
 80014a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80014a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001560 <HAL_UART_MspInit+0xec>)
 80014a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ae:	613b      	str	r3, [r7, #16]
 80014b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	60fb      	str	r3, [r7, #12]
 80014b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001560 <HAL_UART_MspInit+0xec>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ba:	4a29      	ldr	r2, [pc, #164]	@ (8001560 <HAL_UART_MspInit+0xec>)
 80014bc:	f043 0301 	orr.w	r3, r3, #1
 80014c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c2:	4b27      	ldr	r3, [pc, #156]	@ (8001560 <HAL_UART_MspInit+0xec>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	60fb      	str	r3, [r7, #12]
 80014cc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80014ce:	230c      	movs	r3, #12
 80014d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d2:	2302      	movs	r3, #2
 80014d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d6:	2300      	movs	r3, #0
 80014d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014da:	2303      	movs	r3, #3
 80014dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014de:	2307      	movs	r3, #7
 80014e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014e2:	f107 0314 	add.w	r3, r7, #20
 80014e6:	4619      	mov	r1, r3
 80014e8:	481e      	ldr	r0, [pc, #120]	@ (8001564 <HAL_UART_MspInit+0xf0>)
 80014ea:	f001 f98b 	bl	8002804 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80014ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001568 <HAL_UART_MspInit+0xf4>)
 80014f0:	4a1e      	ldr	r2, [pc, #120]	@ (800156c <HAL_UART_MspInit+0xf8>)
 80014f2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80014f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001568 <HAL_UART_MspInit+0xf4>)
 80014f6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80014fa:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001568 <HAL_UART_MspInit+0xf4>)
 80014fe:	2240      	movs	r2, #64	@ 0x40
 8001500:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001502:	4b19      	ldr	r3, [pc, #100]	@ (8001568 <HAL_UART_MspInit+0xf4>)
 8001504:	2200      	movs	r2, #0
 8001506:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001508:	4b17      	ldr	r3, [pc, #92]	@ (8001568 <HAL_UART_MspInit+0xf4>)
 800150a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800150e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001510:	4b15      	ldr	r3, [pc, #84]	@ (8001568 <HAL_UART_MspInit+0xf4>)
 8001512:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001516:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001518:	4b13      	ldr	r3, [pc, #76]	@ (8001568 <HAL_UART_MspInit+0xf4>)
 800151a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800151e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 8001520:	4b11      	ldr	r3, [pc, #68]	@ (8001568 <HAL_UART_MspInit+0xf4>)
 8001522:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001526:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001528:	4b0f      	ldr	r3, [pc, #60]	@ (8001568 <HAL_UART_MspInit+0xf4>)
 800152a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800152e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001530:	4b0d      	ldr	r3, [pc, #52]	@ (8001568 <HAL_UART_MspInit+0xf4>)
 8001532:	2200      	movs	r2, #0
 8001534:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001536:	480c      	ldr	r0, [pc, #48]	@ (8001568 <HAL_UART_MspInit+0xf4>)
 8001538:	f000 fdf4 	bl	8002124 <HAL_DMA_Init>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <HAL_UART_MspInit+0xd2>
    {
      Error_Handler();
 8001542:	f7ff fdb5 	bl	80010b0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a07      	ldr	r2, [pc, #28]	@ (8001568 <HAL_UART_MspInit+0xf4>)
 800154a:	639a      	str	r2, [r3, #56]	@ 0x38
 800154c:	4a06      	ldr	r2, [pc, #24]	@ (8001568 <HAL_UART_MspInit+0xf4>)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001552:	bf00      	nop
 8001554:	3728      	adds	r7, #40	@ 0x28
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40004400 	.word	0x40004400
 8001560:	40023800 	.word	0x40023800
 8001564:	40020000 	.word	0x40020000
 8001568:	20001fc8 	.word	0x20001fc8
 800156c:	400260a0 	.word	0x400260a0

08001570 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001570:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015a8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001574:	f7ff fed6 	bl	8001324 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001578:	480c      	ldr	r0, [pc, #48]	@ (80015ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800157a:	490d      	ldr	r1, [pc, #52]	@ (80015b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800157c:	4a0d      	ldr	r2, [pc, #52]	@ (80015b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800157e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001580:	e002      	b.n	8001588 <LoopCopyDataInit>

08001582 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001582:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001584:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001586:	3304      	adds	r3, #4

08001588 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001588:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800158a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800158c:	d3f9      	bcc.n	8001582 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800158e:	4a0a      	ldr	r2, [pc, #40]	@ (80015b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001590:	4c0a      	ldr	r4, [pc, #40]	@ (80015bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001592:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001594:	e001      	b.n	800159a <LoopFillZerobss>

08001596 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001596:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001598:	3204      	adds	r2, #4

0800159a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800159a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800159c:	d3fb      	bcc.n	8001596 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800159e:	f00a fc7b 	bl	800be98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015a2:	f7ff fbe3 	bl	8000d6c <main>
  bx  lr    
 80015a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80015a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80015ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015b0:	20000880 	.word	0x20000880
  ldr r2, =_sidata
 80015b4:	0800bfc4 	.word	0x0800bfc4
  ldr r2, =_sbss
 80015b8:	20000880 	.word	0x20000880
  ldr r4, =_ebss
 80015bc:	20002930 	.word	0x20002930

080015c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015c0:	e7fe      	b.n	80015c0 <ADC_IRQHandler>
	...

080015c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001604 <HAL_Init+0x40>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001604 <HAL_Init+0x40>)
 80015ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001604 <HAL_Init+0x40>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001604 <HAL_Init+0x40>)
 80015da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015e0:	4b08      	ldr	r3, [pc, #32]	@ (8001604 <HAL_Init+0x40>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a07      	ldr	r2, [pc, #28]	@ (8001604 <HAL_Init+0x40>)
 80015e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015ec:	2003      	movs	r0, #3
 80015ee:	f000 fd57 	bl	80020a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015f2:	2000      	movs	r0, #0
 80015f4:	f000 f808 	bl	8001608 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015f8:	f7ff fdde 	bl	80011b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40023c00 	.word	0x40023c00

08001608 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001610:	4b12      	ldr	r3, [pc, #72]	@ (800165c <HAL_InitTick+0x54>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	4b12      	ldr	r3, [pc, #72]	@ (8001660 <HAL_InitTick+0x58>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	4619      	mov	r1, r3
 800161a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800161e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001622:	fbb2 f3f3 	udiv	r3, r2, r3
 8001626:	4618      	mov	r0, r3
 8001628:	f000 fd6f 	bl	800210a <HAL_SYSTICK_Config>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e00e      	b.n	8001654 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2b0f      	cmp	r3, #15
 800163a:	d80a      	bhi.n	8001652 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800163c:	2200      	movs	r2, #0
 800163e:	6879      	ldr	r1, [r7, #4]
 8001640:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001644:	f000 fd37 	bl	80020b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001648:	4a06      	ldr	r2, [pc, #24]	@ (8001664 <HAL_InitTick+0x5c>)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800164e:	2300      	movs	r3, #0
 8001650:	e000      	b.n	8001654 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
}
 8001654:	4618      	mov	r0, r3
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	20000804 	.word	0x20000804
 8001660:	2000080c 	.word	0x2000080c
 8001664:	20000808 	.word	0x20000808

08001668 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800166c:	4b06      	ldr	r3, [pc, #24]	@ (8001688 <HAL_IncTick+0x20>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	461a      	mov	r2, r3
 8001672:	4b06      	ldr	r3, [pc, #24]	@ (800168c <HAL_IncTick+0x24>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4413      	add	r3, r2
 8001678:	4a04      	ldr	r2, [pc, #16]	@ (800168c <HAL_IncTick+0x24>)
 800167a:	6013      	str	r3, [r2, #0]
}
 800167c:	bf00      	nop
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	2000080c 	.word	0x2000080c
 800168c:	20002028 	.word	0x20002028

08001690 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  return uwTick;
 8001694:	4b03      	ldr	r3, [pc, #12]	@ (80016a4 <HAL_GetTick+0x14>)
 8001696:	681b      	ldr	r3, [r3, #0]
}
 8001698:	4618      	mov	r0, r3
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	20002028 	.word	0x20002028

080016a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016b0:	f7ff ffee 	bl	8001690 <HAL_GetTick>
 80016b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80016c0:	d005      	beq.n	80016ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016c2:	4b0a      	ldr	r3, [pc, #40]	@ (80016ec <HAL_Delay+0x44>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	461a      	mov	r2, r3
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	4413      	add	r3, r2
 80016cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80016ce:	bf00      	nop
 80016d0:	f7ff ffde 	bl	8001690 <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	68fa      	ldr	r2, [r7, #12]
 80016dc:	429a      	cmp	r2, r3
 80016de:	d8f7      	bhi.n	80016d0 <HAL_Delay+0x28>
  {
  }
}
 80016e0:	bf00      	nop
 80016e2:	bf00      	nop
 80016e4:	3710      	adds	r7, #16
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	2000080c 	.word	0x2000080c

080016f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016f8:	2300      	movs	r3, #0
 80016fa:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d101      	bne.n	8001706 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e033      	b.n	800176e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800170a:	2b00      	cmp	r3, #0
 800170c:	d109      	bne.n	8001722 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f7fe ff24 	bl	800055c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2200      	movs	r2, #0
 8001718:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2200      	movs	r2, #0
 800171e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001726:	f003 0310 	and.w	r3, r3, #16
 800172a:	2b00      	cmp	r3, #0
 800172c:	d118      	bne.n	8001760 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001732:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001736:	f023 0302 	bic.w	r3, r3, #2
 800173a:	f043 0202 	orr.w	r2, r3, #2
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f000 fa5e 	bl	8001c04 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2200      	movs	r2, #0
 800174c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001752:	f023 0303 	bic.w	r3, r3, #3
 8001756:	f043 0201 	orr.w	r2, r3, #1
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	641a      	str	r2, [r3, #64]	@ 0x40
 800175e:	e001      	b.n	8001764 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800176c:	7bfb      	ldrb	r3, [r7, #15]
}
 800176e:	4618      	mov	r0, r3
 8001770:	3710      	adds	r7, #16
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
	...

08001778 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b086      	sub	sp, #24
 800177c:	af00      	add	r7, sp, #0
 800177e:	60f8      	str	r0, [r7, #12]
 8001780:	60b9      	str	r1, [r7, #8]
 8001782:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001784:	2300      	movs	r3, #0
 8001786:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800178e:	2b01      	cmp	r3, #1
 8001790:	d101      	bne.n	8001796 <HAL_ADC_Start_DMA+0x1e>
 8001792:	2302      	movs	r3, #2
 8001794:	e0e9      	b.n	800196a <HAL_ADC_Start_DMA+0x1f2>
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	2201      	movs	r2, #1
 800179a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	f003 0301 	and.w	r3, r3, #1
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d018      	beq.n	80017de <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	689a      	ldr	r2, [r3, #8]
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f042 0201 	orr.w	r2, r2, #1
 80017ba:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80017bc:	4b6d      	ldr	r3, [pc, #436]	@ (8001974 <HAL_ADC_Start_DMA+0x1fc>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a6d      	ldr	r2, [pc, #436]	@ (8001978 <HAL_ADC_Start_DMA+0x200>)
 80017c2:	fba2 2303 	umull	r2, r3, r2, r3
 80017c6:	0c9a      	lsrs	r2, r3, #18
 80017c8:	4613      	mov	r3, r2
 80017ca:	005b      	lsls	r3, r3, #1
 80017cc:	4413      	add	r3, r2
 80017ce:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80017d0:	e002      	b.n	80017d8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	3b01      	subs	r3, #1
 80017d6:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d1f9      	bne.n	80017d2 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80017ec:	d107      	bne.n	80017fe <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	689a      	ldr	r2, [r3, #8]
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80017fc:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	f003 0301 	and.w	r3, r3, #1
 8001808:	2b01      	cmp	r3, #1
 800180a:	f040 80a1 	bne.w	8001950 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001812:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001816:	f023 0301 	bic.w	r3, r3, #1
 800181a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800182c:	2b00      	cmp	r3, #0
 800182e:	d007      	beq.n	8001840 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001834:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001838:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001844:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001848:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800184c:	d106      	bne.n	800185c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001852:	f023 0206 	bic.w	r2, r3, #6
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	645a      	str	r2, [r3, #68]	@ 0x44
 800185a:	e002      	b.n	8001862 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	2200      	movs	r2, #0
 8001860:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	2200      	movs	r2, #0
 8001866:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800186a:	4b44      	ldr	r3, [pc, #272]	@ (800197c <HAL_ADC_Start_DMA+0x204>)
 800186c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001872:	4a43      	ldr	r2, [pc, #268]	@ (8001980 <HAL_ADC_Start_DMA+0x208>)
 8001874:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800187a:	4a42      	ldr	r2, [pc, #264]	@ (8001984 <HAL_ADC_Start_DMA+0x20c>)
 800187c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001882:	4a41      	ldr	r2, [pc, #260]	@ (8001988 <HAL_ADC_Start_DMA+0x210>)
 8001884:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800188e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	685a      	ldr	r2, [r3, #4]
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800189e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	689a      	ldr	r2, [r3, #8]
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80018ae:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	334c      	adds	r3, #76	@ 0x4c
 80018ba:	4619      	mov	r1, r3
 80018bc:	68ba      	ldr	r2, [r7, #8]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	f000 fcde 	bl	8002280 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f003 031f 	and.w	r3, r3, #31
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d12a      	bne.n	8001926 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a2d      	ldr	r2, [pc, #180]	@ (800198c <HAL_ADC_Start_DMA+0x214>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d015      	beq.n	8001906 <HAL_ADC_Start_DMA+0x18e>
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a2c      	ldr	r2, [pc, #176]	@ (8001990 <HAL_ADC_Start_DMA+0x218>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d105      	bne.n	80018f0 <HAL_ADC_Start_DMA+0x178>
 80018e4:	4b25      	ldr	r3, [pc, #148]	@ (800197c <HAL_ADC_Start_DMA+0x204>)
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f003 031f 	and.w	r3, r3, #31
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d00a      	beq.n	8001906 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a27      	ldr	r2, [pc, #156]	@ (8001994 <HAL_ADC_Start_DMA+0x21c>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d136      	bne.n	8001968 <HAL_ADC_Start_DMA+0x1f0>
 80018fa:	4b20      	ldr	r3, [pc, #128]	@ (800197c <HAL_ADC_Start_DMA+0x204>)
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f003 0310 	and.w	r3, r3, #16
 8001902:	2b00      	cmp	r3, #0
 8001904:	d130      	bne.n	8001968 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001910:	2b00      	cmp	r3, #0
 8001912:	d129      	bne.n	8001968 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	689a      	ldr	r2, [r3, #8]
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001922:	609a      	str	r2, [r3, #8]
 8001924:	e020      	b.n	8001968 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a18      	ldr	r2, [pc, #96]	@ (800198c <HAL_ADC_Start_DMA+0x214>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d11b      	bne.n	8001968 <HAL_ADC_Start_DMA+0x1f0>
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d114      	bne.n	8001968 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	689a      	ldr	r2, [r3, #8]
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800194c:	609a      	str	r2, [r3, #8]
 800194e:	e00b      	b.n	8001968 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001954:	f043 0210 	orr.w	r2, r3, #16
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001960:	f043 0201 	orr.w	r2, r3, #1
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001968:	2300      	movs	r3, #0
}
 800196a:	4618      	mov	r0, r3
 800196c:	3718      	adds	r7, #24
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	20000804 	.word	0x20000804
 8001978:	431bde83 	.word	0x431bde83
 800197c:	40012300 	.word	0x40012300
 8001980:	08001dfd 	.word	0x08001dfd
 8001984:	08001eb7 	.word	0x08001eb7
 8001988:	08001ed3 	.word	0x08001ed3
 800198c:	40012000 	.word	0x40012000
 8001990:	40012100 	.word	0x40012100
 8001994:	40012200 	.word	0x40012200

08001998 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80019b4:	bf00      	nop
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80019ca:	2300      	movs	r3, #0
 80019cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d101      	bne.n	80019dc <HAL_ADC_ConfigChannel+0x1c>
 80019d8:	2302      	movs	r3, #2
 80019da:	e105      	b.n	8001be8 <HAL_ADC_ConfigChannel+0x228>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2201      	movs	r2, #1
 80019e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	2b09      	cmp	r3, #9
 80019ea:	d925      	bls.n	8001a38 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	68d9      	ldr	r1, [r3, #12]
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	b29b      	uxth	r3, r3
 80019f8:	461a      	mov	r2, r3
 80019fa:	4613      	mov	r3, r2
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	4413      	add	r3, r2
 8001a00:	3b1e      	subs	r3, #30
 8001a02:	2207      	movs	r2, #7
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	43da      	mvns	r2, r3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	400a      	ands	r2, r1
 8001a10:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	68d9      	ldr	r1, [r3, #12]
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	689a      	ldr	r2, [r3, #8]
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	4618      	mov	r0, r3
 8001a24:	4603      	mov	r3, r0
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	4403      	add	r3, r0
 8001a2a:	3b1e      	subs	r3, #30
 8001a2c:	409a      	lsls	r2, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	430a      	orrs	r2, r1
 8001a34:	60da      	str	r2, [r3, #12]
 8001a36:	e022      	b.n	8001a7e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	6919      	ldr	r1, [r3, #16]
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	b29b      	uxth	r3, r3
 8001a44:	461a      	mov	r2, r3
 8001a46:	4613      	mov	r3, r2
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	4413      	add	r3, r2
 8001a4c:	2207      	movs	r2, #7
 8001a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a52:	43da      	mvns	r2, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	400a      	ands	r2, r1
 8001a5a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	6919      	ldr	r1, [r3, #16]
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	689a      	ldr	r2, [r3, #8]
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	4603      	mov	r3, r0
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	4403      	add	r3, r0
 8001a74:	409a      	lsls	r2, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	430a      	orrs	r2, r1
 8001a7c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	2b06      	cmp	r3, #6
 8001a84:	d824      	bhi.n	8001ad0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	685a      	ldr	r2, [r3, #4]
 8001a90:	4613      	mov	r3, r2
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	4413      	add	r3, r2
 8001a96:	3b05      	subs	r3, #5
 8001a98:	221f      	movs	r2, #31
 8001a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9e:	43da      	mvns	r2, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	400a      	ands	r2, r1
 8001aa6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	685a      	ldr	r2, [r3, #4]
 8001aba:	4613      	mov	r3, r2
 8001abc:	009b      	lsls	r3, r3, #2
 8001abe:	4413      	add	r3, r2
 8001ac0:	3b05      	subs	r3, #5
 8001ac2:	fa00 f203 	lsl.w	r2, r0, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	430a      	orrs	r2, r1
 8001acc:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ace:	e04c      	b.n	8001b6a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	2b0c      	cmp	r3, #12
 8001ad6:	d824      	bhi.n	8001b22 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	685a      	ldr	r2, [r3, #4]
 8001ae2:	4613      	mov	r3, r2
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	4413      	add	r3, r2
 8001ae8:	3b23      	subs	r3, #35	@ 0x23
 8001aea:	221f      	movs	r2, #31
 8001aec:	fa02 f303 	lsl.w	r3, r2, r3
 8001af0:	43da      	mvns	r2, r3
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	400a      	ands	r2, r1
 8001af8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	b29b      	uxth	r3, r3
 8001b06:	4618      	mov	r0, r3
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	685a      	ldr	r2, [r3, #4]
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	4413      	add	r3, r2
 8001b12:	3b23      	subs	r3, #35	@ 0x23
 8001b14:	fa00 f203 	lsl.w	r2, r0, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	430a      	orrs	r2, r1
 8001b1e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b20:	e023      	b.n	8001b6a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	685a      	ldr	r2, [r3, #4]
 8001b2c:	4613      	mov	r3, r2
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	4413      	add	r3, r2
 8001b32:	3b41      	subs	r3, #65	@ 0x41
 8001b34:	221f      	movs	r2, #31
 8001b36:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3a:	43da      	mvns	r2, r3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	400a      	ands	r2, r1
 8001b42:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	b29b      	uxth	r3, r3
 8001b50:	4618      	mov	r0, r3
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	685a      	ldr	r2, [r3, #4]
 8001b56:	4613      	mov	r3, r2
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	4413      	add	r3, r2
 8001b5c:	3b41      	subs	r3, #65	@ 0x41
 8001b5e:	fa00 f203 	lsl.w	r2, r0, r3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	430a      	orrs	r2, r1
 8001b68:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b6a:	4b22      	ldr	r3, [pc, #136]	@ (8001bf4 <HAL_ADC_ConfigChannel+0x234>)
 8001b6c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a21      	ldr	r2, [pc, #132]	@ (8001bf8 <HAL_ADC_ConfigChannel+0x238>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d109      	bne.n	8001b8c <HAL_ADC_ConfigChannel+0x1cc>
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2b12      	cmp	r3, #18
 8001b7e:	d105      	bne.n	8001b8c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a19      	ldr	r2, [pc, #100]	@ (8001bf8 <HAL_ADC_ConfigChannel+0x238>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d123      	bne.n	8001bde <HAL_ADC_ConfigChannel+0x21e>
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2b10      	cmp	r3, #16
 8001b9c:	d003      	beq.n	8001ba6 <HAL_ADC_ConfigChannel+0x1e6>
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	2b11      	cmp	r3, #17
 8001ba4:	d11b      	bne.n	8001bde <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2b10      	cmp	r3, #16
 8001bb8:	d111      	bne.n	8001bde <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001bba:	4b10      	ldr	r3, [pc, #64]	@ (8001bfc <HAL_ADC_ConfigChannel+0x23c>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a10      	ldr	r2, [pc, #64]	@ (8001c00 <HAL_ADC_ConfigChannel+0x240>)
 8001bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8001bc4:	0c9a      	lsrs	r2, r3, #18
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	4413      	add	r3, r2
 8001bcc:	005b      	lsls	r3, r3, #1
 8001bce:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001bd0:	e002      	b.n	8001bd8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	3b01      	subs	r3, #1
 8001bd6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d1f9      	bne.n	8001bd2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001be6:	2300      	movs	r3, #0
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3714      	adds	r7, #20
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr
 8001bf4:	40012300 	.word	0x40012300
 8001bf8:	40012000 	.word	0x40012000
 8001bfc:	20000804 	.word	0x20000804
 8001c00:	431bde83 	.word	0x431bde83

08001c04 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c0c:	4b79      	ldr	r3, [pc, #484]	@ (8001df4 <ADC_Init+0x1f0>)
 8001c0e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	685a      	ldr	r2, [r3, #4]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	431a      	orrs	r2, r3
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	685a      	ldr	r2, [r3, #4]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c38:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	6859      	ldr	r1, [r3, #4]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	691b      	ldr	r3, [r3, #16]
 8001c44:	021a      	lsls	r2, r3, #8
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	430a      	orrs	r2, r1
 8001c4c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	685a      	ldr	r2, [r3, #4]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001c5c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	6859      	ldr	r1, [r3, #4]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	689a      	ldr	r2, [r3, #8]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	430a      	orrs	r2, r1
 8001c6e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	689a      	ldr	r2, [r3, #8]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001c7e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	6899      	ldr	r1, [r3, #8]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	68da      	ldr	r2, [r3, #12]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c96:	4a58      	ldr	r2, [pc, #352]	@ (8001df8 <ADC_Init+0x1f4>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d022      	beq.n	8001ce2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	689a      	ldr	r2, [r3, #8]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001caa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	6899      	ldr	r1, [r3, #8]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	430a      	orrs	r2, r1
 8001cbc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	689a      	ldr	r2, [r3, #8]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001ccc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	6899      	ldr	r1, [r3, #8]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	430a      	orrs	r2, r1
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	e00f      	b.n	8001d02 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	689a      	ldr	r2, [r3, #8]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001cf0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	689a      	ldr	r2, [r3, #8]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001d00:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	689a      	ldr	r2, [r3, #8]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f022 0202 	bic.w	r2, r2, #2
 8001d10:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	6899      	ldr	r1, [r3, #8]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	7e1b      	ldrb	r3, [r3, #24]
 8001d1c:	005a      	lsls	r2, r3, #1
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	430a      	orrs	r2, r1
 8001d24:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d01b      	beq.n	8001d68 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	685a      	ldr	r2, [r3, #4]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001d3e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	685a      	ldr	r2, [r3, #4]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001d4e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	6859      	ldr	r1, [r3, #4]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	035a      	lsls	r2, r3, #13
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	430a      	orrs	r2, r1
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	e007      	b.n	8001d78 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	685a      	ldr	r2, [r3, #4]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d76:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001d86:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	69db      	ldr	r3, [r3, #28]
 8001d92:	3b01      	subs	r3, #1
 8001d94:	051a      	lsls	r2, r3, #20
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	430a      	orrs	r2, r1
 8001d9c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	689a      	ldr	r2, [r3, #8]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001dac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	6899      	ldr	r1, [r3, #8]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001dba:	025a      	lsls	r2, r3, #9
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	430a      	orrs	r2, r1
 8001dc2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	689a      	ldr	r2, [r3, #8]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001dd2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	6899      	ldr	r1, [r3, #8]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	695b      	ldr	r3, [r3, #20]
 8001dde:	029a      	lsls	r2, r3, #10
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	430a      	orrs	r2, r1
 8001de6:	609a      	str	r2, [r3, #8]
}
 8001de8:	bf00      	nop
 8001dea:	3714      	adds	r7, #20
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	40012300 	.word	0x40012300
 8001df8:	0f000001 	.word	0x0f000001

08001dfc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e08:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d13c      	bne.n	8001e90 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d12b      	bne.n	8001e88 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d127      	bne.n	8001e88 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e3e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d006      	beq.n	8001e54 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d119      	bne.n	8001e88 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	685a      	ldr	r2, [r3, #4]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f022 0220 	bic.w	r2, r2, #32
 8001e62:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e68:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d105      	bne.n	8001e88 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e80:	f043 0201 	orr.w	r2, r3, #1
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001e88:	68f8      	ldr	r0, [r7, #12]
 8001e8a:	f7ff f8d3 	bl	8001034 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001e8e:	e00e      	b.n	8001eae <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e94:	f003 0310 	and.w	r3, r3, #16
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d003      	beq.n	8001ea4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001e9c:	68f8      	ldr	r0, [r7, #12]
 8001e9e:	f7ff fd85 	bl	80019ac <HAL_ADC_ErrorCallback>
}
 8001ea2:	e004      	b.n	8001eae <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	4798      	blx	r3
}
 8001eae:	bf00      	nop
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b084      	sub	sp, #16
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ec2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001ec4:	68f8      	ldr	r0, [r7, #12]
 8001ec6:	f7ff fd67 	bl	8001998 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001eca:	bf00      	nop
 8001ecc:	3710      	adds	r7, #16
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b084      	sub	sp, #16
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ede:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2240      	movs	r2, #64	@ 0x40
 8001ee4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eea:	f043 0204 	orr.w	r2, r3, #4
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001ef2:	68f8      	ldr	r0, [r7, #12]
 8001ef4:	f7ff fd5a 	bl	80019ac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ef8:	bf00      	nop
 8001efa:	3710      	adds	r7, #16
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f003 0307 	and.w	r3, r3, #7
 8001f0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f10:	4b0c      	ldr	r3, [pc, #48]	@ (8001f44 <__NVIC_SetPriorityGrouping+0x44>)
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f16:	68ba      	ldr	r2, [r7, #8]
 8001f18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f32:	4a04      	ldr	r2, [pc, #16]	@ (8001f44 <__NVIC_SetPriorityGrouping+0x44>)
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	60d3      	str	r3, [r2, #12]
}
 8001f38:	bf00      	nop
 8001f3a:	3714      	adds	r7, #20
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr
 8001f44:	e000ed00 	.word	0xe000ed00

08001f48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f4c:	4b04      	ldr	r3, [pc, #16]	@ (8001f60 <__NVIC_GetPriorityGrouping+0x18>)
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	0a1b      	lsrs	r3, r3, #8
 8001f52:	f003 0307 	and.w	r3, r3, #7
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr
 8001f60:	e000ed00 	.word	0xe000ed00

08001f64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	db0b      	blt.n	8001f8e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	f003 021f 	and.w	r2, r3, #31
 8001f7c:	4907      	ldr	r1, [pc, #28]	@ (8001f9c <__NVIC_EnableIRQ+0x38>)
 8001f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f82:	095b      	lsrs	r3, r3, #5
 8001f84:	2001      	movs	r0, #1
 8001f86:	fa00 f202 	lsl.w	r2, r0, r2
 8001f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f8e:	bf00      	nop
 8001f90:	370c      	adds	r7, #12
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	e000e100 	.word	0xe000e100

08001fa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	6039      	str	r1, [r7, #0]
 8001faa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	db0a      	blt.n	8001fca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	b2da      	uxtb	r2, r3
 8001fb8:	490c      	ldr	r1, [pc, #48]	@ (8001fec <__NVIC_SetPriority+0x4c>)
 8001fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fbe:	0112      	lsls	r2, r2, #4
 8001fc0:	b2d2      	uxtb	r2, r2
 8001fc2:	440b      	add	r3, r1
 8001fc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fc8:	e00a      	b.n	8001fe0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	b2da      	uxtb	r2, r3
 8001fce:	4908      	ldr	r1, [pc, #32]	@ (8001ff0 <__NVIC_SetPriority+0x50>)
 8001fd0:	79fb      	ldrb	r3, [r7, #7]
 8001fd2:	f003 030f 	and.w	r3, r3, #15
 8001fd6:	3b04      	subs	r3, #4
 8001fd8:	0112      	lsls	r2, r2, #4
 8001fda:	b2d2      	uxtb	r2, r2
 8001fdc:	440b      	add	r3, r1
 8001fde:	761a      	strb	r2, [r3, #24]
}
 8001fe0:	bf00      	nop
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr
 8001fec:	e000e100 	.word	0xe000e100
 8001ff0:	e000ed00 	.word	0xe000ed00

08001ff4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b089      	sub	sp, #36	@ 0x24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	60b9      	str	r1, [r7, #8]
 8001ffe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	f1c3 0307 	rsb	r3, r3, #7
 800200e:	2b04      	cmp	r3, #4
 8002010:	bf28      	it	cs
 8002012:	2304      	movcs	r3, #4
 8002014:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	3304      	adds	r3, #4
 800201a:	2b06      	cmp	r3, #6
 800201c:	d902      	bls.n	8002024 <NVIC_EncodePriority+0x30>
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	3b03      	subs	r3, #3
 8002022:	e000      	b.n	8002026 <NVIC_EncodePriority+0x32>
 8002024:	2300      	movs	r3, #0
 8002026:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002028:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800202c:	69bb      	ldr	r3, [r7, #24]
 800202e:	fa02 f303 	lsl.w	r3, r2, r3
 8002032:	43da      	mvns	r2, r3
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	401a      	ands	r2, r3
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800203c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	fa01 f303 	lsl.w	r3, r1, r3
 8002046:	43d9      	mvns	r1, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800204c:	4313      	orrs	r3, r2
         );
}
 800204e:	4618      	mov	r0, r3
 8002050:	3724      	adds	r7, #36	@ 0x24
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr
	...

0800205c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	3b01      	subs	r3, #1
 8002068:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800206c:	d301      	bcc.n	8002072 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800206e:	2301      	movs	r3, #1
 8002070:	e00f      	b.n	8002092 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002072:	4a0a      	ldr	r2, [pc, #40]	@ (800209c <SysTick_Config+0x40>)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	3b01      	subs	r3, #1
 8002078:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800207a:	210f      	movs	r1, #15
 800207c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002080:	f7ff ff8e 	bl	8001fa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002084:	4b05      	ldr	r3, [pc, #20]	@ (800209c <SysTick_Config+0x40>)
 8002086:	2200      	movs	r2, #0
 8002088:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800208a:	4b04      	ldr	r3, [pc, #16]	@ (800209c <SysTick_Config+0x40>)
 800208c:	2207      	movs	r2, #7
 800208e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	e000e010 	.word	0xe000e010

080020a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020a8:	6878      	ldr	r0, [r7, #4]
 80020aa:	f7ff ff29 	bl	8001f00 <__NVIC_SetPriorityGrouping>
}
 80020ae:	bf00      	nop
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b086      	sub	sp, #24
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	4603      	mov	r3, r0
 80020be:	60b9      	str	r1, [r7, #8]
 80020c0:	607a      	str	r2, [r7, #4]
 80020c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020c4:	2300      	movs	r3, #0
 80020c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020c8:	f7ff ff3e 	bl	8001f48 <__NVIC_GetPriorityGrouping>
 80020cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	68b9      	ldr	r1, [r7, #8]
 80020d2:	6978      	ldr	r0, [r7, #20]
 80020d4:	f7ff ff8e 	bl	8001ff4 <NVIC_EncodePriority>
 80020d8:	4602      	mov	r2, r0
 80020da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020de:	4611      	mov	r1, r2
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7ff ff5d 	bl	8001fa0 <__NVIC_SetPriority>
}
 80020e6:	bf00      	nop
 80020e8:	3718      	adds	r7, #24
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}

080020ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020ee:	b580      	push	{r7, lr}
 80020f0:	b082      	sub	sp, #8
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	4603      	mov	r3, r0
 80020f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fc:	4618      	mov	r0, r3
 80020fe:	f7ff ff31 	bl	8001f64 <__NVIC_EnableIRQ>
}
 8002102:	bf00      	nop
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b082      	sub	sp, #8
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f7ff ffa2 	bl	800205c <SysTick_Config>
 8002118:	4603      	mov	r3, r0
}
 800211a:	4618      	mov	r0, r3
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
	...

08002124 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b086      	sub	sp, #24
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800212c:	2300      	movs	r3, #0
 800212e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002130:	f7ff faae 	bl	8001690 <HAL_GetTick>
 8002134:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d101      	bne.n	8002140 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e099      	b.n	8002274 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2202      	movs	r2, #2
 8002144:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f022 0201 	bic.w	r2, r2, #1
 800215e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002160:	e00f      	b.n	8002182 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002162:	f7ff fa95 	bl	8001690 <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	2b05      	cmp	r3, #5
 800216e:	d908      	bls.n	8002182 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2220      	movs	r2, #32
 8002174:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2203      	movs	r2, #3
 800217a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e078      	b.n	8002274 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0301 	and.w	r3, r3, #1
 800218c:	2b00      	cmp	r3, #0
 800218e:	d1e8      	bne.n	8002162 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002198:	697a      	ldr	r2, [r7, #20]
 800219a:	4b38      	ldr	r3, [pc, #224]	@ (800227c <HAL_DMA_Init+0x158>)
 800219c:	4013      	ands	r3, r2
 800219e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	685a      	ldr	r2, [r3, #4]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	691b      	ldr	r3, [r3, #16]
 80021b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	699b      	ldr	r3, [r3, #24]
 80021c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6a1b      	ldr	r3, [r3, #32]
 80021cc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021ce:	697a      	ldr	r2, [r7, #20]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021d8:	2b04      	cmp	r3, #4
 80021da:	d107      	bne.n	80021ec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e4:	4313      	orrs	r3, r2
 80021e6:	697a      	ldr	r2, [r7, #20]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	697a      	ldr	r2, [r7, #20]
 80021f2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	695b      	ldr	r3, [r3, #20]
 80021fa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	f023 0307 	bic.w	r3, r3, #7
 8002202:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002208:	697a      	ldr	r2, [r7, #20]
 800220a:	4313      	orrs	r3, r2
 800220c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002212:	2b04      	cmp	r3, #4
 8002214:	d117      	bne.n	8002246 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800221a:	697a      	ldr	r2, [r7, #20]
 800221c:	4313      	orrs	r3, r2
 800221e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002224:	2b00      	cmp	r3, #0
 8002226:	d00e      	beq.n	8002246 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f000 fa6f 	bl	800270c <DMA_CheckFifoParam>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d008      	beq.n	8002246 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2240      	movs	r2, #64	@ 0x40
 8002238:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2201      	movs	r2, #1
 800223e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002242:	2301      	movs	r3, #1
 8002244:	e016      	b.n	8002274 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	697a      	ldr	r2, [r7, #20]
 800224c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f000 fa26 	bl	80026a0 <DMA_CalcBaseAndBitshift>
 8002254:	4603      	mov	r3, r0
 8002256:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800225c:	223f      	movs	r2, #63	@ 0x3f
 800225e:	409a      	lsls	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2201      	movs	r2, #1
 800226e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002272:	2300      	movs	r3, #0
}
 8002274:	4618      	mov	r0, r3
 8002276:	3718      	adds	r7, #24
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	f010803f 	.word	0xf010803f

08002280 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b086      	sub	sp, #24
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	607a      	str	r2, [r7, #4]
 800228c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800228e:	2300      	movs	r3, #0
 8002290:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002296:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d101      	bne.n	80022a6 <HAL_DMA_Start_IT+0x26>
 80022a2:	2302      	movs	r3, #2
 80022a4:	e040      	b.n	8002328 <HAL_DMA_Start_IT+0xa8>
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2201      	movs	r2, #1
 80022aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d12f      	bne.n	800231a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2202      	movs	r2, #2
 80022be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2200      	movs	r2, #0
 80022c6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	68b9      	ldr	r1, [r7, #8]
 80022ce:	68f8      	ldr	r0, [r7, #12]
 80022d0:	f000 f9b8 	bl	8002644 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022d8:	223f      	movs	r2, #63	@ 0x3f
 80022da:	409a      	lsls	r2, r3
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f042 0216 	orr.w	r2, r2, #22
 80022ee:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d007      	beq.n	8002308 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f042 0208 	orr.w	r2, r2, #8
 8002306:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f042 0201 	orr.w	r2, r2, #1
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	e005      	b.n	8002326 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2200      	movs	r2, #0
 800231e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002322:	2302      	movs	r3, #2
 8002324:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002326:	7dfb      	ldrb	r3, [r7, #23]
}
 8002328:	4618      	mov	r0, r3
 800232a:	3718      	adds	r7, #24
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}

08002330 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b086      	sub	sp, #24
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002338:	2300      	movs	r3, #0
 800233a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800233c:	4b8e      	ldr	r3, [pc, #568]	@ (8002578 <HAL_DMA_IRQHandler+0x248>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a8e      	ldr	r2, [pc, #568]	@ (800257c <HAL_DMA_IRQHandler+0x24c>)
 8002342:	fba2 2303 	umull	r2, r3, r2, r3
 8002346:	0a9b      	lsrs	r3, r3, #10
 8002348:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800234e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800235a:	2208      	movs	r2, #8
 800235c:	409a      	lsls	r2, r3
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	4013      	ands	r3, r2
 8002362:	2b00      	cmp	r3, #0
 8002364:	d01a      	beq.n	800239c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0304 	and.w	r3, r3, #4
 8002370:	2b00      	cmp	r3, #0
 8002372:	d013      	beq.n	800239c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f022 0204 	bic.w	r2, r2, #4
 8002382:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002388:	2208      	movs	r2, #8
 800238a:	409a      	lsls	r2, r3
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002394:	f043 0201 	orr.w	r2, r3, #1
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023a0:	2201      	movs	r2, #1
 80023a2:	409a      	lsls	r2, r3
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	4013      	ands	r3, r2
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d012      	beq.n	80023d2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	695b      	ldr	r3, [r3, #20]
 80023b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d00b      	beq.n	80023d2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023be:	2201      	movs	r2, #1
 80023c0:	409a      	lsls	r2, r3
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023ca:	f043 0202 	orr.w	r2, r3, #2
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023d6:	2204      	movs	r2, #4
 80023d8:	409a      	lsls	r2, r3
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	4013      	ands	r3, r2
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d012      	beq.n	8002408 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0302 	and.w	r3, r3, #2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d00b      	beq.n	8002408 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023f4:	2204      	movs	r2, #4
 80023f6:	409a      	lsls	r2, r3
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002400:	f043 0204 	orr.w	r2, r3, #4
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800240c:	2210      	movs	r2, #16
 800240e:	409a      	lsls	r2, r3
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	4013      	ands	r3, r2
 8002414:	2b00      	cmp	r3, #0
 8002416:	d043      	beq.n	80024a0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0308 	and.w	r3, r3, #8
 8002422:	2b00      	cmp	r3, #0
 8002424:	d03c      	beq.n	80024a0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800242a:	2210      	movs	r2, #16
 800242c:	409a      	lsls	r2, r3
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800243c:	2b00      	cmp	r3, #0
 800243e:	d018      	beq.n	8002472 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d108      	bne.n	8002460 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002452:	2b00      	cmp	r3, #0
 8002454:	d024      	beq.n	80024a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	4798      	blx	r3
 800245e:	e01f      	b.n	80024a0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002464:	2b00      	cmp	r3, #0
 8002466:	d01b      	beq.n	80024a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	4798      	blx	r3
 8002470:	e016      	b.n	80024a0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800247c:	2b00      	cmp	r3, #0
 800247e:	d107      	bne.n	8002490 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f022 0208 	bic.w	r2, r2, #8
 800248e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002494:	2b00      	cmp	r3, #0
 8002496:	d003      	beq.n	80024a0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024a4:	2220      	movs	r2, #32
 80024a6:	409a      	lsls	r2, r3
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	4013      	ands	r3, r2
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	f000 808f 	beq.w	80025d0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f003 0310 	and.w	r3, r3, #16
 80024bc:	2b00      	cmp	r3, #0
 80024be:	f000 8087 	beq.w	80025d0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024c6:	2220      	movs	r2, #32
 80024c8:	409a      	lsls	r2, r3
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	2b05      	cmp	r3, #5
 80024d8:	d136      	bne.n	8002548 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f022 0216 	bic.w	r2, r2, #22
 80024e8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	695a      	ldr	r2, [r3, #20]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80024f8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d103      	bne.n	800250a <HAL_DMA_IRQHandler+0x1da>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002506:	2b00      	cmp	r3, #0
 8002508:	d007      	beq.n	800251a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f022 0208 	bic.w	r2, r2, #8
 8002518:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800251e:	223f      	movs	r2, #63	@ 0x3f
 8002520:	409a      	lsls	r2, r3
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2201      	movs	r2, #1
 800252a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2200      	movs	r2, #0
 8002532:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800253a:	2b00      	cmp	r3, #0
 800253c:	d07e      	beq.n	800263c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	4798      	blx	r3
        }
        return;
 8002546:	e079      	b.n	800263c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d01d      	beq.n	8002592 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d10d      	bne.n	8002580 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002568:	2b00      	cmp	r3, #0
 800256a:	d031      	beq.n	80025d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	4798      	blx	r3
 8002574:	e02c      	b.n	80025d0 <HAL_DMA_IRQHandler+0x2a0>
 8002576:	bf00      	nop
 8002578:	20000804 	.word	0x20000804
 800257c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002584:	2b00      	cmp	r3, #0
 8002586:	d023      	beq.n	80025d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	4798      	blx	r3
 8002590:	e01e      	b.n	80025d0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800259c:	2b00      	cmp	r3, #0
 800259e:	d10f      	bne.n	80025c0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f022 0210 	bic.w	r2, r2, #16
 80025ae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2201      	movs	r2, #1
 80025b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2200      	movs	r2, #0
 80025bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d003      	beq.n	80025d0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d032      	beq.n	800263e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025dc:	f003 0301 	and.w	r3, r3, #1
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d022      	beq.n	800262a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2205      	movs	r2, #5
 80025e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f022 0201 	bic.w	r2, r2, #1
 80025fa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	3301      	adds	r3, #1
 8002600:	60bb      	str	r3, [r7, #8]
 8002602:	697a      	ldr	r2, [r7, #20]
 8002604:	429a      	cmp	r2, r3
 8002606:	d307      	bcc.n	8002618 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0301 	and.w	r3, r3, #1
 8002612:	2b00      	cmp	r3, #0
 8002614:	d1f2      	bne.n	80025fc <HAL_DMA_IRQHandler+0x2cc>
 8002616:	e000      	b.n	800261a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002618:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2201      	movs	r2, #1
 800261e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800262e:	2b00      	cmp	r3, #0
 8002630:	d005      	beq.n	800263e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	4798      	blx	r3
 800263a:	e000      	b.n	800263e <HAL_DMA_IRQHandler+0x30e>
        return;
 800263c:	bf00      	nop
    }
  }
}
 800263e:	3718      	adds	r7, #24
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}

08002644 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002644:	b480      	push	{r7}
 8002646:	b085      	sub	sp, #20
 8002648:	af00      	add	r7, sp, #0
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	607a      	str	r2, [r7, #4]
 8002650:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002660:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	683a      	ldr	r2, [r7, #0]
 8002668:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	2b40      	cmp	r3, #64	@ 0x40
 8002670:	d108      	bne.n	8002684 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	68ba      	ldr	r2, [r7, #8]
 8002680:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002682:	e007      	b.n	8002694 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	68ba      	ldr	r2, [r7, #8]
 800268a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	60da      	str	r2, [r3, #12]
}
 8002694:	bf00      	nop
 8002696:	3714      	adds	r7, #20
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr

080026a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	3b10      	subs	r3, #16
 80026b0:	4a14      	ldr	r2, [pc, #80]	@ (8002704 <DMA_CalcBaseAndBitshift+0x64>)
 80026b2:	fba2 2303 	umull	r2, r3, r2, r3
 80026b6:	091b      	lsrs	r3, r3, #4
 80026b8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80026ba:	4a13      	ldr	r2, [pc, #76]	@ (8002708 <DMA_CalcBaseAndBitshift+0x68>)
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	4413      	add	r3, r2
 80026c0:	781b      	ldrb	r3, [r3, #0]
 80026c2:	461a      	mov	r2, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2b03      	cmp	r3, #3
 80026cc:	d909      	bls.n	80026e2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80026d6:	f023 0303 	bic.w	r3, r3, #3
 80026da:	1d1a      	adds	r2, r3, #4
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	659a      	str	r2, [r3, #88]	@ 0x58
 80026e0:	e007      	b.n	80026f2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80026ea:	f023 0303 	bic.w	r3, r3, #3
 80026ee:	687a      	ldr	r2, [r7, #4]
 80026f0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3714      	adds	r7, #20
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	aaaaaaab 	.word	0xaaaaaaab
 8002708:	0800bfac 	.word	0x0800bfac

0800270c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800270c:	b480      	push	{r7}
 800270e:	b085      	sub	sp, #20
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002714:	2300      	movs	r3, #0
 8002716:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800271c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	699b      	ldr	r3, [r3, #24]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d11f      	bne.n	8002766 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	2b03      	cmp	r3, #3
 800272a:	d856      	bhi.n	80027da <DMA_CheckFifoParam+0xce>
 800272c:	a201      	add	r2, pc, #4	@ (adr r2, 8002734 <DMA_CheckFifoParam+0x28>)
 800272e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002732:	bf00      	nop
 8002734:	08002745 	.word	0x08002745
 8002738:	08002757 	.word	0x08002757
 800273c:	08002745 	.word	0x08002745
 8002740:	080027db 	.word	0x080027db
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002748:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d046      	beq.n	80027de <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002754:	e043      	b.n	80027de <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800275a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800275e:	d140      	bne.n	80027e2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002764:	e03d      	b.n	80027e2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	699b      	ldr	r3, [r3, #24]
 800276a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800276e:	d121      	bne.n	80027b4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	2b03      	cmp	r3, #3
 8002774:	d837      	bhi.n	80027e6 <DMA_CheckFifoParam+0xda>
 8002776:	a201      	add	r2, pc, #4	@ (adr r2, 800277c <DMA_CheckFifoParam+0x70>)
 8002778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800277c:	0800278d 	.word	0x0800278d
 8002780:	08002793 	.word	0x08002793
 8002784:	0800278d 	.word	0x0800278d
 8002788:	080027a5 	.word	0x080027a5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	73fb      	strb	r3, [r7, #15]
      break;
 8002790:	e030      	b.n	80027f4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002796:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d025      	beq.n	80027ea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027a2:	e022      	b.n	80027ea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027a8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80027ac:	d11f      	bne.n	80027ee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80027b2:	e01c      	b.n	80027ee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d903      	bls.n	80027c2 <DMA_CheckFifoParam+0xb6>
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	2b03      	cmp	r3, #3
 80027be:	d003      	beq.n	80027c8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80027c0:	e018      	b.n	80027f4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	73fb      	strb	r3, [r7, #15]
      break;
 80027c6:	e015      	b.n	80027f4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d00e      	beq.n	80027f2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	73fb      	strb	r3, [r7, #15]
      break;
 80027d8:	e00b      	b.n	80027f2 <DMA_CheckFifoParam+0xe6>
      break;
 80027da:	bf00      	nop
 80027dc:	e00a      	b.n	80027f4 <DMA_CheckFifoParam+0xe8>
      break;
 80027de:	bf00      	nop
 80027e0:	e008      	b.n	80027f4 <DMA_CheckFifoParam+0xe8>
      break;
 80027e2:	bf00      	nop
 80027e4:	e006      	b.n	80027f4 <DMA_CheckFifoParam+0xe8>
      break;
 80027e6:	bf00      	nop
 80027e8:	e004      	b.n	80027f4 <DMA_CheckFifoParam+0xe8>
      break;
 80027ea:	bf00      	nop
 80027ec:	e002      	b.n	80027f4 <DMA_CheckFifoParam+0xe8>
      break;   
 80027ee:	bf00      	nop
 80027f0:	e000      	b.n	80027f4 <DMA_CheckFifoParam+0xe8>
      break;
 80027f2:	bf00      	nop
    }
  } 
  
  return status; 
 80027f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3714      	adds	r7, #20
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop

08002804 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002804:	b480      	push	{r7}
 8002806:	b089      	sub	sp, #36	@ 0x24
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800280e:	2300      	movs	r3, #0
 8002810:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002812:	2300      	movs	r3, #0
 8002814:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002816:	2300      	movs	r3, #0
 8002818:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800281a:	2300      	movs	r3, #0
 800281c:	61fb      	str	r3, [r7, #28]
 800281e:	e16b      	b.n	8002af8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002820:	2201      	movs	r2, #1
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	fa02 f303 	lsl.w	r3, r2, r3
 8002828:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	697a      	ldr	r2, [r7, #20]
 8002830:	4013      	ands	r3, r2
 8002832:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	429a      	cmp	r2, r3
 800283a:	f040 815a 	bne.w	8002af2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	f003 0303 	and.w	r3, r3, #3
 8002846:	2b01      	cmp	r3, #1
 8002848:	d005      	beq.n	8002856 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002852:	2b02      	cmp	r3, #2
 8002854:	d130      	bne.n	80028b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	005b      	lsls	r3, r3, #1
 8002860:	2203      	movs	r2, #3
 8002862:	fa02 f303 	lsl.w	r3, r2, r3
 8002866:	43db      	mvns	r3, r3
 8002868:	69ba      	ldr	r2, [r7, #24]
 800286a:	4013      	ands	r3, r2
 800286c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	68da      	ldr	r2, [r3, #12]
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	005b      	lsls	r3, r3, #1
 8002876:	fa02 f303 	lsl.w	r3, r2, r3
 800287a:	69ba      	ldr	r2, [r7, #24]
 800287c:	4313      	orrs	r3, r2
 800287e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	69ba      	ldr	r2, [r7, #24]
 8002884:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800288c:	2201      	movs	r2, #1
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	fa02 f303 	lsl.w	r3, r2, r3
 8002894:	43db      	mvns	r3, r3
 8002896:	69ba      	ldr	r2, [r7, #24]
 8002898:	4013      	ands	r3, r2
 800289a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	091b      	lsrs	r3, r3, #4
 80028a2:	f003 0201 	and.w	r2, r3, #1
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ac:	69ba      	ldr	r2, [r7, #24]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	69ba      	ldr	r2, [r7, #24]
 80028b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f003 0303 	and.w	r3, r3, #3
 80028c0:	2b03      	cmp	r3, #3
 80028c2:	d017      	beq.n	80028f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	2203      	movs	r2, #3
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	43db      	mvns	r3, r3
 80028d6:	69ba      	ldr	r2, [r7, #24]
 80028d8:	4013      	ands	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	689a      	ldr	r2, [r3, #8]
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	005b      	lsls	r3, r3, #1
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f003 0303 	and.w	r3, r3, #3
 80028fc:	2b02      	cmp	r3, #2
 80028fe:	d123      	bne.n	8002948 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	08da      	lsrs	r2, r3, #3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	3208      	adds	r2, #8
 8002908:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800290c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	f003 0307 	and.w	r3, r3, #7
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	220f      	movs	r2, #15
 8002918:	fa02 f303 	lsl.w	r3, r2, r3
 800291c:	43db      	mvns	r3, r3
 800291e:	69ba      	ldr	r2, [r7, #24]
 8002920:	4013      	ands	r3, r2
 8002922:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	691a      	ldr	r2, [r3, #16]
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	f003 0307 	and.w	r3, r3, #7
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	fa02 f303 	lsl.w	r3, r2, r3
 8002934:	69ba      	ldr	r2, [r7, #24]
 8002936:	4313      	orrs	r3, r2
 8002938:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	08da      	lsrs	r2, r3, #3
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	3208      	adds	r2, #8
 8002942:	69b9      	ldr	r1, [r7, #24]
 8002944:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	2203      	movs	r2, #3
 8002954:	fa02 f303 	lsl.w	r3, r2, r3
 8002958:	43db      	mvns	r3, r3
 800295a:	69ba      	ldr	r2, [r7, #24]
 800295c:	4013      	ands	r3, r2
 800295e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f003 0203 	and.w	r2, r3, #3
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	fa02 f303 	lsl.w	r3, r2, r3
 8002970:	69ba      	ldr	r2, [r7, #24]
 8002972:	4313      	orrs	r3, r2
 8002974:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002984:	2b00      	cmp	r3, #0
 8002986:	f000 80b4 	beq.w	8002af2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800298a:	2300      	movs	r3, #0
 800298c:	60fb      	str	r3, [r7, #12]
 800298e:	4b60      	ldr	r3, [pc, #384]	@ (8002b10 <HAL_GPIO_Init+0x30c>)
 8002990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002992:	4a5f      	ldr	r2, [pc, #380]	@ (8002b10 <HAL_GPIO_Init+0x30c>)
 8002994:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002998:	6453      	str	r3, [r2, #68]	@ 0x44
 800299a:	4b5d      	ldr	r3, [pc, #372]	@ (8002b10 <HAL_GPIO_Init+0x30c>)
 800299c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800299e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029a2:	60fb      	str	r3, [r7, #12]
 80029a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029a6:	4a5b      	ldr	r2, [pc, #364]	@ (8002b14 <HAL_GPIO_Init+0x310>)
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	089b      	lsrs	r3, r3, #2
 80029ac:	3302      	adds	r3, #2
 80029ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	f003 0303 	and.w	r3, r3, #3
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	220f      	movs	r2, #15
 80029be:	fa02 f303 	lsl.w	r3, r2, r3
 80029c2:	43db      	mvns	r3, r3
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	4013      	ands	r3, r2
 80029c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a52      	ldr	r2, [pc, #328]	@ (8002b18 <HAL_GPIO_Init+0x314>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d02b      	beq.n	8002a2a <HAL_GPIO_Init+0x226>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a51      	ldr	r2, [pc, #324]	@ (8002b1c <HAL_GPIO_Init+0x318>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d025      	beq.n	8002a26 <HAL_GPIO_Init+0x222>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a50      	ldr	r2, [pc, #320]	@ (8002b20 <HAL_GPIO_Init+0x31c>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d01f      	beq.n	8002a22 <HAL_GPIO_Init+0x21e>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4a4f      	ldr	r2, [pc, #316]	@ (8002b24 <HAL_GPIO_Init+0x320>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d019      	beq.n	8002a1e <HAL_GPIO_Init+0x21a>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4a4e      	ldr	r2, [pc, #312]	@ (8002b28 <HAL_GPIO_Init+0x324>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d013      	beq.n	8002a1a <HAL_GPIO_Init+0x216>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a4d      	ldr	r2, [pc, #308]	@ (8002b2c <HAL_GPIO_Init+0x328>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d00d      	beq.n	8002a16 <HAL_GPIO_Init+0x212>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	4a4c      	ldr	r2, [pc, #304]	@ (8002b30 <HAL_GPIO_Init+0x32c>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d007      	beq.n	8002a12 <HAL_GPIO_Init+0x20e>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4a4b      	ldr	r2, [pc, #300]	@ (8002b34 <HAL_GPIO_Init+0x330>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d101      	bne.n	8002a0e <HAL_GPIO_Init+0x20a>
 8002a0a:	2307      	movs	r3, #7
 8002a0c:	e00e      	b.n	8002a2c <HAL_GPIO_Init+0x228>
 8002a0e:	2308      	movs	r3, #8
 8002a10:	e00c      	b.n	8002a2c <HAL_GPIO_Init+0x228>
 8002a12:	2306      	movs	r3, #6
 8002a14:	e00a      	b.n	8002a2c <HAL_GPIO_Init+0x228>
 8002a16:	2305      	movs	r3, #5
 8002a18:	e008      	b.n	8002a2c <HAL_GPIO_Init+0x228>
 8002a1a:	2304      	movs	r3, #4
 8002a1c:	e006      	b.n	8002a2c <HAL_GPIO_Init+0x228>
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e004      	b.n	8002a2c <HAL_GPIO_Init+0x228>
 8002a22:	2302      	movs	r3, #2
 8002a24:	e002      	b.n	8002a2c <HAL_GPIO_Init+0x228>
 8002a26:	2301      	movs	r3, #1
 8002a28:	e000      	b.n	8002a2c <HAL_GPIO_Init+0x228>
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	69fa      	ldr	r2, [r7, #28]
 8002a2e:	f002 0203 	and.w	r2, r2, #3
 8002a32:	0092      	lsls	r2, r2, #2
 8002a34:	4093      	lsls	r3, r2
 8002a36:	69ba      	ldr	r2, [r7, #24]
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a3c:	4935      	ldr	r1, [pc, #212]	@ (8002b14 <HAL_GPIO_Init+0x310>)
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	089b      	lsrs	r3, r3, #2
 8002a42:	3302      	adds	r3, #2
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a4a:	4b3b      	ldr	r3, [pc, #236]	@ (8002b38 <HAL_GPIO_Init+0x334>)
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	43db      	mvns	r3, r3
 8002a54:	69ba      	ldr	r2, [r7, #24]
 8002a56:	4013      	ands	r3, r2
 8002a58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d003      	beq.n	8002a6e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002a66:	69ba      	ldr	r2, [r7, #24]
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a6e:	4a32      	ldr	r2, [pc, #200]	@ (8002b38 <HAL_GPIO_Init+0x334>)
 8002a70:	69bb      	ldr	r3, [r7, #24]
 8002a72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a74:	4b30      	ldr	r3, [pc, #192]	@ (8002b38 <HAL_GPIO_Init+0x334>)
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	43db      	mvns	r3, r3
 8002a7e:	69ba      	ldr	r2, [r7, #24]
 8002a80:	4013      	ands	r3, r2
 8002a82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d003      	beq.n	8002a98 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002a90:	69ba      	ldr	r2, [r7, #24]
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	4313      	orrs	r3, r2
 8002a96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a98:	4a27      	ldr	r2, [pc, #156]	@ (8002b38 <HAL_GPIO_Init+0x334>)
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a9e:	4b26      	ldr	r3, [pc, #152]	@ (8002b38 <HAL_GPIO_Init+0x334>)
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	43db      	mvns	r3, r3
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	4013      	ands	r3, r2
 8002aac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d003      	beq.n	8002ac2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ac2:	4a1d      	ldr	r2, [pc, #116]	@ (8002b38 <HAL_GPIO_Init+0x334>)
 8002ac4:	69bb      	ldr	r3, [r7, #24]
 8002ac6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8002b38 <HAL_GPIO_Init+0x334>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	43db      	mvns	r3, r3
 8002ad2:	69ba      	ldr	r2, [r7, #24]
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d003      	beq.n	8002aec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002aec:	4a12      	ldr	r2, [pc, #72]	@ (8002b38 <HAL_GPIO_Init+0x334>)
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	3301      	adds	r3, #1
 8002af6:	61fb      	str	r3, [r7, #28]
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	2b0f      	cmp	r3, #15
 8002afc:	f67f ae90 	bls.w	8002820 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b00:	bf00      	nop
 8002b02:	bf00      	nop
 8002b04:	3724      	adds	r7, #36	@ 0x24
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	40023800 	.word	0x40023800
 8002b14:	40013800 	.word	0x40013800
 8002b18:	40020000 	.word	0x40020000
 8002b1c:	40020400 	.word	0x40020400
 8002b20:	40020800 	.word	0x40020800
 8002b24:	40020c00 	.word	0x40020c00
 8002b28:	40021000 	.word	0x40021000
 8002b2c:	40021400 	.word	0x40021400
 8002b30:	40021800 	.word	0x40021800
 8002b34:	40021c00 	.word	0x40021c00
 8002b38:	40013c00 	.word	0x40013c00

08002b3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	460b      	mov	r3, r1
 8002b46:	807b      	strh	r3, [r7, #2]
 8002b48:	4613      	mov	r3, r2
 8002b4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b4c:	787b      	ldrb	r3, [r7, #1]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d003      	beq.n	8002b5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b52:	887a      	ldrh	r2, [r7, #2]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b58:	e003      	b.n	8002b62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b5a:	887b      	ldrh	r3, [r7, #2]
 8002b5c:	041a      	lsls	r2, r3, #16
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	619a      	str	r2, [r3, #24]
}
 8002b62:	bf00      	nop
 8002b64:	370c      	adds	r7, #12
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr

08002b6e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002b6e:	b580      	push	{r7, lr}
 8002b70:	b086      	sub	sp, #24
 8002b72:	af02      	add	r7, sp, #8
 8002b74:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d101      	bne.n	8002b80 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e059      	b.n	8002c34 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d106      	bne.n	8002ba0 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f008 fbba 	bl	800b314 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2203      	movs	r2, #3
 8002ba4:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002bae:	d102      	bne.n	8002bb6 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f005 f9d3 	bl	8007f66 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6818      	ldr	r0, [r3, #0]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	7c1a      	ldrb	r2, [r3, #16]
 8002bc8:	f88d 2000 	strb.w	r2, [sp]
 8002bcc:	3304      	adds	r3, #4
 8002bce:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bd0:	f005 f954 	bl	8007e7c <USB_CoreInit>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d005      	beq.n	8002be6 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2202      	movs	r2, #2
 8002bde:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e026      	b.n	8002c34 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2101      	movs	r1, #1
 8002bec:	4618      	mov	r0, r3
 8002bee:	f005 f9cb 	bl	8007f88 <USB_SetCurrentMode>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d005      	beq.n	8002c04 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2202      	movs	r2, #2
 8002bfc:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e017      	b.n	8002c34 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6818      	ldr	r0, [r3, #0]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	7c1a      	ldrb	r2, [r3, #16]
 8002c0c:	f88d 2000 	strb.w	r2, [sp]
 8002c10:	3304      	adds	r3, #4
 8002c12:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c14:	f005 fb6e 	bl	80082f4 <USB_HostInit>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d005      	beq.n	8002c2a <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2202      	movs	r2, #2
 8002c22:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e004      	b.n	8002c34 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002c32:	2300      	movs	r3, #0
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3710      	adds	r7, #16
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}

08002c3c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002c3c:	b590      	push	{r4, r7, lr}
 8002c3e:	b08b      	sub	sp, #44	@ 0x2c
 8002c40:	af04      	add	r7, sp, #16
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	4608      	mov	r0, r1
 8002c46:	4611      	mov	r1, r2
 8002c48:	461a      	mov	r2, r3
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	70fb      	strb	r3, [r7, #3]
 8002c4e:	460b      	mov	r3, r1
 8002c50:	70bb      	strb	r3, [r7, #2]
 8002c52:	4613      	mov	r3, r2
 8002c54:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002c56:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002c58:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d101      	bne.n	8002c68 <HAL_HCD_HC_Init+0x2c>
 8002c64:	2302      	movs	r3, #2
 8002c66:	e09d      	b.n	8002da4 <HAL_HCD_HC_Init+0x168>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002c70:	78fa      	ldrb	r2, [r7, #3]
 8002c72:	6879      	ldr	r1, [r7, #4]
 8002c74:	4613      	mov	r3, r2
 8002c76:	011b      	lsls	r3, r3, #4
 8002c78:	1a9b      	subs	r3, r3, r2
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	440b      	add	r3, r1
 8002c7e:	3319      	adds	r3, #25
 8002c80:	2200      	movs	r2, #0
 8002c82:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002c84:	78fa      	ldrb	r2, [r7, #3]
 8002c86:	6879      	ldr	r1, [r7, #4]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	011b      	lsls	r3, r3, #4
 8002c8c:	1a9b      	subs	r3, r3, r2
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	440b      	add	r3, r1
 8002c92:	3314      	adds	r3, #20
 8002c94:	787a      	ldrb	r2, [r7, #1]
 8002c96:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002c98:	78fa      	ldrb	r2, [r7, #3]
 8002c9a:	6879      	ldr	r1, [r7, #4]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	011b      	lsls	r3, r3, #4
 8002ca0:	1a9b      	subs	r3, r3, r2
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	440b      	add	r3, r1
 8002ca6:	3315      	adds	r3, #21
 8002ca8:	78fa      	ldrb	r2, [r7, #3]
 8002caa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002cac:	78fa      	ldrb	r2, [r7, #3]
 8002cae:	6879      	ldr	r1, [r7, #4]
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	011b      	lsls	r3, r3, #4
 8002cb4:	1a9b      	subs	r3, r3, r2
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	440b      	add	r3, r1
 8002cba:	3326      	adds	r3, #38	@ 0x26
 8002cbc:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8002cc0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002cc2:	78fa      	ldrb	r2, [r7, #3]
 8002cc4:	78bb      	ldrb	r3, [r7, #2]
 8002cc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002cca:	b2d8      	uxtb	r0, r3
 8002ccc:	6879      	ldr	r1, [r7, #4]
 8002cce:	4613      	mov	r3, r2
 8002cd0:	011b      	lsls	r3, r3, #4
 8002cd2:	1a9b      	subs	r3, r3, r2
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	440b      	add	r3, r1
 8002cd8:	3316      	adds	r3, #22
 8002cda:	4602      	mov	r2, r0
 8002cdc:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002cde:	78fb      	ldrb	r3, [r7, #3]
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f000 fbc8 	bl	8003478 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002ce8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	da0a      	bge.n	8002d06 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002cf0:	78fa      	ldrb	r2, [r7, #3]
 8002cf2:	6879      	ldr	r1, [r7, #4]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	011b      	lsls	r3, r3, #4
 8002cf8:	1a9b      	subs	r3, r3, r2
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	440b      	add	r3, r1
 8002cfe:	3317      	adds	r3, #23
 8002d00:	2201      	movs	r2, #1
 8002d02:	701a      	strb	r2, [r3, #0]
 8002d04:	e009      	b.n	8002d1a <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002d06:	78fa      	ldrb	r2, [r7, #3]
 8002d08:	6879      	ldr	r1, [r7, #4]
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	011b      	lsls	r3, r3, #4
 8002d0e:	1a9b      	subs	r3, r3, r2
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	440b      	add	r3, r1
 8002d14:	3317      	adds	r3, #23
 8002d16:	2200      	movs	r2, #0
 8002d18:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f005 fc4c 	bl	80085bc <USB_GetHostSpeed>
 8002d24:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002d26:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d10b      	bne.n	8002d46 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8002d2e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d107      	bne.n	8002d46 <HAL_HCD_HC_Init+0x10a>
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d104      	bne.n	8002d46 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	2bbc      	cmp	r3, #188	@ 0xbc
 8002d40:	d901      	bls.n	8002d46 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8002d42:	23bc      	movs	r3, #188	@ 0xbc
 8002d44:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8002d46:	78fa      	ldrb	r2, [r7, #3]
 8002d48:	6879      	ldr	r1, [r7, #4]
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	011b      	lsls	r3, r3, #4
 8002d4e:	1a9b      	subs	r3, r3, r2
 8002d50:	009b      	lsls	r3, r3, #2
 8002d52:	440b      	add	r3, r1
 8002d54:	3318      	adds	r3, #24
 8002d56:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002d5a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002d5c:	78fa      	ldrb	r2, [r7, #3]
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	b298      	uxth	r0, r3
 8002d62:	6879      	ldr	r1, [r7, #4]
 8002d64:	4613      	mov	r3, r2
 8002d66:	011b      	lsls	r3, r3, #4
 8002d68:	1a9b      	subs	r3, r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	440b      	add	r3, r1
 8002d6e:	3328      	adds	r3, #40	@ 0x28
 8002d70:	4602      	mov	r2, r0
 8002d72:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6818      	ldr	r0, [r3, #0]
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	b29b      	uxth	r3, r3
 8002d7c:	787c      	ldrb	r4, [r7, #1]
 8002d7e:	78ba      	ldrb	r2, [r7, #2]
 8002d80:	78f9      	ldrb	r1, [r7, #3]
 8002d82:	9302      	str	r3, [sp, #8]
 8002d84:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002d88:	9301      	str	r3, [sp, #4]
 8002d8a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002d8e:	9300      	str	r3, [sp, #0]
 8002d90:	4623      	mov	r3, r4
 8002d92:	f005 fc3b 	bl	800860c <USB_HC_Init>
 8002d96:	4603      	mov	r3, r0
 8002d98:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002da2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	371c      	adds	r7, #28
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd90      	pop	{r4, r7, pc}

08002dac <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	460b      	mov	r3, r1
 8002db6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002db8:	2300      	movs	r3, #0
 8002dba:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d101      	bne.n	8002dca <HAL_HCD_HC_Halt+0x1e>
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	e00f      	b.n	8002dea <HAL_HCD_HC_Halt+0x3e>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2201      	movs	r2, #1
 8002dce:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	78fa      	ldrb	r2, [r7, #3]
 8002dd8:	4611      	mov	r1, r2
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f005 ffcd 	bl	8008d7a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2200      	movs	r2, #0
 8002de4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3710      	adds	r7, #16
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
	...

08002df4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	4608      	mov	r0, r1
 8002dfe:	4611      	mov	r1, r2
 8002e00:	461a      	mov	r2, r3
 8002e02:	4603      	mov	r3, r0
 8002e04:	70fb      	strb	r3, [r7, #3]
 8002e06:	460b      	mov	r3, r1
 8002e08:	70bb      	strb	r3, [r7, #2]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002e0e:	78fa      	ldrb	r2, [r7, #3]
 8002e10:	6879      	ldr	r1, [r7, #4]
 8002e12:	4613      	mov	r3, r2
 8002e14:	011b      	lsls	r3, r3, #4
 8002e16:	1a9b      	subs	r3, r3, r2
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	440b      	add	r3, r1
 8002e1c:	3317      	adds	r3, #23
 8002e1e:	78ba      	ldrb	r2, [r7, #2]
 8002e20:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002e22:	78fa      	ldrb	r2, [r7, #3]
 8002e24:	6879      	ldr	r1, [r7, #4]
 8002e26:	4613      	mov	r3, r2
 8002e28:	011b      	lsls	r3, r3, #4
 8002e2a:	1a9b      	subs	r3, r3, r2
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	440b      	add	r3, r1
 8002e30:	3326      	adds	r3, #38	@ 0x26
 8002e32:	787a      	ldrb	r2, [r7, #1]
 8002e34:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002e36:	7c3b      	ldrb	r3, [r7, #16]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d114      	bne.n	8002e66 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002e3c:	78fa      	ldrb	r2, [r7, #3]
 8002e3e:	6879      	ldr	r1, [r7, #4]
 8002e40:	4613      	mov	r3, r2
 8002e42:	011b      	lsls	r3, r3, #4
 8002e44:	1a9b      	subs	r3, r3, r2
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	440b      	add	r3, r1
 8002e4a:	332a      	adds	r3, #42	@ 0x2a
 8002e4c:	2203      	movs	r2, #3
 8002e4e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002e50:	78fa      	ldrb	r2, [r7, #3]
 8002e52:	6879      	ldr	r1, [r7, #4]
 8002e54:	4613      	mov	r3, r2
 8002e56:	011b      	lsls	r3, r3, #4
 8002e58:	1a9b      	subs	r3, r3, r2
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	440b      	add	r3, r1
 8002e5e:	3319      	adds	r3, #25
 8002e60:	7f3a      	ldrb	r2, [r7, #28]
 8002e62:	701a      	strb	r2, [r3, #0]
 8002e64:	e009      	b.n	8002e7a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002e66:	78fa      	ldrb	r2, [r7, #3]
 8002e68:	6879      	ldr	r1, [r7, #4]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	011b      	lsls	r3, r3, #4
 8002e6e:	1a9b      	subs	r3, r3, r2
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	440b      	add	r3, r1
 8002e74:	332a      	adds	r3, #42	@ 0x2a
 8002e76:	2202      	movs	r2, #2
 8002e78:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002e7a:	787b      	ldrb	r3, [r7, #1]
 8002e7c:	2b03      	cmp	r3, #3
 8002e7e:	f200 8102 	bhi.w	8003086 <HAL_HCD_HC_SubmitRequest+0x292>
 8002e82:	a201      	add	r2, pc, #4	@ (adr r2, 8002e88 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e88:	08002e99 	.word	0x08002e99
 8002e8c:	08003071 	.word	0x08003071
 8002e90:	08002f5d 	.word	0x08002f5d
 8002e94:	08002fe7 	.word	0x08002fe7
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002e98:	7c3b      	ldrb	r3, [r7, #16]
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	f040 80f5 	bne.w	800308a <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002ea0:	78bb      	ldrb	r3, [r7, #2]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d12d      	bne.n	8002f02 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8002ea6:	8b3b      	ldrh	r3, [r7, #24]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d109      	bne.n	8002ec0 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8002eac:	78fa      	ldrb	r2, [r7, #3]
 8002eae:	6879      	ldr	r1, [r7, #4]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	011b      	lsls	r3, r3, #4
 8002eb4:	1a9b      	subs	r3, r3, r2
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	440b      	add	r3, r1
 8002eba:	333d      	adds	r3, #61	@ 0x3d
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002ec0:	78fa      	ldrb	r2, [r7, #3]
 8002ec2:	6879      	ldr	r1, [r7, #4]
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	011b      	lsls	r3, r3, #4
 8002ec8:	1a9b      	subs	r3, r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	440b      	add	r3, r1
 8002ece:	333d      	adds	r3, #61	@ 0x3d
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d10a      	bne.n	8002eec <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ed6:	78fa      	ldrb	r2, [r7, #3]
 8002ed8:	6879      	ldr	r1, [r7, #4]
 8002eda:	4613      	mov	r3, r2
 8002edc:	011b      	lsls	r3, r3, #4
 8002ede:	1a9b      	subs	r3, r3, r2
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	440b      	add	r3, r1
 8002ee4:	332a      	adds	r3, #42	@ 0x2a
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8002eea:	e0ce      	b.n	800308a <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002eec:	78fa      	ldrb	r2, [r7, #3]
 8002eee:	6879      	ldr	r1, [r7, #4]
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	011b      	lsls	r3, r3, #4
 8002ef4:	1a9b      	subs	r3, r3, r2
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	440b      	add	r3, r1
 8002efa:	332a      	adds	r3, #42	@ 0x2a
 8002efc:	2202      	movs	r2, #2
 8002efe:	701a      	strb	r2, [r3, #0]
      break;
 8002f00:	e0c3      	b.n	800308a <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8002f02:	78fa      	ldrb	r2, [r7, #3]
 8002f04:	6879      	ldr	r1, [r7, #4]
 8002f06:	4613      	mov	r3, r2
 8002f08:	011b      	lsls	r3, r3, #4
 8002f0a:	1a9b      	subs	r3, r3, r2
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	440b      	add	r3, r1
 8002f10:	331a      	adds	r3, #26
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	f040 80b8 	bne.w	800308a <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8002f1a:	78fa      	ldrb	r2, [r7, #3]
 8002f1c:	6879      	ldr	r1, [r7, #4]
 8002f1e:	4613      	mov	r3, r2
 8002f20:	011b      	lsls	r3, r3, #4
 8002f22:	1a9b      	subs	r3, r3, r2
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	440b      	add	r3, r1
 8002f28:	333c      	adds	r3, #60	@ 0x3c
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d10a      	bne.n	8002f46 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f30:	78fa      	ldrb	r2, [r7, #3]
 8002f32:	6879      	ldr	r1, [r7, #4]
 8002f34:	4613      	mov	r3, r2
 8002f36:	011b      	lsls	r3, r3, #4
 8002f38:	1a9b      	subs	r3, r3, r2
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	440b      	add	r3, r1
 8002f3e:	332a      	adds	r3, #42	@ 0x2a
 8002f40:	2200      	movs	r2, #0
 8002f42:	701a      	strb	r2, [r3, #0]
      break;
 8002f44:	e0a1      	b.n	800308a <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f46:	78fa      	ldrb	r2, [r7, #3]
 8002f48:	6879      	ldr	r1, [r7, #4]
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	011b      	lsls	r3, r3, #4
 8002f4e:	1a9b      	subs	r3, r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	440b      	add	r3, r1
 8002f54:	332a      	adds	r3, #42	@ 0x2a
 8002f56:	2202      	movs	r2, #2
 8002f58:	701a      	strb	r2, [r3, #0]
      break;
 8002f5a:	e096      	b.n	800308a <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002f5c:	78bb      	ldrb	r3, [r7, #2]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d120      	bne.n	8002fa4 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002f62:	78fa      	ldrb	r2, [r7, #3]
 8002f64:	6879      	ldr	r1, [r7, #4]
 8002f66:	4613      	mov	r3, r2
 8002f68:	011b      	lsls	r3, r3, #4
 8002f6a:	1a9b      	subs	r3, r3, r2
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	440b      	add	r3, r1
 8002f70:	333d      	adds	r3, #61	@ 0x3d
 8002f72:	781b      	ldrb	r3, [r3, #0]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d10a      	bne.n	8002f8e <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f78:	78fa      	ldrb	r2, [r7, #3]
 8002f7a:	6879      	ldr	r1, [r7, #4]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	011b      	lsls	r3, r3, #4
 8002f80:	1a9b      	subs	r3, r3, r2
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	440b      	add	r3, r1
 8002f86:	332a      	adds	r3, #42	@ 0x2a
 8002f88:	2200      	movs	r2, #0
 8002f8a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002f8c:	e07e      	b.n	800308c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f8e:	78fa      	ldrb	r2, [r7, #3]
 8002f90:	6879      	ldr	r1, [r7, #4]
 8002f92:	4613      	mov	r3, r2
 8002f94:	011b      	lsls	r3, r3, #4
 8002f96:	1a9b      	subs	r3, r3, r2
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	440b      	add	r3, r1
 8002f9c:	332a      	adds	r3, #42	@ 0x2a
 8002f9e:	2202      	movs	r2, #2
 8002fa0:	701a      	strb	r2, [r3, #0]
      break;
 8002fa2:	e073      	b.n	800308c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002fa4:	78fa      	ldrb	r2, [r7, #3]
 8002fa6:	6879      	ldr	r1, [r7, #4]
 8002fa8:	4613      	mov	r3, r2
 8002faa:	011b      	lsls	r3, r3, #4
 8002fac:	1a9b      	subs	r3, r3, r2
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	440b      	add	r3, r1
 8002fb2:	333c      	adds	r3, #60	@ 0x3c
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d10a      	bne.n	8002fd0 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002fba:	78fa      	ldrb	r2, [r7, #3]
 8002fbc:	6879      	ldr	r1, [r7, #4]
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	011b      	lsls	r3, r3, #4
 8002fc2:	1a9b      	subs	r3, r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	440b      	add	r3, r1
 8002fc8:	332a      	adds	r3, #42	@ 0x2a
 8002fca:	2200      	movs	r2, #0
 8002fcc:	701a      	strb	r2, [r3, #0]
      break;
 8002fce:	e05d      	b.n	800308c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002fd0:	78fa      	ldrb	r2, [r7, #3]
 8002fd2:	6879      	ldr	r1, [r7, #4]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	011b      	lsls	r3, r3, #4
 8002fd8:	1a9b      	subs	r3, r3, r2
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	440b      	add	r3, r1
 8002fde:	332a      	adds	r3, #42	@ 0x2a
 8002fe0:	2202      	movs	r2, #2
 8002fe2:	701a      	strb	r2, [r3, #0]
      break;
 8002fe4:	e052      	b.n	800308c <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002fe6:	78bb      	ldrb	r3, [r7, #2]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d120      	bne.n	800302e <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002fec:	78fa      	ldrb	r2, [r7, #3]
 8002fee:	6879      	ldr	r1, [r7, #4]
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	011b      	lsls	r3, r3, #4
 8002ff4:	1a9b      	subs	r3, r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	440b      	add	r3, r1
 8002ffa:	333d      	adds	r3, #61	@ 0x3d
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d10a      	bne.n	8003018 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003002:	78fa      	ldrb	r2, [r7, #3]
 8003004:	6879      	ldr	r1, [r7, #4]
 8003006:	4613      	mov	r3, r2
 8003008:	011b      	lsls	r3, r3, #4
 800300a:	1a9b      	subs	r3, r3, r2
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	440b      	add	r3, r1
 8003010:	332a      	adds	r3, #42	@ 0x2a
 8003012:	2200      	movs	r2, #0
 8003014:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003016:	e039      	b.n	800308c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003018:	78fa      	ldrb	r2, [r7, #3]
 800301a:	6879      	ldr	r1, [r7, #4]
 800301c:	4613      	mov	r3, r2
 800301e:	011b      	lsls	r3, r3, #4
 8003020:	1a9b      	subs	r3, r3, r2
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	440b      	add	r3, r1
 8003026:	332a      	adds	r3, #42	@ 0x2a
 8003028:	2202      	movs	r2, #2
 800302a:	701a      	strb	r2, [r3, #0]
      break;
 800302c:	e02e      	b.n	800308c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800302e:	78fa      	ldrb	r2, [r7, #3]
 8003030:	6879      	ldr	r1, [r7, #4]
 8003032:	4613      	mov	r3, r2
 8003034:	011b      	lsls	r3, r3, #4
 8003036:	1a9b      	subs	r3, r3, r2
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	440b      	add	r3, r1
 800303c:	333c      	adds	r3, #60	@ 0x3c
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d10a      	bne.n	800305a <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003044:	78fa      	ldrb	r2, [r7, #3]
 8003046:	6879      	ldr	r1, [r7, #4]
 8003048:	4613      	mov	r3, r2
 800304a:	011b      	lsls	r3, r3, #4
 800304c:	1a9b      	subs	r3, r3, r2
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	440b      	add	r3, r1
 8003052:	332a      	adds	r3, #42	@ 0x2a
 8003054:	2200      	movs	r2, #0
 8003056:	701a      	strb	r2, [r3, #0]
      break;
 8003058:	e018      	b.n	800308c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800305a:	78fa      	ldrb	r2, [r7, #3]
 800305c:	6879      	ldr	r1, [r7, #4]
 800305e:	4613      	mov	r3, r2
 8003060:	011b      	lsls	r3, r3, #4
 8003062:	1a9b      	subs	r3, r3, r2
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	440b      	add	r3, r1
 8003068:	332a      	adds	r3, #42	@ 0x2a
 800306a:	2202      	movs	r2, #2
 800306c:	701a      	strb	r2, [r3, #0]
      break;
 800306e:	e00d      	b.n	800308c <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003070:	78fa      	ldrb	r2, [r7, #3]
 8003072:	6879      	ldr	r1, [r7, #4]
 8003074:	4613      	mov	r3, r2
 8003076:	011b      	lsls	r3, r3, #4
 8003078:	1a9b      	subs	r3, r3, r2
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	440b      	add	r3, r1
 800307e:	332a      	adds	r3, #42	@ 0x2a
 8003080:	2200      	movs	r2, #0
 8003082:	701a      	strb	r2, [r3, #0]
      break;
 8003084:	e002      	b.n	800308c <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8003086:	bf00      	nop
 8003088:	e000      	b.n	800308c <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800308a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800308c:	78fa      	ldrb	r2, [r7, #3]
 800308e:	6879      	ldr	r1, [r7, #4]
 8003090:	4613      	mov	r3, r2
 8003092:	011b      	lsls	r3, r3, #4
 8003094:	1a9b      	subs	r3, r3, r2
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	440b      	add	r3, r1
 800309a:	332c      	adds	r3, #44	@ 0x2c
 800309c:	697a      	ldr	r2, [r7, #20]
 800309e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80030a0:	78fa      	ldrb	r2, [r7, #3]
 80030a2:	8b39      	ldrh	r1, [r7, #24]
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	4613      	mov	r3, r2
 80030a8:	011b      	lsls	r3, r3, #4
 80030aa:	1a9b      	subs	r3, r3, r2
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	4403      	add	r3, r0
 80030b0:	3334      	adds	r3, #52	@ 0x34
 80030b2:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80030b4:	78fa      	ldrb	r2, [r7, #3]
 80030b6:	6879      	ldr	r1, [r7, #4]
 80030b8:	4613      	mov	r3, r2
 80030ba:	011b      	lsls	r3, r3, #4
 80030bc:	1a9b      	subs	r3, r3, r2
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	440b      	add	r3, r1
 80030c2:	334c      	adds	r3, #76	@ 0x4c
 80030c4:	2200      	movs	r2, #0
 80030c6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80030c8:	78fa      	ldrb	r2, [r7, #3]
 80030ca:	6879      	ldr	r1, [r7, #4]
 80030cc:	4613      	mov	r3, r2
 80030ce:	011b      	lsls	r3, r3, #4
 80030d0:	1a9b      	subs	r3, r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	440b      	add	r3, r1
 80030d6:	3338      	adds	r3, #56	@ 0x38
 80030d8:	2200      	movs	r2, #0
 80030da:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80030dc:	78fa      	ldrb	r2, [r7, #3]
 80030de:	6879      	ldr	r1, [r7, #4]
 80030e0:	4613      	mov	r3, r2
 80030e2:	011b      	lsls	r3, r3, #4
 80030e4:	1a9b      	subs	r3, r3, r2
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	440b      	add	r3, r1
 80030ea:	3315      	adds	r3, #21
 80030ec:	78fa      	ldrb	r2, [r7, #3]
 80030ee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80030f0:	78fa      	ldrb	r2, [r7, #3]
 80030f2:	6879      	ldr	r1, [r7, #4]
 80030f4:	4613      	mov	r3, r2
 80030f6:	011b      	lsls	r3, r3, #4
 80030f8:	1a9b      	subs	r3, r3, r2
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	440b      	add	r3, r1
 80030fe:	334d      	adds	r3, #77	@ 0x4d
 8003100:	2200      	movs	r2, #0
 8003102:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6818      	ldr	r0, [r3, #0]
 8003108:	78fa      	ldrb	r2, [r7, #3]
 800310a:	4613      	mov	r3, r2
 800310c:	011b      	lsls	r3, r3, #4
 800310e:	1a9b      	subs	r3, r3, r2
 8003110:	009b      	lsls	r3, r3, #2
 8003112:	3310      	adds	r3, #16
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	4413      	add	r3, r2
 8003118:	1d19      	adds	r1, r3, #4
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	799b      	ldrb	r3, [r3, #6]
 800311e:	461a      	mov	r2, r3
 8003120:	f005 fba0 	bl	8008864 <USB_HC_StartXfer>
 8003124:	4603      	mov	r3, r0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3708      	adds	r7, #8
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop

08003130 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b086      	sub	sp, #24
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4618      	mov	r0, r3
 8003148:	f005 f894 	bl	8008274 <USB_GetMode>
 800314c:	4603      	mov	r3, r0
 800314e:	2b01      	cmp	r3, #1
 8003150:	f040 80fb 	bne.w	800334a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4618      	mov	r0, r3
 800315a:	f005 f857 	bl	800820c <USB_ReadInterrupts>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	f000 80f1 	beq.w	8003348 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4618      	mov	r0, r3
 800316c:	f005 f84e 	bl	800820c <USB_ReadInterrupts>
 8003170:	4603      	mov	r3, r0
 8003172:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003176:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800317a:	d104      	bne.n	8003186 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003184:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4618      	mov	r0, r3
 800318c:	f005 f83e 	bl	800820c <USB_ReadInterrupts>
 8003190:	4603      	mov	r3, r0
 8003192:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003196:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800319a:	d104      	bne.n	80031a6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80031a4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f005 f82e 	bl	800820c <USB_ReadInterrupts>
 80031b0:	4603      	mov	r3, r0
 80031b2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80031b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031ba:	d104      	bne.n	80031c6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80031c4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4618      	mov	r0, r3
 80031cc:	f005 f81e 	bl	800820c <USB_ReadInterrupts>
 80031d0:	4603      	mov	r3, r0
 80031d2:	f003 0302 	and.w	r3, r3, #2
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d103      	bne.n	80031e2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	2202      	movs	r2, #2
 80031e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f005 f810 	bl	800820c <USB_ReadInterrupts>
 80031ec:	4603      	mov	r3, r0
 80031ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80031f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031f6:	d120      	bne.n	800323a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003200:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0301 	and.w	r3, r3, #1
 800320e:	2b00      	cmp	r3, #0
 8003210:	d113      	bne.n	800323a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003212:	2110      	movs	r1, #16
 8003214:	6938      	ldr	r0, [r7, #16]
 8003216:	f004 ff03 	bl	8008020 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800321a:	6938      	ldr	r0, [r7, #16]
 800321c:	f004 ff32 	bl	8008084 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	7a5b      	ldrb	r3, [r3, #9]
 8003224:	2b02      	cmp	r3, #2
 8003226:	d105      	bne.n	8003234 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2101      	movs	r1, #1
 800322e:	4618      	mov	r0, r3
 8003230:	f005 f924 	bl	800847c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	f008 f8eb 	bl	800b410 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4618      	mov	r0, r3
 8003240:	f004 ffe4 	bl	800820c <USB_ReadInterrupts>
 8003244:	4603      	mov	r3, r0
 8003246:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800324a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800324e:	d102      	bne.n	8003256 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003250:	6878      	ldr	r0, [r7, #4]
 8003252:	f001 fd4d 	bl	8004cf0 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4618      	mov	r0, r3
 800325c:	f004 ffd6 	bl	800820c <USB_ReadInterrupts>
 8003260:	4603      	mov	r3, r0
 8003262:	f003 0308 	and.w	r3, r3, #8
 8003266:	2b08      	cmp	r3, #8
 8003268:	d106      	bne.n	8003278 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f008 f8b4 	bl	800b3d8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2208      	movs	r2, #8
 8003276:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4618      	mov	r0, r3
 800327e:	f004 ffc5 	bl	800820c <USB_ReadInterrupts>
 8003282:	4603      	mov	r3, r0
 8003284:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003288:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800328c:	d139      	bne.n	8003302 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4618      	mov	r0, r3
 8003294:	f005 fd60 	bl	8008d58 <USB_HC_ReadInterrupt>
 8003298:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800329a:	2300      	movs	r3, #0
 800329c:	617b      	str	r3, [r7, #20]
 800329e:	e025      	b.n	80032ec <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	f003 030f 	and.w	r3, r3, #15
 80032a6:	68ba      	ldr	r2, [r7, #8]
 80032a8:	fa22 f303 	lsr.w	r3, r2, r3
 80032ac:	f003 0301 	and.w	r3, r3, #1
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d018      	beq.n	80032e6 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	015a      	lsls	r2, r3, #5
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	4413      	add	r3, r2
 80032bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80032c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032ca:	d106      	bne.n	80032da <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	4619      	mov	r1, r3
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 f905 	bl	80034e2 <HCD_HC_IN_IRQHandler>
 80032d8:	e005      	b.n	80032e6 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	4619      	mov	r1, r3
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f000 ff67 	bl	80041b4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	3301      	adds	r3, #1
 80032ea:	617b      	str	r3, [r7, #20]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	795b      	ldrb	r3, [r3, #5]
 80032f0:	461a      	mov	r2, r3
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d3d3      	bcc.n	80032a0 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003300:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4618      	mov	r0, r3
 8003308:	f004 ff80 	bl	800820c <USB_ReadInterrupts>
 800330c:	4603      	mov	r3, r0
 800330e:	f003 0310 	and.w	r3, r3, #16
 8003312:	2b10      	cmp	r3, #16
 8003314:	d101      	bne.n	800331a <HAL_HCD_IRQHandler+0x1ea>
 8003316:	2301      	movs	r3, #1
 8003318:	e000      	b.n	800331c <HAL_HCD_IRQHandler+0x1ec>
 800331a:	2300      	movs	r3, #0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d014      	beq.n	800334a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	699a      	ldr	r2, [r3, #24]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f022 0210 	bic.w	r2, r2, #16
 800332e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	f001 fbfe 	bl	8004b32 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	699a      	ldr	r2, [r3, #24]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f042 0210 	orr.w	r2, r2, #16
 8003344:	619a      	str	r2, [r3, #24]
 8003346:	e000      	b.n	800334a <HAL_HCD_IRQHandler+0x21a>
      return;
 8003348:	bf00      	nop
    }
  }
}
 800334a:	3718      	adds	r7, #24
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800335e:	2b01      	cmp	r3, #1
 8003360:	d101      	bne.n	8003366 <HAL_HCD_Start+0x16>
 8003362:	2302      	movs	r3, #2
 8003364:	e013      	b.n	800338e <HAL_HCD_Start+0x3e>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2201      	movs	r2, #1
 800336a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2101      	movs	r1, #1
 8003374:	4618      	mov	r0, r3
 8003376:	f005 f8e8 	bl	800854a <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4618      	mov	r0, r3
 8003380:	f004 fde0 	bl	8007f44 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800338c:	2300      	movs	r3, #0
}
 800338e:	4618      	mov	r0, r3
 8003390:	3708      	adds	r7, #8
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}

08003396 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003396:	b580      	push	{r7, lr}
 8003398:	b082      	sub	sp, #8
 800339a:	af00      	add	r7, sp, #0
 800339c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d101      	bne.n	80033ac <HAL_HCD_Stop+0x16>
 80033a8:	2302      	movs	r3, #2
 80033aa:	e00d      	b.n	80033c8 <HAL_HCD_Stop+0x32>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4618      	mov	r0, r3
 80033ba:	f005 fe3b 	bl	8009034 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3708      	adds	r7, #8
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4618      	mov	r0, r3
 80033de:	f005 f88a 	bl	80084f6 <USB_ResetPort>
 80033e2:	4603      	mov	r3, r0
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3708      	adds	r7, #8
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}

080033ec <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	460b      	mov	r3, r1
 80033f6:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80033f8:	78fa      	ldrb	r2, [r7, #3]
 80033fa:	6879      	ldr	r1, [r7, #4]
 80033fc:	4613      	mov	r3, r2
 80033fe:	011b      	lsls	r3, r3, #4
 8003400:	1a9b      	subs	r3, r3, r2
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	440b      	add	r3, r1
 8003406:	334c      	adds	r3, #76	@ 0x4c
 8003408:	781b      	ldrb	r3, [r3, #0]
}
 800340a:	4618      	mov	r0, r3
 800340c:	370c      	adds	r7, #12
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr

08003416 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003416:	b480      	push	{r7}
 8003418:	b083      	sub	sp, #12
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
 800341e:	460b      	mov	r3, r1
 8003420:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003422:	78fa      	ldrb	r2, [r7, #3]
 8003424:	6879      	ldr	r1, [r7, #4]
 8003426:	4613      	mov	r3, r2
 8003428:	011b      	lsls	r3, r3, #4
 800342a:	1a9b      	subs	r3, r3, r2
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	440b      	add	r3, r1
 8003430:	3338      	adds	r3, #56	@ 0x38
 8003432:	681b      	ldr	r3, [r3, #0]
}
 8003434:	4618      	mov	r0, r3
 8003436:	370c      	adds	r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr

08003440 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4618      	mov	r0, r3
 800344e:	f005 f8cc 	bl	80085ea <USB_GetCurrentFrame>
 8003452:	4603      	mov	r3, r0
}
 8003454:	4618      	mov	r0, r3
 8003456:	3708      	adds	r7, #8
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4618      	mov	r0, r3
 800346a:	f005 f8a7 	bl	80085bc <USB_GetHostSpeed>
 800346e:	4603      	mov	r3, r0
}
 8003470:	4618      	mov	r0, r3
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	460b      	mov	r3, r1
 8003482:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8003484:	78fa      	ldrb	r2, [r7, #3]
 8003486:	6879      	ldr	r1, [r7, #4]
 8003488:	4613      	mov	r3, r2
 800348a:	011b      	lsls	r3, r3, #4
 800348c:	1a9b      	subs	r3, r3, r2
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	440b      	add	r3, r1
 8003492:	331a      	adds	r3, #26
 8003494:	2200      	movs	r2, #0
 8003496:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8003498:	78fa      	ldrb	r2, [r7, #3]
 800349a:	6879      	ldr	r1, [r7, #4]
 800349c:	4613      	mov	r3, r2
 800349e:	011b      	lsls	r3, r3, #4
 80034a0:	1a9b      	subs	r3, r3, r2
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	440b      	add	r3, r1
 80034a6:	331b      	adds	r3, #27
 80034a8:	2200      	movs	r2, #0
 80034aa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80034ac:	78fa      	ldrb	r2, [r7, #3]
 80034ae:	6879      	ldr	r1, [r7, #4]
 80034b0:	4613      	mov	r3, r2
 80034b2:	011b      	lsls	r3, r3, #4
 80034b4:	1a9b      	subs	r3, r3, r2
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	440b      	add	r3, r1
 80034ba:	3325      	adds	r3, #37	@ 0x25
 80034bc:	2200      	movs	r2, #0
 80034be:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80034c0:	78fa      	ldrb	r2, [r7, #3]
 80034c2:	6879      	ldr	r1, [r7, #4]
 80034c4:	4613      	mov	r3, r2
 80034c6:	011b      	lsls	r3, r3, #4
 80034c8:	1a9b      	subs	r3, r3, r2
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	440b      	add	r3, r1
 80034ce:	3324      	adds	r3, #36	@ 0x24
 80034d0:	2200      	movs	r2, #0
 80034d2:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80034d4:	2300      	movs	r3, #0
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	370c      	adds	r7, #12
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr

080034e2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80034e2:	b580      	push	{r7, lr}
 80034e4:	b086      	sub	sp, #24
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]
 80034ea:	460b      	mov	r3, r1
 80034ec:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	78fa      	ldrb	r2, [r7, #3]
 80034fe:	4611      	mov	r1, r2
 8003500:	4618      	mov	r0, r3
 8003502:	f004 fe96 	bl	8008232 <USB_ReadChInterrupts>
 8003506:	4603      	mov	r3, r0
 8003508:	f003 0304 	and.w	r3, r3, #4
 800350c:	2b04      	cmp	r3, #4
 800350e:	d11a      	bne.n	8003546 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003510:	78fb      	ldrb	r3, [r7, #3]
 8003512:	015a      	lsls	r2, r3, #5
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	4413      	add	r3, r2
 8003518:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800351c:	461a      	mov	r2, r3
 800351e:	2304      	movs	r3, #4
 8003520:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003522:	78fa      	ldrb	r2, [r7, #3]
 8003524:	6879      	ldr	r1, [r7, #4]
 8003526:	4613      	mov	r3, r2
 8003528:	011b      	lsls	r3, r3, #4
 800352a:	1a9b      	subs	r3, r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	440b      	add	r3, r1
 8003530:	334d      	adds	r3, #77	@ 0x4d
 8003532:	2207      	movs	r2, #7
 8003534:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	78fa      	ldrb	r2, [r7, #3]
 800353c:	4611      	mov	r1, r2
 800353e:	4618      	mov	r0, r3
 8003540:	f005 fc1b 	bl	8008d7a <USB_HC_Halt>
 8003544:	e09e      	b.n	8003684 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	78fa      	ldrb	r2, [r7, #3]
 800354c:	4611      	mov	r1, r2
 800354e:	4618      	mov	r0, r3
 8003550:	f004 fe6f 	bl	8008232 <USB_ReadChInterrupts>
 8003554:	4603      	mov	r3, r0
 8003556:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800355a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800355e:	d11b      	bne.n	8003598 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8003560:	78fb      	ldrb	r3, [r7, #3]
 8003562:	015a      	lsls	r2, r3, #5
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	4413      	add	r3, r2
 8003568:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800356c:	461a      	mov	r2, r3
 800356e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003572:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003574:	78fa      	ldrb	r2, [r7, #3]
 8003576:	6879      	ldr	r1, [r7, #4]
 8003578:	4613      	mov	r3, r2
 800357a:	011b      	lsls	r3, r3, #4
 800357c:	1a9b      	subs	r3, r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	440b      	add	r3, r1
 8003582:	334d      	adds	r3, #77	@ 0x4d
 8003584:	2208      	movs	r2, #8
 8003586:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	78fa      	ldrb	r2, [r7, #3]
 800358e:	4611      	mov	r1, r2
 8003590:	4618      	mov	r0, r3
 8003592:	f005 fbf2 	bl	8008d7a <USB_HC_Halt>
 8003596:	e075      	b.n	8003684 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	78fa      	ldrb	r2, [r7, #3]
 800359e:	4611      	mov	r1, r2
 80035a0:	4618      	mov	r0, r3
 80035a2:	f004 fe46 	bl	8008232 <USB_ReadChInterrupts>
 80035a6:	4603      	mov	r3, r0
 80035a8:	f003 0308 	and.w	r3, r3, #8
 80035ac:	2b08      	cmp	r3, #8
 80035ae:	d11a      	bne.n	80035e6 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80035b0:	78fb      	ldrb	r3, [r7, #3]
 80035b2:	015a      	lsls	r2, r3, #5
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	4413      	add	r3, r2
 80035b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035bc:	461a      	mov	r2, r3
 80035be:	2308      	movs	r3, #8
 80035c0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80035c2:	78fa      	ldrb	r2, [r7, #3]
 80035c4:	6879      	ldr	r1, [r7, #4]
 80035c6:	4613      	mov	r3, r2
 80035c8:	011b      	lsls	r3, r3, #4
 80035ca:	1a9b      	subs	r3, r3, r2
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	440b      	add	r3, r1
 80035d0:	334d      	adds	r3, #77	@ 0x4d
 80035d2:	2206      	movs	r2, #6
 80035d4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	78fa      	ldrb	r2, [r7, #3]
 80035dc:	4611      	mov	r1, r2
 80035de:	4618      	mov	r0, r3
 80035e0:	f005 fbcb 	bl	8008d7a <USB_HC_Halt>
 80035e4:	e04e      	b.n	8003684 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	78fa      	ldrb	r2, [r7, #3]
 80035ec:	4611      	mov	r1, r2
 80035ee:	4618      	mov	r0, r3
 80035f0:	f004 fe1f 	bl	8008232 <USB_ReadChInterrupts>
 80035f4:	4603      	mov	r3, r0
 80035f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035fe:	d11b      	bne.n	8003638 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003600:	78fb      	ldrb	r3, [r7, #3]
 8003602:	015a      	lsls	r2, r3, #5
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	4413      	add	r3, r2
 8003608:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800360c:	461a      	mov	r2, r3
 800360e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003612:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003614:	78fa      	ldrb	r2, [r7, #3]
 8003616:	6879      	ldr	r1, [r7, #4]
 8003618:	4613      	mov	r3, r2
 800361a:	011b      	lsls	r3, r3, #4
 800361c:	1a9b      	subs	r3, r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	440b      	add	r3, r1
 8003622:	334d      	adds	r3, #77	@ 0x4d
 8003624:	2209      	movs	r2, #9
 8003626:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	78fa      	ldrb	r2, [r7, #3]
 800362e:	4611      	mov	r1, r2
 8003630:	4618      	mov	r0, r3
 8003632:	f005 fba2 	bl	8008d7a <USB_HC_Halt>
 8003636:	e025      	b.n	8003684 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	78fa      	ldrb	r2, [r7, #3]
 800363e:	4611      	mov	r1, r2
 8003640:	4618      	mov	r0, r3
 8003642:	f004 fdf6 	bl	8008232 <USB_ReadChInterrupts>
 8003646:	4603      	mov	r3, r0
 8003648:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800364c:	2b80      	cmp	r3, #128	@ 0x80
 800364e:	d119      	bne.n	8003684 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003650:	78fb      	ldrb	r3, [r7, #3]
 8003652:	015a      	lsls	r2, r3, #5
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	4413      	add	r3, r2
 8003658:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800365c:	461a      	mov	r2, r3
 800365e:	2380      	movs	r3, #128	@ 0x80
 8003660:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003662:	78fa      	ldrb	r2, [r7, #3]
 8003664:	6879      	ldr	r1, [r7, #4]
 8003666:	4613      	mov	r3, r2
 8003668:	011b      	lsls	r3, r3, #4
 800366a:	1a9b      	subs	r3, r3, r2
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	440b      	add	r3, r1
 8003670:	334d      	adds	r3, #77	@ 0x4d
 8003672:	2207      	movs	r2, #7
 8003674:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	78fa      	ldrb	r2, [r7, #3]
 800367c:	4611      	mov	r1, r2
 800367e:	4618      	mov	r0, r3
 8003680:	f005 fb7b 	bl	8008d7a <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	78fa      	ldrb	r2, [r7, #3]
 800368a:	4611      	mov	r1, r2
 800368c:	4618      	mov	r0, r3
 800368e:	f004 fdd0 	bl	8008232 <USB_ReadChInterrupts>
 8003692:	4603      	mov	r3, r0
 8003694:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003698:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800369c:	d112      	bne.n	80036c4 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	78fa      	ldrb	r2, [r7, #3]
 80036a4:	4611      	mov	r1, r2
 80036a6:	4618      	mov	r0, r3
 80036a8:	f005 fb67 	bl	8008d7a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80036ac:	78fb      	ldrb	r3, [r7, #3]
 80036ae:	015a      	lsls	r2, r3, #5
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	4413      	add	r3, r2
 80036b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036b8:	461a      	mov	r2, r3
 80036ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80036be:	6093      	str	r3, [r2, #8]
 80036c0:	f000 bd75 	b.w	80041ae <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	78fa      	ldrb	r2, [r7, #3]
 80036ca:	4611      	mov	r1, r2
 80036cc:	4618      	mov	r0, r3
 80036ce:	f004 fdb0 	bl	8008232 <USB_ReadChInterrupts>
 80036d2:	4603      	mov	r3, r0
 80036d4:	f003 0301 	and.w	r3, r3, #1
 80036d8:	2b01      	cmp	r3, #1
 80036da:	f040 8128 	bne.w	800392e <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80036de:	78fb      	ldrb	r3, [r7, #3]
 80036e0:	015a      	lsls	r2, r3, #5
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	4413      	add	r3, r2
 80036e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036ea:	461a      	mov	r2, r3
 80036ec:	2320      	movs	r3, #32
 80036ee:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80036f0:	78fa      	ldrb	r2, [r7, #3]
 80036f2:	6879      	ldr	r1, [r7, #4]
 80036f4:	4613      	mov	r3, r2
 80036f6:	011b      	lsls	r3, r3, #4
 80036f8:	1a9b      	subs	r3, r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	440b      	add	r3, r1
 80036fe:	331b      	adds	r3, #27
 8003700:	781b      	ldrb	r3, [r3, #0]
 8003702:	2b01      	cmp	r3, #1
 8003704:	d119      	bne.n	800373a <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003706:	78fa      	ldrb	r2, [r7, #3]
 8003708:	6879      	ldr	r1, [r7, #4]
 800370a:	4613      	mov	r3, r2
 800370c:	011b      	lsls	r3, r3, #4
 800370e:	1a9b      	subs	r3, r3, r2
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	440b      	add	r3, r1
 8003714:	331b      	adds	r3, #27
 8003716:	2200      	movs	r2, #0
 8003718:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800371a:	78fb      	ldrb	r3, [r7, #3]
 800371c:	015a      	lsls	r2, r3, #5
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	4413      	add	r3, r2
 8003722:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	78fa      	ldrb	r2, [r7, #3]
 800372a:	0151      	lsls	r1, r2, #5
 800372c:	693a      	ldr	r2, [r7, #16]
 800372e:	440a      	add	r2, r1
 8003730:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003734:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003738:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	799b      	ldrb	r3, [r3, #6]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d01b      	beq.n	800377a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003742:	78fa      	ldrb	r2, [r7, #3]
 8003744:	6879      	ldr	r1, [r7, #4]
 8003746:	4613      	mov	r3, r2
 8003748:	011b      	lsls	r3, r3, #4
 800374a:	1a9b      	subs	r3, r3, r2
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	440b      	add	r3, r1
 8003750:	3330      	adds	r3, #48	@ 0x30
 8003752:	6819      	ldr	r1, [r3, #0]
 8003754:	78fb      	ldrb	r3, [r7, #3]
 8003756:	015a      	lsls	r2, r3, #5
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	4413      	add	r3, r2
 800375c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003766:	78fa      	ldrb	r2, [r7, #3]
 8003768:	1ac9      	subs	r1, r1, r3
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	4613      	mov	r3, r2
 800376e:	011b      	lsls	r3, r3, #4
 8003770:	1a9b      	subs	r3, r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	4403      	add	r3, r0
 8003776:	3338      	adds	r3, #56	@ 0x38
 8003778:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800377a:	78fa      	ldrb	r2, [r7, #3]
 800377c:	6879      	ldr	r1, [r7, #4]
 800377e:	4613      	mov	r3, r2
 8003780:	011b      	lsls	r3, r3, #4
 8003782:	1a9b      	subs	r3, r3, r2
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	440b      	add	r3, r1
 8003788:	334d      	adds	r3, #77	@ 0x4d
 800378a:	2201      	movs	r2, #1
 800378c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800378e:	78fa      	ldrb	r2, [r7, #3]
 8003790:	6879      	ldr	r1, [r7, #4]
 8003792:	4613      	mov	r3, r2
 8003794:	011b      	lsls	r3, r3, #4
 8003796:	1a9b      	subs	r3, r3, r2
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	440b      	add	r3, r1
 800379c:	3344      	adds	r3, #68	@ 0x44
 800379e:	2200      	movs	r2, #0
 80037a0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80037a2:	78fb      	ldrb	r3, [r7, #3]
 80037a4:	015a      	lsls	r2, r3, #5
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	4413      	add	r3, r2
 80037aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037ae:	461a      	mov	r2, r3
 80037b0:	2301      	movs	r3, #1
 80037b2:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80037b4:	78fa      	ldrb	r2, [r7, #3]
 80037b6:	6879      	ldr	r1, [r7, #4]
 80037b8:	4613      	mov	r3, r2
 80037ba:	011b      	lsls	r3, r3, #4
 80037bc:	1a9b      	subs	r3, r3, r2
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	440b      	add	r3, r1
 80037c2:	3326      	adds	r3, #38	@ 0x26
 80037c4:	781b      	ldrb	r3, [r3, #0]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d00a      	beq.n	80037e0 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80037ca:	78fa      	ldrb	r2, [r7, #3]
 80037cc:	6879      	ldr	r1, [r7, #4]
 80037ce:	4613      	mov	r3, r2
 80037d0:	011b      	lsls	r3, r3, #4
 80037d2:	1a9b      	subs	r3, r3, r2
 80037d4:	009b      	lsls	r3, r3, #2
 80037d6:	440b      	add	r3, r1
 80037d8:	3326      	adds	r3, #38	@ 0x26
 80037da:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80037dc:	2b02      	cmp	r3, #2
 80037de:	d110      	bne.n	8003802 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	78fa      	ldrb	r2, [r7, #3]
 80037e6:	4611      	mov	r1, r2
 80037e8:	4618      	mov	r0, r3
 80037ea:	f005 fac6 	bl	8008d7a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80037ee:	78fb      	ldrb	r3, [r7, #3]
 80037f0:	015a      	lsls	r2, r3, #5
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	4413      	add	r3, r2
 80037f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037fa:	461a      	mov	r2, r3
 80037fc:	2310      	movs	r3, #16
 80037fe:	6093      	str	r3, [r2, #8]
 8003800:	e03d      	b.n	800387e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003802:	78fa      	ldrb	r2, [r7, #3]
 8003804:	6879      	ldr	r1, [r7, #4]
 8003806:	4613      	mov	r3, r2
 8003808:	011b      	lsls	r3, r3, #4
 800380a:	1a9b      	subs	r3, r3, r2
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	440b      	add	r3, r1
 8003810:	3326      	adds	r3, #38	@ 0x26
 8003812:	781b      	ldrb	r3, [r3, #0]
 8003814:	2b03      	cmp	r3, #3
 8003816:	d00a      	beq.n	800382e <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003818:	78fa      	ldrb	r2, [r7, #3]
 800381a:	6879      	ldr	r1, [r7, #4]
 800381c:	4613      	mov	r3, r2
 800381e:	011b      	lsls	r3, r3, #4
 8003820:	1a9b      	subs	r3, r3, r2
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	440b      	add	r3, r1
 8003826:	3326      	adds	r3, #38	@ 0x26
 8003828:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800382a:	2b01      	cmp	r3, #1
 800382c:	d127      	bne.n	800387e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800382e:	78fb      	ldrb	r3, [r7, #3]
 8003830:	015a      	lsls	r2, r3, #5
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	4413      	add	r3, r2
 8003836:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	78fa      	ldrb	r2, [r7, #3]
 800383e:	0151      	lsls	r1, r2, #5
 8003840:	693a      	ldr	r2, [r7, #16]
 8003842:	440a      	add	r2, r1
 8003844:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003848:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800384c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800384e:	78fa      	ldrb	r2, [r7, #3]
 8003850:	6879      	ldr	r1, [r7, #4]
 8003852:	4613      	mov	r3, r2
 8003854:	011b      	lsls	r3, r3, #4
 8003856:	1a9b      	subs	r3, r3, r2
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	440b      	add	r3, r1
 800385c:	334c      	adds	r3, #76	@ 0x4c
 800385e:	2201      	movs	r2, #1
 8003860:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003862:	78fa      	ldrb	r2, [r7, #3]
 8003864:	6879      	ldr	r1, [r7, #4]
 8003866:	4613      	mov	r3, r2
 8003868:	011b      	lsls	r3, r3, #4
 800386a:	1a9b      	subs	r3, r3, r2
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	440b      	add	r3, r1
 8003870:	334c      	adds	r3, #76	@ 0x4c
 8003872:	781a      	ldrb	r2, [r3, #0]
 8003874:	78fb      	ldrb	r3, [r7, #3]
 8003876:	4619      	mov	r1, r3
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f007 fdd7 	bl	800b42c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	799b      	ldrb	r3, [r3, #6]
 8003882:	2b01      	cmp	r3, #1
 8003884:	d13b      	bne.n	80038fe <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003886:	78fa      	ldrb	r2, [r7, #3]
 8003888:	6879      	ldr	r1, [r7, #4]
 800388a:	4613      	mov	r3, r2
 800388c:	011b      	lsls	r3, r3, #4
 800388e:	1a9b      	subs	r3, r3, r2
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	440b      	add	r3, r1
 8003894:	3338      	adds	r3, #56	@ 0x38
 8003896:	6819      	ldr	r1, [r3, #0]
 8003898:	78fa      	ldrb	r2, [r7, #3]
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	4613      	mov	r3, r2
 800389e:	011b      	lsls	r3, r3, #4
 80038a0:	1a9b      	subs	r3, r3, r2
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	4403      	add	r3, r0
 80038a6:	3328      	adds	r3, #40	@ 0x28
 80038a8:	881b      	ldrh	r3, [r3, #0]
 80038aa:	440b      	add	r3, r1
 80038ac:	1e59      	subs	r1, r3, #1
 80038ae:	78fa      	ldrb	r2, [r7, #3]
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	4613      	mov	r3, r2
 80038b4:	011b      	lsls	r3, r3, #4
 80038b6:	1a9b      	subs	r3, r3, r2
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	4403      	add	r3, r0
 80038bc:	3328      	adds	r3, #40	@ 0x28
 80038be:	881b      	ldrh	r3, [r3, #0]
 80038c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80038c4:	f003 0301 	and.w	r3, r3, #1
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	f000 8470 	beq.w	80041ae <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80038ce:	78fa      	ldrb	r2, [r7, #3]
 80038d0:	6879      	ldr	r1, [r7, #4]
 80038d2:	4613      	mov	r3, r2
 80038d4:	011b      	lsls	r3, r3, #4
 80038d6:	1a9b      	subs	r3, r3, r2
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	440b      	add	r3, r1
 80038dc:	333c      	adds	r3, #60	@ 0x3c
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	78fa      	ldrb	r2, [r7, #3]
 80038e2:	f083 0301 	eor.w	r3, r3, #1
 80038e6:	b2d8      	uxtb	r0, r3
 80038e8:	6879      	ldr	r1, [r7, #4]
 80038ea:	4613      	mov	r3, r2
 80038ec:	011b      	lsls	r3, r3, #4
 80038ee:	1a9b      	subs	r3, r3, r2
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	440b      	add	r3, r1
 80038f4:	333c      	adds	r3, #60	@ 0x3c
 80038f6:	4602      	mov	r2, r0
 80038f8:	701a      	strb	r2, [r3, #0]
 80038fa:	f000 bc58 	b.w	80041ae <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80038fe:	78fa      	ldrb	r2, [r7, #3]
 8003900:	6879      	ldr	r1, [r7, #4]
 8003902:	4613      	mov	r3, r2
 8003904:	011b      	lsls	r3, r3, #4
 8003906:	1a9b      	subs	r3, r3, r2
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	440b      	add	r3, r1
 800390c:	333c      	adds	r3, #60	@ 0x3c
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	78fa      	ldrb	r2, [r7, #3]
 8003912:	f083 0301 	eor.w	r3, r3, #1
 8003916:	b2d8      	uxtb	r0, r3
 8003918:	6879      	ldr	r1, [r7, #4]
 800391a:	4613      	mov	r3, r2
 800391c:	011b      	lsls	r3, r3, #4
 800391e:	1a9b      	subs	r3, r3, r2
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	440b      	add	r3, r1
 8003924:	333c      	adds	r3, #60	@ 0x3c
 8003926:	4602      	mov	r2, r0
 8003928:	701a      	strb	r2, [r3, #0]
 800392a:	f000 bc40 	b.w	80041ae <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	78fa      	ldrb	r2, [r7, #3]
 8003934:	4611      	mov	r1, r2
 8003936:	4618      	mov	r0, r3
 8003938:	f004 fc7b 	bl	8008232 <USB_ReadChInterrupts>
 800393c:	4603      	mov	r3, r0
 800393e:	f003 0320 	and.w	r3, r3, #32
 8003942:	2b20      	cmp	r3, #32
 8003944:	d131      	bne.n	80039aa <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003946:	78fb      	ldrb	r3, [r7, #3]
 8003948:	015a      	lsls	r2, r3, #5
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	4413      	add	r3, r2
 800394e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003952:	461a      	mov	r2, r3
 8003954:	2320      	movs	r3, #32
 8003956:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003958:	78fa      	ldrb	r2, [r7, #3]
 800395a:	6879      	ldr	r1, [r7, #4]
 800395c:	4613      	mov	r3, r2
 800395e:	011b      	lsls	r3, r3, #4
 8003960:	1a9b      	subs	r3, r3, r2
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	440b      	add	r3, r1
 8003966:	331a      	adds	r3, #26
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	2b01      	cmp	r3, #1
 800396c:	f040 841f 	bne.w	80041ae <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003970:	78fa      	ldrb	r2, [r7, #3]
 8003972:	6879      	ldr	r1, [r7, #4]
 8003974:	4613      	mov	r3, r2
 8003976:	011b      	lsls	r3, r3, #4
 8003978:	1a9b      	subs	r3, r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	440b      	add	r3, r1
 800397e:	331b      	adds	r3, #27
 8003980:	2201      	movs	r2, #1
 8003982:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003984:	78fa      	ldrb	r2, [r7, #3]
 8003986:	6879      	ldr	r1, [r7, #4]
 8003988:	4613      	mov	r3, r2
 800398a:	011b      	lsls	r3, r3, #4
 800398c:	1a9b      	subs	r3, r3, r2
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	440b      	add	r3, r1
 8003992:	334d      	adds	r3, #77	@ 0x4d
 8003994:	2203      	movs	r2, #3
 8003996:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	78fa      	ldrb	r2, [r7, #3]
 800399e:	4611      	mov	r1, r2
 80039a0:	4618      	mov	r0, r3
 80039a2:	f005 f9ea 	bl	8008d7a <USB_HC_Halt>
 80039a6:	f000 bc02 	b.w	80041ae <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	78fa      	ldrb	r2, [r7, #3]
 80039b0:	4611      	mov	r1, r2
 80039b2:	4618      	mov	r0, r3
 80039b4:	f004 fc3d 	bl	8008232 <USB_ReadChInterrupts>
 80039b8:	4603      	mov	r3, r0
 80039ba:	f003 0302 	and.w	r3, r3, #2
 80039be:	2b02      	cmp	r3, #2
 80039c0:	f040 8305 	bne.w	8003fce <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80039c4:	78fb      	ldrb	r3, [r7, #3]
 80039c6:	015a      	lsls	r2, r3, #5
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	4413      	add	r3, r2
 80039cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039d0:	461a      	mov	r2, r3
 80039d2:	2302      	movs	r3, #2
 80039d4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80039d6:	78fa      	ldrb	r2, [r7, #3]
 80039d8:	6879      	ldr	r1, [r7, #4]
 80039da:	4613      	mov	r3, r2
 80039dc:	011b      	lsls	r3, r3, #4
 80039de:	1a9b      	subs	r3, r3, r2
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	440b      	add	r3, r1
 80039e4:	334d      	adds	r3, #77	@ 0x4d
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d114      	bne.n	8003a16 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80039ec:	78fa      	ldrb	r2, [r7, #3]
 80039ee:	6879      	ldr	r1, [r7, #4]
 80039f0:	4613      	mov	r3, r2
 80039f2:	011b      	lsls	r3, r3, #4
 80039f4:	1a9b      	subs	r3, r3, r2
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	440b      	add	r3, r1
 80039fa:	334d      	adds	r3, #77	@ 0x4d
 80039fc:	2202      	movs	r2, #2
 80039fe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003a00:	78fa      	ldrb	r2, [r7, #3]
 8003a02:	6879      	ldr	r1, [r7, #4]
 8003a04:	4613      	mov	r3, r2
 8003a06:	011b      	lsls	r3, r3, #4
 8003a08:	1a9b      	subs	r3, r3, r2
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	440b      	add	r3, r1
 8003a0e:	334c      	adds	r3, #76	@ 0x4c
 8003a10:	2201      	movs	r2, #1
 8003a12:	701a      	strb	r2, [r3, #0]
 8003a14:	e2cc      	b.n	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003a16:	78fa      	ldrb	r2, [r7, #3]
 8003a18:	6879      	ldr	r1, [r7, #4]
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	011b      	lsls	r3, r3, #4
 8003a1e:	1a9b      	subs	r3, r3, r2
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	440b      	add	r3, r1
 8003a24:	334d      	adds	r3, #77	@ 0x4d
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	2b06      	cmp	r3, #6
 8003a2a:	d114      	bne.n	8003a56 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a2c:	78fa      	ldrb	r2, [r7, #3]
 8003a2e:	6879      	ldr	r1, [r7, #4]
 8003a30:	4613      	mov	r3, r2
 8003a32:	011b      	lsls	r3, r3, #4
 8003a34:	1a9b      	subs	r3, r3, r2
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	440b      	add	r3, r1
 8003a3a:	334d      	adds	r3, #77	@ 0x4d
 8003a3c:	2202      	movs	r2, #2
 8003a3e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003a40:	78fa      	ldrb	r2, [r7, #3]
 8003a42:	6879      	ldr	r1, [r7, #4]
 8003a44:	4613      	mov	r3, r2
 8003a46:	011b      	lsls	r3, r3, #4
 8003a48:	1a9b      	subs	r3, r3, r2
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	440b      	add	r3, r1
 8003a4e:	334c      	adds	r3, #76	@ 0x4c
 8003a50:	2205      	movs	r2, #5
 8003a52:	701a      	strb	r2, [r3, #0]
 8003a54:	e2ac      	b.n	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003a56:	78fa      	ldrb	r2, [r7, #3]
 8003a58:	6879      	ldr	r1, [r7, #4]
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	011b      	lsls	r3, r3, #4
 8003a5e:	1a9b      	subs	r3, r3, r2
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	440b      	add	r3, r1
 8003a64:	334d      	adds	r3, #77	@ 0x4d
 8003a66:	781b      	ldrb	r3, [r3, #0]
 8003a68:	2b07      	cmp	r3, #7
 8003a6a:	d00b      	beq.n	8003a84 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003a6c:	78fa      	ldrb	r2, [r7, #3]
 8003a6e:	6879      	ldr	r1, [r7, #4]
 8003a70:	4613      	mov	r3, r2
 8003a72:	011b      	lsls	r3, r3, #4
 8003a74:	1a9b      	subs	r3, r3, r2
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	440b      	add	r3, r1
 8003a7a:	334d      	adds	r3, #77	@ 0x4d
 8003a7c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003a7e:	2b09      	cmp	r3, #9
 8003a80:	f040 80a6 	bne.w	8003bd0 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a84:	78fa      	ldrb	r2, [r7, #3]
 8003a86:	6879      	ldr	r1, [r7, #4]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	011b      	lsls	r3, r3, #4
 8003a8c:	1a9b      	subs	r3, r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	440b      	add	r3, r1
 8003a92:	334d      	adds	r3, #77	@ 0x4d
 8003a94:	2202      	movs	r2, #2
 8003a96:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003a98:	78fa      	ldrb	r2, [r7, #3]
 8003a9a:	6879      	ldr	r1, [r7, #4]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	011b      	lsls	r3, r3, #4
 8003aa0:	1a9b      	subs	r3, r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	440b      	add	r3, r1
 8003aa6:	3344      	adds	r3, #68	@ 0x44
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	1c59      	adds	r1, r3, #1
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	011b      	lsls	r3, r3, #4
 8003ab2:	1a9b      	subs	r3, r3, r2
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	4403      	add	r3, r0
 8003ab8:	3344      	adds	r3, #68	@ 0x44
 8003aba:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003abc:	78fa      	ldrb	r2, [r7, #3]
 8003abe:	6879      	ldr	r1, [r7, #4]
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	011b      	lsls	r3, r3, #4
 8003ac4:	1a9b      	subs	r3, r3, r2
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	440b      	add	r3, r1
 8003aca:	3344      	adds	r3, #68	@ 0x44
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d943      	bls.n	8003b5a <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003ad2:	78fa      	ldrb	r2, [r7, #3]
 8003ad4:	6879      	ldr	r1, [r7, #4]
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	011b      	lsls	r3, r3, #4
 8003ada:	1a9b      	subs	r3, r3, r2
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	440b      	add	r3, r1
 8003ae0:	3344      	adds	r3, #68	@ 0x44
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003ae6:	78fa      	ldrb	r2, [r7, #3]
 8003ae8:	6879      	ldr	r1, [r7, #4]
 8003aea:	4613      	mov	r3, r2
 8003aec:	011b      	lsls	r3, r3, #4
 8003aee:	1a9b      	subs	r3, r3, r2
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	440b      	add	r3, r1
 8003af4:	331a      	adds	r3, #26
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d123      	bne.n	8003b44 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003afc:	78fa      	ldrb	r2, [r7, #3]
 8003afe:	6879      	ldr	r1, [r7, #4]
 8003b00:	4613      	mov	r3, r2
 8003b02:	011b      	lsls	r3, r3, #4
 8003b04:	1a9b      	subs	r3, r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	440b      	add	r3, r1
 8003b0a:	331b      	adds	r3, #27
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003b10:	78fa      	ldrb	r2, [r7, #3]
 8003b12:	6879      	ldr	r1, [r7, #4]
 8003b14:	4613      	mov	r3, r2
 8003b16:	011b      	lsls	r3, r3, #4
 8003b18:	1a9b      	subs	r3, r3, r2
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	440b      	add	r3, r1
 8003b1e:	331c      	adds	r3, #28
 8003b20:	2200      	movs	r2, #0
 8003b22:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003b24:	78fb      	ldrb	r3, [r7, #3]
 8003b26:	015a      	lsls	r2, r3, #5
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	4413      	add	r3, r2
 8003b2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	78fa      	ldrb	r2, [r7, #3]
 8003b34:	0151      	lsls	r1, r2, #5
 8003b36:	693a      	ldr	r2, [r7, #16]
 8003b38:	440a      	add	r2, r1
 8003b3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003b3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b42:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003b44:	78fa      	ldrb	r2, [r7, #3]
 8003b46:	6879      	ldr	r1, [r7, #4]
 8003b48:	4613      	mov	r3, r2
 8003b4a:	011b      	lsls	r3, r3, #4
 8003b4c:	1a9b      	subs	r3, r3, r2
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	440b      	add	r3, r1
 8003b52:	334c      	adds	r3, #76	@ 0x4c
 8003b54:	2204      	movs	r2, #4
 8003b56:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003b58:	e229      	b.n	8003fae <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003b5a:	78fa      	ldrb	r2, [r7, #3]
 8003b5c:	6879      	ldr	r1, [r7, #4]
 8003b5e:	4613      	mov	r3, r2
 8003b60:	011b      	lsls	r3, r3, #4
 8003b62:	1a9b      	subs	r3, r3, r2
 8003b64:	009b      	lsls	r3, r3, #2
 8003b66:	440b      	add	r3, r1
 8003b68:	334c      	adds	r3, #76	@ 0x4c
 8003b6a:	2202      	movs	r2, #2
 8003b6c:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003b6e:	78fa      	ldrb	r2, [r7, #3]
 8003b70:	6879      	ldr	r1, [r7, #4]
 8003b72:	4613      	mov	r3, r2
 8003b74:	011b      	lsls	r3, r3, #4
 8003b76:	1a9b      	subs	r3, r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	440b      	add	r3, r1
 8003b7c:	3326      	adds	r3, #38	@ 0x26
 8003b7e:	781b      	ldrb	r3, [r3, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d00b      	beq.n	8003b9c <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003b84:	78fa      	ldrb	r2, [r7, #3]
 8003b86:	6879      	ldr	r1, [r7, #4]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	011b      	lsls	r3, r3, #4
 8003b8c:	1a9b      	subs	r3, r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	440b      	add	r3, r1
 8003b92:	3326      	adds	r3, #38	@ 0x26
 8003b94:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	f040 8209 	bne.w	8003fae <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003b9c:	78fb      	ldrb	r3, [r7, #3]
 8003b9e:	015a      	lsls	r2, r3, #5
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003bb2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003bba:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003bbc:	78fb      	ldrb	r3, [r7, #3]
 8003bbe:	015a      	lsls	r2, r3, #5
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	4413      	add	r3, r2
 8003bc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bc8:	461a      	mov	r2, r3
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003bce:	e1ee      	b.n	8003fae <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003bd0:	78fa      	ldrb	r2, [r7, #3]
 8003bd2:	6879      	ldr	r1, [r7, #4]
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	011b      	lsls	r3, r3, #4
 8003bd8:	1a9b      	subs	r3, r3, r2
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	440b      	add	r3, r1
 8003bde:	334d      	adds	r3, #77	@ 0x4d
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	2b05      	cmp	r3, #5
 8003be4:	f040 80c8 	bne.w	8003d78 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003be8:	78fa      	ldrb	r2, [r7, #3]
 8003bea:	6879      	ldr	r1, [r7, #4]
 8003bec:	4613      	mov	r3, r2
 8003bee:	011b      	lsls	r3, r3, #4
 8003bf0:	1a9b      	subs	r3, r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	440b      	add	r3, r1
 8003bf6:	334d      	adds	r3, #77	@ 0x4d
 8003bf8:	2202      	movs	r2, #2
 8003bfa:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003bfc:	78fa      	ldrb	r2, [r7, #3]
 8003bfe:	6879      	ldr	r1, [r7, #4]
 8003c00:	4613      	mov	r3, r2
 8003c02:	011b      	lsls	r3, r3, #4
 8003c04:	1a9b      	subs	r3, r3, r2
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	440b      	add	r3, r1
 8003c0a:	331b      	adds	r3, #27
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	f040 81ce 	bne.w	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003c14:	78fa      	ldrb	r2, [r7, #3]
 8003c16:	6879      	ldr	r1, [r7, #4]
 8003c18:	4613      	mov	r3, r2
 8003c1a:	011b      	lsls	r3, r3, #4
 8003c1c:	1a9b      	subs	r3, r3, r2
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	440b      	add	r3, r1
 8003c22:	3326      	adds	r3, #38	@ 0x26
 8003c24:	781b      	ldrb	r3, [r3, #0]
 8003c26:	2b03      	cmp	r3, #3
 8003c28:	d16b      	bne.n	8003d02 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003c2a:	78fa      	ldrb	r2, [r7, #3]
 8003c2c:	6879      	ldr	r1, [r7, #4]
 8003c2e:	4613      	mov	r3, r2
 8003c30:	011b      	lsls	r3, r3, #4
 8003c32:	1a9b      	subs	r3, r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	440b      	add	r3, r1
 8003c38:	3348      	adds	r3, #72	@ 0x48
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	1c59      	adds	r1, r3, #1
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	4613      	mov	r3, r2
 8003c42:	011b      	lsls	r3, r3, #4
 8003c44:	1a9b      	subs	r3, r3, r2
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	4403      	add	r3, r0
 8003c4a:	3348      	adds	r3, #72	@ 0x48
 8003c4c:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003c4e:	78fa      	ldrb	r2, [r7, #3]
 8003c50:	6879      	ldr	r1, [r7, #4]
 8003c52:	4613      	mov	r3, r2
 8003c54:	011b      	lsls	r3, r3, #4
 8003c56:	1a9b      	subs	r3, r3, r2
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	440b      	add	r3, r1
 8003c5c:	3348      	adds	r3, #72	@ 0x48
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d943      	bls.n	8003cec <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003c64:	78fa      	ldrb	r2, [r7, #3]
 8003c66:	6879      	ldr	r1, [r7, #4]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	011b      	lsls	r3, r3, #4
 8003c6c:	1a9b      	subs	r3, r3, r2
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	440b      	add	r3, r1
 8003c72:	3348      	adds	r3, #72	@ 0x48
 8003c74:	2200      	movs	r2, #0
 8003c76:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003c78:	78fa      	ldrb	r2, [r7, #3]
 8003c7a:	6879      	ldr	r1, [r7, #4]
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	011b      	lsls	r3, r3, #4
 8003c80:	1a9b      	subs	r3, r3, r2
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	440b      	add	r3, r1
 8003c86:	331b      	adds	r3, #27
 8003c88:	2200      	movs	r2, #0
 8003c8a:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003c8c:	78fa      	ldrb	r2, [r7, #3]
 8003c8e:	6879      	ldr	r1, [r7, #4]
 8003c90:	4613      	mov	r3, r2
 8003c92:	011b      	lsls	r3, r3, #4
 8003c94:	1a9b      	subs	r3, r3, r2
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	440b      	add	r3, r1
 8003c9a:	3344      	adds	r3, #68	@ 0x44
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d809      	bhi.n	8003cb6 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003ca2:	78fa      	ldrb	r2, [r7, #3]
 8003ca4:	6879      	ldr	r1, [r7, #4]
 8003ca6:	4613      	mov	r3, r2
 8003ca8:	011b      	lsls	r3, r3, #4
 8003caa:	1a9b      	subs	r3, r3, r2
 8003cac:	009b      	lsls	r3, r3, #2
 8003cae:	440b      	add	r3, r1
 8003cb0:	331c      	adds	r3, #28
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003cb6:	78fb      	ldrb	r3, [r7, #3]
 8003cb8:	015a      	lsls	r2, r3, #5
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	4413      	add	r3, r2
 8003cbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	78fa      	ldrb	r2, [r7, #3]
 8003cc6:	0151      	lsls	r1, r2, #5
 8003cc8:	693a      	ldr	r2, [r7, #16]
 8003cca:	440a      	add	r2, r1
 8003ccc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003cd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cd4:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8003cd6:	78fa      	ldrb	r2, [r7, #3]
 8003cd8:	6879      	ldr	r1, [r7, #4]
 8003cda:	4613      	mov	r3, r2
 8003cdc:	011b      	lsls	r3, r3, #4
 8003cde:	1a9b      	subs	r3, r3, r2
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	440b      	add	r3, r1
 8003ce4:	334c      	adds	r3, #76	@ 0x4c
 8003ce6:	2204      	movs	r2, #4
 8003ce8:	701a      	strb	r2, [r3, #0]
 8003cea:	e014      	b.n	8003d16 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003cec:	78fa      	ldrb	r2, [r7, #3]
 8003cee:	6879      	ldr	r1, [r7, #4]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	011b      	lsls	r3, r3, #4
 8003cf4:	1a9b      	subs	r3, r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	440b      	add	r3, r1
 8003cfa:	334c      	adds	r3, #76	@ 0x4c
 8003cfc:	2202      	movs	r2, #2
 8003cfe:	701a      	strb	r2, [r3, #0]
 8003d00:	e009      	b.n	8003d16 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003d02:	78fa      	ldrb	r2, [r7, #3]
 8003d04:	6879      	ldr	r1, [r7, #4]
 8003d06:	4613      	mov	r3, r2
 8003d08:	011b      	lsls	r3, r3, #4
 8003d0a:	1a9b      	subs	r3, r3, r2
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	440b      	add	r3, r1
 8003d10:	334c      	adds	r3, #76	@ 0x4c
 8003d12:	2202      	movs	r2, #2
 8003d14:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003d16:	78fa      	ldrb	r2, [r7, #3]
 8003d18:	6879      	ldr	r1, [r7, #4]
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	011b      	lsls	r3, r3, #4
 8003d1e:	1a9b      	subs	r3, r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	440b      	add	r3, r1
 8003d24:	3326      	adds	r3, #38	@ 0x26
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d00b      	beq.n	8003d44 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003d2c:	78fa      	ldrb	r2, [r7, #3]
 8003d2e:	6879      	ldr	r1, [r7, #4]
 8003d30:	4613      	mov	r3, r2
 8003d32:	011b      	lsls	r3, r3, #4
 8003d34:	1a9b      	subs	r3, r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	440b      	add	r3, r1
 8003d3a:	3326      	adds	r3, #38	@ 0x26
 8003d3c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	f040 8136 	bne.w	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003d44:	78fb      	ldrb	r3, [r7, #3]
 8003d46:	015a      	lsls	r2, r3, #5
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	4413      	add	r3, r2
 8003d4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003d5a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003d62:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003d64:	78fb      	ldrb	r3, [r7, #3]
 8003d66:	015a      	lsls	r2, r3, #5
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	4413      	add	r3, r2
 8003d6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d70:	461a      	mov	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6013      	str	r3, [r2, #0]
 8003d76:	e11b      	b.n	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003d78:	78fa      	ldrb	r2, [r7, #3]
 8003d7a:	6879      	ldr	r1, [r7, #4]
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	011b      	lsls	r3, r3, #4
 8003d80:	1a9b      	subs	r3, r3, r2
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	440b      	add	r3, r1
 8003d86:	334d      	adds	r3, #77	@ 0x4d
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	2b03      	cmp	r3, #3
 8003d8c:	f040 8081 	bne.w	8003e92 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d90:	78fa      	ldrb	r2, [r7, #3]
 8003d92:	6879      	ldr	r1, [r7, #4]
 8003d94:	4613      	mov	r3, r2
 8003d96:	011b      	lsls	r3, r3, #4
 8003d98:	1a9b      	subs	r3, r3, r2
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	440b      	add	r3, r1
 8003d9e:	334d      	adds	r3, #77	@ 0x4d
 8003da0:	2202      	movs	r2, #2
 8003da2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003da4:	78fa      	ldrb	r2, [r7, #3]
 8003da6:	6879      	ldr	r1, [r7, #4]
 8003da8:	4613      	mov	r3, r2
 8003daa:	011b      	lsls	r3, r3, #4
 8003dac:	1a9b      	subs	r3, r3, r2
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	440b      	add	r3, r1
 8003db2:	331b      	adds	r3, #27
 8003db4:	781b      	ldrb	r3, [r3, #0]
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	f040 80fa 	bne.w	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003dbc:	78fa      	ldrb	r2, [r7, #3]
 8003dbe:	6879      	ldr	r1, [r7, #4]
 8003dc0:	4613      	mov	r3, r2
 8003dc2:	011b      	lsls	r3, r3, #4
 8003dc4:	1a9b      	subs	r3, r3, r2
 8003dc6:	009b      	lsls	r3, r3, #2
 8003dc8:	440b      	add	r3, r1
 8003dca:	334c      	adds	r3, #76	@ 0x4c
 8003dcc:	2202      	movs	r2, #2
 8003dce:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003dd0:	78fb      	ldrb	r3, [r7, #3]
 8003dd2:	015a      	lsls	r2, r3, #5
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	78fa      	ldrb	r2, [r7, #3]
 8003de0:	0151      	lsls	r1, r2, #5
 8003de2:	693a      	ldr	r2, [r7, #16]
 8003de4:	440a      	add	r2, r1
 8003de6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003dea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dee:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003df0:	78fb      	ldrb	r3, [r7, #3]
 8003df2:	015a      	lsls	r2, r3, #5
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	4413      	add	r3, r2
 8003df8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	78fa      	ldrb	r2, [r7, #3]
 8003e00:	0151      	lsls	r1, r2, #5
 8003e02:	693a      	ldr	r2, [r7, #16]
 8003e04:	440a      	add	r2, r1
 8003e06:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e0e:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003e10:	78fb      	ldrb	r3, [r7, #3]
 8003e12:	015a      	lsls	r2, r3, #5
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	4413      	add	r3, r2
 8003e18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	78fa      	ldrb	r2, [r7, #3]
 8003e20:	0151      	lsls	r1, r2, #5
 8003e22:	693a      	ldr	r2, [r7, #16]
 8003e24:	440a      	add	r2, r1
 8003e26:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e2a:	f023 0320 	bic.w	r3, r3, #32
 8003e2e:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e30:	78fa      	ldrb	r2, [r7, #3]
 8003e32:	6879      	ldr	r1, [r7, #4]
 8003e34:	4613      	mov	r3, r2
 8003e36:	011b      	lsls	r3, r3, #4
 8003e38:	1a9b      	subs	r3, r3, r2
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	440b      	add	r3, r1
 8003e3e:	3326      	adds	r3, #38	@ 0x26
 8003e40:	781b      	ldrb	r3, [r3, #0]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d00b      	beq.n	8003e5e <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003e46:	78fa      	ldrb	r2, [r7, #3]
 8003e48:	6879      	ldr	r1, [r7, #4]
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	011b      	lsls	r3, r3, #4
 8003e4e:	1a9b      	subs	r3, r3, r2
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	440b      	add	r3, r1
 8003e54:	3326      	adds	r3, #38	@ 0x26
 8003e56:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	f040 80a9 	bne.w	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003e5e:	78fb      	ldrb	r3, [r7, #3]
 8003e60:	015a      	lsls	r2, r3, #5
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	4413      	add	r3, r2
 8003e66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003e74:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003e7c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003e7e:	78fb      	ldrb	r3, [r7, #3]
 8003e80:	015a      	lsls	r2, r3, #5
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	4413      	add	r3, r2
 8003e86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e8a:	461a      	mov	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6013      	str	r3, [r2, #0]
 8003e90:	e08e      	b.n	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003e92:	78fa      	ldrb	r2, [r7, #3]
 8003e94:	6879      	ldr	r1, [r7, #4]
 8003e96:	4613      	mov	r3, r2
 8003e98:	011b      	lsls	r3, r3, #4
 8003e9a:	1a9b      	subs	r3, r3, r2
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	440b      	add	r3, r1
 8003ea0:	334d      	adds	r3, #77	@ 0x4d
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	2b04      	cmp	r3, #4
 8003ea6:	d143      	bne.n	8003f30 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ea8:	78fa      	ldrb	r2, [r7, #3]
 8003eaa:	6879      	ldr	r1, [r7, #4]
 8003eac:	4613      	mov	r3, r2
 8003eae:	011b      	lsls	r3, r3, #4
 8003eb0:	1a9b      	subs	r3, r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	440b      	add	r3, r1
 8003eb6:	334d      	adds	r3, #77	@ 0x4d
 8003eb8:	2202      	movs	r2, #2
 8003eba:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003ebc:	78fa      	ldrb	r2, [r7, #3]
 8003ebe:	6879      	ldr	r1, [r7, #4]
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	011b      	lsls	r3, r3, #4
 8003ec4:	1a9b      	subs	r3, r3, r2
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	440b      	add	r3, r1
 8003eca:	334c      	adds	r3, #76	@ 0x4c
 8003ecc:	2202      	movs	r2, #2
 8003ece:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ed0:	78fa      	ldrb	r2, [r7, #3]
 8003ed2:	6879      	ldr	r1, [r7, #4]
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	011b      	lsls	r3, r3, #4
 8003ed8:	1a9b      	subs	r3, r3, r2
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	440b      	add	r3, r1
 8003ede:	3326      	adds	r3, #38	@ 0x26
 8003ee0:	781b      	ldrb	r3, [r3, #0]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d00a      	beq.n	8003efc <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003ee6:	78fa      	ldrb	r2, [r7, #3]
 8003ee8:	6879      	ldr	r1, [r7, #4]
 8003eea:	4613      	mov	r3, r2
 8003eec:	011b      	lsls	r3, r3, #4
 8003eee:	1a9b      	subs	r3, r3, r2
 8003ef0:	009b      	lsls	r3, r3, #2
 8003ef2:	440b      	add	r3, r1
 8003ef4:	3326      	adds	r3, #38	@ 0x26
 8003ef6:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d159      	bne.n	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003efc:	78fb      	ldrb	r3, [r7, #3]
 8003efe:	015a      	lsls	r2, r3, #5
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	4413      	add	r3, r2
 8003f04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003f12:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003f1a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003f1c:	78fb      	ldrb	r3, [r7, #3]
 8003f1e:	015a      	lsls	r2, r3, #5
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	4413      	add	r3, r2
 8003f24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f28:	461a      	mov	r2, r3
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6013      	str	r3, [r2, #0]
 8003f2e:	e03f      	b.n	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003f30:	78fa      	ldrb	r2, [r7, #3]
 8003f32:	6879      	ldr	r1, [r7, #4]
 8003f34:	4613      	mov	r3, r2
 8003f36:	011b      	lsls	r3, r3, #4
 8003f38:	1a9b      	subs	r3, r3, r2
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	440b      	add	r3, r1
 8003f3e:	334d      	adds	r3, #77	@ 0x4d
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	2b08      	cmp	r3, #8
 8003f44:	d126      	bne.n	8003f94 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f46:	78fa      	ldrb	r2, [r7, #3]
 8003f48:	6879      	ldr	r1, [r7, #4]
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	011b      	lsls	r3, r3, #4
 8003f4e:	1a9b      	subs	r3, r3, r2
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	440b      	add	r3, r1
 8003f54:	334d      	adds	r3, #77	@ 0x4d
 8003f56:	2202      	movs	r2, #2
 8003f58:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003f5a:	78fa      	ldrb	r2, [r7, #3]
 8003f5c:	6879      	ldr	r1, [r7, #4]
 8003f5e:	4613      	mov	r3, r2
 8003f60:	011b      	lsls	r3, r3, #4
 8003f62:	1a9b      	subs	r3, r3, r2
 8003f64:	009b      	lsls	r3, r3, #2
 8003f66:	440b      	add	r3, r1
 8003f68:	3344      	adds	r3, #68	@ 0x44
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	1c59      	adds	r1, r3, #1
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	4613      	mov	r3, r2
 8003f72:	011b      	lsls	r3, r3, #4
 8003f74:	1a9b      	subs	r3, r3, r2
 8003f76:	009b      	lsls	r3, r3, #2
 8003f78:	4403      	add	r3, r0
 8003f7a:	3344      	adds	r3, #68	@ 0x44
 8003f7c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003f7e:	78fa      	ldrb	r2, [r7, #3]
 8003f80:	6879      	ldr	r1, [r7, #4]
 8003f82:	4613      	mov	r3, r2
 8003f84:	011b      	lsls	r3, r3, #4
 8003f86:	1a9b      	subs	r3, r3, r2
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	440b      	add	r3, r1
 8003f8c:	334c      	adds	r3, #76	@ 0x4c
 8003f8e:	2204      	movs	r2, #4
 8003f90:	701a      	strb	r2, [r3, #0]
 8003f92:	e00d      	b.n	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003f94:	78fa      	ldrb	r2, [r7, #3]
 8003f96:	6879      	ldr	r1, [r7, #4]
 8003f98:	4613      	mov	r3, r2
 8003f9a:	011b      	lsls	r3, r3, #4
 8003f9c:	1a9b      	subs	r3, r3, r2
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	440b      	add	r3, r1
 8003fa2:	334d      	adds	r3, #77	@ 0x4d
 8003fa4:	781b      	ldrb	r3, [r3, #0]
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	f000 8100 	beq.w	80041ac <HCD_HC_IN_IRQHandler+0xcca>
 8003fac:	e000      	b.n	8003fb0 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003fae:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003fb0:	78fa      	ldrb	r2, [r7, #3]
 8003fb2:	6879      	ldr	r1, [r7, #4]
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	011b      	lsls	r3, r3, #4
 8003fb8:	1a9b      	subs	r3, r3, r2
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	440b      	add	r3, r1
 8003fbe:	334c      	adds	r3, #76	@ 0x4c
 8003fc0:	781a      	ldrb	r2, [r3, #0]
 8003fc2:	78fb      	ldrb	r3, [r7, #3]
 8003fc4:	4619      	mov	r1, r3
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f007 fa30 	bl	800b42c <HAL_HCD_HC_NotifyURBChange_Callback>
 8003fcc:	e0ef      	b.n	80041ae <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	78fa      	ldrb	r2, [r7, #3]
 8003fd4:	4611      	mov	r1, r2
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f004 f92b 	bl	8008232 <USB_ReadChInterrupts>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fe2:	2b40      	cmp	r3, #64	@ 0x40
 8003fe4:	d12f      	bne.n	8004046 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003fe6:	78fb      	ldrb	r3, [r7, #3]
 8003fe8:	015a      	lsls	r2, r3, #5
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	4413      	add	r3, r2
 8003fee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	2340      	movs	r3, #64	@ 0x40
 8003ff6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003ff8:	78fa      	ldrb	r2, [r7, #3]
 8003ffa:	6879      	ldr	r1, [r7, #4]
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	011b      	lsls	r3, r3, #4
 8004000:	1a9b      	subs	r3, r3, r2
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	440b      	add	r3, r1
 8004006:	334d      	adds	r3, #77	@ 0x4d
 8004008:	2205      	movs	r2, #5
 800400a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800400c:	78fa      	ldrb	r2, [r7, #3]
 800400e:	6879      	ldr	r1, [r7, #4]
 8004010:	4613      	mov	r3, r2
 8004012:	011b      	lsls	r3, r3, #4
 8004014:	1a9b      	subs	r3, r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	440b      	add	r3, r1
 800401a:	331a      	adds	r3, #26
 800401c:	781b      	ldrb	r3, [r3, #0]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d109      	bne.n	8004036 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004022:	78fa      	ldrb	r2, [r7, #3]
 8004024:	6879      	ldr	r1, [r7, #4]
 8004026:	4613      	mov	r3, r2
 8004028:	011b      	lsls	r3, r3, #4
 800402a:	1a9b      	subs	r3, r3, r2
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	440b      	add	r3, r1
 8004030:	3344      	adds	r3, #68	@ 0x44
 8004032:	2200      	movs	r2, #0
 8004034:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	78fa      	ldrb	r2, [r7, #3]
 800403c:	4611      	mov	r1, r2
 800403e:	4618      	mov	r0, r3
 8004040:	f004 fe9b 	bl	8008d7a <USB_HC_Halt>
 8004044:	e0b3      	b.n	80041ae <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	78fa      	ldrb	r2, [r7, #3]
 800404c:	4611      	mov	r1, r2
 800404e:	4618      	mov	r0, r3
 8004050:	f004 f8ef 	bl	8008232 <USB_ReadChInterrupts>
 8004054:	4603      	mov	r3, r0
 8004056:	f003 0310 	and.w	r3, r3, #16
 800405a:	2b10      	cmp	r3, #16
 800405c:	f040 80a7 	bne.w	80041ae <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004060:	78fa      	ldrb	r2, [r7, #3]
 8004062:	6879      	ldr	r1, [r7, #4]
 8004064:	4613      	mov	r3, r2
 8004066:	011b      	lsls	r3, r3, #4
 8004068:	1a9b      	subs	r3, r3, r2
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	440b      	add	r3, r1
 800406e:	3326      	adds	r3, #38	@ 0x26
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	2b03      	cmp	r3, #3
 8004074:	d11b      	bne.n	80040ae <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004076:	78fa      	ldrb	r2, [r7, #3]
 8004078:	6879      	ldr	r1, [r7, #4]
 800407a:	4613      	mov	r3, r2
 800407c:	011b      	lsls	r3, r3, #4
 800407e:	1a9b      	subs	r3, r3, r2
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	440b      	add	r3, r1
 8004084:	3344      	adds	r3, #68	@ 0x44
 8004086:	2200      	movs	r2, #0
 8004088:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800408a:	78fa      	ldrb	r2, [r7, #3]
 800408c:	6879      	ldr	r1, [r7, #4]
 800408e:	4613      	mov	r3, r2
 8004090:	011b      	lsls	r3, r3, #4
 8004092:	1a9b      	subs	r3, r3, r2
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	440b      	add	r3, r1
 8004098:	334d      	adds	r3, #77	@ 0x4d
 800409a:	2204      	movs	r2, #4
 800409c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	78fa      	ldrb	r2, [r7, #3]
 80040a4:	4611      	mov	r1, r2
 80040a6:	4618      	mov	r0, r3
 80040a8:	f004 fe67 	bl	8008d7a <USB_HC_Halt>
 80040ac:	e03f      	b.n	800412e <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80040ae:	78fa      	ldrb	r2, [r7, #3]
 80040b0:	6879      	ldr	r1, [r7, #4]
 80040b2:	4613      	mov	r3, r2
 80040b4:	011b      	lsls	r3, r3, #4
 80040b6:	1a9b      	subs	r3, r3, r2
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	440b      	add	r3, r1
 80040bc:	3326      	adds	r3, #38	@ 0x26
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d00a      	beq.n	80040da <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80040c4:	78fa      	ldrb	r2, [r7, #3]
 80040c6:	6879      	ldr	r1, [r7, #4]
 80040c8:	4613      	mov	r3, r2
 80040ca:	011b      	lsls	r3, r3, #4
 80040cc:	1a9b      	subs	r3, r3, r2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	440b      	add	r3, r1
 80040d2:	3326      	adds	r3, #38	@ 0x26
 80040d4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d129      	bne.n	800412e <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80040da:	78fa      	ldrb	r2, [r7, #3]
 80040dc:	6879      	ldr	r1, [r7, #4]
 80040de:	4613      	mov	r3, r2
 80040e0:	011b      	lsls	r3, r3, #4
 80040e2:	1a9b      	subs	r3, r3, r2
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	440b      	add	r3, r1
 80040e8:	3344      	adds	r3, #68	@ 0x44
 80040ea:	2200      	movs	r2, #0
 80040ec:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	799b      	ldrb	r3, [r3, #6]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00a      	beq.n	800410c <HCD_HC_IN_IRQHandler+0xc2a>
 80040f6:	78fa      	ldrb	r2, [r7, #3]
 80040f8:	6879      	ldr	r1, [r7, #4]
 80040fa:	4613      	mov	r3, r2
 80040fc:	011b      	lsls	r3, r3, #4
 80040fe:	1a9b      	subs	r3, r3, r2
 8004100:	009b      	lsls	r3, r3, #2
 8004102:	440b      	add	r3, r1
 8004104:	331b      	adds	r3, #27
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	2b01      	cmp	r3, #1
 800410a:	d110      	bne.n	800412e <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 800410c:	78fa      	ldrb	r2, [r7, #3]
 800410e:	6879      	ldr	r1, [r7, #4]
 8004110:	4613      	mov	r3, r2
 8004112:	011b      	lsls	r3, r3, #4
 8004114:	1a9b      	subs	r3, r3, r2
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	440b      	add	r3, r1
 800411a:	334d      	adds	r3, #77	@ 0x4d
 800411c:	2204      	movs	r2, #4
 800411e:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	78fa      	ldrb	r2, [r7, #3]
 8004126:	4611      	mov	r1, r2
 8004128:	4618      	mov	r0, r3
 800412a:	f004 fe26 	bl	8008d7a <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800412e:	78fa      	ldrb	r2, [r7, #3]
 8004130:	6879      	ldr	r1, [r7, #4]
 8004132:	4613      	mov	r3, r2
 8004134:	011b      	lsls	r3, r3, #4
 8004136:	1a9b      	subs	r3, r3, r2
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	440b      	add	r3, r1
 800413c:	331b      	adds	r3, #27
 800413e:	781b      	ldrb	r3, [r3, #0]
 8004140:	2b01      	cmp	r3, #1
 8004142:	d129      	bne.n	8004198 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004144:	78fa      	ldrb	r2, [r7, #3]
 8004146:	6879      	ldr	r1, [r7, #4]
 8004148:	4613      	mov	r3, r2
 800414a:	011b      	lsls	r3, r3, #4
 800414c:	1a9b      	subs	r3, r3, r2
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	440b      	add	r3, r1
 8004152:	331b      	adds	r3, #27
 8004154:	2200      	movs	r2, #0
 8004156:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004158:	78fb      	ldrb	r3, [r7, #3]
 800415a:	015a      	lsls	r2, r3, #5
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	4413      	add	r3, r2
 8004160:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	78fa      	ldrb	r2, [r7, #3]
 8004168:	0151      	lsls	r1, r2, #5
 800416a:	693a      	ldr	r2, [r7, #16]
 800416c:	440a      	add	r2, r1
 800416e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004172:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004176:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004178:	78fb      	ldrb	r3, [r7, #3]
 800417a:	015a      	lsls	r2, r3, #5
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	4413      	add	r3, r2
 8004180:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	78fa      	ldrb	r2, [r7, #3]
 8004188:	0151      	lsls	r1, r2, #5
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	440a      	add	r2, r1
 800418e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004192:	f043 0320 	orr.w	r3, r3, #32
 8004196:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004198:	78fb      	ldrb	r3, [r7, #3]
 800419a:	015a      	lsls	r2, r3, #5
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	4413      	add	r3, r2
 80041a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041a4:	461a      	mov	r2, r3
 80041a6:	2310      	movs	r3, #16
 80041a8:	6093      	str	r3, [r2, #8]
 80041aa:	e000      	b.n	80041ae <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80041ac:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80041ae:	3718      	adds	r7, #24
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}

080041b4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b086      	sub	sp, #24
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	460b      	mov	r3, r1
 80041be:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	78fa      	ldrb	r2, [r7, #3]
 80041d0:	4611      	mov	r1, r2
 80041d2:	4618      	mov	r0, r3
 80041d4:	f004 f82d 	bl	8008232 <USB_ReadChInterrupts>
 80041d8:	4603      	mov	r3, r0
 80041da:	f003 0304 	and.w	r3, r3, #4
 80041de:	2b04      	cmp	r3, #4
 80041e0:	d11b      	bne.n	800421a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80041e2:	78fb      	ldrb	r3, [r7, #3]
 80041e4:	015a      	lsls	r2, r3, #5
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	4413      	add	r3, r2
 80041ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041ee:	461a      	mov	r2, r3
 80041f0:	2304      	movs	r3, #4
 80041f2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80041f4:	78fa      	ldrb	r2, [r7, #3]
 80041f6:	6879      	ldr	r1, [r7, #4]
 80041f8:	4613      	mov	r3, r2
 80041fa:	011b      	lsls	r3, r3, #4
 80041fc:	1a9b      	subs	r3, r3, r2
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	440b      	add	r3, r1
 8004202:	334d      	adds	r3, #77	@ 0x4d
 8004204:	2207      	movs	r2, #7
 8004206:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	78fa      	ldrb	r2, [r7, #3]
 800420e:	4611      	mov	r1, r2
 8004210:	4618      	mov	r0, r3
 8004212:	f004 fdb2 	bl	8008d7a <USB_HC_Halt>
 8004216:	f000 bc89 	b.w	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	78fa      	ldrb	r2, [r7, #3]
 8004220:	4611      	mov	r1, r2
 8004222:	4618      	mov	r0, r3
 8004224:	f004 f805 	bl	8008232 <USB_ReadChInterrupts>
 8004228:	4603      	mov	r3, r0
 800422a:	f003 0320 	and.w	r3, r3, #32
 800422e:	2b20      	cmp	r3, #32
 8004230:	f040 8082 	bne.w	8004338 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004234:	78fb      	ldrb	r3, [r7, #3]
 8004236:	015a      	lsls	r2, r3, #5
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	4413      	add	r3, r2
 800423c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004240:	461a      	mov	r2, r3
 8004242:	2320      	movs	r3, #32
 8004244:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8004246:	78fa      	ldrb	r2, [r7, #3]
 8004248:	6879      	ldr	r1, [r7, #4]
 800424a:	4613      	mov	r3, r2
 800424c:	011b      	lsls	r3, r3, #4
 800424e:	1a9b      	subs	r3, r3, r2
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	440b      	add	r3, r1
 8004254:	3319      	adds	r3, #25
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	2b01      	cmp	r3, #1
 800425a:	d124      	bne.n	80042a6 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 800425c:	78fa      	ldrb	r2, [r7, #3]
 800425e:	6879      	ldr	r1, [r7, #4]
 8004260:	4613      	mov	r3, r2
 8004262:	011b      	lsls	r3, r3, #4
 8004264:	1a9b      	subs	r3, r3, r2
 8004266:	009b      	lsls	r3, r3, #2
 8004268:	440b      	add	r3, r1
 800426a:	3319      	adds	r3, #25
 800426c:	2200      	movs	r2, #0
 800426e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004270:	78fa      	ldrb	r2, [r7, #3]
 8004272:	6879      	ldr	r1, [r7, #4]
 8004274:	4613      	mov	r3, r2
 8004276:	011b      	lsls	r3, r3, #4
 8004278:	1a9b      	subs	r3, r3, r2
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	440b      	add	r3, r1
 800427e:	334c      	adds	r3, #76	@ 0x4c
 8004280:	2202      	movs	r2, #2
 8004282:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004284:	78fa      	ldrb	r2, [r7, #3]
 8004286:	6879      	ldr	r1, [r7, #4]
 8004288:	4613      	mov	r3, r2
 800428a:	011b      	lsls	r3, r3, #4
 800428c:	1a9b      	subs	r3, r3, r2
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	440b      	add	r3, r1
 8004292:	334d      	adds	r3, #77	@ 0x4d
 8004294:	2203      	movs	r2, #3
 8004296:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	78fa      	ldrb	r2, [r7, #3]
 800429e:	4611      	mov	r1, r2
 80042a0:	4618      	mov	r0, r3
 80042a2:	f004 fd6a 	bl	8008d7a <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80042a6:	78fa      	ldrb	r2, [r7, #3]
 80042a8:	6879      	ldr	r1, [r7, #4]
 80042aa:	4613      	mov	r3, r2
 80042ac:	011b      	lsls	r3, r3, #4
 80042ae:	1a9b      	subs	r3, r3, r2
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	440b      	add	r3, r1
 80042b4:	331a      	adds	r3, #26
 80042b6:	781b      	ldrb	r3, [r3, #0]
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	f040 8437 	bne.w	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
 80042be:	78fa      	ldrb	r2, [r7, #3]
 80042c0:	6879      	ldr	r1, [r7, #4]
 80042c2:	4613      	mov	r3, r2
 80042c4:	011b      	lsls	r3, r3, #4
 80042c6:	1a9b      	subs	r3, r3, r2
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	440b      	add	r3, r1
 80042cc:	331b      	adds	r3, #27
 80042ce:	781b      	ldrb	r3, [r3, #0]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	f040 842b 	bne.w	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80042d6:	78fa      	ldrb	r2, [r7, #3]
 80042d8:	6879      	ldr	r1, [r7, #4]
 80042da:	4613      	mov	r3, r2
 80042dc:	011b      	lsls	r3, r3, #4
 80042de:	1a9b      	subs	r3, r3, r2
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	440b      	add	r3, r1
 80042e4:	3326      	adds	r3, #38	@ 0x26
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d009      	beq.n	8004300 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80042ec:	78fa      	ldrb	r2, [r7, #3]
 80042ee:	6879      	ldr	r1, [r7, #4]
 80042f0:	4613      	mov	r3, r2
 80042f2:	011b      	lsls	r3, r3, #4
 80042f4:	1a9b      	subs	r3, r3, r2
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	440b      	add	r3, r1
 80042fa:	331b      	adds	r3, #27
 80042fc:	2201      	movs	r2, #1
 80042fe:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004300:	78fa      	ldrb	r2, [r7, #3]
 8004302:	6879      	ldr	r1, [r7, #4]
 8004304:	4613      	mov	r3, r2
 8004306:	011b      	lsls	r3, r3, #4
 8004308:	1a9b      	subs	r3, r3, r2
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	440b      	add	r3, r1
 800430e:	334d      	adds	r3, #77	@ 0x4d
 8004310:	2203      	movs	r2, #3
 8004312:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	78fa      	ldrb	r2, [r7, #3]
 800431a:	4611      	mov	r1, r2
 800431c:	4618      	mov	r0, r3
 800431e:	f004 fd2c 	bl	8008d7a <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8004322:	78fa      	ldrb	r2, [r7, #3]
 8004324:	6879      	ldr	r1, [r7, #4]
 8004326:	4613      	mov	r3, r2
 8004328:	011b      	lsls	r3, r3, #4
 800432a:	1a9b      	subs	r3, r3, r2
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	440b      	add	r3, r1
 8004330:	3344      	adds	r3, #68	@ 0x44
 8004332:	2200      	movs	r2, #0
 8004334:	601a      	str	r2, [r3, #0]
 8004336:	e3f9      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	78fa      	ldrb	r2, [r7, #3]
 800433e:	4611      	mov	r1, r2
 8004340:	4618      	mov	r0, r3
 8004342:	f003 ff76 	bl	8008232 <USB_ReadChInterrupts>
 8004346:	4603      	mov	r3, r0
 8004348:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800434c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004350:	d111      	bne.n	8004376 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004352:	78fb      	ldrb	r3, [r7, #3]
 8004354:	015a      	lsls	r2, r3, #5
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	4413      	add	r3, r2
 800435a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800435e:	461a      	mov	r2, r3
 8004360:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004364:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	78fa      	ldrb	r2, [r7, #3]
 800436c:	4611      	mov	r1, r2
 800436e:	4618      	mov	r0, r3
 8004370:	f004 fd03 	bl	8008d7a <USB_HC_Halt>
 8004374:	e3da      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	78fa      	ldrb	r2, [r7, #3]
 800437c:	4611      	mov	r1, r2
 800437e:	4618      	mov	r0, r3
 8004380:	f003 ff57 	bl	8008232 <USB_ReadChInterrupts>
 8004384:	4603      	mov	r3, r0
 8004386:	f003 0301 	and.w	r3, r3, #1
 800438a:	2b01      	cmp	r3, #1
 800438c:	d168      	bne.n	8004460 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800438e:	78fa      	ldrb	r2, [r7, #3]
 8004390:	6879      	ldr	r1, [r7, #4]
 8004392:	4613      	mov	r3, r2
 8004394:	011b      	lsls	r3, r3, #4
 8004396:	1a9b      	subs	r3, r3, r2
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	440b      	add	r3, r1
 800439c:	3344      	adds	r3, #68	@ 0x44
 800439e:	2200      	movs	r2, #0
 80043a0:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	78fa      	ldrb	r2, [r7, #3]
 80043a8:	4611      	mov	r1, r2
 80043aa:	4618      	mov	r0, r3
 80043ac:	f003 ff41 	bl	8008232 <USB_ReadChInterrupts>
 80043b0:	4603      	mov	r3, r0
 80043b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043b6:	2b40      	cmp	r3, #64	@ 0x40
 80043b8:	d112      	bne.n	80043e0 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80043ba:	78fa      	ldrb	r2, [r7, #3]
 80043bc:	6879      	ldr	r1, [r7, #4]
 80043be:	4613      	mov	r3, r2
 80043c0:	011b      	lsls	r3, r3, #4
 80043c2:	1a9b      	subs	r3, r3, r2
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	440b      	add	r3, r1
 80043c8:	3319      	adds	r3, #25
 80043ca:	2201      	movs	r2, #1
 80043cc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80043ce:	78fb      	ldrb	r3, [r7, #3]
 80043d0:	015a      	lsls	r2, r3, #5
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	4413      	add	r3, r2
 80043d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043da:	461a      	mov	r2, r3
 80043dc:	2340      	movs	r3, #64	@ 0x40
 80043de:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80043e0:	78fa      	ldrb	r2, [r7, #3]
 80043e2:	6879      	ldr	r1, [r7, #4]
 80043e4:	4613      	mov	r3, r2
 80043e6:	011b      	lsls	r3, r3, #4
 80043e8:	1a9b      	subs	r3, r3, r2
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	440b      	add	r3, r1
 80043ee:	331b      	adds	r3, #27
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d019      	beq.n	800442a <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80043f6:	78fa      	ldrb	r2, [r7, #3]
 80043f8:	6879      	ldr	r1, [r7, #4]
 80043fa:	4613      	mov	r3, r2
 80043fc:	011b      	lsls	r3, r3, #4
 80043fe:	1a9b      	subs	r3, r3, r2
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	440b      	add	r3, r1
 8004404:	331b      	adds	r3, #27
 8004406:	2200      	movs	r2, #0
 8004408:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800440a:	78fb      	ldrb	r3, [r7, #3]
 800440c:	015a      	lsls	r2, r3, #5
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	4413      	add	r3, r2
 8004412:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	78fa      	ldrb	r2, [r7, #3]
 800441a:	0151      	lsls	r1, r2, #5
 800441c:	693a      	ldr	r2, [r7, #16]
 800441e:	440a      	add	r2, r1
 8004420:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004424:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004428:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800442a:	78fb      	ldrb	r3, [r7, #3]
 800442c:	015a      	lsls	r2, r3, #5
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	4413      	add	r3, r2
 8004432:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004436:	461a      	mov	r2, r3
 8004438:	2301      	movs	r3, #1
 800443a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 800443c:	78fa      	ldrb	r2, [r7, #3]
 800443e:	6879      	ldr	r1, [r7, #4]
 8004440:	4613      	mov	r3, r2
 8004442:	011b      	lsls	r3, r3, #4
 8004444:	1a9b      	subs	r3, r3, r2
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	440b      	add	r3, r1
 800444a:	334d      	adds	r3, #77	@ 0x4d
 800444c:	2201      	movs	r2, #1
 800444e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	78fa      	ldrb	r2, [r7, #3]
 8004456:	4611      	mov	r1, r2
 8004458:	4618      	mov	r0, r3
 800445a:	f004 fc8e 	bl	8008d7a <USB_HC_Halt>
 800445e:	e365      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	78fa      	ldrb	r2, [r7, #3]
 8004466:	4611      	mov	r1, r2
 8004468:	4618      	mov	r0, r3
 800446a:	f003 fee2 	bl	8008232 <USB_ReadChInterrupts>
 800446e:	4603      	mov	r3, r0
 8004470:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004474:	2b40      	cmp	r3, #64	@ 0x40
 8004476:	d139      	bne.n	80044ec <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004478:	78fa      	ldrb	r2, [r7, #3]
 800447a:	6879      	ldr	r1, [r7, #4]
 800447c:	4613      	mov	r3, r2
 800447e:	011b      	lsls	r3, r3, #4
 8004480:	1a9b      	subs	r3, r3, r2
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	440b      	add	r3, r1
 8004486:	334d      	adds	r3, #77	@ 0x4d
 8004488:	2205      	movs	r2, #5
 800448a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800448c:	78fa      	ldrb	r2, [r7, #3]
 800448e:	6879      	ldr	r1, [r7, #4]
 8004490:	4613      	mov	r3, r2
 8004492:	011b      	lsls	r3, r3, #4
 8004494:	1a9b      	subs	r3, r3, r2
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	440b      	add	r3, r1
 800449a:	331a      	adds	r3, #26
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d109      	bne.n	80044b6 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80044a2:	78fa      	ldrb	r2, [r7, #3]
 80044a4:	6879      	ldr	r1, [r7, #4]
 80044a6:	4613      	mov	r3, r2
 80044a8:	011b      	lsls	r3, r3, #4
 80044aa:	1a9b      	subs	r3, r3, r2
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	440b      	add	r3, r1
 80044b0:	3319      	adds	r3, #25
 80044b2:	2201      	movs	r2, #1
 80044b4:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80044b6:	78fa      	ldrb	r2, [r7, #3]
 80044b8:	6879      	ldr	r1, [r7, #4]
 80044ba:	4613      	mov	r3, r2
 80044bc:	011b      	lsls	r3, r3, #4
 80044be:	1a9b      	subs	r3, r3, r2
 80044c0:	009b      	lsls	r3, r3, #2
 80044c2:	440b      	add	r3, r1
 80044c4:	3344      	adds	r3, #68	@ 0x44
 80044c6:	2200      	movs	r2, #0
 80044c8:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	78fa      	ldrb	r2, [r7, #3]
 80044d0:	4611      	mov	r1, r2
 80044d2:	4618      	mov	r0, r3
 80044d4:	f004 fc51 	bl	8008d7a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80044d8:	78fb      	ldrb	r3, [r7, #3]
 80044da:	015a      	lsls	r2, r3, #5
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	4413      	add	r3, r2
 80044e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044e4:	461a      	mov	r2, r3
 80044e6:	2340      	movs	r3, #64	@ 0x40
 80044e8:	6093      	str	r3, [r2, #8]
 80044ea:	e31f      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	78fa      	ldrb	r2, [r7, #3]
 80044f2:	4611      	mov	r1, r2
 80044f4:	4618      	mov	r0, r3
 80044f6:	f003 fe9c 	bl	8008232 <USB_ReadChInterrupts>
 80044fa:	4603      	mov	r3, r0
 80044fc:	f003 0308 	and.w	r3, r3, #8
 8004500:	2b08      	cmp	r3, #8
 8004502:	d11a      	bne.n	800453a <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004504:	78fb      	ldrb	r3, [r7, #3]
 8004506:	015a      	lsls	r2, r3, #5
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	4413      	add	r3, r2
 800450c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004510:	461a      	mov	r2, r3
 8004512:	2308      	movs	r3, #8
 8004514:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004516:	78fa      	ldrb	r2, [r7, #3]
 8004518:	6879      	ldr	r1, [r7, #4]
 800451a:	4613      	mov	r3, r2
 800451c:	011b      	lsls	r3, r3, #4
 800451e:	1a9b      	subs	r3, r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	440b      	add	r3, r1
 8004524:	334d      	adds	r3, #77	@ 0x4d
 8004526:	2206      	movs	r2, #6
 8004528:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	78fa      	ldrb	r2, [r7, #3]
 8004530:	4611      	mov	r1, r2
 8004532:	4618      	mov	r0, r3
 8004534:	f004 fc21 	bl	8008d7a <USB_HC_Halt>
 8004538:	e2f8      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	78fa      	ldrb	r2, [r7, #3]
 8004540:	4611      	mov	r1, r2
 8004542:	4618      	mov	r0, r3
 8004544:	f003 fe75 	bl	8008232 <USB_ReadChInterrupts>
 8004548:	4603      	mov	r3, r0
 800454a:	f003 0310 	and.w	r3, r3, #16
 800454e:	2b10      	cmp	r3, #16
 8004550:	d144      	bne.n	80045dc <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004552:	78fa      	ldrb	r2, [r7, #3]
 8004554:	6879      	ldr	r1, [r7, #4]
 8004556:	4613      	mov	r3, r2
 8004558:	011b      	lsls	r3, r3, #4
 800455a:	1a9b      	subs	r3, r3, r2
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	440b      	add	r3, r1
 8004560:	3344      	adds	r3, #68	@ 0x44
 8004562:	2200      	movs	r2, #0
 8004564:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8004566:	78fa      	ldrb	r2, [r7, #3]
 8004568:	6879      	ldr	r1, [r7, #4]
 800456a:	4613      	mov	r3, r2
 800456c:	011b      	lsls	r3, r3, #4
 800456e:	1a9b      	subs	r3, r3, r2
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	440b      	add	r3, r1
 8004574:	334d      	adds	r3, #77	@ 0x4d
 8004576:	2204      	movs	r2, #4
 8004578:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800457a:	78fa      	ldrb	r2, [r7, #3]
 800457c:	6879      	ldr	r1, [r7, #4]
 800457e:	4613      	mov	r3, r2
 8004580:	011b      	lsls	r3, r3, #4
 8004582:	1a9b      	subs	r3, r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	440b      	add	r3, r1
 8004588:	3319      	adds	r3, #25
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d114      	bne.n	80045ba <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8004590:	78fa      	ldrb	r2, [r7, #3]
 8004592:	6879      	ldr	r1, [r7, #4]
 8004594:	4613      	mov	r3, r2
 8004596:	011b      	lsls	r3, r3, #4
 8004598:	1a9b      	subs	r3, r3, r2
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	440b      	add	r3, r1
 800459e:	3318      	adds	r3, #24
 80045a0:	781b      	ldrb	r3, [r3, #0]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d109      	bne.n	80045ba <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80045a6:	78fa      	ldrb	r2, [r7, #3]
 80045a8:	6879      	ldr	r1, [r7, #4]
 80045aa:	4613      	mov	r3, r2
 80045ac:	011b      	lsls	r3, r3, #4
 80045ae:	1a9b      	subs	r3, r3, r2
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	440b      	add	r3, r1
 80045b4:	3319      	adds	r3, #25
 80045b6:	2201      	movs	r2, #1
 80045b8:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	78fa      	ldrb	r2, [r7, #3]
 80045c0:	4611      	mov	r1, r2
 80045c2:	4618      	mov	r0, r3
 80045c4:	f004 fbd9 	bl	8008d7a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80045c8:	78fb      	ldrb	r3, [r7, #3]
 80045ca:	015a      	lsls	r2, r3, #5
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	4413      	add	r3, r2
 80045d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045d4:	461a      	mov	r2, r3
 80045d6:	2310      	movs	r3, #16
 80045d8:	6093      	str	r3, [r2, #8]
 80045da:	e2a7      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	78fa      	ldrb	r2, [r7, #3]
 80045e2:	4611      	mov	r1, r2
 80045e4:	4618      	mov	r0, r3
 80045e6:	f003 fe24 	bl	8008232 <USB_ReadChInterrupts>
 80045ea:	4603      	mov	r3, r0
 80045ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045f0:	2b80      	cmp	r3, #128	@ 0x80
 80045f2:	f040 8083 	bne.w	80046fc <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	799b      	ldrb	r3, [r3, #6]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d111      	bne.n	8004622 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80045fe:	78fa      	ldrb	r2, [r7, #3]
 8004600:	6879      	ldr	r1, [r7, #4]
 8004602:	4613      	mov	r3, r2
 8004604:	011b      	lsls	r3, r3, #4
 8004606:	1a9b      	subs	r3, r3, r2
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	440b      	add	r3, r1
 800460c:	334d      	adds	r3, #77	@ 0x4d
 800460e:	2207      	movs	r2, #7
 8004610:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	78fa      	ldrb	r2, [r7, #3]
 8004618:	4611      	mov	r1, r2
 800461a:	4618      	mov	r0, r3
 800461c:	f004 fbad 	bl	8008d7a <USB_HC_Halt>
 8004620:	e062      	b.n	80046e8 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8004622:	78fa      	ldrb	r2, [r7, #3]
 8004624:	6879      	ldr	r1, [r7, #4]
 8004626:	4613      	mov	r3, r2
 8004628:	011b      	lsls	r3, r3, #4
 800462a:	1a9b      	subs	r3, r3, r2
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	440b      	add	r3, r1
 8004630:	3344      	adds	r3, #68	@ 0x44
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	1c59      	adds	r1, r3, #1
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	4613      	mov	r3, r2
 800463a:	011b      	lsls	r3, r3, #4
 800463c:	1a9b      	subs	r3, r3, r2
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	4403      	add	r3, r0
 8004642:	3344      	adds	r3, #68	@ 0x44
 8004644:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004646:	78fa      	ldrb	r2, [r7, #3]
 8004648:	6879      	ldr	r1, [r7, #4]
 800464a:	4613      	mov	r3, r2
 800464c:	011b      	lsls	r3, r3, #4
 800464e:	1a9b      	subs	r3, r3, r2
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	440b      	add	r3, r1
 8004654:	3344      	adds	r3, #68	@ 0x44
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	2b02      	cmp	r3, #2
 800465a:	d922      	bls.n	80046a2 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800465c:	78fa      	ldrb	r2, [r7, #3]
 800465e:	6879      	ldr	r1, [r7, #4]
 8004660:	4613      	mov	r3, r2
 8004662:	011b      	lsls	r3, r3, #4
 8004664:	1a9b      	subs	r3, r3, r2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	440b      	add	r3, r1
 800466a:	3344      	adds	r3, #68	@ 0x44
 800466c:	2200      	movs	r2, #0
 800466e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004670:	78fa      	ldrb	r2, [r7, #3]
 8004672:	6879      	ldr	r1, [r7, #4]
 8004674:	4613      	mov	r3, r2
 8004676:	011b      	lsls	r3, r3, #4
 8004678:	1a9b      	subs	r3, r3, r2
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	440b      	add	r3, r1
 800467e:	334c      	adds	r3, #76	@ 0x4c
 8004680:	2204      	movs	r2, #4
 8004682:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004684:	78fa      	ldrb	r2, [r7, #3]
 8004686:	6879      	ldr	r1, [r7, #4]
 8004688:	4613      	mov	r3, r2
 800468a:	011b      	lsls	r3, r3, #4
 800468c:	1a9b      	subs	r3, r3, r2
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	440b      	add	r3, r1
 8004692:	334c      	adds	r3, #76	@ 0x4c
 8004694:	781a      	ldrb	r2, [r3, #0]
 8004696:	78fb      	ldrb	r3, [r7, #3]
 8004698:	4619      	mov	r1, r3
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f006 fec6 	bl	800b42c <HAL_HCD_HC_NotifyURBChange_Callback>
 80046a0:	e022      	b.n	80046e8 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80046a2:	78fa      	ldrb	r2, [r7, #3]
 80046a4:	6879      	ldr	r1, [r7, #4]
 80046a6:	4613      	mov	r3, r2
 80046a8:	011b      	lsls	r3, r3, #4
 80046aa:	1a9b      	subs	r3, r3, r2
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	440b      	add	r3, r1
 80046b0:	334c      	adds	r3, #76	@ 0x4c
 80046b2:	2202      	movs	r2, #2
 80046b4:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80046b6:	78fb      	ldrb	r3, [r7, #3]
 80046b8:	015a      	lsls	r2, r3, #5
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	4413      	add	r3, r2
 80046be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80046cc:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80046d4:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80046d6:	78fb      	ldrb	r3, [r7, #3]
 80046d8:	015a      	lsls	r2, r3, #5
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	4413      	add	r3, r2
 80046de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046e2:	461a      	mov	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80046e8:	78fb      	ldrb	r3, [r7, #3]
 80046ea:	015a      	lsls	r2, r3, #5
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	4413      	add	r3, r2
 80046f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046f4:	461a      	mov	r2, r3
 80046f6:	2380      	movs	r3, #128	@ 0x80
 80046f8:	6093      	str	r3, [r2, #8]
 80046fa:	e217      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	78fa      	ldrb	r2, [r7, #3]
 8004702:	4611      	mov	r1, r2
 8004704:	4618      	mov	r0, r3
 8004706:	f003 fd94 	bl	8008232 <USB_ReadChInterrupts>
 800470a:	4603      	mov	r3, r0
 800470c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004710:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004714:	d11b      	bne.n	800474e <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004716:	78fa      	ldrb	r2, [r7, #3]
 8004718:	6879      	ldr	r1, [r7, #4]
 800471a:	4613      	mov	r3, r2
 800471c:	011b      	lsls	r3, r3, #4
 800471e:	1a9b      	subs	r3, r3, r2
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	440b      	add	r3, r1
 8004724:	334d      	adds	r3, #77	@ 0x4d
 8004726:	2209      	movs	r2, #9
 8004728:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	78fa      	ldrb	r2, [r7, #3]
 8004730:	4611      	mov	r1, r2
 8004732:	4618      	mov	r0, r3
 8004734:	f004 fb21 	bl	8008d7a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004738:	78fb      	ldrb	r3, [r7, #3]
 800473a:	015a      	lsls	r2, r3, #5
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	4413      	add	r3, r2
 8004740:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004744:	461a      	mov	r2, r3
 8004746:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800474a:	6093      	str	r3, [r2, #8]
 800474c:	e1ee      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	78fa      	ldrb	r2, [r7, #3]
 8004754:	4611      	mov	r1, r2
 8004756:	4618      	mov	r0, r3
 8004758:	f003 fd6b 	bl	8008232 <USB_ReadChInterrupts>
 800475c:	4603      	mov	r3, r0
 800475e:	f003 0302 	and.w	r3, r3, #2
 8004762:	2b02      	cmp	r3, #2
 8004764:	f040 81df 	bne.w	8004b26 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004768:	78fb      	ldrb	r3, [r7, #3]
 800476a:	015a      	lsls	r2, r3, #5
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	4413      	add	r3, r2
 8004770:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004774:	461a      	mov	r2, r3
 8004776:	2302      	movs	r3, #2
 8004778:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800477a:	78fa      	ldrb	r2, [r7, #3]
 800477c:	6879      	ldr	r1, [r7, #4]
 800477e:	4613      	mov	r3, r2
 8004780:	011b      	lsls	r3, r3, #4
 8004782:	1a9b      	subs	r3, r3, r2
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	440b      	add	r3, r1
 8004788:	334d      	adds	r3, #77	@ 0x4d
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	2b01      	cmp	r3, #1
 800478e:	f040 8093 	bne.w	80048b8 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004792:	78fa      	ldrb	r2, [r7, #3]
 8004794:	6879      	ldr	r1, [r7, #4]
 8004796:	4613      	mov	r3, r2
 8004798:	011b      	lsls	r3, r3, #4
 800479a:	1a9b      	subs	r3, r3, r2
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	440b      	add	r3, r1
 80047a0:	334d      	adds	r3, #77	@ 0x4d
 80047a2:	2202      	movs	r2, #2
 80047a4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80047a6:	78fa      	ldrb	r2, [r7, #3]
 80047a8:	6879      	ldr	r1, [r7, #4]
 80047aa:	4613      	mov	r3, r2
 80047ac:	011b      	lsls	r3, r3, #4
 80047ae:	1a9b      	subs	r3, r3, r2
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	440b      	add	r3, r1
 80047b4:	334c      	adds	r3, #76	@ 0x4c
 80047b6:	2201      	movs	r2, #1
 80047b8:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80047ba:	78fa      	ldrb	r2, [r7, #3]
 80047bc:	6879      	ldr	r1, [r7, #4]
 80047be:	4613      	mov	r3, r2
 80047c0:	011b      	lsls	r3, r3, #4
 80047c2:	1a9b      	subs	r3, r3, r2
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	440b      	add	r3, r1
 80047c8:	3326      	adds	r3, #38	@ 0x26
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	d00b      	beq.n	80047e8 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80047d0:	78fa      	ldrb	r2, [r7, #3]
 80047d2:	6879      	ldr	r1, [r7, #4]
 80047d4:	4613      	mov	r3, r2
 80047d6:	011b      	lsls	r3, r3, #4
 80047d8:	1a9b      	subs	r3, r3, r2
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	440b      	add	r3, r1
 80047de:	3326      	adds	r3, #38	@ 0x26
 80047e0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80047e2:	2b03      	cmp	r3, #3
 80047e4:	f040 8190 	bne.w	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	799b      	ldrb	r3, [r3, #6]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d115      	bne.n	800481c <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80047f0:	78fa      	ldrb	r2, [r7, #3]
 80047f2:	6879      	ldr	r1, [r7, #4]
 80047f4:	4613      	mov	r3, r2
 80047f6:	011b      	lsls	r3, r3, #4
 80047f8:	1a9b      	subs	r3, r3, r2
 80047fa:	009b      	lsls	r3, r3, #2
 80047fc:	440b      	add	r3, r1
 80047fe:	333d      	adds	r3, #61	@ 0x3d
 8004800:	781b      	ldrb	r3, [r3, #0]
 8004802:	78fa      	ldrb	r2, [r7, #3]
 8004804:	f083 0301 	eor.w	r3, r3, #1
 8004808:	b2d8      	uxtb	r0, r3
 800480a:	6879      	ldr	r1, [r7, #4]
 800480c:	4613      	mov	r3, r2
 800480e:	011b      	lsls	r3, r3, #4
 8004810:	1a9b      	subs	r3, r3, r2
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	440b      	add	r3, r1
 8004816:	333d      	adds	r3, #61	@ 0x3d
 8004818:	4602      	mov	r2, r0
 800481a:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	799b      	ldrb	r3, [r3, #6]
 8004820:	2b01      	cmp	r3, #1
 8004822:	f040 8171 	bne.w	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
 8004826:	78fa      	ldrb	r2, [r7, #3]
 8004828:	6879      	ldr	r1, [r7, #4]
 800482a:	4613      	mov	r3, r2
 800482c:	011b      	lsls	r3, r3, #4
 800482e:	1a9b      	subs	r3, r3, r2
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	440b      	add	r3, r1
 8004834:	3334      	adds	r3, #52	@ 0x34
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	2b00      	cmp	r3, #0
 800483a:	f000 8165 	beq.w	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800483e:	78fa      	ldrb	r2, [r7, #3]
 8004840:	6879      	ldr	r1, [r7, #4]
 8004842:	4613      	mov	r3, r2
 8004844:	011b      	lsls	r3, r3, #4
 8004846:	1a9b      	subs	r3, r3, r2
 8004848:	009b      	lsls	r3, r3, #2
 800484a:	440b      	add	r3, r1
 800484c:	3334      	adds	r3, #52	@ 0x34
 800484e:	6819      	ldr	r1, [r3, #0]
 8004850:	78fa      	ldrb	r2, [r7, #3]
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	4613      	mov	r3, r2
 8004856:	011b      	lsls	r3, r3, #4
 8004858:	1a9b      	subs	r3, r3, r2
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	4403      	add	r3, r0
 800485e:	3328      	adds	r3, #40	@ 0x28
 8004860:	881b      	ldrh	r3, [r3, #0]
 8004862:	440b      	add	r3, r1
 8004864:	1e59      	subs	r1, r3, #1
 8004866:	78fa      	ldrb	r2, [r7, #3]
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	4613      	mov	r3, r2
 800486c:	011b      	lsls	r3, r3, #4
 800486e:	1a9b      	subs	r3, r3, r2
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	4403      	add	r3, r0
 8004874:	3328      	adds	r3, #40	@ 0x28
 8004876:	881b      	ldrh	r3, [r3, #0]
 8004878:	fbb1 f3f3 	udiv	r3, r1, r3
 800487c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	f003 0301 	and.w	r3, r3, #1
 8004884:	2b00      	cmp	r3, #0
 8004886:	f000 813f 	beq.w	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800488a:	78fa      	ldrb	r2, [r7, #3]
 800488c:	6879      	ldr	r1, [r7, #4]
 800488e:	4613      	mov	r3, r2
 8004890:	011b      	lsls	r3, r3, #4
 8004892:	1a9b      	subs	r3, r3, r2
 8004894:	009b      	lsls	r3, r3, #2
 8004896:	440b      	add	r3, r1
 8004898:	333d      	adds	r3, #61	@ 0x3d
 800489a:	781b      	ldrb	r3, [r3, #0]
 800489c:	78fa      	ldrb	r2, [r7, #3]
 800489e:	f083 0301 	eor.w	r3, r3, #1
 80048a2:	b2d8      	uxtb	r0, r3
 80048a4:	6879      	ldr	r1, [r7, #4]
 80048a6:	4613      	mov	r3, r2
 80048a8:	011b      	lsls	r3, r3, #4
 80048aa:	1a9b      	subs	r3, r3, r2
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	440b      	add	r3, r1
 80048b0:	333d      	adds	r3, #61	@ 0x3d
 80048b2:	4602      	mov	r2, r0
 80048b4:	701a      	strb	r2, [r3, #0]
 80048b6:	e127      	b.n	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80048b8:	78fa      	ldrb	r2, [r7, #3]
 80048ba:	6879      	ldr	r1, [r7, #4]
 80048bc:	4613      	mov	r3, r2
 80048be:	011b      	lsls	r3, r3, #4
 80048c0:	1a9b      	subs	r3, r3, r2
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	440b      	add	r3, r1
 80048c6:	334d      	adds	r3, #77	@ 0x4d
 80048c8:	781b      	ldrb	r3, [r3, #0]
 80048ca:	2b03      	cmp	r3, #3
 80048cc:	d120      	bne.n	8004910 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80048ce:	78fa      	ldrb	r2, [r7, #3]
 80048d0:	6879      	ldr	r1, [r7, #4]
 80048d2:	4613      	mov	r3, r2
 80048d4:	011b      	lsls	r3, r3, #4
 80048d6:	1a9b      	subs	r3, r3, r2
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	440b      	add	r3, r1
 80048dc:	334d      	adds	r3, #77	@ 0x4d
 80048de:	2202      	movs	r2, #2
 80048e0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80048e2:	78fa      	ldrb	r2, [r7, #3]
 80048e4:	6879      	ldr	r1, [r7, #4]
 80048e6:	4613      	mov	r3, r2
 80048e8:	011b      	lsls	r3, r3, #4
 80048ea:	1a9b      	subs	r3, r3, r2
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	440b      	add	r3, r1
 80048f0:	331b      	adds	r3, #27
 80048f2:	781b      	ldrb	r3, [r3, #0]
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	f040 8107 	bne.w	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80048fa:	78fa      	ldrb	r2, [r7, #3]
 80048fc:	6879      	ldr	r1, [r7, #4]
 80048fe:	4613      	mov	r3, r2
 8004900:	011b      	lsls	r3, r3, #4
 8004902:	1a9b      	subs	r3, r3, r2
 8004904:	009b      	lsls	r3, r3, #2
 8004906:	440b      	add	r3, r1
 8004908:	334c      	adds	r3, #76	@ 0x4c
 800490a:	2202      	movs	r2, #2
 800490c:	701a      	strb	r2, [r3, #0]
 800490e:	e0fb      	b.n	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004910:	78fa      	ldrb	r2, [r7, #3]
 8004912:	6879      	ldr	r1, [r7, #4]
 8004914:	4613      	mov	r3, r2
 8004916:	011b      	lsls	r3, r3, #4
 8004918:	1a9b      	subs	r3, r3, r2
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	440b      	add	r3, r1
 800491e:	334d      	adds	r3, #77	@ 0x4d
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	2b04      	cmp	r3, #4
 8004924:	d13a      	bne.n	800499c <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004926:	78fa      	ldrb	r2, [r7, #3]
 8004928:	6879      	ldr	r1, [r7, #4]
 800492a:	4613      	mov	r3, r2
 800492c:	011b      	lsls	r3, r3, #4
 800492e:	1a9b      	subs	r3, r3, r2
 8004930:	009b      	lsls	r3, r3, #2
 8004932:	440b      	add	r3, r1
 8004934:	334d      	adds	r3, #77	@ 0x4d
 8004936:	2202      	movs	r2, #2
 8004938:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800493a:	78fa      	ldrb	r2, [r7, #3]
 800493c:	6879      	ldr	r1, [r7, #4]
 800493e:	4613      	mov	r3, r2
 8004940:	011b      	lsls	r3, r3, #4
 8004942:	1a9b      	subs	r3, r3, r2
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	440b      	add	r3, r1
 8004948:	334c      	adds	r3, #76	@ 0x4c
 800494a:	2202      	movs	r2, #2
 800494c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800494e:	78fa      	ldrb	r2, [r7, #3]
 8004950:	6879      	ldr	r1, [r7, #4]
 8004952:	4613      	mov	r3, r2
 8004954:	011b      	lsls	r3, r3, #4
 8004956:	1a9b      	subs	r3, r3, r2
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	440b      	add	r3, r1
 800495c:	331b      	adds	r3, #27
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	2b01      	cmp	r3, #1
 8004962:	f040 80d1 	bne.w	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004966:	78fa      	ldrb	r2, [r7, #3]
 8004968:	6879      	ldr	r1, [r7, #4]
 800496a:	4613      	mov	r3, r2
 800496c:	011b      	lsls	r3, r3, #4
 800496e:	1a9b      	subs	r3, r3, r2
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	440b      	add	r3, r1
 8004974:	331b      	adds	r3, #27
 8004976:	2200      	movs	r2, #0
 8004978:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800497a:	78fb      	ldrb	r3, [r7, #3]
 800497c:	015a      	lsls	r2, r3, #5
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	4413      	add	r3, r2
 8004982:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	78fa      	ldrb	r2, [r7, #3]
 800498a:	0151      	lsls	r1, r2, #5
 800498c:	693a      	ldr	r2, [r7, #16]
 800498e:	440a      	add	r2, r1
 8004990:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004994:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004998:	6053      	str	r3, [r2, #4]
 800499a:	e0b5      	b.n	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800499c:	78fa      	ldrb	r2, [r7, #3]
 800499e:	6879      	ldr	r1, [r7, #4]
 80049a0:	4613      	mov	r3, r2
 80049a2:	011b      	lsls	r3, r3, #4
 80049a4:	1a9b      	subs	r3, r3, r2
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	440b      	add	r3, r1
 80049aa:	334d      	adds	r3, #77	@ 0x4d
 80049ac:	781b      	ldrb	r3, [r3, #0]
 80049ae:	2b05      	cmp	r3, #5
 80049b0:	d114      	bne.n	80049dc <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80049b2:	78fa      	ldrb	r2, [r7, #3]
 80049b4:	6879      	ldr	r1, [r7, #4]
 80049b6:	4613      	mov	r3, r2
 80049b8:	011b      	lsls	r3, r3, #4
 80049ba:	1a9b      	subs	r3, r3, r2
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	440b      	add	r3, r1
 80049c0:	334d      	adds	r3, #77	@ 0x4d
 80049c2:	2202      	movs	r2, #2
 80049c4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80049c6:	78fa      	ldrb	r2, [r7, #3]
 80049c8:	6879      	ldr	r1, [r7, #4]
 80049ca:	4613      	mov	r3, r2
 80049cc:	011b      	lsls	r3, r3, #4
 80049ce:	1a9b      	subs	r3, r3, r2
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	440b      	add	r3, r1
 80049d4:	334c      	adds	r3, #76	@ 0x4c
 80049d6:	2202      	movs	r2, #2
 80049d8:	701a      	strb	r2, [r3, #0]
 80049da:	e095      	b.n	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80049dc:	78fa      	ldrb	r2, [r7, #3]
 80049de:	6879      	ldr	r1, [r7, #4]
 80049e0:	4613      	mov	r3, r2
 80049e2:	011b      	lsls	r3, r3, #4
 80049e4:	1a9b      	subs	r3, r3, r2
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	440b      	add	r3, r1
 80049ea:	334d      	adds	r3, #77	@ 0x4d
 80049ec:	781b      	ldrb	r3, [r3, #0]
 80049ee:	2b06      	cmp	r3, #6
 80049f0:	d114      	bne.n	8004a1c <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80049f2:	78fa      	ldrb	r2, [r7, #3]
 80049f4:	6879      	ldr	r1, [r7, #4]
 80049f6:	4613      	mov	r3, r2
 80049f8:	011b      	lsls	r3, r3, #4
 80049fa:	1a9b      	subs	r3, r3, r2
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	440b      	add	r3, r1
 8004a00:	334d      	adds	r3, #77	@ 0x4d
 8004a02:	2202      	movs	r2, #2
 8004a04:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004a06:	78fa      	ldrb	r2, [r7, #3]
 8004a08:	6879      	ldr	r1, [r7, #4]
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	011b      	lsls	r3, r3, #4
 8004a0e:	1a9b      	subs	r3, r3, r2
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	440b      	add	r3, r1
 8004a14:	334c      	adds	r3, #76	@ 0x4c
 8004a16:	2205      	movs	r2, #5
 8004a18:	701a      	strb	r2, [r3, #0]
 8004a1a:	e075      	b.n	8004b08 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004a1c:	78fa      	ldrb	r2, [r7, #3]
 8004a1e:	6879      	ldr	r1, [r7, #4]
 8004a20:	4613      	mov	r3, r2
 8004a22:	011b      	lsls	r3, r3, #4
 8004a24:	1a9b      	subs	r3, r3, r2
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	440b      	add	r3, r1
 8004a2a:	334d      	adds	r3, #77	@ 0x4d
 8004a2c:	781b      	ldrb	r3, [r3, #0]
 8004a2e:	2b07      	cmp	r3, #7
 8004a30:	d00a      	beq.n	8004a48 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004a32:	78fa      	ldrb	r2, [r7, #3]
 8004a34:	6879      	ldr	r1, [r7, #4]
 8004a36:	4613      	mov	r3, r2
 8004a38:	011b      	lsls	r3, r3, #4
 8004a3a:	1a9b      	subs	r3, r3, r2
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	440b      	add	r3, r1
 8004a40:	334d      	adds	r3, #77	@ 0x4d
 8004a42:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004a44:	2b09      	cmp	r3, #9
 8004a46:	d170      	bne.n	8004b2a <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a48:	78fa      	ldrb	r2, [r7, #3]
 8004a4a:	6879      	ldr	r1, [r7, #4]
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	011b      	lsls	r3, r3, #4
 8004a50:	1a9b      	subs	r3, r3, r2
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	440b      	add	r3, r1
 8004a56:	334d      	adds	r3, #77	@ 0x4d
 8004a58:	2202      	movs	r2, #2
 8004a5a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004a5c:	78fa      	ldrb	r2, [r7, #3]
 8004a5e:	6879      	ldr	r1, [r7, #4]
 8004a60:	4613      	mov	r3, r2
 8004a62:	011b      	lsls	r3, r3, #4
 8004a64:	1a9b      	subs	r3, r3, r2
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	440b      	add	r3, r1
 8004a6a:	3344      	adds	r3, #68	@ 0x44
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	1c59      	adds	r1, r3, #1
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	4613      	mov	r3, r2
 8004a74:	011b      	lsls	r3, r3, #4
 8004a76:	1a9b      	subs	r3, r3, r2
 8004a78:	009b      	lsls	r3, r3, #2
 8004a7a:	4403      	add	r3, r0
 8004a7c:	3344      	adds	r3, #68	@ 0x44
 8004a7e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004a80:	78fa      	ldrb	r2, [r7, #3]
 8004a82:	6879      	ldr	r1, [r7, #4]
 8004a84:	4613      	mov	r3, r2
 8004a86:	011b      	lsls	r3, r3, #4
 8004a88:	1a9b      	subs	r3, r3, r2
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	440b      	add	r3, r1
 8004a8e:	3344      	adds	r3, #68	@ 0x44
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d914      	bls.n	8004ac0 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004a96:	78fa      	ldrb	r2, [r7, #3]
 8004a98:	6879      	ldr	r1, [r7, #4]
 8004a9a:	4613      	mov	r3, r2
 8004a9c:	011b      	lsls	r3, r3, #4
 8004a9e:	1a9b      	subs	r3, r3, r2
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	440b      	add	r3, r1
 8004aa4:	3344      	adds	r3, #68	@ 0x44
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004aaa:	78fa      	ldrb	r2, [r7, #3]
 8004aac:	6879      	ldr	r1, [r7, #4]
 8004aae:	4613      	mov	r3, r2
 8004ab0:	011b      	lsls	r3, r3, #4
 8004ab2:	1a9b      	subs	r3, r3, r2
 8004ab4:	009b      	lsls	r3, r3, #2
 8004ab6:	440b      	add	r3, r1
 8004ab8:	334c      	adds	r3, #76	@ 0x4c
 8004aba:	2204      	movs	r2, #4
 8004abc:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004abe:	e022      	b.n	8004b06 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004ac0:	78fa      	ldrb	r2, [r7, #3]
 8004ac2:	6879      	ldr	r1, [r7, #4]
 8004ac4:	4613      	mov	r3, r2
 8004ac6:	011b      	lsls	r3, r3, #4
 8004ac8:	1a9b      	subs	r3, r3, r2
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	440b      	add	r3, r1
 8004ace:	334c      	adds	r3, #76	@ 0x4c
 8004ad0:	2202      	movs	r2, #2
 8004ad2:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004ad4:	78fb      	ldrb	r3, [r7, #3]
 8004ad6:	015a      	lsls	r2, r3, #5
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	4413      	add	r3, r2
 8004adc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004aea:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004af2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004af4:	78fb      	ldrb	r3, [r7, #3]
 8004af6:	015a      	lsls	r2, r3, #5
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	4413      	add	r3, r2
 8004afc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b00:	461a      	mov	r2, r3
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004b06:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004b08:	78fa      	ldrb	r2, [r7, #3]
 8004b0a:	6879      	ldr	r1, [r7, #4]
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	011b      	lsls	r3, r3, #4
 8004b10:	1a9b      	subs	r3, r3, r2
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	440b      	add	r3, r1
 8004b16:	334c      	adds	r3, #76	@ 0x4c
 8004b18:	781a      	ldrb	r2, [r3, #0]
 8004b1a:	78fb      	ldrb	r3, [r7, #3]
 8004b1c:	4619      	mov	r1, r3
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f006 fc84 	bl	800b42c <HAL_HCD_HC_NotifyURBChange_Callback>
 8004b24:	e002      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004b26:	bf00      	nop
 8004b28:	e000      	b.n	8004b2c <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004b2a:	bf00      	nop
  }
}
 8004b2c:	3718      	adds	r7, #24
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}

08004b32 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004b32:	b580      	push	{r7, lr}
 8004b34:	b08a      	sub	sp, #40	@ 0x28
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b42:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	6a1b      	ldr	r3, [r3, #32]
 8004b4a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	f003 030f 	and.w	r3, r3, #15
 8004b52:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004b54:	69fb      	ldr	r3, [r7, #28]
 8004b56:	0c5b      	lsrs	r3, r3, #17
 8004b58:	f003 030f 	and.w	r3, r3, #15
 8004b5c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004b5e:	69fb      	ldr	r3, [r7, #28]
 8004b60:	091b      	lsrs	r3, r3, #4
 8004b62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b66:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d004      	beq.n	8004b78 <HCD_RXQLVL_IRQHandler+0x46>
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	2b05      	cmp	r3, #5
 8004b72:	f000 80b6 	beq.w	8004ce2 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004b76:	e0b7      	b.n	8004ce8 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	f000 80b3 	beq.w	8004ce6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004b80:	6879      	ldr	r1, [r7, #4]
 8004b82:	69ba      	ldr	r2, [r7, #24]
 8004b84:	4613      	mov	r3, r2
 8004b86:	011b      	lsls	r3, r3, #4
 8004b88:	1a9b      	subs	r3, r3, r2
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	440b      	add	r3, r1
 8004b8e:	332c      	adds	r3, #44	@ 0x2c
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	f000 80a7 	beq.w	8004ce6 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004b98:	6879      	ldr	r1, [r7, #4]
 8004b9a:	69ba      	ldr	r2, [r7, #24]
 8004b9c:	4613      	mov	r3, r2
 8004b9e:	011b      	lsls	r3, r3, #4
 8004ba0:	1a9b      	subs	r3, r3, r2
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	440b      	add	r3, r1
 8004ba6:	3338      	adds	r3, #56	@ 0x38
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	18d1      	adds	r1, r2, r3
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	69ba      	ldr	r2, [r7, #24]
 8004bb2:	4613      	mov	r3, r2
 8004bb4:	011b      	lsls	r3, r3, #4
 8004bb6:	1a9b      	subs	r3, r3, r2
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	4403      	add	r3, r0
 8004bbc:	3334      	adds	r3, #52	@ 0x34
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4299      	cmp	r1, r3
 8004bc2:	f200 8083 	bhi.w	8004ccc <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6818      	ldr	r0, [r3, #0]
 8004bca:	6879      	ldr	r1, [r7, #4]
 8004bcc:	69ba      	ldr	r2, [r7, #24]
 8004bce:	4613      	mov	r3, r2
 8004bd0:	011b      	lsls	r3, r3, #4
 8004bd2:	1a9b      	subs	r3, r3, r2
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	440b      	add	r3, r1
 8004bd8:	332c      	adds	r3, #44	@ 0x2c
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	693a      	ldr	r2, [r7, #16]
 8004bde:	b292      	uxth	r2, r2
 8004be0:	4619      	mov	r1, r3
 8004be2:	f003 fabb 	bl	800815c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004be6:	6879      	ldr	r1, [r7, #4]
 8004be8:	69ba      	ldr	r2, [r7, #24]
 8004bea:	4613      	mov	r3, r2
 8004bec:	011b      	lsls	r3, r3, #4
 8004bee:	1a9b      	subs	r3, r3, r2
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	440b      	add	r3, r1
 8004bf4:	332c      	adds	r3, #44	@ 0x2c
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	18d1      	adds	r1, r2, r3
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	69ba      	ldr	r2, [r7, #24]
 8004c00:	4613      	mov	r3, r2
 8004c02:	011b      	lsls	r3, r3, #4
 8004c04:	1a9b      	subs	r3, r3, r2
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	4403      	add	r3, r0
 8004c0a:	332c      	adds	r3, #44	@ 0x2c
 8004c0c:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004c0e:	6879      	ldr	r1, [r7, #4]
 8004c10:	69ba      	ldr	r2, [r7, #24]
 8004c12:	4613      	mov	r3, r2
 8004c14:	011b      	lsls	r3, r3, #4
 8004c16:	1a9b      	subs	r3, r3, r2
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	440b      	add	r3, r1
 8004c1c:	3338      	adds	r3, #56	@ 0x38
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	18d1      	adds	r1, r2, r3
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	69ba      	ldr	r2, [r7, #24]
 8004c28:	4613      	mov	r3, r2
 8004c2a:	011b      	lsls	r3, r3, #4
 8004c2c:	1a9b      	subs	r3, r3, r2
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	4403      	add	r3, r0
 8004c32:	3338      	adds	r3, #56	@ 0x38
 8004c34:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004c36:	69bb      	ldr	r3, [r7, #24]
 8004c38:	015a      	lsls	r2, r3, #5
 8004c3a:	6a3b      	ldr	r3, [r7, #32]
 8004c3c:	4413      	add	r3, r2
 8004c3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c42:	691b      	ldr	r3, [r3, #16]
 8004c44:	0cdb      	lsrs	r3, r3, #19
 8004c46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004c4a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004c4c:	6879      	ldr	r1, [r7, #4]
 8004c4e:	69ba      	ldr	r2, [r7, #24]
 8004c50:	4613      	mov	r3, r2
 8004c52:	011b      	lsls	r3, r3, #4
 8004c54:	1a9b      	subs	r3, r3, r2
 8004c56:	009b      	lsls	r3, r3, #2
 8004c58:	440b      	add	r3, r1
 8004c5a:	3328      	adds	r3, #40	@ 0x28
 8004c5c:	881b      	ldrh	r3, [r3, #0]
 8004c5e:	461a      	mov	r2, r3
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d13f      	bne.n	8004ce6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d03c      	beq.n	8004ce6 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	015a      	lsls	r2, r3, #5
 8004c70:	6a3b      	ldr	r3, [r7, #32]
 8004c72:	4413      	add	r3, r2
 8004c74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004c82:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004c8a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004c8c:	69bb      	ldr	r3, [r7, #24]
 8004c8e:	015a      	lsls	r2, r3, #5
 8004c90:	6a3b      	ldr	r3, [r7, #32]
 8004c92:	4413      	add	r3, r2
 8004c94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c98:	461a      	mov	r2, r3
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004c9e:	6879      	ldr	r1, [r7, #4]
 8004ca0:	69ba      	ldr	r2, [r7, #24]
 8004ca2:	4613      	mov	r3, r2
 8004ca4:	011b      	lsls	r3, r3, #4
 8004ca6:	1a9b      	subs	r3, r3, r2
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	440b      	add	r3, r1
 8004cac:	333c      	adds	r3, #60	@ 0x3c
 8004cae:	781b      	ldrb	r3, [r3, #0]
 8004cb0:	f083 0301 	eor.w	r3, r3, #1
 8004cb4:	b2d8      	uxtb	r0, r3
 8004cb6:	6879      	ldr	r1, [r7, #4]
 8004cb8:	69ba      	ldr	r2, [r7, #24]
 8004cba:	4613      	mov	r3, r2
 8004cbc:	011b      	lsls	r3, r3, #4
 8004cbe:	1a9b      	subs	r3, r3, r2
 8004cc0:	009b      	lsls	r3, r3, #2
 8004cc2:	440b      	add	r3, r1
 8004cc4:	333c      	adds	r3, #60	@ 0x3c
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	701a      	strb	r2, [r3, #0]
      break;
 8004cca:	e00c      	b.n	8004ce6 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004ccc:	6879      	ldr	r1, [r7, #4]
 8004cce:	69ba      	ldr	r2, [r7, #24]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	011b      	lsls	r3, r3, #4
 8004cd4:	1a9b      	subs	r3, r3, r2
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	440b      	add	r3, r1
 8004cda:	334c      	adds	r3, #76	@ 0x4c
 8004cdc:	2204      	movs	r2, #4
 8004cde:	701a      	strb	r2, [r3, #0]
      break;
 8004ce0:	e001      	b.n	8004ce6 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8004ce2:	bf00      	nop
 8004ce4:	e000      	b.n	8004ce8 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8004ce6:	bf00      	nop
  }
}
 8004ce8:	bf00      	nop
 8004cea:	3728      	adds	r7, #40	@ 0x28
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b086      	sub	sp, #24
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004d1c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f003 0302 	and.w	r3, r3, #2
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d10b      	bne.n	8004d40 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f003 0301 	and.w	r3, r3, #1
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d102      	bne.n	8004d38 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f006 fb5e 	bl	800b3f4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	f043 0302 	orr.w	r3, r3, #2
 8004d3e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f003 0308 	and.w	r3, r3, #8
 8004d46:	2b08      	cmp	r3, #8
 8004d48:	d132      	bne.n	8004db0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	f043 0308 	orr.w	r3, r3, #8
 8004d50:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f003 0304 	and.w	r3, r3, #4
 8004d58:	2b04      	cmp	r3, #4
 8004d5a:	d126      	bne.n	8004daa <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	7a5b      	ldrb	r3, [r3, #9]
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d113      	bne.n	8004d8c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004d6a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004d6e:	d106      	bne.n	8004d7e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2102      	movs	r1, #2
 8004d76:	4618      	mov	r0, r3
 8004d78:	f003 fb80 	bl	800847c <USB_InitFSLSPClkSel>
 8004d7c:	e011      	b.n	8004da2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	2101      	movs	r1, #1
 8004d84:	4618      	mov	r0, r3
 8004d86:	f003 fb79 	bl	800847c <USB_InitFSLSPClkSel>
 8004d8a:	e00a      	b.n	8004da2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	79db      	ldrb	r3, [r3, #7]
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d106      	bne.n	8004da2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004da0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f006 fb50 	bl	800b448 <HAL_HCD_PortEnabled_Callback>
 8004da8:	e002      	b.n	8004db0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f006 fb5a 	bl	800b464 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f003 0320 	and.w	r3, r3, #32
 8004db6:	2b20      	cmp	r3, #32
 8004db8:	d103      	bne.n	8004dc2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	f043 0320 	orr.w	r3, r3, #32
 8004dc0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004dc8:	461a      	mov	r2, r3
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	6013      	str	r3, [r2, #0]
}
 8004dce:	bf00      	nop
 8004dd0:	3718      	adds	r7, #24
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}
	...

08004dd8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	e12b      	b.n	8005042 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004df0:	b2db      	uxtb	r3, r3
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d106      	bne.n	8004e04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f7fb fe8a 	bl	8000b18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2224      	movs	r2, #36	@ 0x24
 8004e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f022 0201 	bic.w	r2, r2, #1
 8004e1a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e2a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e3a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004e3c:	f001 fe72 	bl	8006b24 <HAL_RCC_GetPCLK1Freq>
 8004e40:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	4a81      	ldr	r2, [pc, #516]	@ (800504c <HAL_I2C_Init+0x274>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d807      	bhi.n	8004e5c <HAL_I2C_Init+0x84>
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	4a80      	ldr	r2, [pc, #512]	@ (8005050 <HAL_I2C_Init+0x278>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	bf94      	ite	ls
 8004e54:	2301      	movls	r3, #1
 8004e56:	2300      	movhi	r3, #0
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	e006      	b.n	8004e6a <HAL_I2C_Init+0x92>
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	4a7d      	ldr	r2, [pc, #500]	@ (8005054 <HAL_I2C_Init+0x27c>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	bf94      	ite	ls
 8004e64:	2301      	movls	r3, #1
 8004e66:	2300      	movhi	r3, #0
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d001      	beq.n	8004e72 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e0e7      	b.n	8005042 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	4a78      	ldr	r2, [pc, #480]	@ (8005058 <HAL_I2C_Init+0x280>)
 8004e76:	fba2 2303 	umull	r2, r3, r2, r3
 8004e7a:	0c9b      	lsrs	r3, r3, #18
 8004e7c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	68ba      	ldr	r2, [r7, #8]
 8004e8e:	430a      	orrs	r2, r1
 8004e90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	6a1b      	ldr	r3, [r3, #32]
 8004e98:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	4a6a      	ldr	r2, [pc, #424]	@ (800504c <HAL_I2C_Init+0x274>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d802      	bhi.n	8004eac <HAL_I2C_Init+0xd4>
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	3301      	adds	r3, #1
 8004eaa:	e009      	b.n	8004ec0 <HAL_I2C_Init+0xe8>
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004eb2:	fb02 f303 	mul.w	r3, r2, r3
 8004eb6:	4a69      	ldr	r2, [pc, #420]	@ (800505c <HAL_I2C_Init+0x284>)
 8004eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ebc:	099b      	lsrs	r3, r3, #6
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	6812      	ldr	r2, [r2, #0]
 8004ec4:	430b      	orrs	r3, r1
 8004ec6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	69db      	ldr	r3, [r3, #28]
 8004ece:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004ed2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	495c      	ldr	r1, [pc, #368]	@ (800504c <HAL_I2C_Init+0x274>)
 8004edc:	428b      	cmp	r3, r1
 8004ede:	d819      	bhi.n	8004f14 <HAL_I2C_Init+0x13c>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	1e59      	subs	r1, r3, #1
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	005b      	lsls	r3, r3, #1
 8004eea:	fbb1 f3f3 	udiv	r3, r1, r3
 8004eee:	1c59      	adds	r1, r3, #1
 8004ef0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004ef4:	400b      	ands	r3, r1
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d00a      	beq.n	8004f10 <HAL_I2C_Init+0x138>
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	1e59      	subs	r1, r3, #1
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	005b      	lsls	r3, r3, #1
 8004f04:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f08:	3301      	adds	r3, #1
 8004f0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f0e:	e051      	b.n	8004fb4 <HAL_I2C_Init+0x1dc>
 8004f10:	2304      	movs	r3, #4
 8004f12:	e04f      	b.n	8004fb4 <HAL_I2C_Init+0x1dc>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d111      	bne.n	8004f40 <HAL_I2C_Init+0x168>
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	1e58      	subs	r0, r3, #1
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6859      	ldr	r1, [r3, #4]
 8004f24:	460b      	mov	r3, r1
 8004f26:	005b      	lsls	r3, r3, #1
 8004f28:	440b      	add	r3, r1
 8004f2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f2e:	3301      	adds	r3, #1
 8004f30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	bf0c      	ite	eq
 8004f38:	2301      	moveq	r3, #1
 8004f3a:	2300      	movne	r3, #0
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	e012      	b.n	8004f66 <HAL_I2C_Init+0x18e>
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	1e58      	subs	r0, r3, #1
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6859      	ldr	r1, [r3, #4]
 8004f48:	460b      	mov	r3, r1
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	440b      	add	r3, r1
 8004f4e:	0099      	lsls	r1, r3, #2
 8004f50:	440b      	add	r3, r1
 8004f52:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f56:	3301      	adds	r3, #1
 8004f58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	bf0c      	ite	eq
 8004f60:	2301      	moveq	r3, #1
 8004f62:	2300      	movne	r3, #0
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d001      	beq.n	8004f6e <HAL_I2C_Init+0x196>
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e022      	b.n	8004fb4 <HAL_I2C_Init+0x1dc>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d10e      	bne.n	8004f94 <HAL_I2C_Init+0x1bc>
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	1e58      	subs	r0, r3, #1
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6859      	ldr	r1, [r3, #4]
 8004f7e:	460b      	mov	r3, r1
 8004f80:	005b      	lsls	r3, r3, #1
 8004f82:	440b      	add	r3, r1
 8004f84:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f88:	3301      	adds	r3, #1
 8004f8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f92:	e00f      	b.n	8004fb4 <HAL_I2C_Init+0x1dc>
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	1e58      	subs	r0, r3, #1
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6859      	ldr	r1, [r3, #4]
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	009b      	lsls	r3, r3, #2
 8004fa0:	440b      	add	r3, r1
 8004fa2:	0099      	lsls	r1, r3, #2
 8004fa4:	440b      	add	r3, r1
 8004fa6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004faa:	3301      	adds	r3, #1
 8004fac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fb0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004fb4:	6879      	ldr	r1, [r7, #4]
 8004fb6:	6809      	ldr	r1, [r1, #0]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	69da      	ldr	r2, [r3, #28]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6a1b      	ldr	r3, [r3, #32]
 8004fce:	431a      	orrs	r2, r3
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	430a      	orrs	r2, r1
 8004fd6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004fe2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004fe6:	687a      	ldr	r2, [r7, #4]
 8004fe8:	6911      	ldr	r1, [r2, #16]
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	68d2      	ldr	r2, [r2, #12]
 8004fee:	4311      	orrs	r1, r2
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	6812      	ldr	r2, [r2, #0]
 8004ff4:	430b      	orrs	r3, r1
 8004ff6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	68db      	ldr	r3, [r3, #12]
 8004ffe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	695a      	ldr	r2, [r3, #20]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	431a      	orrs	r2, r3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	430a      	orrs	r2, r1
 8005012:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f042 0201 	orr.w	r2, r2, #1
 8005022:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2220      	movs	r2, #32
 800502e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2200      	movs	r2, #0
 8005036:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005040:	2300      	movs	r3, #0
}
 8005042:	4618      	mov	r0, r3
 8005044:	3710      	adds	r7, #16
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
 800504a:	bf00      	nop
 800504c:	000186a0 	.word	0x000186a0
 8005050:	001e847f 	.word	0x001e847f
 8005054:	003d08ff 	.word	0x003d08ff
 8005058:	431bde83 	.word	0x431bde83
 800505c:	10624dd3 	.word	0x10624dd3

08005060 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b088      	sub	sp, #32
 8005064:	af02      	add	r7, sp, #8
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	607a      	str	r2, [r7, #4]
 800506a:	461a      	mov	r2, r3
 800506c:	460b      	mov	r3, r1
 800506e:	817b      	strh	r3, [r7, #10]
 8005070:	4613      	mov	r3, r2
 8005072:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005074:	f7fc fb0c 	bl	8001690 <HAL_GetTick>
 8005078:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005080:	b2db      	uxtb	r3, r3
 8005082:	2b20      	cmp	r3, #32
 8005084:	f040 80e0 	bne.w	8005248 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	9300      	str	r3, [sp, #0]
 800508c:	2319      	movs	r3, #25
 800508e:	2201      	movs	r2, #1
 8005090:	4970      	ldr	r1, [pc, #448]	@ (8005254 <HAL_I2C_Master_Transmit+0x1f4>)
 8005092:	68f8      	ldr	r0, [r7, #12]
 8005094:	f000 f964 	bl	8005360 <I2C_WaitOnFlagUntilTimeout>
 8005098:	4603      	mov	r3, r0
 800509a:	2b00      	cmp	r3, #0
 800509c:	d001      	beq.n	80050a2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800509e:	2302      	movs	r3, #2
 80050a0:	e0d3      	b.n	800524a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d101      	bne.n	80050b0 <HAL_I2C_Master_Transmit+0x50>
 80050ac:	2302      	movs	r3, #2
 80050ae:	e0cc      	b.n	800524a <HAL_I2C_Master_Transmit+0x1ea>
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 0301 	and.w	r3, r3, #1
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d007      	beq.n	80050d6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f042 0201 	orr.w	r2, r2, #1
 80050d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80050e4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2221      	movs	r2, #33	@ 0x21
 80050ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2210      	movs	r2, #16
 80050f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2200      	movs	r2, #0
 80050fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	687a      	ldr	r2, [r7, #4]
 8005100:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	893a      	ldrh	r2, [r7, #8]
 8005106:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800510c:	b29a      	uxth	r2, r3
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	4a50      	ldr	r2, [pc, #320]	@ (8005258 <HAL_I2C_Master_Transmit+0x1f8>)
 8005116:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005118:	8979      	ldrh	r1, [r7, #10]
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	6a3a      	ldr	r2, [r7, #32]
 800511e:	68f8      	ldr	r0, [r7, #12]
 8005120:	f000 f89c 	bl	800525c <I2C_MasterRequestWrite>
 8005124:	4603      	mov	r3, r0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d001      	beq.n	800512e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	e08d      	b.n	800524a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800512e:	2300      	movs	r3, #0
 8005130:	613b      	str	r3, [r7, #16]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	695b      	ldr	r3, [r3, #20]
 8005138:	613b      	str	r3, [r7, #16]
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	699b      	ldr	r3, [r3, #24]
 8005140:	613b      	str	r3, [r7, #16]
 8005142:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005144:	e066      	b.n	8005214 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005146:	697a      	ldr	r2, [r7, #20]
 8005148:	6a39      	ldr	r1, [r7, #32]
 800514a:	68f8      	ldr	r0, [r7, #12]
 800514c:	f000 fa22 	bl	8005594 <I2C_WaitOnTXEFlagUntilTimeout>
 8005150:	4603      	mov	r3, r0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d00d      	beq.n	8005172 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800515a:	2b04      	cmp	r3, #4
 800515c:	d107      	bne.n	800516e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800516c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	e06b      	b.n	800524a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005176:	781a      	ldrb	r2, [r3, #0]
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005182:	1c5a      	adds	r2, r3, #1
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800518c:	b29b      	uxth	r3, r3
 800518e:	3b01      	subs	r3, #1
 8005190:	b29a      	uxth	r2, r3
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800519a:	3b01      	subs	r3, #1
 800519c:	b29a      	uxth	r2, r3
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	695b      	ldr	r3, [r3, #20]
 80051a8:	f003 0304 	and.w	r3, r3, #4
 80051ac:	2b04      	cmp	r3, #4
 80051ae:	d11b      	bne.n	80051e8 <HAL_I2C_Master_Transmit+0x188>
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d017      	beq.n	80051e8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051bc:	781a      	ldrb	r2, [r3, #0]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c8:	1c5a      	adds	r2, r3, #1
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051d2:	b29b      	uxth	r3, r3
 80051d4:	3b01      	subs	r3, #1
 80051d6:	b29a      	uxth	r2, r3
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051e0:	3b01      	subs	r3, #1
 80051e2:	b29a      	uxth	r2, r3
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051e8:	697a      	ldr	r2, [r7, #20]
 80051ea:	6a39      	ldr	r1, [r7, #32]
 80051ec:	68f8      	ldr	r0, [r7, #12]
 80051ee:	f000 fa19 	bl	8005624 <I2C_WaitOnBTFFlagUntilTimeout>
 80051f2:	4603      	mov	r3, r0
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d00d      	beq.n	8005214 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051fc:	2b04      	cmp	r3, #4
 80051fe:	d107      	bne.n	8005210 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800520e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e01a      	b.n	800524a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005218:	2b00      	cmp	r3, #0
 800521a:	d194      	bne.n	8005146 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800522a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2220      	movs	r2, #32
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2200      	movs	r2, #0
 8005240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005244:	2300      	movs	r3, #0
 8005246:	e000      	b.n	800524a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005248:	2302      	movs	r3, #2
  }
}
 800524a:	4618      	mov	r0, r3
 800524c:	3718      	adds	r7, #24
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	00100002 	.word	0x00100002
 8005258:	ffff0000 	.word	0xffff0000

0800525c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b088      	sub	sp, #32
 8005260:	af02      	add	r7, sp, #8
 8005262:	60f8      	str	r0, [r7, #12]
 8005264:	607a      	str	r2, [r7, #4]
 8005266:	603b      	str	r3, [r7, #0]
 8005268:	460b      	mov	r3, r1
 800526a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005270:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	2b08      	cmp	r3, #8
 8005276:	d006      	beq.n	8005286 <I2C_MasterRequestWrite+0x2a>
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	2b01      	cmp	r3, #1
 800527c:	d003      	beq.n	8005286 <I2C_MasterRequestWrite+0x2a>
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005284:	d108      	bne.n	8005298 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005294:	601a      	str	r2, [r3, #0]
 8005296:	e00b      	b.n	80052b0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800529c:	2b12      	cmp	r3, #18
 800529e:	d107      	bne.n	80052b0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052ae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	9300      	str	r3, [sp, #0]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80052bc:	68f8      	ldr	r0, [r7, #12]
 80052be:	f000 f84f 	bl	8005360 <I2C_WaitOnFlagUntilTimeout>
 80052c2:	4603      	mov	r3, r0
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d00d      	beq.n	80052e4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052d6:	d103      	bne.n	80052e0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80052de:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	e035      	b.n	8005350 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	691b      	ldr	r3, [r3, #16]
 80052e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80052ec:	d108      	bne.n	8005300 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80052ee:	897b      	ldrh	r3, [r7, #10]
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	461a      	mov	r2, r3
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80052fc:	611a      	str	r2, [r3, #16]
 80052fe:	e01b      	b.n	8005338 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005300:	897b      	ldrh	r3, [r7, #10]
 8005302:	11db      	asrs	r3, r3, #7
 8005304:	b2db      	uxtb	r3, r3
 8005306:	f003 0306 	and.w	r3, r3, #6
 800530a:	b2db      	uxtb	r3, r3
 800530c:	f063 030f 	orn	r3, r3, #15
 8005310:	b2da      	uxtb	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	687a      	ldr	r2, [r7, #4]
 800531c:	490e      	ldr	r1, [pc, #56]	@ (8005358 <I2C_MasterRequestWrite+0xfc>)
 800531e:	68f8      	ldr	r0, [r7, #12]
 8005320:	f000 f898 	bl	8005454 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005324:	4603      	mov	r3, r0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d001      	beq.n	800532e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e010      	b.n	8005350 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800532e:	897b      	ldrh	r3, [r7, #10]
 8005330:	b2da      	uxtb	r2, r3
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	687a      	ldr	r2, [r7, #4]
 800533c:	4907      	ldr	r1, [pc, #28]	@ (800535c <I2C_MasterRequestWrite+0x100>)
 800533e:	68f8      	ldr	r0, [r7, #12]
 8005340:	f000 f888 	bl	8005454 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d001      	beq.n	800534e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e000      	b.n	8005350 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800534e:	2300      	movs	r3, #0
}
 8005350:	4618      	mov	r0, r3
 8005352:	3718      	adds	r7, #24
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}
 8005358:	00010008 	.word	0x00010008
 800535c:	00010002 	.word	0x00010002

08005360 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	60f8      	str	r0, [r7, #12]
 8005368:	60b9      	str	r1, [r7, #8]
 800536a:	603b      	str	r3, [r7, #0]
 800536c:	4613      	mov	r3, r2
 800536e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005370:	e048      	b.n	8005404 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005378:	d044      	beq.n	8005404 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800537a:	f7fc f989 	bl	8001690 <HAL_GetTick>
 800537e:	4602      	mov	r2, r0
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	1ad3      	subs	r3, r2, r3
 8005384:	683a      	ldr	r2, [r7, #0]
 8005386:	429a      	cmp	r2, r3
 8005388:	d302      	bcc.n	8005390 <I2C_WaitOnFlagUntilTimeout+0x30>
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d139      	bne.n	8005404 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	0c1b      	lsrs	r3, r3, #16
 8005394:	b2db      	uxtb	r3, r3
 8005396:	2b01      	cmp	r3, #1
 8005398:	d10d      	bne.n	80053b6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	695b      	ldr	r3, [r3, #20]
 80053a0:	43da      	mvns	r2, r3
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	4013      	ands	r3, r2
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	bf0c      	ite	eq
 80053ac:	2301      	moveq	r3, #1
 80053ae:	2300      	movne	r3, #0
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	461a      	mov	r2, r3
 80053b4:	e00c      	b.n	80053d0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	699b      	ldr	r3, [r3, #24]
 80053bc:	43da      	mvns	r2, r3
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	4013      	ands	r3, r2
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	bf0c      	ite	eq
 80053c8:	2301      	moveq	r3, #1
 80053ca:	2300      	movne	r3, #0
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	461a      	mov	r2, r3
 80053d0:	79fb      	ldrb	r3, [r7, #7]
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d116      	bne.n	8005404 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2200      	movs	r2, #0
 80053da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2220      	movs	r2, #32
 80053e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2200      	movs	r2, #0
 80053e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053f0:	f043 0220 	orr.w	r2, r3, #32
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2200      	movs	r2, #0
 80053fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	e023      	b.n	800544c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	0c1b      	lsrs	r3, r3, #16
 8005408:	b2db      	uxtb	r3, r3
 800540a:	2b01      	cmp	r3, #1
 800540c:	d10d      	bne.n	800542a <I2C_WaitOnFlagUntilTimeout+0xca>
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	695b      	ldr	r3, [r3, #20]
 8005414:	43da      	mvns	r2, r3
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	4013      	ands	r3, r2
 800541a:	b29b      	uxth	r3, r3
 800541c:	2b00      	cmp	r3, #0
 800541e:	bf0c      	ite	eq
 8005420:	2301      	moveq	r3, #1
 8005422:	2300      	movne	r3, #0
 8005424:	b2db      	uxtb	r3, r3
 8005426:	461a      	mov	r2, r3
 8005428:	e00c      	b.n	8005444 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	699b      	ldr	r3, [r3, #24]
 8005430:	43da      	mvns	r2, r3
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	4013      	ands	r3, r2
 8005436:	b29b      	uxth	r3, r3
 8005438:	2b00      	cmp	r3, #0
 800543a:	bf0c      	ite	eq
 800543c:	2301      	moveq	r3, #1
 800543e:	2300      	movne	r3, #0
 8005440:	b2db      	uxtb	r3, r3
 8005442:	461a      	mov	r2, r3
 8005444:	79fb      	ldrb	r3, [r7, #7]
 8005446:	429a      	cmp	r2, r3
 8005448:	d093      	beq.n	8005372 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800544a:	2300      	movs	r3, #0
}
 800544c:	4618      	mov	r0, r3
 800544e:	3710      	adds	r7, #16
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}

08005454 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b084      	sub	sp, #16
 8005458:	af00      	add	r7, sp, #0
 800545a:	60f8      	str	r0, [r7, #12]
 800545c:	60b9      	str	r1, [r7, #8]
 800545e:	607a      	str	r2, [r7, #4]
 8005460:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005462:	e071      	b.n	8005548 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	695b      	ldr	r3, [r3, #20]
 800546a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800546e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005472:	d123      	bne.n	80054bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681a      	ldr	r2, [r3, #0]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005482:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800548c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2200      	movs	r2, #0
 8005492:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2220      	movs	r2, #32
 8005498:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2200      	movs	r2, #0
 80054a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a8:	f043 0204 	orr.w	r2, r3, #4
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	e067      	b.n	800558c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054c2:	d041      	beq.n	8005548 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054c4:	f7fc f8e4 	bl	8001690 <HAL_GetTick>
 80054c8:	4602      	mov	r2, r0
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	1ad3      	subs	r3, r2, r3
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d302      	bcc.n	80054da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d136      	bne.n	8005548 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	0c1b      	lsrs	r3, r3, #16
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d10c      	bne.n	80054fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	695b      	ldr	r3, [r3, #20]
 80054ea:	43da      	mvns	r2, r3
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	4013      	ands	r3, r2
 80054f0:	b29b      	uxth	r3, r3
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	bf14      	ite	ne
 80054f6:	2301      	movne	r3, #1
 80054f8:	2300      	moveq	r3, #0
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	e00b      	b.n	8005516 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	699b      	ldr	r3, [r3, #24]
 8005504:	43da      	mvns	r2, r3
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	4013      	ands	r3, r2
 800550a:	b29b      	uxth	r3, r3
 800550c:	2b00      	cmp	r3, #0
 800550e:	bf14      	ite	ne
 8005510:	2301      	movne	r3, #1
 8005512:	2300      	moveq	r3, #0
 8005514:	b2db      	uxtb	r3, r3
 8005516:	2b00      	cmp	r3, #0
 8005518:	d016      	beq.n	8005548 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2200      	movs	r2, #0
 800551e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2220      	movs	r2, #32
 8005524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2200      	movs	r2, #0
 800552c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005534:	f043 0220 	orr.w	r2, r3, #32
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2200      	movs	r2, #0
 8005540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	e021      	b.n	800558c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	0c1b      	lsrs	r3, r3, #16
 800554c:	b2db      	uxtb	r3, r3
 800554e:	2b01      	cmp	r3, #1
 8005550:	d10c      	bne.n	800556c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	695b      	ldr	r3, [r3, #20]
 8005558:	43da      	mvns	r2, r3
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	4013      	ands	r3, r2
 800555e:	b29b      	uxth	r3, r3
 8005560:	2b00      	cmp	r3, #0
 8005562:	bf14      	ite	ne
 8005564:	2301      	movne	r3, #1
 8005566:	2300      	moveq	r3, #0
 8005568:	b2db      	uxtb	r3, r3
 800556a:	e00b      	b.n	8005584 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	699b      	ldr	r3, [r3, #24]
 8005572:	43da      	mvns	r2, r3
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	4013      	ands	r3, r2
 8005578:	b29b      	uxth	r3, r3
 800557a:	2b00      	cmp	r3, #0
 800557c:	bf14      	ite	ne
 800557e:	2301      	movne	r3, #1
 8005580:	2300      	moveq	r3, #0
 8005582:	b2db      	uxtb	r3, r3
 8005584:	2b00      	cmp	r3, #0
 8005586:	f47f af6d 	bne.w	8005464 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800558a:	2300      	movs	r3, #0
}
 800558c:	4618      	mov	r0, r3
 800558e:	3710      	adds	r7, #16
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}

08005594 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b084      	sub	sp, #16
 8005598:	af00      	add	r7, sp, #0
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80055a0:	e034      	b.n	800560c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80055a2:	68f8      	ldr	r0, [r7, #12]
 80055a4:	f000 f886 	bl	80056b4 <I2C_IsAcknowledgeFailed>
 80055a8:	4603      	mov	r3, r0
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d001      	beq.n	80055b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	e034      	b.n	800561c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80055b8:	d028      	beq.n	800560c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055ba:	f7fc f869 	bl	8001690 <HAL_GetTick>
 80055be:	4602      	mov	r2, r0
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	1ad3      	subs	r3, r2, r3
 80055c4:	68ba      	ldr	r2, [r7, #8]
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d302      	bcc.n	80055d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d11d      	bne.n	800560c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	695b      	ldr	r3, [r3, #20]
 80055d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055da:	2b80      	cmp	r3, #128	@ 0x80
 80055dc:	d016      	beq.n	800560c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2200      	movs	r2, #0
 80055e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2220      	movs	r2, #32
 80055e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2200      	movs	r2, #0
 80055f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f8:	f043 0220 	orr.w	r2, r3, #32
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2200      	movs	r2, #0
 8005604:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e007      	b.n	800561c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	695b      	ldr	r3, [r3, #20]
 8005612:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005616:	2b80      	cmp	r3, #128	@ 0x80
 8005618:	d1c3      	bne.n	80055a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800561a:	2300      	movs	r3, #0
}
 800561c:	4618      	mov	r0, r3
 800561e:	3710      	adds	r7, #16
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}

08005624 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	60f8      	str	r0, [r7, #12]
 800562c:	60b9      	str	r1, [r7, #8]
 800562e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005630:	e034      	b.n	800569c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005632:	68f8      	ldr	r0, [r7, #12]
 8005634:	f000 f83e 	bl	80056b4 <I2C_IsAcknowledgeFailed>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d001      	beq.n	8005642 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e034      	b.n	80056ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005648:	d028      	beq.n	800569c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800564a:	f7fc f821 	bl	8001690 <HAL_GetTick>
 800564e:	4602      	mov	r2, r0
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	1ad3      	subs	r3, r2, r3
 8005654:	68ba      	ldr	r2, [r7, #8]
 8005656:	429a      	cmp	r2, r3
 8005658:	d302      	bcc.n	8005660 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d11d      	bne.n	800569c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	695b      	ldr	r3, [r3, #20]
 8005666:	f003 0304 	and.w	r3, r3, #4
 800566a:	2b04      	cmp	r3, #4
 800566c:	d016      	beq.n	800569c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2200      	movs	r2, #0
 8005672:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2220      	movs	r2, #32
 8005678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2200      	movs	r2, #0
 8005680:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005688:	f043 0220 	orr.w	r2, r3, #32
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2200      	movs	r2, #0
 8005694:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005698:	2301      	movs	r3, #1
 800569a:	e007      	b.n	80056ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	695b      	ldr	r3, [r3, #20]
 80056a2:	f003 0304 	and.w	r3, r3, #4
 80056a6:	2b04      	cmp	r3, #4
 80056a8:	d1c3      	bne.n	8005632 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80056aa:	2300      	movs	r3, #0
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3710      	adds	r7, #16
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b083      	sub	sp, #12
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	695b      	ldr	r3, [r3, #20]
 80056c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056ca:	d11b      	bne.n	8005704 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80056d4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2220      	movs	r2, #32
 80056e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056f0:	f043 0204 	orr.w	r2, r3, #4
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2200      	movs	r2, #0
 80056fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	e000      	b.n	8005706 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005704:	2300      	movs	r3, #0
}
 8005706:	4618      	mov	r0, r3
 8005708:	370c      	adds	r7, #12
 800570a:	46bd      	mov	sp, r7
 800570c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005710:	4770      	bx	lr
	...

08005714 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b088      	sub	sp, #32
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d101      	bne.n	8005726 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	e128      	b.n	8005978 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800572c:	b2db      	uxtb	r3, r3
 800572e:	2b00      	cmp	r3, #0
 8005730:	d109      	bne.n	8005746 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2200      	movs	r2, #0
 8005736:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	4a90      	ldr	r2, [pc, #576]	@ (8005980 <HAL_I2S_Init+0x26c>)
 800573e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f7fb fa5f 	bl	8000c04 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2202      	movs	r2, #2
 800574a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	69db      	ldr	r3, [r3, #28]
 8005754:	687a      	ldr	r2, [r7, #4]
 8005756:	6812      	ldr	r2, [r2, #0]
 8005758:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800575c:	f023 030f 	bic.w	r3, r3, #15
 8005760:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	2202      	movs	r2, #2
 8005768:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	695b      	ldr	r3, [r3, #20]
 800576e:	2b02      	cmp	r3, #2
 8005770:	d060      	beq.n	8005834 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	68db      	ldr	r3, [r3, #12]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d102      	bne.n	8005780 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800577a:	2310      	movs	r3, #16
 800577c:	617b      	str	r3, [r7, #20]
 800577e:	e001      	b.n	8005784 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005780:	2320      	movs	r3, #32
 8005782:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	2b20      	cmp	r3, #32
 800578a:	d802      	bhi.n	8005792 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	005b      	lsls	r3, r3, #1
 8005790:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005792:	2001      	movs	r0, #1
 8005794:	f001 fad0 	bl	8006d38 <HAL_RCCEx_GetPeriphCLKFreq>
 8005798:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057a2:	d125      	bne.n	80057f0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d010      	beq.n	80057ce <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	009b      	lsls	r3, r3, #2
 80057b0:	68fa      	ldr	r2, [r7, #12]
 80057b2:	fbb2 f2f3 	udiv	r2, r2, r3
 80057b6:	4613      	mov	r3, r2
 80057b8:	009b      	lsls	r3, r3, #2
 80057ba:	4413      	add	r3, r2
 80057bc:	005b      	lsls	r3, r3, #1
 80057be:	461a      	mov	r2, r3
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	695b      	ldr	r3, [r3, #20]
 80057c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80057c8:	3305      	adds	r3, #5
 80057ca:	613b      	str	r3, [r7, #16]
 80057cc:	e01f      	b.n	800580e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	00db      	lsls	r3, r3, #3
 80057d2:	68fa      	ldr	r2, [r7, #12]
 80057d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80057d8:	4613      	mov	r3, r2
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	4413      	add	r3, r2
 80057de:	005b      	lsls	r3, r3, #1
 80057e0:	461a      	mov	r2, r3
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	695b      	ldr	r3, [r3, #20]
 80057e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80057ea:	3305      	adds	r3, #5
 80057ec:	613b      	str	r3, [r7, #16]
 80057ee:	e00e      	b.n	800580e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80057f0:	68fa      	ldr	r2, [r7, #12]
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80057f8:	4613      	mov	r3, r2
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	4413      	add	r3, r2
 80057fe:	005b      	lsls	r3, r3, #1
 8005800:	461a      	mov	r2, r3
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	695b      	ldr	r3, [r3, #20]
 8005806:	fbb2 f3f3 	udiv	r3, r2, r3
 800580a:	3305      	adds	r3, #5
 800580c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	4a5c      	ldr	r2, [pc, #368]	@ (8005984 <HAL_I2S_Init+0x270>)
 8005812:	fba2 2303 	umull	r2, r3, r2, r3
 8005816:	08db      	lsrs	r3, r3, #3
 8005818:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	f003 0301 	and.w	r3, r3, #1
 8005820:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005822:	693a      	ldr	r2, [r7, #16]
 8005824:	69bb      	ldr	r3, [r7, #24]
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	085b      	lsrs	r3, r3, #1
 800582a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800582c:	69bb      	ldr	r3, [r7, #24]
 800582e:	021b      	lsls	r3, r3, #8
 8005830:	61bb      	str	r3, [r7, #24]
 8005832:	e003      	b.n	800583c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005834:	2302      	movs	r3, #2
 8005836:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005838:	2300      	movs	r3, #0
 800583a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	2b01      	cmp	r3, #1
 8005840:	d902      	bls.n	8005848 <HAL_I2S_Init+0x134>
 8005842:	69fb      	ldr	r3, [r7, #28]
 8005844:	2bff      	cmp	r3, #255	@ 0xff
 8005846:	d907      	bls.n	8005858 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800584c:	f043 0210 	orr.w	r2, r3, #16
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	e08f      	b.n	8005978 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	691a      	ldr	r2, [r3, #16]
 800585c:	69bb      	ldr	r3, [r7, #24]
 800585e:	ea42 0103 	orr.w	r1, r2, r3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	69fa      	ldr	r2, [r7, #28]
 8005868:	430a      	orrs	r2, r1
 800586a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	69db      	ldr	r3, [r3, #28]
 8005872:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005876:	f023 030f 	bic.w	r3, r3, #15
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	6851      	ldr	r1, [r2, #4]
 800587e:	687a      	ldr	r2, [r7, #4]
 8005880:	6892      	ldr	r2, [r2, #8]
 8005882:	4311      	orrs	r1, r2
 8005884:	687a      	ldr	r2, [r7, #4]
 8005886:	68d2      	ldr	r2, [r2, #12]
 8005888:	4311      	orrs	r1, r2
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	6992      	ldr	r2, [r2, #24]
 800588e:	430a      	orrs	r2, r1
 8005890:	431a      	orrs	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800589a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6a1b      	ldr	r3, [r3, #32]
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d161      	bne.n	8005968 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	4a38      	ldr	r2, [pc, #224]	@ (8005988 <HAL_I2S_Init+0x274>)
 80058a8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a37      	ldr	r2, [pc, #220]	@ (800598c <HAL_I2S_Init+0x278>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d101      	bne.n	80058b8 <HAL_I2S_Init+0x1a4>
 80058b4:	4b36      	ldr	r3, [pc, #216]	@ (8005990 <HAL_I2S_Init+0x27c>)
 80058b6:	e001      	b.n	80058bc <HAL_I2S_Init+0x1a8>
 80058b8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80058bc:	69db      	ldr	r3, [r3, #28]
 80058be:	687a      	ldr	r2, [r7, #4]
 80058c0:	6812      	ldr	r2, [r2, #0]
 80058c2:	4932      	ldr	r1, [pc, #200]	@ (800598c <HAL_I2S_Init+0x278>)
 80058c4:	428a      	cmp	r2, r1
 80058c6:	d101      	bne.n	80058cc <HAL_I2S_Init+0x1b8>
 80058c8:	4a31      	ldr	r2, [pc, #196]	@ (8005990 <HAL_I2S_Init+0x27c>)
 80058ca:	e001      	b.n	80058d0 <HAL_I2S_Init+0x1bc>
 80058cc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80058d0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80058d4:	f023 030f 	bic.w	r3, r3, #15
 80058d8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a2b      	ldr	r2, [pc, #172]	@ (800598c <HAL_I2S_Init+0x278>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d101      	bne.n	80058e8 <HAL_I2S_Init+0x1d4>
 80058e4:	4b2a      	ldr	r3, [pc, #168]	@ (8005990 <HAL_I2S_Init+0x27c>)
 80058e6:	e001      	b.n	80058ec <HAL_I2S_Init+0x1d8>
 80058e8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80058ec:	2202      	movs	r2, #2
 80058ee:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a25      	ldr	r2, [pc, #148]	@ (800598c <HAL_I2S_Init+0x278>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d101      	bne.n	80058fe <HAL_I2S_Init+0x1ea>
 80058fa:	4b25      	ldr	r3, [pc, #148]	@ (8005990 <HAL_I2S_Init+0x27c>)
 80058fc:	e001      	b.n	8005902 <HAL_I2S_Init+0x1ee>
 80058fe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005902:	69db      	ldr	r3, [r3, #28]
 8005904:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800590e:	d003      	beq.n	8005918 <HAL_I2S_Init+0x204>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d103      	bne.n	8005920 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005918:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800591c:	613b      	str	r3, [r7, #16]
 800591e:	e001      	b.n	8005924 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005920:	2300      	movs	r3, #0
 8005922:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	689b      	ldr	r3, [r3, #8]
 800592c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800592e:	4313      	orrs	r3, r2
 8005930:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	68db      	ldr	r3, [r3, #12]
 8005936:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005938:	4313      	orrs	r3, r2
 800593a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	699b      	ldr	r3, [r3, #24]
 8005940:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005942:	4313      	orrs	r3, r2
 8005944:	b29a      	uxth	r2, r3
 8005946:	897b      	ldrh	r3, [r7, #10]
 8005948:	4313      	orrs	r3, r2
 800594a:	b29b      	uxth	r3, r3
 800594c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005950:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a0d      	ldr	r2, [pc, #52]	@ (800598c <HAL_I2S_Init+0x278>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d101      	bne.n	8005960 <HAL_I2S_Init+0x24c>
 800595c:	4b0c      	ldr	r3, [pc, #48]	@ (8005990 <HAL_I2S_Init+0x27c>)
 800595e:	e001      	b.n	8005964 <HAL_I2S_Init+0x250>
 8005960:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005964:	897a      	ldrh	r2, [r7, #10]
 8005966:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2201      	movs	r2, #1
 8005972:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8005976:	2300      	movs	r3, #0
}
 8005978:	4618      	mov	r0, r3
 800597a:	3720      	adds	r7, #32
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}
 8005980:	08005c7d 	.word	0x08005c7d
 8005984:	cccccccd 	.word	0xcccccccd
 8005988:	08005d91 	.word	0x08005d91
 800598c:	40003800 	.word	0x40003800
 8005990:	40003400 	.word	0x40003400

08005994 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b086      	sub	sp, #24
 8005998:	af00      	add	r7, sp, #0
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	4613      	mov	r3, r2
 80059a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d002      	beq.n	80059ae <HAL_I2S_Transmit_DMA+0x1a>
 80059a8:	88fb      	ldrh	r3, [r7, #6]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d101      	bne.n	80059b2 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	e08a      	b.n	8005ac8 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d001      	beq.n	80059c2 <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 80059be:	2302      	movs	r3, #2
 80059c0:	e082      	b.n	8005ac8 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059c8:	b2db      	uxtb	r3, r3
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d101      	bne.n	80059d2 <HAL_I2S_Transmit_DMA+0x3e>
 80059ce:	2302      	movs	r3, #2
 80059d0:	e07a      	b.n	8005ac8 <HAL_I2S_Transmit_DMA+0x134>
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2201      	movs	r2, #1
 80059d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2203      	movs	r2, #3
 80059de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	68ba      	ldr	r2, [r7, #8]
 80059ec:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	69db      	ldr	r3, [r3, #28]
 80059f4:	f003 0307 	and.w	r3, r3, #7
 80059f8:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	2b03      	cmp	r3, #3
 80059fe:	d002      	beq.n	8005a06 <HAL_I2S_Transmit_DMA+0x72>
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	2b05      	cmp	r3, #5
 8005a04:	d10a      	bne.n	8005a1c <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8005a06:	88fb      	ldrh	r3, [r7, #6]
 8005a08:	005b      	lsls	r3, r3, #1
 8005a0a:	b29a      	uxth	r2, r3
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8005a10:	88fb      	ldrh	r3, [r7, #6]
 8005a12:	005b      	lsls	r3, r3, #1
 8005a14:	b29a      	uxth	r2, r3
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005a1a:	e005      	b.n	8005a28 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	88fa      	ldrh	r2, [r7, #6]
 8005a20:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	88fa      	ldrh	r2, [r7, #6]
 8005a26:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a2c:	4a28      	ldr	r2, [pc, #160]	@ (8005ad0 <HAL_I2S_Transmit_DMA+0x13c>)
 8005a2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a34:	4a27      	ldr	r2, [pc, #156]	@ (8005ad4 <HAL_I2S_Transmit_DMA+0x140>)
 8005a36:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a3c:	4a26      	ldr	r2, [pc, #152]	@ (8005ad8 <HAL_I2S_Transmit_DMA+0x144>)
 8005a3e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005a48:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005a50:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a56:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005a58:	f7fc fc12 	bl	8002280 <HAL_DMA_Start_IT>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d00f      	beq.n	8005a82 <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a66:	f043 0208 	orr.w	r2, r3, #8
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2201      	movs	r2, #1
 8005a72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e022      	b.n	8005ac8 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2200      	movs	r2, #0
 8005a86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	f003 0302 	and.w	r3, r3, #2
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d107      	bne.n	8005aa8 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	685a      	ldr	r2, [r3, #4]
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f042 0202 	orr.w	r2, r2, #2
 8005aa6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	69db      	ldr	r3, [r3, #28]
 8005aae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d107      	bne.n	8005ac6 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	69da      	ldr	r2, [r3, #28]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005ac4:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8005ac6:	2300      	movs	r3, #0
}
 8005ac8:	4618      	mov	r0, r3
 8005aca:	3718      	adds	r7, #24
 8005acc:	46bd      	mov	sp, r7
 8005ace:	bd80      	pop	{r7, pc}
 8005ad0:	08005b5b 	.word	0x08005b5b
 8005ad4:	08005b19 	.word	0x08005b19
 8005ad8:	08005b77 	.word	0x08005b77

08005adc <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b083      	sub	sp, #12
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005ae4:	bf00      	nop
 8005ae6:	370c      	adds	r7, #12
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8005af8:	bf00      	nop
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b083      	sub	sp, #12
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005b0c:	bf00      	nop
 8005b0e:	370c      	adds	r7, #12
 8005b10:	46bd      	mov	sp, r7
 8005b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b16:	4770      	bx	lr

08005b18 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b084      	sub	sp, #16
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b24:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	69db      	ldr	r3, [r3, #28]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d10e      	bne.n	8005b4c <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	685a      	ldr	r2, [r3, #4]
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f022 0202 	bic.w	r2, r2, #2
 8005b3c:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2200      	movs	r2, #0
 8005b42:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8005b4c:	68f8      	ldr	r0, [r7, #12]
 8005b4e:	f7fb fa8d 	bl	800106c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005b52:	bf00      	nop
 8005b54:	3710      	adds	r7, #16
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}

08005b5a <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005b5a:	b580      	push	{r7, lr}
 8005b5c:	b084      	sub	sp, #16
 8005b5e:	af00      	add	r7, sp, #0
 8005b60:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b66:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8005b68:	68f8      	ldr	r0, [r7, #12]
 8005b6a:	f7ff ffb7 	bl	8005adc <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005b6e:	bf00      	nop
 8005b70:	3710      	adds	r7, #16
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}

08005b76 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8005b76:	b580      	push	{r7, lr}
 8005b78:	b084      	sub	sp, #16
 8005b7a:	af00      	add	r7, sp, #0
 8005b7c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b82:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	685a      	ldr	r2, [r3, #4]
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f022 0203 	bic.w	r2, r2, #3
 8005b92:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2200      	movs	r2, #0
 8005b98:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bac:	f043 0208 	orr.w	r2, r3, #8
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8005bb4:	68f8      	ldr	r0, [r7, #12]
 8005bb6:	f7ff ffa5 	bl	8005b04 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005bba:	bf00      	nop
 8005bbc:	3710      	adds	r7, #16
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}

08005bc2 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8005bc2:	b580      	push	{r7, lr}
 8005bc4:	b082      	sub	sp, #8
 8005bc6:	af00      	add	r7, sp, #0
 8005bc8:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bce:	881a      	ldrh	r2, [r3, #0]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bda:	1c9a      	adds	r2, r3, #2
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	3b01      	subs	r3, #1
 8005be8:	b29a      	uxth	r2, r3
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bf2:	b29b      	uxth	r3, r3
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d10e      	bne.n	8005c16 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	685a      	ldr	r2, [r3, #4]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005c06:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f7fb fa2b 	bl	800106c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005c16:	bf00      	nop
 8005c18:	3708      	adds	r7, #8
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}

08005c1e <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005c1e:	b580      	push	{r7, lr}
 8005c20:	b082      	sub	sp, #8
 8005c22:	af00      	add	r7, sp, #0
 8005c24:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	68da      	ldr	r2, [r3, #12]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c30:	b292      	uxth	r2, r2
 8005c32:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c38:	1c9a      	adds	r2, r3, #2
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	3b01      	subs	r3, #1
 8005c46:	b29a      	uxth	r2, r3
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d10e      	bne.n	8005c74 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	685a      	ldr	r2, [r3, #4]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005c64:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2201      	movs	r2, #1
 8005c6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f7ff ff3e 	bl	8005af0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005c74:	bf00      	nop
 8005c76:	3708      	adds	r7, #8
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}

08005c7c <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b086      	sub	sp, #24
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c92:	b2db      	uxtb	r3, r3
 8005c94:	2b04      	cmp	r3, #4
 8005c96:	d13a      	bne.n	8005d0e <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	f003 0301 	and.w	r3, r3, #1
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d109      	bne.n	8005cb6 <I2S_IRQHandler+0x3a>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cac:	2b40      	cmp	r3, #64	@ 0x40
 8005cae:	d102      	bne.n	8005cb6 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005cb0:	6878      	ldr	r0, [r7, #4]
 8005cb2:	f7ff ffb4 	bl	8005c1e <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cbc:	2b40      	cmp	r3, #64	@ 0x40
 8005cbe:	d126      	bne.n	8005d0e <I2S_IRQHandler+0x92>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	f003 0320 	and.w	r3, r3, #32
 8005cca:	2b20      	cmp	r3, #32
 8005ccc:	d11f      	bne.n	8005d0e <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	685a      	ldr	r2, [r3, #4]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005cdc:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005cde:	2300      	movs	r3, #0
 8005ce0:	613b      	str	r3, [r7, #16]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	613b      	str	r3, [r7, #16]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	689b      	ldr	r3, [r3, #8]
 8005cf0:	613b      	str	r3, [r7, #16]
 8005cf2:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d00:	f043 0202 	orr.w	r2, r3, #2
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005d08:	6878      	ldr	r0, [r7, #4]
 8005d0a:	f7ff fefb 	bl	8005b04 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d14:	b2db      	uxtb	r3, r3
 8005d16:	2b03      	cmp	r3, #3
 8005d18:	d136      	bne.n	8005d88 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	f003 0302 	and.w	r3, r3, #2
 8005d20:	2b02      	cmp	r3, #2
 8005d22:	d109      	bne.n	8005d38 <I2S_IRQHandler+0xbc>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d2e:	2b80      	cmp	r3, #128	@ 0x80
 8005d30:	d102      	bne.n	8005d38 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f7ff ff45 	bl	8005bc2 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	f003 0308 	and.w	r3, r3, #8
 8005d3e:	2b08      	cmp	r3, #8
 8005d40:	d122      	bne.n	8005d88 <I2S_IRQHandler+0x10c>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	f003 0320 	and.w	r3, r3, #32
 8005d4c:	2b20      	cmp	r3, #32
 8005d4e:	d11b      	bne.n	8005d88 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	685a      	ldr	r2, [r3, #4]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005d5e:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005d60:	2300      	movs	r3, #0
 8005d62:	60fb      	str	r3, [r7, #12]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	60fb      	str	r3, [r7, #12]
 8005d6c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2201      	movs	r2, #1
 8005d72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d7a:	f043 0204 	orr.w	r2, r3, #4
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f7ff febe 	bl	8005b04 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005d88:	bf00      	nop
 8005d8a:	3718      	adds	r7, #24
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b088      	sub	sp, #32
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a92      	ldr	r2, [pc, #584]	@ (8005ff0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d101      	bne.n	8005dae <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8005daa:	4b92      	ldr	r3, [pc, #584]	@ (8005ff4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005dac:	e001      	b.n	8005db2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8005dae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a8b      	ldr	r2, [pc, #556]	@ (8005ff0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d101      	bne.n	8005dcc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8005dc8:	4b8a      	ldr	r3, [pc, #552]	@ (8005ff4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005dca:	e001      	b.n	8005dd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8005dcc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ddc:	d004      	beq.n	8005de8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	f040 8099 	bne.w	8005f1a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8005de8:	69fb      	ldr	r3, [r7, #28]
 8005dea:	f003 0302 	and.w	r3, r3, #2
 8005dee:	2b02      	cmp	r3, #2
 8005df0:	d107      	bne.n	8005e02 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d002      	beq.n	8005e02 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f000 f925 	bl	800604c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8005e02:	69bb      	ldr	r3, [r7, #24]
 8005e04:	f003 0301 	and.w	r3, r3, #1
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d107      	bne.n	8005e1c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d002      	beq.n	8005e1c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f000 f9c8 	bl	80061ac <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005e1c:	69bb      	ldr	r3, [r7, #24]
 8005e1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e22:	2b40      	cmp	r3, #64	@ 0x40
 8005e24:	d13a      	bne.n	8005e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	f003 0320 	and.w	r3, r3, #32
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d035      	beq.n	8005e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a6e      	ldr	r2, [pc, #440]	@ (8005ff0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d101      	bne.n	8005e3e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8005e3a:	4b6e      	ldr	r3, [pc, #440]	@ (8005ff4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005e3c:	e001      	b.n	8005e42 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005e3e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005e42:	685a      	ldr	r2, [r3, #4]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4969      	ldr	r1, [pc, #420]	@ (8005ff0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005e4a:	428b      	cmp	r3, r1
 8005e4c:	d101      	bne.n	8005e52 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8005e4e:	4b69      	ldr	r3, [pc, #420]	@ (8005ff4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005e50:	e001      	b.n	8005e56 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8005e52:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005e56:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005e5a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	685a      	ldr	r2, [r3, #4]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005e6a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	60fb      	str	r3, [r7, #12]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	68db      	ldr	r3, [r3, #12]
 8005e76:	60fb      	str	r3, [r7, #12]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	689b      	ldr	r3, [r3, #8]
 8005e7e:	60fb      	str	r3, [r7, #12]
 8005e80:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2201      	movs	r2, #1
 8005e86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e8e:	f043 0202 	orr.w	r2, r3, #2
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f7ff fe34 	bl	8005b04 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005e9c:	69fb      	ldr	r3, [r7, #28]
 8005e9e:	f003 0308 	and.w	r3, r3, #8
 8005ea2:	2b08      	cmp	r3, #8
 8005ea4:	f040 80c3 	bne.w	800602e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	f003 0320 	and.w	r3, r3, #32
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	f000 80bd 	beq.w	800602e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	685a      	ldr	r2, [r3, #4]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005ec2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a49      	ldr	r2, [pc, #292]	@ (8005ff0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d101      	bne.n	8005ed2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8005ece:	4b49      	ldr	r3, [pc, #292]	@ (8005ff4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005ed0:	e001      	b.n	8005ed6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8005ed2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005ed6:	685a      	ldr	r2, [r3, #4]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4944      	ldr	r1, [pc, #272]	@ (8005ff0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005ede:	428b      	cmp	r3, r1
 8005ee0:	d101      	bne.n	8005ee6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8005ee2:	4b44      	ldr	r3, [pc, #272]	@ (8005ff4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005ee4:	e001      	b.n	8005eea <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8005ee6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005eea:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005eee:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	60bb      	str	r3, [r7, #8]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	60bb      	str	r3, [r7, #8]
 8005efc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2201      	movs	r2, #1
 8005f02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f0a:	f043 0204 	orr.w	r2, r3, #4
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f7ff fdf6 	bl	8005b04 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005f18:	e089      	b.n	800602e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005f1a:	69bb      	ldr	r3, [r7, #24]
 8005f1c:	f003 0302 	and.w	r3, r3, #2
 8005f20:	2b02      	cmp	r3, #2
 8005f22:	d107      	bne.n	8005f34 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d002      	beq.n	8005f34 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f000 f8be 	bl	80060b0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005f34:	69fb      	ldr	r3, [r7, #28]
 8005f36:	f003 0301 	and.w	r3, r3, #1
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d107      	bne.n	8005f4e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d002      	beq.n	8005f4e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f000 f8fd 	bl	8006148 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005f4e:	69fb      	ldr	r3, [r7, #28]
 8005f50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f54:	2b40      	cmp	r3, #64	@ 0x40
 8005f56:	d12f      	bne.n	8005fb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	f003 0320 	and.w	r3, r3, #32
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d02a      	beq.n	8005fb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	685a      	ldr	r2, [r3, #4]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005f70:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a1e      	ldr	r2, [pc, #120]	@ (8005ff0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d101      	bne.n	8005f80 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8005f7c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ff4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005f7e:	e001      	b.n	8005f84 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005f80:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005f84:	685a      	ldr	r2, [r3, #4]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4919      	ldr	r1, [pc, #100]	@ (8005ff0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005f8c:	428b      	cmp	r3, r1
 8005f8e:	d101      	bne.n	8005f94 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005f90:	4b18      	ldr	r3, [pc, #96]	@ (8005ff4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005f92:	e001      	b.n	8005f98 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8005f94:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005f98:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005f9c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005faa:	f043 0202 	orr.w	r2, r3, #2
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f7ff fda6 	bl	8005b04 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005fb8:	69bb      	ldr	r3, [r7, #24]
 8005fba:	f003 0308 	and.w	r3, r3, #8
 8005fbe:	2b08      	cmp	r3, #8
 8005fc0:	d136      	bne.n	8006030 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	f003 0320 	and.w	r3, r3, #32
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d031      	beq.n	8006030 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a07      	ldr	r2, [pc, #28]	@ (8005ff0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d101      	bne.n	8005fda <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8005fd6:	4b07      	ldr	r3, [pc, #28]	@ (8005ff4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005fd8:	e001      	b.n	8005fde <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8005fda:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005fde:	685a      	ldr	r2, [r3, #4]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4902      	ldr	r1, [pc, #8]	@ (8005ff0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005fe6:	428b      	cmp	r3, r1
 8005fe8:	d106      	bne.n	8005ff8 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8005fea:	4b02      	ldr	r3, [pc, #8]	@ (8005ff4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005fec:	e006      	b.n	8005ffc <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8005fee:	bf00      	nop
 8005ff0:	40003800 	.word	0x40003800
 8005ff4:	40003400 	.word	0x40003400
 8005ff8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005ffc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006000:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	685a      	ldr	r2, [r3, #4]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006010:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2201      	movs	r2, #1
 8006016:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800601e:	f043 0204 	orr.w	r2, r3, #4
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f7ff fd6c 	bl	8005b04 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800602c:	e000      	b.n	8006030 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800602e:	bf00      	nop
}
 8006030:	bf00      	nop
 8006032:	3720      	adds	r7, #32
 8006034:	46bd      	mov	sp, r7
 8006036:	bd80      	pop	{r7, pc}

08006038 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006038:	b480      	push	{r7}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006040:	bf00      	nop
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr

0800604c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b082      	sub	sp, #8
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006058:	1c99      	adds	r1, r3, #2
 800605a:	687a      	ldr	r2, [r7, #4]
 800605c:	6251      	str	r1, [r2, #36]	@ 0x24
 800605e:	881a      	ldrh	r2, [r3, #0]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800606a:	b29b      	uxth	r3, r3
 800606c:	3b01      	subs	r3, #1
 800606e:	b29a      	uxth	r2, r3
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006078:	b29b      	uxth	r3, r3
 800607a:	2b00      	cmp	r3, #0
 800607c:	d113      	bne.n	80060a6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	685a      	ldr	r2, [r3, #4]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800608c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006092:	b29b      	uxth	r3, r3
 8006094:	2b00      	cmp	r3, #0
 8006096:	d106      	bne.n	80060a6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2201      	movs	r2, #1
 800609c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f7ff ffc9 	bl	8006038 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80060a6:	bf00      	nop
 80060a8:	3708      	adds	r7, #8
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
	...

080060b0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b082      	sub	sp, #8
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060bc:	1c99      	adds	r1, r3, #2
 80060be:	687a      	ldr	r2, [r7, #4]
 80060c0:	6251      	str	r1, [r2, #36]	@ 0x24
 80060c2:	8819      	ldrh	r1, [r3, #0]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a1d      	ldr	r2, [pc, #116]	@ (8006140 <I2SEx_TxISR_I2SExt+0x90>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d101      	bne.n	80060d2 <I2SEx_TxISR_I2SExt+0x22>
 80060ce:	4b1d      	ldr	r3, [pc, #116]	@ (8006144 <I2SEx_TxISR_I2SExt+0x94>)
 80060d0:	e001      	b.n	80060d6 <I2SEx_TxISR_I2SExt+0x26>
 80060d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80060d6:	460a      	mov	r2, r1
 80060d8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060de:	b29b      	uxth	r3, r3
 80060e0:	3b01      	subs	r3, #1
 80060e2:	b29a      	uxth	r2, r3
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060ec:	b29b      	uxth	r3, r3
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d121      	bne.n	8006136 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a12      	ldr	r2, [pc, #72]	@ (8006140 <I2SEx_TxISR_I2SExt+0x90>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d101      	bne.n	8006100 <I2SEx_TxISR_I2SExt+0x50>
 80060fc:	4b11      	ldr	r3, [pc, #68]	@ (8006144 <I2SEx_TxISR_I2SExt+0x94>)
 80060fe:	e001      	b.n	8006104 <I2SEx_TxISR_I2SExt+0x54>
 8006100:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006104:	685a      	ldr	r2, [r3, #4]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	490d      	ldr	r1, [pc, #52]	@ (8006140 <I2SEx_TxISR_I2SExt+0x90>)
 800610c:	428b      	cmp	r3, r1
 800610e:	d101      	bne.n	8006114 <I2SEx_TxISR_I2SExt+0x64>
 8006110:	4b0c      	ldr	r3, [pc, #48]	@ (8006144 <I2SEx_TxISR_I2SExt+0x94>)
 8006112:	e001      	b.n	8006118 <I2SEx_TxISR_I2SExt+0x68>
 8006114:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006118:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800611c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006122:	b29b      	uxth	r3, r3
 8006124:	2b00      	cmp	r3, #0
 8006126:	d106      	bne.n	8006136 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2201      	movs	r2, #1
 800612c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f7ff ff81 	bl	8006038 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006136:	bf00      	nop
 8006138:	3708      	adds	r7, #8
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}
 800613e:	bf00      	nop
 8006140:	40003800 	.word	0x40003800
 8006144:	40003400 	.word	0x40003400

08006148 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b082      	sub	sp, #8
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	68d8      	ldr	r0, [r3, #12]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800615a:	1c99      	adds	r1, r3, #2
 800615c:	687a      	ldr	r2, [r7, #4]
 800615e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8006160:	b282      	uxth	r2, r0
 8006162:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006168:	b29b      	uxth	r3, r3
 800616a:	3b01      	subs	r3, #1
 800616c:	b29a      	uxth	r2, r3
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006176:	b29b      	uxth	r3, r3
 8006178:	2b00      	cmp	r3, #0
 800617a:	d113      	bne.n	80061a4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	685a      	ldr	r2, [r3, #4]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800618a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006190:	b29b      	uxth	r3, r3
 8006192:	2b00      	cmp	r3, #0
 8006194:	d106      	bne.n	80061a4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2201      	movs	r2, #1
 800619a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f7ff ff4a 	bl	8006038 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80061a4:	bf00      	nop
 80061a6:	3708      	adds	r7, #8
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}

080061ac <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b082      	sub	sp, #8
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a20      	ldr	r2, [pc, #128]	@ (800623c <I2SEx_RxISR_I2SExt+0x90>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d101      	bne.n	80061c2 <I2SEx_RxISR_I2SExt+0x16>
 80061be:	4b20      	ldr	r3, [pc, #128]	@ (8006240 <I2SEx_RxISR_I2SExt+0x94>)
 80061c0:	e001      	b.n	80061c6 <I2SEx_RxISR_I2SExt+0x1a>
 80061c2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80061c6:	68d8      	ldr	r0, [r3, #12]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061cc:	1c99      	adds	r1, r3, #2
 80061ce:	687a      	ldr	r2, [r7, #4]
 80061d0:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80061d2:	b282      	uxth	r2, r0
 80061d4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80061da:	b29b      	uxth	r3, r3
 80061dc:	3b01      	subs	r3, #1
 80061de:	b29a      	uxth	r2, r3
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d121      	bne.n	8006232 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a12      	ldr	r2, [pc, #72]	@ (800623c <I2SEx_RxISR_I2SExt+0x90>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d101      	bne.n	80061fc <I2SEx_RxISR_I2SExt+0x50>
 80061f8:	4b11      	ldr	r3, [pc, #68]	@ (8006240 <I2SEx_RxISR_I2SExt+0x94>)
 80061fa:	e001      	b.n	8006200 <I2SEx_RxISR_I2SExt+0x54>
 80061fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006200:	685a      	ldr	r2, [r3, #4]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	490d      	ldr	r1, [pc, #52]	@ (800623c <I2SEx_RxISR_I2SExt+0x90>)
 8006208:	428b      	cmp	r3, r1
 800620a:	d101      	bne.n	8006210 <I2SEx_RxISR_I2SExt+0x64>
 800620c:	4b0c      	ldr	r3, [pc, #48]	@ (8006240 <I2SEx_RxISR_I2SExt+0x94>)
 800620e:	e001      	b.n	8006214 <I2SEx_RxISR_I2SExt+0x68>
 8006210:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006214:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006218:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800621e:	b29b      	uxth	r3, r3
 8006220:	2b00      	cmp	r3, #0
 8006222:	d106      	bne.n	8006232 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f7ff ff03 	bl	8006038 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006232:	bf00      	nop
 8006234:	3708      	adds	r7, #8
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}
 800623a:	bf00      	nop
 800623c:	40003800 	.word	0x40003800
 8006240:	40003400 	.word	0x40003400

08006244 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b086      	sub	sp, #24
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d101      	bne.n	8006256 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e267      	b.n	8006726 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f003 0301 	and.w	r3, r3, #1
 800625e:	2b00      	cmp	r3, #0
 8006260:	d075      	beq.n	800634e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006262:	4b88      	ldr	r3, [pc, #544]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	f003 030c 	and.w	r3, r3, #12
 800626a:	2b04      	cmp	r3, #4
 800626c:	d00c      	beq.n	8006288 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800626e:	4b85      	ldr	r3, [pc, #532]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006276:	2b08      	cmp	r3, #8
 8006278:	d112      	bne.n	80062a0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800627a:	4b82      	ldr	r3, [pc, #520]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006282:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006286:	d10b      	bne.n	80062a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006288:	4b7e      	ldr	r3, [pc, #504]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006290:	2b00      	cmp	r3, #0
 8006292:	d05b      	beq.n	800634c <HAL_RCC_OscConfig+0x108>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d157      	bne.n	800634c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800629c:	2301      	movs	r3, #1
 800629e:	e242      	b.n	8006726 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062a8:	d106      	bne.n	80062b8 <HAL_RCC_OscConfig+0x74>
 80062aa:	4b76      	ldr	r3, [pc, #472]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a75      	ldr	r2, [pc, #468]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 80062b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062b4:	6013      	str	r3, [r2, #0]
 80062b6:	e01d      	b.n	80062f4 <HAL_RCC_OscConfig+0xb0>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80062c0:	d10c      	bne.n	80062dc <HAL_RCC_OscConfig+0x98>
 80062c2:	4b70      	ldr	r3, [pc, #448]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a6f      	ldr	r2, [pc, #444]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 80062c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80062cc:	6013      	str	r3, [r2, #0]
 80062ce:	4b6d      	ldr	r3, [pc, #436]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a6c      	ldr	r2, [pc, #432]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 80062d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062d8:	6013      	str	r3, [r2, #0]
 80062da:	e00b      	b.n	80062f4 <HAL_RCC_OscConfig+0xb0>
 80062dc:	4b69      	ldr	r3, [pc, #420]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a68      	ldr	r2, [pc, #416]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 80062e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062e6:	6013      	str	r3, [r2, #0]
 80062e8:	4b66      	ldr	r3, [pc, #408]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a65      	ldr	r2, [pc, #404]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 80062ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80062f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d013      	beq.n	8006324 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062fc:	f7fb f9c8 	bl	8001690 <HAL_GetTick>
 8006300:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006302:	e008      	b.n	8006316 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006304:	f7fb f9c4 	bl	8001690 <HAL_GetTick>
 8006308:	4602      	mov	r2, r0
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	1ad3      	subs	r3, r2, r3
 800630e:	2b64      	cmp	r3, #100	@ 0x64
 8006310:	d901      	bls.n	8006316 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006312:	2303      	movs	r3, #3
 8006314:	e207      	b.n	8006726 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006316:	4b5b      	ldr	r3, [pc, #364]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800631e:	2b00      	cmp	r3, #0
 8006320:	d0f0      	beq.n	8006304 <HAL_RCC_OscConfig+0xc0>
 8006322:	e014      	b.n	800634e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006324:	f7fb f9b4 	bl	8001690 <HAL_GetTick>
 8006328:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800632a:	e008      	b.n	800633e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800632c:	f7fb f9b0 	bl	8001690 <HAL_GetTick>
 8006330:	4602      	mov	r2, r0
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	1ad3      	subs	r3, r2, r3
 8006336:	2b64      	cmp	r3, #100	@ 0x64
 8006338:	d901      	bls.n	800633e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800633a:	2303      	movs	r3, #3
 800633c:	e1f3      	b.n	8006726 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800633e:	4b51      	ldr	r3, [pc, #324]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006346:	2b00      	cmp	r3, #0
 8006348:	d1f0      	bne.n	800632c <HAL_RCC_OscConfig+0xe8>
 800634a:	e000      	b.n	800634e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800634c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f003 0302 	and.w	r3, r3, #2
 8006356:	2b00      	cmp	r3, #0
 8006358:	d063      	beq.n	8006422 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800635a:	4b4a      	ldr	r3, [pc, #296]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	f003 030c 	and.w	r3, r3, #12
 8006362:	2b00      	cmp	r3, #0
 8006364:	d00b      	beq.n	800637e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006366:	4b47      	ldr	r3, [pc, #284]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800636e:	2b08      	cmp	r3, #8
 8006370:	d11c      	bne.n	80063ac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006372:	4b44      	ldr	r3, [pc, #272]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800637a:	2b00      	cmp	r3, #0
 800637c:	d116      	bne.n	80063ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800637e:	4b41      	ldr	r3, [pc, #260]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f003 0302 	and.w	r3, r3, #2
 8006386:	2b00      	cmp	r3, #0
 8006388:	d005      	beq.n	8006396 <HAL_RCC_OscConfig+0x152>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	68db      	ldr	r3, [r3, #12]
 800638e:	2b01      	cmp	r3, #1
 8006390:	d001      	beq.n	8006396 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006392:	2301      	movs	r3, #1
 8006394:	e1c7      	b.n	8006726 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006396:	4b3b      	ldr	r3, [pc, #236]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	691b      	ldr	r3, [r3, #16]
 80063a2:	00db      	lsls	r3, r3, #3
 80063a4:	4937      	ldr	r1, [pc, #220]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 80063a6:	4313      	orrs	r3, r2
 80063a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063aa:	e03a      	b.n	8006422 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	68db      	ldr	r3, [r3, #12]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d020      	beq.n	80063f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80063b4:	4b34      	ldr	r3, [pc, #208]	@ (8006488 <HAL_RCC_OscConfig+0x244>)
 80063b6:	2201      	movs	r2, #1
 80063b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063ba:	f7fb f969 	bl	8001690 <HAL_GetTick>
 80063be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063c0:	e008      	b.n	80063d4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063c2:	f7fb f965 	bl	8001690 <HAL_GetTick>
 80063c6:	4602      	mov	r2, r0
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	1ad3      	subs	r3, r2, r3
 80063cc:	2b02      	cmp	r3, #2
 80063ce:	d901      	bls.n	80063d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80063d0:	2303      	movs	r3, #3
 80063d2:	e1a8      	b.n	8006726 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063d4:	4b2b      	ldr	r3, [pc, #172]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f003 0302 	and.w	r3, r3, #2
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d0f0      	beq.n	80063c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063e0:	4b28      	ldr	r3, [pc, #160]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	691b      	ldr	r3, [r3, #16]
 80063ec:	00db      	lsls	r3, r3, #3
 80063ee:	4925      	ldr	r1, [pc, #148]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 80063f0:	4313      	orrs	r3, r2
 80063f2:	600b      	str	r3, [r1, #0]
 80063f4:	e015      	b.n	8006422 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80063f6:	4b24      	ldr	r3, [pc, #144]	@ (8006488 <HAL_RCC_OscConfig+0x244>)
 80063f8:	2200      	movs	r2, #0
 80063fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063fc:	f7fb f948 	bl	8001690 <HAL_GetTick>
 8006400:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006402:	e008      	b.n	8006416 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006404:	f7fb f944 	bl	8001690 <HAL_GetTick>
 8006408:	4602      	mov	r2, r0
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	1ad3      	subs	r3, r2, r3
 800640e:	2b02      	cmp	r3, #2
 8006410:	d901      	bls.n	8006416 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006412:	2303      	movs	r3, #3
 8006414:	e187      	b.n	8006726 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006416:	4b1b      	ldr	r3, [pc, #108]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f003 0302 	and.w	r3, r3, #2
 800641e:	2b00      	cmp	r3, #0
 8006420:	d1f0      	bne.n	8006404 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f003 0308 	and.w	r3, r3, #8
 800642a:	2b00      	cmp	r3, #0
 800642c:	d036      	beq.n	800649c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	695b      	ldr	r3, [r3, #20]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d016      	beq.n	8006464 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006436:	4b15      	ldr	r3, [pc, #84]	@ (800648c <HAL_RCC_OscConfig+0x248>)
 8006438:	2201      	movs	r2, #1
 800643a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800643c:	f7fb f928 	bl	8001690 <HAL_GetTick>
 8006440:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006442:	e008      	b.n	8006456 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006444:	f7fb f924 	bl	8001690 <HAL_GetTick>
 8006448:	4602      	mov	r2, r0
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	2b02      	cmp	r3, #2
 8006450:	d901      	bls.n	8006456 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006452:	2303      	movs	r3, #3
 8006454:	e167      	b.n	8006726 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006456:	4b0b      	ldr	r3, [pc, #44]	@ (8006484 <HAL_RCC_OscConfig+0x240>)
 8006458:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800645a:	f003 0302 	and.w	r3, r3, #2
 800645e:	2b00      	cmp	r3, #0
 8006460:	d0f0      	beq.n	8006444 <HAL_RCC_OscConfig+0x200>
 8006462:	e01b      	b.n	800649c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006464:	4b09      	ldr	r3, [pc, #36]	@ (800648c <HAL_RCC_OscConfig+0x248>)
 8006466:	2200      	movs	r2, #0
 8006468:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800646a:	f7fb f911 	bl	8001690 <HAL_GetTick>
 800646e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006470:	e00e      	b.n	8006490 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006472:	f7fb f90d 	bl	8001690 <HAL_GetTick>
 8006476:	4602      	mov	r2, r0
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	1ad3      	subs	r3, r2, r3
 800647c:	2b02      	cmp	r3, #2
 800647e:	d907      	bls.n	8006490 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006480:	2303      	movs	r3, #3
 8006482:	e150      	b.n	8006726 <HAL_RCC_OscConfig+0x4e2>
 8006484:	40023800 	.word	0x40023800
 8006488:	42470000 	.word	0x42470000
 800648c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006490:	4b88      	ldr	r3, [pc, #544]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 8006492:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006494:	f003 0302 	and.w	r3, r3, #2
 8006498:	2b00      	cmp	r3, #0
 800649a:	d1ea      	bne.n	8006472 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f003 0304 	and.w	r3, r3, #4
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	f000 8097 	beq.w	80065d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80064aa:	2300      	movs	r3, #0
 80064ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064ae:	4b81      	ldr	r3, [pc, #516]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 80064b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d10f      	bne.n	80064da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80064ba:	2300      	movs	r3, #0
 80064bc:	60bb      	str	r3, [r7, #8]
 80064be:	4b7d      	ldr	r3, [pc, #500]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 80064c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064c2:	4a7c      	ldr	r2, [pc, #496]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 80064c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80064c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80064ca:	4b7a      	ldr	r3, [pc, #488]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 80064cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064d2:	60bb      	str	r3, [r7, #8]
 80064d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80064d6:	2301      	movs	r3, #1
 80064d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064da:	4b77      	ldr	r3, [pc, #476]	@ (80066b8 <HAL_RCC_OscConfig+0x474>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d118      	bne.n	8006518 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80064e6:	4b74      	ldr	r3, [pc, #464]	@ (80066b8 <HAL_RCC_OscConfig+0x474>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a73      	ldr	r2, [pc, #460]	@ (80066b8 <HAL_RCC_OscConfig+0x474>)
 80064ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80064f2:	f7fb f8cd 	bl	8001690 <HAL_GetTick>
 80064f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064f8:	e008      	b.n	800650c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064fa:	f7fb f8c9 	bl	8001690 <HAL_GetTick>
 80064fe:	4602      	mov	r2, r0
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	1ad3      	subs	r3, r2, r3
 8006504:	2b02      	cmp	r3, #2
 8006506:	d901      	bls.n	800650c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006508:	2303      	movs	r3, #3
 800650a:	e10c      	b.n	8006726 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800650c:	4b6a      	ldr	r3, [pc, #424]	@ (80066b8 <HAL_RCC_OscConfig+0x474>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006514:	2b00      	cmp	r3, #0
 8006516:	d0f0      	beq.n	80064fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	2b01      	cmp	r3, #1
 800651e:	d106      	bne.n	800652e <HAL_RCC_OscConfig+0x2ea>
 8006520:	4b64      	ldr	r3, [pc, #400]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 8006522:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006524:	4a63      	ldr	r2, [pc, #396]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 8006526:	f043 0301 	orr.w	r3, r3, #1
 800652a:	6713      	str	r3, [r2, #112]	@ 0x70
 800652c:	e01c      	b.n	8006568 <HAL_RCC_OscConfig+0x324>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	689b      	ldr	r3, [r3, #8]
 8006532:	2b05      	cmp	r3, #5
 8006534:	d10c      	bne.n	8006550 <HAL_RCC_OscConfig+0x30c>
 8006536:	4b5f      	ldr	r3, [pc, #380]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 8006538:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800653a:	4a5e      	ldr	r2, [pc, #376]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 800653c:	f043 0304 	orr.w	r3, r3, #4
 8006540:	6713      	str	r3, [r2, #112]	@ 0x70
 8006542:	4b5c      	ldr	r3, [pc, #368]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 8006544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006546:	4a5b      	ldr	r2, [pc, #364]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 8006548:	f043 0301 	orr.w	r3, r3, #1
 800654c:	6713      	str	r3, [r2, #112]	@ 0x70
 800654e:	e00b      	b.n	8006568 <HAL_RCC_OscConfig+0x324>
 8006550:	4b58      	ldr	r3, [pc, #352]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 8006552:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006554:	4a57      	ldr	r2, [pc, #348]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 8006556:	f023 0301 	bic.w	r3, r3, #1
 800655a:	6713      	str	r3, [r2, #112]	@ 0x70
 800655c:	4b55      	ldr	r3, [pc, #340]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 800655e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006560:	4a54      	ldr	r2, [pc, #336]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 8006562:	f023 0304 	bic.w	r3, r3, #4
 8006566:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d015      	beq.n	800659c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006570:	f7fb f88e 	bl	8001690 <HAL_GetTick>
 8006574:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006576:	e00a      	b.n	800658e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006578:	f7fb f88a 	bl	8001690 <HAL_GetTick>
 800657c:	4602      	mov	r2, r0
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	1ad3      	subs	r3, r2, r3
 8006582:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006586:	4293      	cmp	r3, r2
 8006588:	d901      	bls.n	800658e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800658a:	2303      	movs	r3, #3
 800658c:	e0cb      	b.n	8006726 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800658e:	4b49      	ldr	r3, [pc, #292]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 8006590:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006592:	f003 0302 	and.w	r3, r3, #2
 8006596:	2b00      	cmp	r3, #0
 8006598:	d0ee      	beq.n	8006578 <HAL_RCC_OscConfig+0x334>
 800659a:	e014      	b.n	80065c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800659c:	f7fb f878 	bl	8001690 <HAL_GetTick>
 80065a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065a2:	e00a      	b.n	80065ba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065a4:	f7fb f874 	bl	8001690 <HAL_GetTick>
 80065a8:	4602      	mov	r2, r0
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	1ad3      	subs	r3, r2, r3
 80065ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d901      	bls.n	80065ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80065b6:	2303      	movs	r3, #3
 80065b8:	e0b5      	b.n	8006726 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065ba:	4b3e      	ldr	r3, [pc, #248]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 80065bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065be:	f003 0302 	and.w	r3, r3, #2
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d1ee      	bne.n	80065a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80065c6:	7dfb      	ldrb	r3, [r7, #23]
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	d105      	bne.n	80065d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065cc:	4b39      	ldr	r3, [pc, #228]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 80065ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065d0:	4a38      	ldr	r2, [pc, #224]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 80065d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80065d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	699b      	ldr	r3, [r3, #24]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	f000 80a1 	beq.w	8006724 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80065e2:	4b34      	ldr	r3, [pc, #208]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	f003 030c 	and.w	r3, r3, #12
 80065ea:	2b08      	cmp	r3, #8
 80065ec:	d05c      	beq.n	80066a8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	699b      	ldr	r3, [r3, #24]
 80065f2:	2b02      	cmp	r3, #2
 80065f4:	d141      	bne.n	800667a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065f6:	4b31      	ldr	r3, [pc, #196]	@ (80066bc <HAL_RCC_OscConfig+0x478>)
 80065f8:	2200      	movs	r2, #0
 80065fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065fc:	f7fb f848 	bl	8001690 <HAL_GetTick>
 8006600:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006602:	e008      	b.n	8006616 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006604:	f7fb f844 	bl	8001690 <HAL_GetTick>
 8006608:	4602      	mov	r2, r0
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	1ad3      	subs	r3, r2, r3
 800660e:	2b02      	cmp	r3, #2
 8006610:	d901      	bls.n	8006616 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006612:	2303      	movs	r3, #3
 8006614:	e087      	b.n	8006726 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006616:	4b27      	ldr	r3, [pc, #156]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800661e:	2b00      	cmp	r3, #0
 8006620:	d1f0      	bne.n	8006604 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	69da      	ldr	r2, [r3, #28]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a1b      	ldr	r3, [r3, #32]
 800662a:	431a      	orrs	r2, r3
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006630:	019b      	lsls	r3, r3, #6
 8006632:	431a      	orrs	r2, r3
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006638:	085b      	lsrs	r3, r3, #1
 800663a:	3b01      	subs	r3, #1
 800663c:	041b      	lsls	r3, r3, #16
 800663e:	431a      	orrs	r2, r3
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006644:	061b      	lsls	r3, r3, #24
 8006646:	491b      	ldr	r1, [pc, #108]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 8006648:	4313      	orrs	r3, r2
 800664a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800664c:	4b1b      	ldr	r3, [pc, #108]	@ (80066bc <HAL_RCC_OscConfig+0x478>)
 800664e:	2201      	movs	r2, #1
 8006650:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006652:	f7fb f81d 	bl	8001690 <HAL_GetTick>
 8006656:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006658:	e008      	b.n	800666c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800665a:	f7fb f819 	bl	8001690 <HAL_GetTick>
 800665e:	4602      	mov	r2, r0
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	1ad3      	subs	r3, r2, r3
 8006664:	2b02      	cmp	r3, #2
 8006666:	d901      	bls.n	800666c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006668:	2303      	movs	r3, #3
 800666a:	e05c      	b.n	8006726 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800666c:	4b11      	ldr	r3, [pc, #68]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006674:	2b00      	cmp	r3, #0
 8006676:	d0f0      	beq.n	800665a <HAL_RCC_OscConfig+0x416>
 8006678:	e054      	b.n	8006724 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800667a:	4b10      	ldr	r3, [pc, #64]	@ (80066bc <HAL_RCC_OscConfig+0x478>)
 800667c:	2200      	movs	r2, #0
 800667e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006680:	f7fb f806 	bl	8001690 <HAL_GetTick>
 8006684:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006686:	e008      	b.n	800669a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006688:	f7fb f802 	bl	8001690 <HAL_GetTick>
 800668c:	4602      	mov	r2, r0
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	1ad3      	subs	r3, r2, r3
 8006692:	2b02      	cmp	r3, #2
 8006694:	d901      	bls.n	800669a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006696:	2303      	movs	r3, #3
 8006698:	e045      	b.n	8006726 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800669a:	4b06      	ldr	r3, [pc, #24]	@ (80066b4 <HAL_RCC_OscConfig+0x470>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d1f0      	bne.n	8006688 <HAL_RCC_OscConfig+0x444>
 80066a6:	e03d      	b.n	8006724 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	699b      	ldr	r3, [r3, #24]
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d107      	bne.n	80066c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80066b0:	2301      	movs	r3, #1
 80066b2:	e038      	b.n	8006726 <HAL_RCC_OscConfig+0x4e2>
 80066b4:	40023800 	.word	0x40023800
 80066b8:	40007000 	.word	0x40007000
 80066bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80066c0:	4b1b      	ldr	r3, [pc, #108]	@ (8006730 <HAL_RCC_OscConfig+0x4ec>)
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	699b      	ldr	r3, [r3, #24]
 80066ca:	2b01      	cmp	r3, #1
 80066cc:	d028      	beq.n	8006720 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80066d8:	429a      	cmp	r2, r3
 80066da:	d121      	bne.n	8006720 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066e6:	429a      	cmp	r2, r3
 80066e8:	d11a      	bne.n	8006720 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80066ea:	68fa      	ldr	r2, [r7, #12]
 80066ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80066f0:	4013      	ands	r3, r2
 80066f2:	687a      	ldr	r2, [r7, #4]
 80066f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80066f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d111      	bne.n	8006720 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006706:	085b      	lsrs	r3, r3, #1
 8006708:	3b01      	subs	r3, #1
 800670a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800670c:	429a      	cmp	r2, r3
 800670e:	d107      	bne.n	8006720 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800671a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800671c:	429a      	cmp	r2, r3
 800671e:	d001      	beq.n	8006724 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006720:	2301      	movs	r3, #1
 8006722:	e000      	b.n	8006726 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006724:	2300      	movs	r3, #0
}
 8006726:	4618      	mov	r0, r3
 8006728:	3718      	adds	r7, #24
 800672a:	46bd      	mov	sp, r7
 800672c:	bd80      	pop	{r7, pc}
 800672e:	bf00      	nop
 8006730:	40023800 	.word	0x40023800

08006734 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b084      	sub	sp, #16
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d101      	bne.n	8006748 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	e0cc      	b.n	80068e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006748:	4b68      	ldr	r3, [pc, #416]	@ (80068ec <HAL_RCC_ClockConfig+0x1b8>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f003 0307 	and.w	r3, r3, #7
 8006750:	683a      	ldr	r2, [r7, #0]
 8006752:	429a      	cmp	r2, r3
 8006754:	d90c      	bls.n	8006770 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006756:	4b65      	ldr	r3, [pc, #404]	@ (80068ec <HAL_RCC_ClockConfig+0x1b8>)
 8006758:	683a      	ldr	r2, [r7, #0]
 800675a:	b2d2      	uxtb	r2, r2
 800675c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800675e:	4b63      	ldr	r3, [pc, #396]	@ (80068ec <HAL_RCC_ClockConfig+0x1b8>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 0307 	and.w	r3, r3, #7
 8006766:	683a      	ldr	r2, [r7, #0]
 8006768:	429a      	cmp	r2, r3
 800676a:	d001      	beq.n	8006770 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	e0b8      	b.n	80068e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f003 0302 	and.w	r3, r3, #2
 8006778:	2b00      	cmp	r3, #0
 800677a:	d020      	beq.n	80067be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f003 0304 	and.w	r3, r3, #4
 8006784:	2b00      	cmp	r3, #0
 8006786:	d005      	beq.n	8006794 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006788:	4b59      	ldr	r3, [pc, #356]	@ (80068f0 <HAL_RCC_ClockConfig+0x1bc>)
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	4a58      	ldr	r2, [pc, #352]	@ (80068f0 <HAL_RCC_ClockConfig+0x1bc>)
 800678e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006792:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f003 0308 	and.w	r3, r3, #8
 800679c:	2b00      	cmp	r3, #0
 800679e:	d005      	beq.n	80067ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80067a0:	4b53      	ldr	r3, [pc, #332]	@ (80068f0 <HAL_RCC_ClockConfig+0x1bc>)
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	4a52      	ldr	r2, [pc, #328]	@ (80068f0 <HAL_RCC_ClockConfig+0x1bc>)
 80067a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80067aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067ac:	4b50      	ldr	r3, [pc, #320]	@ (80068f0 <HAL_RCC_ClockConfig+0x1bc>)
 80067ae:	689b      	ldr	r3, [r3, #8]
 80067b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	494d      	ldr	r1, [pc, #308]	@ (80068f0 <HAL_RCC_ClockConfig+0x1bc>)
 80067ba:	4313      	orrs	r3, r2
 80067bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f003 0301 	and.w	r3, r3, #1
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d044      	beq.n	8006854 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	2b01      	cmp	r3, #1
 80067d0:	d107      	bne.n	80067e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067d2:	4b47      	ldr	r3, [pc, #284]	@ (80068f0 <HAL_RCC_ClockConfig+0x1bc>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d119      	bne.n	8006812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	e07f      	b.n	80068e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	685b      	ldr	r3, [r3, #4]
 80067e6:	2b02      	cmp	r3, #2
 80067e8:	d003      	beq.n	80067f2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80067ee:	2b03      	cmp	r3, #3
 80067f0:	d107      	bne.n	8006802 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067f2:	4b3f      	ldr	r3, [pc, #252]	@ (80068f0 <HAL_RCC_ClockConfig+0x1bc>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d109      	bne.n	8006812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067fe:	2301      	movs	r3, #1
 8006800:	e06f      	b.n	80068e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006802:	4b3b      	ldr	r3, [pc, #236]	@ (80068f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f003 0302 	and.w	r3, r3, #2
 800680a:	2b00      	cmp	r3, #0
 800680c:	d101      	bne.n	8006812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800680e:	2301      	movs	r3, #1
 8006810:	e067      	b.n	80068e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006812:	4b37      	ldr	r3, [pc, #220]	@ (80068f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006814:	689b      	ldr	r3, [r3, #8]
 8006816:	f023 0203 	bic.w	r2, r3, #3
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	4934      	ldr	r1, [pc, #208]	@ (80068f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006820:	4313      	orrs	r3, r2
 8006822:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006824:	f7fa ff34 	bl	8001690 <HAL_GetTick>
 8006828:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800682a:	e00a      	b.n	8006842 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800682c:	f7fa ff30 	bl	8001690 <HAL_GetTick>
 8006830:	4602      	mov	r2, r0
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	1ad3      	subs	r3, r2, r3
 8006836:	f241 3288 	movw	r2, #5000	@ 0x1388
 800683a:	4293      	cmp	r3, r2
 800683c:	d901      	bls.n	8006842 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800683e:	2303      	movs	r3, #3
 8006840:	e04f      	b.n	80068e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006842:	4b2b      	ldr	r3, [pc, #172]	@ (80068f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	f003 020c 	and.w	r2, r3, #12
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	009b      	lsls	r3, r3, #2
 8006850:	429a      	cmp	r2, r3
 8006852:	d1eb      	bne.n	800682c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006854:	4b25      	ldr	r3, [pc, #148]	@ (80068ec <HAL_RCC_ClockConfig+0x1b8>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f003 0307 	and.w	r3, r3, #7
 800685c:	683a      	ldr	r2, [r7, #0]
 800685e:	429a      	cmp	r2, r3
 8006860:	d20c      	bcs.n	800687c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006862:	4b22      	ldr	r3, [pc, #136]	@ (80068ec <HAL_RCC_ClockConfig+0x1b8>)
 8006864:	683a      	ldr	r2, [r7, #0]
 8006866:	b2d2      	uxtb	r2, r2
 8006868:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800686a:	4b20      	ldr	r3, [pc, #128]	@ (80068ec <HAL_RCC_ClockConfig+0x1b8>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f003 0307 	and.w	r3, r3, #7
 8006872:	683a      	ldr	r2, [r7, #0]
 8006874:	429a      	cmp	r2, r3
 8006876:	d001      	beq.n	800687c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006878:	2301      	movs	r3, #1
 800687a:	e032      	b.n	80068e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f003 0304 	and.w	r3, r3, #4
 8006884:	2b00      	cmp	r3, #0
 8006886:	d008      	beq.n	800689a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006888:	4b19      	ldr	r3, [pc, #100]	@ (80068f0 <HAL_RCC_ClockConfig+0x1bc>)
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	68db      	ldr	r3, [r3, #12]
 8006894:	4916      	ldr	r1, [pc, #88]	@ (80068f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006896:	4313      	orrs	r3, r2
 8006898:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f003 0308 	and.w	r3, r3, #8
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d009      	beq.n	80068ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80068a6:	4b12      	ldr	r3, [pc, #72]	@ (80068f0 <HAL_RCC_ClockConfig+0x1bc>)
 80068a8:	689b      	ldr	r3, [r3, #8]
 80068aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	691b      	ldr	r3, [r3, #16]
 80068b2:	00db      	lsls	r3, r3, #3
 80068b4:	490e      	ldr	r1, [pc, #56]	@ (80068f0 <HAL_RCC_ClockConfig+0x1bc>)
 80068b6:	4313      	orrs	r3, r2
 80068b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80068ba:	f000 f821 	bl	8006900 <HAL_RCC_GetSysClockFreq>
 80068be:	4602      	mov	r2, r0
 80068c0:	4b0b      	ldr	r3, [pc, #44]	@ (80068f0 <HAL_RCC_ClockConfig+0x1bc>)
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	091b      	lsrs	r3, r3, #4
 80068c6:	f003 030f 	and.w	r3, r3, #15
 80068ca:	490a      	ldr	r1, [pc, #40]	@ (80068f4 <HAL_RCC_ClockConfig+0x1c0>)
 80068cc:	5ccb      	ldrb	r3, [r1, r3]
 80068ce:	fa22 f303 	lsr.w	r3, r2, r3
 80068d2:	4a09      	ldr	r2, [pc, #36]	@ (80068f8 <HAL_RCC_ClockConfig+0x1c4>)
 80068d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80068d6:	4b09      	ldr	r3, [pc, #36]	@ (80068fc <HAL_RCC_ClockConfig+0x1c8>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4618      	mov	r0, r3
 80068dc:	f7fa fe94 	bl	8001608 <HAL_InitTick>

  return HAL_OK;
 80068e0:	2300      	movs	r3, #0
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3710      	adds	r7, #16
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}
 80068ea:	bf00      	nop
 80068ec:	40023c00 	.word	0x40023c00
 80068f0:	40023800 	.word	0x40023800
 80068f4:	0800bf94 	.word	0x0800bf94
 80068f8:	20000804 	.word	0x20000804
 80068fc:	20000808 	.word	0x20000808

08006900 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006900:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006904:	b094      	sub	sp, #80	@ 0x50
 8006906:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006908:	2300      	movs	r3, #0
 800690a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800690c:	2300      	movs	r3, #0
 800690e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006910:	2300      	movs	r3, #0
 8006912:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006914:	2300      	movs	r3, #0
 8006916:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006918:	4b79      	ldr	r3, [pc, #484]	@ (8006b00 <HAL_RCC_GetSysClockFreq+0x200>)
 800691a:	689b      	ldr	r3, [r3, #8]
 800691c:	f003 030c 	and.w	r3, r3, #12
 8006920:	2b08      	cmp	r3, #8
 8006922:	d00d      	beq.n	8006940 <HAL_RCC_GetSysClockFreq+0x40>
 8006924:	2b08      	cmp	r3, #8
 8006926:	f200 80e1 	bhi.w	8006aec <HAL_RCC_GetSysClockFreq+0x1ec>
 800692a:	2b00      	cmp	r3, #0
 800692c:	d002      	beq.n	8006934 <HAL_RCC_GetSysClockFreq+0x34>
 800692e:	2b04      	cmp	r3, #4
 8006930:	d003      	beq.n	800693a <HAL_RCC_GetSysClockFreq+0x3a>
 8006932:	e0db      	b.n	8006aec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006934:	4b73      	ldr	r3, [pc, #460]	@ (8006b04 <HAL_RCC_GetSysClockFreq+0x204>)
 8006936:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006938:	e0db      	b.n	8006af2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800693a:	4b73      	ldr	r3, [pc, #460]	@ (8006b08 <HAL_RCC_GetSysClockFreq+0x208>)
 800693c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800693e:	e0d8      	b.n	8006af2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006940:	4b6f      	ldr	r3, [pc, #444]	@ (8006b00 <HAL_RCC_GetSysClockFreq+0x200>)
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006948:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800694a:	4b6d      	ldr	r3, [pc, #436]	@ (8006b00 <HAL_RCC_GetSysClockFreq+0x200>)
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006952:	2b00      	cmp	r3, #0
 8006954:	d063      	beq.n	8006a1e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006956:	4b6a      	ldr	r3, [pc, #424]	@ (8006b00 <HAL_RCC_GetSysClockFreq+0x200>)
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	099b      	lsrs	r3, r3, #6
 800695c:	2200      	movs	r2, #0
 800695e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006960:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006964:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006968:	633b      	str	r3, [r7, #48]	@ 0x30
 800696a:	2300      	movs	r3, #0
 800696c:	637b      	str	r3, [r7, #52]	@ 0x34
 800696e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006972:	4622      	mov	r2, r4
 8006974:	462b      	mov	r3, r5
 8006976:	f04f 0000 	mov.w	r0, #0
 800697a:	f04f 0100 	mov.w	r1, #0
 800697e:	0159      	lsls	r1, r3, #5
 8006980:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006984:	0150      	lsls	r0, r2, #5
 8006986:	4602      	mov	r2, r0
 8006988:	460b      	mov	r3, r1
 800698a:	4621      	mov	r1, r4
 800698c:	1a51      	subs	r1, r2, r1
 800698e:	6139      	str	r1, [r7, #16]
 8006990:	4629      	mov	r1, r5
 8006992:	eb63 0301 	sbc.w	r3, r3, r1
 8006996:	617b      	str	r3, [r7, #20]
 8006998:	f04f 0200 	mov.w	r2, #0
 800699c:	f04f 0300 	mov.w	r3, #0
 80069a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80069a4:	4659      	mov	r1, fp
 80069a6:	018b      	lsls	r3, r1, #6
 80069a8:	4651      	mov	r1, sl
 80069aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80069ae:	4651      	mov	r1, sl
 80069b0:	018a      	lsls	r2, r1, #6
 80069b2:	4651      	mov	r1, sl
 80069b4:	ebb2 0801 	subs.w	r8, r2, r1
 80069b8:	4659      	mov	r1, fp
 80069ba:	eb63 0901 	sbc.w	r9, r3, r1
 80069be:	f04f 0200 	mov.w	r2, #0
 80069c2:	f04f 0300 	mov.w	r3, #0
 80069c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80069ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80069ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80069d2:	4690      	mov	r8, r2
 80069d4:	4699      	mov	r9, r3
 80069d6:	4623      	mov	r3, r4
 80069d8:	eb18 0303 	adds.w	r3, r8, r3
 80069dc:	60bb      	str	r3, [r7, #8]
 80069de:	462b      	mov	r3, r5
 80069e0:	eb49 0303 	adc.w	r3, r9, r3
 80069e4:	60fb      	str	r3, [r7, #12]
 80069e6:	f04f 0200 	mov.w	r2, #0
 80069ea:	f04f 0300 	mov.w	r3, #0
 80069ee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80069f2:	4629      	mov	r1, r5
 80069f4:	024b      	lsls	r3, r1, #9
 80069f6:	4621      	mov	r1, r4
 80069f8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80069fc:	4621      	mov	r1, r4
 80069fe:	024a      	lsls	r2, r1, #9
 8006a00:	4610      	mov	r0, r2
 8006a02:	4619      	mov	r1, r3
 8006a04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a06:	2200      	movs	r2, #0
 8006a08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006a10:	f7f9 fbda 	bl	80001c8 <__aeabi_uldivmod>
 8006a14:	4602      	mov	r2, r0
 8006a16:	460b      	mov	r3, r1
 8006a18:	4613      	mov	r3, r2
 8006a1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a1c:	e058      	b.n	8006ad0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a1e:	4b38      	ldr	r3, [pc, #224]	@ (8006b00 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	099b      	lsrs	r3, r3, #6
 8006a24:	2200      	movs	r2, #0
 8006a26:	4618      	mov	r0, r3
 8006a28:	4611      	mov	r1, r2
 8006a2a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006a2e:	623b      	str	r3, [r7, #32]
 8006a30:	2300      	movs	r3, #0
 8006a32:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a34:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006a38:	4642      	mov	r2, r8
 8006a3a:	464b      	mov	r3, r9
 8006a3c:	f04f 0000 	mov.w	r0, #0
 8006a40:	f04f 0100 	mov.w	r1, #0
 8006a44:	0159      	lsls	r1, r3, #5
 8006a46:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006a4a:	0150      	lsls	r0, r2, #5
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	460b      	mov	r3, r1
 8006a50:	4641      	mov	r1, r8
 8006a52:	ebb2 0a01 	subs.w	sl, r2, r1
 8006a56:	4649      	mov	r1, r9
 8006a58:	eb63 0b01 	sbc.w	fp, r3, r1
 8006a5c:	f04f 0200 	mov.w	r2, #0
 8006a60:	f04f 0300 	mov.w	r3, #0
 8006a64:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006a68:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006a6c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006a70:	ebb2 040a 	subs.w	r4, r2, sl
 8006a74:	eb63 050b 	sbc.w	r5, r3, fp
 8006a78:	f04f 0200 	mov.w	r2, #0
 8006a7c:	f04f 0300 	mov.w	r3, #0
 8006a80:	00eb      	lsls	r3, r5, #3
 8006a82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a86:	00e2      	lsls	r2, r4, #3
 8006a88:	4614      	mov	r4, r2
 8006a8a:	461d      	mov	r5, r3
 8006a8c:	4643      	mov	r3, r8
 8006a8e:	18e3      	adds	r3, r4, r3
 8006a90:	603b      	str	r3, [r7, #0]
 8006a92:	464b      	mov	r3, r9
 8006a94:	eb45 0303 	adc.w	r3, r5, r3
 8006a98:	607b      	str	r3, [r7, #4]
 8006a9a:	f04f 0200 	mov.w	r2, #0
 8006a9e:	f04f 0300 	mov.w	r3, #0
 8006aa2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006aa6:	4629      	mov	r1, r5
 8006aa8:	028b      	lsls	r3, r1, #10
 8006aaa:	4621      	mov	r1, r4
 8006aac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ab0:	4621      	mov	r1, r4
 8006ab2:	028a      	lsls	r2, r1, #10
 8006ab4:	4610      	mov	r0, r2
 8006ab6:	4619      	mov	r1, r3
 8006ab8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006aba:	2200      	movs	r2, #0
 8006abc:	61bb      	str	r3, [r7, #24]
 8006abe:	61fa      	str	r2, [r7, #28]
 8006ac0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ac4:	f7f9 fb80 	bl	80001c8 <__aeabi_uldivmod>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	460b      	mov	r3, r1
 8006acc:	4613      	mov	r3, r2
 8006ace:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006ad0:	4b0b      	ldr	r3, [pc, #44]	@ (8006b00 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	0c1b      	lsrs	r3, r3, #16
 8006ad6:	f003 0303 	and.w	r3, r3, #3
 8006ada:	3301      	adds	r3, #1
 8006adc:	005b      	lsls	r3, r3, #1
 8006ade:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006ae0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ae2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ae4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ae8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006aea:	e002      	b.n	8006af2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006aec:	4b05      	ldr	r3, [pc, #20]	@ (8006b04 <HAL_RCC_GetSysClockFreq+0x204>)
 8006aee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006af0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006af2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3750      	adds	r7, #80	@ 0x50
 8006af8:	46bd      	mov	sp, r7
 8006afa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006afe:	bf00      	nop
 8006b00:	40023800 	.word	0x40023800
 8006b04:	00f42400 	.word	0x00f42400
 8006b08:	007a1200 	.word	0x007a1200

08006b0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006b10:	4b03      	ldr	r3, [pc, #12]	@ (8006b20 <HAL_RCC_GetHCLKFreq+0x14>)
 8006b12:	681b      	ldr	r3, [r3, #0]
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	46bd      	mov	sp, r7
 8006b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1c:	4770      	bx	lr
 8006b1e:	bf00      	nop
 8006b20:	20000804 	.word	0x20000804

08006b24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006b28:	f7ff fff0 	bl	8006b0c <HAL_RCC_GetHCLKFreq>
 8006b2c:	4602      	mov	r2, r0
 8006b2e:	4b05      	ldr	r3, [pc, #20]	@ (8006b44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	0a9b      	lsrs	r3, r3, #10
 8006b34:	f003 0307 	and.w	r3, r3, #7
 8006b38:	4903      	ldr	r1, [pc, #12]	@ (8006b48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006b3a:	5ccb      	ldrb	r3, [r1, r3]
 8006b3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b40:	4618      	mov	r0, r3
 8006b42:	bd80      	pop	{r7, pc}
 8006b44:	40023800 	.word	0x40023800
 8006b48:	0800bfa4 	.word	0x0800bfa4

08006b4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006b50:	f7ff ffdc 	bl	8006b0c <HAL_RCC_GetHCLKFreq>
 8006b54:	4602      	mov	r2, r0
 8006b56:	4b05      	ldr	r3, [pc, #20]	@ (8006b6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006b58:	689b      	ldr	r3, [r3, #8]
 8006b5a:	0b5b      	lsrs	r3, r3, #13
 8006b5c:	f003 0307 	and.w	r3, r3, #7
 8006b60:	4903      	ldr	r1, [pc, #12]	@ (8006b70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006b62:	5ccb      	ldrb	r3, [r1, r3]
 8006b64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	bd80      	pop	{r7, pc}
 8006b6c:	40023800 	.word	0x40023800
 8006b70:	0800bfa4 	.word	0x0800bfa4

08006b74 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b086      	sub	sp, #24
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006b80:	2300      	movs	r3, #0
 8006b82:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f003 0301 	and.w	r3, r3, #1
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d105      	bne.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d035      	beq.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006b9c:	4b62      	ldr	r3, [pc, #392]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006ba2:	f7fa fd75 	bl	8001690 <HAL_GetTick>
 8006ba6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006ba8:	e008      	b.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006baa:	f7fa fd71 	bl	8001690 <HAL_GetTick>
 8006bae:	4602      	mov	r2, r0
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	1ad3      	subs	r3, r2, r3
 8006bb4:	2b02      	cmp	r3, #2
 8006bb6:	d901      	bls.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006bb8:	2303      	movs	r3, #3
 8006bba:	e0b0      	b.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006bbc:	4b5b      	ldr	r3, [pc, #364]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d1f0      	bne.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	019a      	lsls	r2, r3, #6
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	689b      	ldr	r3, [r3, #8]
 8006bd2:	071b      	lsls	r3, r3, #28
 8006bd4:	4955      	ldr	r1, [pc, #340]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006bdc:	4b52      	ldr	r3, [pc, #328]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006bde:	2201      	movs	r2, #1
 8006be0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006be2:	f7fa fd55 	bl	8001690 <HAL_GetTick>
 8006be6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006be8:	e008      	b.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006bea:	f7fa fd51 	bl	8001690 <HAL_GetTick>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	1ad3      	subs	r3, r2, r3
 8006bf4:	2b02      	cmp	r3, #2
 8006bf6:	d901      	bls.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006bf8:	2303      	movs	r3, #3
 8006bfa:	e090      	b.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006bfc:	4b4b      	ldr	r3, [pc, #300]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d0f0      	beq.n	8006bea <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 0302 	and.w	r3, r3, #2
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	f000 8083 	beq.w	8006d1c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006c16:	2300      	movs	r3, #0
 8006c18:	60fb      	str	r3, [r7, #12]
 8006c1a:	4b44      	ldr	r3, [pc, #272]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c1e:	4a43      	ldr	r2, [pc, #268]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c24:	6413      	str	r3, [r2, #64]	@ 0x40
 8006c26:	4b41      	ldr	r3, [pc, #260]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c2e:	60fb      	str	r3, [r7, #12]
 8006c30:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006c32:	4b3f      	ldr	r3, [pc, #252]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	4a3e      	ldr	r2, [pc, #248]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006c38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c3c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006c3e:	f7fa fd27 	bl	8001690 <HAL_GetTick>
 8006c42:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006c44:	e008      	b.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c46:	f7fa fd23 	bl	8001690 <HAL_GetTick>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	1ad3      	subs	r3, r2, r3
 8006c50:	2b02      	cmp	r3, #2
 8006c52:	d901      	bls.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006c54:	2303      	movs	r3, #3
 8006c56:	e062      	b.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006c58:	4b35      	ldr	r3, [pc, #212]	@ (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d0f0      	beq.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006c64:	4b31      	ldr	r3, [pc, #196]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c68:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c6c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d02f      	beq.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	68db      	ldr	r3, [r3, #12]
 8006c78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c7c:	693a      	ldr	r2, [r7, #16]
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	d028      	beq.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006c82:	4b2a      	ldr	r3, [pc, #168]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c8a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006c8c:	4b29      	ldr	r3, [pc, #164]	@ (8006d34 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006c8e:	2201      	movs	r2, #1
 8006c90:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006c92:	4b28      	ldr	r3, [pc, #160]	@ (8006d34 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006c94:	2200      	movs	r2, #0
 8006c96:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006c98:	4a24      	ldr	r2, [pc, #144]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006c9a:	693b      	ldr	r3, [r7, #16]
 8006c9c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006c9e:	4b23      	ldr	r3, [pc, #140]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ca0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ca2:	f003 0301 	and.w	r3, r3, #1
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d114      	bne.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006caa:	f7fa fcf1 	bl	8001690 <HAL_GetTick>
 8006cae:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cb0:	e00a      	b.n	8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cb2:	f7fa fced 	bl	8001690 <HAL_GetTick>
 8006cb6:	4602      	mov	r2, r0
 8006cb8:	697b      	ldr	r3, [r7, #20]
 8006cba:	1ad3      	subs	r3, r2, r3
 8006cbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d901      	bls.n	8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006cc4:	2303      	movs	r3, #3
 8006cc6:	e02a      	b.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cc8:	4b18      	ldr	r3, [pc, #96]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ccc:	f003 0302 	and.w	r3, r3, #2
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d0ee      	beq.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	68db      	ldr	r3, [r3, #12]
 8006cd8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006cdc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ce0:	d10d      	bne.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006ce2:	4b12      	ldr	r3, [pc, #72]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ce4:	689b      	ldr	r3, [r3, #8]
 8006ce6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	68db      	ldr	r3, [r3, #12]
 8006cee:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006cf2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cf6:	490d      	ldr	r1, [pc, #52]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	608b      	str	r3, [r1, #8]
 8006cfc:	e005      	b.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	4a0a      	ldr	r2, [pc, #40]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d04:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006d08:	6093      	str	r3, [r2, #8]
 8006d0a:	4b08      	ldr	r3, [pc, #32]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d0c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	68db      	ldr	r3, [r3, #12]
 8006d12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d16:	4905      	ldr	r1, [pc, #20]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006d1c:	2300      	movs	r3, #0
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3718      	adds	r7, #24
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bd80      	pop	{r7, pc}
 8006d26:	bf00      	nop
 8006d28:	42470068 	.word	0x42470068
 8006d2c:	40023800 	.word	0x40023800
 8006d30:	40007000 	.word	0x40007000
 8006d34:	42470e40 	.word	0x42470e40

08006d38 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b087      	sub	sp, #28
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006d40:	2300      	movs	r3, #0
 8006d42:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006d44:	2300      	movs	r3, #0
 8006d46:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006d48:	2300      	movs	r3, #0
 8006d4a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	d13f      	bne.n	8006dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006d56:	4b24      	ldr	r3, [pc, #144]	@ (8006de8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d5e:	60fb      	str	r3, [r7, #12]
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d006      	beq.n	8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006d6c:	d12f      	bne.n	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006d6e:	4b1f      	ldr	r3, [pc, #124]	@ (8006dec <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006d70:	617b      	str	r3, [r7, #20]
          break;
 8006d72:	e02f      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006d74:	4b1c      	ldr	r3, [pc, #112]	@ (8006de8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d7c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d80:	d108      	bne.n	8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006d82:	4b19      	ldr	r3, [pc, #100]	@ (8006de8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d8a:	4a19      	ldr	r2, [pc, #100]	@ (8006df0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d90:	613b      	str	r3, [r7, #16]
 8006d92:	e007      	b.n	8006da4 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006d94:	4b14      	ldr	r3, [pc, #80]	@ (8006de8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d9c:	4a15      	ldr	r2, [pc, #84]	@ (8006df4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8006d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006da2:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006da4:	4b10      	ldr	r3, [pc, #64]	@ (8006de8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006da6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006daa:	099b      	lsrs	r3, r3, #6
 8006dac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006db0:	693b      	ldr	r3, [r7, #16]
 8006db2:	fb02 f303 	mul.w	r3, r2, r3
 8006db6:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006db8:	4b0b      	ldr	r3, [pc, #44]	@ (8006de8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006dba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006dbe:	0f1b      	lsrs	r3, r3, #28
 8006dc0:	f003 0307 	and.w	r3, r3, #7
 8006dc4:	68ba      	ldr	r2, [r7, #8]
 8006dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dca:	617b      	str	r3, [r7, #20]
          break;
 8006dcc:	e002      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	617b      	str	r3, [r7, #20]
          break;
 8006dd2:	bf00      	nop
        }
      }
      break;
 8006dd4:	e000      	b.n	8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8006dd6:	bf00      	nop
    }
  }
  return frequency;
 8006dd8:	697b      	ldr	r3, [r7, #20]
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	371c      	adds	r7, #28
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr
 8006de6:	bf00      	nop
 8006de8:	40023800 	.word	0x40023800
 8006dec:	00bb8000 	.word	0x00bb8000
 8006df0:	007a1200 	.word	0x007a1200
 8006df4:	00f42400 	.word	0x00f42400

08006df8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b082      	sub	sp, #8
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d101      	bne.n	8006e0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006e06:	2301      	movs	r3, #1
 8006e08:	e07b      	b.n	8006f02 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d108      	bne.n	8006e24 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	685b      	ldr	r3, [r3, #4]
 8006e16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e1a:	d009      	beq.n	8006e30 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	61da      	str	r2, [r3, #28]
 8006e22:	e005      	b.n	8006e30 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2200      	movs	r2, #0
 8006e28:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2200      	movs	r2, #0
 8006e34:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006e3c:	b2db      	uxtb	r3, r3
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d106      	bne.n	8006e50 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2200      	movs	r2, #0
 8006e46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f7fa f96c 	bl	8001128 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2202      	movs	r2, #2
 8006e54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e66:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	689b      	ldr	r3, [r3, #8]
 8006e74:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006e78:	431a      	orrs	r2, r3
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	68db      	ldr	r3, [r3, #12]
 8006e7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e82:	431a      	orrs	r2, r3
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	691b      	ldr	r3, [r3, #16]
 8006e88:	f003 0302 	and.w	r3, r3, #2
 8006e8c:	431a      	orrs	r2, r3
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	695b      	ldr	r3, [r3, #20]
 8006e92:	f003 0301 	and.w	r3, r3, #1
 8006e96:	431a      	orrs	r2, r3
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	699b      	ldr	r3, [r3, #24]
 8006e9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ea0:	431a      	orrs	r2, r3
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	69db      	ldr	r3, [r3, #28]
 8006ea6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006eaa:	431a      	orrs	r2, r3
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6a1b      	ldr	r3, [r3, #32]
 8006eb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006eb4:	ea42 0103 	orr.w	r1, r2, r3
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ebc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	430a      	orrs	r2, r1
 8006ec6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	699b      	ldr	r3, [r3, #24]
 8006ecc:	0c1b      	lsrs	r3, r3, #16
 8006ece:	f003 0104 	and.w	r1, r3, #4
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ed6:	f003 0210 	and.w	r2, r3, #16
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	430a      	orrs	r2, r1
 8006ee0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	69da      	ldr	r2, [r3, #28]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006ef0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006f00:	2300      	movs	r3, #0
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	3708      	adds	r7, #8
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}

08006f0a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f0a:	b580      	push	{r7, lr}
 8006f0c:	b082      	sub	sp, #8
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d101      	bne.n	8006f1c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f18:	2301      	movs	r3, #1
 8006f1a:	e041      	b.n	8006fa0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d106      	bne.n	8006f36 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f7fa fa55 	bl	80013e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2202      	movs	r2, #2
 8006f3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681a      	ldr	r2, [r3, #0]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	3304      	adds	r3, #4
 8006f46:	4619      	mov	r1, r3
 8006f48:	4610      	mov	r0, r2
 8006f4a:	f000 f95d 	bl	8007208 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2201      	movs	r2, #1
 8006f52:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2201      	movs	r2, #1
 8006f5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2201      	movs	r2, #1
 8006f62:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2201      	movs	r2, #1
 8006f6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2201      	movs	r2, #1
 8006f72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2201      	movs	r2, #1
 8006f7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2201      	movs	r2, #1
 8006f82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2201      	movs	r2, #1
 8006f8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2201      	movs	r2, #1
 8006f92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2201      	movs	r2, #1
 8006f9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f9e:	2300      	movs	r3, #0
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	3708      	adds	r7, #8
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd80      	pop	{r7, pc}

08006fa8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b085      	sub	sp, #20
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d001      	beq.n	8006fc0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	e046      	b.n	800704e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2202      	movs	r2, #2
 8006fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	4a23      	ldr	r2, [pc, #140]	@ (800705c <HAL_TIM_Base_Start+0xb4>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d022      	beq.n	8007018 <HAL_TIM_Base_Start+0x70>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fda:	d01d      	beq.n	8007018 <HAL_TIM_Base_Start+0x70>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a1f      	ldr	r2, [pc, #124]	@ (8007060 <HAL_TIM_Base_Start+0xb8>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d018      	beq.n	8007018 <HAL_TIM_Base_Start+0x70>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a1e      	ldr	r2, [pc, #120]	@ (8007064 <HAL_TIM_Base_Start+0xbc>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d013      	beq.n	8007018 <HAL_TIM_Base_Start+0x70>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a1c      	ldr	r2, [pc, #112]	@ (8007068 <HAL_TIM_Base_Start+0xc0>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d00e      	beq.n	8007018 <HAL_TIM_Base_Start+0x70>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a1b      	ldr	r2, [pc, #108]	@ (800706c <HAL_TIM_Base_Start+0xc4>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d009      	beq.n	8007018 <HAL_TIM_Base_Start+0x70>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a19      	ldr	r2, [pc, #100]	@ (8007070 <HAL_TIM_Base_Start+0xc8>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d004      	beq.n	8007018 <HAL_TIM_Base_Start+0x70>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a18      	ldr	r2, [pc, #96]	@ (8007074 <HAL_TIM_Base_Start+0xcc>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d111      	bne.n	800703c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	f003 0307 	and.w	r3, r3, #7
 8007022:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2b06      	cmp	r3, #6
 8007028:	d010      	beq.n	800704c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	681a      	ldr	r2, [r3, #0]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f042 0201 	orr.w	r2, r2, #1
 8007038:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800703a:	e007      	b.n	800704c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	681a      	ldr	r2, [r3, #0]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f042 0201 	orr.w	r2, r2, #1
 800704a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800704c:	2300      	movs	r3, #0
}
 800704e:	4618      	mov	r0, r3
 8007050:	3714      	adds	r7, #20
 8007052:	46bd      	mov	sp, r7
 8007054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007058:	4770      	bx	lr
 800705a:	bf00      	nop
 800705c:	40010000 	.word	0x40010000
 8007060:	40000400 	.word	0x40000400
 8007064:	40000800 	.word	0x40000800
 8007068:	40000c00 	.word	0x40000c00
 800706c:	40010400 	.word	0x40010400
 8007070:	40014000 	.word	0x40014000
 8007074:	40001800 	.word	0x40001800

08007078 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b084      	sub	sp, #16
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
 8007080:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007082:	2300      	movs	r3, #0
 8007084:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800708c:	2b01      	cmp	r3, #1
 800708e:	d101      	bne.n	8007094 <HAL_TIM_ConfigClockSource+0x1c>
 8007090:	2302      	movs	r3, #2
 8007092:	e0b4      	b.n	80071fe <HAL_TIM_ConfigClockSource+0x186>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2201      	movs	r2, #1
 8007098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2202      	movs	r2, #2
 80070a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80070b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80070ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	68ba      	ldr	r2, [r7, #8]
 80070c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070cc:	d03e      	beq.n	800714c <HAL_TIM_ConfigClockSource+0xd4>
 80070ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070d2:	f200 8087 	bhi.w	80071e4 <HAL_TIM_ConfigClockSource+0x16c>
 80070d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070da:	f000 8086 	beq.w	80071ea <HAL_TIM_ConfigClockSource+0x172>
 80070de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070e2:	d87f      	bhi.n	80071e4 <HAL_TIM_ConfigClockSource+0x16c>
 80070e4:	2b70      	cmp	r3, #112	@ 0x70
 80070e6:	d01a      	beq.n	800711e <HAL_TIM_ConfigClockSource+0xa6>
 80070e8:	2b70      	cmp	r3, #112	@ 0x70
 80070ea:	d87b      	bhi.n	80071e4 <HAL_TIM_ConfigClockSource+0x16c>
 80070ec:	2b60      	cmp	r3, #96	@ 0x60
 80070ee:	d050      	beq.n	8007192 <HAL_TIM_ConfigClockSource+0x11a>
 80070f0:	2b60      	cmp	r3, #96	@ 0x60
 80070f2:	d877      	bhi.n	80071e4 <HAL_TIM_ConfigClockSource+0x16c>
 80070f4:	2b50      	cmp	r3, #80	@ 0x50
 80070f6:	d03c      	beq.n	8007172 <HAL_TIM_ConfigClockSource+0xfa>
 80070f8:	2b50      	cmp	r3, #80	@ 0x50
 80070fa:	d873      	bhi.n	80071e4 <HAL_TIM_ConfigClockSource+0x16c>
 80070fc:	2b40      	cmp	r3, #64	@ 0x40
 80070fe:	d058      	beq.n	80071b2 <HAL_TIM_ConfigClockSource+0x13a>
 8007100:	2b40      	cmp	r3, #64	@ 0x40
 8007102:	d86f      	bhi.n	80071e4 <HAL_TIM_ConfigClockSource+0x16c>
 8007104:	2b30      	cmp	r3, #48	@ 0x30
 8007106:	d064      	beq.n	80071d2 <HAL_TIM_ConfigClockSource+0x15a>
 8007108:	2b30      	cmp	r3, #48	@ 0x30
 800710a:	d86b      	bhi.n	80071e4 <HAL_TIM_ConfigClockSource+0x16c>
 800710c:	2b20      	cmp	r3, #32
 800710e:	d060      	beq.n	80071d2 <HAL_TIM_ConfigClockSource+0x15a>
 8007110:	2b20      	cmp	r3, #32
 8007112:	d867      	bhi.n	80071e4 <HAL_TIM_ConfigClockSource+0x16c>
 8007114:	2b00      	cmp	r3, #0
 8007116:	d05c      	beq.n	80071d2 <HAL_TIM_ConfigClockSource+0x15a>
 8007118:	2b10      	cmp	r3, #16
 800711a:	d05a      	beq.n	80071d2 <HAL_TIM_ConfigClockSource+0x15a>
 800711c:	e062      	b.n	80071e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800712e:	f000 f991 	bl	8007454 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007140:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	68ba      	ldr	r2, [r7, #8]
 8007148:	609a      	str	r2, [r3, #8]
      break;
 800714a:	e04f      	b.n	80071ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800715c:	f000 f97a 	bl	8007454 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	689a      	ldr	r2, [r3, #8]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800716e:	609a      	str	r2, [r3, #8]
      break;
 8007170:	e03c      	b.n	80071ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800717e:	461a      	mov	r2, r3
 8007180:	f000 f8ee 	bl	8007360 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	2150      	movs	r1, #80	@ 0x50
 800718a:	4618      	mov	r0, r3
 800718c:	f000 f947 	bl	800741e <TIM_ITRx_SetConfig>
      break;
 8007190:	e02c      	b.n	80071ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800719e:	461a      	mov	r2, r3
 80071a0:	f000 f90d 	bl	80073be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	2160      	movs	r1, #96	@ 0x60
 80071aa:	4618      	mov	r0, r3
 80071ac:	f000 f937 	bl	800741e <TIM_ITRx_SetConfig>
      break;
 80071b0:	e01c      	b.n	80071ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80071be:	461a      	mov	r2, r3
 80071c0:	f000 f8ce 	bl	8007360 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	2140      	movs	r1, #64	@ 0x40
 80071ca:	4618      	mov	r0, r3
 80071cc:	f000 f927 	bl	800741e <TIM_ITRx_SetConfig>
      break;
 80071d0:	e00c      	b.n	80071ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681a      	ldr	r2, [r3, #0]
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4619      	mov	r1, r3
 80071dc:	4610      	mov	r0, r2
 80071de:	f000 f91e 	bl	800741e <TIM_ITRx_SetConfig>
      break;
 80071e2:	e003      	b.n	80071ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80071e4:	2301      	movs	r3, #1
 80071e6:	73fb      	strb	r3, [r7, #15]
      break;
 80071e8:	e000      	b.n	80071ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 80071ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2200      	movs	r2, #0
 80071f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80071fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80071fe:	4618      	mov	r0, r3
 8007200:	3710      	adds	r7, #16
 8007202:	46bd      	mov	sp, r7
 8007204:	bd80      	pop	{r7, pc}
	...

08007208 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007208:	b480      	push	{r7}
 800720a:	b085      	sub	sp, #20
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
 8007210:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	4a46      	ldr	r2, [pc, #280]	@ (8007334 <TIM_Base_SetConfig+0x12c>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d013      	beq.n	8007248 <TIM_Base_SetConfig+0x40>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007226:	d00f      	beq.n	8007248 <TIM_Base_SetConfig+0x40>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	4a43      	ldr	r2, [pc, #268]	@ (8007338 <TIM_Base_SetConfig+0x130>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d00b      	beq.n	8007248 <TIM_Base_SetConfig+0x40>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	4a42      	ldr	r2, [pc, #264]	@ (800733c <TIM_Base_SetConfig+0x134>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d007      	beq.n	8007248 <TIM_Base_SetConfig+0x40>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	4a41      	ldr	r2, [pc, #260]	@ (8007340 <TIM_Base_SetConfig+0x138>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d003      	beq.n	8007248 <TIM_Base_SetConfig+0x40>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	4a40      	ldr	r2, [pc, #256]	@ (8007344 <TIM_Base_SetConfig+0x13c>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d108      	bne.n	800725a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800724e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	68fa      	ldr	r2, [r7, #12]
 8007256:	4313      	orrs	r3, r2
 8007258:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4a35      	ldr	r2, [pc, #212]	@ (8007334 <TIM_Base_SetConfig+0x12c>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d02b      	beq.n	80072ba <TIM_Base_SetConfig+0xb2>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007268:	d027      	beq.n	80072ba <TIM_Base_SetConfig+0xb2>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	4a32      	ldr	r2, [pc, #200]	@ (8007338 <TIM_Base_SetConfig+0x130>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d023      	beq.n	80072ba <TIM_Base_SetConfig+0xb2>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	4a31      	ldr	r2, [pc, #196]	@ (800733c <TIM_Base_SetConfig+0x134>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d01f      	beq.n	80072ba <TIM_Base_SetConfig+0xb2>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	4a30      	ldr	r2, [pc, #192]	@ (8007340 <TIM_Base_SetConfig+0x138>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d01b      	beq.n	80072ba <TIM_Base_SetConfig+0xb2>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	4a2f      	ldr	r2, [pc, #188]	@ (8007344 <TIM_Base_SetConfig+0x13c>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d017      	beq.n	80072ba <TIM_Base_SetConfig+0xb2>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	4a2e      	ldr	r2, [pc, #184]	@ (8007348 <TIM_Base_SetConfig+0x140>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d013      	beq.n	80072ba <TIM_Base_SetConfig+0xb2>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	4a2d      	ldr	r2, [pc, #180]	@ (800734c <TIM_Base_SetConfig+0x144>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d00f      	beq.n	80072ba <TIM_Base_SetConfig+0xb2>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	4a2c      	ldr	r2, [pc, #176]	@ (8007350 <TIM_Base_SetConfig+0x148>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d00b      	beq.n	80072ba <TIM_Base_SetConfig+0xb2>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	4a2b      	ldr	r2, [pc, #172]	@ (8007354 <TIM_Base_SetConfig+0x14c>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d007      	beq.n	80072ba <TIM_Base_SetConfig+0xb2>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	4a2a      	ldr	r2, [pc, #168]	@ (8007358 <TIM_Base_SetConfig+0x150>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d003      	beq.n	80072ba <TIM_Base_SetConfig+0xb2>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	4a29      	ldr	r2, [pc, #164]	@ (800735c <TIM_Base_SetConfig+0x154>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d108      	bne.n	80072cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	68db      	ldr	r3, [r3, #12]
 80072c6:	68fa      	ldr	r2, [r7, #12]
 80072c8:	4313      	orrs	r3, r2
 80072ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	695b      	ldr	r3, [r3, #20]
 80072d6:	4313      	orrs	r3, r2
 80072d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	68fa      	ldr	r2, [r7, #12]
 80072de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	689a      	ldr	r2, [r3, #8]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	4a10      	ldr	r2, [pc, #64]	@ (8007334 <TIM_Base_SetConfig+0x12c>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d003      	beq.n	8007300 <TIM_Base_SetConfig+0xf8>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	4a12      	ldr	r2, [pc, #72]	@ (8007344 <TIM_Base_SetConfig+0x13c>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d103      	bne.n	8007308 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	691a      	ldr	r2, [r3, #16]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2201      	movs	r2, #1
 800730c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	691b      	ldr	r3, [r3, #16]
 8007312:	f003 0301 	and.w	r3, r3, #1
 8007316:	2b01      	cmp	r3, #1
 8007318:	d105      	bne.n	8007326 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	691b      	ldr	r3, [r3, #16]
 800731e:	f023 0201 	bic.w	r2, r3, #1
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	611a      	str	r2, [r3, #16]
  }
}
 8007326:	bf00      	nop
 8007328:	3714      	adds	r7, #20
 800732a:	46bd      	mov	sp, r7
 800732c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007330:	4770      	bx	lr
 8007332:	bf00      	nop
 8007334:	40010000 	.word	0x40010000
 8007338:	40000400 	.word	0x40000400
 800733c:	40000800 	.word	0x40000800
 8007340:	40000c00 	.word	0x40000c00
 8007344:	40010400 	.word	0x40010400
 8007348:	40014000 	.word	0x40014000
 800734c:	40014400 	.word	0x40014400
 8007350:	40014800 	.word	0x40014800
 8007354:	40001800 	.word	0x40001800
 8007358:	40001c00 	.word	0x40001c00
 800735c:	40002000 	.word	0x40002000

08007360 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007360:	b480      	push	{r7}
 8007362:	b087      	sub	sp, #28
 8007364:	af00      	add	r7, sp, #0
 8007366:	60f8      	str	r0, [r7, #12]
 8007368:	60b9      	str	r1, [r7, #8]
 800736a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	6a1b      	ldr	r3, [r3, #32]
 8007370:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	6a1b      	ldr	r3, [r3, #32]
 8007376:	f023 0201 	bic.w	r2, r3, #1
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	699b      	ldr	r3, [r3, #24]
 8007382:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800738a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	011b      	lsls	r3, r3, #4
 8007390:	693a      	ldr	r2, [r7, #16]
 8007392:	4313      	orrs	r3, r2
 8007394:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	f023 030a 	bic.w	r3, r3, #10
 800739c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800739e:	697a      	ldr	r2, [r7, #20]
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	4313      	orrs	r3, r2
 80073a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	693a      	ldr	r2, [r7, #16]
 80073aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	697a      	ldr	r2, [r7, #20]
 80073b0:	621a      	str	r2, [r3, #32]
}
 80073b2:	bf00      	nop
 80073b4:	371c      	adds	r7, #28
 80073b6:	46bd      	mov	sp, r7
 80073b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073bc:	4770      	bx	lr

080073be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073be:	b480      	push	{r7}
 80073c0:	b087      	sub	sp, #28
 80073c2:	af00      	add	r7, sp, #0
 80073c4:	60f8      	str	r0, [r7, #12]
 80073c6:	60b9      	str	r1, [r7, #8]
 80073c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	6a1b      	ldr	r3, [r3, #32]
 80073ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	6a1b      	ldr	r3, [r3, #32]
 80073d4:	f023 0210 	bic.w	r2, r3, #16
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	699b      	ldr	r3, [r3, #24]
 80073e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80073e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	031b      	lsls	r3, r3, #12
 80073ee:	693a      	ldr	r2, [r7, #16]
 80073f0:	4313      	orrs	r3, r2
 80073f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80073fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	011b      	lsls	r3, r3, #4
 8007400:	697a      	ldr	r2, [r7, #20]
 8007402:	4313      	orrs	r3, r2
 8007404:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	693a      	ldr	r2, [r7, #16]
 800740a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	697a      	ldr	r2, [r7, #20]
 8007410:	621a      	str	r2, [r3, #32]
}
 8007412:	bf00      	nop
 8007414:	371c      	adds	r7, #28
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr

0800741e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800741e:	b480      	push	{r7}
 8007420:	b085      	sub	sp, #20
 8007422:	af00      	add	r7, sp, #0
 8007424:	6078      	str	r0, [r7, #4]
 8007426:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007434:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007436:	683a      	ldr	r2, [r7, #0]
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	4313      	orrs	r3, r2
 800743c:	f043 0307 	orr.w	r3, r3, #7
 8007440:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	68fa      	ldr	r2, [r7, #12]
 8007446:	609a      	str	r2, [r3, #8]
}
 8007448:	bf00      	nop
 800744a:	3714      	adds	r7, #20
 800744c:	46bd      	mov	sp, r7
 800744e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007452:	4770      	bx	lr

08007454 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007454:	b480      	push	{r7}
 8007456:	b087      	sub	sp, #28
 8007458:	af00      	add	r7, sp, #0
 800745a:	60f8      	str	r0, [r7, #12]
 800745c:	60b9      	str	r1, [r7, #8]
 800745e:	607a      	str	r2, [r7, #4]
 8007460:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	689b      	ldr	r3, [r3, #8]
 8007466:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007468:	697b      	ldr	r3, [r7, #20]
 800746a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800746e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	021a      	lsls	r2, r3, #8
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	431a      	orrs	r2, r3
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	4313      	orrs	r3, r2
 800747c:	697a      	ldr	r2, [r7, #20]
 800747e:	4313      	orrs	r3, r2
 8007480:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	697a      	ldr	r2, [r7, #20]
 8007486:	609a      	str	r2, [r3, #8]
}
 8007488:	bf00      	nop
 800748a:	371c      	adds	r7, #28
 800748c:	46bd      	mov	sp, r7
 800748e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007492:	4770      	bx	lr

08007494 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007494:	b480      	push	{r7}
 8007496:	b085      	sub	sp, #20
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
 800749c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d101      	bne.n	80074ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80074a8:	2302      	movs	r3, #2
 80074aa:	e05a      	b.n	8007562 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2201      	movs	r2, #1
 80074b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2202      	movs	r2, #2
 80074b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	685b      	ldr	r3, [r3, #4]
 80074c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	689b      	ldr	r3, [r3, #8]
 80074ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	68fa      	ldr	r2, [r7, #12]
 80074da:	4313      	orrs	r3, r2
 80074dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	68fa      	ldr	r2, [r7, #12]
 80074e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4a21      	ldr	r2, [pc, #132]	@ (8007570 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d022      	beq.n	8007536 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074f8:	d01d      	beq.n	8007536 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	4a1d      	ldr	r2, [pc, #116]	@ (8007574 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007500:	4293      	cmp	r3, r2
 8007502:	d018      	beq.n	8007536 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	4a1b      	ldr	r2, [pc, #108]	@ (8007578 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d013      	beq.n	8007536 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	4a1a      	ldr	r2, [pc, #104]	@ (800757c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d00e      	beq.n	8007536 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4a18      	ldr	r2, [pc, #96]	@ (8007580 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d009      	beq.n	8007536 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a17      	ldr	r2, [pc, #92]	@ (8007584 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d004      	beq.n	8007536 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4a15      	ldr	r2, [pc, #84]	@ (8007588 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d10c      	bne.n	8007550 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800753c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	685b      	ldr	r3, [r3, #4]
 8007542:	68ba      	ldr	r2, [r7, #8]
 8007544:	4313      	orrs	r3, r2
 8007546:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	68ba      	ldr	r2, [r7, #8]
 800754e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2201      	movs	r2, #1
 8007554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2200      	movs	r2, #0
 800755c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007560:	2300      	movs	r3, #0
}
 8007562:	4618      	mov	r0, r3
 8007564:	3714      	adds	r7, #20
 8007566:	46bd      	mov	sp, r7
 8007568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756c:	4770      	bx	lr
 800756e:	bf00      	nop
 8007570:	40010000 	.word	0x40010000
 8007574:	40000400 	.word	0x40000400
 8007578:	40000800 	.word	0x40000800
 800757c:	40000c00 	.word	0x40000c00
 8007580:	40010400 	.word	0x40010400
 8007584:	40014000 	.word	0x40014000
 8007588:	40001800 	.word	0x40001800

0800758c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b082      	sub	sp, #8
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d101      	bne.n	800759e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800759a:	2301      	movs	r3, #1
 800759c:	e042      	b.n	8007624 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075a4:	b2db      	uxtb	r3, r3
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d106      	bne.n	80075b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2200      	movs	r2, #0
 80075ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f7f9 ff5e 	bl	8001474 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2224      	movs	r2, #36	@ 0x24
 80075bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	68da      	ldr	r2, [r3, #12]
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80075ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f000 f9df 	bl	8007994 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	691a      	ldr	r2, [r3, #16]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80075e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	695a      	ldr	r2, [r3, #20]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80075f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	68da      	ldr	r2, [r3, #12]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007604:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2200      	movs	r2, #0
 800760a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2220      	movs	r2, #32
 8007610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2220      	movs	r2, #32
 8007618:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2200      	movs	r2, #0
 8007620:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007622:	2300      	movs	r3, #0
}
 8007624:	4618      	mov	r0, r3
 8007626:	3708      	adds	r7, #8
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}

0800762c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b08c      	sub	sp, #48	@ 0x30
 8007630:	af00      	add	r7, sp, #0
 8007632:	60f8      	str	r0, [r7, #12]
 8007634:	60b9      	str	r1, [r7, #8]
 8007636:	4613      	mov	r3, r2
 8007638:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007640:	b2db      	uxtb	r3, r3
 8007642:	2b20      	cmp	r3, #32
 8007644:	d156      	bne.n	80076f4 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d002      	beq.n	8007652 <HAL_UART_Transmit_DMA+0x26>
 800764c:	88fb      	ldrh	r3, [r7, #6]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d101      	bne.n	8007656 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007652:	2301      	movs	r3, #1
 8007654:	e04f      	b.n	80076f6 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8007656:	68ba      	ldr	r2, [r7, #8]
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	88fa      	ldrh	r2, [r7, #6]
 8007660:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	88fa      	ldrh	r2, [r7, #6]
 8007666:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	2200      	movs	r2, #0
 800766c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	2221      	movs	r2, #33	@ 0x21
 8007672:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800767a:	4a21      	ldr	r2, [pc, #132]	@ (8007700 <HAL_UART_Transmit_DMA+0xd4>)
 800767c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007682:	4a20      	ldr	r2, [pc, #128]	@ (8007704 <HAL_UART_Transmit_DMA+0xd8>)
 8007684:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800768a:	4a1f      	ldr	r2, [pc, #124]	@ (8007708 <HAL_UART_Transmit_DMA+0xdc>)
 800768c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007692:	2200      	movs	r2, #0
 8007694:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8007696:	f107 0308 	add.w	r3, r7, #8
 800769a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80076a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076a2:	6819      	ldr	r1, [r3, #0]
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	3304      	adds	r3, #4
 80076aa:	461a      	mov	r2, r3
 80076ac:	88fb      	ldrh	r3, [r7, #6]
 80076ae:	f7fa fde7 	bl	8002280 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80076ba:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	3314      	adds	r3, #20
 80076c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c4:	69bb      	ldr	r3, [r7, #24]
 80076c6:	e853 3f00 	ldrex	r3, [r3]
 80076ca:	617b      	str	r3, [r7, #20]
   return(result);
 80076cc:	697b      	ldr	r3, [r7, #20]
 80076ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	3314      	adds	r3, #20
 80076da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80076dc:	627a      	str	r2, [r7, #36]	@ 0x24
 80076de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e0:	6a39      	ldr	r1, [r7, #32]
 80076e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076e4:	e841 2300 	strex	r3, r2, [r1]
 80076e8:	61fb      	str	r3, [r7, #28]
   return(result);
 80076ea:	69fb      	ldr	r3, [r7, #28]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d1e5      	bne.n	80076bc <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 80076f0:	2300      	movs	r3, #0
 80076f2:	e000      	b.n	80076f6 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 80076f4:	2302      	movs	r3, #2
  }
}
 80076f6:	4618      	mov	r0, r3
 80076f8:	3730      	adds	r7, #48	@ 0x30
 80076fa:	46bd      	mov	sp, r7
 80076fc:	bd80      	pop	{r7, pc}
 80076fe:	bf00      	nop
 8007700:	08007735 	.word	0x08007735
 8007704:	080077cf 	.word	0x080077cf
 8007708:	080077eb 	.word	0x080077eb

0800770c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800770c:	b480      	push	{r7}
 800770e:	b083      	sub	sp, #12
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007714:	bf00      	nop
 8007716:	370c      	adds	r7, #12
 8007718:	46bd      	mov	sp, r7
 800771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771e:	4770      	bx	lr

08007720 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007720:	b480      	push	{r7}
 8007722:	b083      	sub	sp, #12
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007728:	bf00      	nop
 800772a:	370c      	adds	r7, #12
 800772c:	46bd      	mov	sp, r7
 800772e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007732:	4770      	bx	lr

08007734 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b090      	sub	sp, #64	@ 0x40
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007740:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800774c:	2b00      	cmp	r3, #0
 800774e:	d137      	bne.n	80077c0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8007750:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007752:	2200      	movs	r2, #0
 8007754:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007756:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	3314      	adds	r3, #20
 800775c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800775e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007760:	e853 3f00 	ldrex	r3, [r3]
 8007764:	623b      	str	r3, [r7, #32]
   return(result);
 8007766:	6a3b      	ldr	r3, [r7, #32]
 8007768:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800776c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800776e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	3314      	adds	r3, #20
 8007774:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007776:	633a      	str	r2, [r7, #48]	@ 0x30
 8007778:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800777a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800777c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800777e:	e841 2300 	strex	r3, r2, [r1]
 8007782:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007786:	2b00      	cmp	r3, #0
 8007788:	d1e5      	bne.n	8007756 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800778a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	330c      	adds	r3, #12
 8007790:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007792:	693b      	ldr	r3, [r7, #16]
 8007794:	e853 3f00 	ldrex	r3, [r3]
 8007798:	60fb      	str	r3, [r7, #12]
   return(result);
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80077a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	330c      	adds	r3, #12
 80077a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80077aa:	61fa      	str	r2, [r7, #28]
 80077ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ae:	69b9      	ldr	r1, [r7, #24]
 80077b0:	69fa      	ldr	r2, [r7, #28]
 80077b2:	e841 2300 	strex	r3, r2, [r1]
 80077b6:	617b      	str	r3, [r7, #20]
   return(result);
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d1e5      	bne.n	800778a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80077be:	e002      	b.n	80077c6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80077c0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80077c2:	f7f9 fc5d 	bl	8001080 <HAL_UART_TxCpltCallback>
}
 80077c6:	bf00      	nop
 80077c8:	3740      	adds	r7, #64	@ 0x40
 80077ca:	46bd      	mov	sp, r7
 80077cc:	bd80      	pop	{r7, pc}

080077ce <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80077ce:	b580      	push	{r7, lr}
 80077d0:	b084      	sub	sp, #16
 80077d2:	af00      	add	r7, sp, #0
 80077d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077da:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80077dc:	68f8      	ldr	r0, [r7, #12]
 80077de:	f7ff ff95 	bl	800770c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077e2:	bf00      	nop
 80077e4:	3710      	adds	r7, #16
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}

080077ea <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80077ea:	b580      	push	{r7, lr}
 80077ec:	b084      	sub	sp, #16
 80077ee:	af00      	add	r7, sp, #0
 80077f0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80077f2:	2300      	movs	r3, #0
 80077f4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077fa:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	695b      	ldr	r3, [r3, #20]
 8007802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007806:	2b80      	cmp	r3, #128	@ 0x80
 8007808:	bf0c      	ite	eq
 800780a:	2301      	moveq	r3, #1
 800780c:	2300      	movne	r3, #0
 800780e:	b2db      	uxtb	r3, r3
 8007810:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007818:	b2db      	uxtb	r3, r3
 800781a:	2b21      	cmp	r3, #33	@ 0x21
 800781c:	d108      	bne.n	8007830 <UART_DMAError+0x46>
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d005      	beq.n	8007830 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	2200      	movs	r2, #0
 8007828:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800782a:	68b8      	ldr	r0, [r7, #8]
 800782c:	f000 f827 	bl	800787e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	695b      	ldr	r3, [r3, #20]
 8007836:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800783a:	2b40      	cmp	r3, #64	@ 0x40
 800783c:	bf0c      	ite	eq
 800783e:	2301      	moveq	r3, #1
 8007840:	2300      	movne	r3, #0
 8007842:	b2db      	uxtb	r3, r3
 8007844:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800784c:	b2db      	uxtb	r3, r3
 800784e:	2b22      	cmp	r3, #34	@ 0x22
 8007850:	d108      	bne.n	8007864 <UART_DMAError+0x7a>
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d005      	beq.n	8007864 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	2200      	movs	r2, #0
 800785c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800785e:	68b8      	ldr	r0, [r7, #8]
 8007860:	f000 f835 	bl	80078ce <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007868:	f043 0210 	orr.w	r2, r3, #16
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007870:	68b8      	ldr	r0, [r7, #8]
 8007872:	f7ff ff55 	bl	8007720 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007876:	bf00      	nop
 8007878:	3710      	adds	r7, #16
 800787a:	46bd      	mov	sp, r7
 800787c:	bd80      	pop	{r7, pc}

0800787e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800787e:	b480      	push	{r7}
 8007880:	b089      	sub	sp, #36	@ 0x24
 8007882:	af00      	add	r7, sp, #0
 8007884:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	330c      	adds	r3, #12
 800788c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	e853 3f00 	ldrex	r3, [r3]
 8007894:	60bb      	str	r3, [r7, #8]
   return(result);
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800789c:	61fb      	str	r3, [r7, #28]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	330c      	adds	r3, #12
 80078a4:	69fa      	ldr	r2, [r7, #28]
 80078a6:	61ba      	str	r2, [r7, #24]
 80078a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078aa:	6979      	ldr	r1, [r7, #20]
 80078ac:	69ba      	ldr	r2, [r7, #24]
 80078ae:	e841 2300 	strex	r3, r2, [r1]
 80078b2:	613b      	str	r3, [r7, #16]
   return(result);
 80078b4:	693b      	ldr	r3, [r7, #16]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d1e5      	bne.n	8007886 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2220      	movs	r2, #32
 80078be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80078c2:	bf00      	nop
 80078c4:	3724      	adds	r7, #36	@ 0x24
 80078c6:	46bd      	mov	sp, r7
 80078c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078cc:	4770      	bx	lr

080078ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80078ce:	b480      	push	{r7}
 80078d0:	b095      	sub	sp, #84	@ 0x54
 80078d2:	af00      	add	r7, sp, #0
 80078d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	330c      	adds	r3, #12
 80078dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078e0:	e853 3f00 	ldrex	r3, [r3]
 80078e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80078e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	330c      	adds	r3, #12
 80078f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80078f6:	643a      	str	r2, [r7, #64]	@ 0x40
 80078f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80078fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80078fe:	e841 2300 	strex	r3, r2, [r1]
 8007902:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007906:	2b00      	cmp	r3, #0
 8007908:	d1e5      	bne.n	80078d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	3314      	adds	r3, #20
 8007910:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007912:	6a3b      	ldr	r3, [r7, #32]
 8007914:	e853 3f00 	ldrex	r3, [r3]
 8007918:	61fb      	str	r3, [r7, #28]
   return(result);
 800791a:	69fb      	ldr	r3, [r7, #28]
 800791c:	f023 0301 	bic.w	r3, r3, #1
 8007920:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	3314      	adds	r3, #20
 8007928:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800792a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800792c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800792e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007930:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007932:	e841 2300 	strex	r3, r2, [r1]
 8007936:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800793a:	2b00      	cmp	r3, #0
 800793c:	d1e5      	bne.n	800790a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007942:	2b01      	cmp	r3, #1
 8007944:	d119      	bne.n	800797a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	330c      	adds	r3, #12
 800794c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	e853 3f00 	ldrex	r3, [r3]
 8007954:	60bb      	str	r3, [r7, #8]
   return(result);
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	f023 0310 	bic.w	r3, r3, #16
 800795c:	647b      	str	r3, [r7, #68]	@ 0x44
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	330c      	adds	r3, #12
 8007964:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007966:	61ba      	str	r2, [r7, #24]
 8007968:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796a:	6979      	ldr	r1, [r7, #20]
 800796c:	69ba      	ldr	r2, [r7, #24]
 800796e:	e841 2300 	strex	r3, r2, [r1]
 8007972:	613b      	str	r3, [r7, #16]
   return(result);
 8007974:	693b      	ldr	r3, [r7, #16]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d1e5      	bne.n	8007946 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2220      	movs	r2, #32
 800797e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2200      	movs	r2, #0
 8007986:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007988:	bf00      	nop
 800798a:	3754      	adds	r7, #84	@ 0x54
 800798c:	46bd      	mov	sp, r7
 800798e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007992:	4770      	bx	lr

08007994 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007994:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007998:	b0c0      	sub	sp, #256	@ 0x100
 800799a:	af00      	add	r7, sp, #0
 800799c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80079a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	691b      	ldr	r3, [r3, #16]
 80079a8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80079ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079b0:	68d9      	ldr	r1, [r3, #12]
 80079b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079b6:	681a      	ldr	r2, [r3, #0]
 80079b8:	ea40 0301 	orr.w	r3, r0, r1
 80079bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80079be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079c2:	689a      	ldr	r2, [r3, #8]
 80079c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079c8:	691b      	ldr	r3, [r3, #16]
 80079ca:	431a      	orrs	r2, r3
 80079cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079d0:	695b      	ldr	r3, [r3, #20]
 80079d2:	431a      	orrs	r2, r3
 80079d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079d8:	69db      	ldr	r3, [r3, #28]
 80079da:	4313      	orrs	r3, r2
 80079dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80079e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	68db      	ldr	r3, [r3, #12]
 80079e8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80079ec:	f021 010c 	bic.w	r1, r1, #12
 80079f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079f4:	681a      	ldr	r2, [r3, #0]
 80079f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80079fa:	430b      	orrs	r3, r1
 80079fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80079fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	695b      	ldr	r3, [r3, #20]
 8007a06:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007a0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a0e:	6999      	ldr	r1, [r3, #24]
 8007a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a14:	681a      	ldr	r2, [r3, #0]
 8007a16:	ea40 0301 	orr.w	r3, r0, r1
 8007a1a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a20:	681a      	ldr	r2, [r3, #0]
 8007a22:	4b8f      	ldr	r3, [pc, #572]	@ (8007c60 <UART_SetConfig+0x2cc>)
 8007a24:	429a      	cmp	r2, r3
 8007a26:	d005      	beq.n	8007a34 <UART_SetConfig+0xa0>
 8007a28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a2c:	681a      	ldr	r2, [r3, #0]
 8007a2e:	4b8d      	ldr	r3, [pc, #564]	@ (8007c64 <UART_SetConfig+0x2d0>)
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d104      	bne.n	8007a3e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007a34:	f7ff f88a 	bl	8006b4c <HAL_RCC_GetPCLK2Freq>
 8007a38:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007a3c:	e003      	b.n	8007a46 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007a3e:	f7ff f871 	bl	8006b24 <HAL_RCC_GetPCLK1Freq>
 8007a42:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a4a:	69db      	ldr	r3, [r3, #28]
 8007a4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a50:	f040 810c 	bne.w	8007c6c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007a54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a58:	2200      	movs	r2, #0
 8007a5a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007a5e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007a62:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007a66:	4622      	mov	r2, r4
 8007a68:	462b      	mov	r3, r5
 8007a6a:	1891      	adds	r1, r2, r2
 8007a6c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007a6e:	415b      	adcs	r3, r3
 8007a70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a72:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007a76:	4621      	mov	r1, r4
 8007a78:	eb12 0801 	adds.w	r8, r2, r1
 8007a7c:	4629      	mov	r1, r5
 8007a7e:	eb43 0901 	adc.w	r9, r3, r1
 8007a82:	f04f 0200 	mov.w	r2, #0
 8007a86:	f04f 0300 	mov.w	r3, #0
 8007a8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007a8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007a92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007a96:	4690      	mov	r8, r2
 8007a98:	4699      	mov	r9, r3
 8007a9a:	4623      	mov	r3, r4
 8007a9c:	eb18 0303 	adds.w	r3, r8, r3
 8007aa0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007aa4:	462b      	mov	r3, r5
 8007aa6:	eb49 0303 	adc.w	r3, r9, r3
 8007aaa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007aae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007aba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007abe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007ac2:	460b      	mov	r3, r1
 8007ac4:	18db      	adds	r3, r3, r3
 8007ac6:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ac8:	4613      	mov	r3, r2
 8007aca:	eb42 0303 	adc.w	r3, r2, r3
 8007ace:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ad0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007ad4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007ad8:	f7f8 fb76 	bl	80001c8 <__aeabi_uldivmod>
 8007adc:	4602      	mov	r2, r0
 8007ade:	460b      	mov	r3, r1
 8007ae0:	4b61      	ldr	r3, [pc, #388]	@ (8007c68 <UART_SetConfig+0x2d4>)
 8007ae2:	fba3 2302 	umull	r2, r3, r3, r2
 8007ae6:	095b      	lsrs	r3, r3, #5
 8007ae8:	011c      	lsls	r4, r3, #4
 8007aea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007aee:	2200      	movs	r2, #0
 8007af0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007af4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007af8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007afc:	4642      	mov	r2, r8
 8007afe:	464b      	mov	r3, r9
 8007b00:	1891      	adds	r1, r2, r2
 8007b02:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007b04:	415b      	adcs	r3, r3
 8007b06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b08:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007b0c:	4641      	mov	r1, r8
 8007b0e:	eb12 0a01 	adds.w	sl, r2, r1
 8007b12:	4649      	mov	r1, r9
 8007b14:	eb43 0b01 	adc.w	fp, r3, r1
 8007b18:	f04f 0200 	mov.w	r2, #0
 8007b1c:	f04f 0300 	mov.w	r3, #0
 8007b20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007b24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007b28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007b2c:	4692      	mov	sl, r2
 8007b2e:	469b      	mov	fp, r3
 8007b30:	4643      	mov	r3, r8
 8007b32:	eb1a 0303 	adds.w	r3, sl, r3
 8007b36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007b3a:	464b      	mov	r3, r9
 8007b3c:	eb4b 0303 	adc.w	r3, fp, r3
 8007b40:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007b50:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007b54:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007b58:	460b      	mov	r3, r1
 8007b5a:	18db      	adds	r3, r3, r3
 8007b5c:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b5e:	4613      	mov	r3, r2
 8007b60:	eb42 0303 	adc.w	r3, r2, r3
 8007b64:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b66:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007b6a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007b6e:	f7f8 fb2b 	bl	80001c8 <__aeabi_uldivmod>
 8007b72:	4602      	mov	r2, r0
 8007b74:	460b      	mov	r3, r1
 8007b76:	4611      	mov	r1, r2
 8007b78:	4b3b      	ldr	r3, [pc, #236]	@ (8007c68 <UART_SetConfig+0x2d4>)
 8007b7a:	fba3 2301 	umull	r2, r3, r3, r1
 8007b7e:	095b      	lsrs	r3, r3, #5
 8007b80:	2264      	movs	r2, #100	@ 0x64
 8007b82:	fb02 f303 	mul.w	r3, r2, r3
 8007b86:	1acb      	subs	r3, r1, r3
 8007b88:	00db      	lsls	r3, r3, #3
 8007b8a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007b8e:	4b36      	ldr	r3, [pc, #216]	@ (8007c68 <UART_SetConfig+0x2d4>)
 8007b90:	fba3 2302 	umull	r2, r3, r3, r2
 8007b94:	095b      	lsrs	r3, r3, #5
 8007b96:	005b      	lsls	r3, r3, #1
 8007b98:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007b9c:	441c      	add	r4, r3
 8007b9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007ba8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007bac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007bb0:	4642      	mov	r2, r8
 8007bb2:	464b      	mov	r3, r9
 8007bb4:	1891      	adds	r1, r2, r2
 8007bb6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007bb8:	415b      	adcs	r3, r3
 8007bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007bbc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007bc0:	4641      	mov	r1, r8
 8007bc2:	1851      	adds	r1, r2, r1
 8007bc4:	6339      	str	r1, [r7, #48]	@ 0x30
 8007bc6:	4649      	mov	r1, r9
 8007bc8:	414b      	adcs	r3, r1
 8007bca:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bcc:	f04f 0200 	mov.w	r2, #0
 8007bd0:	f04f 0300 	mov.w	r3, #0
 8007bd4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007bd8:	4659      	mov	r1, fp
 8007bda:	00cb      	lsls	r3, r1, #3
 8007bdc:	4651      	mov	r1, sl
 8007bde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007be2:	4651      	mov	r1, sl
 8007be4:	00ca      	lsls	r2, r1, #3
 8007be6:	4610      	mov	r0, r2
 8007be8:	4619      	mov	r1, r3
 8007bea:	4603      	mov	r3, r0
 8007bec:	4642      	mov	r2, r8
 8007bee:	189b      	adds	r3, r3, r2
 8007bf0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007bf4:	464b      	mov	r3, r9
 8007bf6:	460a      	mov	r2, r1
 8007bf8:	eb42 0303 	adc.w	r3, r2, r3
 8007bfc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c04:	685b      	ldr	r3, [r3, #4]
 8007c06:	2200      	movs	r2, #0
 8007c08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007c0c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007c10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007c14:	460b      	mov	r3, r1
 8007c16:	18db      	adds	r3, r3, r3
 8007c18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c1a:	4613      	mov	r3, r2
 8007c1c:	eb42 0303 	adc.w	r3, r2, r3
 8007c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007c26:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007c2a:	f7f8 facd 	bl	80001c8 <__aeabi_uldivmod>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	460b      	mov	r3, r1
 8007c32:	4b0d      	ldr	r3, [pc, #52]	@ (8007c68 <UART_SetConfig+0x2d4>)
 8007c34:	fba3 1302 	umull	r1, r3, r3, r2
 8007c38:	095b      	lsrs	r3, r3, #5
 8007c3a:	2164      	movs	r1, #100	@ 0x64
 8007c3c:	fb01 f303 	mul.w	r3, r1, r3
 8007c40:	1ad3      	subs	r3, r2, r3
 8007c42:	00db      	lsls	r3, r3, #3
 8007c44:	3332      	adds	r3, #50	@ 0x32
 8007c46:	4a08      	ldr	r2, [pc, #32]	@ (8007c68 <UART_SetConfig+0x2d4>)
 8007c48:	fba2 2303 	umull	r2, r3, r2, r3
 8007c4c:	095b      	lsrs	r3, r3, #5
 8007c4e:	f003 0207 	and.w	r2, r3, #7
 8007c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	4422      	add	r2, r4
 8007c5a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007c5c:	e106      	b.n	8007e6c <UART_SetConfig+0x4d8>
 8007c5e:	bf00      	nop
 8007c60:	40011000 	.word	0x40011000
 8007c64:	40011400 	.word	0x40011400
 8007c68:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007c6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c70:	2200      	movs	r2, #0
 8007c72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007c76:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007c7a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007c7e:	4642      	mov	r2, r8
 8007c80:	464b      	mov	r3, r9
 8007c82:	1891      	adds	r1, r2, r2
 8007c84:	6239      	str	r1, [r7, #32]
 8007c86:	415b      	adcs	r3, r3
 8007c88:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007c8e:	4641      	mov	r1, r8
 8007c90:	1854      	adds	r4, r2, r1
 8007c92:	4649      	mov	r1, r9
 8007c94:	eb43 0501 	adc.w	r5, r3, r1
 8007c98:	f04f 0200 	mov.w	r2, #0
 8007c9c:	f04f 0300 	mov.w	r3, #0
 8007ca0:	00eb      	lsls	r3, r5, #3
 8007ca2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007ca6:	00e2      	lsls	r2, r4, #3
 8007ca8:	4614      	mov	r4, r2
 8007caa:	461d      	mov	r5, r3
 8007cac:	4643      	mov	r3, r8
 8007cae:	18e3      	adds	r3, r4, r3
 8007cb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007cb4:	464b      	mov	r3, r9
 8007cb6:	eb45 0303 	adc.w	r3, r5, r3
 8007cba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007cbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cc2:	685b      	ldr	r3, [r3, #4]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007cca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007cce:	f04f 0200 	mov.w	r2, #0
 8007cd2:	f04f 0300 	mov.w	r3, #0
 8007cd6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007cda:	4629      	mov	r1, r5
 8007cdc:	008b      	lsls	r3, r1, #2
 8007cde:	4621      	mov	r1, r4
 8007ce0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ce4:	4621      	mov	r1, r4
 8007ce6:	008a      	lsls	r2, r1, #2
 8007ce8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007cec:	f7f8 fa6c 	bl	80001c8 <__aeabi_uldivmod>
 8007cf0:	4602      	mov	r2, r0
 8007cf2:	460b      	mov	r3, r1
 8007cf4:	4b60      	ldr	r3, [pc, #384]	@ (8007e78 <UART_SetConfig+0x4e4>)
 8007cf6:	fba3 2302 	umull	r2, r3, r3, r2
 8007cfa:	095b      	lsrs	r3, r3, #5
 8007cfc:	011c      	lsls	r4, r3, #4
 8007cfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d02:	2200      	movs	r2, #0
 8007d04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007d08:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007d0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007d10:	4642      	mov	r2, r8
 8007d12:	464b      	mov	r3, r9
 8007d14:	1891      	adds	r1, r2, r2
 8007d16:	61b9      	str	r1, [r7, #24]
 8007d18:	415b      	adcs	r3, r3
 8007d1a:	61fb      	str	r3, [r7, #28]
 8007d1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007d20:	4641      	mov	r1, r8
 8007d22:	1851      	adds	r1, r2, r1
 8007d24:	6139      	str	r1, [r7, #16]
 8007d26:	4649      	mov	r1, r9
 8007d28:	414b      	adcs	r3, r1
 8007d2a:	617b      	str	r3, [r7, #20]
 8007d2c:	f04f 0200 	mov.w	r2, #0
 8007d30:	f04f 0300 	mov.w	r3, #0
 8007d34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007d38:	4659      	mov	r1, fp
 8007d3a:	00cb      	lsls	r3, r1, #3
 8007d3c:	4651      	mov	r1, sl
 8007d3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007d42:	4651      	mov	r1, sl
 8007d44:	00ca      	lsls	r2, r1, #3
 8007d46:	4610      	mov	r0, r2
 8007d48:	4619      	mov	r1, r3
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	4642      	mov	r2, r8
 8007d4e:	189b      	adds	r3, r3, r2
 8007d50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007d54:	464b      	mov	r3, r9
 8007d56:	460a      	mov	r2, r1
 8007d58:	eb42 0303 	adc.w	r3, r2, r3
 8007d5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	2200      	movs	r2, #0
 8007d68:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007d6a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007d6c:	f04f 0200 	mov.w	r2, #0
 8007d70:	f04f 0300 	mov.w	r3, #0
 8007d74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007d78:	4649      	mov	r1, r9
 8007d7a:	008b      	lsls	r3, r1, #2
 8007d7c:	4641      	mov	r1, r8
 8007d7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007d82:	4641      	mov	r1, r8
 8007d84:	008a      	lsls	r2, r1, #2
 8007d86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007d8a:	f7f8 fa1d 	bl	80001c8 <__aeabi_uldivmod>
 8007d8e:	4602      	mov	r2, r0
 8007d90:	460b      	mov	r3, r1
 8007d92:	4611      	mov	r1, r2
 8007d94:	4b38      	ldr	r3, [pc, #224]	@ (8007e78 <UART_SetConfig+0x4e4>)
 8007d96:	fba3 2301 	umull	r2, r3, r3, r1
 8007d9a:	095b      	lsrs	r3, r3, #5
 8007d9c:	2264      	movs	r2, #100	@ 0x64
 8007d9e:	fb02 f303 	mul.w	r3, r2, r3
 8007da2:	1acb      	subs	r3, r1, r3
 8007da4:	011b      	lsls	r3, r3, #4
 8007da6:	3332      	adds	r3, #50	@ 0x32
 8007da8:	4a33      	ldr	r2, [pc, #204]	@ (8007e78 <UART_SetConfig+0x4e4>)
 8007daa:	fba2 2303 	umull	r2, r3, r2, r3
 8007dae:	095b      	lsrs	r3, r3, #5
 8007db0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007db4:	441c      	add	r4, r3
 8007db6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007dba:	2200      	movs	r2, #0
 8007dbc:	673b      	str	r3, [r7, #112]	@ 0x70
 8007dbe:	677a      	str	r2, [r7, #116]	@ 0x74
 8007dc0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007dc4:	4642      	mov	r2, r8
 8007dc6:	464b      	mov	r3, r9
 8007dc8:	1891      	adds	r1, r2, r2
 8007dca:	60b9      	str	r1, [r7, #8]
 8007dcc:	415b      	adcs	r3, r3
 8007dce:	60fb      	str	r3, [r7, #12]
 8007dd0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007dd4:	4641      	mov	r1, r8
 8007dd6:	1851      	adds	r1, r2, r1
 8007dd8:	6039      	str	r1, [r7, #0]
 8007dda:	4649      	mov	r1, r9
 8007ddc:	414b      	adcs	r3, r1
 8007dde:	607b      	str	r3, [r7, #4]
 8007de0:	f04f 0200 	mov.w	r2, #0
 8007de4:	f04f 0300 	mov.w	r3, #0
 8007de8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007dec:	4659      	mov	r1, fp
 8007dee:	00cb      	lsls	r3, r1, #3
 8007df0:	4651      	mov	r1, sl
 8007df2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007df6:	4651      	mov	r1, sl
 8007df8:	00ca      	lsls	r2, r1, #3
 8007dfa:	4610      	mov	r0, r2
 8007dfc:	4619      	mov	r1, r3
 8007dfe:	4603      	mov	r3, r0
 8007e00:	4642      	mov	r2, r8
 8007e02:	189b      	adds	r3, r3, r2
 8007e04:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007e06:	464b      	mov	r3, r9
 8007e08:	460a      	mov	r2, r1
 8007e0a:	eb42 0303 	adc.w	r3, r2, r3
 8007e0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e14:	685b      	ldr	r3, [r3, #4]
 8007e16:	2200      	movs	r2, #0
 8007e18:	663b      	str	r3, [r7, #96]	@ 0x60
 8007e1a:	667a      	str	r2, [r7, #100]	@ 0x64
 8007e1c:	f04f 0200 	mov.w	r2, #0
 8007e20:	f04f 0300 	mov.w	r3, #0
 8007e24:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007e28:	4649      	mov	r1, r9
 8007e2a:	008b      	lsls	r3, r1, #2
 8007e2c:	4641      	mov	r1, r8
 8007e2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007e32:	4641      	mov	r1, r8
 8007e34:	008a      	lsls	r2, r1, #2
 8007e36:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007e3a:	f7f8 f9c5 	bl	80001c8 <__aeabi_uldivmod>
 8007e3e:	4602      	mov	r2, r0
 8007e40:	460b      	mov	r3, r1
 8007e42:	4b0d      	ldr	r3, [pc, #52]	@ (8007e78 <UART_SetConfig+0x4e4>)
 8007e44:	fba3 1302 	umull	r1, r3, r3, r2
 8007e48:	095b      	lsrs	r3, r3, #5
 8007e4a:	2164      	movs	r1, #100	@ 0x64
 8007e4c:	fb01 f303 	mul.w	r3, r1, r3
 8007e50:	1ad3      	subs	r3, r2, r3
 8007e52:	011b      	lsls	r3, r3, #4
 8007e54:	3332      	adds	r3, #50	@ 0x32
 8007e56:	4a08      	ldr	r2, [pc, #32]	@ (8007e78 <UART_SetConfig+0x4e4>)
 8007e58:	fba2 2303 	umull	r2, r3, r2, r3
 8007e5c:	095b      	lsrs	r3, r3, #5
 8007e5e:	f003 020f 	and.w	r2, r3, #15
 8007e62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4422      	add	r2, r4
 8007e6a:	609a      	str	r2, [r3, #8]
}
 8007e6c:	bf00      	nop
 8007e6e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007e72:	46bd      	mov	sp, r7
 8007e74:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e78:	51eb851f 	.word	0x51eb851f

08007e7c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007e7c:	b084      	sub	sp, #16
 8007e7e:	b580      	push	{r7, lr}
 8007e80:	b084      	sub	sp, #16
 8007e82:	af00      	add	r7, sp, #0
 8007e84:	6078      	str	r0, [r7, #4]
 8007e86:	f107 001c 	add.w	r0, r7, #28
 8007e8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007e8e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007e92:	2b01      	cmp	r3, #1
 8007e94:	d123      	bne.n	8007ede <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e9a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	68db      	ldr	r3, [r3, #12]
 8007ea6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007eaa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007eae:	687a      	ldr	r2, [r7, #4]
 8007eb0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	68db      	ldr	r3, [r3, #12]
 8007eb6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007ebe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007ec2:	2b01      	cmp	r3, #1
 8007ec4:	d105      	bne.n	8007ed2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	68db      	ldr	r3, [r3, #12]
 8007eca:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f000 f9dc 	bl	8008290 <USB_CoreReset>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	73fb      	strb	r3, [r7, #15]
 8007edc:	e01b      	b.n	8007f16 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	68db      	ldr	r3, [r3, #12]
 8007ee2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007eea:	6878      	ldr	r0, [r7, #4]
 8007eec:	f000 f9d0 	bl	8008290 <USB_CoreReset>
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007ef4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d106      	bne.n	8007f0a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f00:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	639a      	str	r2, [r3, #56]	@ 0x38
 8007f08:	e005      	b.n	8007f16 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f0e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007f16:	7fbb      	ldrb	r3, [r7, #30]
 8007f18:	2b01      	cmp	r3, #1
 8007f1a:	d10b      	bne.n	8007f34 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	689b      	ldr	r3, [r3, #8]
 8007f20:	f043 0206 	orr.w	r2, r3, #6
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	689b      	ldr	r3, [r3, #8]
 8007f2c:	f043 0220 	orr.w	r2, r3, #32
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	3710      	adds	r7, #16
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007f40:	b004      	add	sp, #16
 8007f42:	4770      	bx	lr

08007f44 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007f44:	b480      	push	{r7}
 8007f46:	b083      	sub	sp, #12
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	f043 0201 	orr.w	r2, r3, #1
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007f58:	2300      	movs	r3, #0
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	370c      	adds	r7, #12
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f64:	4770      	bx	lr

08007f66 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007f66:	b480      	push	{r7}
 8007f68:	b083      	sub	sp, #12
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	689b      	ldr	r3, [r3, #8]
 8007f72:	f023 0201 	bic.w	r2, r3, #1
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007f7a:	2300      	movs	r3, #0
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	370c      	adds	r7, #12
 8007f80:	46bd      	mov	sp, r7
 8007f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f86:	4770      	bx	lr

08007f88 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b084      	sub	sp, #16
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
 8007f90:	460b      	mov	r3, r1
 8007f92:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007f94:	2300      	movs	r3, #0
 8007f96:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	68db      	ldr	r3, [r3, #12]
 8007f9c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007fa4:	78fb      	ldrb	r3, [r7, #3]
 8007fa6:	2b01      	cmp	r3, #1
 8007fa8:	d115      	bne.n	8007fd6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	68db      	ldr	r3, [r3, #12]
 8007fae:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007fb6:	200a      	movs	r0, #10
 8007fb8:	f7f9 fb76 	bl	80016a8 <HAL_Delay>
      ms += 10U;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	330a      	adds	r3, #10
 8007fc0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f000 f956 	bl	8008274 <USB_GetMode>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	2b01      	cmp	r3, #1
 8007fcc:	d01e      	beq.n	800800c <USB_SetCurrentMode+0x84>
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2bc7      	cmp	r3, #199	@ 0xc7
 8007fd2:	d9f0      	bls.n	8007fb6 <USB_SetCurrentMode+0x2e>
 8007fd4:	e01a      	b.n	800800c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007fd6:	78fb      	ldrb	r3, [r7, #3]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d115      	bne.n	8008008 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	68db      	ldr	r3, [r3, #12]
 8007fe0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007fe8:	200a      	movs	r0, #10
 8007fea:	f7f9 fb5d 	bl	80016a8 <HAL_Delay>
      ms += 10U;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	330a      	adds	r3, #10
 8007ff2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007ff4:	6878      	ldr	r0, [r7, #4]
 8007ff6:	f000 f93d 	bl	8008274 <USB_GetMode>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d005      	beq.n	800800c <USB_SetCurrentMode+0x84>
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2bc7      	cmp	r3, #199	@ 0xc7
 8008004:	d9f0      	bls.n	8007fe8 <USB_SetCurrentMode+0x60>
 8008006:	e001      	b.n	800800c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008008:	2301      	movs	r3, #1
 800800a:	e005      	b.n	8008018 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	2bc8      	cmp	r3, #200	@ 0xc8
 8008010:	d101      	bne.n	8008016 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008012:	2301      	movs	r3, #1
 8008014:	e000      	b.n	8008018 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008016:	2300      	movs	r3, #0
}
 8008018:	4618      	mov	r0, r3
 800801a:	3710      	adds	r7, #16
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008020:	b480      	push	{r7}
 8008022:	b085      	sub	sp, #20
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
 8008028:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800802a:	2300      	movs	r3, #0
 800802c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	3301      	adds	r3, #1
 8008032:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800803a:	d901      	bls.n	8008040 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800803c:	2303      	movs	r3, #3
 800803e:	e01b      	b.n	8008078 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	691b      	ldr	r3, [r3, #16]
 8008044:	2b00      	cmp	r3, #0
 8008046:	daf2      	bge.n	800802e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008048:	2300      	movs	r3, #0
 800804a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	019b      	lsls	r3, r3, #6
 8008050:	f043 0220 	orr.w	r2, r3, #32
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	3301      	adds	r3, #1
 800805c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008064:	d901      	bls.n	800806a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008066:	2303      	movs	r3, #3
 8008068:	e006      	b.n	8008078 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	691b      	ldr	r3, [r3, #16]
 800806e:	f003 0320 	and.w	r3, r3, #32
 8008072:	2b20      	cmp	r3, #32
 8008074:	d0f0      	beq.n	8008058 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008076:	2300      	movs	r3, #0
}
 8008078:	4618      	mov	r0, r3
 800807a:	3714      	adds	r7, #20
 800807c:	46bd      	mov	sp, r7
 800807e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008082:	4770      	bx	lr

08008084 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008084:	b480      	push	{r7}
 8008086:	b085      	sub	sp, #20
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800808c:	2300      	movs	r3, #0
 800808e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	3301      	adds	r3, #1
 8008094:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800809c:	d901      	bls.n	80080a2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800809e:	2303      	movs	r3, #3
 80080a0:	e018      	b.n	80080d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	691b      	ldr	r3, [r3, #16]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	daf2      	bge.n	8008090 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80080aa:	2300      	movs	r3, #0
 80080ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2210      	movs	r2, #16
 80080b2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	3301      	adds	r3, #1
 80080b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80080c0:	d901      	bls.n	80080c6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80080c2:	2303      	movs	r3, #3
 80080c4:	e006      	b.n	80080d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	691b      	ldr	r3, [r3, #16]
 80080ca:	f003 0310 	and.w	r3, r3, #16
 80080ce:	2b10      	cmp	r3, #16
 80080d0:	d0f0      	beq.n	80080b4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80080d2:	2300      	movs	r3, #0
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3714      	adds	r7, #20
 80080d8:	46bd      	mov	sp, r7
 80080da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080de:	4770      	bx	lr

080080e0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80080e0:	b480      	push	{r7}
 80080e2:	b089      	sub	sp, #36	@ 0x24
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	60f8      	str	r0, [r7, #12]
 80080e8:	60b9      	str	r1, [r7, #8]
 80080ea:	4611      	mov	r1, r2
 80080ec:	461a      	mov	r2, r3
 80080ee:	460b      	mov	r3, r1
 80080f0:	71fb      	strb	r3, [r7, #7]
 80080f2:	4613      	mov	r3, r2
 80080f4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80080fe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008102:	2b00      	cmp	r3, #0
 8008104:	d123      	bne.n	800814e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008106:	88bb      	ldrh	r3, [r7, #4]
 8008108:	3303      	adds	r3, #3
 800810a:	089b      	lsrs	r3, r3, #2
 800810c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800810e:	2300      	movs	r3, #0
 8008110:	61bb      	str	r3, [r7, #24]
 8008112:	e018      	b.n	8008146 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008114:	79fb      	ldrb	r3, [r7, #7]
 8008116:	031a      	lsls	r2, r3, #12
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	4413      	add	r3, r2
 800811c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008120:	461a      	mov	r2, r3
 8008122:	69fb      	ldr	r3, [r7, #28]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008128:	69fb      	ldr	r3, [r7, #28]
 800812a:	3301      	adds	r3, #1
 800812c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800812e:	69fb      	ldr	r3, [r7, #28]
 8008130:	3301      	adds	r3, #1
 8008132:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008134:	69fb      	ldr	r3, [r7, #28]
 8008136:	3301      	adds	r3, #1
 8008138:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800813a:	69fb      	ldr	r3, [r7, #28]
 800813c:	3301      	adds	r3, #1
 800813e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008140:	69bb      	ldr	r3, [r7, #24]
 8008142:	3301      	adds	r3, #1
 8008144:	61bb      	str	r3, [r7, #24]
 8008146:	69ba      	ldr	r2, [r7, #24]
 8008148:	693b      	ldr	r3, [r7, #16]
 800814a:	429a      	cmp	r2, r3
 800814c:	d3e2      	bcc.n	8008114 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800814e:	2300      	movs	r3, #0
}
 8008150:	4618      	mov	r0, r3
 8008152:	3724      	adds	r7, #36	@ 0x24
 8008154:	46bd      	mov	sp, r7
 8008156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815a:	4770      	bx	lr

0800815c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800815c:	b480      	push	{r7}
 800815e:	b08b      	sub	sp, #44	@ 0x2c
 8008160:	af00      	add	r7, sp, #0
 8008162:	60f8      	str	r0, [r7, #12]
 8008164:	60b9      	str	r1, [r7, #8]
 8008166:	4613      	mov	r3, r2
 8008168:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008172:	88fb      	ldrh	r3, [r7, #6]
 8008174:	089b      	lsrs	r3, r3, #2
 8008176:	b29b      	uxth	r3, r3
 8008178:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800817a:	88fb      	ldrh	r3, [r7, #6]
 800817c:	f003 0303 	and.w	r3, r3, #3
 8008180:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008182:	2300      	movs	r3, #0
 8008184:	623b      	str	r3, [r7, #32]
 8008186:	e014      	b.n	80081b2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008188:	69bb      	ldr	r3, [r7, #24]
 800818a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800818e:	681a      	ldr	r2, [r3, #0]
 8008190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008192:	601a      	str	r2, [r3, #0]
    pDest++;
 8008194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008196:	3301      	adds	r3, #1
 8008198:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800819a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800819c:	3301      	adds	r3, #1
 800819e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80081a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a2:	3301      	adds	r3, #1
 80081a4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80081a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a8:	3301      	adds	r3, #1
 80081aa:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80081ac:	6a3b      	ldr	r3, [r7, #32]
 80081ae:	3301      	adds	r3, #1
 80081b0:	623b      	str	r3, [r7, #32]
 80081b2:	6a3a      	ldr	r2, [r7, #32]
 80081b4:	697b      	ldr	r3, [r7, #20]
 80081b6:	429a      	cmp	r2, r3
 80081b8:	d3e6      	bcc.n	8008188 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80081ba:	8bfb      	ldrh	r3, [r7, #30]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d01e      	beq.n	80081fe <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80081c0:	2300      	movs	r3, #0
 80081c2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80081c4:	69bb      	ldr	r3, [r7, #24]
 80081c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80081ca:	461a      	mov	r2, r3
 80081cc:	f107 0310 	add.w	r3, r7, #16
 80081d0:	6812      	ldr	r2, [r2, #0]
 80081d2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80081d4:	693a      	ldr	r2, [r7, #16]
 80081d6:	6a3b      	ldr	r3, [r7, #32]
 80081d8:	b2db      	uxtb	r3, r3
 80081da:	00db      	lsls	r3, r3, #3
 80081dc:	fa22 f303 	lsr.w	r3, r2, r3
 80081e0:	b2da      	uxtb	r2, r3
 80081e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e4:	701a      	strb	r2, [r3, #0]
      i++;
 80081e6:	6a3b      	ldr	r3, [r7, #32]
 80081e8:	3301      	adds	r3, #1
 80081ea:	623b      	str	r3, [r7, #32]
      pDest++;
 80081ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ee:	3301      	adds	r3, #1
 80081f0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80081f2:	8bfb      	ldrh	r3, [r7, #30]
 80081f4:	3b01      	subs	r3, #1
 80081f6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80081f8:	8bfb      	ldrh	r3, [r7, #30]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d1ea      	bne.n	80081d4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80081fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008200:	4618      	mov	r0, r3
 8008202:	372c      	adds	r7, #44	@ 0x2c
 8008204:	46bd      	mov	sp, r7
 8008206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820a:	4770      	bx	lr

0800820c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800820c:	b480      	push	{r7}
 800820e:	b085      	sub	sp, #20
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	695b      	ldr	r3, [r3, #20]
 8008218:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	699b      	ldr	r3, [r3, #24]
 800821e:	68fa      	ldr	r2, [r7, #12]
 8008220:	4013      	ands	r3, r2
 8008222:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008224:	68fb      	ldr	r3, [r7, #12]
}
 8008226:	4618      	mov	r0, r3
 8008228:	3714      	adds	r7, #20
 800822a:	46bd      	mov	sp, r7
 800822c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008230:	4770      	bx	lr

08008232 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8008232:	b480      	push	{r7}
 8008234:	b085      	sub	sp, #20
 8008236:	af00      	add	r7, sp, #0
 8008238:	6078      	str	r0, [r7, #4]
 800823a:	460b      	mov	r3, r1
 800823c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8008242:	78fb      	ldrb	r3, [r7, #3]
 8008244:	015a      	lsls	r2, r3, #5
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	4413      	add	r3, r2
 800824a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800824e:	689b      	ldr	r3, [r3, #8]
 8008250:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8008252:	78fb      	ldrb	r3, [r7, #3]
 8008254:	015a      	lsls	r2, r3, #5
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	4413      	add	r3, r2
 800825a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800825e:	68db      	ldr	r3, [r3, #12]
 8008260:	68ba      	ldr	r2, [r7, #8]
 8008262:	4013      	ands	r3, r2
 8008264:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008266:	68bb      	ldr	r3, [r7, #8]
}
 8008268:	4618      	mov	r0, r3
 800826a:	3714      	adds	r7, #20
 800826c:	46bd      	mov	sp, r7
 800826e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008272:	4770      	bx	lr

08008274 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008274:	b480      	push	{r7}
 8008276:	b083      	sub	sp, #12
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	695b      	ldr	r3, [r3, #20]
 8008280:	f003 0301 	and.w	r3, r3, #1
}
 8008284:	4618      	mov	r0, r3
 8008286:	370c      	adds	r7, #12
 8008288:	46bd      	mov	sp, r7
 800828a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828e:	4770      	bx	lr

08008290 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008290:	b480      	push	{r7}
 8008292:	b085      	sub	sp, #20
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008298:	2300      	movs	r3, #0
 800829a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	3301      	adds	r3, #1
 80082a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082a8:	d901      	bls.n	80082ae <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80082aa:	2303      	movs	r3, #3
 80082ac:	e01b      	b.n	80082e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	691b      	ldr	r3, [r3, #16]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	daf2      	bge.n	800829c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80082b6:	2300      	movs	r3, #0
 80082b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	f043 0201 	orr.w	r2, r3, #1
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	3301      	adds	r3, #1
 80082ca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082d2:	d901      	bls.n	80082d8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80082d4:	2303      	movs	r3, #3
 80082d6:	e006      	b.n	80082e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	691b      	ldr	r3, [r3, #16]
 80082dc:	f003 0301 	and.w	r3, r3, #1
 80082e0:	2b01      	cmp	r3, #1
 80082e2:	d0f0      	beq.n	80082c6 <USB_CoreReset+0x36>

  return HAL_OK;
 80082e4:	2300      	movs	r3, #0
}
 80082e6:	4618      	mov	r0, r3
 80082e8:	3714      	adds	r7, #20
 80082ea:	46bd      	mov	sp, r7
 80082ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f0:	4770      	bx	lr
	...

080082f4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80082f4:	b084      	sub	sp, #16
 80082f6:	b580      	push	{r7, lr}
 80082f8:	b086      	sub	sp, #24
 80082fa:	af00      	add	r7, sp, #0
 80082fc:	6078      	str	r0, [r7, #4]
 80082fe:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008302:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008306:	2300      	movs	r3, #0
 8008308:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008314:	461a      	mov	r2, r3
 8008316:	2300      	movs	r3, #0
 8008318:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800831e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800832a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008336:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	68db      	ldr	r3, [r3, #12]
 8008342:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008346:	2b00      	cmp	r3, #0
 8008348:	d119      	bne.n	800837e <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800834a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800834e:	2b01      	cmp	r3, #1
 8008350:	d10a      	bne.n	8008368 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	68fa      	ldr	r2, [r7, #12]
 800835c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008360:	f043 0304 	orr.w	r3, r3, #4
 8008364:	6013      	str	r3, [r2, #0]
 8008366:	e014      	b.n	8008392 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	68fa      	ldr	r2, [r7, #12]
 8008372:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008376:	f023 0304 	bic.w	r3, r3, #4
 800837a:	6013      	str	r3, [r2, #0]
 800837c:	e009      	b.n	8008392 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	68fa      	ldr	r2, [r7, #12]
 8008388:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800838c:	f023 0304 	bic.w	r3, r3, #4
 8008390:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008392:	2110      	movs	r1, #16
 8008394:	6878      	ldr	r0, [r7, #4]
 8008396:	f7ff fe43 	bl	8008020 <USB_FlushTxFifo>
 800839a:	4603      	mov	r3, r0
 800839c:	2b00      	cmp	r3, #0
 800839e:	d001      	beq.n	80083a4 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 80083a0:	2301      	movs	r3, #1
 80083a2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f7ff fe6d 	bl	8008084 <USB_FlushRxFifo>
 80083aa:	4603      	mov	r3, r0
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d001      	beq.n	80083b4 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 80083b0:	2301      	movs	r3, #1
 80083b2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80083b4:	2300      	movs	r3, #0
 80083b6:	613b      	str	r3, [r7, #16]
 80083b8:	e015      	b.n	80083e6 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80083ba:	693b      	ldr	r3, [r7, #16]
 80083bc:	015a      	lsls	r2, r3, #5
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	4413      	add	r3, r2
 80083c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083c6:	461a      	mov	r2, r3
 80083c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80083cc:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	015a      	lsls	r2, r3, #5
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	4413      	add	r3, r2
 80083d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083da:	461a      	mov	r2, r3
 80083dc:	2300      	movs	r3, #0
 80083de:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	3301      	adds	r3, #1
 80083e4:	613b      	str	r3, [r7, #16]
 80083e6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80083ea:	461a      	mov	r2, r3
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	4293      	cmp	r3, r2
 80083f0:	d3e3      	bcc.n	80083ba <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2200      	movs	r2, #0
 80083f6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80083fe:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	4a18      	ldr	r2, [pc, #96]	@ (8008464 <USB_HostInit+0x170>)
 8008404:	4293      	cmp	r3, r2
 8008406:	d10b      	bne.n	8008420 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800840e:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	4a15      	ldr	r2, [pc, #84]	@ (8008468 <USB_HostInit+0x174>)
 8008414:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	4a14      	ldr	r2, [pc, #80]	@ (800846c <USB_HostInit+0x178>)
 800841a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800841e:	e009      	b.n	8008434 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2280      	movs	r2, #128	@ 0x80
 8008424:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	4a11      	ldr	r2, [pc, #68]	@ (8008470 <USB_HostInit+0x17c>)
 800842a:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	4a11      	ldr	r2, [pc, #68]	@ (8008474 <USB_HostInit+0x180>)
 8008430:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008434:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008438:	2b00      	cmp	r3, #0
 800843a:	d105      	bne.n	8008448 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	699b      	ldr	r3, [r3, #24]
 8008440:	f043 0210 	orr.w	r2, r3, #16
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	699a      	ldr	r2, [r3, #24]
 800844c:	4b0a      	ldr	r3, [pc, #40]	@ (8008478 <USB_HostInit+0x184>)
 800844e:	4313      	orrs	r3, r2
 8008450:	687a      	ldr	r2, [r7, #4]
 8008452:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8008454:	7dfb      	ldrb	r3, [r7, #23]
}
 8008456:	4618      	mov	r0, r3
 8008458:	3718      	adds	r7, #24
 800845a:	46bd      	mov	sp, r7
 800845c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008460:	b004      	add	sp, #16
 8008462:	4770      	bx	lr
 8008464:	40040000 	.word	0x40040000
 8008468:	01000200 	.word	0x01000200
 800846c:	00e00300 	.word	0x00e00300
 8008470:	00600080 	.word	0x00600080
 8008474:	004000e0 	.word	0x004000e0
 8008478:	a3200008 	.word	0xa3200008

0800847c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800847c:	b480      	push	{r7}
 800847e:	b085      	sub	sp, #20
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	460b      	mov	r3, r1
 8008486:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	68fa      	ldr	r2, [r7, #12]
 8008496:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800849a:	f023 0303 	bic.w	r3, r3, #3
 800849e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80084a6:	681a      	ldr	r2, [r3, #0]
 80084a8:	78fb      	ldrb	r3, [r7, #3]
 80084aa:	f003 0303 	and.w	r3, r3, #3
 80084ae:	68f9      	ldr	r1, [r7, #12]
 80084b0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80084b4:	4313      	orrs	r3, r2
 80084b6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80084b8:	78fb      	ldrb	r3, [r7, #3]
 80084ba:	2b01      	cmp	r3, #1
 80084bc:	d107      	bne.n	80084ce <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80084c4:	461a      	mov	r2, r3
 80084c6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80084ca:	6053      	str	r3, [r2, #4]
 80084cc:	e00c      	b.n	80084e8 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80084ce:	78fb      	ldrb	r3, [r7, #3]
 80084d0:	2b02      	cmp	r3, #2
 80084d2:	d107      	bne.n	80084e4 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80084da:	461a      	mov	r2, r3
 80084dc:	f241 7370 	movw	r3, #6000	@ 0x1770
 80084e0:	6053      	str	r3, [r2, #4]
 80084e2:	e001      	b.n	80084e8 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80084e4:	2301      	movs	r3, #1
 80084e6:	e000      	b.n	80084ea <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80084e8:	2300      	movs	r3, #0
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	3714      	adds	r7, #20
 80084ee:	46bd      	mov	sp, r7
 80084f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f4:	4770      	bx	lr

080084f6 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80084f6:	b580      	push	{r7, lr}
 80084f8:	b084      	sub	sp, #16
 80084fa:	af00      	add	r7, sp, #0
 80084fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8008502:	2300      	movs	r3, #0
 8008504:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8008516:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	68fa      	ldr	r2, [r7, #12]
 800851c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008520:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008524:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008526:	2064      	movs	r0, #100	@ 0x64
 8008528:	f7f9 f8be 	bl	80016a8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	68fa      	ldr	r2, [r7, #12]
 8008530:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008534:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008538:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800853a:	200a      	movs	r0, #10
 800853c:	f7f9 f8b4 	bl	80016a8 <HAL_Delay>

  return HAL_OK;
 8008540:	2300      	movs	r3, #0
}
 8008542:	4618      	mov	r0, r3
 8008544:	3710      	adds	r7, #16
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}

0800854a <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800854a:	b480      	push	{r7}
 800854c:	b085      	sub	sp, #20
 800854e:	af00      	add	r7, sp, #0
 8008550:	6078      	str	r0, [r7, #4]
 8008552:	460b      	mov	r3, r1
 8008554:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800855a:	2300      	movs	r3, #0
 800855c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800856e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008576:	2b00      	cmp	r3, #0
 8008578:	d109      	bne.n	800858e <USB_DriveVbus+0x44>
 800857a:	78fb      	ldrb	r3, [r7, #3]
 800857c:	2b01      	cmp	r3, #1
 800857e:	d106      	bne.n	800858e <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	68fa      	ldr	r2, [r7, #12]
 8008584:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008588:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800858c:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008594:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008598:	d109      	bne.n	80085ae <USB_DriveVbus+0x64>
 800859a:	78fb      	ldrb	r3, [r7, #3]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d106      	bne.n	80085ae <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	68fa      	ldr	r2, [r7, #12]
 80085a4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80085a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80085ac:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80085ae:	2300      	movs	r3, #0
}
 80085b0:	4618      	mov	r0, r3
 80085b2:	3714      	adds	r7, #20
 80085b4:	46bd      	mov	sp, r7
 80085b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ba:	4770      	bx	lr

080085bc <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80085bc:	b480      	push	{r7}
 80085be:	b085      	sub	sp, #20
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80085c8:	2300      	movs	r3, #0
 80085ca:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	0c5b      	lsrs	r3, r3, #17
 80085da:	f003 0303 	and.w	r3, r3, #3
}
 80085de:	4618      	mov	r0, r3
 80085e0:	3714      	adds	r7, #20
 80085e2:	46bd      	mov	sp, r7
 80085e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e8:	4770      	bx	lr

080085ea <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80085ea:	b480      	push	{r7}
 80085ec:	b085      	sub	sp, #20
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80085fc:	689b      	ldr	r3, [r3, #8]
 80085fe:	b29b      	uxth	r3, r3
}
 8008600:	4618      	mov	r0, r3
 8008602:	3714      	adds	r7, #20
 8008604:	46bd      	mov	sp, r7
 8008606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860a:	4770      	bx	lr

0800860c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b088      	sub	sp, #32
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
 8008614:	4608      	mov	r0, r1
 8008616:	4611      	mov	r1, r2
 8008618:	461a      	mov	r2, r3
 800861a:	4603      	mov	r3, r0
 800861c:	70fb      	strb	r3, [r7, #3]
 800861e:	460b      	mov	r3, r1
 8008620:	70bb      	strb	r3, [r7, #2]
 8008622:	4613      	mov	r3, r2
 8008624:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8008626:	2300      	movs	r3, #0
 8008628:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800862e:	78fb      	ldrb	r3, [r7, #3]
 8008630:	015a      	lsls	r2, r3, #5
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	4413      	add	r3, r2
 8008636:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800863a:	461a      	mov	r2, r3
 800863c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008640:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008642:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008646:	2b03      	cmp	r3, #3
 8008648:	d87c      	bhi.n	8008744 <USB_HC_Init+0x138>
 800864a:	a201      	add	r2, pc, #4	@ (adr r2, 8008650 <USB_HC_Init+0x44>)
 800864c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008650:	08008661 	.word	0x08008661
 8008654:	08008707 	.word	0x08008707
 8008658:	08008661 	.word	0x08008661
 800865c:	080086c9 	.word	0x080086c9
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008660:	78fb      	ldrb	r3, [r7, #3]
 8008662:	015a      	lsls	r2, r3, #5
 8008664:	693b      	ldr	r3, [r7, #16]
 8008666:	4413      	add	r3, r2
 8008668:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800866c:	461a      	mov	r2, r3
 800866e:	f240 439d 	movw	r3, #1181	@ 0x49d
 8008672:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8008674:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008678:	2b00      	cmp	r3, #0
 800867a:	da10      	bge.n	800869e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800867c:	78fb      	ldrb	r3, [r7, #3]
 800867e:	015a      	lsls	r2, r3, #5
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	4413      	add	r3, r2
 8008684:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008688:	68db      	ldr	r3, [r3, #12]
 800868a:	78fa      	ldrb	r2, [r7, #3]
 800868c:	0151      	lsls	r1, r2, #5
 800868e:	693a      	ldr	r2, [r7, #16]
 8008690:	440a      	add	r2, r1
 8008692:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008696:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800869a:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800869c:	e055      	b.n	800874a <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	4a6f      	ldr	r2, [pc, #444]	@ (8008860 <USB_HC_Init+0x254>)
 80086a2:	4293      	cmp	r3, r2
 80086a4:	d151      	bne.n	800874a <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80086a6:	78fb      	ldrb	r3, [r7, #3]
 80086a8:	015a      	lsls	r2, r3, #5
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	4413      	add	r3, r2
 80086ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086b2:	68db      	ldr	r3, [r3, #12]
 80086b4:	78fa      	ldrb	r2, [r7, #3]
 80086b6:	0151      	lsls	r1, r2, #5
 80086b8:	693a      	ldr	r2, [r7, #16]
 80086ba:	440a      	add	r2, r1
 80086bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80086c0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80086c4:	60d3      	str	r3, [r2, #12]
      break;
 80086c6:	e040      	b.n	800874a <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80086c8:	78fb      	ldrb	r3, [r7, #3]
 80086ca:	015a      	lsls	r2, r3, #5
 80086cc:	693b      	ldr	r3, [r7, #16]
 80086ce:	4413      	add	r3, r2
 80086d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086d4:	461a      	mov	r2, r3
 80086d6:	f240 639d 	movw	r3, #1693	@ 0x69d
 80086da:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80086dc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	da34      	bge.n	800874e <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80086e4:	78fb      	ldrb	r3, [r7, #3]
 80086e6:	015a      	lsls	r2, r3, #5
 80086e8:	693b      	ldr	r3, [r7, #16]
 80086ea:	4413      	add	r3, r2
 80086ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086f0:	68db      	ldr	r3, [r3, #12]
 80086f2:	78fa      	ldrb	r2, [r7, #3]
 80086f4:	0151      	lsls	r1, r2, #5
 80086f6:	693a      	ldr	r2, [r7, #16]
 80086f8:	440a      	add	r2, r1
 80086fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80086fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008702:	60d3      	str	r3, [r2, #12]
      }

      break;
 8008704:	e023      	b.n	800874e <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008706:	78fb      	ldrb	r3, [r7, #3]
 8008708:	015a      	lsls	r2, r3, #5
 800870a:	693b      	ldr	r3, [r7, #16]
 800870c:	4413      	add	r3, r2
 800870e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008712:	461a      	mov	r2, r3
 8008714:	f240 2325 	movw	r3, #549	@ 0x225
 8008718:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800871a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800871e:	2b00      	cmp	r3, #0
 8008720:	da17      	bge.n	8008752 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8008722:	78fb      	ldrb	r3, [r7, #3]
 8008724:	015a      	lsls	r2, r3, #5
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	4413      	add	r3, r2
 800872a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800872e:	68db      	ldr	r3, [r3, #12]
 8008730:	78fa      	ldrb	r2, [r7, #3]
 8008732:	0151      	lsls	r1, r2, #5
 8008734:	693a      	ldr	r2, [r7, #16]
 8008736:	440a      	add	r2, r1
 8008738:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800873c:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8008740:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008742:	e006      	b.n	8008752 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8008744:	2301      	movs	r3, #1
 8008746:	77fb      	strb	r3, [r7, #31]
      break;
 8008748:	e004      	b.n	8008754 <USB_HC_Init+0x148>
      break;
 800874a:	bf00      	nop
 800874c:	e002      	b.n	8008754 <USB_HC_Init+0x148>
      break;
 800874e:	bf00      	nop
 8008750:	e000      	b.n	8008754 <USB_HC_Init+0x148>
      break;
 8008752:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8008754:	78fb      	ldrb	r3, [r7, #3]
 8008756:	015a      	lsls	r2, r3, #5
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	4413      	add	r3, r2
 800875c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008760:	461a      	mov	r2, r3
 8008762:	2300      	movs	r3, #0
 8008764:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8008766:	78fb      	ldrb	r3, [r7, #3]
 8008768:	015a      	lsls	r2, r3, #5
 800876a:	693b      	ldr	r3, [r7, #16]
 800876c:	4413      	add	r3, r2
 800876e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008772:	68db      	ldr	r3, [r3, #12]
 8008774:	78fa      	ldrb	r2, [r7, #3]
 8008776:	0151      	lsls	r1, r2, #5
 8008778:	693a      	ldr	r2, [r7, #16]
 800877a:	440a      	add	r2, r1
 800877c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008780:	f043 0302 	orr.w	r3, r3, #2
 8008784:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8008786:	693b      	ldr	r3, [r7, #16]
 8008788:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800878c:	699a      	ldr	r2, [r3, #24]
 800878e:	78fb      	ldrb	r3, [r7, #3]
 8008790:	f003 030f 	and.w	r3, r3, #15
 8008794:	2101      	movs	r1, #1
 8008796:	fa01 f303 	lsl.w	r3, r1, r3
 800879a:	6939      	ldr	r1, [r7, #16]
 800879c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80087a0:	4313      	orrs	r3, r2
 80087a2:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	699b      	ldr	r3, [r3, #24]
 80087a8:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80087b0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	da03      	bge.n	80087c0 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80087b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80087bc:	61bb      	str	r3, [r7, #24]
 80087be:	e001      	b.n	80087c4 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 80087c0:	2300      	movs	r3, #0
 80087c2:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f7ff fef9 	bl	80085bc <USB_GetHostSpeed>
 80087ca:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80087cc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80087d0:	2b02      	cmp	r3, #2
 80087d2:	d106      	bne.n	80087e2 <USB_HC_Init+0x1d6>
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2b02      	cmp	r3, #2
 80087d8:	d003      	beq.n	80087e2 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80087da:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80087de:	617b      	str	r3, [r7, #20]
 80087e0:	e001      	b.n	80087e6 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80087e2:	2300      	movs	r3, #0
 80087e4:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80087e6:	787b      	ldrb	r3, [r7, #1]
 80087e8:	059b      	lsls	r3, r3, #22
 80087ea:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80087ee:	78bb      	ldrb	r3, [r7, #2]
 80087f0:	02db      	lsls	r3, r3, #11
 80087f2:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80087f6:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80087f8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80087fc:	049b      	lsls	r3, r3, #18
 80087fe:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008802:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8008804:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008806:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800880a:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800880c:	69bb      	ldr	r3, [r7, #24]
 800880e:	431a      	orrs	r2, r3
 8008810:	697b      	ldr	r3, [r7, #20]
 8008812:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008814:	78fa      	ldrb	r2, [r7, #3]
 8008816:	0151      	lsls	r1, r2, #5
 8008818:	693a      	ldr	r2, [r7, #16]
 800881a:	440a      	add	r2, r1
 800881c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008820:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008824:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8008826:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800882a:	2b03      	cmp	r3, #3
 800882c:	d003      	beq.n	8008836 <USB_HC_Init+0x22a>
 800882e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008832:	2b01      	cmp	r3, #1
 8008834:	d10f      	bne.n	8008856 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008836:	78fb      	ldrb	r3, [r7, #3]
 8008838:	015a      	lsls	r2, r3, #5
 800883a:	693b      	ldr	r3, [r7, #16]
 800883c:	4413      	add	r3, r2
 800883e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	78fa      	ldrb	r2, [r7, #3]
 8008846:	0151      	lsls	r1, r2, #5
 8008848:	693a      	ldr	r2, [r7, #16]
 800884a:	440a      	add	r2, r1
 800884c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008850:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008854:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008856:	7ffb      	ldrb	r3, [r7, #31]
}
 8008858:	4618      	mov	r0, r3
 800885a:	3720      	adds	r7, #32
 800885c:	46bd      	mov	sp, r7
 800885e:	bd80      	pop	{r7, pc}
 8008860:	40040000 	.word	0x40040000

08008864 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b08c      	sub	sp, #48	@ 0x30
 8008868:	af02      	add	r7, sp, #8
 800886a:	60f8      	str	r0, [r7, #12]
 800886c:	60b9      	str	r1, [r7, #8]
 800886e:	4613      	mov	r3, r2
 8008870:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	785b      	ldrb	r3, [r3, #1]
 800887a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800887c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008880:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	4a5d      	ldr	r2, [pc, #372]	@ (80089fc <USB_HC_StartXfer+0x198>)
 8008886:	4293      	cmp	r3, r2
 8008888:	d12f      	bne.n	80088ea <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800888a:	79fb      	ldrb	r3, [r7, #7]
 800888c:	2b01      	cmp	r3, #1
 800888e:	d11c      	bne.n	80088ca <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	7c9b      	ldrb	r3, [r3, #18]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d003      	beq.n	80088a0 <USB_HC_StartXfer+0x3c>
 8008898:	68bb      	ldr	r3, [r7, #8]
 800889a:	7c9b      	ldrb	r3, [r3, #18]
 800889c:	2b02      	cmp	r3, #2
 800889e:	d124      	bne.n	80088ea <USB_HC_StartXfer+0x86>
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	799b      	ldrb	r3, [r3, #6]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d120      	bne.n	80088ea <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80088a8:	69fb      	ldr	r3, [r7, #28]
 80088aa:	015a      	lsls	r2, r3, #5
 80088ac:	6a3b      	ldr	r3, [r7, #32]
 80088ae:	4413      	add	r3, r2
 80088b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088b4:	68db      	ldr	r3, [r3, #12]
 80088b6:	69fa      	ldr	r2, [r7, #28]
 80088b8:	0151      	lsls	r1, r2, #5
 80088ba:	6a3a      	ldr	r2, [r7, #32]
 80088bc:	440a      	add	r2, r1
 80088be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80088c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088c6:	60d3      	str	r3, [r2, #12]
 80088c8:	e00f      	b.n	80088ea <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	791b      	ldrb	r3, [r3, #4]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d10b      	bne.n	80088ea <USB_HC_StartXfer+0x86>
 80088d2:	68bb      	ldr	r3, [r7, #8]
 80088d4:	795b      	ldrb	r3, [r3, #5]
 80088d6:	2b01      	cmp	r3, #1
 80088d8:	d107      	bne.n	80088ea <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	785b      	ldrb	r3, [r3, #1]
 80088de:	4619      	mov	r1, r3
 80088e0:	68f8      	ldr	r0, [r7, #12]
 80088e2:	f000 fb6b 	bl	8008fbc <USB_DoPing>
        return HAL_OK;
 80088e6:	2300      	movs	r3, #0
 80088e8:	e232      	b.n	8008d50 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80088ea:	68bb      	ldr	r3, [r7, #8]
 80088ec:	799b      	ldrb	r3, [r3, #6]
 80088ee:	2b01      	cmp	r3, #1
 80088f0:	d158      	bne.n	80089a4 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80088f2:	2301      	movs	r3, #1
 80088f4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80088f6:	68bb      	ldr	r3, [r7, #8]
 80088f8:	78db      	ldrb	r3, [r3, #3]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d007      	beq.n	800890e <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80088fe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008900:	68ba      	ldr	r2, [r7, #8]
 8008902:	8a92      	ldrh	r2, [r2, #20]
 8008904:	fb03 f202 	mul.w	r2, r3, r2
 8008908:	68bb      	ldr	r3, [r7, #8]
 800890a:	61da      	str	r2, [r3, #28]
 800890c:	e07c      	b.n	8008a08 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	7c9b      	ldrb	r3, [r3, #18]
 8008912:	2b01      	cmp	r3, #1
 8008914:	d130      	bne.n	8008978 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8008916:	68bb      	ldr	r3, [r7, #8]
 8008918:	6a1b      	ldr	r3, [r3, #32]
 800891a:	2bbc      	cmp	r3, #188	@ 0xbc
 800891c:	d918      	bls.n	8008950 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	8a9b      	ldrh	r3, [r3, #20]
 8008922:	461a      	mov	r2, r3
 8008924:	68bb      	ldr	r3, [r7, #8]
 8008926:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8008928:	68bb      	ldr	r3, [r7, #8]
 800892a:	69da      	ldr	r2, [r3, #28]
 800892c:	68bb      	ldr	r3, [r7, #8]
 800892e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8008930:	68bb      	ldr	r3, [r7, #8]
 8008932:	68db      	ldr	r3, [r3, #12]
 8008934:	2b01      	cmp	r3, #1
 8008936:	d003      	beq.n	8008940 <USB_HC_StartXfer+0xdc>
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	68db      	ldr	r3, [r3, #12]
 800893c:	2b02      	cmp	r3, #2
 800893e:	d103      	bne.n	8008948 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	2202      	movs	r2, #2
 8008944:	60da      	str	r2, [r3, #12]
 8008946:	e05f      	b.n	8008a08 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	2201      	movs	r2, #1
 800894c:	60da      	str	r2, [r3, #12]
 800894e:	e05b      	b.n	8008a08 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008950:	68bb      	ldr	r3, [r7, #8]
 8008952:	6a1a      	ldr	r2, [r3, #32]
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	68db      	ldr	r3, [r3, #12]
 800895c:	2b01      	cmp	r3, #1
 800895e:	d007      	beq.n	8008970 <USB_HC_StartXfer+0x10c>
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	68db      	ldr	r3, [r3, #12]
 8008964:	2b02      	cmp	r3, #2
 8008966:	d003      	beq.n	8008970 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8008968:	68bb      	ldr	r3, [r7, #8]
 800896a:	2204      	movs	r2, #4
 800896c:	60da      	str	r2, [r3, #12]
 800896e:	e04b      	b.n	8008a08 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	2203      	movs	r2, #3
 8008974:	60da      	str	r2, [r3, #12]
 8008976:	e047      	b.n	8008a08 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8008978:	79fb      	ldrb	r3, [r7, #7]
 800897a:	2b01      	cmp	r3, #1
 800897c:	d10d      	bne.n	800899a <USB_HC_StartXfer+0x136>
 800897e:	68bb      	ldr	r3, [r7, #8]
 8008980:	6a1b      	ldr	r3, [r3, #32]
 8008982:	68ba      	ldr	r2, [r7, #8]
 8008984:	8a92      	ldrh	r2, [r2, #20]
 8008986:	4293      	cmp	r3, r2
 8008988:	d907      	bls.n	800899a <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800898a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800898c:	68ba      	ldr	r2, [r7, #8]
 800898e:	8a92      	ldrh	r2, [r2, #20]
 8008990:	fb03 f202 	mul.w	r2, r3, r2
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	61da      	str	r2, [r3, #28]
 8008998:	e036      	b.n	8008a08 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	6a1a      	ldr	r2, [r3, #32]
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	61da      	str	r2, [r3, #28]
 80089a2:	e031      	b.n	8008a08 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 80089a4:	68bb      	ldr	r3, [r7, #8]
 80089a6:	6a1b      	ldr	r3, [r3, #32]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d018      	beq.n	80089de <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	6a1b      	ldr	r3, [r3, #32]
 80089b0:	68ba      	ldr	r2, [r7, #8]
 80089b2:	8a92      	ldrh	r2, [r2, #20]
 80089b4:	4413      	add	r3, r2
 80089b6:	3b01      	subs	r3, #1
 80089b8:	68ba      	ldr	r2, [r7, #8]
 80089ba:	8a92      	ldrh	r2, [r2, #20]
 80089bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80089c0:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 80089c2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80089c4:	8b7b      	ldrh	r3, [r7, #26]
 80089c6:	429a      	cmp	r2, r3
 80089c8:	d90b      	bls.n	80089e2 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 80089ca:	8b7b      	ldrh	r3, [r7, #26]
 80089cc:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80089ce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80089d0:	68ba      	ldr	r2, [r7, #8]
 80089d2:	8a92      	ldrh	r2, [r2, #20]
 80089d4:	fb03 f202 	mul.w	r2, r3, r2
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	61da      	str	r2, [r3, #28]
 80089dc:	e001      	b.n	80089e2 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 80089de:	2301      	movs	r3, #1
 80089e0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	78db      	ldrb	r3, [r3, #3]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d00a      	beq.n	8008a00 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80089ea:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80089ec:	68ba      	ldr	r2, [r7, #8]
 80089ee:	8a92      	ldrh	r2, [r2, #20]
 80089f0:	fb03 f202 	mul.w	r2, r3, r2
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	61da      	str	r2, [r3, #28]
 80089f8:	e006      	b.n	8008a08 <USB_HC_StartXfer+0x1a4>
 80089fa:	bf00      	nop
 80089fc:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8008a00:	68bb      	ldr	r3, [r7, #8]
 8008a02:	6a1a      	ldr	r2, [r3, #32]
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008a08:	68bb      	ldr	r3, [r7, #8]
 8008a0a:	69db      	ldr	r3, [r3, #28]
 8008a0c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008a10:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008a12:	04d9      	lsls	r1, r3, #19
 8008a14:	4ba3      	ldr	r3, [pc, #652]	@ (8008ca4 <USB_HC_StartXfer+0x440>)
 8008a16:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008a18:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	7d9b      	ldrb	r3, [r3, #22]
 8008a1e:	075b      	lsls	r3, r3, #29
 8008a20:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008a24:	69f9      	ldr	r1, [r7, #28]
 8008a26:	0148      	lsls	r0, r1, #5
 8008a28:	6a39      	ldr	r1, [r7, #32]
 8008a2a:	4401      	add	r1, r0
 8008a2c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008a30:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008a32:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8008a34:	79fb      	ldrb	r3, [r7, #7]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d009      	beq.n	8008a4e <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008a3a:	68bb      	ldr	r3, [r7, #8]
 8008a3c:	6999      	ldr	r1, [r3, #24]
 8008a3e:	69fb      	ldr	r3, [r7, #28]
 8008a40:	015a      	lsls	r2, r3, #5
 8008a42:	6a3b      	ldr	r3, [r7, #32]
 8008a44:	4413      	add	r3, r2
 8008a46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a4a:	460a      	mov	r2, r1
 8008a4c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008a4e:	6a3b      	ldr	r3, [r7, #32]
 8008a50:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008a54:	689b      	ldr	r3, [r3, #8]
 8008a56:	f003 0301 	and.w	r3, r3, #1
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	bf0c      	ite	eq
 8008a5e:	2301      	moveq	r3, #1
 8008a60:	2300      	movne	r3, #0
 8008a62:	b2db      	uxtb	r3, r3
 8008a64:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008a66:	69fb      	ldr	r3, [r7, #28]
 8008a68:	015a      	lsls	r2, r3, #5
 8008a6a:	6a3b      	ldr	r3, [r7, #32]
 8008a6c:	4413      	add	r3, r2
 8008a6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	69fa      	ldr	r2, [r7, #28]
 8008a76:	0151      	lsls	r1, r2, #5
 8008a78:	6a3a      	ldr	r2, [r7, #32]
 8008a7a:	440a      	add	r2, r1
 8008a7c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a80:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008a84:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008a86:	69fb      	ldr	r3, [r7, #28]
 8008a88:	015a      	lsls	r2, r3, #5
 8008a8a:	6a3b      	ldr	r3, [r7, #32]
 8008a8c:	4413      	add	r3, r2
 8008a8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	7e7b      	ldrb	r3, [r7, #25]
 8008a96:	075b      	lsls	r3, r3, #29
 8008a98:	69f9      	ldr	r1, [r7, #28]
 8008a9a:	0148      	lsls	r0, r1, #5
 8008a9c:	6a39      	ldr	r1, [r7, #32]
 8008a9e:	4401      	add	r1, r0
 8008aa0:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8008aa4:	4313      	orrs	r3, r2
 8008aa6:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	799b      	ldrb	r3, [r3, #6]
 8008aac:	2b01      	cmp	r3, #1
 8008aae:	f040 80c3 	bne.w	8008c38 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	7c5b      	ldrb	r3, [r3, #17]
 8008ab6:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008ab8:	68ba      	ldr	r2, [r7, #8]
 8008aba:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008abc:	4313      	orrs	r3, r2
 8008abe:	69fa      	ldr	r2, [r7, #28]
 8008ac0:	0151      	lsls	r1, r2, #5
 8008ac2:	6a3a      	ldr	r2, [r7, #32]
 8008ac4:	440a      	add	r2, r1
 8008ac6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008aca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008ace:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8008ad0:	69fb      	ldr	r3, [r7, #28]
 8008ad2:	015a      	lsls	r2, r3, #5
 8008ad4:	6a3b      	ldr	r3, [r7, #32]
 8008ad6:	4413      	add	r3, r2
 8008ad8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008adc:	68db      	ldr	r3, [r3, #12]
 8008ade:	69fa      	ldr	r2, [r7, #28]
 8008ae0:	0151      	lsls	r1, r2, #5
 8008ae2:	6a3a      	ldr	r2, [r7, #32]
 8008ae4:	440a      	add	r2, r1
 8008ae6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008aea:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8008aee:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	79db      	ldrb	r3, [r3, #7]
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d123      	bne.n	8008b40 <USB_HC_StartXfer+0x2dc>
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	78db      	ldrb	r3, [r3, #3]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d11f      	bne.n	8008b40 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008b00:	69fb      	ldr	r3, [r7, #28]
 8008b02:	015a      	lsls	r2, r3, #5
 8008b04:	6a3b      	ldr	r3, [r7, #32]
 8008b06:	4413      	add	r3, r2
 8008b08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b0c:	685b      	ldr	r3, [r3, #4]
 8008b0e:	69fa      	ldr	r2, [r7, #28]
 8008b10:	0151      	lsls	r1, r2, #5
 8008b12:	6a3a      	ldr	r2, [r7, #32]
 8008b14:	440a      	add	r2, r1
 8008b16:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008b1e:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8008b20:	69fb      	ldr	r3, [r7, #28]
 8008b22:	015a      	lsls	r2, r3, #5
 8008b24:	6a3b      	ldr	r3, [r7, #32]
 8008b26:	4413      	add	r3, r2
 8008b28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b2c:	68db      	ldr	r3, [r3, #12]
 8008b2e:	69fa      	ldr	r2, [r7, #28]
 8008b30:	0151      	lsls	r1, r2, #5
 8008b32:	6a3a      	ldr	r2, [r7, #32]
 8008b34:	440a      	add	r2, r1
 8008b36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b3e:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	7c9b      	ldrb	r3, [r3, #18]
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	d003      	beq.n	8008b50 <USB_HC_StartXfer+0x2ec>
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	7c9b      	ldrb	r3, [r3, #18]
 8008b4c:	2b03      	cmp	r3, #3
 8008b4e:	d117      	bne.n	8008b80 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8008b54:	2b01      	cmp	r3, #1
 8008b56:	d113      	bne.n	8008b80 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	78db      	ldrb	r3, [r3, #3]
 8008b5c:	2b01      	cmp	r3, #1
 8008b5e:	d10f      	bne.n	8008b80 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008b60:	69fb      	ldr	r3, [r7, #28]
 8008b62:	015a      	lsls	r2, r3, #5
 8008b64:	6a3b      	ldr	r3, [r7, #32]
 8008b66:	4413      	add	r3, r2
 8008b68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b6c:	685b      	ldr	r3, [r3, #4]
 8008b6e:	69fa      	ldr	r2, [r7, #28]
 8008b70:	0151      	lsls	r1, r2, #5
 8008b72:	6a3a      	ldr	r2, [r7, #32]
 8008b74:	440a      	add	r2, r1
 8008b76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008b7e:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	7c9b      	ldrb	r3, [r3, #18]
 8008b84:	2b01      	cmp	r3, #1
 8008b86:	d162      	bne.n	8008c4e <USB_HC_StartXfer+0x3ea>
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	78db      	ldrb	r3, [r3, #3]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d15e      	bne.n	8008c4e <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	68db      	ldr	r3, [r3, #12]
 8008b94:	3b01      	subs	r3, #1
 8008b96:	2b03      	cmp	r3, #3
 8008b98:	d858      	bhi.n	8008c4c <USB_HC_StartXfer+0x3e8>
 8008b9a:	a201      	add	r2, pc, #4	@ (adr r2, 8008ba0 <USB_HC_StartXfer+0x33c>)
 8008b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ba0:	08008bb1 	.word	0x08008bb1
 8008ba4:	08008bd3 	.word	0x08008bd3
 8008ba8:	08008bf5 	.word	0x08008bf5
 8008bac:	08008c17 	.word	0x08008c17
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8008bb0:	69fb      	ldr	r3, [r7, #28]
 8008bb2:	015a      	lsls	r2, r3, #5
 8008bb4:	6a3b      	ldr	r3, [r7, #32]
 8008bb6:	4413      	add	r3, r2
 8008bb8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bbc:	685b      	ldr	r3, [r3, #4]
 8008bbe:	69fa      	ldr	r2, [r7, #28]
 8008bc0:	0151      	lsls	r1, r2, #5
 8008bc2:	6a3a      	ldr	r2, [r7, #32]
 8008bc4:	440a      	add	r2, r1
 8008bc6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008bca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008bce:	6053      	str	r3, [r2, #4]
          break;
 8008bd0:	e03d      	b.n	8008c4e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8008bd2:	69fb      	ldr	r3, [r7, #28]
 8008bd4:	015a      	lsls	r2, r3, #5
 8008bd6:	6a3b      	ldr	r3, [r7, #32]
 8008bd8:	4413      	add	r3, r2
 8008bda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bde:	685b      	ldr	r3, [r3, #4]
 8008be0:	69fa      	ldr	r2, [r7, #28]
 8008be2:	0151      	lsls	r1, r2, #5
 8008be4:	6a3a      	ldr	r2, [r7, #32]
 8008be6:	440a      	add	r2, r1
 8008be8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008bec:	f043 030e 	orr.w	r3, r3, #14
 8008bf0:	6053      	str	r3, [r2, #4]
          break;
 8008bf2:	e02c      	b.n	8008c4e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8008bf4:	69fb      	ldr	r3, [r7, #28]
 8008bf6:	015a      	lsls	r2, r3, #5
 8008bf8:	6a3b      	ldr	r3, [r7, #32]
 8008bfa:	4413      	add	r3, r2
 8008bfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c00:	685b      	ldr	r3, [r3, #4]
 8008c02:	69fa      	ldr	r2, [r7, #28]
 8008c04:	0151      	lsls	r1, r2, #5
 8008c06:	6a3a      	ldr	r2, [r7, #32]
 8008c08:	440a      	add	r2, r1
 8008c0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c0e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008c12:	6053      	str	r3, [r2, #4]
          break;
 8008c14:	e01b      	b.n	8008c4e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8008c16:	69fb      	ldr	r3, [r7, #28]
 8008c18:	015a      	lsls	r2, r3, #5
 8008c1a:	6a3b      	ldr	r3, [r7, #32]
 8008c1c:	4413      	add	r3, r2
 8008c1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c22:	685b      	ldr	r3, [r3, #4]
 8008c24:	69fa      	ldr	r2, [r7, #28]
 8008c26:	0151      	lsls	r1, r2, #5
 8008c28:	6a3a      	ldr	r2, [r7, #32]
 8008c2a:	440a      	add	r2, r1
 8008c2c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c30:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008c34:	6053      	str	r3, [r2, #4]
          break;
 8008c36:	e00a      	b.n	8008c4e <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8008c38:	69fb      	ldr	r3, [r7, #28]
 8008c3a:	015a      	lsls	r2, r3, #5
 8008c3c:	6a3b      	ldr	r3, [r7, #32]
 8008c3e:	4413      	add	r3, r2
 8008c40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c44:	461a      	mov	r2, r3
 8008c46:	2300      	movs	r3, #0
 8008c48:	6053      	str	r3, [r2, #4]
 8008c4a:	e000      	b.n	8008c4e <USB_HC_StartXfer+0x3ea>
          break;
 8008c4c:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008c4e:	69fb      	ldr	r3, [r7, #28]
 8008c50:	015a      	lsls	r2, r3, #5
 8008c52:	6a3b      	ldr	r3, [r7, #32]
 8008c54:	4413      	add	r3, r2
 8008c56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008c5e:	693b      	ldr	r3, [r7, #16]
 8008c60:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008c64:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	78db      	ldrb	r3, [r3, #3]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d004      	beq.n	8008c78 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008c6e:	693b      	ldr	r3, [r7, #16]
 8008c70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c74:	613b      	str	r3, [r7, #16]
 8008c76:	e003      	b.n	8008c80 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008c78:	693b      	ldr	r3, [r7, #16]
 8008c7a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008c7e:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008c80:	693b      	ldr	r3, [r7, #16]
 8008c82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008c86:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008c88:	69fb      	ldr	r3, [r7, #28]
 8008c8a:	015a      	lsls	r2, r3, #5
 8008c8c:	6a3b      	ldr	r3, [r7, #32]
 8008c8e:	4413      	add	r3, r2
 8008c90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c94:	461a      	mov	r2, r3
 8008c96:	693b      	ldr	r3, [r7, #16]
 8008c98:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8008c9a:	79fb      	ldrb	r3, [r7, #7]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d003      	beq.n	8008ca8 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	e055      	b.n	8008d50 <USB_HC_StartXfer+0x4ec>
 8008ca4:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	78db      	ldrb	r3, [r3, #3]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d14e      	bne.n	8008d4e <USB_HC_StartXfer+0x4ea>
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	6a1b      	ldr	r3, [r3, #32]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d04a      	beq.n	8008d4e <USB_HC_StartXfer+0x4ea>
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	79db      	ldrb	r3, [r3, #7]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d146      	bne.n	8008d4e <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	7c9b      	ldrb	r3, [r3, #18]
 8008cc4:	2b03      	cmp	r3, #3
 8008cc6:	d831      	bhi.n	8008d2c <USB_HC_StartXfer+0x4c8>
 8008cc8:	a201      	add	r2, pc, #4	@ (adr r2, 8008cd0 <USB_HC_StartXfer+0x46c>)
 8008cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cce:	bf00      	nop
 8008cd0:	08008ce1 	.word	0x08008ce1
 8008cd4:	08008d05 	.word	0x08008d05
 8008cd8:	08008ce1 	.word	0x08008ce1
 8008cdc:	08008d05 	.word	0x08008d05
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008ce0:	68bb      	ldr	r3, [r7, #8]
 8008ce2:	6a1b      	ldr	r3, [r3, #32]
 8008ce4:	3303      	adds	r3, #3
 8008ce6:	089b      	lsrs	r3, r3, #2
 8008ce8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8008cea:	8afa      	ldrh	r2, [r7, #22]
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cf0:	b29b      	uxth	r3, r3
 8008cf2:	429a      	cmp	r2, r3
 8008cf4:	d91c      	bls.n	8008d30 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	699b      	ldr	r3, [r3, #24]
 8008cfa:	f043 0220 	orr.w	r2, r3, #32
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	619a      	str	r2, [r3, #24]
        }
        break;
 8008d02:	e015      	b.n	8008d30 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	6a1b      	ldr	r3, [r3, #32]
 8008d08:	3303      	adds	r3, #3
 8008d0a:	089b      	lsrs	r3, r3, #2
 8008d0c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008d0e:	8afa      	ldrh	r2, [r7, #22]
 8008d10:	6a3b      	ldr	r3, [r7, #32]
 8008d12:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008d16:	691b      	ldr	r3, [r3, #16]
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	429a      	cmp	r2, r3
 8008d1c:	d90a      	bls.n	8008d34 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	699b      	ldr	r3, [r3, #24]
 8008d22:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	619a      	str	r2, [r3, #24]
        }
        break;
 8008d2a:	e003      	b.n	8008d34 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8008d2c:	bf00      	nop
 8008d2e:	e002      	b.n	8008d36 <USB_HC_StartXfer+0x4d2>
        break;
 8008d30:	bf00      	nop
 8008d32:	e000      	b.n	8008d36 <USB_HC_StartXfer+0x4d2>
        break;
 8008d34:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	6999      	ldr	r1, [r3, #24]
 8008d3a:	68bb      	ldr	r3, [r7, #8]
 8008d3c:	785a      	ldrb	r2, [r3, #1]
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	6a1b      	ldr	r3, [r3, #32]
 8008d42:	b29b      	uxth	r3, r3
 8008d44:	2000      	movs	r0, #0
 8008d46:	9000      	str	r0, [sp, #0]
 8008d48:	68f8      	ldr	r0, [r7, #12]
 8008d4a:	f7ff f9c9 	bl	80080e0 <USB_WritePacket>
  }

  return HAL_OK;
 8008d4e:	2300      	movs	r3, #0
}
 8008d50:	4618      	mov	r0, r3
 8008d52:	3728      	adds	r7, #40	@ 0x28
 8008d54:	46bd      	mov	sp, r7
 8008d56:	bd80      	pop	{r7, pc}

08008d58 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008d58:	b480      	push	{r7}
 8008d5a:	b085      	sub	sp, #20
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008d6a:	695b      	ldr	r3, [r3, #20]
 8008d6c:	b29b      	uxth	r3, r3
}
 8008d6e:	4618      	mov	r0, r3
 8008d70:	3714      	adds	r7, #20
 8008d72:	46bd      	mov	sp, r7
 8008d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d78:	4770      	bx	lr

08008d7a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008d7a:	b480      	push	{r7}
 8008d7c:	b089      	sub	sp, #36	@ 0x24
 8008d7e:	af00      	add	r7, sp, #0
 8008d80:	6078      	str	r0, [r7, #4]
 8008d82:	460b      	mov	r3, r1
 8008d84:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8008d8a:	78fb      	ldrb	r3, [r7, #3]
 8008d8c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8008d8e:	2300      	movs	r3, #0
 8008d90:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008d92:	69bb      	ldr	r3, [r7, #24]
 8008d94:	015a      	lsls	r2, r3, #5
 8008d96:	69fb      	ldr	r3, [r7, #28]
 8008d98:	4413      	add	r3, r2
 8008d9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	0c9b      	lsrs	r3, r3, #18
 8008da2:	f003 0303 	and.w	r3, r3, #3
 8008da6:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008da8:	69bb      	ldr	r3, [r7, #24]
 8008daa:	015a      	lsls	r2, r3, #5
 8008dac:	69fb      	ldr	r3, [r7, #28]
 8008dae:	4413      	add	r3, r2
 8008db0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	0fdb      	lsrs	r3, r3, #31
 8008db8:	f003 0301 	and.w	r3, r3, #1
 8008dbc:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8008dbe:	69bb      	ldr	r3, [r7, #24]
 8008dc0:	015a      	lsls	r2, r3, #5
 8008dc2:	69fb      	ldr	r3, [r7, #28]
 8008dc4:	4413      	add	r3, r2
 8008dc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008dca:	685b      	ldr	r3, [r3, #4]
 8008dcc:	0fdb      	lsrs	r3, r3, #31
 8008dce:	f003 0301 	and.w	r3, r3, #1
 8008dd2:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	689b      	ldr	r3, [r3, #8]
 8008dd8:	f003 0320 	and.w	r3, r3, #32
 8008ddc:	2b20      	cmp	r3, #32
 8008dde:	d10d      	bne.n	8008dfc <USB_HC_Halt+0x82>
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d10a      	bne.n	8008dfc <USB_HC_Halt+0x82>
 8008de6:	693b      	ldr	r3, [r7, #16]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d005      	beq.n	8008df8 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8008dec:	697b      	ldr	r3, [r7, #20]
 8008dee:	2b01      	cmp	r3, #1
 8008df0:	d002      	beq.n	8008df8 <USB_HC_Halt+0x7e>
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	2b03      	cmp	r3, #3
 8008df6:	d101      	bne.n	8008dfc <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8008df8:	2300      	movs	r3, #0
 8008dfa:	e0d8      	b.n	8008fae <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d002      	beq.n	8008e08 <USB_HC_Halt+0x8e>
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	2b02      	cmp	r3, #2
 8008e06:	d173      	bne.n	8008ef0 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008e08:	69bb      	ldr	r3, [r7, #24]
 8008e0a:	015a      	lsls	r2, r3, #5
 8008e0c:	69fb      	ldr	r3, [r7, #28]
 8008e0e:	4413      	add	r3, r2
 8008e10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	69ba      	ldr	r2, [r7, #24]
 8008e18:	0151      	lsls	r1, r2, #5
 8008e1a:	69fa      	ldr	r2, [r7, #28]
 8008e1c:	440a      	add	r2, r1
 8008e1e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e22:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008e26:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	689b      	ldr	r3, [r3, #8]
 8008e2c:	f003 0320 	and.w	r3, r3, #32
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d14a      	bne.n	8008eca <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e38:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d133      	bne.n	8008ea8 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008e40:	69bb      	ldr	r3, [r7, #24]
 8008e42:	015a      	lsls	r2, r3, #5
 8008e44:	69fb      	ldr	r3, [r7, #28]
 8008e46:	4413      	add	r3, r2
 8008e48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	69ba      	ldr	r2, [r7, #24]
 8008e50:	0151      	lsls	r1, r2, #5
 8008e52:	69fa      	ldr	r2, [r7, #28]
 8008e54:	440a      	add	r2, r1
 8008e56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e5a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008e5e:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008e60:	69bb      	ldr	r3, [r7, #24]
 8008e62:	015a      	lsls	r2, r3, #5
 8008e64:	69fb      	ldr	r3, [r7, #28]
 8008e66:	4413      	add	r3, r2
 8008e68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	69ba      	ldr	r2, [r7, #24]
 8008e70:	0151      	lsls	r1, r2, #5
 8008e72:	69fa      	ldr	r2, [r7, #28]
 8008e74:	440a      	add	r2, r1
 8008e76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008e7e:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	3301      	adds	r3, #1
 8008e84:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008e8c:	d82e      	bhi.n	8008eec <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008e8e:	69bb      	ldr	r3, [r7, #24]
 8008e90:	015a      	lsls	r2, r3, #5
 8008e92:	69fb      	ldr	r3, [r7, #28]
 8008e94:	4413      	add	r3, r2
 8008e96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008ea0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ea4:	d0ec      	beq.n	8008e80 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008ea6:	e081      	b.n	8008fac <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008ea8:	69bb      	ldr	r3, [r7, #24]
 8008eaa:	015a      	lsls	r2, r3, #5
 8008eac:	69fb      	ldr	r3, [r7, #28]
 8008eae:	4413      	add	r3, r2
 8008eb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	69ba      	ldr	r2, [r7, #24]
 8008eb8:	0151      	lsls	r1, r2, #5
 8008eba:	69fa      	ldr	r2, [r7, #28]
 8008ebc:	440a      	add	r2, r1
 8008ebe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ec2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008ec6:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008ec8:	e070      	b.n	8008fac <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008eca:	69bb      	ldr	r3, [r7, #24]
 8008ecc:	015a      	lsls	r2, r3, #5
 8008ece:	69fb      	ldr	r3, [r7, #28]
 8008ed0:	4413      	add	r3, r2
 8008ed2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	69ba      	ldr	r2, [r7, #24]
 8008eda:	0151      	lsls	r1, r2, #5
 8008edc:	69fa      	ldr	r2, [r7, #28]
 8008ede:	440a      	add	r2, r1
 8008ee0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ee4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008ee8:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008eea:	e05f      	b.n	8008fac <USB_HC_Halt+0x232>
            break;
 8008eec:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008eee:	e05d      	b.n	8008fac <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008ef0:	69bb      	ldr	r3, [r7, #24]
 8008ef2:	015a      	lsls	r2, r3, #5
 8008ef4:	69fb      	ldr	r3, [r7, #28]
 8008ef6:	4413      	add	r3, r2
 8008ef8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	69ba      	ldr	r2, [r7, #24]
 8008f00:	0151      	lsls	r1, r2, #5
 8008f02:	69fa      	ldr	r2, [r7, #28]
 8008f04:	440a      	add	r2, r1
 8008f06:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f0a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008f0e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008f10:	69fb      	ldr	r3, [r7, #28]
 8008f12:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008f16:	691b      	ldr	r3, [r3, #16]
 8008f18:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d133      	bne.n	8008f88 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008f20:	69bb      	ldr	r3, [r7, #24]
 8008f22:	015a      	lsls	r2, r3, #5
 8008f24:	69fb      	ldr	r3, [r7, #28]
 8008f26:	4413      	add	r3, r2
 8008f28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	69ba      	ldr	r2, [r7, #24]
 8008f30:	0151      	lsls	r1, r2, #5
 8008f32:	69fa      	ldr	r2, [r7, #28]
 8008f34:	440a      	add	r2, r1
 8008f36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f3a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008f3e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008f40:	69bb      	ldr	r3, [r7, #24]
 8008f42:	015a      	lsls	r2, r3, #5
 8008f44:	69fb      	ldr	r3, [r7, #28]
 8008f46:	4413      	add	r3, r2
 8008f48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	69ba      	ldr	r2, [r7, #24]
 8008f50:	0151      	lsls	r1, r2, #5
 8008f52:	69fa      	ldr	r2, [r7, #28]
 8008f54:	440a      	add	r2, r1
 8008f56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f5a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008f5e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	3301      	adds	r3, #1
 8008f64:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008f6c:	d81d      	bhi.n	8008faa <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008f6e:	69bb      	ldr	r3, [r7, #24]
 8008f70:	015a      	lsls	r2, r3, #5
 8008f72:	69fb      	ldr	r3, [r7, #28]
 8008f74:	4413      	add	r3, r2
 8008f76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008f80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008f84:	d0ec      	beq.n	8008f60 <USB_HC_Halt+0x1e6>
 8008f86:	e011      	b.n	8008fac <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008f88:	69bb      	ldr	r3, [r7, #24]
 8008f8a:	015a      	lsls	r2, r3, #5
 8008f8c:	69fb      	ldr	r3, [r7, #28]
 8008f8e:	4413      	add	r3, r2
 8008f90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	69ba      	ldr	r2, [r7, #24]
 8008f98:	0151      	lsls	r1, r2, #5
 8008f9a:	69fa      	ldr	r2, [r7, #28]
 8008f9c:	440a      	add	r2, r1
 8008f9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008fa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008fa6:	6013      	str	r3, [r2, #0]
 8008fa8:	e000      	b.n	8008fac <USB_HC_Halt+0x232>
          break;
 8008faa:	bf00      	nop
    }
  }

  return HAL_OK;
 8008fac:	2300      	movs	r3, #0
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	3724      	adds	r7, #36	@ 0x24
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb8:	4770      	bx	lr
	...

08008fbc <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008fbc:	b480      	push	{r7}
 8008fbe:	b087      	sub	sp, #28
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
 8008fc4:	460b      	mov	r3, r1
 8008fc6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008fcc:	78fb      	ldrb	r3, [r7, #3]
 8008fce:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	04da      	lsls	r2, r3, #19
 8008fd8:	4b15      	ldr	r3, [pc, #84]	@ (8009030 <USB_DoPing+0x74>)
 8008fda:	4013      	ands	r3, r2
 8008fdc:	693a      	ldr	r2, [r7, #16]
 8008fde:	0151      	lsls	r1, r2, #5
 8008fe0:	697a      	ldr	r2, [r7, #20]
 8008fe2:	440a      	add	r2, r1
 8008fe4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008fe8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008fec:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008fee:	693b      	ldr	r3, [r7, #16]
 8008ff0:	015a      	lsls	r2, r3, #5
 8008ff2:	697b      	ldr	r3, [r7, #20]
 8008ff4:	4413      	add	r3, r2
 8008ff6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008ffe:	68bb      	ldr	r3, [r7, #8]
 8009000:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009004:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009006:	68bb      	ldr	r3, [r7, #8]
 8009008:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800900c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	015a      	lsls	r2, r3, #5
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	4413      	add	r3, r2
 8009016:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800901a:	461a      	mov	r2, r3
 800901c:	68bb      	ldr	r3, [r7, #8]
 800901e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8009020:	2300      	movs	r3, #0
}
 8009022:	4618      	mov	r0, r3
 8009024:	371c      	adds	r7, #28
 8009026:	46bd      	mov	sp, r7
 8009028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902c:	4770      	bx	lr
 800902e:	bf00      	nop
 8009030:	1ff80000 	.word	0x1ff80000

08009034 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b088      	sub	sp, #32
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800903c:	2300      	movs	r3, #0
 800903e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8009044:	2300      	movs	r3, #0
 8009046:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	f7fe ff8c 	bl	8007f66 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800904e:	2110      	movs	r1, #16
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	f7fe ffe5 	bl	8008020 <USB_FlushTxFifo>
 8009056:	4603      	mov	r3, r0
 8009058:	2b00      	cmp	r3, #0
 800905a:	d001      	beq.n	8009060 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800905c:	2301      	movs	r3, #1
 800905e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f7ff f80f 	bl	8008084 <USB_FlushRxFifo>
 8009066:	4603      	mov	r3, r0
 8009068:	2b00      	cmp	r3, #0
 800906a:	d001      	beq.n	8009070 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800906c:	2301      	movs	r3, #1
 800906e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8009070:	2300      	movs	r3, #0
 8009072:	61bb      	str	r3, [r7, #24]
 8009074:	e01f      	b.n	80090b6 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8009076:	69bb      	ldr	r3, [r7, #24]
 8009078:	015a      	lsls	r2, r3, #5
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	4413      	add	r3, r2
 800907e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8009086:	693b      	ldr	r3, [r7, #16]
 8009088:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800908c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009094:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009096:	693b      	ldr	r3, [r7, #16]
 8009098:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800909c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800909e:	69bb      	ldr	r3, [r7, #24]
 80090a0:	015a      	lsls	r2, r3, #5
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	4413      	add	r3, r2
 80090a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090aa:	461a      	mov	r2, r3
 80090ac:	693b      	ldr	r3, [r7, #16]
 80090ae:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80090b0:	69bb      	ldr	r3, [r7, #24]
 80090b2:	3301      	adds	r3, #1
 80090b4:	61bb      	str	r3, [r7, #24]
 80090b6:	69bb      	ldr	r3, [r7, #24]
 80090b8:	2b0f      	cmp	r3, #15
 80090ba:	d9dc      	bls.n	8009076 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80090bc:	2300      	movs	r3, #0
 80090be:	61bb      	str	r3, [r7, #24]
 80090c0:	e034      	b.n	800912c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80090c2:	69bb      	ldr	r3, [r7, #24]
 80090c4:	015a      	lsls	r2, r3, #5
 80090c6:	697b      	ldr	r3, [r7, #20]
 80090c8:	4413      	add	r3, r2
 80090ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80090d8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80090e0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80090e8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80090ea:	69bb      	ldr	r3, [r7, #24]
 80090ec:	015a      	lsls	r2, r3, #5
 80090ee:	697b      	ldr	r3, [r7, #20]
 80090f0:	4413      	add	r3, r2
 80090f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090f6:	461a      	mov	r2, r3
 80090f8:	693b      	ldr	r3, [r7, #16]
 80090fa:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	3301      	adds	r3, #1
 8009100:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009108:	d80c      	bhi.n	8009124 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800910a:	69bb      	ldr	r3, [r7, #24]
 800910c:	015a      	lsls	r2, r3, #5
 800910e:	697b      	ldr	r3, [r7, #20]
 8009110:	4413      	add	r3, r2
 8009112:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800911c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009120:	d0ec      	beq.n	80090fc <USB_StopHost+0xc8>
 8009122:	e000      	b.n	8009126 <USB_StopHost+0xf2>
        break;
 8009124:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8009126:	69bb      	ldr	r3, [r7, #24]
 8009128:	3301      	adds	r3, #1
 800912a:	61bb      	str	r3, [r7, #24]
 800912c:	69bb      	ldr	r3, [r7, #24]
 800912e:	2b0f      	cmp	r3, #15
 8009130:	d9c7      	bls.n	80090c2 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8009132:	697b      	ldr	r3, [r7, #20]
 8009134:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009138:	461a      	mov	r2, r3
 800913a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800913e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009146:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8009148:	6878      	ldr	r0, [r7, #4]
 800914a:	f7fe fefb 	bl	8007f44 <USB_EnableGlobalInt>

  return ret;
 800914e:	7ffb      	ldrb	r3, [r7, #31]
}
 8009150:	4618      	mov	r0, r3
 8009152:	3720      	adds	r7, #32
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}

08009158 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8009158:	b590      	push	{r4, r7, lr}
 800915a:	b089      	sub	sp, #36	@ 0x24
 800915c:	af04      	add	r7, sp, #16
 800915e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8009160:	2301      	movs	r3, #1
 8009162:	2202      	movs	r2, #2
 8009164:	2102      	movs	r1, #2
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f000 fc85 	bl	8009a76 <USBH_FindInterface>
 800916c:	4603      	mov	r3, r0
 800916e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8009170:	7bfb      	ldrb	r3, [r7, #15]
 8009172:	2bff      	cmp	r3, #255	@ 0xff
 8009174:	d002      	beq.n	800917c <USBH_CDC_InterfaceInit+0x24>
 8009176:	7bfb      	ldrb	r3, [r7, #15]
 8009178:	2b01      	cmp	r3, #1
 800917a:	d901      	bls.n	8009180 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800917c:	2302      	movs	r3, #2
 800917e:	e13d      	b.n	80093fc <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8009180:	7bfb      	ldrb	r3, [r7, #15]
 8009182:	4619      	mov	r1, r3
 8009184:	6878      	ldr	r0, [r7, #4]
 8009186:	f000 fc5a 	bl	8009a3e <USBH_SelectInterface>
 800918a:	4603      	mov	r3, r0
 800918c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800918e:	7bbb      	ldrb	r3, [r7, #14]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d001      	beq.n	8009198 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8009194:	2302      	movs	r3, #2
 8009196:	e131      	b.n	80093fc <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800919e:	2050      	movs	r0, #80	@ 0x50
 80091a0:	f002 fd9e 	bl	800bce0 <malloc>
 80091a4:	4603      	mov	r3, r0
 80091a6:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80091ae:	69db      	ldr	r3, [r3, #28]
 80091b0:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80091b2:	68bb      	ldr	r3, [r7, #8]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d101      	bne.n	80091bc <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80091b8:	2302      	movs	r3, #2
 80091ba:	e11f      	b.n	80093fc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80091bc:	2250      	movs	r2, #80	@ 0x50
 80091be:	2100      	movs	r1, #0
 80091c0:	68b8      	ldr	r0, [r7, #8]
 80091c2:	f002 fe4b 	bl	800be5c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80091c6:	7bfb      	ldrb	r3, [r7, #15]
 80091c8:	687a      	ldr	r2, [r7, #4]
 80091ca:	211a      	movs	r1, #26
 80091cc:	fb01 f303 	mul.w	r3, r1, r3
 80091d0:	4413      	add	r3, r2
 80091d2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80091d6:	781b      	ldrb	r3, [r3, #0]
 80091d8:	b25b      	sxtb	r3, r3
 80091da:	2b00      	cmp	r3, #0
 80091dc:	da15      	bge.n	800920a <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80091de:	7bfb      	ldrb	r3, [r7, #15]
 80091e0:	687a      	ldr	r2, [r7, #4]
 80091e2:	211a      	movs	r1, #26
 80091e4:	fb01 f303 	mul.w	r3, r1, r3
 80091e8:	4413      	add	r3, r2
 80091ea:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80091ee:	781a      	ldrb	r2, [r3, #0]
 80091f0:	68bb      	ldr	r3, [r7, #8]
 80091f2:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80091f4:	7bfb      	ldrb	r3, [r7, #15]
 80091f6:	687a      	ldr	r2, [r7, #4]
 80091f8:	211a      	movs	r1, #26
 80091fa:	fb01 f303 	mul.w	r3, r1, r3
 80091fe:	4413      	add	r3, r2
 8009200:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009204:	881a      	ldrh	r2, [r3, #0]
 8009206:	68bb      	ldr	r3, [r7, #8]
 8009208:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	785b      	ldrb	r3, [r3, #1]
 800920e:	4619      	mov	r1, r3
 8009210:	6878      	ldr	r0, [r7, #4]
 8009212:	f001 ffbe 	bl	800b192 <USBH_AllocPipe>
 8009216:	4603      	mov	r3, r0
 8009218:	461a      	mov	r2, r3
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	7819      	ldrb	r1, [r3, #0]
 8009222:	68bb      	ldr	r3, [r7, #8]
 8009224:	7858      	ldrb	r0, [r3, #1]
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009232:	68ba      	ldr	r2, [r7, #8]
 8009234:	8952      	ldrh	r2, [r2, #10]
 8009236:	9202      	str	r2, [sp, #8]
 8009238:	2203      	movs	r2, #3
 800923a:	9201      	str	r2, [sp, #4]
 800923c:	9300      	str	r3, [sp, #0]
 800923e:	4623      	mov	r3, r4
 8009240:	4602      	mov	r2, r0
 8009242:	6878      	ldr	r0, [r7, #4]
 8009244:	f001 ff76 	bl	800b134 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8009248:	68bb      	ldr	r3, [r7, #8]
 800924a:	781b      	ldrb	r3, [r3, #0]
 800924c:	2200      	movs	r2, #0
 800924e:	4619      	mov	r1, r3
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f002 fa85 	bl	800b760 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8009256:	2300      	movs	r3, #0
 8009258:	2200      	movs	r2, #0
 800925a:	210a      	movs	r1, #10
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	f000 fc0a 	bl	8009a76 <USBH_FindInterface>
 8009262:	4603      	mov	r3, r0
 8009264:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8009266:	7bfb      	ldrb	r3, [r7, #15]
 8009268:	2bff      	cmp	r3, #255	@ 0xff
 800926a:	d002      	beq.n	8009272 <USBH_CDC_InterfaceInit+0x11a>
 800926c:	7bfb      	ldrb	r3, [r7, #15]
 800926e:	2b01      	cmp	r3, #1
 8009270:	d901      	bls.n	8009276 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8009272:	2302      	movs	r3, #2
 8009274:	e0c2      	b.n	80093fc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8009276:	7bfb      	ldrb	r3, [r7, #15]
 8009278:	687a      	ldr	r2, [r7, #4]
 800927a:	211a      	movs	r1, #26
 800927c:	fb01 f303 	mul.w	r3, r1, r3
 8009280:	4413      	add	r3, r2
 8009282:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009286:	781b      	ldrb	r3, [r3, #0]
 8009288:	b25b      	sxtb	r3, r3
 800928a:	2b00      	cmp	r3, #0
 800928c:	da16      	bge.n	80092bc <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800928e:	7bfb      	ldrb	r3, [r7, #15]
 8009290:	687a      	ldr	r2, [r7, #4]
 8009292:	211a      	movs	r1, #26
 8009294:	fb01 f303 	mul.w	r3, r1, r3
 8009298:	4413      	add	r3, r2
 800929a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800929e:	781a      	ldrb	r2, [r3, #0]
 80092a0:	68bb      	ldr	r3, [r7, #8]
 80092a2:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80092a4:	7bfb      	ldrb	r3, [r7, #15]
 80092a6:	687a      	ldr	r2, [r7, #4]
 80092a8:	211a      	movs	r1, #26
 80092aa:	fb01 f303 	mul.w	r3, r1, r3
 80092ae:	4413      	add	r3, r2
 80092b0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80092b4:	881a      	ldrh	r2, [r3, #0]
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	835a      	strh	r2, [r3, #26]
 80092ba:	e015      	b.n	80092e8 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80092bc:	7bfb      	ldrb	r3, [r7, #15]
 80092be:	687a      	ldr	r2, [r7, #4]
 80092c0:	211a      	movs	r1, #26
 80092c2:	fb01 f303 	mul.w	r3, r1, r3
 80092c6:	4413      	add	r3, r2
 80092c8:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80092cc:	781a      	ldrb	r2, [r3, #0]
 80092ce:	68bb      	ldr	r3, [r7, #8]
 80092d0:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80092d2:	7bfb      	ldrb	r3, [r7, #15]
 80092d4:	687a      	ldr	r2, [r7, #4]
 80092d6:	211a      	movs	r1, #26
 80092d8:	fb01 f303 	mul.w	r3, r1, r3
 80092dc:	4413      	add	r3, r2
 80092de:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80092e2:	881a      	ldrh	r2, [r3, #0]
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80092e8:	7bfb      	ldrb	r3, [r7, #15]
 80092ea:	687a      	ldr	r2, [r7, #4]
 80092ec:	211a      	movs	r1, #26
 80092ee:	fb01 f303 	mul.w	r3, r1, r3
 80092f2:	4413      	add	r3, r2
 80092f4:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80092f8:	781b      	ldrb	r3, [r3, #0]
 80092fa:	b25b      	sxtb	r3, r3
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	da16      	bge.n	800932e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8009300:	7bfb      	ldrb	r3, [r7, #15]
 8009302:	687a      	ldr	r2, [r7, #4]
 8009304:	211a      	movs	r1, #26
 8009306:	fb01 f303 	mul.w	r3, r1, r3
 800930a:	4413      	add	r3, r2
 800930c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8009310:	781a      	ldrb	r2, [r3, #0]
 8009312:	68bb      	ldr	r3, [r7, #8]
 8009314:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009316:	7bfb      	ldrb	r3, [r7, #15]
 8009318:	687a      	ldr	r2, [r7, #4]
 800931a:	211a      	movs	r1, #26
 800931c:	fb01 f303 	mul.w	r3, r1, r3
 8009320:	4413      	add	r3, r2
 8009322:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8009326:	881a      	ldrh	r2, [r3, #0]
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	835a      	strh	r2, [r3, #26]
 800932c:	e015      	b.n	800935a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800932e:	7bfb      	ldrb	r3, [r7, #15]
 8009330:	687a      	ldr	r2, [r7, #4]
 8009332:	211a      	movs	r1, #26
 8009334:	fb01 f303 	mul.w	r3, r1, r3
 8009338:	4413      	add	r3, r2
 800933a:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800933e:	781a      	ldrb	r2, [r3, #0]
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009344:	7bfb      	ldrb	r3, [r7, #15]
 8009346:	687a      	ldr	r2, [r7, #4]
 8009348:	211a      	movs	r1, #26
 800934a:	fb01 f303 	mul.w	r3, r1, r3
 800934e:	4413      	add	r3, r2
 8009350:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8009354:	881a      	ldrh	r2, [r3, #0]
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800935a:	68bb      	ldr	r3, [r7, #8]
 800935c:	7b9b      	ldrb	r3, [r3, #14]
 800935e:	4619      	mov	r1, r3
 8009360:	6878      	ldr	r0, [r7, #4]
 8009362:	f001 ff16 	bl	800b192 <USBH_AllocPipe>
 8009366:	4603      	mov	r3, r0
 8009368:	461a      	mov	r2, r3
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800936e:	68bb      	ldr	r3, [r7, #8]
 8009370:	7bdb      	ldrb	r3, [r3, #15]
 8009372:	4619      	mov	r1, r3
 8009374:	6878      	ldr	r0, [r7, #4]
 8009376:	f001 ff0c 	bl	800b192 <USBH_AllocPipe>
 800937a:	4603      	mov	r3, r0
 800937c:	461a      	mov	r2, r3
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8009382:	68bb      	ldr	r3, [r7, #8]
 8009384:	7b59      	ldrb	r1, [r3, #13]
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	7b98      	ldrb	r0, [r3, #14]
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009396:	68ba      	ldr	r2, [r7, #8]
 8009398:	8b12      	ldrh	r2, [r2, #24]
 800939a:	9202      	str	r2, [sp, #8]
 800939c:	2202      	movs	r2, #2
 800939e:	9201      	str	r2, [sp, #4]
 80093a0:	9300      	str	r3, [sp, #0]
 80093a2:	4623      	mov	r3, r4
 80093a4:	4602      	mov	r2, r0
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f001 fec4 	bl	800b134 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	7b19      	ldrb	r1, [r3, #12]
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	7bd8      	ldrb	r0, [r3, #15]
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80093c0:	68ba      	ldr	r2, [r7, #8]
 80093c2:	8b52      	ldrh	r2, [r2, #26]
 80093c4:	9202      	str	r2, [sp, #8]
 80093c6:	2202      	movs	r2, #2
 80093c8:	9201      	str	r2, [sp, #4]
 80093ca:	9300      	str	r3, [sp, #0]
 80093cc:	4623      	mov	r3, r4
 80093ce:	4602      	mov	r2, r0
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f001 feaf 	bl	800b134 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80093d6:	68bb      	ldr	r3, [r7, #8]
 80093d8:	2200      	movs	r2, #0
 80093da:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	7b5b      	ldrb	r3, [r3, #13]
 80093e2:	2200      	movs	r2, #0
 80093e4:	4619      	mov	r1, r3
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f002 f9ba 	bl	800b760 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80093ec:	68bb      	ldr	r3, [r7, #8]
 80093ee:	7b1b      	ldrb	r3, [r3, #12]
 80093f0:	2200      	movs	r2, #0
 80093f2:	4619      	mov	r1, r3
 80093f4:	6878      	ldr	r0, [r7, #4]
 80093f6:	f002 f9b3 	bl	800b760 <USBH_LL_SetToggle>

  return USBH_OK;
 80093fa:	2300      	movs	r3, #0
}
 80093fc:	4618      	mov	r0, r3
 80093fe:	3714      	adds	r7, #20
 8009400:	46bd      	mov	sp, r7
 8009402:	bd90      	pop	{r4, r7, pc}

08009404 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b084      	sub	sp, #16
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009412:	69db      	ldr	r3, [r3, #28]
 8009414:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	781b      	ldrb	r3, [r3, #0]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d00e      	beq.n	800943c <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	781b      	ldrb	r3, [r3, #0]
 8009422:	4619      	mov	r1, r3
 8009424:	6878      	ldr	r0, [r7, #4]
 8009426:	f001 fea4 	bl	800b172 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	781b      	ldrb	r3, [r3, #0]
 800942e:	4619      	mov	r1, r3
 8009430:	6878      	ldr	r0, [r7, #4]
 8009432:	f001 fecf 	bl	800b1d4 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	2200      	movs	r2, #0
 800943a:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	7b1b      	ldrb	r3, [r3, #12]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d00e      	beq.n	8009462 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	7b1b      	ldrb	r3, [r3, #12]
 8009448:	4619      	mov	r1, r3
 800944a:	6878      	ldr	r0, [r7, #4]
 800944c:	f001 fe91 	bl	800b172 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	7b1b      	ldrb	r3, [r3, #12]
 8009454:	4619      	mov	r1, r3
 8009456:	6878      	ldr	r0, [r7, #4]
 8009458:	f001 febc 	bl	800b1d4 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	2200      	movs	r2, #0
 8009460:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	7b5b      	ldrb	r3, [r3, #13]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d00e      	beq.n	8009488 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	7b5b      	ldrb	r3, [r3, #13]
 800946e:	4619      	mov	r1, r3
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f001 fe7e 	bl	800b172 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	7b5b      	ldrb	r3, [r3, #13]
 800947a:	4619      	mov	r1, r3
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f001 fea9 	bl	800b1d4 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	2200      	movs	r2, #0
 8009486:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800948e:	69db      	ldr	r3, [r3, #28]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d00b      	beq.n	80094ac <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800949a:	69db      	ldr	r3, [r3, #28]
 800949c:	4618      	mov	r0, r3
 800949e:	f002 fc27 	bl	800bcf0 <free>
    phost->pActiveClass->pData = 0U;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80094a8:	2200      	movs	r2, #0
 80094aa:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80094ac:	2300      	movs	r3, #0
}
 80094ae:	4618      	mov	r0, r3
 80094b0:	3710      	adds	r7, #16
 80094b2:	46bd      	mov	sp, r7
 80094b4:	bd80      	pop	{r7, pc}

080094b6 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80094b6:	b580      	push	{r7, lr}
 80094b8:	b084      	sub	sp, #16
 80094ba:	af00      	add	r7, sp, #0
 80094bc:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80094c4:	69db      	ldr	r3, [r3, #28]
 80094c6:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	3340      	adds	r3, #64	@ 0x40
 80094cc:	4619      	mov	r1, r3
 80094ce:	6878      	ldr	r0, [r7, #4]
 80094d0:	f000 f8b1 	bl	8009636 <GetLineCoding>
 80094d4:	4603      	mov	r3, r0
 80094d6:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80094d8:	7afb      	ldrb	r3, [r7, #11]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d105      	bne.n	80094ea <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80094e4:	2102      	movs	r1, #2
 80094e6:	6878      	ldr	r0, [r7, #4]
 80094e8:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80094ea:	7afb      	ldrb	r3, [r7, #11]
}
 80094ec:	4618      	mov	r0, r3
 80094ee:	3710      	adds	r7, #16
 80094f0:	46bd      	mov	sp, r7
 80094f2:	bd80      	pop	{r7, pc}

080094f4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b084      	sub	sp, #16
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80094fc:	2301      	movs	r3, #1
 80094fe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8009500:	2300      	movs	r3, #0
 8009502:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800950a:	69db      	ldr	r3, [r3, #28]
 800950c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800950e:	68bb      	ldr	r3, [r7, #8]
 8009510:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8009514:	2b04      	cmp	r3, #4
 8009516:	d877      	bhi.n	8009608 <USBH_CDC_Process+0x114>
 8009518:	a201      	add	r2, pc, #4	@ (adr r2, 8009520 <USBH_CDC_Process+0x2c>)
 800951a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800951e:	bf00      	nop
 8009520:	08009535 	.word	0x08009535
 8009524:	0800953b 	.word	0x0800953b
 8009528:	0800956b 	.word	0x0800956b
 800952c:	080095df 	.word	0x080095df
 8009530:	080095ed 	.word	0x080095ed
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8009534:	2300      	movs	r3, #0
 8009536:	73fb      	strb	r3, [r7, #15]
      break;
 8009538:	e06d      	b.n	8009616 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800953e:	4619      	mov	r1, r3
 8009540:	6878      	ldr	r0, [r7, #4]
 8009542:	f000 f897 	bl	8009674 <SetLineCoding>
 8009546:	4603      	mov	r3, r0
 8009548:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800954a:	7bbb      	ldrb	r3, [r7, #14]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d104      	bne.n	800955a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	2202      	movs	r2, #2
 8009554:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009558:	e058      	b.n	800960c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800955a:	7bbb      	ldrb	r3, [r7, #14]
 800955c:	2b01      	cmp	r3, #1
 800955e:	d055      	beq.n	800960c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	2204      	movs	r2, #4
 8009564:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8009568:	e050      	b.n	800960c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800956a:	68bb      	ldr	r3, [r7, #8]
 800956c:	3340      	adds	r3, #64	@ 0x40
 800956e:	4619      	mov	r1, r3
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f000 f860 	bl	8009636 <GetLineCoding>
 8009576:	4603      	mov	r3, r0
 8009578:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800957a:	7bbb      	ldrb	r3, [r7, #14]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d126      	bne.n	80095ce <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8009580:	68bb      	ldr	r3, [r7, #8]
 8009582:	2200      	movs	r2, #0
 8009584:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800958e:	68bb      	ldr	r3, [r7, #8]
 8009590:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009592:	791b      	ldrb	r3, [r3, #4]
 8009594:	429a      	cmp	r2, r3
 8009596:	d13b      	bne.n	8009610 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80095a2:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d133      	bne.n	8009610 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80095b2:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80095b4:	429a      	cmp	r2, r3
 80095b6:	d12b      	bne.n	8009610 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80095b8:	68bb      	ldr	r3, [r7, #8]
 80095ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80095c0:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80095c2:	429a      	cmp	r2, r3
 80095c4:	d124      	bne.n	8009610 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f000 f958 	bl	800987c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80095cc:	e020      	b.n	8009610 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80095ce:	7bbb      	ldrb	r3, [r7, #14]
 80095d0:	2b01      	cmp	r3, #1
 80095d2:	d01d      	beq.n	8009610 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	2204      	movs	r2, #4
 80095d8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80095dc:	e018      	b.n	8009610 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80095de:	6878      	ldr	r0, [r7, #4]
 80095e0:	f000 f867 	bl	80096b2 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	f000 f8da 	bl	800979e <CDC_ProcessReception>
      break;
 80095ea:	e014      	b.n	8009616 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80095ec:	2100      	movs	r1, #0
 80095ee:	6878      	ldr	r0, [r7, #4]
 80095f0:	f001 f81a 	bl	800a628 <USBH_ClrFeature>
 80095f4:	4603      	mov	r3, r0
 80095f6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80095f8:	7bbb      	ldrb	r3, [r7, #14]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d10a      	bne.n	8009614 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80095fe:	68bb      	ldr	r3, [r7, #8]
 8009600:	2200      	movs	r2, #0
 8009602:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8009606:	e005      	b.n	8009614 <USBH_CDC_Process+0x120>

    default:
      break;
 8009608:	bf00      	nop
 800960a:	e004      	b.n	8009616 <USBH_CDC_Process+0x122>
      break;
 800960c:	bf00      	nop
 800960e:	e002      	b.n	8009616 <USBH_CDC_Process+0x122>
      break;
 8009610:	bf00      	nop
 8009612:	e000      	b.n	8009616 <USBH_CDC_Process+0x122>
      break;
 8009614:	bf00      	nop

  }

  return status;
 8009616:	7bfb      	ldrb	r3, [r7, #15]
}
 8009618:	4618      	mov	r0, r3
 800961a:	3710      	adds	r7, #16
 800961c:	46bd      	mov	sp, r7
 800961e:	bd80      	pop	{r7, pc}

08009620 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8009620:	b480      	push	{r7}
 8009622:	b083      	sub	sp, #12
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8009628:	2300      	movs	r3, #0
}
 800962a:	4618      	mov	r0, r3
 800962c:	370c      	adds	r7, #12
 800962e:	46bd      	mov	sp, r7
 8009630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009634:	4770      	bx	lr

08009636 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8009636:	b580      	push	{r7, lr}
 8009638:	b082      	sub	sp, #8
 800963a:	af00      	add	r7, sp, #0
 800963c:	6078      	str	r0, [r7, #4]
 800963e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	22a1      	movs	r2, #161	@ 0xa1
 8009644:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	2221      	movs	r2, #33	@ 0x21
 800964a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2200      	movs	r2, #0
 8009650:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2200      	movs	r2, #0
 8009656:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2207      	movs	r2, #7
 800965c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800965e:	683b      	ldr	r3, [r7, #0]
 8009660:	2207      	movs	r2, #7
 8009662:	4619      	mov	r1, r3
 8009664:	6878      	ldr	r0, [r7, #4]
 8009666:	f001 fb14 	bl	800ac92 <USBH_CtlReq>
 800966a:	4603      	mov	r3, r0
}
 800966c:	4618      	mov	r0, r3
 800966e:	3708      	adds	r7, #8
 8009670:	46bd      	mov	sp, r7
 8009672:	bd80      	pop	{r7, pc}

08009674 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b082      	sub	sp, #8
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
 800967c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2221      	movs	r2, #33	@ 0x21
 8009682:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2220      	movs	r2, #32
 8009688:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2200      	movs	r2, #0
 800968e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2200      	movs	r2, #0
 8009694:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2207      	movs	r2, #7
 800969a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	2207      	movs	r2, #7
 80096a0:	4619      	mov	r1, r3
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f001 faf5 	bl	800ac92 <USBH_CtlReq>
 80096a8:	4603      	mov	r3, r0
}
 80096aa:	4618      	mov	r0, r3
 80096ac:	3708      	adds	r7, #8
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bd80      	pop	{r7, pc}

080096b2 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80096b2:	b580      	push	{r7, lr}
 80096b4:	b086      	sub	sp, #24
 80096b6:	af02      	add	r7, sp, #8
 80096b8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80096c0:	69db      	ldr	r3, [r3, #28]
 80096c2:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80096c4:	2300      	movs	r3, #0
 80096c6:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80096ce:	2b01      	cmp	r3, #1
 80096d0:	d002      	beq.n	80096d8 <CDC_ProcessTransmission+0x26>
 80096d2:	2b02      	cmp	r3, #2
 80096d4:	d023      	beq.n	800971e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80096d6:	e05e      	b.n	8009796 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096dc:	68fa      	ldr	r2, [r7, #12]
 80096de:	8b12      	ldrh	r2, [r2, #24]
 80096e0:	4293      	cmp	r3, r2
 80096e2:	d90b      	bls.n	80096fc <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	69d9      	ldr	r1, [r3, #28]
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	8b1a      	ldrh	r2, [r3, #24]
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	7b5b      	ldrb	r3, [r3, #13]
 80096f0:	2001      	movs	r0, #1
 80096f2:	9000      	str	r0, [sp, #0]
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f001 fcda 	bl	800b0ae <USBH_BulkSendData>
 80096fa:	e00b      	b.n	8009714 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8009704:	b29a      	uxth	r2, r3
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	7b5b      	ldrb	r3, [r3, #13]
 800970a:	2001      	movs	r0, #1
 800970c:	9000      	str	r0, [sp, #0]
 800970e:	6878      	ldr	r0, [r7, #4]
 8009710:	f001 fccd 	bl	800b0ae <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	2202      	movs	r2, #2
 8009718:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800971c:	e03b      	b.n	8009796 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	7b5b      	ldrb	r3, [r3, #13]
 8009722:	4619      	mov	r1, r3
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f001 fff1 	bl	800b70c <USBH_LL_GetURBState>
 800972a:	4603      	mov	r3, r0
 800972c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800972e:	7afb      	ldrb	r3, [r7, #11]
 8009730:	2b01      	cmp	r3, #1
 8009732:	d128      	bne.n	8009786 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009738:	68fa      	ldr	r2, [r7, #12]
 800973a:	8b12      	ldrh	r2, [r2, #24]
 800973c:	4293      	cmp	r3, r2
 800973e:	d90e      	bls.n	800975e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009744:	68fa      	ldr	r2, [r7, #12]
 8009746:	8b12      	ldrh	r2, [r2, #24]
 8009748:	1a9a      	subs	r2, r3, r2
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	69db      	ldr	r3, [r3, #28]
 8009752:	68fa      	ldr	r2, [r7, #12]
 8009754:	8b12      	ldrh	r2, [r2, #24]
 8009756:	441a      	add	r2, r3
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	61da      	str	r2, [r3, #28]
 800975c:	e002      	b.n	8009764 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	2200      	movs	r2, #0
 8009762:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009768:	2b00      	cmp	r3, #0
 800976a:	d004      	beq.n	8009776 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	2201      	movs	r2, #1
 8009770:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009774:	e00e      	b.n	8009794 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	2200      	movs	r2, #0
 800977a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f000 f868 	bl	8009854 <USBH_CDC_TransmitCallback>
      break;
 8009784:	e006      	b.n	8009794 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8009786:	7afb      	ldrb	r3, [r7, #11]
 8009788:	2b02      	cmp	r3, #2
 800978a:	d103      	bne.n	8009794 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	2201      	movs	r2, #1
 8009790:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009794:	bf00      	nop
  }
}
 8009796:	bf00      	nop
 8009798:	3710      	adds	r7, #16
 800979a:	46bd      	mov	sp, r7
 800979c:	bd80      	pop	{r7, pc}

0800979e <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800979e:	b580      	push	{r7, lr}
 80097a0:	b086      	sub	sp, #24
 80097a2:	af00      	add	r7, sp, #0
 80097a4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80097ac:	69db      	ldr	r3, [r3, #28]
 80097ae:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80097b0:	2300      	movs	r3, #0
 80097b2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80097b4:	697b      	ldr	r3, [r7, #20]
 80097b6:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80097ba:	2b03      	cmp	r3, #3
 80097bc:	d002      	beq.n	80097c4 <CDC_ProcessReception+0x26>
 80097be:	2b04      	cmp	r3, #4
 80097c0:	d00e      	beq.n	80097e0 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 80097c2:	e043      	b.n	800984c <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	6a19      	ldr	r1, [r3, #32]
 80097c8:	697b      	ldr	r3, [r7, #20]
 80097ca:	8b5a      	ldrh	r2, [r3, #26]
 80097cc:	697b      	ldr	r3, [r7, #20]
 80097ce:	7b1b      	ldrb	r3, [r3, #12]
 80097d0:	6878      	ldr	r0, [r7, #4]
 80097d2:	f001 fc91 	bl	800b0f8 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80097d6:	697b      	ldr	r3, [r7, #20]
 80097d8:	2204      	movs	r2, #4
 80097da:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80097de:	e035      	b.n	800984c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80097e0:	697b      	ldr	r3, [r7, #20]
 80097e2:	7b1b      	ldrb	r3, [r3, #12]
 80097e4:	4619      	mov	r1, r3
 80097e6:	6878      	ldr	r0, [r7, #4]
 80097e8:	f001 ff90 	bl	800b70c <USBH_LL_GetURBState>
 80097ec:	4603      	mov	r3, r0
 80097ee:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80097f0:	7cfb      	ldrb	r3, [r7, #19]
 80097f2:	2b01      	cmp	r3, #1
 80097f4:	d129      	bne.n	800984a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80097f6:	697b      	ldr	r3, [r7, #20]
 80097f8:	7b1b      	ldrb	r3, [r3, #12]
 80097fa:	4619      	mov	r1, r3
 80097fc:	6878      	ldr	r0, [r7, #4]
 80097fe:	f001 fef3 	bl	800b5e8 <USBH_LL_GetLastXferSize>
 8009802:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8009804:	697b      	ldr	r3, [r7, #20]
 8009806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009808:	68fa      	ldr	r2, [r7, #12]
 800980a:	429a      	cmp	r2, r3
 800980c:	d016      	beq.n	800983c <CDC_ProcessReception+0x9e>
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	8b5b      	ldrh	r3, [r3, #26]
 8009812:	461a      	mov	r2, r3
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	4293      	cmp	r3, r2
 8009818:	d110      	bne.n	800983c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800981a:	697b      	ldr	r3, [r7, #20]
 800981c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	1ad2      	subs	r2, r2, r3
 8009822:	697b      	ldr	r3, [r7, #20]
 8009824:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8009826:	697b      	ldr	r3, [r7, #20]
 8009828:	6a1a      	ldr	r2, [r3, #32]
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	441a      	add	r2, r3
 800982e:	697b      	ldr	r3, [r7, #20]
 8009830:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8009832:	697b      	ldr	r3, [r7, #20]
 8009834:	2203      	movs	r2, #3
 8009836:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800983a:	e006      	b.n	800984a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800983c:	697b      	ldr	r3, [r7, #20]
 800983e:	2200      	movs	r2, #0
 8009840:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8009844:	6878      	ldr	r0, [r7, #4]
 8009846:	f000 f80f 	bl	8009868 <USBH_CDC_ReceiveCallback>
      break;
 800984a:	bf00      	nop
  }
}
 800984c:	bf00      	nop
 800984e:	3718      	adds	r7, #24
 8009850:	46bd      	mov	sp, r7
 8009852:	bd80      	pop	{r7, pc}

08009854 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8009854:	b480      	push	{r7}
 8009856:	b083      	sub	sp, #12
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800985c:	bf00      	nop
 800985e:	370c      	adds	r7, #12
 8009860:	46bd      	mov	sp, r7
 8009862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009866:	4770      	bx	lr

08009868 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8009868:	b480      	push	{r7}
 800986a:	b083      	sub	sp, #12
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009870:	bf00      	nop
 8009872:	370c      	adds	r7, #12
 8009874:	46bd      	mov	sp, r7
 8009876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987a:	4770      	bx	lr

0800987c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800987c:	b480      	push	{r7}
 800987e:	b083      	sub	sp, #12
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009884:	bf00      	nop
 8009886:	370c      	adds	r7, #12
 8009888:	46bd      	mov	sp, r7
 800988a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988e:	4770      	bx	lr

08009890 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b084      	sub	sp, #16
 8009894:	af00      	add	r7, sp, #0
 8009896:	60f8      	str	r0, [r7, #12]
 8009898:	60b9      	str	r1, [r7, #8]
 800989a:	4613      	mov	r3, r2
 800989c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d101      	bne.n	80098a8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80098a4:	2302      	movs	r3, #2
 80098a6:	e029      	b.n	80098fc <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	79fa      	ldrb	r2, [r7, #7]
 80098ac:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	2200      	movs	r2, #0
 80098b4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	2200      	movs	r2, #0
 80098bc:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80098c0:	68f8      	ldr	r0, [r7, #12]
 80098c2:	f000 f81f 	bl	8009904 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	2200      	movs	r2, #0
 80098ca:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	2200      	movs	r2, #0
 80098d2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	2200      	movs	r2, #0
 80098da:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	2200      	movs	r2, #0
 80098e2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d003      	beq.n	80098f4 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	68ba      	ldr	r2, [r7, #8]
 80098f0:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80098f4:	68f8      	ldr	r0, [r7, #12]
 80098f6:	f001 fdc3 	bl	800b480 <USBH_LL_Init>

  return USBH_OK;
 80098fa:	2300      	movs	r3, #0
}
 80098fc:	4618      	mov	r0, r3
 80098fe:	3710      	adds	r7, #16
 8009900:	46bd      	mov	sp, r7
 8009902:	bd80      	pop	{r7, pc}

08009904 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b084      	sub	sp, #16
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800990c:	2300      	movs	r3, #0
 800990e:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009910:	2300      	movs	r3, #0
 8009912:	60fb      	str	r3, [r7, #12]
 8009914:	e009      	b.n	800992a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8009916:	687a      	ldr	r2, [r7, #4]
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	33e0      	adds	r3, #224	@ 0xe0
 800991c:	009b      	lsls	r3, r3, #2
 800991e:	4413      	add	r3, r2
 8009920:	2200      	movs	r2, #0
 8009922:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	3301      	adds	r3, #1
 8009928:	60fb      	str	r3, [r7, #12]
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	2b0f      	cmp	r3, #15
 800992e:	d9f2      	bls.n	8009916 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009930:	2300      	movs	r3, #0
 8009932:	60fb      	str	r3, [r7, #12]
 8009934:	e009      	b.n	800994a <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8009936:	687a      	ldr	r2, [r7, #4]
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	4413      	add	r3, r2
 800993c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009940:	2200      	movs	r2, #0
 8009942:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	3301      	adds	r3, #1
 8009948:	60fb      	str	r3, [r7, #12]
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009950:	d3f1      	bcc.n	8009936 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	2200      	movs	r2, #0
 8009956:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2200      	movs	r2, #0
 800995c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2201      	movs	r2, #1
 8009962:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2200      	movs	r2, #0
 8009968:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	2201      	movs	r2, #1
 8009970:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2240      	movs	r2, #64	@ 0x40
 8009976:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2200      	movs	r2, #0
 800997c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2200      	movs	r2, #0
 8009982:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2201      	movs	r2, #1
 800998a:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2200      	movs	r2, #0
 8009992:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2200      	movs	r2, #0
 800999a:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	331c      	adds	r3, #28
 80099a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80099a6:	2100      	movs	r1, #0
 80099a8:	4618      	mov	r0, r3
 80099aa:	f002 fa57 	bl	800be5c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80099b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80099b8:	2100      	movs	r1, #0
 80099ba:	4618      	mov	r0, r3
 80099bc:	f002 fa4e 	bl	800be5c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80099c6:	2212      	movs	r2, #18
 80099c8:	2100      	movs	r1, #0
 80099ca:	4618      	mov	r0, r3
 80099cc:	f002 fa46 	bl	800be5c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80099d6:	223e      	movs	r2, #62	@ 0x3e
 80099d8:	2100      	movs	r1, #0
 80099da:	4618      	mov	r0, r3
 80099dc:	f002 fa3e 	bl	800be5c <memset>

  return USBH_OK;
 80099e0:	2300      	movs	r3, #0
}
 80099e2:	4618      	mov	r0, r3
 80099e4:	3710      	adds	r7, #16
 80099e6:	46bd      	mov	sp, r7
 80099e8:	bd80      	pop	{r7, pc}

080099ea <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80099ea:	b480      	push	{r7}
 80099ec:	b085      	sub	sp, #20
 80099ee:	af00      	add	r7, sp, #0
 80099f0:	6078      	str	r0, [r7, #4]
 80099f2:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80099f4:	2300      	movs	r3, #0
 80099f6:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d016      	beq.n	8009a2c <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d10e      	bne.n	8009a26 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009a0e:	1c59      	adds	r1, r3, #1
 8009a10:	687a      	ldr	r2, [r7, #4]
 8009a12:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8009a16:	687a      	ldr	r2, [r7, #4]
 8009a18:	33de      	adds	r3, #222	@ 0xde
 8009a1a:	6839      	ldr	r1, [r7, #0]
 8009a1c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8009a20:	2300      	movs	r3, #0
 8009a22:	73fb      	strb	r3, [r7, #15]
 8009a24:	e004      	b.n	8009a30 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009a26:	2302      	movs	r3, #2
 8009a28:	73fb      	strb	r3, [r7, #15]
 8009a2a:	e001      	b.n	8009a30 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009a2c:	2302      	movs	r3, #2
 8009a2e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009a30:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a32:	4618      	mov	r0, r3
 8009a34:	3714      	adds	r7, #20
 8009a36:	46bd      	mov	sp, r7
 8009a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3c:	4770      	bx	lr

08009a3e <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009a3e:	b480      	push	{r7}
 8009a40:	b085      	sub	sp, #20
 8009a42:	af00      	add	r7, sp, #0
 8009a44:	6078      	str	r0, [r7, #4]
 8009a46:	460b      	mov	r3, r1
 8009a48:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8009a54:	78fa      	ldrb	r2, [r7, #3]
 8009a56:	429a      	cmp	r2, r3
 8009a58:	d204      	bcs.n	8009a64 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	78fa      	ldrb	r2, [r7, #3]
 8009a5e:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8009a62:	e001      	b.n	8009a68 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8009a64:	2302      	movs	r3, #2
 8009a66:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3714      	adds	r7, #20
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a74:	4770      	bx	lr

08009a76 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8009a76:	b480      	push	{r7}
 8009a78:	b087      	sub	sp, #28
 8009a7a:	af00      	add	r7, sp, #0
 8009a7c:	6078      	str	r0, [r7, #4]
 8009a7e:	4608      	mov	r0, r1
 8009a80:	4611      	mov	r1, r2
 8009a82:	461a      	mov	r2, r3
 8009a84:	4603      	mov	r3, r0
 8009a86:	70fb      	strb	r3, [r7, #3]
 8009a88:	460b      	mov	r3, r1
 8009a8a:	70bb      	strb	r3, [r7, #2]
 8009a8c:	4613      	mov	r3, r2
 8009a8e:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8009a90:	2300      	movs	r3, #0
 8009a92:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009a94:	2300      	movs	r3, #0
 8009a96:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009a9e:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009aa0:	e025      	b.n	8009aee <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8009aa2:	7dfb      	ldrb	r3, [r7, #23]
 8009aa4:	221a      	movs	r2, #26
 8009aa6:	fb02 f303 	mul.w	r3, r2, r3
 8009aaa:	3308      	adds	r3, #8
 8009aac:	68fa      	ldr	r2, [r7, #12]
 8009aae:	4413      	add	r3, r2
 8009ab0:	3302      	adds	r3, #2
 8009ab2:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009ab4:	693b      	ldr	r3, [r7, #16]
 8009ab6:	795b      	ldrb	r3, [r3, #5]
 8009ab8:	78fa      	ldrb	r2, [r7, #3]
 8009aba:	429a      	cmp	r2, r3
 8009abc:	d002      	beq.n	8009ac4 <USBH_FindInterface+0x4e>
 8009abe:	78fb      	ldrb	r3, [r7, #3]
 8009ac0:	2bff      	cmp	r3, #255	@ 0xff
 8009ac2:	d111      	bne.n	8009ae8 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009ac4:	693b      	ldr	r3, [r7, #16]
 8009ac6:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009ac8:	78ba      	ldrb	r2, [r7, #2]
 8009aca:	429a      	cmp	r2, r3
 8009acc:	d002      	beq.n	8009ad4 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009ace:	78bb      	ldrb	r3, [r7, #2]
 8009ad0:	2bff      	cmp	r3, #255	@ 0xff
 8009ad2:	d109      	bne.n	8009ae8 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009ad4:	693b      	ldr	r3, [r7, #16]
 8009ad6:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009ad8:	787a      	ldrb	r2, [r7, #1]
 8009ada:	429a      	cmp	r2, r3
 8009adc:	d002      	beq.n	8009ae4 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009ade:	787b      	ldrb	r3, [r7, #1]
 8009ae0:	2bff      	cmp	r3, #255	@ 0xff
 8009ae2:	d101      	bne.n	8009ae8 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8009ae4:	7dfb      	ldrb	r3, [r7, #23]
 8009ae6:	e006      	b.n	8009af6 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8009ae8:	7dfb      	ldrb	r3, [r7, #23]
 8009aea:	3301      	adds	r3, #1
 8009aec:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009aee:	7dfb      	ldrb	r3, [r7, #23]
 8009af0:	2b01      	cmp	r3, #1
 8009af2:	d9d6      	bls.n	8009aa2 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8009af4:	23ff      	movs	r3, #255	@ 0xff
}
 8009af6:	4618      	mov	r0, r3
 8009af8:	371c      	adds	r7, #28
 8009afa:	46bd      	mov	sp, r7
 8009afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b00:	4770      	bx	lr

08009b02 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8009b02:	b580      	push	{r7, lr}
 8009b04:	b082      	sub	sp, #8
 8009b06:	af00      	add	r7, sp, #0
 8009b08:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8009b0a:	6878      	ldr	r0, [r7, #4]
 8009b0c:	f001 fcf4 	bl	800b4f8 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8009b10:	2101      	movs	r1, #1
 8009b12:	6878      	ldr	r0, [r7, #4]
 8009b14:	f001 fe0d 	bl	800b732 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8009b18:	2300      	movs	r3, #0
}
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	3708      	adds	r7, #8
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	bd80      	pop	{r7, pc}
	...

08009b24 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b088      	sub	sp, #32
 8009b28:	af04      	add	r7, sp, #16
 8009b2a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009b2c:	2302      	movs	r3, #2
 8009b2e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8009b30:	2300      	movs	r3, #0
 8009b32:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8009b3a:	b2db      	uxtb	r3, r3
 8009b3c:	2b01      	cmp	r3, #1
 8009b3e:	d102      	bne.n	8009b46 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2203      	movs	r2, #3
 8009b44:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	781b      	ldrb	r3, [r3, #0]
 8009b4a:	b2db      	uxtb	r3, r3
 8009b4c:	2b0b      	cmp	r3, #11
 8009b4e:	f200 81bb 	bhi.w	8009ec8 <USBH_Process+0x3a4>
 8009b52:	a201      	add	r2, pc, #4	@ (adr r2, 8009b58 <USBH_Process+0x34>)
 8009b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b58:	08009b89 	.word	0x08009b89
 8009b5c:	08009bbb 	.word	0x08009bbb
 8009b60:	08009c23 	.word	0x08009c23
 8009b64:	08009e63 	.word	0x08009e63
 8009b68:	08009ec9 	.word	0x08009ec9
 8009b6c:	08009cc3 	.word	0x08009cc3
 8009b70:	08009e09 	.word	0x08009e09
 8009b74:	08009cf9 	.word	0x08009cf9
 8009b78:	08009d19 	.word	0x08009d19
 8009b7c:	08009d37 	.word	0x08009d37
 8009b80:	08009d7b 	.word	0x08009d7b
 8009b84:	08009e4b 	.word	0x08009e4b
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8009b8e:	b2db      	uxtb	r3, r3
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	f000 819b 	beq.w	8009ecc <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	2201      	movs	r2, #1
 8009b9a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8009b9c:	20c8      	movs	r0, #200	@ 0xc8
 8009b9e:	f001 fe12 	bl	800b7c6 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8009ba2:	6878      	ldr	r0, [r7, #4]
 8009ba4:	f001 fd05 	bl	800b5b2 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2200      	movs	r2, #0
 8009bac:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009bb8:	e188      	b.n	8009ecc <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8009bc0:	2b01      	cmp	r3, #1
 8009bc2:	d107      	bne.n	8009bd4 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2202      	movs	r2, #2
 8009bd0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009bd2:	e18a      	b.n	8009eea <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8009bda:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009bde:	d914      	bls.n	8009c0a <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009be6:	3301      	adds	r3, #1
 8009be8:	b2da      	uxtb	r2, r3
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009bf6:	2b03      	cmp	r3, #3
 8009bf8:	d903      	bls.n	8009c02 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	220d      	movs	r2, #13
 8009bfe:	701a      	strb	r2, [r3, #0]
      break;
 8009c00:	e173      	b.n	8009eea <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	2200      	movs	r2, #0
 8009c06:	701a      	strb	r2, [r3, #0]
      break;
 8009c08:	e16f      	b.n	8009eea <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8009c10:	f103 020a 	add.w	r2, r3, #10
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8009c1a:	200a      	movs	r0, #10
 8009c1c:	f001 fdd3 	bl	800b7c6 <USBH_Delay>
      break;
 8009c20:	e163      	b.n	8009eea <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d005      	beq.n	8009c38 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009c32:	2104      	movs	r1, #4
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8009c38:	2064      	movs	r0, #100	@ 0x64
 8009c3a:	f001 fdc4 	bl	800b7c6 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8009c3e:	6878      	ldr	r0, [r7, #4]
 8009c40:	f001 fc90 	bl	800b564 <USBH_LL_GetSpeed>
 8009c44:	4603      	mov	r3, r0
 8009c46:	461a      	mov	r2, r3
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2205      	movs	r2, #5
 8009c52:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8009c54:	2100      	movs	r1, #0
 8009c56:	6878      	ldr	r0, [r7, #4]
 8009c58:	f001 fa9b 	bl	800b192 <USBH_AllocPipe>
 8009c5c:	4603      	mov	r3, r0
 8009c5e:	461a      	mov	r2, r3
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009c64:	2180      	movs	r1, #128	@ 0x80
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f001 fa93 	bl	800b192 <USBH_AllocPipe>
 8009c6c:	4603      	mov	r3, r0
 8009c6e:	461a      	mov	r2, r3
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	7919      	ldrb	r1, [r3, #4]
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009c84:	687a      	ldr	r2, [r7, #4]
 8009c86:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009c88:	9202      	str	r2, [sp, #8]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	9201      	str	r2, [sp, #4]
 8009c8e:	9300      	str	r3, [sp, #0]
 8009c90:	4603      	mov	r3, r0
 8009c92:	2280      	movs	r2, #128	@ 0x80
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f001 fa4d 	bl	800b134 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	7959      	ldrb	r1, [r3, #5]
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009caa:	687a      	ldr	r2, [r7, #4]
 8009cac:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009cae:	9202      	str	r2, [sp, #8]
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	9201      	str	r2, [sp, #4]
 8009cb4:	9300      	str	r3, [sp, #0]
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	2200      	movs	r2, #0
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f001 fa3a 	bl	800b134 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009cc0:	e113      	b.n	8009eea <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f000 f916 	bl	8009ef4 <USBH_HandleEnum>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8009ccc:	7bbb      	ldrb	r3, [r7, #14]
 8009cce:	b2db      	uxtb	r3, r3
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	f040 80fd 	bne.w	8009ed0 <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2200      	movs	r2, #0
 8009cda:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8009ce4:	2b01      	cmp	r3, #1
 8009ce6:	d103      	bne.n	8009cf0 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2208      	movs	r2, #8
 8009cec:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009cee:	e0ef      	b.n	8009ed0 <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2207      	movs	r2, #7
 8009cf4:	701a      	strb	r2, [r3, #0]
      break;
 8009cf6:	e0eb      	b.n	8009ed0 <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	f000 80e8 	beq.w	8009ed4 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009d0a:	2101      	movs	r1, #1
 8009d0c:	6878      	ldr	r0, [r7, #4]
 8009d0e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2208      	movs	r2, #8
 8009d14:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8009d16:	e0dd      	b.n	8009ed4 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8009d1e:	4619      	mov	r1, r3
 8009d20:	6878      	ldr	r0, [r7, #4]
 8009d22:	f000 fc3a 	bl	800a59a <USBH_SetCfg>
 8009d26:	4603      	mov	r3, r0
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	f040 80d5 	bne.w	8009ed8 <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	2209      	movs	r2, #9
 8009d32:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009d34:	e0d0      	b.n	8009ed8 <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8009d3c:	f003 0320 	and.w	r3, r3, #32
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d016      	beq.n	8009d72 <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8009d44:	2101      	movs	r1, #1
 8009d46:	6878      	ldr	r0, [r7, #4]
 8009d48:	f000 fc4a 	bl	800a5e0 <USBH_SetFeature>
 8009d4c:	4603      	mov	r3, r0
 8009d4e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009d50:	7bbb      	ldrb	r3, [r7, #14]
 8009d52:	b2db      	uxtb	r3, r3
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d103      	bne.n	8009d60 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	220a      	movs	r2, #10
 8009d5c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009d5e:	e0bd      	b.n	8009edc <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 8009d60:	7bbb      	ldrb	r3, [r7, #14]
 8009d62:	b2db      	uxtb	r3, r3
 8009d64:	2b03      	cmp	r3, #3
 8009d66:	f040 80b9 	bne.w	8009edc <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	220a      	movs	r2, #10
 8009d6e:	701a      	strb	r2, [r3, #0]
      break;
 8009d70:	e0b4      	b.n	8009edc <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	220a      	movs	r2, #10
 8009d76:	701a      	strb	r2, [r3, #0]
      break;
 8009d78:	e0b0      	b.n	8009edc <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	f000 80ad 	beq.w	8009ee0 <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009d8e:	2300      	movs	r3, #0
 8009d90:	73fb      	strb	r3, [r7, #15]
 8009d92:	e016      	b.n	8009dc2 <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8009d94:	7bfa      	ldrb	r2, [r7, #15]
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	32de      	adds	r2, #222	@ 0xde
 8009d9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d9e:	791a      	ldrb	r2, [r3, #4]
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8009da6:	429a      	cmp	r2, r3
 8009da8:	d108      	bne.n	8009dbc <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 8009daa:	7bfa      	ldrb	r2, [r7, #15]
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	32de      	adds	r2, #222	@ 0xde
 8009db0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8009dba:	e005      	b.n	8009dc8 <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009dbc:	7bfb      	ldrb	r3, [r7, #15]
 8009dbe:	3301      	adds	r3, #1
 8009dc0:	73fb      	strb	r3, [r7, #15]
 8009dc2:	7bfb      	ldrb	r3, [r7, #15]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d0e5      	beq.n	8009d94 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d016      	beq.n	8009e00 <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009dd8:	689b      	ldr	r3, [r3, #8]
 8009dda:	6878      	ldr	r0, [r7, #4]
 8009ddc:	4798      	blx	r3
 8009dde:	4603      	mov	r3, r0
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d109      	bne.n	8009df8 <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2206      	movs	r2, #6
 8009de8:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009df0:	2103      	movs	r1, #3
 8009df2:	6878      	ldr	r0, [r7, #4]
 8009df4:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009df6:	e073      	b.n	8009ee0 <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	220d      	movs	r2, #13
 8009dfc:	701a      	strb	r2, [r3, #0]
      break;
 8009dfe:	e06f      	b.n	8009ee0 <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	220d      	movs	r2, #13
 8009e04:	701a      	strb	r2, [r3, #0]
      break;
 8009e06:	e06b      	b.n	8009ee0 <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d017      	beq.n	8009e42 <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009e18:	691b      	ldr	r3, [r3, #16]
 8009e1a:	6878      	ldr	r0, [r7, #4]
 8009e1c:	4798      	blx	r3
 8009e1e:	4603      	mov	r3, r0
 8009e20:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009e22:	7bbb      	ldrb	r3, [r7, #14]
 8009e24:	b2db      	uxtb	r3, r3
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d103      	bne.n	8009e32 <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	220b      	movs	r2, #11
 8009e2e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009e30:	e058      	b.n	8009ee4 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 8009e32:	7bbb      	ldrb	r3, [r7, #14]
 8009e34:	b2db      	uxtb	r3, r3
 8009e36:	2b02      	cmp	r3, #2
 8009e38:	d154      	bne.n	8009ee4 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	220d      	movs	r2, #13
 8009e3e:	701a      	strb	r2, [r3, #0]
      break;
 8009e40:	e050      	b.n	8009ee4 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	220d      	movs	r2, #13
 8009e46:	701a      	strb	r2, [r3, #0]
      break;
 8009e48:	e04c      	b.n	8009ee4 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d049      	beq.n	8009ee8 <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009e5a:	695b      	ldr	r3, [r3, #20]
 8009e5c:	6878      	ldr	r0, [r7, #4]
 8009e5e:	4798      	blx	r3
      }
      break;
 8009e60:	e042      	b.n	8009ee8 <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	2200      	movs	r2, #0
 8009e66:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8009e6a:	6878      	ldr	r0, [r7, #4]
 8009e6c:	f7ff fd4a 	bl	8009904 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d009      	beq.n	8009e8e <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009e80:	68db      	ldr	r3, [r3, #12]
 8009e82:	6878      	ldr	r0, [r7, #4]
 8009e84:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	2200      	movs	r2, #0
 8009e8a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d005      	beq.n	8009ea4 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009e9e:	2105      	movs	r1, #5
 8009ea0:	6878      	ldr	r0, [r7, #4]
 8009ea2:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8009eaa:	b2db      	uxtb	r3, r3
 8009eac:	2b01      	cmp	r3, #1
 8009eae:	d107      	bne.n	8009ec0 <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f7ff fe22 	bl	8009b02 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009ebe:	e014      	b.n	8009eea <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	f001 fb19 	bl	800b4f8 <USBH_LL_Start>
      break;
 8009ec6:	e010      	b.n	8009eea <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 8009ec8:	bf00      	nop
 8009eca:	e00e      	b.n	8009eea <USBH_Process+0x3c6>
      break;
 8009ecc:	bf00      	nop
 8009ece:	e00c      	b.n	8009eea <USBH_Process+0x3c6>
      break;
 8009ed0:	bf00      	nop
 8009ed2:	e00a      	b.n	8009eea <USBH_Process+0x3c6>
    break;
 8009ed4:	bf00      	nop
 8009ed6:	e008      	b.n	8009eea <USBH_Process+0x3c6>
      break;
 8009ed8:	bf00      	nop
 8009eda:	e006      	b.n	8009eea <USBH_Process+0x3c6>
      break;
 8009edc:	bf00      	nop
 8009ede:	e004      	b.n	8009eea <USBH_Process+0x3c6>
      break;
 8009ee0:	bf00      	nop
 8009ee2:	e002      	b.n	8009eea <USBH_Process+0x3c6>
      break;
 8009ee4:	bf00      	nop
 8009ee6:	e000      	b.n	8009eea <USBH_Process+0x3c6>
      break;
 8009ee8:	bf00      	nop
  }
  return USBH_OK;
 8009eea:	2300      	movs	r3, #0
}
 8009eec:	4618      	mov	r0, r3
 8009eee:	3710      	adds	r7, #16
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}

08009ef4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b088      	sub	sp, #32
 8009ef8:	af04      	add	r7, sp, #16
 8009efa:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009efc:	2301      	movs	r3, #1
 8009efe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009f00:	2301      	movs	r3, #1
 8009f02:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	785b      	ldrb	r3, [r3, #1]
 8009f08:	2b07      	cmp	r3, #7
 8009f0a:	f200 81bd 	bhi.w	800a288 <USBH_HandleEnum+0x394>
 8009f0e:	a201      	add	r2, pc, #4	@ (adr r2, 8009f14 <USBH_HandleEnum+0x20>)
 8009f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f14:	08009f35 	.word	0x08009f35
 8009f18:	08009fef 	.word	0x08009fef
 8009f1c:	0800a059 	.word	0x0800a059
 8009f20:	0800a0e3 	.word	0x0800a0e3
 8009f24:	0800a14d 	.word	0x0800a14d
 8009f28:	0800a1bd 	.word	0x0800a1bd
 8009f2c:	0800a203 	.word	0x0800a203
 8009f30:	0800a249 	.word	0x0800a249
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009f34:	2108      	movs	r1, #8
 8009f36:	6878      	ldr	r0, [r7, #4]
 8009f38:	f000 fa4c 	bl	800a3d4 <USBH_Get_DevDesc>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009f40:	7bbb      	ldrb	r3, [r7, #14]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d12e      	bne.n	8009fa4 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2201      	movs	r2, #1
 8009f54:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	7919      	ldrb	r1, [r3, #4]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009f66:	687a      	ldr	r2, [r7, #4]
 8009f68:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009f6a:	9202      	str	r2, [sp, #8]
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	9201      	str	r2, [sp, #4]
 8009f70:	9300      	str	r3, [sp, #0]
 8009f72:	4603      	mov	r3, r0
 8009f74:	2280      	movs	r2, #128	@ 0x80
 8009f76:	6878      	ldr	r0, [r7, #4]
 8009f78:	f001 f8dc 	bl	800b134 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	7959      	ldrb	r1, [r3, #5]
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009f8c:	687a      	ldr	r2, [r7, #4]
 8009f8e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009f90:	9202      	str	r2, [sp, #8]
 8009f92:	2200      	movs	r2, #0
 8009f94:	9201      	str	r2, [sp, #4]
 8009f96:	9300      	str	r3, [sp, #0]
 8009f98:	4603      	mov	r3, r0
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	6878      	ldr	r0, [r7, #4]
 8009f9e:	f001 f8c9 	bl	800b134 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009fa2:	e173      	b.n	800a28c <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009fa4:	7bbb      	ldrb	r3, [r7, #14]
 8009fa6:	2b03      	cmp	r3, #3
 8009fa8:	f040 8170 	bne.w	800a28c <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009fb2:	3301      	adds	r3, #1
 8009fb4:	b2da      	uxtb	r2, r3
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009fc2:	2b03      	cmp	r3, #3
 8009fc4:	d903      	bls.n	8009fce <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	220d      	movs	r2, #13
 8009fca:	701a      	strb	r2, [r3, #0]
      break;
 8009fcc:	e15e      	b.n	800a28c <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	795b      	ldrb	r3, [r3, #5]
 8009fd2:	4619      	mov	r1, r3
 8009fd4:	6878      	ldr	r0, [r7, #4]
 8009fd6:	f001 f8fd 	bl	800b1d4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	791b      	ldrb	r3, [r3, #4]
 8009fde:	4619      	mov	r1, r3
 8009fe0:	6878      	ldr	r0, [r7, #4]
 8009fe2:	f001 f8f7 	bl	800b1d4 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2200      	movs	r2, #0
 8009fea:	701a      	strb	r2, [r3, #0]
      break;
 8009fec:	e14e      	b.n	800a28c <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8009fee:	2112      	movs	r1, #18
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f000 f9ef 	bl	800a3d4 <USBH_Get_DevDesc>
 8009ff6:	4603      	mov	r3, r0
 8009ff8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009ffa:	7bbb      	ldrb	r3, [r7, #14]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d103      	bne.n	800a008 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2202      	movs	r2, #2
 800a004:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a006:	e143      	b.n	800a290 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a008:	7bbb      	ldrb	r3, [r7, #14]
 800a00a:	2b03      	cmp	r3, #3
 800a00c:	f040 8140 	bne.w	800a290 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a016:	3301      	adds	r3, #1
 800a018:	b2da      	uxtb	r2, r3
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a026:	2b03      	cmp	r3, #3
 800a028:	d903      	bls.n	800a032 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	220d      	movs	r2, #13
 800a02e:	701a      	strb	r2, [r3, #0]
      break;
 800a030:	e12e      	b.n	800a290 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	795b      	ldrb	r3, [r3, #5]
 800a036:	4619      	mov	r1, r3
 800a038:	6878      	ldr	r0, [r7, #4]
 800a03a:	f001 f8cb 	bl	800b1d4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	791b      	ldrb	r3, [r3, #4]
 800a042:	4619      	mov	r1, r3
 800a044:	6878      	ldr	r0, [r7, #4]
 800a046:	f001 f8c5 	bl	800b1d4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2200      	movs	r2, #0
 800a04e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2200      	movs	r2, #0
 800a054:	701a      	strb	r2, [r3, #0]
      break;
 800a056:	e11b      	b.n	800a290 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800a058:	2101      	movs	r1, #1
 800a05a:	6878      	ldr	r0, [r7, #4]
 800a05c:	f000 fa79 	bl	800a552 <USBH_SetAddress>
 800a060:	4603      	mov	r3, r0
 800a062:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a064:	7bbb      	ldrb	r3, [r7, #14]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d130      	bne.n	800a0cc <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800a06a:	2002      	movs	r0, #2
 800a06c:	f001 fbab 	bl	800b7c6 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2201      	movs	r2, #1
 800a074:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2203      	movs	r2, #3
 800a07c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	7919      	ldrb	r1, [r3, #4]
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a08e:	687a      	ldr	r2, [r7, #4]
 800a090:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a092:	9202      	str	r2, [sp, #8]
 800a094:	2200      	movs	r2, #0
 800a096:	9201      	str	r2, [sp, #4]
 800a098:	9300      	str	r3, [sp, #0]
 800a09a:	4603      	mov	r3, r0
 800a09c:	2280      	movs	r2, #128	@ 0x80
 800a09e:	6878      	ldr	r0, [r7, #4]
 800a0a0:	f001 f848 	bl	800b134 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	7959      	ldrb	r1, [r3, #5]
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a0b4:	687a      	ldr	r2, [r7, #4]
 800a0b6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a0b8:	9202      	str	r2, [sp, #8]
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	9201      	str	r2, [sp, #4]
 800a0be:	9300      	str	r3, [sp, #0]
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	6878      	ldr	r0, [r7, #4]
 800a0c6:	f001 f835 	bl	800b134 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a0ca:	e0e3      	b.n	800a294 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a0cc:	7bbb      	ldrb	r3, [r7, #14]
 800a0ce:	2b03      	cmp	r3, #3
 800a0d0:	f040 80e0 	bne.w	800a294 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	220d      	movs	r2, #13
 800a0d8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2200      	movs	r2, #0
 800a0de:	705a      	strb	r2, [r3, #1]
      break;
 800a0e0:	e0d8      	b.n	800a294 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800a0e2:	2109      	movs	r1, #9
 800a0e4:	6878      	ldr	r0, [r7, #4]
 800a0e6:	f000 f9a1 	bl	800a42c <USBH_Get_CfgDesc>
 800a0ea:	4603      	mov	r3, r0
 800a0ec:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a0ee:	7bbb      	ldrb	r3, [r7, #14]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d103      	bne.n	800a0fc <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	2204      	movs	r2, #4
 800a0f8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a0fa:	e0cd      	b.n	800a298 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a0fc:	7bbb      	ldrb	r3, [r7, #14]
 800a0fe:	2b03      	cmp	r3, #3
 800a100:	f040 80ca 	bne.w	800a298 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a10a:	3301      	adds	r3, #1
 800a10c:	b2da      	uxtb	r2, r3
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a11a:	2b03      	cmp	r3, #3
 800a11c:	d903      	bls.n	800a126 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	220d      	movs	r2, #13
 800a122:	701a      	strb	r2, [r3, #0]
      break;
 800a124:	e0b8      	b.n	800a298 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	795b      	ldrb	r3, [r3, #5]
 800a12a:	4619      	mov	r1, r3
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	f001 f851 	bl	800b1d4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	791b      	ldrb	r3, [r3, #4]
 800a136:	4619      	mov	r1, r3
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f001 f84b 	bl	800b1d4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	2200      	movs	r2, #0
 800a142:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2200      	movs	r2, #0
 800a148:	701a      	strb	r2, [r3, #0]
      break;
 800a14a:	e0a5      	b.n	800a298 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800a152:	4619      	mov	r1, r3
 800a154:	6878      	ldr	r0, [r7, #4]
 800a156:	f000 f969 	bl	800a42c <USBH_Get_CfgDesc>
 800a15a:	4603      	mov	r3, r0
 800a15c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a15e:	7bbb      	ldrb	r3, [r7, #14]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d103      	bne.n	800a16c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2205      	movs	r2, #5
 800a168:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a16a:	e097      	b.n	800a29c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a16c:	7bbb      	ldrb	r3, [r7, #14]
 800a16e:	2b03      	cmp	r3, #3
 800a170:	f040 8094 	bne.w	800a29c <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a17a:	3301      	adds	r3, #1
 800a17c:	b2da      	uxtb	r2, r3
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a18a:	2b03      	cmp	r3, #3
 800a18c:	d903      	bls.n	800a196 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	220d      	movs	r2, #13
 800a192:	701a      	strb	r2, [r3, #0]
      break;
 800a194:	e082      	b.n	800a29c <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	795b      	ldrb	r3, [r3, #5]
 800a19a:	4619      	mov	r1, r3
 800a19c:	6878      	ldr	r0, [r7, #4]
 800a19e:	f001 f819 	bl	800b1d4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	791b      	ldrb	r3, [r3, #4]
 800a1a6:	4619      	mov	r1, r3
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f001 f813 	bl	800b1d4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	701a      	strb	r2, [r3, #0]
      break;
 800a1ba:	e06f      	b.n	800a29c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d019      	beq.n	800a1fa <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a1d2:	23ff      	movs	r3, #255	@ 0xff
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f000 f953 	bl	800a480 <USBH_Get_StringDesc>
 800a1da:	4603      	mov	r3, r0
 800a1dc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a1de:	7bbb      	ldrb	r3, [r7, #14]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d103      	bne.n	800a1ec <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2206      	movs	r2, #6
 800a1e8:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a1ea:	e059      	b.n	800a2a0 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a1ec:	7bbb      	ldrb	r3, [r7, #14]
 800a1ee:	2b03      	cmp	r3, #3
 800a1f0:	d156      	bne.n	800a2a0 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	2206      	movs	r2, #6
 800a1f6:	705a      	strb	r2, [r3, #1]
      break;
 800a1f8:	e052      	b.n	800a2a0 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2206      	movs	r2, #6
 800a1fe:	705a      	strb	r2, [r3, #1]
      break;
 800a200:	e04e      	b.n	800a2a0 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d019      	beq.n	800a240 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a218:	23ff      	movs	r3, #255	@ 0xff
 800a21a:	6878      	ldr	r0, [r7, #4]
 800a21c:	f000 f930 	bl	800a480 <USBH_Get_StringDesc>
 800a220:	4603      	mov	r3, r0
 800a222:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a224:	7bbb      	ldrb	r3, [r7, #14]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d103      	bne.n	800a232 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	2207      	movs	r2, #7
 800a22e:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a230:	e038      	b.n	800a2a4 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a232:	7bbb      	ldrb	r3, [r7, #14]
 800a234:	2b03      	cmp	r3, #3
 800a236:	d135      	bne.n	800a2a4 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	2207      	movs	r2, #7
 800a23c:	705a      	strb	r2, [r3, #1]
      break;
 800a23e:	e031      	b.n	800a2a4 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2207      	movs	r2, #7
 800a244:	705a      	strb	r2, [r3, #1]
      break;
 800a246:	e02d      	b.n	800a2a4 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d017      	beq.n	800a282 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a25e:	23ff      	movs	r3, #255	@ 0xff
 800a260:	6878      	ldr	r0, [r7, #4]
 800a262:	f000 f90d 	bl	800a480 <USBH_Get_StringDesc>
 800a266:	4603      	mov	r3, r0
 800a268:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a26a:	7bbb      	ldrb	r3, [r7, #14]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d102      	bne.n	800a276 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800a270:	2300      	movs	r3, #0
 800a272:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800a274:	e018      	b.n	800a2a8 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a276:	7bbb      	ldrb	r3, [r7, #14]
 800a278:	2b03      	cmp	r3, #3
 800a27a:	d115      	bne.n	800a2a8 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800a27c:	2300      	movs	r3, #0
 800a27e:	73fb      	strb	r3, [r7, #15]
      break;
 800a280:	e012      	b.n	800a2a8 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800a282:	2300      	movs	r3, #0
 800a284:	73fb      	strb	r3, [r7, #15]
      break;
 800a286:	e00f      	b.n	800a2a8 <USBH_HandleEnum+0x3b4>

    default:
      break;
 800a288:	bf00      	nop
 800a28a:	e00e      	b.n	800a2aa <USBH_HandleEnum+0x3b6>
      break;
 800a28c:	bf00      	nop
 800a28e:	e00c      	b.n	800a2aa <USBH_HandleEnum+0x3b6>
      break;
 800a290:	bf00      	nop
 800a292:	e00a      	b.n	800a2aa <USBH_HandleEnum+0x3b6>
      break;
 800a294:	bf00      	nop
 800a296:	e008      	b.n	800a2aa <USBH_HandleEnum+0x3b6>
      break;
 800a298:	bf00      	nop
 800a29a:	e006      	b.n	800a2aa <USBH_HandleEnum+0x3b6>
      break;
 800a29c:	bf00      	nop
 800a29e:	e004      	b.n	800a2aa <USBH_HandleEnum+0x3b6>
      break;
 800a2a0:	bf00      	nop
 800a2a2:	e002      	b.n	800a2aa <USBH_HandleEnum+0x3b6>
      break;
 800a2a4:	bf00      	nop
 800a2a6:	e000      	b.n	800a2aa <USBH_HandleEnum+0x3b6>
      break;
 800a2a8:	bf00      	nop
  }
  return Status;
 800a2aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	3710      	adds	r7, #16
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	bd80      	pop	{r7, pc}

0800a2b4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b083      	sub	sp, #12
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
 800a2bc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	683a      	ldr	r2, [r7, #0]
 800a2c2:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800a2c6:	bf00      	nop
 800a2c8:	370c      	adds	r7, #12
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d0:	4770      	bx	lr

0800a2d2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800a2d2:	b580      	push	{r7, lr}
 800a2d4:	b082      	sub	sp, #8
 800a2d6:	af00      	add	r7, sp, #0
 800a2d8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a2e0:	1c5a      	adds	r2, r3, #1
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800a2e8:	6878      	ldr	r0, [r7, #4]
 800a2ea:	f000 f804 	bl	800a2f6 <USBH_HandleSof>
}
 800a2ee:	bf00      	nop
 800a2f0:	3708      	adds	r7, #8
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	bd80      	pop	{r7, pc}

0800a2f6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800a2f6:	b580      	push	{r7, lr}
 800a2f8:	b082      	sub	sp, #8
 800a2fa:	af00      	add	r7, sp, #0
 800a2fc:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	781b      	ldrb	r3, [r3, #0]
 800a302:	b2db      	uxtb	r3, r3
 800a304:	2b0b      	cmp	r3, #11
 800a306:	d10a      	bne.n	800a31e <USBH_HandleSof+0x28>
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d005      	beq.n	800a31e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a318:	699b      	ldr	r3, [r3, #24]
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	4798      	blx	r3
  }
}
 800a31e:	bf00      	nop
 800a320:	3708      	adds	r7, #8
 800a322:	46bd      	mov	sp, r7
 800a324:	bd80      	pop	{r7, pc}

0800a326 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800a326:	b480      	push	{r7}
 800a328:	b083      	sub	sp, #12
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2201      	movs	r2, #1
 800a332:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800a336:	bf00      	nop
}
 800a338:	370c      	adds	r7, #12
 800a33a:	46bd      	mov	sp, r7
 800a33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a340:	4770      	bx	lr

0800a342 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800a342:	b480      	push	{r7}
 800a344:	b083      	sub	sp, #12
 800a346:	af00      	add	r7, sp, #0
 800a348:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	2200      	movs	r2, #0
 800a34e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 800a352:	bf00      	nop
}
 800a354:	370c      	adds	r7, #12
 800a356:	46bd      	mov	sp, r7
 800a358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35c:	4770      	bx	lr

0800a35e <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800a35e:	b480      	push	{r7}
 800a360:	b083      	sub	sp, #12
 800a362:	af00      	add	r7, sp, #0
 800a364:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2201      	movs	r2, #1
 800a36a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	2200      	movs	r2, #0
 800a372:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	2200      	movs	r2, #0
 800a37a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800a37e:	2300      	movs	r3, #0
}
 800a380:	4618      	mov	r0, r3
 800a382:	370c      	adds	r7, #12
 800a384:	46bd      	mov	sp, r7
 800a386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38a:	4770      	bx	lr

0800a38c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800a38c:	b580      	push	{r7, lr}
 800a38e:	b082      	sub	sp, #8
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2201      	movs	r2, #1
 800a398:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2200      	movs	r2, #0
 800a3a0:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800a3ac:	6878      	ldr	r0, [r7, #4]
 800a3ae:	f001 f8be 	bl	800b52e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	791b      	ldrb	r3, [r3, #4]
 800a3b6:	4619      	mov	r1, r3
 800a3b8:	6878      	ldr	r0, [r7, #4]
 800a3ba:	f000 ff0b 	bl	800b1d4 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	795b      	ldrb	r3, [r3, #5]
 800a3c2:	4619      	mov	r1, r3
 800a3c4:	6878      	ldr	r0, [r7, #4]
 800a3c6:	f000 ff05 	bl	800b1d4 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800a3ca:	2300      	movs	r3, #0
}
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	3708      	adds	r7, #8
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	bd80      	pop	{r7, pc}

0800a3d4 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b086      	sub	sp, #24
 800a3d8:	af02      	add	r7, sp, #8
 800a3da:	6078      	str	r0, [r7, #4]
 800a3dc:	460b      	mov	r3, r1
 800a3de:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800a3e0:	887b      	ldrh	r3, [r7, #2]
 800a3e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3e6:	d901      	bls.n	800a3ec <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a3e8:	2303      	movs	r3, #3
 800a3ea:	e01b      	b.n	800a424 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800a3f2:	887b      	ldrh	r3, [r7, #2]
 800a3f4:	9300      	str	r3, [sp, #0]
 800a3f6:	4613      	mov	r3, r2
 800a3f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a3fc:	2100      	movs	r1, #0
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f000 f872 	bl	800a4e8 <USBH_GetDescriptor>
 800a404:	4603      	mov	r3, r0
 800a406:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800a408:	7bfb      	ldrb	r3, [r7, #15]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d109      	bne.n	800a422 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a414:	887a      	ldrh	r2, [r7, #2]
 800a416:	4619      	mov	r1, r3
 800a418:	6878      	ldr	r0, [r7, #4]
 800a41a:	f000 f929 	bl	800a670 <USBH_ParseDevDesc>
 800a41e:	4603      	mov	r3, r0
 800a420:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a422:	7bfb      	ldrb	r3, [r7, #15]
}
 800a424:	4618      	mov	r0, r3
 800a426:	3710      	adds	r7, #16
 800a428:	46bd      	mov	sp, r7
 800a42a:	bd80      	pop	{r7, pc}

0800a42c <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b086      	sub	sp, #24
 800a430:	af02      	add	r7, sp, #8
 800a432:	6078      	str	r0, [r7, #4]
 800a434:	460b      	mov	r3, r1
 800a436:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	331c      	adds	r3, #28
 800a43c:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800a43e:	887b      	ldrh	r3, [r7, #2]
 800a440:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a444:	d901      	bls.n	800a44a <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a446:	2303      	movs	r3, #3
 800a448:	e016      	b.n	800a478 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800a44a:	887b      	ldrh	r3, [r7, #2]
 800a44c:	9300      	str	r3, [sp, #0]
 800a44e:	68bb      	ldr	r3, [r7, #8]
 800a450:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a454:	2100      	movs	r1, #0
 800a456:	6878      	ldr	r0, [r7, #4]
 800a458:	f000 f846 	bl	800a4e8 <USBH_GetDescriptor>
 800a45c:	4603      	mov	r3, r0
 800a45e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800a460:	7bfb      	ldrb	r3, [r7, #15]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d107      	bne.n	800a476 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800a466:	887b      	ldrh	r3, [r7, #2]
 800a468:	461a      	mov	r2, r3
 800a46a:	68b9      	ldr	r1, [r7, #8]
 800a46c:	6878      	ldr	r0, [r7, #4]
 800a46e:	f000 f9af 	bl	800a7d0 <USBH_ParseCfgDesc>
 800a472:	4603      	mov	r3, r0
 800a474:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a476:	7bfb      	ldrb	r3, [r7, #15]
}
 800a478:	4618      	mov	r0, r3
 800a47a:	3710      	adds	r7, #16
 800a47c:	46bd      	mov	sp, r7
 800a47e:	bd80      	pop	{r7, pc}

0800a480 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b088      	sub	sp, #32
 800a484:	af02      	add	r7, sp, #8
 800a486:	60f8      	str	r0, [r7, #12]
 800a488:	607a      	str	r2, [r7, #4]
 800a48a:	461a      	mov	r2, r3
 800a48c:	460b      	mov	r3, r1
 800a48e:	72fb      	strb	r3, [r7, #11]
 800a490:	4613      	mov	r3, r2
 800a492:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800a494:	893b      	ldrh	r3, [r7, #8]
 800a496:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a49a:	d802      	bhi.n	800a4a2 <USBH_Get_StringDesc+0x22>
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d101      	bne.n	800a4a6 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a4a2:	2303      	movs	r3, #3
 800a4a4:	e01c      	b.n	800a4e0 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800a4a6:	7afb      	ldrb	r3, [r7, #11]
 800a4a8:	b29b      	uxth	r3, r3
 800a4aa:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800a4ae:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800a4b6:	893b      	ldrh	r3, [r7, #8]
 800a4b8:	9300      	str	r3, [sp, #0]
 800a4ba:	460b      	mov	r3, r1
 800a4bc:	2100      	movs	r1, #0
 800a4be:	68f8      	ldr	r0, [r7, #12]
 800a4c0:	f000 f812 	bl	800a4e8 <USBH_GetDescriptor>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800a4c8:	7dfb      	ldrb	r3, [r7, #23]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d107      	bne.n	800a4de <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a4d4:	893a      	ldrh	r2, [r7, #8]
 800a4d6:	6879      	ldr	r1, [r7, #4]
 800a4d8:	4618      	mov	r0, r3
 800a4da:	f000 fb8d 	bl	800abf8 <USBH_ParseStringDesc>
  }

  return status;
 800a4de:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	3718      	adds	r7, #24
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	bd80      	pop	{r7, pc}

0800a4e8 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b084      	sub	sp, #16
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	60f8      	str	r0, [r7, #12]
 800a4f0:	607b      	str	r3, [r7, #4]
 800a4f2:	460b      	mov	r3, r1
 800a4f4:	72fb      	strb	r3, [r7, #11]
 800a4f6:	4613      	mov	r3, r2
 800a4f8:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	789b      	ldrb	r3, [r3, #2]
 800a4fe:	2b01      	cmp	r3, #1
 800a500:	d11c      	bne.n	800a53c <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800a502:	7afb      	ldrb	r3, [r7, #11]
 800a504:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a508:	b2da      	uxtb	r2, r3
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	2206      	movs	r2, #6
 800a512:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	893a      	ldrh	r2, [r7, #8]
 800a518:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800a51a:	893b      	ldrh	r3, [r7, #8]
 800a51c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a520:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a524:	d104      	bne.n	800a530 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	f240 4209 	movw	r2, #1033	@ 0x409
 800a52c:	829a      	strh	r2, [r3, #20]
 800a52e:	e002      	b.n	800a536 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	2200      	movs	r2, #0
 800a534:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	8b3a      	ldrh	r2, [r7, #24]
 800a53a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800a53c:	8b3b      	ldrh	r3, [r7, #24]
 800a53e:	461a      	mov	r2, r3
 800a540:	6879      	ldr	r1, [r7, #4]
 800a542:	68f8      	ldr	r0, [r7, #12]
 800a544:	f000 fba5 	bl	800ac92 <USBH_CtlReq>
 800a548:	4603      	mov	r3, r0
}
 800a54a:	4618      	mov	r0, r3
 800a54c:	3710      	adds	r7, #16
 800a54e:	46bd      	mov	sp, r7
 800a550:	bd80      	pop	{r7, pc}

0800a552 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800a552:	b580      	push	{r7, lr}
 800a554:	b082      	sub	sp, #8
 800a556:	af00      	add	r7, sp, #0
 800a558:	6078      	str	r0, [r7, #4]
 800a55a:	460b      	mov	r3, r1
 800a55c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	789b      	ldrb	r3, [r3, #2]
 800a562:	2b01      	cmp	r3, #1
 800a564:	d10f      	bne.n	800a586 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2200      	movs	r2, #0
 800a56a:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2205      	movs	r2, #5
 800a570:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800a572:	78fb      	ldrb	r3, [r7, #3]
 800a574:	b29a      	uxth	r2, r3
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	2200      	movs	r2, #0
 800a57e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	2200      	movs	r2, #0
 800a584:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a586:	2200      	movs	r2, #0
 800a588:	2100      	movs	r1, #0
 800a58a:	6878      	ldr	r0, [r7, #4]
 800a58c:	f000 fb81 	bl	800ac92 <USBH_CtlReq>
 800a590:	4603      	mov	r3, r0
}
 800a592:	4618      	mov	r0, r3
 800a594:	3708      	adds	r7, #8
 800a596:	46bd      	mov	sp, r7
 800a598:	bd80      	pop	{r7, pc}

0800a59a <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800a59a:	b580      	push	{r7, lr}
 800a59c:	b082      	sub	sp, #8
 800a59e:	af00      	add	r7, sp, #0
 800a5a0:	6078      	str	r0, [r7, #4]
 800a5a2:	460b      	mov	r3, r1
 800a5a4:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	789b      	ldrb	r3, [r3, #2]
 800a5aa:	2b01      	cmp	r3, #1
 800a5ac:	d10e      	bne.n	800a5cc <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2209      	movs	r2, #9
 800a5b8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	887a      	ldrh	r2, [r7, #2]
 800a5be:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	2100      	movs	r1, #0
 800a5d0:	6878      	ldr	r0, [r7, #4]
 800a5d2:	f000 fb5e 	bl	800ac92 <USBH_CtlReq>
 800a5d6:	4603      	mov	r3, r0
}
 800a5d8:	4618      	mov	r0, r3
 800a5da:	3708      	adds	r7, #8
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	bd80      	pop	{r7, pc}

0800a5e0 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b082      	sub	sp, #8
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
 800a5e8:	460b      	mov	r3, r1
 800a5ea:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	789b      	ldrb	r3, [r3, #2]
 800a5f0:	2b01      	cmp	r3, #1
 800a5f2:	d10f      	bne.n	800a614 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	2203      	movs	r2, #3
 800a5fe:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800a600:	78fb      	ldrb	r3, [r7, #3]
 800a602:	b29a      	uxth	r2, r3
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2200      	movs	r2, #0
 800a60c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	2200      	movs	r2, #0
 800a612:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a614:	2200      	movs	r2, #0
 800a616:	2100      	movs	r1, #0
 800a618:	6878      	ldr	r0, [r7, #4]
 800a61a:	f000 fb3a 	bl	800ac92 <USBH_CtlReq>
 800a61e:	4603      	mov	r3, r0
}
 800a620:	4618      	mov	r0, r3
 800a622:	3708      	adds	r7, #8
 800a624:	46bd      	mov	sp, r7
 800a626:	bd80      	pop	{r7, pc}

0800a628 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b082      	sub	sp, #8
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
 800a630:	460b      	mov	r3, r1
 800a632:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	789b      	ldrb	r3, [r3, #2]
 800a638:	2b01      	cmp	r3, #1
 800a63a:	d10f      	bne.n	800a65c <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	2202      	movs	r2, #2
 800a640:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	2201      	movs	r2, #1
 800a646:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2200      	movs	r2, #0
 800a64c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800a64e:	78fb      	ldrb	r3, [r7, #3]
 800a650:	b29a      	uxth	r2, r3
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	2200      	movs	r2, #0
 800a65a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a65c:	2200      	movs	r2, #0
 800a65e:	2100      	movs	r1, #0
 800a660:	6878      	ldr	r0, [r7, #4]
 800a662:	f000 fb16 	bl	800ac92 <USBH_CtlReq>
 800a666:	4603      	mov	r3, r0
}
 800a668:	4618      	mov	r0, r3
 800a66a:	3708      	adds	r7, #8
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bd80      	pop	{r7, pc}

0800a670 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a670:	b480      	push	{r7}
 800a672:	b087      	sub	sp, #28
 800a674:	af00      	add	r7, sp, #0
 800a676:	60f8      	str	r0, [r7, #12]
 800a678:	60b9      	str	r1, [r7, #8]
 800a67a:	4613      	mov	r3, r2
 800a67c:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800a684:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800a686:	2300      	movs	r3, #0
 800a688:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800a68a:	68bb      	ldr	r3, [r7, #8]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d101      	bne.n	800a694 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800a690:	2302      	movs	r3, #2
 800a692:	e094      	b.n	800a7be <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800a694:	68bb      	ldr	r3, [r7, #8]
 800a696:	781a      	ldrb	r2, [r3, #0]
 800a698:	693b      	ldr	r3, [r7, #16]
 800a69a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	785a      	ldrb	r2, [r3, #1]
 800a6a0:	693b      	ldr	r3, [r7, #16]
 800a6a2:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	3302      	adds	r3, #2
 800a6a8:	781b      	ldrb	r3, [r3, #0]
 800a6aa:	461a      	mov	r2, r3
 800a6ac:	68bb      	ldr	r3, [r7, #8]
 800a6ae:	3303      	adds	r3, #3
 800a6b0:	781b      	ldrb	r3, [r3, #0]
 800a6b2:	021b      	lsls	r3, r3, #8
 800a6b4:	b29b      	uxth	r3, r3
 800a6b6:	4313      	orrs	r3, r2
 800a6b8:	b29a      	uxth	r2, r3
 800a6ba:	693b      	ldr	r3, [r7, #16]
 800a6bc:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800a6be:	68bb      	ldr	r3, [r7, #8]
 800a6c0:	791a      	ldrb	r2, [r3, #4]
 800a6c2:	693b      	ldr	r3, [r7, #16]
 800a6c4:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	795a      	ldrb	r2, [r3, #5]
 800a6ca:	693b      	ldr	r3, [r7, #16]
 800a6cc:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	799a      	ldrb	r2, [r3, #6]
 800a6d2:	693b      	ldr	r3, [r7, #16]
 800a6d4:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800a6d6:	68bb      	ldr	r3, [r7, #8]
 800a6d8:	79da      	ldrb	r2, [r3, #7]
 800a6da:	693b      	ldr	r3, [r7, #16]
 800a6dc:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d004      	beq.n	800a6f2 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800a6ee:	2b01      	cmp	r3, #1
 800a6f0:	d11b      	bne.n	800a72a <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800a6f2:	693b      	ldr	r3, [r7, #16]
 800a6f4:	79db      	ldrb	r3, [r3, #7]
 800a6f6:	2b20      	cmp	r3, #32
 800a6f8:	dc0f      	bgt.n	800a71a <USBH_ParseDevDesc+0xaa>
 800a6fa:	2b08      	cmp	r3, #8
 800a6fc:	db0f      	blt.n	800a71e <USBH_ParseDevDesc+0xae>
 800a6fe:	3b08      	subs	r3, #8
 800a700:	4a32      	ldr	r2, [pc, #200]	@ (800a7cc <USBH_ParseDevDesc+0x15c>)
 800a702:	fa22 f303 	lsr.w	r3, r2, r3
 800a706:	f003 0301 	and.w	r3, r3, #1
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	bf14      	ite	ne
 800a70e:	2301      	movne	r3, #1
 800a710:	2300      	moveq	r3, #0
 800a712:	b2db      	uxtb	r3, r3
 800a714:	2b00      	cmp	r3, #0
 800a716:	d106      	bne.n	800a726 <USBH_ParseDevDesc+0xb6>
 800a718:	e001      	b.n	800a71e <USBH_ParseDevDesc+0xae>
 800a71a:	2b40      	cmp	r3, #64	@ 0x40
 800a71c:	d003      	beq.n	800a726 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800a71e:	693b      	ldr	r3, [r7, #16]
 800a720:	2208      	movs	r2, #8
 800a722:	71da      	strb	r2, [r3, #7]
        break;
 800a724:	e000      	b.n	800a728 <USBH_ParseDevDesc+0xb8>
        break;
 800a726:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800a728:	e00e      	b.n	800a748 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a730:	2b02      	cmp	r3, #2
 800a732:	d107      	bne.n	800a744 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800a734:	693b      	ldr	r3, [r7, #16]
 800a736:	79db      	ldrb	r3, [r3, #7]
 800a738:	2b08      	cmp	r3, #8
 800a73a:	d005      	beq.n	800a748 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800a73c:	693b      	ldr	r3, [r7, #16]
 800a73e:	2208      	movs	r2, #8
 800a740:	71da      	strb	r2, [r3, #7]
 800a742:	e001      	b.n	800a748 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800a744:	2303      	movs	r3, #3
 800a746:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800a748:	88fb      	ldrh	r3, [r7, #6]
 800a74a:	2b08      	cmp	r3, #8
 800a74c:	d936      	bls.n	800a7bc <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800a74e:	68bb      	ldr	r3, [r7, #8]
 800a750:	3308      	adds	r3, #8
 800a752:	781b      	ldrb	r3, [r3, #0]
 800a754:	461a      	mov	r2, r3
 800a756:	68bb      	ldr	r3, [r7, #8]
 800a758:	3309      	adds	r3, #9
 800a75a:	781b      	ldrb	r3, [r3, #0]
 800a75c:	021b      	lsls	r3, r3, #8
 800a75e:	b29b      	uxth	r3, r3
 800a760:	4313      	orrs	r3, r2
 800a762:	b29a      	uxth	r2, r3
 800a764:	693b      	ldr	r3, [r7, #16]
 800a766:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800a768:	68bb      	ldr	r3, [r7, #8]
 800a76a:	330a      	adds	r3, #10
 800a76c:	781b      	ldrb	r3, [r3, #0]
 800a76e:	461a      	mov	r2, r3
 800a770:	68bb      	ldr	r3, [r7, #8]
 800a772:	330b      	adds	r3, #11
 800a774:	781b      	ldrb	r3, [r3, #0]
 800a776:	021b      	lsls	r3, r3, #8
 800a778:	b29b      	uxth	r3, r3
 800a77a:	4313      	orrs	r3, r2
 800a77c:	b29a      	uxth	r2, r3
 800a77e:	693b      	ldr	r3, [r7, #16]
 800a780:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800a782:	68bb      	ldr	r3, [r7, #8]
 800a784:	330c      	adds	r3, #12
 800a786:	781b      	ldrb	r3, [r3, #0]
 800a788:	461a      	mov	r2, r3
 800a78a:	68bb      	ldr	r3, [r7, #8]
 800a78c:	330d      	adds	r3, #13
 800a78e:	781b      	ldrb	r3, [r3, #0]
 800a790:	021b      	lsls	r3, r3, #8
 800a792:	b29b      	uxth	r3, r3
 800a794:	4313      	orrs	r3, r2
 800a796:	b29a      	uxth	r2, r3
 800a798:	693b      	ldr	r3, [r7, #16]
 800a79a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	7b9a      	ldrb	r2, [r3, #14]
 800a7a0:	693b      	ldr	r3, [r7, #16]
 800a7a2:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800a7a4:	68bb      	ldr	r3, [r7, #8]
 800a7a6:	7bda      	ldrb	r2, [r3, #15]
 800a7a8:	693b      	ldr	r3, [r7, #16]
 800a7aa:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800a7ac:	68bb      	ldr	r3, [r7, #8]
 800a7ae:	7c1a      	ldrb	r2, [r3, #16]
 800a7b0:	693b      	ldr	r3, [r7, #16]
 800a7b2:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800a7b4:	68bb      	ldr	r3, [r7, #8]
 800a7b6:	7c5a      	ldrb	r2, [r3, #17]
 800a7b8:	693b      	ldr	r3, [r7, #16]
 800a7ba:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800a7bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7be:	4618      	mov	r0, r3
 800a7c0:	371c      	adds	r7, #28
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c8:	4770      	bx	lr
 800a7ca:	bf00      	nop
 800a7cc:	01000101 	.word	0x01000101

0800a7d0 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b08c      	sub	sp, #48	@ 0x30
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	60f8      	str	r0, [r7, #12]
 800a7d8:	60b9      	str	r1, [r7, #8]
 800a7da:	4613      	mov	r3, r2
 800a7dc:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800a7e4:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800a7f8:	68bb      	ldr	r3, [r7, #8]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d101      	bne.n	800a802 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800a7fe:	2302      	movs	r3, #2
 800a800:	e0da      	b.n	800a9b8 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800a802:	68bb      	ldr	r3, [r7, #8]
 800a804:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800a806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a808:	781b      	ldrb	r3, [r3, #0]
 800a80a:	2b09      	cmp	r3, #9
 800a80c:	d002      	beq.n	800a814 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800a80e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a810:	2209      	movs	r2, #9
 800a812:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800a814:	68bb      	ldr	r3, [r7, #8]
 800a816:	781a      	ldrb	r2, [r3, #0]
 800a818:	6a3b      	ldr	r3, [r7, #32]
 800a81a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800a81c:	68bb      	ldr	r3, [r7, #8]
 800a81e:	785a      	ldrb	r2, [r3, #1]
 800a820:	6a3b      	ldr	r3, [r7, #32]
 800a822:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800a824:	68bb      	ldr	r3, [r7, #8]
 800a826:	3302      	adds	r3, #2
 800a828:	781b      	ldrb	r3, [r3, #0]
 800a82a:	461a      	mov	r2, r3
 800a82c:	68bb      	ldr	r3, [r7, #8]
 800a82e:	3303      	adds	r3, #3
 800a830:	781b      	ldrb	r3, [r3, #0]
 800a832:	021b      	lsls	r3, r3, #8
 800a834:	b29b      	uxth	r3, r3
 800a836:	4313      	orrs	r3, r2
 800a838:	b29b      	uxth	r3, r3
 800a83a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a83e:	bf28      	it	cs
 800a840:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800a844:	b29a      	uxth	r2, r3
 800a846:	6a3b      	ldr	r3, [r7, #32]
 800a848:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800a84a:	68bb      	ldr	r3, [r7, #8]
 800a84c:	791a      	ldrb	r2, [r3, #4]
 800a84e:	6a3b      	ldr	r3, [r7, #32]
 800a850:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800a852:	68bb      	ldr	r3, [r7, #8]
 800a854:	795a      	ldrb	r2, [r3, #5]
 800a856:	6a3b      	ldr	r3, [r7, #32]
 800a858:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800a85a:	68bb      	ldr	r3, [r7, #8]
 800a85c:	799a      	ldrb	r2, [r3, #6]
 800a85e:	6a3b      	ldr	r3, [r7, #32]
 800a860:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800a862:	68bb      	ldr	r3, [r7, #8]
 800a864:	79da      	ldrb	r2, [r3, #7]
 800a866:	6a3b      	ldr	r3, [r7, #32]
 800a868:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800a86a:	68bb      	ldr	r3, [r7, #8]
 800a86c:	7a1a      	ldrb	r2, [r3, #8]
 800a86e:	6a3b      	ldr	r3, [r7, #32]
 800a870:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800a872:	88fb      	ldrh	r3, [r7, #6]
 800a874:	2b09      	cmp	r3, #9
 800a876:	f240 809d 	bls.w	800a9b4 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 800a87a:	2309      	movs	r3, #9
 800a87c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800a87e:	2300      	movs	r3, #0
 800a880:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a882:	e081      	b.n	800a988 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a884:	f107 0316 	add.w	r3, r7, #22
 800a888:	4619      	mov	r1, r3
 800a88a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a88c:	f000 f9e7 	bl	800ac5e <USBH_GetNextDesc>
 800a890:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800a892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a894:	785b      	ldrb	r3, [r3, #1]
 800a896:	2b04      	cmp	r3, #4
 800a898:	d176      	bne.n	800a988 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800a89a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a89c:	781b      	ldrb	r3, [r3, #0]
 800a89e:	2b09      	cmp	r3, #9
 800a8a0:	d002      	beq.n	800a8a8 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800a8a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8a4:	2209      	movs	r2, #9
 800a8a6:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800a8a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a8ac:	221a      	movs	r2, #26
 800a8ae:	fb02 f303 	mul.w	r3, r2, r3
 800a8b2:	3308      	adds	r3, #8
 800a8b4:	6a3a      	ldr	r2, [r7, #32]
 800a8b6:	4413      	add	r3, r2
 800a8b8:	3302      	adds	r3, #2
 800a8ba:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800a8bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a8be:	69f8      	ldr	r0, [r7, #28]
 800a8c0:	f000 f87e 	bl	800a9c0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a8ce:	e043      	b.n	800a958 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a8d0:	f107 0316 	add.w	r3, r7, #22
 800a8d4:	4619      	mov	r1, r3
 800a8d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a8d8:	f000 f9c1 	bl	800ac5e <USBH_GetNextDesc>
 800a8dc:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a8de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8e0:	785b      	ldrb	r3, [r3, #1]
 800a8e2:	2b05      	cmp	r3, #5
 800a8e4:	d138      	bne.n	800a958 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800a8e6:	69fb      	ldr	r3, [r7, #28]
 800a8e8:	795b      	ldrb	r3, [r3, #5]
 800a8ea:	2b01      	cmp	r3, #1
 800a8ec:	d113      	bne.n	800a916 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800a8ee:	69fb      	ldr	r3, [r7, #28]
 800a8f0:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800a8f2:	2b02      	cmp	r3, #2
 800a8f4:	d003      	beq.n	800a8fe <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800a8f6:	69fb      	ldr	r3, [r7, #28]
 800a8f8:	799b      	ldrb	r3, [r3, #6]
 800a8fa:	2b03      	cmp	r3, #3
 800a8fc:	d10b      	bne.n	800a916 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a8fe:	69fb      	ldr	r3, [r7, #28]
 800a900:	79db      	ldrb	r3, [r3, #7]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d10b      	bne.n	800a91e <USBH_ParseCfgDesc+0x14e>
 800a906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a908:	781b      	ldrb	r3, [r3, #0]
 800a90a:	2b09      	cmp	r3, #9
 800a90c:	d007      	beq.n	800a91e <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800a90e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a910:	2209      	movs	r2, #9
 800a912:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a914:	e003      	b.n	800a91e <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800a916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a918:	2207      	movs	r2, #7
 800a91a:	701a      	strb	r2, [r3, #0]
 800a91c:	e000      	b.n	800a920 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a91e:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a920:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a924:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a928:	3201      	adds	r2, #1
 800a92a:	00d2      	lsls	r2, r2, #3
 800a92c:	211a      	movs	r1, #26
 800a92e:	fb01 f303 	mul.w	r3, r1, r3
 800a932:	4413      	add	r3, r2
 800a934:	3308      	adds	r3, #8
 800a936:	6a3a      	ldr	r2, [r7, #32]
 800a938:	4413      	add	r3, r2
 800a93a:	3304      	adds	r3, #4
 800a93c:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800a93e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a940:	69b9      	ldr	r1, [r7, #24]
 800a942:	68f8      	ldr	r0, [r7, #12]
 800a944:	f000 f870 	bl	800aa28 <USBH_ParseEPDesc>
 800a948:	4603      	mov	r3, r0
 800a94a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800a94e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a952:	3301      	adds	r3, #1
 800a954:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a958:	69fb      	ldr	r3, [r7, #28]
 800a95a:	791b      	ldrb	r3, [r3, #4]
 800a95c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a960:	429a      	cmp	r2, r3
 800a962:	d204      	bcs.n	800a96e <USBH_ParseCfgDesc+0x19e>
 800a964:	6a3b      	ldr	r3, [r7, #32]
 800a966:	885a      	ldrh	r2, [r3, #2]
 800a968:	8afb      	ldrh	r3, [r7, #22]
 800a96a:	429a      	cmp	r2, r3
 800a96c:	d8b0      	bhi.n	800a8d0 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800a96e:	69fb      	ldr	r3, [r7, #28]
 800a970:	791b      	ldrb	r3, [r3, #4]
 800a972:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a976:	429a      	cmp	r2, r3
 800a978:	d201      	bcs.n	800a97e <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 800a97a:	2303      	movs	r3, #3
 800a97c:	e01c      	b.n	800a9b8 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 800a97e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a982:	3301      	adds	r3, #1
 800a984:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a988:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a98c:	2b01      	cmp	r3, #1
 800a98e:	d805      	bhi.n	800a99c <USBH_ParseCfgDesc+0x1cc>
 800a990:	6a3b      	ldr	r3, [r7, #32]
 800a992:	885a      	ldrh	r2, [r3, #2]
 800a994:	8afb      	ldrh	r3, [r7, #22]
 800a996:	429a      	cmp	r2, r3
 800a998:	f63f af74 	bhi.w	800a884 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800a99c:	6a3b      	ldr	r3, [r7, #32]
 800a99e:	791b      	ldrb	r3, [r3, #4]
 800a9a0:	2b02      	cmp	r3, #2
 800a9a2:	bf28      	it	cs
 800a9a4:	2302      	movcs	r3, #2
 800a9a6:	b2db      	uxtb	r3, r3
 800a9a8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a9ac:	429a      	cmp	r2, r3
 800a9ae:	d201      	bcs.n	800a9b4 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 800a9b0:	2303      	movs	r3, #3
 800a9b2:	e001      	b.n	800a9b8 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 800a9b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	3730      	adds	r7, #48	@ 0x30
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	bd80      	pop	{r7, pc}

0800a9c0 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800a9c0:	b480      	push	{r7}
 800a9c2:	b083      	sub	sp, #12
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	6078      	str	r0, [r7, #4]
 800a9c8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800a9ca:	683b      	ldr	r3, [r7, #0]
 800a9cc:	781a      	ldrb	r2, [r3, #0]
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	785a      	ldrb	r2, [r3, #1]
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800a9da:	683b      	ldr	r3, [r7, #0]
 800a9dc:	789a      	ldrb	r2, [r3, #2]
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	78da      	ldrb	r2, [r3, #3]
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 800a9ea:	683b      	ldr	r3, [r7, #0]
 800a9ec:	3304      	adds	r3, #4
 800a9ee:	781b      	ldrb	r3, [r3, #0]
 800a9f0:	2b02      	cmp	r3, #2
 800a9f2:	bf28      	it	cs
 800a9f4:	2302      	movcs	r3, #2
 800a9f6:	b2da      	uxtb	r2, r3
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800a9fc:	683b      	ldr	r3, [r7, #0]
 800a9fe:	795a      	ldrb	r2, [r3, #5]
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800aa04:	683b      	ldr	r3, [r7, #0]
 800aa06:	799a      	ldrb	r2, [r3, #6]
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800aa0c:	683b      	ldr	r3, [r7, #0]
 800aa0e:	79da      	ldrb	r2, [r3, #7]
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	7a1a      	ldrb	r2, [r3, #8]
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	721a      	strb	r2, [r3, #8]
}
 800aa1c:	bf00      	nop
 800aa1e:	370c      	adds	r7, #12
 800aa20:	46bd      	mov	sp, r7
 800aa22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa26:	4770      	bx	lr

0800aa28 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800aa28:	b480      	push	{r7}
 800aa2a:	b087      	sub	sp, #28
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	60f8      	str	r0, [r7, #12]
 800aa30:	60b9      	str	r1, [r7, #8]
 800aa32:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800aa34:	2300      	movs	r3, #0
 800aa36:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	781a      	ldrb	r2, [r3, #0]
 800aa3c:	68bb      	ldr	r3, [r7, #8]
 800aa3e:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	785a      	ldrb	r2, [r3, #1]
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	789a      	ldrb	r2, [r3, #2]
 800aa4c:	68bb      	ldr	r3, [r7, #8]
 800aa4e:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	78da      	ldrb	r2, [r3, #3]
 800aa54:	68bb      	ldr	r3, [r7, #8]
 800aa56:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	3304      	adds	r3, #4
 800aa5c:	781b      	ldrb	r3, [r3, #0]
 800aa5e:	461a      	mov	r2, r3
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	3305      	adds	r3, #5
 800aa64:	781b      	ldrb	r3, [r3, #0]
 800aa66:	021b      	lsls	r3, r3, #8
 800aa68:	b29b      	uxth	r3, r3
 800aa6a:	4313      	orrs	r3, r2
 800aa6c:	b29a      	uxth	r2, r3
 800aa6e:	68bb      	ldr	r3, [r7, #8]
 800aa70:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	799a      	ldrb	r2, [r3, #6]
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	889b      	ldrh	r3, [r3, #4]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d009      	beq.n	800aa96 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800aa86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aa8a:	d804      	bhi.n	800aa96 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800aa90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa94:	d901      	bls.n	800aa9a <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800aa96:	2303      	movs	r3, #3
 800aa98:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d136      	bne.n	800ab12 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	78db      	ldrb	r3, [r3, #3]
 800aaa8:	f003 0303 	and.w	r3, r3, #3
 800aaac:	2b02      	cmp	r3, #2
 800aaae:	d108      	bne.n	800aac2 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800aab0:	68bb      	ldr	r3, [r7, #8]
 800aab2:	889b      	ldrh	r3, [r3, #4]
 800aab4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aab8:	f240 8097 	bls.w	800abea <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800aabc:	2303      	movs	r3, #3
 800aabe:	75fb      	strb	r3, [r7, #23]
 800aac0:	e093      	b.n	800abea <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800aac2:	68bb      	ldr	r3, [r7, #8]
 800aac4:	78db      	ldrb	r3, [r3, #3]
 800aac6:	f003 0303 	and.w	r3, r3, #3
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d107      	bne.n	800aade <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800aace:	68bb      	ldr	r3, [r7, #8]
 800aad0:	889b      	ldrh	r3, [r3, #4]
 800aad2:	2b40      	cmp	r3, #64	@ 0x40
 800aad4:	f240 8089 	bls.w	800abea <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800aad8:	2303      	movs	r3, #3
 800aada:	75fb      	strb	r3, [r7, #23]
 800aadc:	e085      	b.n	800abea <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800aade:	68bb      	ldr	r3, [r7, #8]
 800aae0:	78db      	ldrb	r3, [r3, #3]
 800aae2:	f003 0303 	and.w	r3, r3, #3
 800aae6:	2b01      	cmp	r3, #1
 800aae8:	d005      	beq.n	800aaf6 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800aaea:	68bb      	ldr	r3, [r7, #8]
 800aaec:	78db      	ldrb	r3, [r3, #3]
 800aaee:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800aaf2:	2b03      	cmp	r3, #3
 800aaf4:	d10a      	bne.n	800ab0c <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800aaf6:	68bb      	ldr	r3, [r7, #8]
 800aaf8:	799b      	ldrb	r3, [r3, #6]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d003      	beq.n	800ab06 <USBH_ParseEPDesc+0xde>
 800aafe:	68bb      	ldr	r3, [r7, #8]
 800ab00:	799b      	ldrb	r3, [r3, #6]
 800ab02:	2b10      	cmp	r3, #16
 800ab04:	d970      	bls.n	800abe8 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800ab06:	2303      	movs	r3, #3
 800ab08:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800ab0a:	e06d      	b.n	800abe8 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800ab0c:	2303      	movs	r3, #3
 800ab0e:	75fb      	strb	r3, [r7, #23]
 800ab10:	e06b      	b.n	800abea <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ab18:	2b01      	cmp	r3, #1
 800ab1a:	d13c      	bne.n	800ab96 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800ab1c:	68bb      	ldr	r3, [r7, #8]
 800ab1e:	78db      	ldrb	r3, [r3, #3]
 800ab20:	f003 0303 	and.w	r3, r3, #3
 800ab24:	2b02      	cmp	r3, #2
 800ab26:	d005      	beq.n	800ab34 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	78db      	ldrb	r3, [r3, #3]
 800ab2c:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d106      	bne.n	800ab42 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ab34:	68bb      	ldr	r3, [r7, #8]
 800ab36:	889b      	ldrh	r3, [r3, #4]
 800ab38:	2b40      	cmp	r3, #64	@ 0x40
 800ab3a:	d956      	bls.n	800abea <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ab3c:	2303      	movs	r3, #3
 800ab3e:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ab40:	e053      	b.n	800abea <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800ab42:	68bb      	ldr	r3, [r7, #8]
 800ab44:	78db      	ldrb	r3, [r3, #3]
 800ab46:	f003 0303 	and.w	r3, r3, #3
 800ab4a:	2b01      	cmp	r3, #1
 800ab4c:	d10e      	bne.n	800ab6c <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800ab4e:	68bb      	ldr	r3, [r7, #8]
 800ab50:	799b      	ldrb	r3, [r3, #6]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d007      	beq.n	800ab66 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800ab56:	68bb      	ldr	r3, [r7, #8]
 800ab58:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800ab5a:	2b10      	cmp	r3, #16
 800ab5c:	d803      	bhi.n	800ab66 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800ab5e:	68bb      	ldr	r3, [r7, #8]
 800ab60:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800ab62:	2b40      	cmp	r3, #64	@ 0x40
 800ab64:	d941      	bls.n	800abea <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ab66:	2303      	movs	r3, #3
 800ab68:	75fb      	strb	r3, [r7, #23]
 800ab6a:	e03e      	b.n	800abea <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800ab6c:	68bb      	ldr	r3, [r7, #8]
 800ab6e:	78db      	ldrb	r3, [r3, #3]
 800ab70:	f003 0303 	and.w	r3, r3, #3
 800ab74:	2b03      	cmp	r3, #3
 800ab76:	d10b      	bne.n	800ab90 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800ab78:	68bb      	ldr	r3, [r7, #8]
 800ab7a:	799b      	ldrb	r3, [r3, #6]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d004      	beq.n	800ab8a <USBH_ParseEPDesc+0x162>
 800ab80:	68bb      	ldr	r3, [r7, #8]
 800ab82:	889b      	ldrh	r3, [r3, #4]
 800ab84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab88:	d32f      	bcc.n	800abea <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ab8a:	2303      	movs	r3, #3
 800ab8c:	75fb      	strb	r3, [r7, #23]
 800ab8e:	e02c      	b.n	800abea <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800ab90:	2303      	movs	r3, #3
 800ab92:	75fb      	strb	r3, [r7, #23]
 800ab94:	e029      	b.n	800abea <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ab9c:	2b02      	cmp	r3, #2
 800ab9e:	d120      	bne.n	800abe2 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800aba0:	68bb      	ldr	r3, [r7, #8]
 800aba2:	78db      	ldrb	r3, [r3, #3]
 800aba4:	f003 0303 	and.w	r3, r3, #3
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d106      	bne.n	800abba <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800abac:	68bb      	ldr	r3, [r7, #8]
 800abae:	889b      	ldrh	r3, [r3, #4]
 800abb0:	2b08      	cmp	r3, #8
 800abb2:	d01a      	beq.n	800abea <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800abb4:	2303      	movs	r3, #3
 800abb6:	75fb      	strb	r3, [r7, #23]
 800abb8:	e017      	b.n	800abea <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800abba:	68bb      	ldr	r3, [r7, #8]
 800abbc:	78db      	ldrb	r3, [r3, #3]
 800abbe:	f003 0303 	and.w	r3, r3, #3
 800abc2:	2b03      	cmp	r3, #3
 800abc4:	d10a      	bne.n	800abdc <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800abc6:	68bb      	ldr	r3, [r7, #8]
 800abc8:	799b      	ldrb	r3, [r3, #6]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d003      	beq.n	800abd6 <USBH_ParseEPDesc+0x1ae>
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	889b      	ldrh	r3, [r3, #4]
 800abd2:	2b08      	cmp	r3, #8
 800abd4:	d909      	bls.n	800abea <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800abd6:	2303      	movs	r3, #3
 800abd8:	75fb      	strb	r3, [r7, #23]
 800abda:	e006      	b.n	800abea <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800abdc:	2303      	movs	r3, #3
 800abde:	75fb      	strb	r3, [r7, #23]
 800abe0:	e003      	b.n	800abea <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800abe2:	2303      	movs	r3, #3
 800abe4:	75fb      	strb	r3, [r7, #23]
 800abe6:	e000      	b.n	800abea <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800abe8:	bf00      	nop
  }

  return status;
 800abea:	7dfb      	ldrb	r3, [r7, #23]
}
 800abec:	4618      	mov	r0, r3
 800abee:	371c      	adds	r7, #28
 800abf0:	46bd      	mov	sp, r7
 800abf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf6:	4770      	bx	lr

0800abf8 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800abf8:	b480      	push	{r7}
 800abfa:	b087      	sub	sp, #28
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	60f8      	str	r0, [r7, #12]
 800ac00:	60b9      	str	r1, [r7, #8]
 800ac02:	4613      	mov	r3, r2
 800ac04:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	3301      	adds	r3, #1
 800ac0a:	781b      	ldrb	r3, [r3, #0]
 800ac0c:	2b03      	cmp	r3, #3
 800ac0e:	d120      	bne.n	800ac52 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	781b      	ldrb	r3, [r3, #0]
 800ac14:	1e9a      	subs	r2, r3, #2
 800ac16:	88fb      	ldrh	r3, [r7, #6]
 800ac18:	4293      	cmp	r3, r2
 800ac1a:	bf28      	it	cs
 800ac1c:	4613      	movcs	r3, r2
 800ac1e:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	3302      	adds	r3, #2
 800ac24:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800ac26:	2300      	movs	r3, #0
 800ac28:	82fb      	strh	r3, [r7, #22]
 800ac2a:	e00b      	b.n	800ac44 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800ac2c:	8afb      	ldrh	r3, [r7, #22]
 800ac2e:	68fa      	ldr	r2, [r7, #12]
 800ac30:	4413      	add	r3, r2
 800ac32:	781a      	ldrb	r2, [r3, #0]
 800ac34:	68bb      	ldr	r3, [r7, #8]
 800ac36:	701a      	strb	r2, [r3, #0]
      pdest++;
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	3301      	adds	r3, #1
 800ac3c:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800ac3e:	8afb      	ldrh	r3, [r7, #22]
 800ac40:	3302      	adds	r3, #2
 800ac42:	82fb      	strh	r3, [r7, #22]
 800ac44:	8afa      	ldrh	r2, [r7, #22]
 800ac46:	8abb      	ldrh	r3, [r7, #20]
 800ac48:	429a      	cmp	r2, r3
 800ac4a:	d3ef      	bcc.n	800ac2c <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800ac4c:	68bb      	ldr	r3, [r7, #8]
 800ac4e:	2200      	movs	r2, #0
 800ac50:	701a      	strb	r2, [r3, #0]
  }
}
 800ac52:	bf00      	nop
 800ac54:	371c      	adds	r7, #28
 800ac56:	46bd      	mov	sp, r7
 800ac58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5c:	4770      	bx	lr

0800ac5e <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800ac5e:	b480      	push	{r7}
 800ac60:	b085      	sub	sp, #20
 800ac62:	af00      	add	r7, sp, #0
 800ac64:	6078      	str	r0, [r7, #4]
 800ac66:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	881b      	ldrh	r3, [r3, #0]
 800ac6c:	687a      	ldr	r2, [r7, #4]
 800ac6e:	7812      	ldrb	r2, [r2, #0]
 800ac70:	4413      	add	r3, r2
 800ac72:	b29a      	uxth	r2, r3
 800ac74:	683b      	ldr	r3, [r7, #0]
 800ac76:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	781b      	ldrb	r3, [r3, #0]
 800ac7c:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	4413      	add	r3, r2
 800ac82:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800ac84:	68fb      	ldr	r3, [r7, #12]
}
 800ac86:	4618      	mov	r0, r3
 800ac88:	3714      	adds	r7, #20
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac90:	4770      	bx	lr

0800ac92 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800ac92:	b580      	push	{r7, lr}
 800ac94:	b086      	sub	sp, #24
 800ac96:	af00      	add	r7, sp, #0
 800ac98:	60f8      	str	r0, [r7, #12]
 800ac9a:	60b9      	str	r1, [r7, #8]
 800ac9c:	4613      	mov	r3, r2
 800ac9e:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800aca0:	2301      	movs	r3, #1
 800aca2:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	789b      	ldrb	r3, [r3, #2]
 800aca8:	2b01      	cmp	r3, #1
 800acaa:	d002      	beq.n	800acb2 <USBH_CtlReq+0x20>
 800acac:	2b02      	cmp	r3, #2
 800acae:	d00f      	beq.n	800acd0 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800acb0:	e027      	b.n	800ad02 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	68ba      	ldr	r2, [r7, #8]
 800acb6:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	88fa      	ldrh	r2, [r7, #6]
 800acbc:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	2201      	movs	r2, #1
 800acc2:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	2202      	movs	r2, #2
 800acc8:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800acca:	2301      	movs	r3, #1
 800accc:	75fb      	strb	r3, [r7, #23]
      break;
 800acce:	e018      	b.n	800ad02 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800acd0:	68f8      	ldr	r0, [r7, #12]
 800acd2:	f000 f81b 	bl	800ad0c <USBH_HandleControl>
 800acd6:	4603      	mov	r3, r0
 800acd8:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800acda:	7dfb      	ldrb	r3, [r7, #23]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d002      	beq.n	800ace6 <USBH_CtlReq+0x54>
 800ace0:	7dfb      	ldrb	r3, [r7, #23]
 800ace2:	2b03      	cmp	r3, #3
 800ace4:	d106      	bne.n	800acf4 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	2201      	movs	r2, #1
 800acea:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	2200      	movs	r2, #0
 800acf0:	761a      	strb	r2, [r3, #24]
      break;
 800acf2:	e005      	b.n	800ad00 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800acf4:	7dfb      	ldrb	r3, [r7, #23]
 800acf6:	2b02      	cmp	r3, #2
 800acf8:	d102      	bne.n	800ad00 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	2201      	movs	r2, #1
 800acfe:	709a      	strb	r2, [r3, #2]
      break;
 800ad00:	bf00      	nop
  }
  return status;
 800ad02:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad04:	4618      	mov	r0, r3
 800ad06:	3718      	adds	r7, #24
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	bd80      	pop	{r7, pc}

0800ad0c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b086      	sub	sp, #24
 800ad10:	af02      	add	r7, sp, #8
 800ad12:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800ad14:	2301      	movs	r3, #1
 800ad16:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ad18:	2300      	movs	r3, #0
 800ad1a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	7e1b      	ldrb	r3, [r3, #24]
 800ad20:	3b01      	subs	r3, #1
 800ad22:	2b0a      	cmp	r3, #10
 800ad24:	f200 8156 	bhi.w	800afd4 <USBH_HandleControl+0x2c8>
 800ad28:	a201      	add	r2, pc, #4	@ (adr r2, 800ad30 <USBH_HandleControl+0x24>)
 800ad2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad2e:	bf00      	nop
 800ad30:	0800ad5d 	.word	0x0800ad5d
 800ad34:	0800ad77 	.word	0x0800ad77
 800ad38:	0800ade1 	.word	0x0800ade1
 800ad3c:	0800ae07 	.word	0x0800ae07
 800ad40:	0800ae3f 	.word	0x0800ae3f
 800ad44:	0800ae69 	.word	0x0800ae69
 800ad48:	0800aebb 	.word	0x0800aebb
 800ad4c:	0800aedd 	.word	0x0800aedd
 800ad50:	0800af19 	.word	0x0800af19
 800ad54:	0800af3f 	.word	0x0800af3f
 800ad58:	0800af7d 	.word	0x0800af7d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	f103 0110 	add.w	r1, r3, #16
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	795b      	ldrb	r3, [r3, #5]
 800ad66:	461a      	mov	r2, r3
 800ad68:	6878      	ldr	r0, [r7, #4]
 800ad6a:	f000 f943 	bl	800aff4 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	2202      	movs	r2, #2
 800ad72:	761a      	strb	r2, [r3, #24]
      break;
 800ad74:	e139      	b.n	800afea <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	795b      	ldrb	r3, [r3, #5]
 800ad7a:	4619      	mov	r1, r3
 800ad7c:	6878      	ldr	r0, [r7, #4]
 800ad7e:	f000 fcc5 	bl	800b70c <USBH_LL_GetURBState>
 800ad82:	4603      	mov	r3, r0
 800ad84:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800ad86:	7bbb      	ldrb	r3, [r7, #14]
 800ad88:	2b01      	cmp	r3, #1
 800ad8a:	d11e      	bne.n	800adca <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	7c1b      	ldrb	r3, [r3, #16]
 800ad90:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ad94:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	8adb      	ldrh	r3, [r3, #22]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d00a      	beq.n	800adb4 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800ad9e:	7b7b      	ldrb	r3, [r7, #13]
 800ada0:	2b80      	cmp	r3, #128	@ 0x80
 800ada2:	d103      	bne.n	800adac <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	2203      	movs	r2, #3
 800ada8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800adaa:	e115      	b.n	800afd8 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	2205      	movs	r2, #5
 800adb0:	761a      	strb	r2, [r3, #24]
      break;
 800adb2:	e111      	b.n	800afd8 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800adb4:	7b7b      	ldrb	r3, [r7, #13]
 800adb6:	2b80      	cmp	r3, #128	@ 0x80
 800adb8:	d103      	bne.n	800adc2 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	2209      	movs	r2, #9
 800adbe:	761a      	strb	r2, [r3, #24]
      break;
 800adc0:	e10a      	b.n	800afd8 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	2207      	movs	r2, #7
 800adc6:	761a      	strb	r2, [r3, #24]
      break;
 800adc8:	e106      	b.n	800afd8 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800adca:	7bbb      	ldrb	r3, [r7, #14]
 800adcc:	2b04      	cmp	r3, #4
 800adce:	d003      	beq.n	800add8 <USBH_HandleControl+0xcc>
 800add0:	7bbb      	ldrb	r3, [r7, #14]
 800add2:	2b02      	cmp	r3, #2
 800add4:	f040 8100 	bne.w	800afd8 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	220b      	movs	r2, #11
 800addc:	761a      	strb	r2, [r3, #24]
      break;
 800adde:	e0fb      	b.n	800afd8 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800ade6:	b29a      	uxth	r2, r3
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	6899      	ldr	r1, [r3, #8]
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	899a      	ldrh	r2, [r3, #12]
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	791b      	ldrb	r3, [r3, #4]
 800adf8:	6878      	ldr	r0, [r7, #4]
 800adfa:	f000 f93a 	bl	800b072 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	2204      	movs	r2, #4
 800ae02:	761a      	strb	r2, [r3, #24]
      break;
 800ae04:	e0f1      	b.n	800afea <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	791b      	ldrb	r3, [r3, #4]
 800ae0a:	4619      	mov	r1, r3
 800ae0c:	6878      	ldr	r0, [r7, #4]
 800ae0e:	f000 fc7d 	bl	800b70c <USBH_LL_GetURBState>
 800ae12:	4603      	mov	r3, r0
 800ae14:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800ae16:	7bbb      	ldrb	r3, [r7, #14]
 800ae18:	2b01      	cmp	r3, #1
 800ae1a:	d102      	bne.n	800ae22 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	2209      	movs	r2, #9
 800ae20:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800ae22:	7bbb      	ldrb	r3, [r7, #14]
 800ae24:	2b05      	cmp	r3, #5
 800ae26:	d102      	bne.n	800ae2e <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800ae28:	2303      	movs	r3, #3
 800ae2a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800ae2c:	e0d6      	b.n	800afdc <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800ae2e:	7bbb      	ldrb	r3, [r7, #14]
 800ae30:	2b04      	cmp	r3, #4
 800ae32:	f040 80d3 	bne.w	800afdc <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	220b      	movs	r2, #11
 800ae3a:	761a      	strb	r2, [r3, #24]
      break;
 800ae3c:	e0ce      	b.n	800afdc <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	6899      	ldr	r1, [r3, #8]
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	899a      	ldrh	r2, [r3, #12]
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	795b      	ldrb	r3, [r3, #5]
 800ae4a:	2001      	movs	r0, #1
 800ae4c:	9000      	str	r0, [sp, #0]
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	f000 f8ea 	bl	800b028 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800ae5a:	b29a      	uxth	r2, r3
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	2206      	movs	r2, #6
 800ae64:	761a      	strb	r2, [r3, #24]
      break;
 800ae66:	e0c0      	b.n	800afea <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	795b      	ldrb	r3, [r3, #5]
 800ae6c:	4619      	mov	r1, r3
 800ae6e:	6878      	ldr	r0, [r7, #4]
 800ae70:	f000 fc4c 	bl	800b70c <USBH_LL_GetURBState>
 800ae74:	4603      	mov	r3, r0
 800ae76:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800ae78:	7bbb      	ldrb	r3, [r7, #14]
 800ae7a:	2b01      	cmp	r3, #1
 800ae7c:	d103      	bne.n	800ae86 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	2207      	movs	r2, #7
 800ae82:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800ae84:	e0ac      	b.n	800afe0 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800ae86:	7bbb      	ldrb	r3, [r7, #14]
 800ae88:	2b05      	cmp	r3, #5
 800ae8a:	d105      	bne.n	800ae98 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	220c      	movs	r2, #12
 800ae90:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800ae92:	2303      	movs	r3, #3
 800ae94:	73fb      	strb	r3, [r7, #15]
      break;
 800ae96:	e0a3      	b.n	800afe0 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ae98:	7bbb      	ldrb	r3, [r7, #14]
 800ae9a:	2b02      	cmp	r3, #2
 800ae9c:	d103      	bne.n	800aea6 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	2205      	movs	r2, #5
 800aea2:	761a      	strb	r2, [r3, #24]
      break;
 800aea4:	e09c      	b.n	800afe0 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800aea6:	7bbb      	ldrb	r3, [r7, #14]
 800aea8:	2b04      	cmp	r3, #4
 800aeaa:	f040 8099 	bne.w	800afe0 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	220b      	movs	r2, #11
 800aeb2:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800aeb4:	2302      	movs	r3, #2
 800aeb6:	73fb      	strb	r3, [r7, #15]
      break;
 800aeb8:	e092      	b.n	800afe0 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	791b      	ldrb	r3, [r3, #4]
 800aebe:	2200      	movs	r2, #0
 800aec0:	2100      	movs	r1, #0
 800aec2:	6878      	ldr	r0, [r7, #4]
 800aec4:	f000 f8d5 	bl	800b072 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800aece:	b29a      	uxth	r2, r3
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	2208      	movs	r2, #8
 800aed8:	761a      	strb	r2, [r3, #24]

      break;
 800aeda:	e086      	b.n	800afea <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	791b      	ldrb	r3, [r3, #4]
 800aee0:	4619      	mov	r1, r3
 800aee2:	6878      	ldr	r0, [r7, #4]
 800aee4:	f000 fc12 	bl	800b70c <USBH_LL_GetURBState>
 800aee8:	4603      	mov	r3, r0
 800aeea:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800aeec:	7bbb      	ldrb	r3, [r7, #14]
 800aeee:	2b01      	cmp	r3, #1
 800aef0:	d105      	bne.n	800aefe <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	220d      	movs	r2, #13
 800aef6:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800aef8:	2300      	movs	r3, #0
 800aefa:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800aefc:	e072      	b.n	800afe4 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800aefe:	7bbb      	ldrb	r3, [r7, #14]
 800af00:	2b04      	cmp	r3, #4
 800af02:	d103      	bne.n	800af0c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	220b      	movs	r2, #11
 800af08:	761a      	strb	r2, [r3, #24]
      break;
 800af0a:	e06b      	b.n	800afe4 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800af0c:	7bbb      	ldrb	r3, [r7, #14]
 800af0e:	2b05      	cmp	r3, #5
 800af10:	d168      	bne.n	800afe4 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800af12:	2303      	movs	r3, #3
 800af14:	73fb      	strb	r3, [r7, #15]
      break;
 800af16:	e065      	b.n	800afe4 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	795b      	ldrb	r3, [r3, #5]
 800af1c:	2201      	movs	r2, #1
 800af1e:	9200      	str	r2, [sp, #0]
 800af20:	2200      	movs	r2, #0
 800af22:	2100      	movs	r1, #0
 800af24:	6878      	ldr	r0, [r7, #4]
 800af26:	f000 f87f 	bl	800b028 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800af30:	b29a      	uxth	r2, r3
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	220a      	movs	r2, #10
 800af3a:	761a      	strb	r2, [r3, #24]
      break;
 800af3c:	e055      	b.n	800afea <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	795b      	ldrb	r3, [r3, #5]
 800af42:	4619      	mov	r1, r3
 800af44:	6878      	ldr	r0, [r7, #4]
 800af46:	f000 fbe1 	bl	800b70c <USBH_LL_GetURBState>
 800af4a:	4603      	mov	r3, r0
 800af4c:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800af4e:	7bbb      	ldrb	r3, [r7, #14]
 800af50:	2b01      	cmp	r3, #1
 800af52:	d105      	bne.n	800af60 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800af54:	2300      	movs	r3, #0
 800af56:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	220d      	movs	r2, #13
 800af5c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800af5e:	e043      	b.n	800afe8 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800af60:	7bbb      	ldrb	r3, [r7, #14]
 800af62:	2b02      	cmp	r3, #2
 800af64:	d103      	bne.n	800af6e <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	2209      	movs	r2, #9
 800af6a:	761a      	strb	r2, [r3, #24]
      break;
 800af6c:	e03c      	b.n	800afe8 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800af6e:	7bbb      	ldrb	r3, [r7, #14]
 800af70:	2b04      	cmp	r3, #4
 800af72:	d139      	bne.n	800afe8 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	220b      	movs	r2, #11
 800af78:	761a      	strb	r2, [r3, #24]
      break;
 800af7a:	e035      	b.n	800afe8 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	7e5b      	ldrb	r3, [r3, #25]
 800af80:	3301      	adds	r3, #1
 800af82:	b2da      	uxtb	r2, r3
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	765a      	strb	r2, [r3, #25]
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	7e5b      	ldrb	r3, [r3, #25]
 800af8c:	2b02      	cmp	r3, #2
 800af8e:	d806      	bhi.n	800af9e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2201      	movs	r2, #1
 800af94:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2201      	movs	r2, #1
 800af9a:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800af9c:	e025      	b.n	800afea <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800afa4:	2106      	movs	r1, #6
 800afa6:	6878      	ldr	r0, [r7, #4]
 800afa8:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	2200      	movs	r2, #0
 800afae:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	795b      	ldrb	r3, [r3, #5]
 800afb4:	4619      	mov	r1, r3
 800afb6:	6878      	ldr	r0, [r7, #4]
 800afb8:	f000 f90c 	bl	800b1d4 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	791b      	ldrb	r3, [r3, #4]
 800afc0:	4619      	mov	r1, r3
 800afc2:	6878      	ldr	r0, [r7, #4]
 800afc4:	f000 f906 	bl	800b1d4 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2200      	movs	r2, #0
 800afcc:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800afce:	2302      	movs	r3, #2
 800afd0:	73fb      	strb	r3, [r7, #15]
      break;
 800afd2:	e00a      	b.n	800afea <USBH_HandleControl+0x2de>

    default:
      break;
 800afd4:	bf00      	nop
 800afd6:	e008      	b.n	800afea <USBH_HandleControl+0x2de>
      break;
 800afd8:	bf00      	nop
 800afda:	e006      	b.n	800afea <USBH_HandleControl+0x2de>
      break;
 800afdc:	bf00      	nop
 800afde:	e004      	b.n	800afea <USBH_HandleControl+0x2de>
      break;
 800afe0:	bf00      	nop
 800afe2:	e002      	b.n	800afea <USBH_HandleControl+0x2de>
      break;
 800afe4:	bf00      	nop
 800afe6:	e000      	b.n	800afea <USBH_HandleControl+0x2de>
      break;
 800afe8:	bf00      	nop
  }

  return status;
 800afea:	7bfb      	ldrb	r3, [r7, #15]
}
 800afec:	4618      	mov	r0, r3
 800afee:	3710      	adds	r7, #16
 800aff0:	46bd      	mov	sp, r7
 800aff2:	bd80      	pop	{r7, pc}

0800aff4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b088      	sub	sp, #32
 800aff8:	af04      	add	r7, sp, #16
 800affa:	60f8      	str	r0, [r7, #12]
 800affc:	60b9      	str	r1, [r7, #8]
 800affe:	4613      	mov	r3, r2
 800b000:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b002:	79f9      	ldrb	r1, [r7, #7]
 800b004:	2300      	movs	r3, #0
 800b006:	9303      	str	r3, [sp, #12]
 800b008:	2308      	movs	r3, #8
 800b00a:	9302      	str	r3, [sp, #8]
 800b00c:	68bb      	ldr	r3, [r7, #8]
 800b00e:	9301      	str	r3, [sp, #4]
 800b010:	2300      	movs	r3, #0
 800b012:	9300      	str	r3, [sp, #0]
 800b014:	2300      	movs	r3, #0
 800b016:	2200      	movs	r2, #0
 800b018:	68f8      	ldr	r0, [r7, #12]
 800b01a:	f000 fb46 	bl	800b6aa <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800b01e:	2300      	movs	r3, #0
}
 800b020:	4618      	mov	r0, r3
 800b022:	3710      	adds	r7, #16
 800b024:	46bd      	mov	sp, r7
 800b026:	bd80      	pop	{r7, pc}

0800b028 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b088      	sub	sp, #32
 800b02c:	af04      	add	r7, sp, #16
 800b02e:	60f8      	str	r0, [r7, #12]
 800b030:	60b9      	str	r1, [r7, #8]
 800b032:	4611      	mov	r1, r2
 800b034:	461a      	mov	r2, r3
 800b036:	460b      	mov	r3, r1
 800b038:	80fb      	strh	r3, [r7, #6]
 800b03a:	4613      	mov	r3, r2
 800b03c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b044:	2b00      	cmp	r3, #0
 800b046:	d001      	beq.n	800b04c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800b048:	2300      	movs	r3, #0
 800b04a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b04c:	7979      	ldrb	r1, [r7, #5]
 800b04e:	7e3b      	ldrb	r3, [r7, #24]
 800b050:	9303      	str	r3, [sp, #12]
 800b052:	88fb      	ldrh	r3, [r7, #6]
 800b054:	9302      	str	r3, [sp, #8]
 800b056:	68bb      	ldr	r3, [r7, #8]
 800b058:	9301      	str	r3, [sp, #4]
 800b05a:	2301      	movs	r3, #1
 800b05c:	9300      	str	r3, [sp, #0]
 800b05e:	2300      	movs	r3, #0
 800b060:	2200      	movs	r2, #0
 800b062:	68f8      	ldr	r0, [r7, #12]
 800b064:	f000 fb21 	bl	800b6aa <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800b068:	2300      	movs	r3, #0
}
 800b06a:	4618      	mov	r0, r3
 800b06c:	3710      	adds	r7, #16
 800b06e:	46bd      	mov	sp, r7
 800b070:	bd80      	pop	{r7, pc}

0800b072 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800b072:	b580      	push	{r7, lr}
 800b074:	b088      	sub	sp, #32
 800b076:	af04      	add	r7, sp, #16
 800b078:	60f8      	str	r0, [r7, #12]
 800b07a:	60b9      	str	r1, [r7, #8]
 800b07c:	4611      	mov	r1, r2
 800b07e:	461a      	mov	r2, r3
 800b080:	460b      	mov	r3, r1
 800b082:	80fb      	strh	r3, [r7, #6]
 800b084:	4613      	mov	r3, r2
 800b086:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b088:	7979      	ldrb	r1, [r7, #5]
 800b08a:	2300      	movs	r3, #0
 800b08c:	9303      	str	r3, [sp, #12]
 800b08e:	88fb      	ldrh	r3, [r7, #6]
 800b090:	9302      	str	r3, [sp, #8]
 800b092:	68bb      	ldr	r3, [r7, #8]
 800b094:	9301      	str	r3, [sp, #4]
 800b096:	2301      	movs	r3, #1
 800b098:	9300      	str	r3, [sp, #0]
 800b09a:	2300      	movs	r3, #0
 800b09c:	2201      	movs	r2, #1
 800b09e:	68f8      	ldr	r0, [r7, #12]
 800b0a0:	f000 fb03 	bl	800b6aa <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b0a4:	2300      	movs	r3, #0

}
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	3710      	adds	r7, #16
 800b0aa:	46bd      	mov	sp, r7
 800b0ac:	bd80      	pop	{r7, pc}

0800b0ae <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800b0ae:	b580      	push	{r7, lr}
 800b0b0:	b088      	sub	sp, #32
 800b0b2:	af04      	add	r7, sp, #16
 800b0b4:	60f8      	str	r0, [r7, #12]
 800b0b6:	60b9      	str	r1, [r7, #8]
 800b0b8:	4611      	mov	r1, r2
 800b0ba:	461a      	mov	r2, r3
 800b0bc:	460b      	mov	r3, r1
 800b0be:	80fb      	strh	r3, [r7, #6]
 800b0c0:	4613      	mov	r3, r2
 800b0c2:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d001      	beq.n	800b0d2 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b0d2:	7979      	ldrb	r1, [r7, #5]
 800b0d4:	7e3b      	ldrb	r3, [r7, #24]
 800b0d6:	9303      	str	r3, [sp, #12]
 800b0d8:	88fb      	ldrh	r3, [r7, #6]
 800b0da:	9302      	str	r3, [sp, #8]
 800b0dc:	68bb      	ldr	r3, [r7, #8]
 800b0de:	9301      	str	r3, [sp, #4]
 800b0e0:	2301      	movs	r3, #1
 800b0e2:	9300      	str	r3, [sp, #0]
 800b0e4:	2302      	movs	r3, #2
 800b0e6:	2200      	movs	r2, #0
 800b0e8:	68f8      	ldr	r0, [r7, #12]
 800b0ea:	f000 fade 	bl	800b6aa <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800b0ee:	2300      	movs	r3, #0
}
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	3710      	adds	r7, #16
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	bd80      	pop	{r7, pc}

0800b0f8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800b0f8:	b580      	push	{r7, lr}
 800b0fa:	b088      	sub	sp, #32
 800b0fc:	af04      	add	r7, sp, #16
 800b0fe:	60f8      	str	r0, [r7, #12]
 800b100:	60b9      	str	r1, [r7, #8]
 800b102:	4611      	mov	r1, r2
 800b104:	461a      	mov	r2, r3
 800b106:	460b      	mov	r3, r1
 800b108:	80fb      	strh	r3, [r7, #6]
 800b10a:	4613      	mov	r3, r2
 800b10c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b10e:	7979      	ldrb	r1, [r7, #5]
 800b110:	2300      	movs	r3, #0
 800b112:	9303      	str	r3, [sp, #12]
 800b114:	88fb      	ldrh	r3, [r7, #6]
 800b116:	9302      	str	r3, [sp, #8]
 800b118:	68bb      	ldr	r3, [r7, #8]
 800b11a:	9301      	str	r3, [sp, #4]
 800b11c:	2301      	movs	r3, #1
 800b11e:	9300      	str	r3, [sp, #0]
 800b120:	2302      	movs	r3, #2
 800b122:	2201      	movs	r2, #1
 800b124:	68f8      	ldr	r0, [r7, #12]
 800b126:	f000 fac0 	bl	800b6aa <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b12a:	2300      	movs	r3, #0
}
 800b12c:	4618      	mov	r0, r3
 800b12e:	3710      	adds	r7, #16
 800b130:	46bd      	mov	sp, r7
 800b132:	bd80      	pop	{r7, pc}

0800b134 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b086      	sub	sp, #24
 800b138:	af04      	add	r7, sp, #16
 800b13a:	6078      	str	r0, [r7, #4]
 800b13c:	4608      	mov	r0, r1
 800b13e:	4611      	mov	r1, r2
 800b140:	461a      	mov	r2, r3
 800b142:	4603      	mov	r3, r0
 800b144:	70fb      	strb	r3, [r7, #3]
 800b146:	460b      	mov	r3, r1
 800b148:	70bb      	strb	r3, [r7, #2]
 800b14a:	4613      	mov	r3, r2
 800b14c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800b14e:	7878      	ldrb	r0, [r7, #1]
 800b150:	78ba      	ldrb	r2, [r7, #2]
 800b152:	78f9      	ldrb	r1, [r7, #3]
 800b154:	8b3b      	ldrh	r3, [r7, #24]
 800b156:	9302      	str	r3, [sp, #8]
 800b158:	7d3b      	ldrb	r3, [r7, #20]
 800b15a:	9301      	str	r3, [sp, #4]
 800b15c:	7c3b      	ldrb	r3, [r7, #16]
 800b15e:	9300      	str	r3, [sp, #0]
 800b160:	4603      	mov	r3, r0
 800b162:	6878      	ldr	r0, [r7, #4]
 800b164:	f000 fa53 	bl	800b60e <USBH_LL_OpenPipe>

  return USBH_OK;
 800b168:	2300      	movs	r3, #0
}
 800b16a:	4618      	mov	r0, r3
 800b16c:	3708      	adds	r7, #8
 800b16e:	46bd      	mov	sp, r7
 800b170:	bd80      	pop	{r7, pc}

0800b172 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800b172:	b580      	push	{r7, lr}
 800b174:	b082      	sub	sp, #8
 800b176:	af00      	add	r7, sp, #0
 800b178:	6078      	str	r0, [r7, #4]
 800b17a:	460b      	mov	r3, r1
 800b17c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800b17e:	78fb      	ldrb	r3, [r7, #3]
 800b180:	4619      	mov	r1, r3
 800b182:	6878      	ldr	r0, [r7, #4]
 800b184:	f000 fa72 	bl	800b66c <USBH_LL_ClosePipe>

  return USBH_OK;
 800b188:	2300      	movs	r3, #0
}
 800b18a:	4618      	mov	r0, r3
 800b18c:	3708      	adds	r7, #8
 800b18e:	46bd      	mov	sp, r7
 800b190:	bd80      	pop	{r7, pc}

0800b192 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800b192:	b580      	push	{r7, lr}
 800b194:	b084      	sub	sp, #16
 800b196:	af00      	add	r7, sp, #0
 800b198:	6078      	str	r0, [r7, #4]
 800b19a:	460b      	mov	r3, r1
 800b19c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800b19e:	6878      	ldr	r0, [r7, #4]
 800b1a0:	f000 f836 	bl	800b210 <USBH_GetFreePipe>
 800b1a4:	4603      	mov	r3, r0
 800b1a6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800b1a8:	89fb      	ldrh	r3, [r7, #14]
 800b1aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b1ae:	4293      	cmp	r3, r2
 800b1b0:	d00a      	beq.n	800b1c8 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800b1b2:	78fa      	ldrb	r2, [r7, #3]
 800b1b4:	89fb      	ldrh	r3, [r7, #14]
 800b1b6:	f003 030f 	and.w	r3, r3, #15
 800b1ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b1be:	6879      	ldr	r1, [r7, #4]
 800b1c0:	33e0      	adds	r3, #224	@ 0xe0
 800b1c2:	009b      	lsls	r3, r3, #2
 800b1c4:	440b      	add	r3, r1
 800b1c6:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800b1c8:	89fb      	ldrh	r3, [r7, #14]
 800b1ca:	b2db      	uxtb	r3, r3
}
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	3710      	adds	r7, #16
 800b1d0:	46bd      	mov	sp, r7
 800b1d2:	bd80      	pop	{r7, pc}

0800b1d4 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800b1d4:	b480      	push	{r7}
 800b1d6:	b083      	sub	sp, #12
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
 800b1dc:	460b      	mov	r3, r1
 800b1de:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800b1e0:	78fb      	ldrb	r3, [r7, #3]
 800b1e2:	2b0f      	cmp	r3, #15
 800b1e4:	d80d      	bhi.n	800b202 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800b1e6:	78fb      	ldrb	r3, [r7, #3]
 800b1e8:	687a      	ldr	r2, [r7, #4]
 800b1ea:	33e0      	adds	r3, #224	@ 0xe0
 800b1ec:	009b      	lsls	r3, r3, #2
 800b1ee:	4413      	add	r3, r2
 800b1f0:	685a      	ldr	r2, [r3, #4]
 800b1f2:	78fb      	ldrb	r3, [r7, #3]
 800b1f4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b1f8:	6879      	ldr	r1, [r7, #4]
 800b1fa:	33e0      	adds	r3, #224	@ 0xe0
 800b1fc:	009b      	lsls	r3, r3, #2
 800b1fe:	440b      	add	r3, r1
 800b200:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800b202:	2300      	movs	r3, #0
}
 800b204:	4618      	mov	r0, r3
 800b206:	370c      	adds	r7, #12
 800b208:	46bd      	mov	sp, r7
 800b20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20e:	4770      	bx	lr

0800b210 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800b210:	b480      	push	{r7}
 800b212:	b085      	sub	sp, #20
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800b218:	2300      	movs	r3, #0
 800b21a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800b21c:	2300      	movs	r3, #0
 800b21e:	73fb      	strb	r3, [r7, #15]
 800b220:	e00f      	b.n	800b242 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800b222:	7bfb      	ldrb	r3, [r7, #15]
 800b224:	687a      	ldr	r2, [r7, #4]
 800b226:	33e0      	adds	r3, #224	@ 0xe0
 800b228:	009b      	lsls	r3, r3, #2
 800b22a:	4413      	add	r3, r2
 800b22c:	685b      	ldr	r3, [r3, #4]
 800b22e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b232:	2b00      	cmp	r3, #0
 800b234:	d102      	bne.n	800b23c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800b236:	7bfb      	ldrb	r3, [r7, #15]
 800b238:	b29b      	uxth	r3, r3
 800b23a:	e007      	b.n	800b24c <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800b23c:	7bfb      	ldrb	r3, [r7, #15]
 800b23e:	3301      	adds	r3, #1
 800b240:	73fb      	strb	r3, [r7, #15]
 800b242:	7bfb      	ldrb	r3, [r7, #15]
 800b244:	2b0f      	cmp	r3, #15
 800b246:	d9ec      	bls.n	800b222 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800b248:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800b24c:	4618      	mov	r0, r3
 800b24e:	3714      	adds	r7, #20
 800b250:	46bd      	mov	sp, r7
 800b252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b256:	4770      	bx	lr

0800b258 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800b25c:	2201      	movs	r2, #1
 800b25e:	490e      	ldr	r1, [pc, #56]	@ (800b298 <MX_USB_HOST_Init+0x40>)
 800b260:	480e      	ldr	r0, [pc, #56]	@ (800b29c <MX_USB_HOST_Init+0x44>)
 800b262:	f7fe fb15 	bl	8009890 <USBH_Init>
 800b266:	4603      	mov	r3, r0
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d001      	beq.n	800b270 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800b26c:	f7f5 ff20 	bl	80010b0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800b270:	490b      	ldr	r1, [pc, #44]	@ (800b2a0 <MX_USB_HOST_Init+0x48>)
 800b272:	480a      	ldr	r0, [pc, #40]	@ (800b29c <MX_USB_HOST_Init+0x44>)
 800b274:	f7fe fbb9 	bl	80099ea <USBH_RegisterClass>
 800b278:	4603      	mov	r3, r0
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d001      	beq.n	800b282 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800b27e:	f7f5 ff17 	bl	80010b0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800b282:	4806      	ldr	r0, [pc, #24]	@ (800b29c <MX_USB_HOST_Init+0x44>)
 800b284:	f7fe fc3d 	bl	8009b02 <USBH_Start>
 800b288:	4603      	mov	r3, r0
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d001      	beq.n	800b292 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800b28e:	f7f5 ff0f 	bl	80010b0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800b292:	bf00      	nop
 800b294:	bd80      	pop	{r7, pc}
 800b296:	bf00      	nop
 800b298:	0800b2b9 	.word	0x0800b2b9
 800b29c:	2000202c 	.word	0x2000202c
 800b2a0:	20000810 	.word	0x20000810

0800b2a4 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800b2a8:	4802      	ldr	r0, [pc, #8]	@ (800b2b4 <MX_USB_HOST_Process+0x10>)
 800b2aa:	f7fe fc3b 	bl	8009b24 <USBH_Process>
}
 800b2ae:	bf00      	nop
 800b2b0:	bd80      	pop	{r7, pc}
 800b2b2:	bf00      	nop
 800b2b4:	2000202c 	.word	0x2000202c

0800b2b8 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800b2b8:	b480      	push	{r7}
 800b2ba:	b083      	sub	sp, #12
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
 800b2c0:	460b      	mov	r3, r1
 800b2c2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800b2c4:	78fb      	ldrb	r3, [r7, #3]
 800b2c6:	3b01      	subs	r3, #1
 800b2c8:	2b04      	cmp	r3, #4
 800b2ca:	d819      	bhi.n	800b300 <USBH_UserProcess+0x48>
 800b2cc:	a201      	add	r2, pc, #4	@ (adr r2, 800b2d4 <USBH_UserProcess+0x1c>)
 800b2ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2d2:	bf00      	nop
 800b2d4:	0800b301 	.word	0x0800b301
 800b2d8:	0800b2f1 	.word	0x0800b2f1
 800b2dc:	0800b301 	.word	0x0800b301
 800b2e0:	0800b2f9 	.word	0x0800b2f9
 800b2e4:	0800b2e9 	.word	0x0800b2e9
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800b2e8:	4b09      	ldr	r3, [pc, #36]	@ (800b310 <USBH_UserProcess+0x58>)
 800b2ea:	2203      	movs	r2, #3
 800b2ec:	701a      	strb	r2, [r3, #0]
  break;
 800b2ee:	e008      	b.n	800b302 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800b2f0:	4b07      	ldr	r3, [pc, #28]	@ (800b310 <USBH_UserProcess+0x58>)
 800b2f2:	2202      	movs	r2, #2
 800b2f4:	701a      	strb	r2, [r3, #0]
  break;
 800b2f6:	e004      	b.n	800b302 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800b2f8:	4b05      	ldr	r3, [pc, #20]	@ (800b310 <USBH_UserProcess+0x58>)
 800b2fa:	2201      	movs	r2, #1
 800b2fc:	701a      	strb	r2, [r3, #0]
  break;
 800b2fe:	e000      	b.n	800b302 <USBH_UserProcess+0x4a>

  default:
  break;
 800b300:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800b302:	bf00      	nop
 800b304:	370c      	adds	r7, #12
 800b306:	46bd      	mov	sp, r7
 800b308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b30c:	4770      	bx	lr
 800b30e:	bf00      	nop
 800b310:	20002404 	.word	0x20002404

0800b314 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800b314:	b580      	push	{r7, lr}
 800b316:	b08a      	sub	sp, #40	@ 0x28
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b31c:	f107 0314 	add.w	r3, r7, #20
 800b320:	2200      	movs	r2, #0
 800b322:	601a      	str	r2, [r3, #0]
 800b324:	605a      	str	r2, [r3, #4]
 800b326:	609a      	str	r2, [r3, #8]
 800b328:	60da      	str	r2, [r3, #12]
 800b32a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b334:	d147      	bne.n	800b3c6 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b336:	2300      	movs	r3, #0
 800b338:	613b      	str	r3, [r7, #16]
 800b33a:	4b25      	ldr	r3, [pc, #148]	@ (800b3d0 <HAL_HCD_MspInit+0xbc>)
 800b33c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b33e:	4a24      	ldr	r2, [pc, #144]	@ (800b3d0 <HAL_HCD_MspInit+0xbc>)
 800b340:	f043 0301 	orr.w	r3, r3, #1
 800b344:	6313      	str	r3, [r2, #48]	@ 0x30
 800b346:	4b22      	ldr	r3, [pc, #136]	@ (800b3d0 <HAL_HCD_MspInit+0xbc>)
 800b348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b34a:	f003 0301 	and.w	r3, r3, #1
 800b34e:	613b      	str	r3, [r7, #16]
 800b350:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800b352:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b356:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b358:	2300      	movs	r3, #0
 800b35a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b35c:	2300      	movs	r3, #0
 800b35e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800b360:	f107 0314 	add.w	r3, r7, #20
 800b364:	4619      	mov	r1, r3
 800b366:	481b      	ldr	r0, [pc, #108]	@ (800b3d4 <HAL_HCD_MspInit+0xc0>)
 800b368:	f7f7 fa4c 	bl	8002804 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800b36c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800b370:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b372:	2302      	movs	r3, #2
 800b374:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b376:	2300      	movs	r3, #0
 800b378:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b37a:	2300      	movs	r3, #0
 800b37c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b37e:	230a      	movs	r3, #10
 800b380:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b382:	f107 0314 	add.w	r3, r7, #20
 800b386:	4619      	mov	r1, r3
 800b388:	4812      	ldr	r0, [pc, #72]	@ (800b3d4 <HAL_HCD_MspInit+0xc0>)
 800b38a:	f7f7 fa3b 	bl	8002804 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b38e:	4b10      	ldr	r3, [pc, #64]	@ (800b3d0 <HAL_HCD_MspInit+0xbc>)
 800b390:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b392:	4a0f      	ldr	r2, [pc, #60]	@ (800b3d0 <HAL_HCD_MspInit+0xbc>)
 800b394:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b398:	6353      	str	r3, [r2, #52]	@ 0x34
 800b39a:	2300      	movs	r3, #0
 800b39c:	60fb      	str	r3, [r7, #12]
 800b39e:	4b0c      	ldr	r3, [pc, #48]	@ (800b3d0 <HAL_HCD_MspInit+0xbc>)
 800b3a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3a2:	4a0b      	ldr	r2, [pc, #44]	@ (800b3d0 <HAL_HCD_MspInit+0xbc>)
 800b3a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b3a8:	6453      	str	r3, [r2, #68]	@ 0x44
 800b3aa:	4b09      	ldr	r3, [pc, #36]	@ (800b3d0 <HAL_HCD_MspInit+0xbc>)
 800b3ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b3b2:	60fb      	str	r3, [r7, #12]
 800b3b4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	2100      	movs	r1, #0
 800b3ba:	2043      	movs	r0, #67	@ 0x43
 800b3bc:	f7f6 fe7b 	bl	80020b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b3c0:	2043      	movs	r0, #67	@ 0x43
 800b3c2:	f7f6 fe94 	bl	80020ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b3c6:	bf00      	nop
 800b3c8:	3728      	adds	r7, #40	@ 0x28
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	bd80      	pop	{r7, pc}
 800b3ce:	bf00      	nop
 800b3d0:	40023800 	.word	0x40023800
 800b3d4:	40020000 	.word	0x40020000

0800b3d8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b082      	sub	sp, #8
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	f7fe ff73 	bl	800a2d2 <USBH_LL_IncTimer>
}
 800b3ec:	bf00      	nop
 800b3ee:	3708      	adds	r7, #8
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	bd80      	pop	{r7, pc}

0800b3f4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b082      	sub	sp, #8
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b402:	4618      	mov	r0, r3
 800b404:	f7fe ffab 	bl	800a35e <USBH_LL_Connect>
}
 800b408:	bf00      	nop
 800b40a:	3708      	adds	r7, #8
 800b40c:	46bd      	mov	sp, r7
 800b40e:	bd80      	pop	{r7, pc}

0800b410 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b410:	b580      	push	{r7, lr}
 800b412:	b082      	sub	sp, #8
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b41e:	4618      	mov	r0, r3
 800b420:	f7fe ffb4 	bl	800a38c <USBH_LL_Disconnect>
}
 800b424:	bf00      	nop
 800b426:	3708      	adds	r7, #8
 800b428:	46bd      	mov	sp, r7
 800b42a:	bd80      	pop	{r7, pc}

0800b42c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800b42c:	b480      	push	{r7}
 800b42e:	b083      	sub	sp, #12
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
 800b434:	460b      	mov	r3, r1
 800b436:	70fb      	strb	r3, [r7, #3]
 800b438:	4613      	mov	r3, r2
 800b43a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800b43c:	bf00      	nop
 800b43e:	370c      	adds	r7, #12
 800b440:	46bd      	mov	sp, r7
 800b442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b446:	4770      	bx	lr

0800b448 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b082      	sub	sp, #8
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b456:	4618      	mov	r0, r3
 800b458:	f7fe ff65 	bl	800a326 <USBH_LL_PortEnabled>
}
 800b45c:	bf00      	nop
 800b45e:	3708      	adds	r7, #8
 800b460:	46bd      	mov	sp, r7
 800b462:	bd80      	pop	{r7, pc}

0800b464 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b464:	b580      	push	{r7, lr}
 800b466:	b082      	sub	sp, #8
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b472:	4618      	mov	r0, r3
 800b474:	f7fe ff65 	bl	800a342 <USBH_LL_PortDisabled>
}
 800b478:	bf00      	nop
 800b47a:	3708      	adds	r7, #8
 800b47c:	46bd      	mov	sp, r7
 800b47e:	bd80      	pop	{r7, pc}

0800b480 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800b480:	b580      	push	{r7, lr}
 800b482:	b082      	sub	sp, #8
 800b484:	af00      	add	r7, sp, #0
 800b486:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800b48e:	2b01      	cmp	r3, #1
 800b490:	d12a      	bne.n	800b4e8 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800b492:	4a18      	ldr	r2, [pc, #96]	@ (800b4f4 <USBH_LL_Init+0x74>)
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	4a15      	ldr	r2, [pc, #84]	@ (800b4f4 <USBH_LL_Init+0x74>)
 800b49e:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b4a2:	4b14      	ldr	r3, [pc, #80]	@ (800b4f4 <USBH_LL_Init+0x74>)
 800b4a4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b4a8:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800b4aa:	4b12      	ldr	r3, [pc, #72]	@ (800b4f4 <USBH_LL_Init+0x74>)
 800b4ac:	2208      	movs	r2, #8
 800b4ae:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800b4b0:	4b10      	ldr	r3, [pc, #64]	@ (800b4f4 <USBH_LL_Init+0x74>)
 800b4b2:	2201      	movs	r2, #1
 800b4b4:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b4b6:	4b0f      	ldr	r3, [pc, #60]	@ (800b4f4 <USBH_LL_Init+0x74>)
 800b4b8:	2200      	movs	r2, #0
 800b4ba:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800b4bc:	4b0d      	ldr	r3, [pc, #52]	@ (800b4f4 <USBH_LL_Init+0x74>)
 800b4be:	2202      	movs	r2, #2
 800b4c0:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b4c2:	4b0c      	ldr	r3, [pc, #48]	@ (800b4f4 <USBH_LL_Init+0x74>)
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800b4c8:	480a      	ldr	r0, [pc, #40]	@ (800b4f4 <USBH_LL_Init+0x74>)
 800b4ca:	f7f7 fb50 	bl	8002b6e <HAL_HCD_Init>
 800b4ce:	4603      	mov	r3, r0
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d001      	beq.n	800b4d8 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800b4d4:	f7f5 fdec 	bl	80010b0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800b4d8:	4806      	ldr	r0, [pc, #24]	@ (800b4f4 <USBH_LL_Init+0x74>)
 800b4da:	f7f7 ffb1 	bl	8003440 <HAL_HCD_GetCurrentFrame>
 800b4de:	4603      	mov	r3, r0
 800b4e0:	4619      	mov	r1, r3
 800b4e2:	6878      	ldr	r0, [r7, #4]
 800b4e4:	f7fe fee6 	bl	800a2b4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800b4e8:	2300      	movs	r3, #0
}
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	3708      	adds	r7, #8
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	bd80      	pop	{r7, pc}
 800b4f2:	bf00      	nop
 800b4f4:	20002408 	.word	0x20002408

0800b4f8 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800b4f8:	b580      	push	{r7, lr}
 800b4fa:	b084      	sub	sp, #16
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b500:	2300      	movs	r3, #0
 800b502:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b504:	2300      	movs	r3, #0
 800b506:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b50e:	4618      	mov	r0, r3
 800b510:	f7f7 ff1e 	bl	8003350 <HAL_HCD_Start>
 800b514:	4603      	mov	r3, r0
 800b516:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b518:	7bfb      	ldrb	r3, [r7, #15]
 800b51a:	4618      	mov	r0, r3
 800b51c:	f000 f95e 	bl	800b7dc <USBH_Get_USB_Status>
 800b520:	4603      	mov	r3, r0
 800b522:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b524:	7bbb      	ldrb	r3, [r7, #14]
}
 800b526:	4618      	mov	r0, r3
 800b528:	3710      	adds	r7, #16
 800b52a:	46bd      	mov	sp, r7
 800b52c:	bd80      	pop	{r7, pc}

0800b52e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800b52e:	b580      	push	{r7, lr}
 800b530:	b084      	sub	sp, #16
 800b532:	af00      	add	r7, sp, #0
 800b534:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b536:	2300      	movs	r3, #0
 800b538:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b53a:	2300      	movs	r3, #0
 800b53c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b544:	4618      	mov	r0, r3
 800b546:	f7f7 ff26 	bl	8003396 <HAL_HCD_Stop>
 800b54a:	4603      	mov	r3, r0
 800b54c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b54e:	7bfb      	ldrb	r3, [r7, #15]
 800b550:	4618      	mov	r0, r3
 800b552:	f000 f943 	bl	800b7dc <USBH_Get_USB_Status>
 800b556:	4603      	mov	r3, r0
 800b558:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b55a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b55c:	4618      	mov	r0, r3
 800b55e:	3710      	adds	r7, #16
 800b560:	46bd      	mov	sp, r7
 800b562:	bd80      	pop	{r7, pc}

0800b564 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800b564:	b580      	push	{r7, lr}
 800b566:	b084      	sub	sp, #16
 800b568:	af00      	add	r7, sp, #0
 800b56a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800b56c:	2301      	movs	r3, #1
 800b56e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b576:	4618      	mov	r0, r3
 800b578:	f7f7 ff70 	bl	800345c <HAL_HCD_GetCurrentSpeed>
 800b57c:	4603      	mov	r3, r0
 800b57e:	2b02      	cmp	r3, #2
 800b580:	d00c      	beq.n	800b59c <USBH_LL_GetSpeed+0x38>
 800b582:	2b02      	cmp	r3, #2
 800b584:	d80d      	bhi.n	800b5a2 <USBH_LL_GetSpeed+0x3e>
 800b586:	2b00      	cmp	r3, #0
 800b588:	d002      	beq.n	800b590 <USBH_LL_GetSpeed+0x2c>
 800b58a:	2b01      	cmp	r3, #1
 800b58c:	d003      	beq.n	800b596 <USBH_LL_GetSpeed+0x32>
 800b58e:	e008      	b.n	800b5a2 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800b590:	2300      	movs	r3, #0
 800b592:	73fb      	strb	r3, [r7, #15]
    break;
 800b594:	e008      	b.n	800b5a8 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800b596:	2301      	movs	r3, #1
 800b598:	73fb      	strb	r3, [r7, #15]
    break;
 800b59a:	e005      	b.n	800b5a8 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800b59c:	2302      	movs	r3, #2
 800b59e:	73fb      	strb	r3, [r7, #15]
    break;
 800b5a0:	e002      	b.n	800b5a8 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800b5a2:	2301      	movs	r3, #1
 800b5a4:	73fb      	strb	r3, [r7, #15]
    break;
 800b5a6:	bf00      	nop
  }
  return  speed;
 800b5a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	3710      	adds	r7, #16
 800b5ae:	46bd      	mov	sp, r7
 800b5b0:	bd80      	pop	{r7, pc}

0800b5b2 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800b5b2:	b580      	push	{r7, lr}
 800b5b4:	b084      	sub	sp, #16
 800b5b6:	af00      	add	r7, sp, #0
 800b5b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b5be:	2300      	movs	r3, #0
 800b5c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	f7f7 ff01 	bl	80033d0 <HAL_HCD_ResetPort>
 800b5ce:	4603      	mov	r3, r0
 800b5d0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b5d2:	7bfb      	ldrb	r3, [r7, #15]
 800b5d4:	4618      	mov	r0, r3
 800b5d6:	f000 f901 	bl	800b7dc <USBH_Get_USB_Status>
 800b5da:	4603      	mov	r3, r0
 800b5dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5de:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	3710      	adds	r7, #16
 800b5e4:	46bd      	mov	sp, r7
 800b5e6:	bd80      	pop	{r7, pc}

0800b5e8 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b5e8:	b580      	push	{r7, lr}
 800b5ea:	b082      	sub	sp, #8
 800b5ec:	af00      	add	r7, sp, #0
 800b5ee:	6078      	str	r0, [r7, #4]
 800b5f0:	460b      	mov	r3, r1
 800b5f2:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b5fa:	78fa      	ldrb	r2, [r7, #3]
 800b5fc:	4611      	mov	r1, r2
 800b5fe:	4618      	mov	r0, r3
 800b600:	f7f7 ff09 	bl	8003416 <HAL_HCD_HC_GetXferCount>
 800b604:	4603      	mov	r3, r0
}
 800b606:	4618      	mov	r0, r3
 800b608:	3708      	adds	r7, #8
 800b60a:	46bd      	mov	sp, r7
 800b60c:	bd80      	pop	{r7, pc}

0800b60e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b60e:	b590      	push	{r4, r7, lr}
 800b610:	b089      	sub	sp, #36	@ 0x24
 800b612:	af04      	add	r7, sp, #16
 800b614:	6078      	str	r0, [r7, #4]
 800b616:	4608      	mov	r0, r1
 800b618:	4611      	mov	r1, r2
 800b61a:	461a      	mov	r2, r3
 800b61c:	4603      	mov	r3, r0
 800b61e:	70fb      	strb	r3, [r7, #3]
 800b620:	460b      	mov	r3, r1
 800b622:	70bb      	strb	r3, [r7, #2]
 800b624:	4613      	mov	r3, r2
 800b626:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b628:	2300      	movs	r3, #0
 800b62a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b62c:	2300      	movs	r3, #0
 800b62e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800b636:	787c      	ldrb	r4, [r7, #1]
 800b638:	78ba      	ldrb	r2, [r7, #2]
 800b63a:	78f9      	ldrb	r1, [r7, #3]
 800b63c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b63e:	9302      	str	r3, [sp, #8]
 800b640:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b644:	9301      	str	r3, [sp, #4]
 800b646:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b64a:	9300      	str	r3, [sp, #0]
 800b64c:	4623      	mov	r3, r4
 800b64e:	f7f7 faf5 	bl	8002c3c <HAL_HCD_HC_Init>
 800b652:	4603      	mov	r3, r0
 800b654:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800b656:	7bfb      	ldrb	r3, [r7, #15]
 800b658:	4618      	mov	r0, r3
 800b65a:	f000 f8bf 	bl	800b7dc <USBH_Get_USB_Status>
 800b65e:	4603      	mov	r3, r0
 800b660:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b662:	7bbb      	ldrb	r3, [r7, #14]
}
 800b664:	4618      	mov	r0, r3
 800b666:	3714      	adds	r7, #20
 800b668:	46bd      	mov	sp, r7
 800b66a:	bd90      	pop	{r4, r7, pc}

0800b66c <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b66c:	b580      	push	{r7, lr}
 800b66e:	b084      	sub	sp, #16
 800b670:	af00      	add	r7, sp, #0
 800b672:	6078      	str	r0, [r7, #4]
 800b674:	460b      	mov	r3, r1
 800b676:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b678:	2300      	movs	r3, #0
 800b67a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b67c:	2300      	movs	r3, #0
 800b67e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b686:	78fa      	ldrb	r2, [r7, #3]
 800b688:	4611      	mov	r1, r2
 800b68a:	4618      	mov	r0, r3
 800b68c:	f7f7 fb8e 	bl	8002dac <HAL_HCD_HC_Halt>
 800b690:	4603      	mov	r3, r0
 800b692:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b694:	7bfb      	ldrb	r3, [r7, #15]
 800b696:	4618      	mov	r0, r3
 800b698:	f000 f8a0 	bl	800b7dc <USBH_Get_USB_Status>
 800b69c:	4603      	mov	r3, r0
 800b69e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	3710      	adds	r7, #16
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	bd80      	pop	{r7, pc}

0800b6aa <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800b6aa:	b590      	push	{r4, r7, lr}
 800b6ac:	b089      	sub	sp, #36	@ 0x24
 800b6ae:	af04      	add	r7, sp, #16
 800b6b0:	6078      	str	r0, [r7, #4]
 800b6b2:	4608      	mov	r0, r1
 800b6b4:	4611      	mov	r1, r2
 800b6b6:	461a      	mov	r2, r3
 800b6b8:	4603      	mov	r3, r0
 800b6ba:	70fb      	strb	r3, [r7, #3]
 800b6bc:	460b      	mov	r3, r1
 800b6be:	70bb      	strb	r3, [r7, #2]
 800b6c0:	4613      	mov	r3, r2
 800b6c2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800b6d2:	787c      	ldrb	r4, [r7, #1]
 800b6d4:	78ba      	ldrb	r2, [r7, #2]
 800b6d6:	78f9      	ldrb	r1, [r7, #3]
 800b6d8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b6dc:	9303      	str	r3, [sp, #12]
 800b6de:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b6e0:	9302      	str	r3, [sp, #8]
 800b6e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6e4:	9301      	str	r3, [sp, #4]
 800b6e6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b6ea:	9300      	str	r3, [sp, #0]
 800b6ec:	4623      	mov	r3, r4
 800b6ee:	f7f7 fb81 	bl	8002df4 <HAL_HCD_HC_SubmitRequest>
 800b6f2:	4603      	mov	r3, r0
 800b6f4:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800b6f6:	7bfb      	ldrb	r3, [r7, #15]
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	f000 f86f 	bl	800b7dc <USBH_Get_USB_Status>
 800b6fe:	4603      	mov	r3, r0
 800b700:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b702:	7bbb      	ldrb	r3, [r7, #14]
}
 800b704:	4618      	mov	r0, r3
 800b706:	3714      	adds	r7, #20
 800b708:	46bd      	mov	sp, r7
 800b70a:	bd90      	pop	{r4, r7, pc}

0800b70c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b082      	sub	sp, #8
 800b710:	af00      	add	r7, sp, #0
 800b712:	6078      	str	r0, [r7, #4]
 800b714:	460b      	mov	r3, r1
 800b716:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b71e:	78fa      	ldrb	r2, [r7, #3]
 800b720:	4611      	mov	r1, r2
 800b722:	4618      	mov	r0, r3
 800b724:	f7f7 fe62 	bl	80033ec <HAL_HCD_HC_GetURBState>
 800b728:	4603      	mov	r3, r0
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	3708      	adds	r7, #8
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}

0800b732 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800b732:	b580      	push	{r7, lr}
 800b734:	b082      	sub	sp, #8
 800b736:	af00      	add	r7, sp, #0
 800b738:	6078      	str	r0, [r7, #4]
 800b73a:	460b      	mov	r3, r1
 800b73c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800b744:	2b01      	cmp	r3, #1
 800b746:	d103      	bne.n	800b750 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800b748:	78fb      	ldrb	r3, [r7, #3]
 800b74a:	4618      	mov	r0, r3
 800b74c:	f000 f872 	bl	800b834 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800b750:	20c8      	movs	r0, #200	@ 0xc8
 800b752:	f7f5 ffa9 	bl	80016a8 <HAL_Delay>
  return USBH_OK;
 800b756:	2300      	movs	r3, #0
}
 800b758:	4618      	mov	r0, r3
 800b75a:	3708      	adds	r7, #8
 800b75c:	46bd      	mov	sp, r7
 800b75e:	bd80      	pop	{r7, pc}

0800b760 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800b760:	b480      	push	{r7}
 800b762:	b085      	sub	sp, #20
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
 800b768:	460b      	mov	r3, r1
 800b76a:	70fb      	strb	r3, [r7, #3]
 800b76c:	4613      	mov	r3, r2
 800b76e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b776:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800b778:	78fa      	ldrb	r2, [r7, #3]
 800b77a:	68f9      	ldr	r1, [r7, #12]
 800b77c:	4613      	mov	r3, r2
 800b77e:	011b      	lsls	r3, r3, #4
 800b780:	1a9b      	subs	r3, r3, r2
 800b782:	009b      	lsls	r3, r3, #2
 800b784:	440b      	add	r3, r1
 800b786:	3317      	adds	r3, #23
 800b788:	781b      	ldrb	r3, [r3, #0]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d00a      	beq.n	800b7a4 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800b78e:	78fa      	ldrb	r2, [r7, #3]
 800b790:	68f9      	ldr	r1, [r7, #12]
 800b792:	4613      	mov	r3, r2
 800b794:	011b      	lsls	r3, r3, #4
 800b796:	1a9b      	subs	r3, r3, r2
 800b798:	009b      	lsls	r3, r3, #2
 800b79a:	440b      	add	r3, r1
 800b79c:	333c      	adds	r3, #60	@ 0x3c
 800b79e:	78ba      	ldrb	r2, [r7, #2]
 800b7a0:	701a      	strb	r2, [r3, #0]
 800b7a2:	e009      	b.n	800b7b8 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800b7a4:	78fa      	ldrb	r2, [r7, #3]
 800b7a6:	68f9      	ldr	r1, [r7, #12]
 800b7a8:	4613      	mov	r3, r2
 800b7aa:	011b      	lsls	r3, r3, #4
 800b7ac:	1a9b      	subs	r3, r3, r2
 800b7ae:	009b      	lsls	r3, r3, #2
 800b7b0:	440b      	add	r3, r1
 800b7b2:	333d      	adds	r3, #61	@ 0x3d
 800b7b4:	78ba      	ldrb	r2, [r7, #2]
 800b7b6:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800b7b8:	2300      	movs	r3, #0
}
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	3714      	adds	r7, #20
 800b7be:	46bd      	mov	sp, r7
 800b7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c4:	4770      	bx	lr

0800b7c6 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800b7c6:	b580      	push	{r7, lr}
 800b7c8:	b082      	sub	sp, #8
 800b7ca:	af00      	add	r7, sp, #0
 800b7cc:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800b7ce:	6878      	ldr	r0, [r7, #4]
 800b7d0:	f7f5 ff6a 	bl	80016a8 <HAL_Delay>
}
 800b7d4:	bf00      	nop
 800b7d6:	3708      	adds	r7, #8
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	bd80      	pop	{r7, pc}

0800b7dc <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b7dc:	b480      	push	{r7}
 800b7de:	b085      	sub	sp, #20
 800b7e0:	af00      	add	r7, sp, #0
 800b7e2:	4603      	mov	r3, r0
 800b7e4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b7ea:	79fb      	ldrb	r3, [r7, #7]
 800b7ec:	2b03      	cmp	r3, #3
 800b7ee:	d817      	bhi.n	800b820 <USBH_Get_USB_Status+0x44>
 800b7f0:	a201      	add	r2, pc, #4	@ (adr r2, 800b7f8 <USBH_Get_USB_Status+0x1c>)
 800b7f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7f6:	bf00      	nop
 800b7f8:	0800b809 	.word	0x0800b809
 800b7fc:	0800b80f 	.word	0x0800b80f
 800b800:	0800b815 	.word	0x0800b815
 800b804:	0800b81b 	.word	0x0800b81b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800b808:	2300      	movs	r3, #0
 800b80a:	73fb      	strb	r3, [r7, #15]
    break;
 800b80c:	e00b      	b.n	800b826 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800b80e:	2302      	movs	r3, #2
 800b810:	73fb      	strb	r3, [r7, #15]
    break;
 800b812:	e008      	b.n	800b826 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800b814:	2301      	movs	r3, #1
 800b816:	73fb      	strb	r3, [r7, #15]
    break;
 800b818:	e005      	b.n	800b826 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800b81a:	2302      	movs	r3, #2
 800b81c:	73fb      	strb	r3, [r7, #15]
    break;
 800b81e:	e002      	b.n	800b826 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800b820:	2302      	movs	r3, #2
 800b822:	73fb      	strb	r3, [r7, #15]
    break;
 800b824:	bf00      	nop
  }
  return usb_status;
 800b826:	7bfb      	ldrb	r3, [r7, #15]
}
 800b828:	4618      	mov	r0, r3
 800b82a:	3714      	adds	r7, #20
 800b82c:	46bd      	mov	sp, r7
 800b82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b832:	4770      	bx	lr

0800b834 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800b834:	b580      	push	{r7, lr}
 800b836:	b084      	sub	sp, #16
 800b838:	af00      	add	r7, sp, #0
 800b83a:	4603      	mov	r3, r0
 800b83c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800b83e:	79fb      	ldrb	r3, [r7, #7]
 800b840:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800b842:	79fb      	ldrb	r3, [r7, #7]
 800b844:	2b00      	cmp	r3, #0
 800b846:	d102      	bne.n	800b84e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800b848:	2300      	movs	r3, #0
 800b84a:	73fb      	strb	r3, [r7, #15]
 800b84c:	e001      	b.n	800b852 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800b84e:	2301      	movs	r3, #1
 800b850:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800b852:	7bfb      	ldrb	r3, [r7, #15]
 800b854:	461a      	mov	r2, r3
 800b856:	2101      	movs	r1, #1
 800b858:	4803      	ldr	r0, [pc, #12]	@ (800b868 <MX_DriverVbusFS+0x34>)
 800b85a:	f7f7 f96f 	bl	8002b3c <HAL_GPIO_WritePin>
}
 800b85e:	bf00      	nop
 800b860:	3710      	adds	r7, #16
 800b862:	46bd      	mov	sp, r7
 800b864:	bd80      	pop	{r7, pc}
 800b866:	bf00      	nop
 800b868:	40020800 	.word	0x40020800

0800b86c <arm_float_to_q15>:
 800b86c:	b4f0      	push	{r4, r5, r6, r7}
 800b86e:	0897      	lsrs	r7, r2, #2
 800b870:	d06e      	beq.n	800b950 <arm_float_to_q15+0xe4>
 800b872:	eddf 5a49 	vldr	s11, [pc, #292]	@ 800b998 <arm_float_to_q15+0x12c>
 800b876:	f100 0510 	add.w	r5, r0, #16
 800b87a:	f101 0408 	add.w	r4, r1, #8
 800b87e:	463e      	mov	r6, r7
 800b880:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800b884:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 800b888:	ed55 7a04 	vldr	s15, [r5, #-16]
 800b88c:	ee27 7aa5 	vmul.f32	s14, s15, s11
 800b890:	3510      	adds	r5, #16
 800b892:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800b896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b89a:	bfd4      	ite	le
 800b89c:	eef0 7a66 	vmovle.f32	s15, s13
 800b8a0:	eef0 7a46 	vmovgt.f32	s15, s12
 800b8a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b8a8:	3408      	adds	r4, #8
 800b8aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b8ae:	ee17 3a90 	vmov	r3, s15
 800b8b2:	f303 030f 	ssat	r3, #16, r3
 800b8b6:	f824 3c10 	strh.w	r3, [r4, #-16]
 800b8ba:	ed55 7a07 	vldr	s15, [r5, #-28]	@ 0xffffffe4
 800b8be:	ee27 7aa5 	vmul.f32	s14, s15, s11
 800b8c2:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800b8c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8ca:	bfd4      	ite	le
 800b8cc:	eef0 7a66 	vmovle.f32	s15, s13
 800b8d0:	eef0 7a46 	vmovgt.f32	s15, s12
 800b8d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b8d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b8dc:	ee17 3a90 	vmov	r3, s15
 800b8e0:	f303 030f 	ssat	r3, #16, r3
 800b8e4:	f824 3c0e 	strh.w	r3, [r4, #-14]
 800b8e8:	ed55 7a06 	vldr	s15, [r5, #-24]	@ 0xffffffe8
 800b8ec:	ee27 7aa5 	vmul.f32	s14, s15, s11
 800b8f0:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800b8f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8f8:	bfd4      	ite	le
 800b8fa:	eef0 7a66 	vmovle.f32	s15, s13
 800b8fe:	eef0 7a46 	vmovgt.f32	s15, s12
 800b902:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b906:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b90a:	ee17 3a90 	vmov	r3, s15
 800b90e:	f303 030f 	ssat	r3, #16, r3
 800b912:	f824 3c0c 	strh.w	r3, [r4, #-12]
 800b916:	ed55 7a05 	vldr	s15, [r5, #-20]	@ 0xffffffec
 800b91a:	ee27 7aa5 	vmul.f32	s14, s15, s11
 800b91e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800b922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b926:	bfd4      	ite	le
 800b928:	eef0 7a66 	vmovle.f32	s15, s13
 800b92c:	eef0 7a46 	vmovgt.f32	s15, s12
 800b930:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b934:	3e01      	subs	r6, #1
 800b936:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b93a:	ee17 3a90 	vmov	r3, s15
 800b93e:	f303 030f 	ssat	r3, #16, r3
 800b942:	f824 3c0a 	strh.w	r3, [r4, #-10]
 800b946:	d19f      	bne.n	800b888 <arm_float_to_q15+0x1c>
 800b948:	eb00 1007 	add.w	r0, r0, r7, lsl #4
 800b94c:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 800b950:	f012 0203 	ands.w	r2, r2, #3
 800b954:	d01e      	beq.n	800b994 <arm_float_to_q15+0x128>
 800b956:	eddf 5a10 	vldr	s11, [pc, #64]	@ 800b998 <arm_float_to_q15+0x12c>
 800b95a:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800b95e:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 800b962:	ecf0 7a01 	vldmia	r0!, {s15}
 800b966:	ee27 7aa5 	vmul.f32	s14, s15, s11
 800b96a:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800b96e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b972:	bfd4      	ite	le
 800b974:	eef0 7a66 	vmovle.f32	s15, s13
 800b978:	eef0 7a46 	vmovgt.f32	s15, s12
 800b97c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b980:	3a01      	subs	r2, #1
 800b982:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b986:	ee17 3a90 	vmov	r3, s15
 800b98a:	f303 030f 	ssat	r3, #16, r3
 800b98e:	f821 3b02 	strh.w	r3, [r1], #2
 800b992:	d1e6      	bne.n	800b962 <arm_float_to_q15+0xf6>
 800b994:	bcf0      	pop	{r4, r5, r6, r7}
 800b996:	4770      	bx	lr
 800b998:	47000000 	.word	0x47000000

0800b99c <arm_fir_q15>:
 800b99c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9a0:	4605      	mov	r5, r0
 800b9a2:	b095      	sub	sp, #84	@ 0x54
 800b9a4:	686c      	ldr	r4, [r5, #4]
 800b9a6:	9012      	str	r0, [sp, #72]	@ 0x48
 800b9a8:	8800      	ldrh	r0, [r0, #0]
 800b9aa:	940c      	str	r4, [sp, #48]	@ 0x30
 800b9ac:	4626      	mov	r6, r4
 800b9ae:	f100 4c00 	add.w	ip, r0, #2147483648	@ 0x80000000
 800b9b2:	68ac      	ldr	r4, [r5, #8]
 800b9b4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b9b6:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800b9ba:	461f      	mov	r7, r3
 800b9bc:	9408      	str	r4, [sp, #32]
 800b9be:	4623      	mov	r3, r4
 800b9c0:	eb06 044c 	add.w	r4, r6, ip, lsl #1
 800b9c4:	4625      	mov	r5, r4
 800b9c6:	940d      	str	r4, [sp, #52]	@ 0x34
 800b9c8:	08bc      	lsrs	r4, r7, #2
 800b9ca:	9010      	str	r0, [sp, #64]	@ 0x40
 800b9cc:	910e      	str	r1, [sp, #56]	@ 0x38
 800b9ce:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b9d0:	4627      	mov	r7, r4
 800b9d2:	9411      	str	r4, [sp, #68]	@ 0x44
 800b9d4:	f000 80c0 	beq.w	800bb58 <arm_fir_q15+0x1bc>
 800b9d8:	4604      	mov	r4, r0
 800b9da:	0880      	lsrs	r0, r0, #2
 800b9dc:	9007      	str	r0, [sp, #28]
 800b9de:	00c0      	lsls	r0, r0, #3
 800b9e0:	4403      	add	r3, r0
 800b9e2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b9e4:	f004 0303 	and.w	r3, r4, #3
 800b9e8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9ea:	f105 0308 	add.w	r3, r5, #8
 800b9ee:	9301      	str	r3, [sp, #4]
 800b9f0:	460b      	mov	r3, r1
 800b9f2:	3308      	adds	r3, #8
 800b9f4:	9302      	str	r3, [sp, #8]
 800b9f6:	4613      	mov	r3, r2
 800b9f8:	3308      	adds	r3, #8
 800b9fa:	9305      	str	r3, [sp, #20]
 800b9fc:	f106 0308 	add.w	r3, r6, #8
 800ba00:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ba02:	9303      	str	r3, [sp, #12]
 800ba04:	9704      	str	r7, [sp, #16]
 800ba06:	9a02      	ldr	r2, [sp, #8]
 800ba08:	9c01      	ldr	r4, [sp, #4]
 800ba0a:	f832 3c08 	ldrh.w	r3, [r2, #-8]
 800ba0e:	f824 3c08 	strh.w	r3, [r4, #-8]
 800ba12:	f832 3c06 	ldrh.w	r3, [r2, #-6]
 800ba16:	f824 3c06 	strh.w	r3, [r4, #-6]
 800ba1a:	4611      	mov	r1, r2
 800ba1c:	9d07      	ldr	r5, [sp, #28]
 800ba1e:	f831 3c04 	ldrh.w	r3, [r1, #-4]
 800ba22:	f824 3c04 	strh.w	r3, [r4, #-4]
 800ba26:	9a03      	ldr	r2, [sp, #12]
 800ba28:	f831 3c02 	ldrh.w	r3, [r1, #-2]
 800ba2c:	f824 3c02 	strh.w	r3, [r4, #-2]
 800ba30:	f852 0c08 	ldr.w	r0, [r2, #-8]
 800ba34:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800ba38:	4613      	mov	r3, r2
 800ba3a:	4611      	mov	r1, r2
 800ba3c:	2d00      	cmp	r5, #0
 800ba3e:	f000 810e 	beq.w	800bc5e <arm_fir_q15+0x2c2>
 800ba42:	3308      	adds	r3, #8
 800ba44:	461a      	mov	r2, r3
 800ba46:	9306      	str	r3, [sp, #24]
 800ba48:	9908      	ldr	r1, [sp, #32]
 800ba4a:	9500      	str	r5, [sp, #0]
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	469c      	mov	ip, r3
 800ba50:	4693      	mov	fp, r2
 800ba52:	461e      	mov	r6, r3
 800ba54:	469e      	mov	lr, r3
 800ba56:	461a      	mov	r2, r3
 800ba58:	461f      	mov	r7, r3
 800ba5a:	4698      	mov	r8, r3
 800ba5c:	f101 0a08 	add.w	sl, r1, #8
 800ba60:	4665      	mov	r5, ip
 800ba62:	f85a 1c08 	ldr.w	r1, [sl, #-8]
 800ba66:	fbc0 85c1 	smlald	r8, r5, r0, r1
 800ba6a:	fbc4 cec1 	smlald	ip, lr, r4, r1
 800ba6e:	eac4 0900 	pkhbt	r9, r4, r0
 800ba72:	f85b 0c08 	ldr.w	r0, [fp, #-8]
 800ba76:	fbc9 27d1 	smlaldx	r2, r7, r9, r1
 800ba7a:	eac0 0904 	pkhbt	r9, r0, r4
 800ba7e:	fbc9 36d1 	smlaldx	r3, r6, r9, r1
 800ba82:	f85a 1c04 	ldr.w	r1, [sl, #-4]
 800ba86:	fbc4 85c1 	smlald	r8, r5, r4, r1
 800ba8a:	f85b 4c04 	ldr.w	r4, [fp, #-4]
 800ba8e:	fbc0 cec1 	smlald	ip, lr, r0, r1
 800ba92:	fbc9 27d1 	smlaldx	r2, r7, r9, r1
 800ba96:	eac4 0900 	pkhbt	r9, r4, r0
 800ba9a:	fbc9 36d1 	smlaldx	r3, r6, r9, r1
 800ba9e:	9900      	ldr	r1, [sp, #0]
 800baa0:	3901      	subs	r1, #1
 800baa2:	f10a 0a08 	add.w	sl, sl, #8
 800baa6:	f10b 0b08 	add.w	fp, fp, #8
 800baaa:	9100      	str	r1, [sp, #0]
 800baac:	d1d9      	bne.n	800ba62 <arm_fir_q15+0xc6>
 800baae:	46c1      	mov	r9, r8
 800bab0:	9903      	ldr	r1, [sp, #12]
 800bab2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bab6:	46a8      	mov	r8, r5
 800bab8:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800baba:	4429      	add	r1, r5
 800babc:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800babe:	b175      	cbz	r5, 800bade <arm_fir_q15+0x142>
 800bac0:	f8da 5000 	ldr.w	r5, [sl]
 800bac4:	fbc0 98c5 	smlald	r9, r8, r0, r5
 800bac8:	fbc4 cec5 	smlald	ip, lr, r4, r5
 800bacc:	eac4 0000 	pkhbt	r0, r4, r0
 800bad0:	6809      	ldr	r1, [r1, #0]
 800bad2:	fbc0 27d5 	smlaldx	r2, r7, r0, r5
 800bad6:	eac1 0404 	pkhbt	r4, r1, r4
 800bada:	fbc4 36d5 	smlaldx	r3, r6, r4, r5
 800bade:	9805      	ldr	r0, [sp, #20]
 800bae0:	ea4f 39d9 	mov.w	r9, r9, lsr #15
 800bae4:	0bd2      	lsrs	r2, r2, #15
 800bae6:	ea49 4948 	orr.w	r9, r9, r8, lsl #17
 800baea:	ea42 4247 	orr.w	r2, r2, r7, lsl #17
 800baee:	f309 090f 	ssat	r9, #16, r9
 800baf2:	f302 020f 	ssat	r2, #16, r2
 800baf6:	eac9 4202 	pkhbt	r2, r9, r2, lsl #16
 800bafa:	f840 2c08 	str.w	r2, [r0, #-8]
 800bafe:	9a01      	ldr	r2, [sp, #4]
 800bb00:	ea4f 3cdc 	mov.w	ip, ip, lsr #15
 800bb04:	3208      	adds	r2, #8
 800bb06:	0bdb      	lsrs	r3, r3, #15
 800bb08:	ea4c 4c4e 	orr.w	ip, ip, lr, lsl #17
 800bb0c:	ea43 4346 	orr.w	r3, r3, r6, lsl #17
 800bb10:	f30c 0c0f 	ssat	ip, #16, ip
 800bb14:	9201      	str	r2, [sp, #4]
 800bb16:	f303 030f 	ssat	r3, #16, r3
 800bb1a:	9a02      	ldr	r2, [sp, #8]
 800bb1c:	eacc 4303 	pkhbt	r3, ip, r3, lsl #16
 800bb20:	f840 3c04 	str.w	r3, [r0, #-4]
 800bb24:	f100 0308 	add.w	r3, r0, #8
 800bb28:	9305      	str	r3, [sp, #20]
 800bb2a:	9b04      	ldr	r3, [sp, #16]
 800bb2c:	3208      	adds	r2, #8
 800bb2e:	9202      	str	r2, [sp, #8]
 800bb30:	3b01      	subs	r3, #1
 800bb32:	9a06      	ldr	r2, [sp, #24]
 800bb34:	9203      	str	r2, [sp, #12]
 800bb36:	9304      	str	r3, [sp, #16]
 800bb38:	f47f af65 	bne.w	800ba06 <arm_fir_q15+0x6a>
 800bb3c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bb3e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bb40:	00db      	lsls	r3, r3, #3
 800bb42:	441a      	add	r2, r3
 800bb44:	920d      	str	r2, [sp, #52]	@ 0x34
 800bb46:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bb48:	441a      	add	r2, r3
 800bb4a:	920e      	str	r2, [sp, #56]	@ 0x38
 800bb4c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800bb4e:	441a      	add	r2, r3
 800bb50:	920f      	str	r2, [sp, #60]	@ 0x3c
 800bb52:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bb54:	441a      	add	r2, r3
 800bb56:	920c      	str	r2, [sp, #48]	@ 0x30
 800bb58:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bb5a:	f013 0303 	ands.w	r3, r3, #3
 800bb5e:	9302      	str	r3, [sp, #8]
 800bb60:	d03f      	beq.n	800bbe2 <arm_fir_q15+0x246>
 800bb62:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bb64:	f1a2 0c02 	sub.w	ip, r2, #2
 800bb68:	9a08      	ldr	r2, [sp, #32]
 800bb6a:	f102 0904 	add.w	r9, r2, #4
 800bb6e:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800bb70:	f8cd 9004 	str.w	r9, [sp, #4]
 800bb74:	ea4f 0852 	mov.w	r8, r2, lsr #1
 800bb78:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bb7a:	f8cd 8000 	str.w	r8, [sp]
 800bb7e:	f8dd 903c 	ldr.w	r9, [sp, #60]	@ 0x3c
 800bb82:	f8dd 8038 	ldr.w	r8, [sp, #56]	@ 0x38
 800bb86:	f102 0e04 	add.w	lr, r2, #4
 800bb8a:	461f      	mov	r7, r3
 800bb8c:	f838 3b02 	ldrh.w	r3, [r8], #2
 800bb90:	9a01      	ldr	r2, [sp, #4]
 800bb92:	9900      	ldr	r1, [sp, #0]
 800bb94:	f82c 3f02 	strh.w	r3, [ip, #2]!
 800bb98:	2400      	movs	r4, #0
 800bb9a:	4673      	mov	r3, lr
 800bb9c:	2500      	movs	r5, #0
 800bb9e:	f833 bc04 	ldrh.w	fp, [r3, #-4]
 800bba2:	f832 ac04 	ldrh.w	sl, [r2, #-4]
 800bba6:	f833 6c02 	ldrh.w	r6, [r3, #-2]
 800bbaa:	f832 0c02 	ldrh.w	r0, [r2, #-2]
 800bbae:	fbcb 458a 	smlalbb	r4, r5, fp, sl
 800bbb2:	3901      	subs	r1, #1
 800bbb4:	f103 0304 	add.w	r3, r3, #4
 800bbb8:	fbc6 4580 	smlalbb	r4, r5, r6, r0
 800bbbc:	f102 0204 	add.w	r2, r2, #4
 800bbc0:	d1ed      	bne.n	800bb9e <arm_fir_q15+0x202>
 800bbc2:	0be3      	lsrs	r3, r4, #15
 800bbc4:	3f01      	subs	r7, #1
 800bbc6:	ea43 4345 	orr.w	r3, r3, r5, lsl #17
 800bbca:	f10e 0e02 	add.w	lr, lr, #2
 800bbce:	f303 030f 	ssat	r3, #16, r3
 800bbd2:	f829 3b02 	strh.w	r3, [r9], #2
 800bbd6:	d1d9      	bne.n	800bb8c <arm_fir_q15+0x1f0>
 800bbd8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bbda:	9a02      	ldr	r2, [sp, #8]
 800bbdc:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 800bbe0:	930c      	str	r3, [sp, #48]	@ 0x30
 800bbe2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bbe4:	1e5f      	subs	r7, r3, #1
 800bbe6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bbe8:	08bd      	lsrs	r5, r7, #2
 800bbea:	685e      	ldr	r6, [r3, #4]
 800bbec:	d029      	beq.n	800bc42 <arm_fir_q15+0x2a6>
 800bbee:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800bbf0:	4603      	mov	r3, r0
 800bbf2:	3310      	adds	r3, #16
 800bbf4:	f106 0210 	add.w	r2, r6, #16
 800bbf8:	4290      	cmp	r0, r2
 800bbfa:	bf38      	it	cc
 800bbfc:	429e      	cmpcc	r6, r3
 800bbfe:	bf2c      	ite	cs
 800bc00:	2301      	movcs	r3, #1
 800bc02:	2300      	movcc	r3, #0
 800bc04:	2d06      	cmp	r5, #6
 800bc06:	bf94      	ite	ls
 800bc08:	2300      	movls	r3, #0
 800bc0a:	f003 0301 	andhi.w	r3, r3, #1
 800bc0e:	b3a3      	cbz	r3, 800bc7a <arm_fir_q15+0x2de>
 800bc10:	4603      	mov	r3, r0
 800bc12:	4333      	orrs	r3, r6
 800bc14:	079b      	lsls	r3, r3, #30
 800bc16:	d130      	bne.n	800bc7a <arm_fir_q15+0x2de>
 800bc18:	f100 0208 	add.w	r2, r0, #8
 800bc1c:	f106 0308 	add.w	r3, r6, #8
 800bc20:	2100      	movs	r1, #0
 800bc22:	e912 0011 	ldmdb	r2, {r0, r4}
 800bc26:	3101      	adds	r1, #1
 800bc28:	42a9      	cmp	r1, r5
 800bc2a:	e903 0011 	stmdb	r3, {r0, r4}
 800bc2e:	f102 0208 	add.w	r2, r2, #8
 800bc32:	f103 0308 	add.w	r3, r3, #8
 800bc36:	d1f4      	bne.n	800bc22 <arm_fir_q15+0x286>
 800bc38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bc3a:	00ed      	lsls	r5, r5, #3
 800bc3c:	442b      	add	r3, r5
 800bc3e:	442e      	add	r6, r5
 800bc40:	930c      	str	r3, [sp, #48]	@ 0x30
 800bc42:	f017 0303 	ands.w	r3, r7, #3
 800bc46:	d007      	beq.n	800bc58 <arm_fir_q15+0x2bc>
 800bc48:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bc4a:	3e02      	subs	r6, #2
 800bc4c:	f832 1b02 	ldrh.w	r1, [r2], #2
 800bc50:	f826 1f02 	strh.w	r1, [r6, #2]!
 800bc54:	3b01      	subs	r3, #1
 800bc56:	d1f9      	bne.n	800bc4c <arm_fir_q15+0x2b0>
 800bc58:	b015      	add	sp, #84	@ 0x54
 800bc5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc5e:	46a8      	mov	r8, r5
 800bc60:	462b      	mov	r3, r5
 800bc62:	462e      	mov	r6, r5
 800bc64:	46ac      	mov	ip, r5
 800bc66:	46ae      	mov	lr, r5
 800bc68:	462a      	mov	r2, r5
 800bc6a:	462f      	mov	r7, r5
 800bc6c:	46a9      	mov	r9, r5
 800bc6e:	f101 0508 	add.w	r5, r1, #8
 800bc72:	f8dd a020 	ldr.w	sl, [sp, #32]
 800bc76:	9506      	str	r5, [sp, #24]
 800bc78:	e720      	b.n	800babc <arm_fir_q15+0x120>
 800bc7a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bc7c:	f106 0208 	add.w	r2, r6, #8
 800bc80:	3308      	adds	r3, #8
 800bc82:	4629      	mov	r1, r5
 800bc84:	f833 0c08 	ldrh.w	r0, [r3, #-8]
 800bc88:	f822 0c08 	strh.w	r0, [r2, #-8]
 800bc8c:	f833 0c06 	ldrh.w	r0, [r3, #-6]
 800bc90:	f822 0c06 	strh.w	r0, [r2, #-6]
 800bc94:	f833 0c04 	ldrh.w	r0, [r3, #-4]
 800bc98:	f822 0c04 	strh.w	r0, [r2, #-4]
 800bc9c:	f833 0c02 	ldrh.w	r0, [r3, #-2]
 800bca0:	f822 0c02 	strh.w	r0, [r2, #-2]
 800bca4:	3901      	subs	r1, #1
 800bca6:	f103 0308 	add.w	r3, r3, #8
 800bcaa:	f102 0208 	add.w	r2, r2, #8
 800bcae:	d1e9      	bne.n	800bc84 <arm_fir_q15+0x2e8>
 800bcb0:	e7c2      	b.n	800bc38 <arm_fir_q15+0x29c>
 800bcb2:	bf00      	nop

0800bcb4 <arm_fir_init_q15>:
 800bcb4:	b570      	push	{r4, r5, r6, lr}
 800bcb6:	f011 0401 	ands.w	r4, r1, #1
 800bcba:	d10f      	bne.n	800bcdc <arm_fir_init_q15+0x28>
 800bcbc:	461e      	mov	r6, r3
 800bcbe:	9b04      	ldr	r3, [sp, #16]
 800bcc0:	4605      	mov	r5, r0
 800bcc2:	4610      	mov	r0, r2
 800bcc4:	18ca      	adds	r2, r1, r3
 800bcc6:	8029      	strh	r1, [r5, #0]
 800bcc8:	60a8      	str	r0, [r5, #8]
 800bcca:	0052      	lsls	r2, r2, #1
 800bccc:	4630      	mov	r0, r6
 800bcce:	4621      	mov	r1, r4
 800bcd0:	f000 f8c4 	bl	800be5c <memset>
 800bcd4:	606e      	str	r6, [r5, #4]
 800bcd6:	4620      	mov	r0, r4
 800bcd8:	b240      	sxtb	r0, r0
 800bcda:	bd70      	pop	{r4, r5, r6, pc}
 800bcdc:	20ff      	movs	r0, #255	@ 0xff
 800bcde:	e7fb      	b.n	800bcd8 <arm_fir_init_q15+0x24>

0800bce0 <malloc>:
 800bce0:	4b02      	ldr	r3, [pc, #8]	@ (800bcec <malloc+0xc>)
 800bce2:	4601      	mov	r1, r0
 800bce4:	6818      	ldr	r0, [r3, #0]
 800bce6:	f000 b82d 	b.w	800bd44 <_malloc_r>
 800bcea:	bf00      	nop
 800bcec:	20000830 	.word	0x20000830

0800bcf0 <free>:
 800bcf0:	4b02      	ldr	r3, [pc, #8]	@ (800bcfc <free+0xc>)
 800bcf2:	4601      	mov	r1, r0
 800bcf4:	6818      	ldr	r0, [r3, #0]
 800bcf6:	f000 b8f5 	b.w	800bee4 <_free_r>
 800bcfa:	bf00      	nop
 800bcfc:	20000830 	.word	0x20000830

0800bd00 <sbrk_aligned>:
 800bd00:	b570      	push	{r4, r5, r6, lr}
 800bd02:	4e0f      	ldr	r6, [pc, #60]	@ (800bd40 <sbrk_aligned+0x40>)
 800bd04:	460c      	mov	r4, r1
 800bd06:	6831      	ldr	r1, [r6, #0]
 800bd08:	4605      	mov	r5, r0
 800bd0a:	b911      	cbnz	r1, 800bd12 <sbrk_aligned+0x12>
 800bd0c:	f000 f8ae 	bl	800be6c <_sbrk_r>
 800bd10:	6030      	str	r0, [r6, #0]
 800bd12:	4621      	mov	r1, r4
 800bd14:	4628      	mov	r0, r5
 800bd16:	f000 f8a9 	bl	800be6c <_sbrk_r>
 800bd1a:	1c43      	adds	r3, r0, #1
 800bd1c:	d103      	bne.n	800bd26 <sbrk_aligned+0x26>
 800bd1e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800bd22:	4620      	mov	r0, r4
 800bd24:	bd70      	pop	{r4, r5, r6, pc}
 800bd26:	1cc4      	adds	r4, r0, #3
 800bd28:	f024 0403 	bic.w	r4, r4, #3
 800bd2c:	42a0      	cmp	r0, r4
 800bd2e:	d0f8      	beq.n	800bd22 <sbrk_aligned+0x22>
 800bd30:	1a21      	subs	r1, r4, r0
 800bd32:	4628      	mov	r0, r5
 800bd34:	f000 f89a 	bl	800be6c <_sbrk_r>
 800bd38:	3001      	adds	r0, #1
 800bd3a:	d1f2      	bne.n	800bd22 <sbrk_aligned+0x22>
 800bd3c:	e7ef      	b.n	800bd1e <sbrk_aligned+0x1e>
 800bd3e:	bf00      	nop
 800bd40:	200027e8 	.word	0x200027e8

0800bd44 <_malloc_r>:
 800bd44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd48:	1ccd      	adds	r5, r1, #3
 800bd4a:	f025 0503 	bic.w	r5, r5, #3
 800bd4e:	3508      	adds	r5, #8
 800bd50:	2d0c      	cmp	r5, #12
 800bd52:	bf38      	it	cc
 800bd54:	250c      	movcc	r5, #12
 800bd56:	2d00      	cmp	r5, #0
 800bd58:	4606      	mov	r6, r0
 800bd5a:	db01      	blt.n	800bd60 <_malloc_r+0x1c>
 800bd5c:	42a9      	cmp	r1, r5
 800bd5e:	d904      	bls.n	800bd6a <_malloc_r+0x26>
 800bd60:	230c      	movs	r3, #12
 800bd62:	6033      	str	r3, [r6, #0]
 800bd64:	2000      	movs	r0, #0
 800bd66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd6a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800be40 <_malloc_r+0xfc>
 800bd6e:	f000 f869 	bl	800be44 <__malloc_lock>
 800bd72:	f8d8 3000 	ldr.w	r3, [r8]
 800bd76:	461c      	mov	r4, r3
 800bd78:	bb44      	cbnz	r4, 800bdcc <_malloc_r+0x88>
 800bd7a:	4629      	mov	r1, r5
 800bd7c:	4630      	mov	r0, r6
 800bd7e:	f7ff ffbf 	bl	800bd00 <sbrk_aligned>
 800bd82:	1c43      	adds	r3, r0, #1
 800bd84:	4604      	mov	r4, r0
 800bd86:	d158      	bne.n	800be3a <_malloc_r+0xf6>
 800bd88:	f8d8 4000 	ldr.w	r4, [r8]
 800bd8c:	4627      	mov	r7, r4
 800bd8e:	2f00      	cmp	r7, #0
 800bd90:	d143      	bne.n	800be1a <_malloc_r+0xd6>
 800bd92:	2c00      	cmp	r4, #0
 800bd94:	d04b      	beq.n	800be2e <_malloc_r+0xea>
 800bd96:	6823      	ldr	r3, [r4, #0]
 800bd98:	4639      	mov	r1, r7
 800bd9a:	4630      	mov	r0, r6
 800bd9c:	eb04 0903 	add.w	r9, r4, r3
 800bda0:	f000 f864 	bl	800be6c <_sbrk_r>
 800bda4:	4581      	cmp	r9, r0
 800bda6:	d142      	bne.n	800be2e <_malloc_r+0xea>
 800bda8:	6821      	ldr	r1, [r4, #0]
 800bdaa:	1a6d      	subs	r5, r5, r1
 800bdac:	4629      	mov	r1, r5
 800bdae:	4630      	mov	r0, r6
 800bdb0:	f7ff ffa6 	bl	800bd00 <sbrk_aligned>
 800bdb4:	3001      	adds	r0, #1
 800bdb6:	d03a      	beq.n	800be2e <_malloc_r+0xea>
 800bdb8:	6823      	ldr	r3, [r4, #0]
 800bdba:	442b      	add	r3, r5
 800bdbc:	6023      	str	r3, [r4, #0]
 800bdbe:	f8d8 3000 	ldr.w	r3, [r8]
 800bdc2:	685a      	ldr	r2, [r3, #4]
 800bdc4:	bb62      	cbnz	r2, 800be20 <_malloc_r+0xdc>
 800bdc6:	f8c8 7000 	str.w	r7, [r8]
 800bdca:	e00f      	b.n	800bdec <_malloc_r+0xa8>
 800bdcc:	6822      	ldr	r2, [r4, #0]
 800bdce:	1b52      	subs	r2, r2, r5
 800bdd0:	d420      	bmi.n	800be14 <_malloc_r+0xd0>
 800bdd2:	2a0b      	cmp	r2, #11
 800bdd4:	d917      	bls.n	800be06 <_malloc_r+0xc2>
 800bdd6:	1961      	adds	r1, r4, r5
 800bdd8:	42a3      	cmp	r3, r4
 800bdda:	6025      	str	r5, [r4, #0]
 800bddc:	bf18      	it	ne
 800bdde:	6059      	strne	r1, [r3, #4]
 800bde0:	6863      	ldr	r3, [r4, #4]
 800bde2:	bf08      	it	eq
 800bde4:	f8c8 1000 	streq.w	r1, [r8]
 800bde8:	5162      	str	r2, [r4, r5]
 800bdea:	604b      	str	r3, [r1, #4]
 800bdec:	4630      	mov	r0, r6
 800bdee:	f000 f82f 	bl	800be50 <__malloc_unlock>
 800bdf2:	f104 000b 	add.w	r0, r4, #11
 800bdf6:	1d23      	adds	r3, r4, #4
 800bdf8:	f020 0007 	bic.w	r0, r0, #7
 800bdfc:	1ac2      	subs	r2, r0, r3
 800bdfe:	bf1c      	itt	ne
 800be00:	1a1b      	subne	r3, r3, r0
 800be02:	50a3      	strne	r3, [r4, r2]
 800be04:	e7af      	b.n	800bd66 <_malloc_r+0x22>
 800be06:	6862      	ldr	r2, [r4, #4]
 800be08:	42a3      	cmp	r3, r4
 800be0a:	bf0c      	ite	eq
 800be0c:	f8c8 2000 	streq.w	r2, [r8]
 800be10:	605a      	strne	r2, [r3, #4]
 800be12:	e7eb      	b.n	800bdec <_malloc_r+0xa8>
 800be14:	4623      	mov	r3, r4
 800be16:	6864      	ldr	r4, [r4, #4]
 800be18:	e7ae      	b.n	800bd78 <_malloc_r+0x34>
 800be1a:	463c      	mov	r4, r7
 800be1c:	687f      	ldr	r7, [r7, #4]
 800be1e:	e7b6      	b.n	800bd8e <_malloc_r+0x4a>
 800be20:	461a      	mov	r2, r3
 800be22:	685b      	ldr	r3, [r3, #4]
 800be24:	42a3      	cmp	r3, r4
 800be26:	d1fb      	bne.n	800be20 <_malloc_r+0xdc>
 800be28:	2300      	movs	r3, #0
 800be2a:	6053      	str	r3, [r2, #4]
 800be2c:	e7de      	b.n	800bdec <_malloc_r+0xa8>
 800be2e:	230c      	movs	r3, #12
 800be30:	6033      	str	r3, [r6, #0]
 800be32:	4630      	mov	r0, r6
 800be34:	f000 f80c 	bl	800be50 <__malloc_unlock>
 800be38:	e794      	b.n	800bd64 <_malloc_r+0x20>
 800be3a:	6005      	str	r5, [r0, #0]
 800be3c:	e7d6      	b.n	800bdec <_malloc_r+0xa8>
 800be3e:	bf00      	nop
 800be40:	200027ec 	.word	0x200027ec

0800be44 <__malloc_lock>:
 800be44:	4801      	ldr	r0, [pc, #4]	@ (800be4c <__malloc_lock+0x8>)
 800be46:	f000 b84b 	b.w	800bee0 <__retarget_lock_acquire_recursive>
 800be4a:	bf00      	nop
 800be4c:	2000292c 	.word	0x2000292c

0800be50 <__malloc_unlock>:
 800be50:	4801      	ldr	r0, [pc, #4]	@ (800be58 <__malloc_unlock+0x8>)
 800be52:	f000 b846 	b.w	800bee2 <__retarget_lock_release_recursive>
 800be56:	bf00      	nop
 800be58:	2000292c 	.word	0x2000292c

0800be5c <memset>:
 800be5c:	4402      	add	r2, r0
 800be5e:	4603      	mov	r3, r0
 800be60:	4293      	cmp	r3, r2
 800be62:	d100      	bne.n	800be66 <memset+0xa>
 800be64:	4770      	bx	lr
 800be66:	f803 1b01 	strb.w	r1, [r3], #1
 800be6a:	e7f9      	b.n	800be60 <memset+0x4>

0800be6c <_sbrk_r>:
 800be6c:	b538      	push	{r3, r4, r5, lr}
 800be6e:	4d06      	ldr	r5, [pc, #24]	@ (800be88 <_sbrk_r+0x1c>)
 800be70:	2300      	movs	r3, #0
 800be72:	4604      	mov	r4, r0
 800be74:	4608      	mov	r0, r1
 800be76:	602b      	str	r3, [r5, #0]
 800be78:	f7f5 fa1e 	bl	80012b8 <_sbrk>
 800be7c:	1c43      	adds	r3, r0, #1
 800be7e:	d102      	bne.n	800be86 <_sbrk_r+0x1a>
 800be80:	682b      	ldr	r3, [r5, #0]
 800be82:	b103      	cbz	r3, 800be86 <_sbrk_r+0x1a>
 800be84:	6023      	str	r3, [r4, #0]
 800be86:	bd38      	pop	{r3, r4, r5, pc}
 800be88:	20002928 	.word	0x20002928

0800be8c <__errno>:
 800be8c:	4b01      	ldr	r3, [pc, #4]	@ (800be94 <__errno+0x8>)
 800be8e:	6818      	ldr	r0, [r3, #0]
 800be90:	4770      	bx	lr
 800be92:	bf00      	nop
 800be94:	20000830 	.word	0x20000830

0800be98 <__libc_init_array>:
 800be98:	b570      	push	{r4, r5, r6, lr}
 800be9a:	4d0d      	ldr	r5, [pc, #52]	@ (800bed0 <__libc_init_array+0x38>)
 800be9c:	4c0d      	ldr	r4, [pc, #52]	@ (800bed4 <__libc_init_array+0x3c>)
 800be9e:	1b64      	subs	r4, r4, r5
 800bea0:	10a4      	asrs	r4, r4, #2
 800bea2:	2600      	movs	r6, #0
 800bea4:	42a6      	cmp	r6, r4
 800bea6:	d109      	bne.n	800bebc <__libc_init_array+0x24>
 800bea8:	4d0b      	ldr	r5, [pc, #44]	@ (800bed8 <__libc_init_array+0x40>)
 800beaa:	4c0c      	ldr	r4, [pc, #48]	@ (800bedc <__libc_init_array+0x44>)
 800beac:	f000 f864 	bl	800bf78 <_init>
 800beb0:	1b64      	subs	r4, r4, r5
 800beb2:	10a4      	asrs	r4, r4, #2
 800beb4:	2600      	movs	r6, #0
 800beb6:	42a6      	cmp	r6, r4
 800beb8:	d105      	bne.n	800bec6 <__libc_init_array+0x2e>
 800beba:	bd70      	pop	{r4, r5, r6, pc}
 800bebc:	f855 3b04 	ldr.w	r3, [r5], #4
 800bec0:	4798      	blx	r3
 800bec2:	3601      	adds	r6, #1
 800bec4:	e7ee      	b.n	800bea4 <__libc_init_array+0xc>
 800bec6:	f855 3b04 	ldr.w	r3, [r5], #4
 800beca:	4798      	blx	r3
 800becc:	3601      	adds	r6, #1
 800bece:	e7f2      	b.n	800beb6 <__libc_init_array+0x1e>
 800bed0:	0800bfbc 	.word	0x0800bfbc
 800bed4:	0800bfbc 	.word	0x0800bfbc
 800bed8:	0800bfbc 	.word	0x0800bfbc
 800bedc:	0800bfc0 	.word	0x0800bfc0

0800bee0 <__retarget_lock_acquire_recursive>:
 800bee0:	4770      	bx	lr

0800bee2 <__retarget_lock_release_recursive>:
 800bee2:	4770      	bx	lr

0800bee4 <_free_r>:
 800bee4:	b538      	push	{r3, r4, r5, lr}
 800bee6:	4605      	mov	r5, r0
 800bee8:	2900      	cmp	r1, #0
 800beea:	d041      	beq.n	800bf70 <_free_r+0x8c>
 800beec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bef0:	1f0c      	subs	r4, r1, #4
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	bfb8      	it	lt
 800bef6:	18e4      	addlt	r4, r4, r3
 800bef8:	f7ff ffa4 	bl	800be44 <__malloc_lock>
 800befc:	4a1d      	ldr	r2, [pc, #116]	@ (800bf74 <_free_r+0x90>)
 800befe:	6813      	ldr	r3, [r2, #0]
 800bf00:	b933      	cbnz	r3, 800bf10 <_free_r+0x2c>
 800bf02:	6063      	str	r3, [r4, #4]
 800bf04:	6014      	str	r4, [r2, #0]
 800bf06:	4628      	mov	r0, r5
 800bf08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf0c:	f7ff bfa0 	b.w	800be50 <__malloc_unlock>
 800bf10:	42a3      	cmp	r3, r4
 800bf12:	d908      	bls.n	800bf26 <_free_r+0x42>
 800bf14:	6820      	ldr	r0, [r4, #0]
 800bf16:	1821      	adds	r1, r4, r0
 800bf18:	428b      	cmp	r3, r1
 800bf1a:	bf01      	itttt	eq
 800bf1c:	6819      	ldreq	r1, [r3, #0]
 800bf1e:	685b      	ldreq	r3, [r3, #4]
 800bf20:	1809      	addeq	r1, r1, r0
 800bf22:	6021      	streq	r1, [r4, #0]
 800bf24:	e7ed      	b.n	800bf02 <_free_r+0x1e>
 800bf26:	461a      	mov	r2, r3
 800bf28:	685b      	ldr	r3, [r3, #4]
 800bf2a:	b10b      	cbz	r3, 800bf30 <_free_r+0x4c>
 800bf2c:	42a3      	cmp	r3, r4
 800bf2e:	d9fa      	bls.n	800bf26 <_free_r+0x42>
 800bf30:	6811      	ldr	r1, [r2, #0]
 800bf32:	1850      	adds	r0, r2, r1
 800bf34:	42a0      	cmp	r0, r4
 800bf36:	d10b      	bne.n	800bf50 <_free_r+0x6c>
 800bf38:	6820      	ldr	r0, [r4, #0]
 800bf3a:	4401      	add	r1, r0
 800bf3c:	1850      	adds	r0, r2, r1
 800bf3e:	4283      	cmp	r3, r0
 800bf40:	6011      	str	r1, [r2, #0]
 800bf42:	d1e0      	bne.n	800bf06 <_free_r+0x22>
 800bf44:	6818      	ldr	r0, [r3, #0]
 800bf46:	685b      	ldr	r3, [r3, #4]
 800bf48:	6053      	str	r3, [r2, #4]
 800bf4a:	4408      	add	r0, r1
 800bf4c:	6010      	str	r0, [r2, #0]
 800bf4e:	e7da      	b.n	800bf06 <_free_r+0x22>
 800bf50:	d902      	bls.n	800bf58 <_free_r+0x74>
 800bf52:	230c      	movs	r3, #12
 800bf54:	602b      	str	r3, [r5, #0]
 800bf56:	e7d6      	b.n	800bf06 <_free_r+0x22>
 800bf58:	6820      	ldr	r0, [r4, #0]
 800bf5a:	1821      	adds	r1, r4, r0
 800bf5c:	428b      	cmp	r3, r1
 800bf5e:	bf04      	itt	eq
 800bf60:	6819      	ldreq	r1, [r3, #0]
 800bf62:	685b      	ldreq	r3, [r3, #4]
 800bf64:	6063      	str	r3, [r4, #4]
 800bf66:	bf04      	itt	eq
 800bf68:	1809      	addeq	r1, r1, r0
 800bf6a:	6021      	streq	r1, [r4, #0]
 800bf6c:	6054      	str	r4, [r2, #4]
 800bf6e:	e7ca      	b.n	800bf06 <_free_r+0x22>
 800bf70:	bd38      	pop	{r3, r4, r5, pc}
 800bf72:	bf00      	nop
 800bf74:	200027ec 	.word	0x200027ec

0800bf78 <_init>:
 800bf78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf7a:	bf00      	nop
 800bf7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf7e:	bc08      	pop	{r3}
 800bf80:	469e      	mov	lr, r3
 800bf82:	4770      	bx	lr

0800bf84 <_fini>:
 800bf84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf86:	bf00      	nop
 800bf88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf8a:	bc08      	pop	{r3}
 800bf8c:	469e      	mov	lr, r3
 800bf8e:	4770      	bx	lr
