{"vcs1":{"timestamp_begin":1699254086.852523152, "rt":0.76, "ut":0.38, "st":0.31}}
{"vcselab":{"timestamp_begin":1699254087.711550091, "rt":0.87, "ut":0.57, "st":0.27}}
{"link":{"timestamp_begin":1699254088.643744637, "rt":0.54, "ut":0.17, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699254086.022133371}
{"VCS_COMP_START_TIME": 1699254086.022133371}
{"VCS_COMP_END_TIME": 1699254089.288027582}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 337716}}
{"stitch_vcselab": {"peak_mem": 222604}}
