0.6
2019.2
Dec  5 2019
05:06:03
C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_FA_0_0/sim/adder_subtractor_4bit_FA_0_0.vhd,1582101068,vhdl,,,,adder_subtractor_4bit_fa_0_0,,,,,,,,
C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_FA_0_1/sim/adder_subtractor_4bit_FA_0_1.vhd,1582101068,vhdl,,,,adder_subtractor_4bit_fa_0_1,,,,,,,,
C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_FA_0_2/sim/adder_subtractor_4bit_FA_0_2.vhd,1582101068,vhdl,,,,adder_subtractor_4bit_fa_0_2,,,,,,,,
C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_FA_0_3/sim/adder_subtractor_4bit_FA_0_3.vhd,1582101068,vhdl,,,,adder_subtractor_4bit_fa_0_3,,,,,,,,
C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlconcat_0_0/sim/adder_subtractor_4bit_xlconcat_0_0.v,1582101069,verilog,,,,adder_subtractor_4bit_xlconcat_0_0,,,,,,,,
C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlconstant_0_1/sim/adder_subtractor_4bit_xlconstant_0_1.v,1582101069,verilog,,C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlconcat_0_0/sim/adder_subtractor_4bit_xlconcat_0_0.v,,adder_subtractor_4bit_xlconstant_0_1,,,,,,,,
C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_0/sim/adder_subtractor_4bit_xlslice_0_0.v,1582101068,verilog,,C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_1/sim/adder_subtractor_4bit_xlslice_0_1.v,,adder_subtractor_4bit_xlslice_0_0,,,,,,,,
C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_1/sim/adder_subtractor_4bit_xlslice_0_1.v,1582101068,verilog,,C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_2/sim/adder_subtractor_4bit_xlslice_0_2.v,,adder_subtractor_4bit_xlslice_0_1,,,,,,,,
C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_2/sim/adder_subtractor_4bit_xlslice_0_2.v,1582101068,verilog,,C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_3/sim/adder_subtractor_4bit_xlslice_0_3.v,,adder_subtractor_4bit_xlslice_0_2,,,,,,,,
C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_3/sim/adder_subtractor_4bit_xlslice_0_3.v,1582101069,verilog,,C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_4/sim/adder_subtractor_4bit_xlslice_0_4.v,,adder_subtractor_4bit_xlslice_0_3,,,,,,,,
C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_4/sim/adder_subtractor_4bit_xlslice_0_4.v,1582101069,verilog,,C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_5/sim/adder_subtractor_4bit_xlslice_0_5.v,,adder_subtractor_4bit_xlslice_0_4,,,,,,,,
C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_5/sim/adder_subtractor_4bit_xlslice_0_5.v,1582101069,verilog,,C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_6/sim/adder_subtractor_4bit_xlslice_0_6.v,,adder_subtractor_4bit_xlslice_0_5,,,,,,,,
C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_6/sim/adder_subtractor_4bit_xlslice_0_6.v,1582101069,verilog,,C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_7/sim/adder_subtractor_4bit_xlslice_0_7.v,,adder_subtractor_4bit_xlslice_0_6,,,,,,,,
C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlslice_0_7/sim/adder_subtractor_4bit_xlslice_0_7.v,1582101069,verilog,,C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/ip/adder_subtractor_4bit_xlconstant_0_1/sim/adder_subtractor_4bit_xlconstant_0_1.v,,adder_subtractor_4bit_xlslice_0_7,,,,,,,,
C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/sim/adder_subtractor_4bit.vhd,1582104573,vhdl,,,,adder_subtractor_4bit,,,,,,,,
C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sim_1/new/adder_subtractor_tb.vhd,1582104371,vhdl,,,,adder_subtractor_tb,,,,,,,,
C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/hdl/adder_subtractor_4bit_wrapper.vhd,1582104573,vhdl,,,,adder_subtractor_4bit_wrapper,,,,,,,,
C:/Programs/lab1/lab1.srcs/sources_1/new/FA.vhd,1580239391,vhdl,,,,fa,,,,,,,,
C:/Programs/lab1/lab1.srcs/sources_1/new/adder_tb.vhd,1582102534,vhdl,,,,adder_subtractor_4bit_tb,,,,,,,,
