# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying /usr/local/apps/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/u1460339/Desktop/ECE-3700/Lab-1/Files {/home/u1460339/Desktop/ECE-3700/Lab-1/Files/Top.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:27:38 on Sep 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/u1460339/Desktop/ECE-3700/Lab-1/Files" /home/u1460339/Desktop/ECE-3700/Lab-1/Files/Top.v 
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# End time: 16:27:39 on Sep 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/u1460339/Desktop/ECE-3700/Lab-1/Files {/home/u1460339/Desktop/ECE-3700/Lab-1/Files/tb_Structural.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:27:39 on Sep 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/u1460339/Desktop/ECE-3700/Lab-1/Files" /home/u1460339/Desktop/ECE-3700/Lab-1/Files/tb_Structural.v 
# -- Compiling module tb_Structural
# 
# Top level modules:
# 	tb_Structural
# End time: 16:27:39 on Sep 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_Structural
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_Structural 
# Start time: 16:27:39 on Sep 04,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: /home/u1460339/Desktop/ECE-3700/Lab-1/Files/tb_Structural.v(11): Module 'Structural' is not defined.
#  For instance 'struct_inst' at path 'tb_Structural'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Top_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 16:28:39 on Sep 04,2024, Elapsed time: 0:01:00
# Errors: 1, Warnings: 1
