<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\Nano_9K_HDMI\impl\gwsynthesis\Nano_9K_HDMI.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>G:\Nano_9K_HDMI\src\Nano_9K_HDMI.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>G:\Nano_9K_HDMI\src\Nano_9K_HDMI.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Mar 09 21:51:01 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>588</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>292</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>78</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK</td>
<td>Base</td>
<td>37.030</td>
<td>27.005
<td>0.000</td>
<td>18.515</td>
<td></td>
<td></td>
<td>inclk </td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.003</td>
<td>249.797
<td>0.000</td>
<td>2.002</td>
<td>inclk_ibuf/I</td>
<td>CLK</td>
<td>pll_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.003</td>
<td>249.797
<td>0.000</td>
<td>2.002</td>
<td>inclk_ibuf/I</td>
<td>CLK</td>
<td>pll_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>40.032</td>
<td>24.980
<td>0.000</td>
<td>20.016</td>
<td>inclk_ibuf/I</td>
<td>CLK</td>
<td>pll_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.010</td>
<td>83.266
<td>0.000</td>
<td>6.005</td>
<td>inclk_ibuf/I</td>
<td>CLK</td>
<td>pll_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>249.797(MHz)</td>
<td style="color: #FF0000;">186.153(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>24.980(MHz)</td>
<td>52.920(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of CLK!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-3.263</td>
<td>3</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.369</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_0_s0/Q</td>
<td>vga_to_hdmi_inst/tmds_g_n_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>4.972</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.091</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_0_s0/Q</td>
<td>vga_to_hdmi_inst/tmds_b_n_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>4.695</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.803</td>
<td>vga_to_hdmi_inst/TMDS_clk_s0/Q</td>
<td>vga_to_hdmi_inst/tmds_clk_n_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>4.406</td>
</tr>
<tr>
<td>4</td>
<td>0.074</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_0_s0/Q</td>
<td>vga_to_hdmi_inst/tmds_b_p_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>3.529</td>
</tr>
<tr>
<td>5</td>
<td>0.158</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_0_s0/Q</td>
<td>vga_to_hdmi_inst/tmds_r_n_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>3.445</td>
</tr>
<tr>
<td>6</td>
<td>0.226</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_0_s0/Q</td>
<td>vga_to_hdmi_inst/tmds_g_p_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>3.377</td>
</tr>
<tr>
<td>7</td>
<td>0.382</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_7_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>3.221</td>
</tr>
<tr>
<td>8</td>
<td>0.382</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_8_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>3.221</td>
</tr>
<tr>
<td>9</td>
<td>0.391</td>
<td>vga_to_hdmi_inst/TMDS_clk_s0/Q</td>
<td>vga_to_hdmi_inst/tmds_clk_p_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>3.213</td>
</tr>
<tr>
<td>10</td>
<td>0.512</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_4_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>3.092</td>
</tr>
<tr>
<td>11</td>
<td>0.525</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_5_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>3.078</td>
</tr>
<tr>
<td>12</td>
<td>0.525</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_6_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>3.078</td>
</tr>
<tr>
<td>13</td>
<td>0.530</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_7_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>3.073</td>
</tr>
<tr>
<td>14</td>
<td>0.530</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_8_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>3.073</td>
</tr>
<tr>
<td>15</td>
<td>0.592</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_4_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>3.011</td>
</tr>
<tr>
<td>16</td>
<td>0.612</td>
<td>vga_to_hdmi_inst/TMDS_mod10_3_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>2.991</td>
</tr>
<tr>
<td>17</td>
<td>0.649</td>
<td>vga_to_hdmi_inst/TMDS_mod10_3_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_clk_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>2.955</td>
</tr>
<tr>
<td>18</td>
<td>0.758</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_2_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_1_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>2.845</td>
</tr>
<tr>
<td>19</td>
<td>0.818</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_5_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>2.785</td>
</tr>
<tr>
<td>20</td>
<td>0.818</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_6_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>2.785</td>
</tr>
<tr>
<td>21</td>
<td>0.859</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_0_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>2.744</td>
</tr>
<tr>
<td>22</td>
<td>0.871</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_0_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>2.732</td>
</tr>
<tr>
<td>23</td>
<td>1.021</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_0_s0/Q</td>
<td>vga_to_hdmi_inst/tmds_r_p_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>2.582</td>
</tr>
<tr>
<td>24</td>
<td>1.031</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_2_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>2.572</td>
</tr>
<tr>
<td>25</td>
<td>1.031</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_3_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.003</td>
<td>0.000</td>
<td>2.572</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>vga_to_hdmi_inst/TMDS_mod10_1_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_mod10_1_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>vga_to_hdmi_inst/TMDS_mod10_3_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_mod10_3_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>pattern_inst/counter_x_9_s0/Q</td>
<td>pattern_inst/counter_x_9_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.710</td>
<td>pattern_inst/counter_x_6_s0/Q</td>
<td>pattern_inst/counter_x_6_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>5</td>
<td>0.714</td>
<td>pattern_inst/counter_y_6_s0/Q</td>
<td>pattern_inst/counter_y_6_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>6</td>
<td>0.714</td>
<td>pattern_inst/counter_x_7_s0/Q</td>
<td>pattern_inst/counter_x_7_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>7</td>
<td>0.729</td>
<td>counter_2_s0/Q</td>
<td>counter_2_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>8</td>
<td>0.729</td>
<td>counter_6_s0/Q</td>
<td>counter_6_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>9</td>
<td>0.729</td>
<td>counter_8_s0/Q</td>
<td>counter_8_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>10</td>
<td>0.729</td>
<td>counter_12_s0/Q</td>
<td>counter_12_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>11</td>
<td>0.729</td>
<td>counter_14_s0/Q</td>
<td>counter_14_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>counter_18_s0/Q</td>
<td>counter_18_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>counter_20_s0/Q</td>
<td>counter_20_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.848</td>
<td>vga_to_hdmi_inst/encode_G/TMDS_5_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_5_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.058</td>
<td>0.937</td>
</tr>
<tr>
<td>15</td>
<td>0.848</td>
<td>vga_to_hdmi_inst/encode_R/TMDS_5_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_5_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.058</td>
<td>0.937</td>
</tr>
<tr>
<td>16</td>
<td>0.848</td>
<td>vga_to_hdmi_inst/encode_R/TMDS_7_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_7_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.058</td>
<td>0.937</td>
</tr>
<tr>
<td>17</td>
<td>0.848</td>
<td>vga_to_hdmi_inst/encode_R/TMDS_9_s1/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_9_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.058</td>
<td>0.937</td>
</tr>
<tr>
<td>18</td>
<td>0.848</td>
<td>vga_to_hdmi_inst/encode_B/TMDS_9_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_9_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.058</td>
<td>0.937</td>
</tr>
<tr>
<td>19</td>
<td>0.848</td>
<td>vga_to_hdmi_inst/encode_G/TMDS_9_s1/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_9_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.058</td>
<td>0.937</td>
</tr>
<tr>
<td>20</td>
<td>0.852</td>
<td>counter_1_s0/Q</td>
<td>counter_1_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>21</td>
<td>0.854</td>
<td>vga_to_hdmi_inst/encode_G/TMDS_4_s1/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_4_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.058</td>
<td>0.942</td>
</tr>
<tr>
<td>22</td>
<td>0.854</td>
<td>vga_to_hdmi_inst/encode_G/TMDS_8_s1/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_8_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.058</td>
<td>0.942</td>
</tr>
<tr>
<td>23</td>
<td>0.854</td>
<td>vga_to_hdmi_inst/encode_R/TMDS_4_s1/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_4_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.058</td>
<td>0.942</td>
</tr>
<tr>
<td>24</td>
<td>0.854</td>
<td>vga_to_hdmi_inst/encode_R/TMDS_8_s1/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_8_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.058</td>
<td>0.942</td>
</tr>
<tr>
<td>25</td>
<td>0.882</td>
<td>vga_to_hdmi_inst/encode_B/TMDS_8_s0/Q</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_8_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.058</td>
<td>0.970</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/draw_area_s0/PRESET</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/blue_0_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/blue_1_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/blue_2_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/blue_3_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/blue_4_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/blue_5_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/blue_6_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/blue_7_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/green_0_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/green_1_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/green_2_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/green_3_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/green_4_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/green_5_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/green_6_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/green_7_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/red_1_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/red_2_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/red_3_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/red_4_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/red_5_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/red_6_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/red_7_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-2.511</td>
<td>rst_s1/Q</td>
<td>pattern_inst/vsync_s0/PRESET</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>1.001</td>
<td>-0.621</td>
<td>4.059</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/draw_area_s0/PRESET</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>2</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/blue_0_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>3</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/blue_1_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>4</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/blue_2_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>5</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/blue_3_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>6</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/blue_4_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>7</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/blue_5_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>8</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/blue_6_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>9</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/blue_7_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>10</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/green_0_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>11</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/green_1_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>12</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/green_2_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>13</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/green_3_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>14</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/green_4_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>15</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/green_5_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>16</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/green_6_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>17</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/green_7_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>18</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/red_1_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>19</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/red_2_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>20</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/red_3_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>21</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/red_4_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>22</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/red_5_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>23</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/red_6_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>24</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/red_7_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
<tr>
<td>25</td>
<td>1.580</td>
<td>rst_s1/Q</td>
<td>pattern_inst/vsync_s0/PRESET</td>
<td>CLK:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.758</td>
<td>2.382</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_8_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_to_hdmi_inst/TMDS_mod10_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/tmds_g_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_green_0_s0/Q</td>
</tr>
<tr>
<td>5.431</td>
<td>3.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td>vga_to_hdmi_inst/n61_s2/I0</td>
</tr>
<tr>
<td>6.457</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n61_s2/F</td>
</tr>
<tr>
<td>6.876</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/tmds_g_n_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td>vga_to_hdmi_inst/tmds_g_n_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[B]</td>
<td>vga_to_hdmi_inst/tmds_g_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 20.636%; route: 3.488, 70.146%; tC2Q: 0.458, 9.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/tmds_b_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_blue_0_s0/Q</td>
</tr>
<tr>
<td>5.119</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>vga_to_hdmi_inst/n62_s2/I0</td>
</tr>
<tr>
<td>6.180</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n62_s2/F</td>
</tr>
<tr>
<td>6.599</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/tmds_b_n_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[B]</td>
<td>vga_to_hdmi_inst/tmds_b_n_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[B]</td>
<td>vga_to_hdmi_inst/tmds_b_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 22.600%; route: 3.175, 67.637%; tC2Q: 0.458, 9.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_clk_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/tmds_clk_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_clk_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_clk_s0/Q</td>
</tr>
<tr>
<td>5.267</td>
<td>2.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>vga_to_hdmi_inst/n63_s2/I0</td>
</tr>
<tr>
<td>5.892</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n63_s2/F</td>
</tr>
<tr>
<td>6.311</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/tmds_clk_n_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[B]</td>
<td>vga_to_hdmi_inst/tmds_clk_n_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[B]</td>
<td>vga_to_hdmi_inst/tmds_clk_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 14.184%; route: 3.323, 75.414%; tC2Q: 0.458, 10.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/tmds_b_p_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_blue_0_s0/Q</td>
</tr>
<tr>
<td>5.433</td>
<td>3.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/tmds_b_p_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>vga_to_hdmi_inst/tmds_b_p_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>vga_to_hdmi_inst/tmds_b_p_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.071, 87.013%; tC2Q: 0.458, 12.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/tmds_r_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C36[0][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_red_0_s0/Q</td>
</tr>
<tr>
<td>4.306</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>vga_to_hdmi_inst/n60_s2/I0</td>
</tr>
<tr>
<td>4.931</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n60_s2/F</td>
</tr>
<tr>
<td>5.349</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/tmds_r_n_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[B]</td>
<td>vga_to_hdmi_inst/tmds_r_n_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[B]</td>
<td>vga_to_hdmi_inst/tmds_r_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 18.142%; route: 2.362, 68.553%; tC2Q: 0.458, 13.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/tmds_g_p_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C24[2][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_green_0_s0/Q</td>
</tr>
<tr>
<td>5.282</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/tmds_g_p_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>vga_to_hdmi_inst/tmds_g_p_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>vga_to_hdmi_inst/tmds_g_p_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.919, 86.429%; tC2Q: 0.458, 13.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>4.027</td>
<td>1.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>vga_to_hdmi_inst/n17_s0/I2</td>
</tr>
<tr>
<td>5.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n17_s0/F</td>
</tr>
<tr>
<td>5.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_green_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_7_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 34.119%; route: 1.664, 51.652%; tC2Q: 0.458, 14.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>4.027</td>
<td>1.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>vga_to_hdmi_inst/n16_s0/I2</td>
</tr>
<tr>
<td>5.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n16_s0/F</td>
</tr>
<tr>
<td>5.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_green_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_8_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 34.119%; route: 1.664, 51.652%; tC2Q: 0.458, 14.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_clk_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/tmds_clk_p_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_clk_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_clk_s0/Q</td>
</tr>
<tr>
<td>5.117</td>
<td>2.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/tmds_clk_p_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>vga_to_hdmi_inst/tmds_clk_p_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>vga_to_hdmi_inst/tmds_clk_p_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.754, 85.734%; tC2Q: 0.458, 14.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>3.897</td>
<td>1.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>vga_to_hdmi_inst/n20_s0/I2</td>
</tr>
<tr>
<td>4.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n20_s0/F</td>
</tr>
<tr>
<td>4.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_green_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_4_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 35.549%; route: 1.534, 49.626%; tC2Q: 0.458, 14.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>3.883</td>
<td>1.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>vga_to_hdmi_inst/n9_s0/I2</td>
</tr>
<tr>
<td>4.982</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n9_s0/F</td>
</tr>
<tr>
<td>4.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_red_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_5_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 35.705%; route: 1.521, 49.405%; tC2Q: 0.458, 14.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>3.883</td>
<td>1.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>vga_to_hdmi_inst/n8_s0/I2</td>
</tr>
<tr>
<td>4.982</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n8_s0/F</td>
</tr>
<tr>
<td>4.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_red_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_6_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 35.705%; route: 1.521, 49.405%; tC2Q: 0.458, 14.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>3.879</td>
<td>1.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>vga_to_hdmi_inst/n7_s0/I2</td>
</tr>
<tr>
<td>4.978</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n7_s0/F</td>
</tr>
<tr>
<td>4.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_red_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_7_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 35.758%; route: 1.516, 49.330%; tC2Q: 0.458, 14.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>3.879</td>
<td>1.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>vga_to_hdmi_inst/n6_s0/I2</td>
</tr>
<tr>
<td>4.978</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n6_s0/F</td>
</tr>
<tr>
<td>4.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_red_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_8_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 35.758%; route: 1.516, 49.330%; tC2Q: 0.458, 14.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>3.883</td>
<td>1.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>vga_to_hdmi_inst/n10_s0/I2</td>
</tr>
<tr>
<td>4.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n10_s0/F</td>
</tr>
<tr>
<td>4.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_red_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_4_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 34.274%; route: 1.521, 50.504%; tC2Q: 0.458, 15.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_mod10_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>vga_to_hdmi_inst/TMDS_mod10_3_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_mod10_3_s0/Q</td>
</tr>
<tr>
<td>2.787</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td>vga_to_hdmi_inst/n37_s0/I3</td>
</tr>
<tr>
<td>3.848</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R13C31[2][B]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n37_s0/F</td>
</tr>
<tr>
<td>4.896</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_load_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 35.471%; route: 1.472, 49.206%; tC2Q: 0.458, 15.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_mod10_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>vga_to_hdmi_inst/TMDS_mod10_3_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_mod10_3_s0/Q</td>
</tr>
<tr>
<td>2.787</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td>vga_to_hdmi_inst/n37_s0/I3</td>
</tr>
<tr>
<td>3.886</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R13C31[2][B]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n37_s0/F</td>
</tr>
<tr>
<td>4.859</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_clk_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_clk_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 37.196%; route: 1.397, 47.292%; tC2Q: 0.458, 15.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_2_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_green_2_s0/Q</td>
</tr>
<tr>
<td>3.650</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td>vga_to_hdmi_inst/n23_s0/I0</td>
</tr>
<tr>
<td>4.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n23_s0/F</td>
</tr>
<tr>
<td>4.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_green_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_1_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 38.631%; route: 1.288, 45.258%; tC2Q: 0.458, 16.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>3.868</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>vga_to_hdmi_inst/n19_s0/I2</td>
</tr>
<tr>
<td>4.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n19_s0/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_green_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_5_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 29.514%; route: 1.505, 54.030%; tC2Q: 0.458, 16.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>3.868</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>vga_to_hdmi_inst/n18_s0/I2</td>
</tr>
<tr>
<td>4.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n18_s0/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_green_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_6_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 29.514%; route: 1.505, 54.030%; tC2Q: 0.458, 16.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>3.550</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>vga_to_hdmi_inst/n24_s0/I2</td>
</tr>
<tr>
<td>4.649</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n24_s0/F</td>
</tr>
<tr>
<td>4.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_green_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_0_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 40.048%; route: 1.187, 43.250%; tC2Q: 0.458, 16.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>3.537</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>vga_to_hdmi_inst/n14_s0/I2</td>
</tr>
<tr>
<td>4.636</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n14_s0/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_red_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_0_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 40.227%; route: 1.175, 42.996%; tC2Q: 0.458, 16.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/tmds_r_p_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_0_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C36[0][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_red_0_s0/Q</td>
</tr>
<tr>
<td>4.487</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/tmds_r_p_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>vga_to_hdmi_inst/tmds_r_p_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>vga_to_hdmi_inst/tmds_r_p_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 82.250%; tC2Q: 0.458, 17.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>3.377</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>vga_to_hdmi_inst/n12_s0/I2</td>
</tr>
<tr>
<td>4.476</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n12_s0/F</td>
</tr>
<tr>
<td>4.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_red_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_2_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 42.730%; route: 1.015, 39.450%; tC2Q: 0.458, 17.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_load_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_load_s0/Q</td>
</tr>
<tr>
<td>3.377</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>vga_to_hdmi_inst/n11_s0/I2</td>
</tr>
<tr>
<td>4.476</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n11_s0/F</td>
</tr>
<tr>
<td>4.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_red_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>4.003</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.908</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_3_s0/CLK</td>
</tr>
<tr>
<td>5.508</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 42.730%; route: 1.015, 39.450%; tC2Q: 0.458, 17.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_mod10_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_mod10_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>vga_to_hdmi_inst/TMDS_mod10_1_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C31[1][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_mod10_1_s0/Q</td>
</tr>
<tr>
<td>2.181</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>vga_to_hdmi_inst/n41_s0/I1</td>
</tr>
<tr>
<td>2.553</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n41_s0/F</td>
</tr>
<tr>
<td>2.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_mod10_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>vga_to_hdmi_inst/TMDS_mod10_1_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>vga_to_hdmi_inst/TMDS_mod10_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/TMDS_mod10_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_mod10_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>vga_to_hdmi_inst/TMDS_mod10_3_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_mod10_3_s0/Q</td>
</tr>
<tr>
<td>2.181</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>vga_to_hdmi_inst/n39_s0/I3</td>
</tr>
<tr>
<td>2.553</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n39_s0/F</td>
</tr>
<tr>
<td>2.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_mod10_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>vga_to_hdmi_inst/TMDS_mod10_3_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>vga_to_hdmi_inst/TMDS_mod10_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>pattern_inst/counter_x_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/counter_x_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>pattern_inst/counter_x_9_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">pattern_inst/counter_x_9_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>pattern_inst/n28_s1/I3</td>
</tr>
<tr>
<td>2.496</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">pattern_inst/n28_s1/F</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">pattern_inst/counter_x_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>pattern_inst/counter_x_9_s0/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>pattern_inst/counter_x_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>pattern_inst/counter_x_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/counter_x_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>pattern_inst/counter_x_6_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">pattern_inst/counter_x_6_s0/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>pattern_inst/n31_s4/I0</td>
</tr>
<tr>
<td>2.497</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">pattern_inst/n31_s4/F</td>
</tr>
<tr>
<td>2.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">pattern_inst/counter_x_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>pattern_inst/counter_x_6_s0/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>pattern_inst/counter_x_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>pattern_inst/counter_y_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/counter_y_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>pattern_inst/counter_y_6_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">pattern_inst/counter_y_6_s0/Q</td>
</tr>
<tr>
<td>2.129</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>pattern_inst/n65_s1/I2</td>
</tr>
<tr>
<td>2.501</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">pattern_inst/n65_s1/F</td>
</tr>
<tr>
<td>2.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">pattern_inst/counter_y_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>pattern_inst/counter_y_6_s0/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>pattern_inst/counter_y_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>pattern_inst/counter_x_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/counter_x_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>pattern_inst/counter_x_7_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">pattern_inst/counter_x_7_s0/Q</td>
</tr>
<tr>
<td>2.129</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>pattern_inst/n30_s1/I2</td>
</tr>
<tr>
<td>2.501</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">pattern_inst/n30_s1/F</td>
</tr>
<tr>
<td>2.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">pattern_inst/counter_x_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>pattern_inst/counter_x_7_s0/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>pattern_inst/counter_x_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">counter_2_s0/Q</td>
</tr>
<tr>
<td>2.121</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C13[1][A]</td>
<td>n68_s/I1</td>
</tr>
<tr>
<td>2.515</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n68_s/SUM</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>counter_6_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">counter_6_s0/Q</td>
</tr>
<tr>
<td>2.121</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C14[0][A]</td>
<td>n64_s/I1</td>
</tr>
<tr>
<td>2.515</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">n64_s/SUM</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>counter_8_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td style=" font-weight:bold;">counter_8_s0/Q</td>
</tr>
<tr>
<td>2.121</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td>n62_s/I1</td>
</tr>
<tr>
<td>2.515</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n62_s/SUM</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td style=" font-weight:bold;">counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>2.121</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td>n58_s/I1</td>
</tr>
<tr>
<td>2.515</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">n58_s/SUM</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>counter_14_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">counter_14_s0/Q</td>
</tr>
<tr>
<td>2.121</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][A]</td>
<td>n56_s/I1</td>
</tr>
<tr>
<td>2.515</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">n56_s/SUM</td>
</tr>
<tr>
<td>2.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>counter_18_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">counter_18_s0/Q</td>
</tr>
<tr>
<td>2.123</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C16[0][A]</td>
<td>n52_s/I1</td>
</tr>
<tr>
<td>2.517</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" background: #97FFFF;">n52_s/SUM</td>
</tr>
<tr>
<td>2.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>counter_20_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">counter_20_s0/Q</td>
</tr>
<tr>
<td>2.123</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C16[1][A]</td>
<td>n50_s/I1</td>
</tr>
<tr>
<td>2.517</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">n50_s/SUM</td>
</tr>
<tr>
<td>2.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>counter_20_s0/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/encode_G/TMDS_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>vga_to_hdmi_inst/encode_G/TMDS_5_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/encode_G/TMDS_5_s0/Q</td>
</tr>
<tr>
<td>2.352</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>vga_to_hdmi_inst/n19_s0/I1</td>
</tr>
<tr>
<td>2.724</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n19_s0/F</td>
</tr>
<tr>
<td>2.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_green_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_5_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_to_hdmi_inst/TMDS_shift_green_5_s0</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.719%; route: 0.231, 24.691%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/encode_R/TMDS_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>vga_to_hdmi_inst/encode_R/TMDS_5_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/encode_R/TMDS_5_s0/Q</td>
</tr>
<tr>
<td>2.352</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>vga_to_hdmi_inst/n9_s0/I1</td>
</tr>
<tr>
<td>2.724</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n9_s0/F</td>
</tr>
<tr>
<td>2.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_red_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_5_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_to_hdmi_inst/TMDS_shift_red_5_s0</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.719%; route: 0.231, 24.691%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/encode_R/TMDS_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>vga_to_hdmi_inst/encode_R/TMDS_7_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/encode_R/TMDS_7_s0/Q</td>
</tr>
<tr>
<td>2.352</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>vga_to_hdmi_inst/n7_s0/I1</td>
</tr>
<tr>
<td>2.724</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n7_s0/F</td>
</tr>
<tr>
<td>2.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_red_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_7_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_to_hdmi_inst/TMDS_shift_red_7_s0</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.719%; route: 0.231, 24.691%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/encode_R/TMDS_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>vga_to_hdmi_inst/encode_R/TMDS_9_s1/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/encode_R/TMDS_9_s1/Q</td>
</tr>
<tr>
<td>2.724</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_red_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_9_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_to_hdmi_inst/TMDS_shift_red_9_s0</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/encode_B/TMDS_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>vga_to_hdmi_inst/encode_B/TMDS_9_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/encode_B/TMDS_9_s0/Q</td>
</tr>
<tr>
<td>2.724</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_blue_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_9_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_9_s0</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/encode_G/TMDS_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>vga_to_hdmi_inst/encode_G/TMDS_9_s1/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/encode_G/TMDS_9_s1/Q</td>
</tr>
<tr>
<td>2.724</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_green_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_9_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_to_hdmi_inst/TMDS_shift_green_9_s0</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>counter_1_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td style=" font-weight:bold;">counter_1_s0/Q</td>
</tr>
<tr>
<td>2.121</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C13[0][B]</td>
<td>n69_s/I0</td>
</tr>
<tr>
<td>2.638</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td style=" background: #97FFFF;">n69_s/SUM</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td style=" font-weight:bold;">counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/encode_G/TMDS_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>vga_to_hdmi_inst/encode_G/TMDS_4_s1/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/encode_G/TMDS_4_s1/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>vga_to_hdmi_inst/n20_s0/I1</td>
</tr>
<tr>
<td>2.729</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n20_s0/F</td>
</tr>
<tr>
<td>2.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_green_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_4_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_to_hdmi_inst/TMDS_shift_green_4_s0</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.502%; route: 0.236, 25.102%; tC2Q: 0.333, 35.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/encode_G/TMDS_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>vga_to_hdmi_inst/encode_G/TMDS_8_s1/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/encode_G/TMDS_8_s1/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>vga_to_hdmi_inst/n16_s0/I1</td>
</tr>
<tr>
<td>2.729</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n16_s0/F</td>
</tr>
<tr>
<td>2.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_green_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_8_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_to_hdmi_inst/TMDS_shift_green_8_s0</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.502%; route: 0.236, 25.102%; tC2Q: 0.333, 35.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/encode_R/TMDS_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>vga_to_hdmi_inst/encode_R/TMDS_4_s1/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/encode_R/TMDS_4_s1/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>vga_to_hdmi_inst/n10_s0/I1</td>
</tr>
<tr>
<td>2.729</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n10_s0/F</td>
</tr>
<tr>
<td>2.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_red_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_4_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_to_hdmi_inst/TMDS_shift_red_4_s0</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.502%; route: 0.236, 25.102%; tC2Q: 0.333, 35.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/encode_R/TMDS_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>vga_to_hdmi_inst/encode_R/TMDS_8_s1/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/encode_R/TMDS_8_s1/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>vga_to_hdmi_inst/n6_s0/I0</td>
</tr>
<tr>
<td>2.729</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n6_s0/F</td>
</tr>
<tr>
<td>2.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_red_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_8_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_to_hdmi_inst/TMDS_shift_red_8_s0</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.502%; route: 0.236, 25.102%; tC2Q: 0.333, 35.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_to_hdmi_inst/encode_B/TMDS_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>vga_to_hdmi_inst/encode_B/TMDS_8_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/encode_B/TMDS_8_s0/Q</td>
</tr>
<tr>
<td>2.385</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>vga_to_hdmi_inst/n26_s0/I1</td>
</tr>
<tr>
<td>2.757</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">vga_to_hdmi_inst/n26_s0/F</td>
</tr>
<tr>
<td>2.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">vga_to_hdmi_inst/TMDS_shift_blue_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_8_s0/CLK</td>
</tr>
<tr>
<td>1.875</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_8_s0</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.340%; route: 0.265, 27.305%; tC2Q: 0.333, 34.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/draw_area_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td style=" font-weight:bold;">pattern_inst/draw_area_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>pattern_inst/draw_area_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/draw_area_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>pattern_inst/draw_area_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/blue_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">pattern_inst/blue_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>pattern_inst/blue_0_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/blue_0_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>pattern_inst/blue_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/blue_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">pattern_inst/blue_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>pattern_inst/blue_1_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/blue_1_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>pattern_inst/blue_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/blue_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" font-weight:bold;">pattern_inst/blue_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>pattern_inst/blue_2_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/blue_2_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>pattern_inst/blue_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/blue_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td style=" font-weight:bold;">pattern_inst/blue_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>pattern_inst/blue_3_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/blue_3_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>pattern_inst/blue_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/blue_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">pattern_inst/blue_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>pattern_inst/blue_4_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/blue_4_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>pattern_inst/blue_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/blue_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" font-weight:bold;">pattern_inst/blue_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>pattern_inst/blue_5_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/blue_5_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>pattern_inst/blue_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/blue_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" font-weight:bold;">pattern_inst/blue_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>pattern_inst/blue_6_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/blue_6_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>pattern_inst/blue_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/blue_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td style=" font-weight:bold;">pattern_inst/blue_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>pattern_inst/blue_7_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/blue_7_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>pattern_inst/blue_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/green_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" font-weight:bold;">pattern_inst/green_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>pattern_inst/green_0_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/green_0_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>pattern_inst/green_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/green_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">pattern_inst/green_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>pattern_inst/green_1_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/green_1_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>pattern_inst/green_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/green_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td style=" font-weight:bold;">pattern_inst/green_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>pattern_inst/green_2_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/green_2_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>pattern_inst/green_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/green_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">pattern_inst/green_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>pattern_inst/green_3_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/green_3_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>pattern_inst/green_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/green_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" font-weight:bold;">pattern_inst/green_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>pattern_inst/green_4_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/green_4_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>pattern_inst/green_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/green_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td style=" font-weight:bold;">pattern_inst/green_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>pattern_inst/green_5_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/green_5_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>pattern_inst/green_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/green_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">pattern_inst/green_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>pattern_inst/green_6_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/green_6_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>pattern_inst/green_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/green_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" font-weight:bold;">pattern_inst/green_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>pattern_inst/green_7_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/green_7_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>pattern_inst/green_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/red_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" font-weight:bold;">pattern_inst/red_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>pattern_inst/red_1_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/red_1_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>pattern_inst/red_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/red_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" font-weight:bold;">pattern_inst/red_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>pattern_inst/red_2_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/red_2_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>pattern_inst/red_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/red_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" font-weight:bold;">pattern_inst/red_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>pattern_inst/red_3_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/red_3_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>pattern_inst/red_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/red_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">pattern_inst/red_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>pattern_inst/red_4_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/red_4_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>pattern_inst/red_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/red_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">pattern_inst/red_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>pattern_inst/red_5_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/red_5_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>pattern_inst/red_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/red_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td style=" font-weight:bold;">pattern_inst/red_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>pattern_inst/red_6_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/red_6_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>pattern_inst/red_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/red_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">pattern_inst/red_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>pattern_inst/red_7_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/red_7_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>pattern_inst/red_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/vsync_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.810</td>
<td>999.810</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>999.810</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1000.792</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1001.036</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1005.095</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">pattern_inst/vsync_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.811</td>
<td>1000.811</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.811</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1002.413</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>pattern_inst/vsync_s0/CLK</td>
</tr>
<tr>
<td>1002.627</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/vsync_s0</td>
</tr>
<tr>
<td>1002.584</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>pattern_inst/vsync_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.600, 88.708%; tC2Q: 0.458, 11.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/draw_area_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td style=" font-weight:bold;">pattern_inst/draw_area_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>pattern_inst/draw_area_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/draw_area_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>pattern_inst/draw_area_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/blue_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">pattern_inst/blue_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>pattern_inst/blue_0_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/blue_0_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>pattern_inst/blue_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/blue_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">pattern_inst/blue_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>pattern_inst/blue_1_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/blue_1_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>pattern_inst/blue_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/blue_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" font-weight:bold;">pattern_inst/blue_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>pattern_inst/blue_2_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/blue_2_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>pattern_inst/blue_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/blue_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td style=" font-weight:bold;">pattern_inst/blue_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>pattern_inst/blue_3_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/blue_3_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>pattern_inst/blue_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/blue_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">pattern_inst/blue_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>pattern_inst/blue_4_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/blue_4_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>pattern_inst/blue_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/blue_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" font-weight:bold;">pattern_inst/blue_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>pattern_inst/blue_5_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/blue_5_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>pattern_inst/blue_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/blue_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" font-weight:bold;">pattern_inst/blue_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>pattern_inst/blue_6_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/blue_6_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>pattern_inst/blue_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/blue_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td style=" font-weight:bold;">pattern_inst/blue_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>pattern_inst/blue_7_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/blue_7_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>pattern_inst/blue_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/green_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" font-weight:bold;">pattern_inst/green_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>pattern_inst/green_0_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/green_0_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>pattern_inst/green_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/green_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">pattern_inst/green_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>pattern_inst/green_1_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/green_1_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>pattern_inst/green_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/green_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td style=" font-weight:bold;">pattern_inst/green_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>pattern_inst/green_2_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/green_2_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>pattern_inst/green_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/green_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">pattern_inst/green_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>pattern_inst/green_3_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/green_3_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>pattern_inst/green_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/green_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" font-weight:bold;">pattern_inst/green_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>pattern_inst/green_4_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/green_4_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>pattern_inst/green_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/green_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td style=" font-weight:bold;">pattern_inst/green_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>pattern_inst/green_5_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/green_5_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>pattern_inst/green_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/green_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">pattern_inst/green_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>pattern_inst/green_6_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/green_6_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>pattern_inst/green_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/green_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" font-weight:bold;">pattern_inst/green_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>pattern_inst/green_7_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/green_7_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>pattern_inst/green_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/red_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" font-weight:bold;">pattern_inst/red_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>pattern_inst/red_1_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/red_1_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>pattern_inst/red_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/red_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" font-weight:bold;">pattern_inst/red_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>pattern_inst/red_2_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/red_2_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>pattern_inst/red_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/red_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" font-weight:bold;">pattern_inst/red_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>pattern_inst/red_3_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/red_3_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>pattern_inst/red_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/red_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">pattern_inst/red_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>pattern_inst/red_4_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/red_4_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>pattern_inst/red_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/red_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">pattern_inst/red_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>pattern_inst/red_5_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/red_5_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>pattern_inst/red_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/red_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td style=" font-weight:bold;">pattern_inst/red_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>pattern_inst/red_6_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/red_6_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>pattern_inst/red_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/red_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">pattern_inst/red_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>pattern_inst/red_7_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/red_7_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>pattern_inst/red_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1484.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1483.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pattern_inst/vsync_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/I</td>
</tr>
<tr>
<td>1482.044</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR17[A]</td>
<td>inclk_ibuf/O</td>
</tr>
<tr>
<td>1482.229</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>rst_s1/CLK</td>
</tr>
<tr>
<td>1482.562</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">rst_s1/Q</td>
</tr>
<tr>
<td>1484.611</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">pattern_inst/vsync_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1481.200</td>
<td>1481.200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1481.200</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1482.802</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>117</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1482.987</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>pattern_inst/vsync_s0/CLK</td>
</tr>
<tr>
<td>1483.017</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pattern_inst/vsync_s0</td>
</tr>
<tr>
<td>1483.032</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>pattern_inst/vsync_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 86.008%; tC2Q: 0.333, 13.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.662</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.925</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.848</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_8_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.662</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.925</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.848</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.662</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.925</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.848</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.662</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.925</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.848</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_to_hdmi_inst/TMDS_mod10_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.662</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.925</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>vga_to_hdmi_inst/TMDS_mod10_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.848</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>vga_to_hdmi_inst/TMDS_mod10_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.662</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.925</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.848</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.662</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.925</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.848</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>vga_to_hdmi_inst/TMDS_shift_green_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.662</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.925</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.848</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.662</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.925</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.848</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>vga_to_hdmi_inst/TMDS_shift_blue_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.662</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.925</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.664</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.848</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>vga_to_hdmi_inst/TMDS_shift_red_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>117</td>
<td>clk_25</td>
<td>1.213</td>
<td>0.262</td>
</tr>
<tr>
<td>75</td>
<td>rst</td>
<td>-2.511</td>
<td>3.600</td>
</tr>
<tr>
<td>44</td>
<td>clk_250</td>
<td>-1.369</td>
<td>0.262</td>
</tr>
<tr>
<td>42</td>
<td>draw_area_Z</td>
<td>33.751</td>
<td>4.391</td>
</tr>
<tr>
<td>30</td>
<td>TMDS_shift_load</td>
<td>0.382</td>
<td>1.664</td>
</tr>
<tr>
<td>22</td>
<td>n120_3</td>
<td>32.302</td>
<td>1.760</td>
</tr>
<tr>
<td>20</td>
<td>n167_4</td>
<td>33.483</td>
<td>1.371</td>
</tr>
<tr>
<td>16</td>
<td>counter_y[6]</td>
<td>32.970</td>
<td>1.797</td>
</tr>
<tr>
<td>12</td>
<td>blue_Z[0]</td>
<td>21.411</td>
<td>2.613</td>
</tr>
<tr>
<td>12</td>
<td>n15_7</td>
<td>33.517</td>
<td>1.305</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C15</td>
<td>84.72%</td>
</tr>
<tr>
<td>R15C14</td>
<td>81.94%</td>
</tr>
<tr>
<td>R13C16</td>
<td>79.17%</td>
</tr>
<tr>
<td>R13C15</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C14</td>
<td>76.39%</td>
</tr>
<tr>
<td>R14C28</td>
<td>73.61%</td>
</tr>
<tr>
<td>R13C31</td>
<td>69.44%</td>
</tr>
<tr>
<td>R13C35</td>
<td>69.44%</td>
</tr>
<tr>
<td>R13C24</td>
<td>68.06%</td>
</tr>
<tr>
<td>R13C29</td>
<td>68.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name CLK -period 37.03 [get_ports {inclk}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -to [get_ports {tmds*}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
