# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MemoryComparison.srcs/sources_1/new/mem_comparator.vhd" \
"../../../../MemoryComparison.srcs/sources_1/new/rom.vhd" \
"../../../../MemoryComparison.srcs/sources_1/new/toplevel.vhd" \
"../../../../MemoryComparison.srcs/sim_1/new/toplevel_tb.vhd" \

# Do not sort compile order
nosort
