File Name,Circuit Status,Time Overall,Memory Usage
128_128_U_SP_AR_BK_GenMul_dc2_output,CORRECT,6.20156,883300
128_128_U_SP_AR_SE_GenMul_dc2_output,CORRECT,6.36325,879824
128_128_U_SP_AR_RC_GenMul_dc2_output,CORRECT,6.64755,858424
128_128_U_SP_DT_SE_GenMul_dc2_output,CORRECT,6.86557,865100
128_128_U_SP_DT_RC_GenMul_dc2_output,CORRECT,6.94497,872728
128_128_U1_DT_RC_Multgen_dc2_output,CORRECT,7.0731,856436
128_128_U_SP_AR_LF_GenMul_dc2_output,CORRECT,13.0946,886824
128_128_U_SP_DT_BK_GenMul_dc2_output,CORRECT,13.61,856688
128_128_U1_DT_BK_Multgen_dc2_output,CORRECT,15.4465,856508
128_128_U1_WT_RC_Multgen_dc2_output,CORRECT,17.7471,850876
128_128_U_SP_WT_SE_GenMul_dc2_output,CORRECT,17.7706,878280
128_128_U_SP_DT_CK_GenMul_dc2_output,CORRECT,19.4036,856424
128_128_U_SP_CWT_SE_GenMul_dc2_output,CORRECT,20.3247,926936
128_128_U2_DT_RC_Multgen_dc2_output,CORRECT,20.3318,1013332
128_128_U1_4to2_BK_Multgen_dc2_output,CORRECT,21.7401,799184
128_128_U_SP_WT_RC_GenMul_dc2_output,CORRECT,22.4182,889956
128_128_U1_WT_BK_Multgen_dc2_output,CORRECT,31.6679,908728
128_128_U2_DT_BK_Multgen_dc2_output,CORRECT,31.9218,1051996
128_128_U_SP_AR_CK_GenMul_dc2_output,CORRECT,35.446,863520
128_128_U_SP_WT_BK_GenMul_dc2_output,CORRECT,35.6619,886376
128_128_U_SP_CWT_CK_GenMul_dc2_output,CORRECT,52.2949,1069356
128_128_U_SP_DT_CL_GenMul_dc2_output,CORRECT,53.3817,866268
128_128_U1_4to2_RC_Multgen_dc2_output,CORRECT,53.9464,797772
128_128_U_SP_CWT_BK_GenMul_dc2_output,CORRECT,56.2123,1087216
128_128_U_SP_WT_CK_GenMul_dc2_output,CORRECT,58.6237,891384
128_128_U2_WT_BK_Multgen_dc2_output,CORRECT,69.0489,1238980
128_128_U_SP_AR_CL_GenMul_dc2_output,CORRECT,113.577,1797484
128_128_U2_4to2_BK_Multgen_dc2_output,CORRECT,155.723,1217668
128_128_U_SP_CWT_RC_GenMul_dc2_output,CORRECT,423.258,1529364
128_128_U2_4to2_HCA_Multgen_dc2_output,CORRECT,510.323,1665032
128_128_U2_4to2_LF_Multgen_dc2_output,CORRECT,705.279,2648148
128_128_U2_4to2_JCA_Multgen_dc2_output,CORRECT,707.688,2648260
128_128_U1_4to2_HCA_Multgen_dc2_output,CORRECT,1117.96,3546056
128_128_U2_WT_RC_Multgen_dc2_output,CORRECT,1633.28,2199572
128_128_U_SP_AR_KS_GenMul_dc2_output,CORRECT,1660.31,1463356
128_128_U1_DT_HCA_Multgen_dc2_output,CORRECT,2071.91,2030160
128_128_U2_WT_LF_Multgen_dc2_output,CORRECT,3330.01,5841652
128_128_U2_WT_JCA_Multgen_dc2_output,CORRECT,3370.97,5841612
128_128_U2_4to2_RC_Multgen_dc2_output,CORRECT,3508.8,2358200
128_128_U1_DT_JCA_Multgen_dc2_output,UNKNOWN,,
128_128_U1_DT_KS_Multgen_dc2_output,UNKNOWN,,
128_128_U1_4to2_KS_Multgen_dc2_output,UNKNOWN,,
128_128_U1_WT_KS_Multgen_dc2_output,UNKNOWN,,
128_128_U1_WT_JCA_Multgen_dc2_output,UNKNOWN,,
128_128_U1_WT_LF_Multgen_dc2_output,UNKNOWN,,
128_128_U2_4to2_KS_Multgen_dc2_output,UNKNOWN,,
128_128_U1_4to2_JCA_Multgen_dc2_output,UNKNOWN,,
128_128_U1_DT_LF_Multgen_dc2_output,UNKNOWN,,
128_128_U1_4to2_LF_Multgen_dc2_output,UNKNOWN,,
128_128_U1_WT_HCA_Multgen_dc2_output,UNKNOWN,,
128_128_U2_DT_JCA_Multgen_dc2_output,UNKNOWN,,
128_128_U2_DT_HCA_Multgen_dc2_output,UNKNOWN,,
128_128_U2_WT_HCA_Multgen_dc2_output,UNKNOWN,,
128_128_U2_DT_LF_Multgen_dc2_output,UNKNOWN,,
128_128_U2_DT_KS_Multgen_dc2_output,UNKNOWN,,
128_128_U2_WT_KS_Multgen_dc2_output,UNKNOWN,,
128_128_U_SP_CWT_CL_GenMul_dc2_output,UNKNOWN,,
128_128_U_SP_CWT_KS_GenMul_dc2_output,UNKNOWN,,
128_128_U_SP_CWT_LF_GenMul_dc2_output,UNKNOWN,,
128_128_U_SP_DT_KS_GenMul_dc2_output,UNKNOWN,,
128_128_U_SP_DT_LF_GenMul_dc2_output,UNKNOWN,,
128_128_U_SP_WT_CL_GenMul_dc2_output,UNKNOWN,,
128_128_U_SP_WT_KS_GenMul_dc2_output,UNKNOWN,,
128_128_U_SP_WT_LF_GenMul_dc2_output,UNKNOWN,,
