-- -------------------------------------------------------------
-- 
-- File Name: /mnt/data/NIH/simulink_models/models/delay_and_sum_beamformer/hdlsrc/DSBF/DSBF_FilterCoef_block.vhd
-- 
-- Generated by MATLAB 9.6 and HDL Coder 3.14
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: DSBF_FilterCoef_block
-- Source Path: DSBF/dataplane/Avalon Data Processing/delay signals/delay signal/CIC decimation compensator/FilterBank/FilterCoef
-- Hierarchy Level: 6
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.DSBF_dataplane_pkg.ALL;

ENTITY DSBF_FilterCoef_block IS
  PORT( clk                               :   IN    std_logic;
        enb_1_2048_0                      :   IN    std_logic;
        validIn                           :   IN    std_logic;
        syncReset                         :   IN    std_logic;
        CoefOut                           :   OUT   vector_of_std_logic_vector16(0 TO 18)  -- sfix16_En15 [19]
        );
END DSBF_FilterCoef_block;


ARCHITECTURE rtl OF DSBF_FilterCoef_block IS

  -- Signals
  SIGNAL CoefData                         : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefData_1                       : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En15
  SIGNAL CoefData_2                       : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefData_3                       : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En15
  SIGNAL CoefData_4                       : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefData_5                       : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En15
  SIGNAL CoefData_6                       : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefData_7                       : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En15
  SIGNAL CoefData_8                       : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefData_9                       : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En15
  SIGNAL CoefData_10                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefData_11                      : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En15
  SIGNAL CoefData_12                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefData_13                      : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En15
  SIGNAL CoefData_14                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefData_15                      : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En15
  SIGNAL CoefData_16                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefData_17                      : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En15
  SIGNAL CoefData_18                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefData_19                      : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En15
  SIGNAL CoefData_20                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefData_21                      : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En15
  SIGNAL CoefData_22                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefData_23                      : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En15
  SIGNAL CoefData_24                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefData_25                      : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En15
  SIGNAL CoefData_26                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefData_27                      : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En15
  SIGNAL CoefData_28                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefData_29                      : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En15
  SIGNAL CoefData_30                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefData_31                      : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En15
  SIGNAL CoefData_32                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefData_33                      : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En15
  SIGNAL CoefData_34                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefData_35                      : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En15
  SIGNAL CoefData_36                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL CoefData_37                      : signed(15 DOWNTO 0) := to_signed(16#0000#, 16);  -- sfix16_En15
  SIGNAL CoefOut_tmp                      : vector_of_signed16(0 TO 18);  -- sfix16_En15 [19]

BEGIN
  -- CoefReg_1
  CoefData <= to_signed(-16#0056#, 16);

  FilterCoef_process : PROCESS (clk)
  BEGIN
    IF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        CoefData_1 <= CoefData;
      END IF;
    END IF;
  END PROCESS FilterCoef_process;


  -- CoefReg_2
  CoefData_2 <= to_signed(16#019A#, 16);

  FilterCoef_1_process : PROCESS (clk)
  BEGIN
    IF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        CoefData_3 <= CoefData_2;
      END IF;
    END IF;
  END PROCESS FilterCoef_1_process;


  -- CoefReg_3
  CoefData_4 <= to_signed(-16#0300#, 16);

  FilterCoef_2_process : PROCESS (clk)
  BEGIN
    IF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        CoefData_5 <= CoefData_4;
      END IF;
    END IF;
  END PROCESS FilterCoef_2_process;


  -- CoefReg_4
  CoefData_6 <= to_signed(16#036B#, 16);

  FilterCoef_3_process : PROCESS (clk)
  BEGIN
    IF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        CoefData_7 <= CoefData_6;
      END IF;
    END IF;
  END PROCESS FilterCoef_3_process;


  -- CoefReg_5
  CoefData_8 <= to_signed(-16#00A3#, 16);

  FilterCoef_4_process : PROCESS (clk)
  BEGIN
    IF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        CoefData_9 <= CoefData_8;
      END IF;
    END IF;
  END PROCESS FilterCoef_4_process;


  -- CoefReg_6
  CoefData_10 <= to_signed(-16#06B7#, 16);

  FilterCoef_5_process : PROCESS (clk)
  BEGIN
    IF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        CoefData_11 <= CoefData_10;
      END IF;
    END IF;
  END PROCESS FilterCoef_5_process;


  -- CoefReg_7
  CoefData_12 <= to_signed(16#11A7#, 16);

  FilterCoef_6_process : PROCESS (clk)
  BEGIN
    IF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        CoefData_13 <= CoefData_12;
      END IF;
    END IF;
  END PROCESS FilterCoef_6_process;


  -- CoefReg_8
  CoefData_14 <= to_signed(-16#1AD2#, 16);

  FilterCoef_7_process : PROCESS (clk)
  BEGIN
    IF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        CoefData_15 <= CoefData_14;
      END IF;
    END IF;
  END PROCESS FilterCoef_7_process;


  -- CoefReg_9
  CoefData_16 <= to_signed(16#1261#, 16);

  FilterCoef_8_process : PROCESS (clk)
  BEGIN
    IF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        CoefData_17 <= CoefData_16;
      END IF;
    END IF;
  END PROCESS FilterCoef_8_process;


  -- CoefReg_10
  CoefData_18 <= to_signed(16#7934#, 16);

  FilterCoef_9_process : PROCESS (clk)
  BEGIN
    IF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        CoefData_19 <= CoefData_18;
      END IF;
    END IF;
  END PROCESS FilterCoef_9_process;


  -- CoefReg_11
  CoefData_20 <= to_signed(16#1261#, 16);

  FilterCoef_10_process : PROCESS (clk)
  BEGIN
    IF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        CoefData_21 <= CoefData_20;
      END IF;
    END IF;
  END PROCESS FilterCoef_10_process;


  -- CoefReg_12
  CoefData_22 <= to_signed(-16#1AD2#, 16);

  FilterCoef_11_process : PROCESS (clk)
  BEGIN
    IF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        CoefData_23 <= CoefData_22;
      END IF;
    END IF;
  END PROCESS FilterCoef_11_process;


  -- CoefReg_13
  CoefData_24 <= to_signed(16#11A7#, 16);

  FilterCoef_12_process : PROCESS (clk)
  BEGIN
    IF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        CoefData_25 <= CoefData_24;
      END IF;
    END IF;
  END PROCESS FilterCoef_12_process;


  -- CoefReg_14
  CoefData_26 <= to_signed(-16#06B7#, 16);

  FilterCoef_13_process : PROCESS (clk)
  BEGIN
    IF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        CoefData_27 <= CoefData_26;
      END IF;
    END IF;
  END PROCESS FilterCoef_13_process;


  -- CoefReg_15
  CoefData_28 <= to_signed(-16#00A3#, 16);

  FilterCoef_14_process : PROCESS (clk)
  BEGIN
    IF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        CoefData_29 <= CoefData_28;
      END IF;
    END IF;
  END PROCESS FilterCoef_14_process;


  -- CoefReg_16
  CoefData_30 <= to_signed(16#036B#, 16);

  FilterCoef_15_process : PROCESS (clk)
  BEGIN
    IF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        CoefData_31 <= CoefData_30;
      END IF;
    END IF;
  END PROCESS FilterCoef_15_process;


  -- CoefReg_17
  CoefData_32 <= to_signed(-16#0300#, 16);

  FilterCoef_16_process : PROCESS (clk)
  BEGIN
    IF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        CoefData_33 <= CoefData_32;
      END IF;
    END IF;
  END PROCESS FilterCoef_16_process;


  -- CoefReg_18
  CoefData_34 <= to_signed(16#019A#, 16);

  FilterCoef_17_process : PROCESS (clk)
  BEGIN
    IF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        CoefData_35 <= CoefData_34;
      END IF;
    END IF;
  END PROCESS FilterCoef_17_process;


  -- CoefReg_19
  CoefData_36 <= to_signed(-16#0056#, 16);

  FilterCoef_18_process : PROCESS (clk)
  BEGIN
    IF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        CoefData_37 <= CoefData_36;
      END IF;
    END IF;
  END PROCESS FilterCoef_18_process;


  CoefOut_tmp(0) <= CoefData_1;
  CoefOut_tmp(1) <= CoefData_3;
  CoefOut_tmp(2) <= CoefData_5;
  CoefOut_tmp(3) <= CoefData_7;
  CoefOut_tmp(4) <= CoefData_9;
  CoefOut_tmp(5) <= CoefData_11;
  CoefOut_tmp(6) <= CoefData_13;
  CoefOut_tmp(7) <= CoefData_15;
  CoefOut_tmp(8) <= CoefData_17;
  CoefOut_tmp(9) <= CoefData_19;
  CoefOut_tmp(10) <= CoefData_21;
  CoefOut_tmp(11) <= CoefData_23;
  CoefOut_tmp(12) <= CoefData_25;
  CoefOut_tmp(13) <= CoefData_27;
  CoefOut_tmp(14) <= CoefData_29;
  CoefOut_tmp(15) <= CoefData_31;
  CoefOut_tmp(16) <= CoefData_33;
  CoefOut_tmp(17) <= CoefData_35;
  CoefOut_tmp(18) <= CoefData_37;

  outputgen: FOR k IN 0 TO 18 GENERATE
    CoefOut(k) <= std_logic_vector(CoefOut_tmp(k));
  END GENERATE;

END rtl;

