
ATtinyCode.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000008d6  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  0000094a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000010  00800060  00800060  0000094a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000094a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000097c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000060  00000000  00000000  000009b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000006a2  00000000  00000000  00000a18  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000004c9  00000000  00000000  000010ba  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000002c3  00000000  00000000  00001583  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001a0  00000000  00000000  00001848  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000413  00000000  00000000  000019e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000034a  00000000  00000000  00001dfb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00002145  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0e c0       	rjmp	.+28     	; 0x1e <__ctors_end>
   2:	1d c0       	rjmp	.+58     	; 0x3e <__bad_interrupt>
   4:	70 c1       	rjmp	.+736    	; 0x2e6 <__vector_2>
   6:	1b c0       	rjmp	.+54     	; 0x3e <__bad_interrupt>
   8:	1a c0       	rjmp	.+52     	; 0x3e <__bad_interrupt>
   a:	19 c0       	rjmp	.+50     	; 0x3e <__bad_interrupt>
   c:	18 c0       	rjmp	.+48     	; 0x3e <__bad_interrupt>
   e:	17 c0       	rjmp	.+46     	; 0x3e <__bad_interrupt>
  10:	16 c0       	rjmp	.+44     	; 0x3e <__bad_interrupt>
  12:	15 c0       	rjmp	.+42     	; 0x3e <__bad_interrupt>
  14:	f9 c0       	rjmp	.+498    	; 0x208 <__vector_10>
  16:	13 c0       	rjmp	.+38     	; 0x3e <__bad_interrupt>
  18:	12 c0       	rjmp	.+36     	; 0x3e <__bad_interrupt>
  1a:	11 c0       	rjmp	.+34     	; 0x3e <__bad_interrupt>
  1c:	36 c1       	rjmp	.+620    	; 0x28a <__vector_14>

0000001e <__ctors_end>:
  1e:	11 24       	eor	r1, r1
  20:	1f be       	out	0x3f, r1	; 63
  22:	cf e5       	ldi	r28, 0x5F	; 95
  24:	d2 e0       	ldi	r29, 0x02	; 2
  26:	de bf       	out	0x3e, r29	; 62
  28:	cd bf       	out	0x3d, r28	; 61

0000002a <__do_clear_bss>:
  2a:	20 e0       	ldi	r18, 0x00	; 0
  2c:	a0 e6       	ldi	r26, 0x60	; 96
  2e:	b0 e0       	ldi	r27, 0x00	; 0
  30:	01 c0       	rjmp	.+2      	; 0x34 <.do_clear_bss_start>

00000032 <.do_clear_bss_loop>:
  32:	1d 92       	st	X+, r1

00000034 <.do_clear_bss_start>:
  34:	a0 37       	cpi	r26, 0x70	; 112
  36:	b2 07       	cpc	r27, r18
  38:	e1 f7       	brne	.-8      	; 0x32 <.do_clear_bss_loop>
  3a:	02 d0       	rcall	.+4      	; 0x40 <main>
  3c:	4a c4       	rjmp	.+2196   	; 0x8d2 <_exit>

0000003e <__bad_interrupt>:
  3e:	e0 cf       	rjmp	.-64     	; 0x0 <__vectors>

00000040 <main>:
void Lowspeed_WS();
void Highspeed_WS();
void PinChangeInterruptHandler();

int main(void)
{
  40:	cf 93       	push	r28
  42:	df 93       	push	r29
  44:	cd b7       	in	r28, 0x3d	; 61
  46:	de b7       	in	r29, 0x3e	; 62
	cli();
  48:	f8 94       	cli
	sys_timer_config();
  4a:	2c d0       	rcall	.+88     	; 0xa4 <sys_timer_config>
	SPI_USI_config();
  4c:	80 d1       	rcall	.+768    	; 0x34e <SPI_USI_config>
	sei();
  4e:	78 94       	sei
	while (1){
		
		if (sys_time_1000>=(update_frequency_simple_ms*10)){
  50:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <sys_time_1000>
  54:	90 91 65 00 	lds	r25, 0x0065	; 0x800065 <sys_time_1000+0x1>
  58:	a0 91 66 00 	lds	r26, 0x0066	; 0x800066 <sys_time_1000+0x2>
  5c:	b0 91 67 00 	lds	r27, 0x0067	; 0x800067 <sys_time_1000+0x3>
  60:	84 3f       	cpi	r24, 0xF4	; 244
  62:	91 40       	sbci	r25, 0x01	; 1
  64:	a1 05       	cpc	r26, r1
  66:	b1 05       	cpc	r27, r1
  68:	98 f3       	brcs	.-26     	; 0x50 <main+0x10>
			sys_time_1000 = 0;
  6a:	10 92 64 00 	sts	0x0064, r1	; 0x800064 <sys_time_1000>
  6e:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <sys_time_1000+0x1>
  72:	10 92 66 00 	sts	0x0066, r1	; 0x800066 <sys_time_1000+0x2>
  76:	10 92 67 00 	sts	0x0067, r1	; 0x800067 <sys_time_1000+0x3>
			//timestepdiff = 36; //TEST//
			//ticks2speed();
			//timediffarray_shfit();//TEST//
			if (steps_per_intervall >= 18){
  7a:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <steps_per_intervall>
  7e:	90 91 6b 00 	lds	r25, 0x006B	; 0x80006b <steps_per_intervall+0x1>
  82:	42 97       	sbiw	r24, 0x12	; 18
  84:	10 f0       	brcs	.+4      	; 0x8a <main+0x4a>
				Highspeed_WS();
  86:	33 d2       	rcall	.+1126   	; 0x4ee <Highspeed_WS>
  88:	01 c0       	rjmp	.+2      	; 0x8c <main+0x4c>
			}else{
				Lowspeed_WS();
  8a:	ae d1       	rcall	.+860    	; 0x3e8 <Lowspeed_WS>
			}
			steps_per_intervall = 0;
  8c:	10 92 6b 00 	sts	0x006B, r1	; 0x80006b <steps_per_intervall+0x1>
  90:	10 92 6a 00 	sts	0x006A, r1	; 0x80006a <steps_per_intervall>
			
		if (PinChangeInterruptOccured)
  94:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <PinChangeInterruptOccured>
  98:	88 23       	and	r24, r24
  9a:	d1 f2       	breq	.-76     	; 0x50 <main+0x10>
		{
			PinChangeInterruptOccured = 0;
  9c:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <PinChangeInterruptOccured>
			PinChangeInterruptHandler();
  a0:	21 d0       	rcall	.+66     	; 0xe4 <PinChangeInterruptHandler>
		}
			
		}
	}
  a2:	d6 cf       	rjmp	.-84     	; 0x50 <main+0x10>

000000a4 <sys_timer_config>:
}


void sys_timer_config(){
  a4:	cf 93       	push	r28
  a6:	df 93       	push	r29
  a8:	cd b7       	in	r28, 0x3d	; 61
  aa:	de b7       	in	r29, 0x3e	; 62
	TCCR0A = 0 | (1<<WGM01) | (0<<COM0A1) | (0<<COM0A0);
  ac:	8a e4       	ldi	r24, 0x4A	; 74
  ae:	90 e0       	ldi	r25, 0x00	; 0
  b0:	22 e0       	ldi	r18, 0x02	; 2
  b2:	fc 01       	movw	r30, r24
  b4:	20 83       	st	Z, r18
	TCCR0B = 0 | (1<<CS01); //Prescaler 8
  b6:	83 e5       	ldi	r24, 0x53	; 83
  b8:	90 e0       	ldi	r25, 0x00	; 0
  ba:	22 e0       	ldi	r18, 0x02	; 2
  bc:	fc 01       	movw	r30, r24
  be:	20 83       	st	Z, r18
	TIMSK |= (1<<OCIE0A) | (1<<TOIE0); //compare interrupt enable
  c0:	89 e5       	ldi	r24, 0x59	; 89
  c2:	90 e0       	ldi	r25, 0x00	; 0
  c4:	29 e5       	ldi	r18, 0x59	; 89
  c6:	30 e0       	ldi	r19, 0x00	; 0
  c8:	f9 01       	movw	r30, r18
  ca:	20 81       	ld	r18, Z
  cc:	22 61       	ori	r18, 0x12	; 18
  ce:	fc 01       	movw	r30, r24
  d0:	20 83       	st	Z, r18
	OCR0A = 128-1; //This Plus Prescaler gives a Freq of 15,625Khz
  d2:	89 e4       	ldi	r24, 0x49	; 73
  d4:	90 e0       	ldi	r25, 0x00	; 0
  d6:	2f e7       	ldi	r18, 0x7F	; 127
  d8:	fc 01       	movw	r30, r24
  da:	20 83       	st	Z, r18
	TCCR0A = 0 | (1<<WGM01) | (0<<COM0A1) | (0<<COM0A0);
	TCCR0B = 0| (0<<CS02) | (1<<CS01) | (1<<CS00);
	TIMSK |= (1<<OCIE0A) | (1<<TOIE0); //compare interrupt enable
	OCR0A = 25-1; // compare value for 0,1ms
	*/
}
  dc:	00 00       	nop
  de:	df 91       	pop	r29
  e0:	cf 91       	pop	r28
  e2:	08 95       	ret

000000e4 <PinChangeInterruptHandler>:

void PinChangeInterruptHandler()
{
  e4:	cf 93       	push	r28
  e6:	df 93       	push	r29
  e8:	cd b7       	in	r28, 0x3d	; 61
  ea:	de b7       	in	r29, 0x3e	; 62
	if((PINB & (1 << PB0)) != cs_state_old){//If the status of the cs pin has changed either we want to activate or deactivate the spi comm
  ec:	86 e3       	ldi	r24, 0x36	; 54
  ee:	90 e0       	ldi	r25, 0x00	; 0
  f0:	fc 01       	movw	r30, r24
  f2:	80 81       	ld	r24, Z
  f4:	88 2f       	mov	r24, r24
  f6:	90 e0       	ldi	r25, 0x00	; 0
  f8:	9c 01       	movw	r18, r24
  fa:	21 70       	andi	r18, 0x01	; 1
  fc:	33 27       	eor	r19, r19
  fe:	80 91 6e 00 	lds	r24, 0x006E	; 0x80006e <cs_state_old>
 102:	88 2f       	mov	r24, r24
 104:	90 e0       	ldi	r25, 0x00	; 0
 106:	28 17       	cp	r18, r24
 108:	39 07       	cpc	r19, r25
 10a:	09 f4       	brne	.+2      	; 0x10e <PinChangeInterruptHandler+0x2a>
 10c:	4a c0       	rjmp	.+148    	; 0x1a2 <PinChangeInterruptHandler+0xbe>
		cs_state_old = (PINB & (1 << PB0));
 10e:	86 e3       	ldi	r24, 0x36	; 54
 110:	90 e0       	ldi	r25, 0x00	; 0
 112:	fc 01       	movw	r30, r24
 114:	80 81       	ld	r24, Z
 116:	81 70       	andi	r24, 0x01	; 1
 118:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <cs_state_old>
		if((PINB & (1 << PB0))== 0){	// If cs is low & the status of the pin has changed, the SPI Comm should be activated
 11c:	86 e3       	ldi	r24, 0x36	; 54
 11e:	90 e0       	ldi	r25, 0x00	; 0
 120:	fc 01       	movw	r30, r24
 122:	80 81       	ld	r24, Z
 124:	88 2f       	mov	r24, r24
 126:	90 e0       	ldi	r25, 0x00	; 0
 128:	81 70       	andi	r24, 0x01	; 1
 12a:	99 27       	eor	r25, r25
 12c:	89 2b       	or	r24, r25
 12e:	e9 f4       	brne	.+58     	; 0x16a <PinChangeInterruptHandler+0x86>
			USIDR = 12300 & 0xff;//Write MSB into Buffer for send to Master
 130:	8f e2       	ldi	r24, 0x2F	; 47
 132:	90 e0       	ldi	r25, 0x00	; 0
 134:	2c e0       	ldi	r18, 0x0C	; 12
 136:	fc 01       	movw	r30, r24
 138:	20 83       	st	Z, r18
			DDRB |= (1 << DDB1);		//Configure MISO as Output
 13a:	87 e3       	ldi	r24, 0x37	; 55
 13c:	90 e0       	ldi	r25, 0x00	; 0
 13e:	27 e3       	ldi	r18, 0x37	; 55
 140:	30 e0       	ldi	r19, 0x00	; 0
 142:	f9 01       	movw	r30, r18
 144:	20 81       	ld	r18, Z
 146:	22 60       	ori	r18, 0x02	; 2
 148:	fc 01       	movw	r30, r24
 14a:	20 83       	st	Z, r18
			USISR = (1 << USIOIF);      // Clear Overflow bit
 14c:	8e e2       	ldi	r24, 0x2E	; 46
 14e:	90 e0       	ldi	r25, 0x00	; 0
 150:	20 e4       	ldi	r18, 0x40	; 64
 152:	fc 01       	movw	r30, r24
 154:	20 83       	st	Z, r18
			USICR |= (1 << USIOIE);		// 4-bit overflow counter of the USI communication shall be activated
 156:	8d e2       	ldi	r24, 0x2D	; 45
 158:	90 e0       	ldi	r25, 0x00	; 0
 15a:	2d e2       	ldi	r18, 0x2D	; 45
 15c:	30 e0       	ldi	r19, 0x00	; 0
 15e:	f9 01       	movw	r30, r18
 160:	20 81       	ld	r18, Z
 162:	20 64       	ori	r18, 0x40	; 64
 164:	fc 01       	movw	r30, r24
 166:	20 83       	st	Z, r18
 168:	39 c0       	rjmp	.+114    	; 0x1dc <PinChangeInterruptHandler+0xf8>
			}else{ // If cs is high & the status of the pin has changed, turn the 4-bit overflow interrupt off:
			USICR &= ~(1 << USIOIE);
 16a:	8d e2       	ldi	r24, 0x2D	; 45
 16c:	90 e0       	ldi	r25, 0x00	; 0
 16e:	2d e2       	ldi	r18, 0x2D	; 45
 170:	30 e0       	ldi	r19, 0x00	; 0
 172:	f9 01       	movw	r30, r18
 174:	20 81       	ld	r18, Z
 176:	2f 7b       	andi	r18, 0xBF	; 191
 178:	fc 01       	movw	r30, r24
 17a:	20 83       	st	Z, r18
			DDRB &= ~(1 << DDB1);		//Configure as Hi Z so MISO does not influence other data traffic
 17c:	87 e3       	ldi	r24, 0x37	; 55
 17e:	90 e0       	ldi	r25, 0x00	; 0
 180:	27 e3       	ldi	r18, 0x37	; 55
 182:	30 e0       	ldi	r19, 0x00	; 0
 184:	f9 01       	movw	r30, r18
 186:	20 81       	ld	r18, Z
 188:	2d 7f       	andi	r18, 0xFD	; 253
 18a:	fc 01       	movw	r30, r24
 18c:	20 83       	st	Z, r18
			PORTB &= ~(1 << PB1);		//Configure as Hi Z so MISO does not influence other data traffic
 18e:	88 e3       	ldi	r24, 0x38	; 56
 190:	90 e0       	ldi	r25, 0x00	; 0
 192:	28 e3       	ldi	r18, 0x38	; 56
 194:	30 e0       	ldi	r19, 0x00	; 0
 196:	f9 01       	movw	r30, r18
 198:	20 81       	ld	r18, Z
 19a:	2d 7f       	andi	r18, 0xFD	; 253
 19c:	fc 01       	movw	r30, r24
 19e:	20 83       	st	Z, r18
 1a0:	1d c0       	rjmp	.+58     	; 0x1dc <PinChangeInterruptHandler+0xf8>
		}
		}else{	//if the value of cs hasnt changed the value of digi in must have changed
		timestepdiff = time_delta; //calculates the time from edge to edge in 0,1ms
 1a2:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 1a6:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 1aa:	a0 91 62 00 	lds	r26, 0x0062	; 0x800062 <__DATA_REGION_ORIGIN__+0x2>
 1ae:	b0 91 63 00 	lds	r27, 0x0063	; 0x800063 <__DATA_REGION_ORIGIN__+0x3>
 1b2:	90 93 69 00 	sts	0x0069, r25	; 0x800069 <timestepdiff+0x1>
 1b6:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <timestepdiff>
		time_delta = 0;
 1ba:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <__DATA_REGION_ORIGIN__>
 1be:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 1c2:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <__DATA_REGION_ORIGIN__+0x2>
 1c6:	10 92 63 00 	sts	0x0063, r1	; 0x800063 <__DATA_REGION_ORIGIN__+0x3>
		//execute with every generated interrupt
		//timediffarray_shfit();
		steps_per_intervall++;
 1ca:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <steps_per_intervall>
 1ce:	90 91 6b 00 	lds	r25, 0x006B	; 0x80006b <steps_per_intervall+0x1>
 1d2:	01 96       	adiw	r24, 0x01	; 1
 1d4:	90 93 6b 00 	sts	0x006B, r25	; 0x80006b <steps_per_intervall+0x1>
 1d8:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <steps_per_intervall>
	}
	PCMSK |= (1 << PCINT0);					//enable Pin change Interrupt on CS pin PB0
 1dc:	85 e3       	ldi	r24, 0x35	; 53
 1de:	90 e0       	ldi	r25, 0x00	; 0
 1e0:	25 e3       	ldi	r18, 0x35	; 53
 1e2:	30 e0       	ldi	r19, 0x00	; 0
 1e4:	f9 01       	movw	r30, r18
 1e6:	20 81       	ld	r18, Z
 1e8:	21 60       	ori	r18, 0x01	; 1
 1ea:	fc 01       	movw	r30, r24
 1ec:	20 83       	st	Z, r18
	PCMSK |= (1 << PCINT5);
 1ee:	85 e3       	ldi	r24, 0x35	; 53
 1f0:	90 e0       	ldi	r25, 0x00	; 0
 1f2:	25 e3       	ldi	r18, 0x35	; 53
 1f4:	30 e0       	ldi	r19, 0x00	; 0
 1f6:	f9 01       	movw	r30, r18
 1f8:	20 81       	ld	r18, Z
 1fa:	20 62       	ori	r18, 0x20	; 32
 1fc:	fc 01       	movw	r30, r24
 1fe:	20 83       	st	Z, r18
}
 200:	00 00       	nop
 202:	df 91       	pop	r29
 204:	cf 91       	pop	r28
 206:	08 95       	ret

00000208 <__vector_10>:

ISR(TIM0_COMPA_vect){
 208:	1f 92       	push	r1
 20a:	0f 92       	push	r0
 20c:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7fe05f>
 210:	0f 92       	push	r0
 212:	11 24       	eor	r1, r1
 214:	8f 93       	push	r24
 216:	9f 93       	push	r25
 218:	af 93       	push	r26
 21a:	bf 93       	push	r27
 21c:	cf 93       	push	r28
 21e:	df 93       	push	r29
 220:	cd b7       	in	r28, 0x3d	; 61
 222:	de b7       	in	r29, 0x3e	; 62
	time_delta++; //system time generation 0.1ms
 224:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 228:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 22c:	a0 91 62 00 	lds	r26, 0x0062	; 0x800062 <__DATA_REGION_ORIGIN__+0x2>
 230:	b0 91 63 00 	lds	r27, 0x0063	; 0x800063 <__DATA_REGION_ORIGIN__+0x3>
 234:	01 96       	adiw	r24, 0x01	; 1
 236:	a1 1d       	adc	r26, r1
 238:	b1 1d       	adc	r27, r1
 23a:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
 23e:	90 93 61 00 	sts	0x0061, r25	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 242:	a0 93 62 00 	sts	0x0062, r26	; 0x800062 <__DATA_REGION_ORIGIN__+0x2>
 246:	b0 93 63 00 	sts	0x0063, r27	; 0x800063 <__DATA_REGION_ORIGIN__+0x3>
	sys_time_1000++;
 24a:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <sys_time_1000>
 24e:	90 91 65 00 	lds	r25, 0x0065	; 0x800065 <sys_time_1000+0x1>
 252:	a0 91 66 00 	lds	r26, 0x0066	; 0x800066 <sys_time_1000+0x2>
 256:	b0 91 67 00 	lds	r27, 0x0067	; 0x800067 <sys_time_1000+0x3>
 25a:	01 96       	adiw	r24, 0x01	; 1
 25c:	a1 1d       	adc	r26, r1
 25e:	b1 1d       	adc	r27, r1
 260:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <sys_time_1000>
 264:	90 93 65 00 	sts	0x0065, r25	; 0x800065 <sys_time_1000+0x1>
 268:	a0 93 66 00 	sts	0x0066, r26	; 0x800066 <sys_time_1000+0x2>
 26c:	b0 93 67 00 	sts	0x0067, r27	; 0x800067 <sys_time_1000+0x3>
}
 270:	00 00       	nop
 272:	df 91       	pop	r29
 274:	cf 91       	pop	r28
 276:	bf 91       	pop	r27
 278:	af 91       	pop	r26
 27a:	9f 91       	pop	r25
 27c:	8f 91       	pop	r24
 27e:	0f 90       	pop	r0
 280:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7fe05f>
 284:	0f 90       	pop	r0
 286:	1f 90       	pop	r1
 288:	18 95       	reti

0000028a <__vector_14>:

ISR(USI_OVF_vect){
 28a:	1f 92       	push	r1
 28c:	0f 92       	push	r0
 28e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7fe05f>
 292:	0f 92       	push	r0
 294:	11 24       	eor	r1, r1
 296:	2f 93       	push	r18
 298:	3f 93       	push	r19
 29a:	8f 93       	push	r24
 29c:	9f 93       	push	r25
 29e:	ef 93       	push	r30
 2a0:	ff 93       	push	r31
 2a2:	cf 93       	push	r28
 2a4:	df 93       	push	r29
 2a6:	cd b7       	in	r28, 0x3d	; 61
 2a8:	de b7       	in	r29, 0x3e	; 62
	USIDR = Wheelspeed_kmh >> 8;	//Write LSB into Buffer for send to Master
 2aa:	8f e2       	ldi	r24, 0x2F	; 47
 2ac:	90 e0       	ldi	r25, 0x00	; 0
 2ae:	20 91 6c 00 	lds	r18, 0x006C	; 0x80006c <Wheelspeed_kmh>
 2b2:	30 91 6d 00 	lds	r19, 0x006D	; 0x80006d <Wheelspeed_kmh+0x1>
 2b6:	23 2f       	mov	r18, r19
 2b8:	33 27       	eor	r19, r19
 2ba:	fc 01       	movw	r30, r24
 2bc:	20 83       	st	Z, r18
	USISR = (1 << USIOIF);// Clear Overflow bit
 2be:	8e e2       	ldi	r24, 0x2E	; 46
 2c0:	90 e0       	ldi	r25, 0x00	; 0
 2c2:	20 e4       	ldi	r18, 0x40	; 64
 2c4:	fc 01       	movw	r30, r24
 2c6:	20 83       	st	Z, r18
}
 2c8:	00 00       	nop
 2ca:	df 91       	pop	r29
 2cc:	cf 91       	pop	r28
 2ce:	ff 91       	pop	r31
 2d0:	ef 91       	pop	r30
 2d2:	9f 91       	pop	r25
 2d4:	8f 91       	pop	r24
 2d6:	3f 91       	pop	r19
 2d8:	2f 91       	pop	r18
 2da:	0f 90       	pop	r0
 2dc:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7fe05f>
 2e0:	0f 90       	pop	r0
 2e2:	1f 90       	pop	r1
 2e4:	18 95       	reti

000002e6 <__vector_2>:

ISR(PCINT0_vect){ //Pin Change Interrupt on Chip Select
 2e6:	1f 92       	push	r1
 2e8:	0f 92       	push	r0
 2ea:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7fe05f>
 2ee:	0f 92       	push	r0
 2f0:	11 24       	eor	r1, r1
 2f2:	2f 93       	push	r18
 2f4:	3f 93       	push	r19
 2f6:	8f 93       	push	r24
 2f8:	9f 93       	push	r25
 2fa:	ef 93       	push	r30
 2fc:	ff 93       	push	r31
 2fe:	cf 93       	push	r28
 300:	df 93       	push	r29
 302:	cd b7       	in	r28, 0x3d	; 61
 304:	de b7       	in	r29, 0x3e	; 62
	PCMSK &= ~(1 << PCINT0);					//enable Pin change Interrupt on CS pin PB0
 306:	85 e3       	ldi	r24, 0x35	; 53
 308:	90 e0       	ldi	r25, 0x00	; 0
 30a:	25 e3       	ldi	r18, 0x35	; 53
 30c:	30 e0       	ldi	r19, 0x00	; 0
 30e:	f9 01       	movw	r30, r18
 310:	20 81       	ld	r18, Z
 312:	2e 7f       	andi	r18, 0xFE	; 254
 314:	fc 01       	movw	r30, r24
 316:	20 83       	st	Z, r18
	PCMSK &= ~(1 << PCINT5);
 318:	85 e3       	ldi	r24, 0x35	; 53
 31a:	90 e0       	ldi	r25, 0x00	; 0
 31c:	25 e3       	ldi	r18, 0x35	; 53
 31e:	30 e0       	ldi	r19, 0x00	; 0
 320:	f9 01       	movw	r30, r18
 322:	20 81       	ld	r18, Z
 324:	2f 7d       	andi	r18, 0xDF	; 223
 326:	fc 01       	movw	r30, r24
 328:	20 83       	st	Z, r18
	PinChangeInterruptOccured = 1;
 32a:	81 e0       	ldi	r24, 0x01	; 1
 32c:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <PinChangeInterruptOccured>
}
 330:	00 00       	nop
 332:	df 91       	pop	r29
 334:	cf 91       	pop	r28
 336:	ff 91       	pop	r31
 338:	ef 91       	pop	r30
 33a:	9f 91       	pop	r25
 33c:	8f 91       	pop	r24
 33e:	3f 91       	pop	r19
 340:	2f 91       	pop	r18
 342:	0f 90       	pop	r0
 344:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7fe05f>
 348:	0f 90       	pop	r0
 34a:	1f 90       	pop	r1
 34c:	18 95       	reti

0000034e <SPI_USI_config>:
	}
	timediff[0] = timestepdiff;
	//sei();
}
*/
void SPI_USI_config(){
 34e:	cf 93       	push	r28
 350:	df 93       	push	r29
 352:	cd b7       	in	r28, 0x3d	; 61
 354:	de b7       	in	r29, 0x3e	; 62
	GIMSK  = (1 << PCIE);					//enable PIN Change Interrupt generally
 356:	8b e5       	ldi	r24, 0x5B	; 91
 358:	90 e0       	ldi	r25, 0x00	; 0
 35a:	20 e2       	ldi	r18, 0x20	; 32
 35c:	fc 01       	movw	r30, r24
 35e:	20 83       	st	Z, r18
	PCMSK = (1 << PCINT0);					//enable Pin change Interrupt on CS pin PB0
 360:	85 e3       	ldi	r24, 0x35	; 53
 362:	90 e0       	ldi	r25, 0x00	; 0
 364:	21 e0       	ldi	r18, 0x01	; 1
 366:	fc 01       	movw	r30, r24
 368:	20 83       	st	Z, r18
	PCMSK |= (1 << PCINT5);
 36a:	85 e3       	ldi	r24, 0x35	; 53
 36c:	90 e0       	ldi	r25, 0x00	; 0
 36e:	25 e3       	ldi	r18, 0x35	; 53
 370:	30 e0       	ldi	r19, 0x00	; 0
 372:	f9 01       	movw	r30, r18
 374:	20 81       	ld	r18, Z
 376:	20 62       	ori	r18, 0x20	; 32
 378:	fc 01       	movw	r30, r24
 37a:	20 83       	st	Z, r18
	DDRB &= ~(1 << DDB0)  & ~(1 << DDB2);	//Chip select, SCK input
 37c:	87 e3       	ldi	r24, 0x37	; 55
 37e:	90 e0       	ldi	r25, 0x00	; 0
 380:	27 e3       	ldi	r18, 0x37	; 55
 382:	30 e0       	ldi	r19, 0x00	; 0
 384:	f9 01       	movw	r30, r18
 386:	20 81       	ld	r18, Z
 388:	2a 7f       	andi	r18, 0xFA	; 250
 38a:	fc 01       	movw	r30, r24
 38c:	20 83       	st	Z, r18
	DDRB &= ~(1 << DDB1);					//Configure as Hi Z so MISO does not influence other data traffic
 38e:	87 e3       	ldi	r24, 0x37	; 55
 390:	90 e0       	ldi	r25, 0x00	; 0
 392:	27 e3       	ldi	r18, 0x37	; 55
 394:	30 e0       	ldi	r19, 0x00	; 0
 396:	f9 01       	movw	r30, r18
 398:	20 81       	ld	r18, Z
 39a:	2d 7f       	andi	r18, 0xFD	; 253
 39c:	fc 01       	movw	r30, r24
 39e:	20 83       	st	Z, r18
	PORTB |= (1 << PB0) | (1 << PB2);		//pull ups for Chipselect and SCK
 3a0:	88 e3       	ldi	r24, 0x38	; 56
 3a2:	90 e0       	ldi	r25, 0x00	; 0
 3a4:	28 e3       	ldi	r18, 0x38	; 56
 3a6:	30 e0       	ldi	r19, 0x00	; 0
 3a8:	f9 01       	movw	r30, r18
 3aa:	20 81       	ld	r18, Z
 3ac:	25 60       	ori	r18, 0x05	; 5
 3ae:	fc 01       	movw	r30, r24
 3b0:	20 83       	st	Z, r18
	PORTB &= ~(1 << PB1);					//Configure as Hi Z so MISO does not influence other data traffic
 3b2:	88 e3       	ldi	r24, 0x38	; 56
 3b4:	90 e0       	ldi	r25, 0x00	; 0
 3b6:	28 e3       	ldi	r18, 0x38	; 56
 3b8:	30 e0       	ldi	r19, 0x00	; 0
 3ba:	f9 01       	movw	r30, r18
 3bc:	20 81       	ld	r18, Z
 3be:	2d 7f       	andi	r18, 0xFD	; 253
 3c0:	fc 01       	movw	r30, r24
 3c2:	20 83       	st	Z, r18

	USICR=(1<<USIWM0)|(0<<USIWM1)|(0<<USIOIE)|(1<<USICS1)|(1<< USICS0)|(0<<USICLK);
 3c4:	8d e2       	ldi	r24, 0x2D	; 45
 3c6:	90 e0       	ldi	r25, 0x00	; 0
 3c8:	2c e1       	ldi	r18, 0x1C	; 28
 3ca:	fc 01       	movw	r30, r24
 3cc:	20 83       	st	Z, r18
	//Choosing SPI aka three wire mode & Disable the Overflow Interrupt as it is handled by the PinChange Interrupt on the CS Pin,
	//selecting external clock and toggling the 4bit timer on both edges = 8bit per Interrupt  (SPI mode 1)
	USIDR = 0; //Initialization of the first message the Master receives from the ATtiny
 3ce:	8f e2       	ldi	r24, 0x2F	; 47
 3d0:	90 e0       	ldi	r25, 0x00	; 0
 3d2:	fc 01       	movw	r30, r24
 3d4:	10 82       	st	Z, r1
	USISR = (1 << USIOIF);// Clear Overflow bit
 3d6:	8e e2       	ldi	r24, 0x2E	; 46
 3d8:	90 e0       	ldi	r25, 0x00	; 0
 3da:	20 e4       	ldi	r18, 0x40	; 64
 3dc:	fc 01       	movw	r30, r24
 3de:	20 83       	st	Z, r18
}
 3e0:	00 00       	nop
 3e2:	df 91       	pop	r29
 3e4:	cf 91       	pop	r28
 3e6:	08 95       	ret

000003e8 <Lowspeed_WS>:
		Wheelspeed_kmh_float = 0;
	}
}
*/
	//Wheelspeed Low Speed
void Lowspeed_WS(){
 3e8:	cf 93       	push	r28
 3ea:	df 93       	push	r29
 3ec:	cd b7       	in	r28, 0x3d	; 61
 3ee:	de b7       	in	r29, 0x3e	; 62
 3f0:	28 97       	sbiw	r28, 0x08	; 8
 3f2:	0f b6       	in	r0, 0x3f	; 63
 3f4:	f8 94       	cli
 3f6:	de bf       	out	0x3e, r29	; 62
 3f8:	0f be       	out	0x3f, r0	; 63
 3fa:	cd bf       	out	0x3d, r28	; 61
	
	double angular_velocity = ((double)timestepdiff/10.0)/(double)trigger_angle;
 3fc:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <timestepdiff>
 400:	90 91 69 00 	lds	r25, 0x0069	; 0x800069 <timestepdiff+0x1>
 404:	cc 01       	movw	r24, r24
 406:	a0 e0       	ldi	r26, 0x00	; 0
 408:	b0 e0       	ldi	r27, 0x00	; 0
 40a:	bc 01       	movw	r22, r24
 40c:	cd 01       	movw	r24, r26
 40e:	68 d1       	rcall	.+720    	; 0x6e0 <__floatunsisf>
 410:	dc 01       	movw	r26, r24
 412:	cb 01       	movw	r24, r22
 414:	20 e0       	ldi	r18, 0x00	; 0
 416:	30 e0       	ldi	r19, 0x00	; 0
 418:	40 e2       	ldi	r20, 0x20	; 32
 41a:	51 e4       	ldi	r21, 0x41	; 65
 41c:	bc 01       	movw	r22, r24
 41e:	cd 01       	movw	r24, r26
 420:	cb d0       	rcall	.+406    	; 0x5b8 <__divsf3>
 422:	dc 01       	movw	r26, r24
 424:	cb 01       	movw	r24, r22
 426:	20 e0       	ldi	r18, 0x00	; 0
 428:	30 e0       	ldi	r19, 0x00	; 0
 42a:	44 e3       	ldi	r20, 0x34	; 52
 42c:	51 e4       	ldi	r21, 0x41	; 65
 42e:	bc 01       	movw	r22, r24
 430:	cd 01       	movw	r24, r26
 432:	c2 d0       	rcall	.+388    	; 0x5b8 <__divsf3>
 434:	dc 01       	movw	r26, r24
 436:	cb 01       	movw	r24, r22
 438:	89 83       	std	Y+1, r24	; 0x01
 43a:	9a 83       	std	Y+2, r25	; 0x02
 43c:	ab 83       	std	Y+3, r26	; 0x03
 43e:	bc 83       	std	Y+4, r27	; 0x04
	angular_velocity = pow((double)angular_velocity,-1.0);
 440:	29 81       	ldd	r18, Y+1	; 0x01
 442:	3a 81       	ldd	r19, Y+2	; 0x02
 444:	4b 81       	ldd	r20, Y+3	; 0x03
 446:	5c 81       	ldd	r21, Y+4	; 0x04
 448:	60 e0       	ldi	r22, 0x00	; 0
 44a:	70 e0       	ldi	r23, 0x00	; 0
 44c:	80 e8       	ldi	r24, 0x80	; 128
 44e:	9f e3       	ldi	r25, 0x3F	; 63
 450:	b3 d0       	rcall	.+358    	; 0x5b8 <__divsf3>
 452:	dc 01       	movw	r26, r24
 454:	cb 01       	movw	r24, r22
 456:	89 83       	std	Y+1, r24	; 0x01
 458:	9a 83       	std	Y+2, r25	; 0x02
 45a:	ab 83       	std	Y+3, r26	; 0x03
 45c:	bc 83       	std	Y+4, r27	; 0x04
	double RPS = ((double)angular_velocity/360)*1000.0; //°/ms-> Rev/s	
 45e:	20 e0       	ldi	r18, 0x00	; 0
 460:	30 e0       	ldi	r19, 0x00	; 0
 462:	44 eb       	ldi	r20, 0xB4	; 180
 464:	53 e4       	ldi	r21, 0x43	; 67
 466:	69 81       	ldd	r22, Y+1	; 0x01
 468:	7a 81       	ldd	r23, Y+2	; 0x02
 46a:	8b 81       	ldd	r24, Y+3	; 0x03
 46c:	9c 81       	ldd	r25, Y+4	; 0x04
 46e:	a4 d0       	rcall	.+328    	; 0x5b8 <__divsf3>
 470:	dc 01       	movw	r26, r24
 472:	cb 01       	movw	r24, r22
 474:	20 e0       	ldi	r18, 0x00	; 0
 476:	30 e0       	ldi	r19, 0x00	; 0
 478:	4a e7       	ldi	r20, 0x7A	; 122
 47a:	54 e4       	ldi	r21, 0x44	; 68
 47c:	bc 01       	movw	r22, r24
 47e:	cd 01       	movw	r24, r26
 480:	bd d1       	rcall	.+890    	; 0x7fc <__mulsf3>
 482:	dc 01       	movw	r26, r24
 484:	cb 01       	movw	r24, r22
 486:	8d 83       	std	Y+5, r24	; 0x05
 488:	9e 83       	std	Y+6, r25	; 0x06
 48a:	af 83       	std	Y+7, r26	; 0x07
 48c:	b8 87       	std	Y+8, r27	; 0x08
	Wheelspeed_kmh = (((double)RPS * (Tcirc / 1000.0))*100.0*3.6);
 48e:	2a e8       	ldi	r18, 0x8A	; 138
 490:	3f ef       	ldi	r19, 0xFF	; 255
 492:	4c eb       	ldi	r20, 0xBC	; 188
 494:	5f e3       	ldi	r21, 0x3F	; 63
 496:	6d 81       	ldd	r22, Y+5	; 0x05
 498:	7e 81       	ldd	r23, Y+6	; 0x06
 49a:	8f 81       	ldd	r24, Y+7	; 0x07
 49c:	98 85       	ldd	r25, Y+8	; 0x08
 49e:	ae d1       	rcall	.+860    	; 0x7fc <__mulsf3>
 4a0:	dc 01       	movw	r26, r24
 4a2:	cb 01       	movw	r24, r22
 4a4:	20 e0       	ldi	r18, 0x00	; 0
 4a6:	30 e0       	ldi	r19, 0x00	; 0
 4a8:	48 ec       	ldi	r20, 0xC8	; 200
 4aa:	52 e4       	ldi	r21, 0x42	; 66
 4ac:	bc 01       	movw	r22, r24
 4ae:	cd 01       	movw	r24, r26
 4b0:	a5 d1       	rcall	.+842    	; 0x7fc <__mulsf3>
 4b2:	dc 01       	movw	r26, r24
 4b4:	cb 01       	movw	r24, r22
 4b6:	26 e6       	ldi	r18, 0x66	; 102
 4b8:	36 e6       	ldi	r19, 0x66	; 102
 4ba:	46 e6       	ldi	r20, 0x66	; 102
 4bc:	50 e4       	ldi	r21, 0x40	; 64
 4be:	bc 01       	movw	r22, r24
 4c0:	cd 01       	movw	r24, r26
 4c2:	9c d1       	rcall	.+824    	; 0x7fc <__mulsf3>
 4c4:	dc 01       	movw	r26, r24
 4c6:	cb 01       	movw	r24, r22
 4c8:	bc 01       	movw	r22, r24
 4ca:	cd 01       	movw	r24, r26
 4cc:	dd d0       	rcall	.+442    	; 0x688 <__fixunssfsi>
 4ce:	dc 01       	movw	r26, r24
 4d0:	cb 01       	movw	r24, r22
 4d2:	90 93 6d 00 	sts	0x006D, r25	; 0x80006d <Wheelspeed_kmh+0x1>
 4d6:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <Wheelspeed_kmh>
	
}
 4da:	00 00       	nop
 4dc:	28 96       	adiw	r28, 0x08	; 8
 4de:	0f b6       	in	r0, 0x3f	; 63
 4e0:	f8 94       	cli
 4e2:	de bf       	out	0x3e, r29	; 62
 4e4:	0f be       	out	0x3f, r0	; 63
 4e6:	cd bf       	out	0x3d, r28	; 61
 4e8:	df 91       	pop	r29
 4ea:	cf 91       	pop	r28
 4ec:	08 95       	ret

000004ee <Highspeed_WS>:


	
	//Wheelspeed High Speed	
void Highspeed_WS(){
 4ee:	cf 93       	push	r28
 4f0:	df 93       	push	r29
 4f2:	00 d0       	rcall	.+0      	; 0x4f4 <Highspeed_WS+0x6>
 4f4:	00 d0       	rcall	.+0      	; 0x4f6 <Highspeed_WS+0x8>
 4f6:	cd b7       	in	r28, 0x3d	; 61
 4f8:	de b7       	in	r29, 0x3e	; 62
	double RPS = ((double)steps_per_intervall/update_frequency_simple_ms)*1000.0;
 4fa:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <steps_per_intervall>
 4fe:	90 91 6b 00 	lds	r25, 0x006B	; 0x80006b <steps_per_intervall+0x1>
 502:	cc 01       	movw	r24, r24
 504:	a0 e0       	ldi	r26, 0x00	; 0
 506:	b0 e0       	ldi	r27, 0x00	; 0
 508:	bc 01       	movw	r22, r24
 50a:	cd 01       	movw	r24, r26
 50c:	e9 d0       	rcall	.+466    	; 0x6e0 <__floatunsisf>
 50e:	dc 01       	movw	r26, r24
 510:	cb 01       	movw	r24, r22
 512:	20 e0       	ldi	r18, 0x00	; 0
 514:	30 e0       	ldi	r19, 0x00	; 0
 516:	48 e4       	ldi	r20, 0x48	; 72
 518:	52 e4       	ldi	r21, 0x42	; 66
 51a:	bc 01       	movw	r22, r24
 51c:	cd 01       	movw	r24, r26
 51e:	4c d0       	rcall	.+152    	; 0x5b8 <__divsf3>
 520:	dc 01       	movw	r26, r24
 522:	cb 01       	movw	r24, r22
 524:	20 e0       	ldi	r18, 0x00	; 0
 526:	30 e0       	ldi	r19, 0x00	; 0
 528:	4a e7       	ldi	r20, 0x7A	; 122
 52a:	54 e4       	ldi	r21, 0x44	; 68
 52c:	bc 01       	movw	r22, r24
 52e:	cd 01       	movw	r24, r26
 530:	65 d1       	rcall	.+714    	; 0x7fc <__mulsf3>
 532:	dc 01       	movw	r26, r24
 534:	cb 01       	movw	r24, r22
 536:	89 83       	std	Y+1, r24	; 0x01
 538:	9a 83       	std	Y+2, r25	; 0x02
 53a:	ab 83       	std	Y+3, r26	; 0x03
 53c:	bc 83       	std	Y+4, r27	; 0x04
	RPS = (double)RPS*(1.0/number_of_teeth);
 53e:	20 e0       	ldi	r18, 0x00	; 0
 540:	30 e0       	ldi	r19, 0x00	; 0
 542:	40 e0       	ldi	r20, 0x00	; 0
 544:	5d e3       	ldi	r21, 0x3D	; 61
 546:	69 81       	ldd	r22, Y+1	; 0x01
 548:	7a 81       	ldd	r23, Y+2	; 0x02
 54a:	8b 81       	ldd	r24, Y+3	; 0x03
 54c:	9c 81       	ldd	r25, Y+4	; 0x04
 54e:	56 d1       	rcall	.+684    	; 0x7fc <__mulsf3>
 550:	dc 01       	movw	r26, r24
 552:	cb 01       	movw	r24, r22
 554:	89 83       	std	Y+1, r24	; 0x01
 556:	9a 83       	std	Y+2, r25	; 0x02
 558:	ab 83       	std	Y+3, r26	; 0x03
 55a:	bc 83       	std	Y+4, r27	; 0x04
	Wheelspeed_kmh = (((double)RPS * (Tcirc / 1000.0))*100.0*3.6);
 55c:	2a e8       	ldi	r18, 0x8A	; 138
 55e:	3f ef       	ldi	r19, 0xFF	; 255
 560:	4c eb       	ldi	r20, 0xBC	; 188
 562:	5f e3       	ldi	r21, 0x3F	; 63
 564:	69 81       	ldd	r22, Y+1	; 0x01
 566:	7a 81       	ldd	r23, Y+2	; 0x02
 568:	8b 81       	ldd	r24, Y+3	; 0x03
 56a:	9c 81       	ldd	r25, Y+4	; 0x04
 56c:	47 d1       	rcall	.+654    	; 0x7fc <__mulsf3>
 56e:	dc 01       	movw	r26, r24
 570:	cb 01       	movw	r24, r22
 572:	20 e0       	ldi	r18, 0x00	; 0
 574:	30 e0       	ldi	r19, 0x00	; 0
 576:	48 ec       	ldi	r20, 0xC8	; 200
 578:	52 e4       	ldi	r21, 0x42	; 66
 57a:	bc 01       	movw	r22, r24
 57c:	cd 01       	movw	r24, r26
 57e:	3e d1       	rcall	.+636    	; 0x7fc <__mulsf3>
 580:	dc 01       	movw	r26, r24
 582:	cb 01       	movw	r24, r22
 584:	26 e6       	ldi	r18, 0x66	; 102
 586:	36 e6       	ldi	r19, 0x66	; 102
 588:	46 e6       	ldi	r20, 0x66	; 102
 58a:	50 e4       	ldi	r21, 0x40	; 64
 58c:	bc 01       	movw	r22, r24
 58e:	cd 01       	movw	r24, r26
 590:	35 d1       	rcall	.+618    	; 0x7fc <__mulsf3>
 592:	dc 01       	movw	r26, r24
 594:	cb 01       	movw	r24, r22
 596:	bc 01       	movw	r22, r24
 598:	cd 01       	movw	r24, r26
 59a:	76 d0       	rcall	.+236    	; 0x688 <__fixunssfsi>
 59c:	dc 01       	movw	r26, r24
 59e:	cb 01       	movw	r24, r22
 5a0:	90 93 6d 00 	sts	0x006D, r25	; 0x80006d <Wheelspeed_kmh+0x1>
 5a4:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <Wheelspeed_kmh>
	
}
 5a8:	00 00       	nop
 5aa:	0f 90       	pop	r0
 5ac:	0f 90       	pop	r0
 5ae:	0f 90       	pop	r0
 5b0:	0f 90       	pop	r0
 5b2:	df 91       	pop	r29
 5b4:	cf 91       	pop	r28
 5b6:	08 95       	ret

000005b8 <__divsf3>:
 5b8:	0c d0       	rcall	.+24     	; 0x5d2 <__divsf3x>
 5ba:	e6 c0       	rjmp	.+460    	; 0x788 <__fp_round>
 5bc:	de d0       	rcall	.+444    	; 0x77a <__fp_pscB>
 5be:	40 f0       	brcs	.+16     	; 0x5d0 <__divsf3+0x18>
 5c0:	d5 d0       	rcall	.+426    	; 0x76c <__fp_pscA>
 5c2:	30 f0       	brcs	.+12     	; 0x5d0 <__divsf3+0x18>
 5c4:	21 f4       	brne	.+8      	; 0x5ce <__divsf3+0x16>
 5c6:	5f 3f       	cpi	r21, 0xFF	; 255
 5c8:	19 f0       	breq	.+6      	; 0x5d0 <__divsf3+0x18>
 5ca:	c7 c0       	rjmp	.+398    	; 0x75a <__fp_inf>
 5cc:	51 11       	cpse	r21, r1
 5ce:	10 c1       	rjmp	.+544    	; 0x7f0 <__fp_szero>
 5d0:	ca c0       	rjmp	.+404    	; 0x766 <__fp_nan>

000005d2 <__divsf3x>:
 5d2:	eb d0       	rcall	.+470    	; 0x7aa <__fp_split3>
 5d4:	98 f3       	brcs	.-26     	; 0x5bc <__divsf3+0x4>

000005d6 <__divsf3_pse>:
 5d6:	99 23       	and	r25, r25
 5d8:	c9 f3       	breq	.-14     	; 0x5cc <__divsf3+0x14>
 5da:	55 23       	and	r21, r21
 5dc:	b1 f3       	breq	.-20     	; 0x5ca <__divsf3+0x12>
 5de:	95 1b       	sub	r25, r21
 5e0:	55 0b       	sbc	r21, r21
 5e2:	bb 27       	eor	r27, r27
 5e4:	aa 27       	eor	r26, r26
 5e6:	62 17       	cp	r22, r18
 5e8:	73 07       	cpc	r23, r19
 5ea:	84 07       	cpc	r24, r20
 5ec:	38 f0       	brcs	.+14     	; 0x5fc <__divsf3_pse+0x26>
 5ee:	9f 5f       	subi	r25, 0xFF	; 255
 5f0:	5f 4f       	sbci	r21, 0xFF	; 255
 5f2:	22 0f       	add	r18, r18
 5f4:	33 1f       	adc	r19, r19
 5f6:	44 1f       	adc	r20, r20
 5f8:	aa 1f       	adc	r26, r26
 5fa:	a9 f3       	breq	.-22     	; 0x5e6 <__divsf3_pse+0x10>
 5fc:	33 d0       	rcall	.+102    	; 0x664 <__divsf3_pse+0x8e>
 5fe:	0e 2e       	mov	r0, r30
 600:	3a f0       	brmi	.+14     	; 0x610 <__divsf3_pse+0x3a>
 602:	e0 e8       	ldi	r30, 0x80	; 128
 604:	30 d0       	rcall	.+96     	; 0x666 <__divsf3_pse+0x90>
 606:	91 50       	subi	r25, 0x01	; 1
 608:	50 40       	sbci	r21, 0x00	; 0
 60a:	e6 95       	lsr	r30
 60c:	00 1c       	adc	r0, r0
 60e:	ca f7       	brpl	.-14     	; 0x602 <__divsf3_pse+0x2c>
 610:	29 d0       	rcall	.+82     	; 0x664 <__divsf3_pse+0x8e>
 612:	fe 2f       	mov	r31, r30
 614:	27 d0       	rcall	.+78     	; 0x664 <__divsf3_pse+0x8e>
 616:	66 0f       	add	r22, r22
 618:	77 1f       	adc	r23, r23
 61a:	88 1f       	adc	r24, r24
 61c:	bb 1f       	adc	r27, r27
 61e:	26 17       	cp	r18, r22
 620:	37 07       	cpc	r19, r23
 622:	48 07       	cpc	r20, r24
 624:	ab 07       	cpc	r26, r27
 626:	b0 e8       	ldi	r27, 0x80	; 128
 628:	09 f0       	breq	.+2      	; 0x62c <__divsf3_pse+0x56>
 62a:	bb 0b       	sbc	r27, r27
 62c:	80 2d       	mov	r24, r0
 62e:	bf 01       	movw	r22, r30
 630:	ff 27       	eor	r31, r31
 632:	93 58       	subi	r25, 0x83	; 131
 634:	5f 4f       	sbci	r21, 0xFF	; 255
 636:	2a f0       	brmi	.+10     	; 0x642 <__divsf3_pse+0x6c>
 638:	9e 3f       	cpi	r25, 0xFE	; 254
 63a:	51 05       	cpc	r21, r1
 63c:	68 f0       	brcs	.+26     	; 0x658 <__divsf3_pse+0x82>
 63e:	8d c0       	rjmp	.+282    	; 0x75a <__fp_inf>
 640:	d7 c0       	rjmp	.+430    	; 0x7f0 <__fp_szero>
 642:	5f 3f       	cpi	r21, 0xFF	; 255
 644:	ec f3       	brlt	.-6      	; 0x640 <__divsf3_pse+0x6a>
 646:	98 3e       	cpi	r25, 0xE8	; 232
 648:	dc f3       	brlt	.-10     	; 0x640 <__divsf3_pse+0x6a>
 64a:	86 95       	lsr	r24
 64c:	77 95       	ror	r23
 64e:	67 95       	ror	r22
 650:	b7 95       	ror	r27
 652:	f7 95       	ror	r31
 654:	9f 5f       	subi	r25, 0xFF	; 255
 656:	c9 f7       	brne	.-14     	; 0x64a <__divsf3_pse+0x74>
 658:	88 0f       	add	r24, r24
 65a:	91 1d       	adc	r25, r1
 65c:	96 95       	lsr	r25
 65e:	87 95       	ror	r24
 660:	97 f9       	bld	r25, 7
 662:	08 95       	ret
 664:	e1 e0       	ldi	r30, 0x01	; 1
 666:	66 0f       	add	r22, r22
 668:	77 1f       	adc	r23, r23
 66a:	88 1f       	adc	r24, r24
 66c:	bb 1f       	adc	r27, r27
 66e:	62 17       	cp	r22, r18
 670:	73 07       	cpc	r23, r19
 672:	84 07       	cpc	r24, r20
 674:	ba 07       	cpc	r27, r26
 676:	20 f0       	brcs	.+8      	; 0x680 <__divsf3_pse+0xaa>
 678:	62 1b       	sub	r22, r18
 67a:	73 0b       	sbc	r23, r19
 67c:	84 0b       	sbc	r24, r20
 67e:	ba 0b       	sbc	r27, r26
 680:	ee 1f       	adc	r30, r30
 682:	88 f7       	brcc	.-30     	; 0x666 <__divsf3_pse+0x90>
 684:	e0 95       	com	r30
 686:	08 95       	ret

00000688 <__fixunssfsi>:
 688:	98 d0       	rcall	.+304    	; 0x7ba <__fp_splitA>
 68a:	88 f0       	brcs	.+34     	; 0x6ae <__fixunssfsi+0x26>
 68c:	9f 57       	subi	r25, 0x7F	; 127
 68e:	90 f0       	brcs	.+36     	; 0x6b4 <__fixunssfsi+0x2c>
 690:	b9 2f       	mov	r27, r25
 692:	99 27       	eor	r25, r25
 694:	b7 51       	subi	r27, 0x17	; 23
 696:	a0 f0       	brcs	.+40     	; 0x6c0 <__fixunssfsi+0x38>
 698:	d1 f0       	breq	.+52     	; 0x6ce <__fixunssfsi+0x46>
 69a:	66 0f       	add	r22, r22
 69c:	77 1f       	adc	r23, r23
 69e:	88 1f       	adc	r24, r24
 6a0:	99 1f       	adc	r25, r25
 6a2:	1a f0       	brmi	.+6      	; 0x6aa <__fixunssfsi+0x22>
 6a4:	ba 95       	dec	r27
 6a6:	c9 f7       	brne	.-14     	; 0x69a <__fixunssfsi+0x12>
 6a8:	12 c0       	rjmp	.+36     	; 0x6ce <__fixunssfsi+0x46>
 6aa:	b1 30       	cpi	r27, 0x01	; 1
 6ac:	81 f0       	breq	.+32     	; 0x6ce <__fixunssfsi+0x46>
 6ae:	9f d0       	rcall	.+318    	; 0x7ee <__fp_zero>
 6b0:	b1 e0       	ldi	r27, 0x01	; 1
 6b2:	08 95       	ret
 6b4:	9c c0       	rjmp	.+312    	; 0x7ee <__fp_zero>
 6b6:	67 2f       	mov	r22, r23
 6b8:	78 2f       	mov	r23, r24
 6ba:	88 27       	eor	r24, r24
 6bc:	b8 5f       	subi	r27, 0xF8	; 248
 6be:	39 f0       	breq	.+14     	; 0x6ce <__fixunssfsi+0x46>
 6c0:	b9 3f       	cpi	r27, 0xF9	; 249
 6c2:	cc f3       	brlt	.-14     	; 0x6b6 <__fixunssfsi+0x2e>
 6c4:	86 95       	lsr	r24
 6c6:	77 95       	ror	r23
 6c8:	67 95       	ror	r22
 6ca:	b3 95       	inc	r27
 6cc:	d9 f7       	brne	.-10     	; 0x6c4 <__fixunssfsi+0x3c>
 6ce:	3e f4       	brtc	.+14     	; 0x6de <__fixunssfsi+0x56>
 6d0:	90 95       	com	r25
 6d2:	80 95       	com	r24
 6d4:	70 95       	com	r23
 6d6:	61 95       	neg	r22
 6d8:	7f 4f       	sbci	r23, 0xFF	; 255
 6da:	8f 4f       	sbci	r24, 0xFF	; 255
 6dc:	9f 4f       	sbci	r25, 0xFF	; 255
 6de:	08 95       	ret

000006e0 <__floatunsisf>:
 6e0:	e8 94       	clt
 6e2:	09 c0       	rjmp	.+18     	; 0x6f6 <__floatsisf+0x12>

000006e4 <__floatsisf>:
 6e4:	97 fb       	bst	r25, 7
 6e6:	3e f4       	brtc	.+14     	; 0x6f6 <__floatsisf+0x12>
 6e8:	90 95       	com	r25
 6ea:	80 95       	com	r24
 6ec:	70 95       	com	r23
 6ee:	61 95       	neg	r22
 6f0:	7f 4f       	sbci	r23, 0xFF	; 255
 6f2:	8f 4f       	sbci	r24, 0xFF	; 255
 6f4:	9f 4f       	sbci	r25, 0xFF	; 255
 6f6:	99 23       	and	r25, r25
 6f8:	a9 f0       	breq	.+42     	; 0x724 <__floatsisf+0x40>
 6fa:	f9 2f       	mov	r31, r25
 6fc:	96 e9       	ldi	r25, 0x96	; 150
 6fe:	bb 27       	eor	r27, r27
 700:	93 95       	inc	r25
 702:	f6 95       	lsr	r31
 704:	87 95       	ror	r24
 706:	77 95       	ror	r23
 708:	67 95       	ror	r22
 70a:	b7 95       	ror	r27
 70c:	f1 11       	cpse	r31, r1
 70e:	f8 cf       	rjmp	.-16     	; 0x700 <__floatsisf+0x1c>
 710:	fa f4       	brpl	.+62     	; 0x750 <__floatsisf+0x6c>
 712:	bb 0f       	add	r27, r27
 714:	11 f4       	brne	.+4      	; 0x71a <__floatsisf+0x36>
 716:	60 ff       	sbrs	r22, 0
 718:	1b c0       	rjmp	.+54     	; 0x750 <__floatsisf+0x6c>
 71a:	6f 5f       	subi	r22, 0xFF	; 255
 71c:	7f 4f       	sbci	r23, 0xFF	; 255
 71e:	8f 4f       	sbci	r24, 0xFF	; 255
 720:	9f 4f       	sbci	r25, 0xFF	; 255
 722:	16 c0       	rjmp	.+44     	; 0x750 <__floatsisf+0x6c>
 724:	88 23       	and	r24, r24
 726:	11 f0       	breq	.+4      	; 0x72c <__floatsisf+0x48>
 728:	96 e9       	ldi	r25, 0x96	; 150
 72a:	11 c0       	rjmp	.+34     	; 0x74e <__floatsisf+0x6a>
 72c:	77 23       	and	r23, r23
 72e:	21 f0       	breq	.+8      	; 0x738 <__floatsisf+0x54>
 730:	9e e8       	ldi	r25, 0x8E	; 142
 732:	87 2f       	mov	r24, r23
 734:	76 2f       	mov	r23, r22
 736:	05 c0       	rjmp	.+10     	; 0x742 <__floatsisf+0x5e>
 738:	66 23       	and	r22, r22
 73a:	71 f0       	breq	.+28     	; 0x758 <__floatsisf+0x74>
 73c:	96 e8       	ldi	r25, 0x86	; 134
 73e:	86 2f       	mov	r24, r22
 740:	70 e0       	ldi	r23, 0x00	; 0
 742:	60 e0       	ldi	r22, 0x00	; 0
 744:	2a f0       	brmi	.+10     	; 0x750 <__floatsisf+0x6c>
 746:	9a 95       	dec	r25
 748:	66 0f       	add	r22, r22
 74a:	77 1f       	adc	r23, r23
 74c:	88 1f       	adc	r24, r24
 74e:	da f7       	brpl	.-10     	; 0x746 <__floatsisf+0x62>
 750:	88 0f       	add	r24, r24
 752:	96 95       	lsr	r25
 754:	87 95       	ror	r24
 756:	97 f9       	bld	r25, 7
 758:	08 95       	ret

0000075a <__fp_inf>:
 75a:	97 f9       	bld	r25, 7
 75c:	9f 67       	ori	r25, 0x7F	; 127
 75e:	80 e8       	ldi	r24, 0x80	; 128
 760:	70 e0       	ldi	r23, 0x00	; 0
 762:	60 e0       	ldi	r22, 0x00	; 0
 764:	08 95       	ret

00000766 <__fp_nan>:
 766:	9f ef       	ldi	r25, 0xFF	; 255
 768:	80 ec       	ldi	r24, 0xC0	; 192
 76a:	08 95       	ret

0000076c <__fp_pscA>:
 76c:	00 24       	eor	r0, r0
 76e:	0a 94       	dec	r0
 770:	16 16       	cp	r1, r22
 772:	17 06       	cpc	r1, r23
 774:	18 06       	cpc	r1, r24
 776:	09 06       	cpc	r0, r25
 778:	08 95       	ret

0000077a <__fp_pscB>:
 77a:	00 24       	eor	r0, r0
 77c:	0a 94       	dec	r0
 77e:	12 16       	cp	r1, r18
 780:	13 06       	cpc	r1, r19
 782:	14 06       	cpc	r1, r20
 784:	05 06       	cpc	r0, r21
 786:	08 95       	ret

00000788 <__fp_round>:
 788:	09 2e       	mov	r0, r25
 78a:	03 94       	inc	r0
 78c:	00 0c       	add	r0, r0
 78e:	11 f4       	brne	.+4      	; 0x794 <__fp_round+0xc>
 790:	88 23       	and	r24, r24
 792:	52 f0       	brmi	.+20     	; 0x7a8 <__fp_round+0x20>
 794:	bb 0f       	add	r27, r27
 796:	40 f4       	brcc	.+16     	; 0x7a8 <__fp_round+0x20>
 798:	bf 2b       	or	r27, r31
 79a:	11 f4       	brne	.+4      	; 0x7a0 <__fp_round+0x18>
 79c:	60 ff       	sbrs	r22, 0
 79e:	04 c0       	rjmp	.+8      	; 0x7a8 <__fp_round+0x20>
 7a0:	6f 5f       	subi	r22, 0xFF	; 255
 7a2:	7f 4f       	sbci	r23, 0xFF	; 255
 7a4:	8f 4f       	sbci	r24, 0xFF	; 255
 7a6:	9f 4f       	sbci	r25, 0xFF	; 255
 7a8:	08 95       	ret

000007aa <__fp_split3>:
 7aa:	57 fd       	sbrc	r21, 7
 7ac:	90 58       	subi	r25, 0x80	; 128
 7ae:	44 0f       	add	r20, r20
 7b0:	55 1f       	adc	r21, r21
 7b2:	59 f0       	breq	.+22     	; 0x7ca <__fp_splitA+0x10>
 7b4:	5f 3f       	cpi	r21, 0xFF	; 255
 7b6:	71 f0       	breq	.+28     	; 0x7d4 <__fp_splitA+0x1a>
 7b8:	47 95       	ror	r20

000007ba <__fp_splitA>:
 7ba:	88 0f       	add	r24, r24
 7bc:	97 fb       	bst	r25, 7
 7be:	99 1f       	adc	r25, r25
 7c0:	61 f0       	breq	.+24     	; 0x7da <__fp_splitA+0x20>
 7c2:	9f 3f       	cpi	r25, 0xFF	; 255
 7c4:	79 f0       	breq	.+30     	; 0x7e4 <__fp_splitA+0x2a>
 7c6:	87 95       	ror	r24
 7c8:	08 95       	ret
 7ca:	12 16       	cp	r1, r18
 7cc:	13 06       	cpc	r1, r19
 7ce:	14 06       	cpc	r1, r20
 7d0:	55 1f       	adc	r21, r21
 7d2:	f2 cf       	rjmp	.-28     	; 0x7b8 <__fp_split3+0xe>
 7d4:	46 95       	lsr	r20
 7d6:	f1 df       	rcall	.-30     	; 0x7ba <__fp_splitA>
 7d8:	08 c0       	rjmp	.+16     	; 0x7ea <__fp_splitA+0x30>
 7da:	16 16       	cp	r1, r22
 7dc:	17 06       	cpc	r1, r23
 7de:	18 06       	cpc	r1, r24
 7e0:	99 1f       	adc	r25, r25
 7e2:	f1 cf       	rjmp	.-30     	; 0x7c6 <__fp_splitA+0xc>
 7e4:	86 95       	lsr	r24
 7e6:	71 05       	cpc	r23, r1
 7e8:	61 05       	cpc	r22, r1
 7ea:	08 94       	sec
 7ec:	08 95       	ret

000007ee <__fp_zero>:
 7ee:	e8 94       	clt

000007f0 <__fp_szero>:
 7f0:	bb 27       	eor	r27, r27
 7f2:	66 27       	eor	r22, r22
 7f4:	77 27       	eor	r23, r23
 7f6:	cb 01       	movw	r24, r22
 7f8:	97 f9       	bld	r25, 7
 7fa:	08 95       	ret

000007fc <__mulsf3>:
 7fc:	0a d0       	rcall	.+20     	; 0x812 <__mulsf3x>
 7fe:	c4 cf       	rjmp	.-120    	; 0x788 <__fp_round>
 800:	b5 df       	rcall	.-150    	; 0x76c <__fp_pscA>
 802:	28 f0       	brcs	.+10     	; 0x80e <__mulsf3+0x12>
 804:	ba df       	rcall	.-140    	; 0x77a <__fp_pscB>
 806:	18 f0       	brcs	.+6      	; 0x80e <__mulsf3+0x12>
 808:	95 23       	and	r25, r21
 80a:	09 f0       	breq	.+2      	; 0x80e <__mulsf3+0x12>
 80c:	a6 cf       	rjmp	.-180    	; 0x75a <__fp_inf>
 80e:	ab cf       	rjmp	.-170    	; 0x766 <__fp_nan>
 810:	ef cf       	rjmp	.-34     	; 0x7f0 <__fp_szero>

00000812 <__mulsf3x>:
 812:	cb df       	rcall	.-106    	; 0x7aa <__fp_split3>
 814:	a8 f3       	brcs	.-22     	; 0x800 <__mulsf3+0x4>

00000816 <__mulsf3_pse>:
 816:	99 23       	and	r25, r25
 818:	d9 f3       	breq	.-10     	; 0x810 <__mulsf3+0x14>
 81a:	55 23       	and	r21, r21
 81c:	c9 f3       	breq	.-14     	; 0x810 <__mulsf3+0x14>
 81e:	95 0f       	add	r25, r21
 820:	50 e0       	ldi	r21, 0x00	; 0
 822:	55 1f       	adc	r21, r21
 824:	aa 27       	eor	r26, r26
 826:	ee 27       	eor	r30, r30
 828:	ff 27       	eor	r31, r31
 82a:	bb 27       	eor	r27, r27
 82c:	00 24       	eor	r0, r0
 82e:	08 94       	sec
 830:	67 95       	ror	r22
 832:	20 f4       	brcc	.+8      	; 0x83c <__mulsf3_pse+0x26>
 834:	e2 0f       	add	r30, r18
 836:	f3 1f       	adc	r31, r19
 838:	b4 1f       	adc	r27, r20
 83a:	0a 1e       	adc	r0, r26
 83c:	22 0f       	add	r18, r18
 83e:	33 1f       	adc	r19, r19
 840:	44 1f       	adc	r20, r20
 842:	aa 1f       	adc	r26, r26
 844:	66 95       	lsr	r22
 846:	a9 f7       	brne	.-22     	; 0x832 <__mulsf3_pse+0x1c>
 848:	77 95       	ror	r23
 84a:	30 f4       	brcc	.+12     	; 0x858 <__mulsf3_pse+0x42>
 84c:	f3 0f       	add	r31, r19
 84e:	b4 1f       	adc	r27, r20
 850:	0a 1e       	adc	r0, r26
 852:	12 1e       	adc	r1, r18
 854:	08 f4       	brcc	.+2      	; 0x858 <__mulsf3_pse+0x42>
 856:	63 95       	inc	r22
 858:	33 0f       	add	r19, r19
 85a:	44 1f       	adc	r20, r20
 85c:	aa 1f       	adc	r26, r26
 85e:	22 1f       	adc	r18, r18
 860:	76 95       	lsr	r23
 862:	99 f7       	brne	.-26     	; 0x84a <__mulsf3_pse+0x34>
 864:	87 95       	ror	r24
 866:	20 f4       	brcc	.+8      	; 0x870 <__mulsf3_pse+0x5a>
 868:	b4 0f       	add	r27, r20
 86a:	0a 1e       	adc	r0, r26
 86c:	12 1e       	adc	r1, r18
 86e:	63 1f       	adc	r22, r19
 870:	44 0f       	add	r20, r20
 872:	aa 1f       	adc	r26, r26
 874:	22 1f       	adc	r18, r18
 876:	33 1f       	adc	r19, r19
 878:	86 95       	lsr	r24
 87a:	a9 f7       	brne	.-22     	; 0x866 <__mulsf3_pse+0x50>
 87c:	86 2f       	mov	r24, r22
 87e:	71 2d       	mov	r23, r1
 880:	60 2d       	mov	r22, r0
 882:	11 24       	eor	r1, r1
 884:	9f 57       	subi	r25, 0x7F	; 127
 886:	50 40       	sbci	r21, 0x00	; 0
 888:	8a f0       	brmi	.+34     	; 0x8ac <__mulsf3_pse+0x96>
 88a:	e1 f0       	breq	.+56     	; 0x8c4 <__mulsf3_pse+0xae>
 88c:	88 23       	and	r24, r24
 88e:	4a f0       	brmi	.+18     	; 0x8a2 <__mulsf3_pse+0x8c>
 890:	ee 0f       	add	r30, r30
 892:	ff 1f       	adc	r31, r31
 894:	bb 1f       	adc	r27, r27
 896:	66 1f       	adc	r22, r22
 898:	77 1f       	adc	r23, r23
 89a:	88 1f       	adc	r24, r24
 89c:	91 50       	subi	r25, 0x01	; 1
 89e:	50 40       	sbci	r21, 0x00	; 0
 8a0:	a9 f7       	brne	.-22     	; 0x88c <__mulsf3_pse+0x76>
 8a2:	9e 3f       	cpi	r25, 0xFE	; 254
 8a4:	51 05       	cpc	r21, r1
 8a6:	70 f0       	brcs	.+28     	; 0x8c4 <__mulsf3_pse+0xae>
 8a8:	58 cf       	rjmp	.-336    	; 0x75a <__fp_inf>
 8aa:	a2 cf       	rjmp	.-188    	; 0x7f0 <__fp_szero>
 8ac:	5f 3f       	cpi	r21, 0xFF	; 255
 8ae:	ec f3       	brlt	.-6      	; 0x8aa <__mulsf3_pse+0x94>
 8b0:	98 3e       	cpi	r25, 0xE8	; 232
 8b2:	dc f3       	brlt	.-10     	; 0x8aa <__mulsf3_pse+0x94>
 8b4:	86 95       	lsr	r24
 8b6:	77 95       	ror	r23
 8b8:	67 95       	ror	r22
 8ba:	b7 95       	ror	r27
 8bc:	f7 95       	ror	r31
 8be:	e7 95       	ror	r30
 8c0:	9f 5f       	subi	r25, 0xFF	; 255
 8c2:	c1 f7       	brne	.-16     	; 0x8b4 <__mulsf3_pse+0x9e>
 8c4:	fe 2b       	or	r31, r30
 8c6:	88 0f       	add	r24, r24
 8c8:	91 1d       	adc	r25, r1
 8ca:	96 95       	lsr	r25
 8cc:	87 95       	ror	r24
 8ce:	97 f9       	bld	r25, 7
 8d0:	08 95       	ret

000008d2 <_exit>:
 8d2:	f8 94       	cli

000008d4 <__stop_program>:
 8d4:	ff cf       	rjmp	.-2      	; 0x8d4 <__stop_program>
