<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ERRDEVARCH</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">ERRDEVARCH, Device Architecture Register</h1><p>The ERRDEVARCH characteristics are:</p><h2>Purpose</h2>
        <p>Provides discovery information for the component.</p>
      <h2>Configuration</h2><p></p><p>This register is present only
    when RAS is implemented.
      
    Otherwise, direct accesses to ERRDEVARCH are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
            <p>ERRDEVARCH is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The ERRDEVARCH bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="11"><a href="#ARCHITECT_31">ARCHITECT</a></td><td class="lr" colspan="1"><a href="#PRESENT_20">PRESENT</a></td><td class="lr" colspan="4"><a href="#REVISION_19">REVISION</a></td><td class="lr" colspan="4"><a href="#ARCHVER_15">ARCHVER</a></td><td class="lr" colspan="12"><a href="#ARCHPART_11">ARCHPART</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="ARCHITECT_31">ARCHITECT, bits [31:21]
                  </h4>
          
  <p>Architect.</p>
<p>Defines the architect of the component. Bits [31:28] are the JEP106 continuation code (JEP106 bank ID, minus 1) and bits [27:21] are the JEP106 ID code.</p>

        <table class="valuetable"><tr><th>ARCHITECT</th><th>Meaning</th></tr><tr><td class="bitfield">0b01000111011</td><td>
  <p>JEP106 continuation code <span class="hexnumber">0x4</span>, ID code <span class="hexnumber">0x3B</span>. Arm Limited.</p>
</td></tr></table>
              
  <p>This field reads as <span class="hexnumber">0x23B</span>.</p>
<p>Other values are defined by the JEDEC JEP106 standard.</p>

            <h4 id="PRESENT_20">PRESENT, bit [20]
              </h4>
          
  <p>DEVARCH Present.</p>
<p>Defines that the DEVARCH register is present.</p>

        <table class="valuetable"><tr><th>PRESENT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Device Architecture information not present.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Device Architecture information present.</p>
</td></tr></table>
              
  <p>This bit is RAO.</p>

            <h4 id="REVISION_19">REVISION, bits [19:16]
                  </h4>
          
  <p>Revision.</p>
<p>Defines the architecture revision of the component. The defined values of this field are:</p>

        <table class="valuetable"><tr><th>REVISION</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>RAS System Architecture v1.0.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>RAS System Architecture v1.1. As <span class="binarynumber">0b0000</span> and also:</p>
<ul>
<li>Simplifies <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.
</li><li>Adds support for additional ERR&lt;n&gt;MISC&lt;m&gt; registers.
</li><li>Adds support for the optional RAS Timestamp Extension.
</li><li>Adds support for the optional RAS Common Fault Injection Model Extension.
</li></ul>
</td></tr></table>
              
  <p>All other values are reserved.</p>

            <h4 id="ARCHVER_15">ARCHVER, bits [15:12]
                  </h4>
          
  <p>Architecture Version.</p>
<p>Defines the architecture version of the component. The defined values of this field are:</p>

        <table class="valuetable"><tr><th>ARCHVER</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>RAS System Architecture v1.</p>
</td></tr></table>
              
  <p>This field reads as <span class="binarynumber">0b0000</span>.</p>
<p>All other values are reserved.</p>
<p>ARCHVER and ARCHPART are also defined as a single field, ARCHID, so that ARCHVER is ARCHID[15:12].</p>

            <h4 id="ARCHPART_11">ARCHPART, bits [11:0]
                  </h4>
          
  <p>Architecture Part.</p>
<p>Defines the architecture of the component.</p>

        <table class="valuetable"><tr><th>ARCHPART</th><th>Meaning</th></tr><tr><td class="bitfield">0xA00</td><td>
  <p>RAS system architecture.</p>
</td></tr></table>
              
  <p>This register reads as <span class="hexnumber">0xA00</span>.</p>
<p>ARCHVER and ARCHPART are also defined as a single field, ARCHID, so that ARCHPART is ARCHID[11:0].</p>

            <div class="text_after_fields">
    
  

    </div><h2>Accessing the ERRDEVARCH</h2><h4>ERRDEVARCH can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>RAS</td><td><span class="hexnumber">0xFBC</span></td><td>ERRDEVARCH</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
