# RISC-V_CPU
Korea Univ./ 2020 Autumn / COSE222 Computer Architecture

Single-cycle &amp; 5-stage Pipelined Processor Design

![image](https://user-images.githubusercontent.com/53431007/115834636-68f29780-a450-11eb-9c40-097985c0dccf.png)
![image](https://user-images.githubusercontent.com/53431007/115834671-70b23c00-a450-11eb-8c4c-6b1986100e2e.png)
![image](https://user-images.githubusercontent.com/53431007/115834662-6db74b80-a450-11eb-8eac-ffe89385a259.png)



