

================================================================
== Vitis HLS Report for 'krnl_LZW'
================================================================
* Date:           Thu Dec  7 19:36:30 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Final_Optimization
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |           Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Loop_VITIS_LOOP_325_2_proc_fu_158       |Loop_VITIS_LOOP_325_2_proc  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |grp_Loop_VITIS_LOOP_318_1_proc_fu_180       |Loop_VITIS_LOOP_318_1_proc  |       77|       77|  0.513 us|  0.513 us|   77|   77|     none|
        |call_ret8_Block_krnl_LZW_exit1_proc_fu_188  |Block_krnl_LZW_exit1_proc   |        0|        0|      0 ns|      0 ns|    0|    0|     none|
        |call_ln299_krnl_LZW_entry4_fu_193           |krnl_LZW_entry4             |        0|        0|      0 ns|      0 ns|    0|    0|     none|
        +--------------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.16>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%output_length_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_length" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 6 'read' 'output_length_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%send_data_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %send_data" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 7 'read' 'send_data_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%input_length_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_length" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 8 'read' 'input_length_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_r" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 9 'read' 'in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_length_c = alloca i64 1" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 10 'alloca' 'output_length_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%send_data_c115 = alloca i64 1" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 11 'alloca' 'send_data_c115' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%send_data_c = alloca i64 1" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 12 'alloca' 'send_data_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_length_c = alloca i64 1" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 13 'alloca' 'input_length_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_c = alloca i64 1" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 14 'alloca' 'in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (1.35ns)   --->   "%store_array_i = alloca i64 1"   --->   Operation 15 'alloca' 'store_array_i' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%input_length_temp = alloca i64 1" [LZW_hybrid_hash_HW.cpp:316]   --->   Operation 16 'alloca' 'input_length_temp' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 17 [1/1] (2.16ns)   --->   "%call_ln299 = call void @krnl_LZW.entry4, i64 %in_read, i64 %input_length_read, i64 %send_data_read, i64 %output_length_read, i64 %in_c, i64 %input_length_c, i64 %send_data_c, i64 %send_data_c115, i64 %output_length_c" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 17 'call' 'call_ln299' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "%num_chunks_loc_channel = call i8 @Loop_VITIS_LOOP_318_1_proc, i16 %input_length_temp, i64 %input_length_c, i16 %aximm1" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 18 'call' 'num_chunks_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "%num_chunks_loc_channel = call i8 @Loop_VITIS_LOOP_318_1_proc, i16 %input_length_temp, i64 %input_length_c, i16 %aximm1" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 19 'call' 'num_chunks_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%call_ret8 = call i65 @Block_krnl_LZW_.exit1_proc, i64 %send_data_c" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 20 'call' 'call_ret8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%send_data_cast_loc_channel = extractvalue i65 %call_ret8" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 21 'extractvalue' 'send_data_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%p_loc_channel = extractvalue i65 %call_ret8" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 22 'extractvalue' 'p_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_4 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln299 = call void @Loop_VITIS_LOOP_325_2_proc, i8 %num_chunks_loc_channel, i16 %aximm0, i16 %store_array_i, i64 %p_loc_channel, i1 %send_data_cast_loc_channel, i16 %aximm1, i64 %output_length_c, i16 %input_length_temp, i64 %in_c, i64 %send_data_c115, i8 %outStream_code_flg, i13 %outStream_code, i8 %inStream_in" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 23 'call' 'call_ln299' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3"   --->   Operation 24 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @inStream_in_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %inStream_in, i8 %inStream_in"   --->   Operation 25 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @outStream_code_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %outStream_code, i13 %outStream_code"   --->   Operation 26 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @outStream_code_flg_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %outStream_code_flg, i8 %outStream_code_flg"   --->   Operation 27 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14"   --->   Operation 28 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %aximm0, void @empty_12, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty, void @empty_0, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %aximm0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %aximm1, void @empty_12, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_1, void @empty_0, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %aximm1"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_11, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_21, void @empty_18, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_20"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_15, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_20"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_length, void @empty_11, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_21, void @empty_8, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_20"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_length, void @empty_15, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_20"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %send_data, void @empty_11, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_21, void @empty_7, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_20"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %send_data, void @empty_15, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_20"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_length, void @empty_11, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_21, void @empty_19, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_20"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_length, void @empty_15, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_20"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_21, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream_in, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %outStream_code, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %outStream_code_flg, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %in_c, i64 %in_c" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 46 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln299 = specinterface void @_ssdm_op_SpecInterface, i64 %in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 47 'specinterface' 'specinterface_ln299' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @input_length_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %input_length_c, i64 %input_length_c" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 48 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln299 = specinterface void @_ssdm_op_SpecInterface, i64 %input_length_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 49 'specinterface' 'specinterface_ln299' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @send_data_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %send_data_c, i64 %send_data_c" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 50 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln299 = specinterface void @_ssdm_op_SpecInterface, i64 %send_data_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 51 'specinterface' 'specinterface_ln299' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @send_data_c115_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %send_data_c115, i64 %send_data_c115" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 52 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln299 = specinterface void @_ssdm_op_SpecInterface, i64 %send_data_c115, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 53 'specinterface' 'specinterface_ln299' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @output_length_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %output_length_c, i64 %output_length_c" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 54 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln299 = specinterface void @_ssdm_op_SpecInterface, i64 %output_length_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 55 'specinterface' 'specinterface_ln299' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln299 = call void @Loop_VITIS_LOOP_325_2_proc, i8 %num_chunks_loc_channel, i16 %aximm0, i16 %store_array_i, i64 %p_loc_channel, i1 %send_data_cast_loc_channel, i16 %aximm1, i64 %output_length_c, i16 %input_length_temp, i64 %in_c, i64 %send_data_c115, i8 %outStream_code_flg, i13 %outStream_code, i8 %inStream_in" [LZW_hybrid_hash_HW.cpp:299]   --->   Operation 56 'call' 'call_ln299' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln333 = ret" [LZW_hybrid_hash_HW.cpp:333]   --->   Operation 57 'ret' 'ret_ln333' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ aximm0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ aximm1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ send_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outStream_code_flg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ outStream_code]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ inStream_in]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_length_read         (read                ) [ 000000]
send_data_read             (read                ) [ 000000]
input_length_read          (read                ) [ 000000]
in_read                    (read                ) [ 000000]
output_length_c            (alloca              ) [ 011111]
send_data_c115             (alloca              ) [ 011111]
send_data_c                (alloca              ) [ 011111]
input_length_c             (alloca              ) [ 011111]
in_c                       (alloca              ) [ 011111]
store_array_i              (alloca              ) [ 001111]
input_length_temp          (alloca              ) [ 001111]
call_ln299                 (call                ) [ 000000]
num_chunks_loc_channel     (call                ) [ 000011]
call_ret8                  (call                ) [ 000000]
send_data_cast_loc_channel (extractvalue        ) [ 000001]
p_loc_channel              (extractvalue        ) [ 000001]
specdataflowpipeline_ln0   (specdataflowpipeline) [ 000000]
empty                      (specchannel         ) [ 000000]
empty_47                   (specchannel         ) [ 000000]
empty_48                   (specchannel         ) [ 000000]
spectopmodule_ln0          (spectopmodule       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_49                   (specchannel         ) [ 000000]
specinterface_ln299        (specinterface       ) [ 000000]
empty_50                   (specchannel         ) [ 000000]
specinterface_ln299        (specinterface       ) [ 000000]
empty_51                   (specchannel         ) [ 000000]
specinterface_ln299        (specinterface       ) [ 000000]
empty_52                   (specchannel         ) [ 000000]
specinterface_ln299        (specinterface       ) [ 000000]
empty_53                   (specchannel         ) [ 000000]
specinterface_ln299        (specinterface       ) [ 000000]
call_ln299                 (call                ) [ 000000]
ret_ln333                  (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="aximm0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aximm0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="aximm1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aximm1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_length">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_length"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="send_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_length">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_length"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outStream_code_flg">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_code_flg"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_code">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_code"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inStream_in">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_in"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_LZW.entry4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_318_1_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_krnl_LZW_.exit1_proc"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_325_2_proc"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_in_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_code_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_code_flg_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_c_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_length_c_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_data_c_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_data_c115_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_length_c_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="output_length_c_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_length_c/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="send_data_c115_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="send_data_c115/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="send_data_c_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="send_data_c/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="input_length_c_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_length_c/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="in_c_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_c/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_array_i_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="store_array_i/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="input_length_temp_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_length_temp/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="output_length_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_length_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="send_data_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="send_data_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="input_length_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_length_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="in_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_Loop_VITIS_LOOP_325_2_proc_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="1"/>
<pin id="161" dir="0" index="2" bw="16" slack="0"/>
<pin id="162" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="4" bw="64" slack="0"/>
<pin id="164" dir="0" index="5" bw="1" slack="0"/>
<pin id="165" dir="0" index="6" bw="16" slack="0"/>
<pin id="166" dir="0" index="7" bw="64" slack="3"/>
<pin id="167" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="168" dir="0" index="9" bw="64" slack="3"/>
<pin id="169" dir="0" index="10" bw="64" slack="3"/>
<pin id="170" dir="0" index="11" bw="8" slack="0"/>
<pin id="171" dir="0" index="12" bw="13" slack="0"/>
<pin id="172" dir="0" index="13" bw="8" slack="0"/>
<pin id="173" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln299/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_Loop_VITIS_LOOP_318_1_proc_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="64" slack="1"/>
<pin id="184" dir="0" index="3" bw="16" slack="0"/>
<pin id="185" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="num_chunks_loc_channel/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="call_ret8_Block_krnl_LZW_exit1_proc_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="65" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="3"/>
<pin id="191" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret8/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="call_ln299_krnl_LZW_entry4_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="0" index="2" bw="64" slack="0"/>
<pin id="197" dir="0" index="3" bw="64" slack="0"/>
<pin id="198" dir="0" index="4" bw="64" slack="0"/>
<pin id="199" dir="0" index="5" bw="64" slack="0"/>
<pin id="200" dir="0" index="6" bw="64" slack="0"/>
<pin id="201" dir="0" index="7" bw="64" slack="0"/>
<pin id="202" dir="0" index="8" bw="64" slack="0"/>
<pin id="203" dir="0" index="9" bw="64" slack="0"/>
<pin id="204" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln299/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="send_data_cast_loc_channel_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="65" slack="0"/>
<pin id="212" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="send_data_cast_loc_channel/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_loc_channel_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="65" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc_channel/4 "/>
</bind>
</comp>

<comp id="220" class="1005" name="output_length_c_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="output_length_c "/>
</bind>
</comp>

<comp id="226" class="1005" name="send_data_c115_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="send_data_c115 "/>
</bind>
</comp>

<comp id="232" class="1005" name="send_data_c_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="send_data_c "/>
</bind>
</comp>

<comp id="238" class="1005" name="input_length_c_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="input_length_c "/>
</bind>
</comp>

<comp id="244" class="1005" name="in_c_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="in_c "/>
</bind>
</comp>

<comp id="250" class="1005" name="num_chunks_loc_channel_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="num_chunks_loc_channel "/>
</bind>
</comp>

<comp id="255" class="1005" name="send_data_cast_loc_channel_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="send_data_cast_loc_channel "/>
</bind>
</comp>

<comp id="260" class="1005" name="p_loc_channel_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="1"/>
<pin id="262" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="158" pin=6"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="158" pin=11"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="158" pin=12"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="158" pin=13"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="206"><net_src comp="152" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="207"><net_src comp="146" pin="2"/><net_sink comp="193" pin=2"/></net>

<net id="208"><net_src comp="140" pin="2"/><net_sink comp="193" pin=3"/></net>

<net id="209"><net_src comp="134" pin="2"/><net_sink comp="193" pin=4"/></net>

<net id="213"><net_src comp="188" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="158" pin=5"/></net>

<net id="218"><net_src comp="188" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="158" pin=4"/></net>

<net id="223"><net_src comp="106" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="193" pin=9"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="158" pin=7"/></net>

<net id="229"><net_src comp="110" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="193" pin=8"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="158" pin=10"/></net>

<net id="235"><net_src comp="114" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="193" pin=7"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="241"><net_src comp="118" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="193" pin=6"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="247"><net_src comp="122" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="193" pin=5"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="158" pin=9"/></net>

<net id="253"><net_src comp="180" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="258"><net_src comp="210" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="158" pin=5"/></net>

<net id="263"><net_src comp="215" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="158" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aximm0 | {4 5 }
	Port: aximm1 | {4 5 }
	Port: outStream_code_flg | {4 5 }
	Port: outStream_code | {4 5 }
	Port: inStream_in | {4 5 }
 - Input state : 
	Port: krnl_LZW : aximm0 | {4 5 }
	Port: krnl_LZW : aximm1 | {2 3 }
	Port: krnl_LZW : in_r | {1 }
	Port: krnl_LZW : input_length | {1 }
	Port: krnl_LZW : send_data | {1 }
	Port: krnl_LZW : output_length | {1 }
	Port: krnl_LZW : outStream_code_flg | {4 5 }
	Port: krnl_LZW : outStream_code | {4 5 }
	Port: krnl_LZW : inStream_in | {4 5 }
  - Chain level:
	State 1
		call_ln299 : 1
	State 2
	State 3
	State 4
		send_data_cast_loc_channel : 1
		p_loc_channel : 1
		call_ln299 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |    grp_Loop_VITIS_LOOP_325_2_proc_fu_158   |    76   | 26.9434 |   2114  |  11523  |
|   call   |    grp_Loop_VITIS_LOOP_318_1_proc_fu_180   |    0    |  0.489  |    47   |    55   |
|          | call_ret8_Block_krnl_LZW_exit1_proc_fu_188 |    0    |    0    |    0    |    71   |
|          |      call_ln299_krnl_LZW_entry4_fu_193     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |       output_length_read_read_fu_134       |    0    |    0    |    0    |    0    |
|   read   |         send_data_read_read_fu_140         |    0    |    0    |    0    |    0    |
|          |        input_length_read_read_fu_146       |    0    |    0    |    0    |    0    |
|          |             in_read_read_fu_152            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|extractvalue|      send_data_cast_loc_channel_fu_210     |    0    |    0    |    0    |    0    |
|          |            p_loc_channel_fu_215            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    76   | 27.4324 |   2161  |  11649  |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|input_length_temp|    0   |   32   |    2   |
|  store_array_i  |    4   |    0   |    0   |
+-----------------+--------+--------+--------+
|      Total      |    4   |   32   |    2   |
+-----------------+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|           in_c_reg_244           |   64   |
|      input_length_c_reg_238      |   64   |
|  num_chunks_loc_channel_reg_250  |    8   |
|      output_length_c_reg_220     |   64   |
|       p_loc_channel_reg_260      |   64   |
|      send_data_c115_reg_226      |   64   |
|        send_data_c_reg_232       |   64   |
|send_data_cast_loc_channel_reg_255|    1   |
+----------------------------------+--------+
|               Total              |   393  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------|------|------|------|--------||---------||---------|
| grp_Loop_VITIS_LOOP_325_2_proc_fu_158 |  p4  |   2  |  64  |   128  ||    9    |
| grp_Loop_VITIS_LOOP_325_2_proc_fu_158 |  p5  |   2  |   1  |    2   ||    9    |
|---------------------------------------|------|------|------|--------||---------||---------|
|                 Total                 |      |      |      |   130  ||  0.978  ||    18   |
|---------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   76   |   27   |  2161  |  11649 |
|   Memory  |    4   |    -   |   32   |    2   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   393  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   80   |   28   |  2586  |  11669 |
+-----------+--------+--------+--------+--------+
