# ğŸ–¥ Chapter 2 â€“ The Microprocessor and Its Architecture

---

## ğŸ”¹ Introduction

* Microprocessor à¦¹à¦²à§‹ à¦à¦•à¦Ÿà¦¿ **programmable device**à¥¤
* à¦ªà§à¦°à¦¥à¦®à§‡ à¦à¦° **internal programming model** à¦¦à§‡à¦–à¦¾ à¦¹à§Ÿ, à¦¤à¦¾à¦°à¦ªà¦° à¦¦à§‡à¦–à¦¾ à¦¹à§Ÿ à¦•à¦¿à¦­à¦¾à¦¬à§‡ **memory space address à¦•à¦°à¦¾ à¦¹à§Ÿ**à¥¤
* Intel family processors à¦ à¦ªà¦¾à¦“à§Ÿà¦¾ à¦¯à¦¾à§Ÿ:

  * **Real Mode Memory (DOS memory):** 1MB
  * **Protected Mode Memory (Windows memory):** 16MBâ€“64TB
  * **Flat Mode Memory (64-bit extensions):** 1TB+
* Windows 64-bit à¦¬à§à¦¯à¦¬à¦¹à¦¾à¦° à¦•à¦°à¦¤à§‡ à¦¹à¦²à§‡ **Flat Mode** à¦¦à¦°à¦•à¦¾à¦°à¥¤

---

## ğŸ”¹ Objectives

à¦à¦‡ à¦…à¦§à§à¦¯à¦¾à§Ÿ à¦¶à§‡à¦·à§‡ à¦¶à¦¿à¦–à¦¬à§‡:

1. 8086â€“Core2 à¦ªà¦°à§à¦¯à¦¨à§à¦¤ **program-visible registers**
2. **Flag Register** à¦à¦¬à¦‚ à¦ªà§à¦°à¦¤à¦¿à¦Ÿà¦¿ flag à¦à¦° à¦•à¦¾à¦œ
3. **Real Mode Memory Addressing**
4. **Protected Mode Memory Addressing**
5. **64-bit Flat Memory Model**
6. **Program-invisible registers** (80286+)
7. **Paging mechanism**

---

## ğŸ”¹ Programming Model (Registers)

### 8-bit Registers

`AH, AL, BH, BL, CH, CL, DH, DL`

ğŸ‘‰ Example: `ADD AL, AH`

### 16-bit Registers

`AX, BX, CX, DX, SP, BP, SI, DI, IP, FLAGS, CS, DS, ES, SS, FS, GS`

ğŸ‘‰ AX = AH + AL

### 32-bit Registers (80386+)

`EAX, EBX, ECX, EDX, ESI, EDI, ESP, EBP, EIP, EFLAGS, FS, GS`

ğŸ‘‰ Example: `ADD ECX, EBX`

### 64-bit Registers (Pentium 4/Core2+)

`RAX, RBX, RCX, RDX, RSP, RBP, RSI, RDI, R8â€“R15`

ğŸ‘‰ Example: `ADD RCX, RBX`

ğŸ“Œ Rule:

* R8â€“R15 â†’ Byte, Word, Dword, Qword à¦¹à¦¿à¦¸à§‡à¦¬à§‡ à¦¬à§à¦¯à¦¬à¦¹à¦¾à¦°à¦¯à§‹à¦—à§à¦¯
* High-byte registers (AH, BHâ€¦) R8â€“R15 à¦à¦° à¦¸à¦¾à¦¥à§‡ à¦à¦•à¦¸à¦¾à¦¥à§‡ à¦¬à§à¦¯à¦¬à¦¹à¦¾à¦° à¦¹à§Ÿ à¦¨à¦¾

---

### Multipurpose Registers

* **RAX** â†’ Accumulator (arithmetic, multiply/divide)
* **RBX** â†’ Base/index
* **RCX** â†’ Counter (loop, shift, REP)
* **RDX** â†’ Mul/div operations
* **RBP** â†’ Base pointer (stack)
* **RSI, RDI** â†’ String operations
* **R8â€“R15** â†’ Extra general-purpose (64-bit mode)

### Special-Purpose Registers

1. **RIP (Instruction Pointer)**

   * Real Mode â†’ IP (16-bit)
   * Protected â†’ EIP (32-bit)
   * 64-bit â†’ RIP (40-bit)

2. **RSP (Stack Pointer)**

   * SP (16-bit), ESP (32-bit), RSP (64-bit)

3. **RFLAGS**

   * 16-bit FLAGS â†’ 32-bit EFLAGS â†’ 64-bit RFLAGS

---

### Flag Register (Important Bits)

* C â†’ Carry
* P â†’ Parity
* A â†’ Auxiliary carry
* Z â†’ Zero
* S â†’ Sign
* T â†’ Trap (debug)
* I â†’ Interrupt enable
* D â†’ Direction (string ops)
* O â†’ Overflow
* IOPL â†’ I/O privilege
* NT, RF, VM, AC, VIF, VIP, ID â†’ Special control/debug flags

---

### Segment Registers

* **CS** â†’ Code
* **DS** â†’ Data
* **ES** â†’ Extra
* **SS** â†’ Stack
* **FS, GS** â†’ Extra (Windows internal)

ğŸ“Œ Mode differences:

* Real Mode â†’ 64KB segment
* Protected Mode â†’ Up to 4GB
* 64-bit Flat â†’ Segmentation à¦ªà§à¦°à¦¾à§Ÿ à¦¬à§à¦¯à¦¬à¦¹à¦¾à¦° à¦¹à§Ÿ à¦¨à¦¾ (à¦¶à§à¦§à§ CS)

---

## ğŸ”¹ Real Mode Memory Addressing

* **Available in 8086, 8088, and all CPUs at reset**
* Max memory = **1MB (00000Hâ€“FFFFFH)**
* Used in **DOS**, not in Windows
* Address = **Segment Ã— 10H + Offset**

ğŸ“Œ Example:

* CS = `1000H`, IP = `2000H`
* Address = `10000H + 2000H = 12000H`

### Key Points

* Segment = 64KB long
* Always starts at **16-byte boundary**
* High memory (A20 line) â†’ 1MB à¦à¦° à¦ªà¦° à¦¸à¦¾à¦®à¦¾à¦¨à§à¦¯ extension
* Default segment usage:

  * CS:IP â†’ Code
  * SS:SP â†’ Stack
  * DS:BX/SI/DI â†’ Data
  * ES:DI â†’ String destination

ğŸ‘‰ Advantage â†’ **Relocatable programs** (only change segment base)

---

## ğŸ”¹ Protected Mode Memory Addressing

* Introduced with **80286**
* Access extended memory > 1MB
* Address = **Selector (segment register) + Offset**
* Selector â†’ Descriptor â†’ {Base, Limit, Access Rights}
![The contents of a segment register during protected mode operation of the
80286 through Core2 microprocessors](Selector.png)

### Descriptor Tables
![The 80286 through Core2 64-bit descriptors.](Descriptors.png)

* **GDT** (Global) â†’ system segments
* **LDT** (Local) â†’ application segments
* Max = 8192 + 8192 = 16,384 descriptors
* Each descriptor = 8 bytes â†’ up to **64TB memory**

### Offset

* 16-bit (80286) â†’ 64KB
* 32-bit (80386+) â†’ 4GB

### Access Rights
![The access rights byte for the 80286 through Core2 descriptor.](Access-Right-byte.png)

* Data/code type
* Growth direction
* Write/read protection
* Privilege level (Ring 0â€“3)

### Privilege Levels (Rings)

* 0 â†’ Kernel
* 3 â†’ Applications  
  ğŸ‘‰ Windows uses ring 0 + ring 3

### Program-Invisible Registers

* **GDTR** â†’ Global Descriptor Table Register
* **IDTR** â†’ Interrupt Descriptor Table Register
* **LDTR** â†’ Local Descriptor Table Register
* **TR** â†’ Task Register

---

## ğŸ”¹ Paging

* **80386+ feature**
* Maps **Linear Address â†’ Physical Address**
* Controlled by **CR0â€“CR4**

### Registers

* **CR0.PG** â†’ Enable/disable paging
* **CR3** â†’ Page Directory Base Address
* **CR4** â†’ Large page size (2MB/4MB)

### Linear Address Breakdown (32-bit)
![The format for the linear address (a) and a page directory or page table entry (b).](Linear-address.png)

* Directory (10 bits) â†’ Page Directory Entry
* Table (10 bits) â†’ Page Table Entry
* Offset (12 bits) â†’ Inside page

### Page Structures
![The paging mechanism in the 80386 through Core2 microprocessors.](Paging-Mechanism.png)


* Page Directory = 1024 entries (4KB)
* Page Table = 1024 entries (4KB)
* Each entry â†’ 4KB page

ğŸ‘‰ Covers 4GB total

### TLB (Translation Look-aside Buffer)

* Caches page translations
* Faster access, avoids repeated table lookups

### OS Usage

* DOS (EMM386.EXE) â†’ Upper Memory Blocks
* Windows â†’ 2GB linear space per app
* Pentium+ â†’ Page sizes = 4KB, 2MB, 4MB

---

## ğŸ”¹ Flat Mode Memory (64-bit)

![64-bit flat mode memory model.](Flat-Memory.png)

* Found in Pentium 4, Core2 (64-bit extensions)
* **Segmentation disabled**
* Memory range: `0000 0000 0000H` â€“ `FFFF FFFF FFFFH` (40-bit â†’ 1TB)
* **CS register** â†’ Only access rights + privilege
* **Offset = Physical Address**

### Modes

* **IA-32 Compatibility Mode (L=0)**

  * Address = 64-bit, but only 40-bit valid
  * RIP-relative addressing (Â±2GB displacement)
  * Some instructions use full 64-bit immediate address

* **Full 64-bit Mode (L=1)**

  * Address size = 32-bit or 64-bit (instruction dependent)

### Protection

* No segmentation protection
* But **Protection + Paging** still active

### Software Situation

* Most programs still run in **IA-32 compatibility**
* Future â†’ shift to **full 64-bit**

---

## âœ… Summary Table

| Mode           | Max Address Space         | Addressing        | Segment Size | Special Features                    |
| -------------- | ------------------------- | ----------------- | ------------ | ----------------------------------- |
| Real Mode      | 1MB (20-bit)              | Segment + Offset  | 64KB         | Backward compatibility, relocatable |
| Protected Mode | 64TB (32-bit+Descriptors) | Selector + Offset | 4GB          | GDT, LDT, Rings, Privilege          |
| Paging         | 4GB (32-bit)              | Linear â†’ Physical | 4KBâ€“4MB      | Virtual memory, TLB                 |
| Flat Mode      | 1TB+ (40-bit pins)        | Offset = Physical | N/A          | 64-bit extensions, RIP-relative     |

---

ğŸ‘‰ à¦à¦‡ à¦¨à§‹à¦Ÿà¦¸ à¦ªà§à¦°à§‹ Chapter 2 à¦•à¦­à¦¾à¦° à¦•à¦°à§‡: **Registers, Real Mode, Protected Mode, Paging, Flat Mode**à¥¤
