<html xmlns="http://www.w3.org/1999/xhtml">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>27th Asia and South Pacific Design Automation Conference (ASP-DAC 2022)</title>
    <link rel="stylesheet" href="../aspdac.css" type="text/css" />
</head>

<body>

    <div id="body">

        <div id="header">
            <div id="title">
                <h2>27th Asia and South Pacific Design Automation Conference</h2>
                <h2>ASP-DAC 2022<span lang="en-us"></span></h2>
                <p>
                    Date: <span lang="en-us">Jan</span>. <span lang="en-us">17</span>-<span lang="en-us">20</span>, 
					2022<br />
			<s>Place: Taipei International Convention Center, Taiwan</s><br>
			<strong>Virtual Conference</strong>
                    <br>
                    <br>
                    <a href="http://www.aspdac.com/aspdac/bylaws/" target="_blank">ASP-DAC Bylaws</a><br>
                </p>
            </div><!--title-->
        </div><!--header-->


        <div id="content">

            <div id="sidemenu">
                <div id="navcontainer">
                    <ul>
                        <li><a href="../index.html">Home</a></li>
                        <!--<li><a href="../transportation/index.html">Transportation</a></li>
                        <li><a href="../keynote/index.html">Keynotes</a></li>
                        <li><a href="../tutorial/index.html">Tutorials</a></li>-->
                        <li><a href="../registration/index.html">Registration</a></li>
                        <!--<li>
                            <a href="../program/index.html">Technical Program</a>
                        </li>
                        <li><a href="../hotel/index.html">Hotel Reservation</a></li>
                        <li><a href="../visa/index.html">Visa Information</a></li>
                        <li><a href="../sigda_srf/index.html">Student Research Forum</a></li>
                        <li><a href="../accepted/index.html">Accepted Papers</a></li>-->
                        <li><a href="../author/index.html">Author's Guide</a></li>
                        <!--<li><a href="../cft/index.html">Call for Tutorials</a></li>-->
                        <li><a href="../cfp/index.html">Call for Papers</a></li>
                        <li><a href="../cfd/index.html">Call for Designs</a></li>
                        <li><a href="../committee/index.html">Committees</a></li>
                        <li><a href="../history/index.html">ASP-DAC History</a></li>
                        <!--<li><a href="http://www.aspdac.com/awardarchive/" target="_blank">ASP-DAC Award History</a></li>-->
                        <li><a href="../assoc_conf/index.html">Sister Conferences</a></li>
                        <li><a href="../sponsor/index.html">Sponsors / Supporters</a></li>
                        <li><a href="../contact/index.html">Contacts</a></li>
                        <!--<li><a href="../policy/index.html">Policies</a></li>-->
                    </ul>
                </div> <!--navcontainer-->
                Sponsored by:
                <table align="right" border="0" cellpadding="0" cellspacing="10">
                    <tbody>
                        <tr>
                            <td>
                                <a href="http://www.sigda.org/" target="_blank"><img width="45" src="../images/sigda_logo.png" alt="ACM/SIGDA"></a>
                            </td>
                            <td>
                                <a href="http://ieee-cas.org/" target="_blank">
                                    <img width="45" src="../images/CAS_logo.jpg" alt="IEEE CAS"><br>
                                    <img width="45" src="../images/IEEE.jpg" alt="IEEE">
                                </a>
                            </td>
                        </tr>
                        <tr>
                            <th colspan="2">
                                <a href="http://ieee-ceda.org/" target="_blank"><img width="100" src="../images/ceda_m.gif" alt="CEDA"></a>
                            </th>
                        </tr>
                    </tbody>
                </table>

                <br clear="right">
                <!--Supported by:-->

            </div><!--sidemenu-->




            <div id="main">
                <h1>Call for Papers</h1>
                <p>
                    Download the <a href="./ASPDAC_2022_CFP-v3.pdf" target="_blank">Call for Papers</a> in PDF format (237KB).
                </p>
		<p>
			Paper submission link:<a color="#FF0000" href="https://tsys.jp/aspdac/cgi/submit_top.cgi" target="_blank"> here</a>
		</p>
				<h2>Aims of the Conference:</h2>
		<p align="justify">
		ASP-DAC 2022 is the 27th annual international conference on VLSI design automation in Asia and 
		South Pacific regions, one of the most active regions of design and fabrication of silicon chips in the world. 
		The conference aims at providing the Asian and South Pacific CAD/DA and Design community with opportunities of 
		presenting recent advances and with forums for future directions in technologies related to Electronic Design Automation (EDA). 
		The format of the meeting intends to cultivate and promote an instructive and productive interchange of ideas among EDA 
		researchers/developers and system/circuit/device designers. All scientists, engineers, and students who are interested in theoretical 
		and practical aspects of VLSI design and design automation are welcomed to ASP-DAC. <font color="#FF0000"><strong>In light of the 
		continued COVID-19 pandemic situation, the ASP-DAC 2022 will be held as a virtual conference.</strong></font>
		</p>


                <h2>Call for Papers ASP-DAC 2022</h2>

                <p>
                    <b>Areas of Interest:</b><br>
                    Original papers in, but not limited to, the following areas are invited.
                </p>

                <p>
                    <b>1.	System-Level Modeling and Design Methodology:</b><br>
                    1.1.	HW/SW co-design, co-simulation and co-verification<br>
                    1.2.	System-level design exploration, synthesis and optimization<br>
                    1.3.	System-level formal verification<br>
                    1.4.	System-level modeling, simulation and validation tools/methodology<br>
                    1.5. Networks-on-chip and NoC-based system design<br>
                </p>

                <p>
                    <b>2.	Embedded Systems and Cyberphysical Systems:</b><br>
                    2.1.	Many- and multi-core SoC architecture<br>
                    2.2.	IP/platform-based SoC design<br>
                    2.3.	Domain-specific architecture<br>
                    2.4.	Dependable architecture<br>
                    2.5.	Cyber physical system<br>
                    2.6.	Internet of things<br>
                </p>

                <p>
                    <b>3.	Embedded Systems Software:</b><br>
                    3.1.	Kernel, middleware and virtual machine<br>
                    3.2.	Compiler and toolchain<br>
                    3.3.	Real-time system<br>
                    3.4.	Resource allocation for heterogeneous computing platform<br>
                    3.5.	Storage software and application<br>
                    3.6.	Human-computer interface<br>
                </p>

                <p>
                    <b>4. Memory Architecture and Near/In Memory Computing:</b><br>
                    4.1. Storage system and memory architecture<br>
                    4.2. On-chip memory architectures and management: Scratchpads,
                    compiler, controlled memories, etc.<br>
                    4.3. Memory and storage hierarchies with emerging memory
                    technologies<br>
                    4.4. Near-memory and in-memory computing<br>
                    4.5. Memory architecture and management for emerging memory
                    technologies<br>
                </p>



                <p>
                    <b>5. AI/Machine Learning System Designs:</b><br>
                    5.1. Hardware and devices for deep neural networks<br>
                    5.2. Design method for learning on a chip<br>
                    5.3. Systems and design methods for deep neural computing<br>
                    5.4. Neural network acceleration co-design techniques<br>
                    5.5. Design techniques for AI of Things<br>
                </p>

                <p>
                    <b>6.	Photonic/RF/Analog-Mixed Signal Design:</b><br>
                    6.1.	Analog/mixed-signal/RF synthesis<br>
                    6.2.	Analog layout, verification, and simulation techniques<br>
                    6.3.	High-frequency electromagnetic simulation of circuit<br>
                    6.4.	Mixed-signal design consideration<br>
                    6.5. 	Communication and computing using photonics<br>
                </p>

                <p>
                    <b>7.	Approximate, Bio-Inspired and Neuromorphic Computing:</b><br>
                    7.1.	Circuit and system techniques for approximate and stochastic computing<br>
                    7.2.	Neuromorphic computing<br>
                    7.3.	CAD for approximate and stochastic systems<br>
                    7.4. 	CAD for bio-inspired and neuromorphic systems<br>
                </p>

                <p>
                    <b>8.	Logic/High-Level Synthesis and Optimization:</b><br>
                    8.1.	High-level synthesis tool and methodology<br>
                    8.2.	Combinational, sequential and asynchronous logic synthesis<br>
                    8.3.	Logic synthesis and physical design technique for FPGA<br>
                    8.4.	Technology mapping<br>
                </p>

                <p>
                    <b>9.	Physical Design:</b><br>
                    9.1.	Floorplanning, partitioning and placement<br>
                    9.2.	Interconnect planning and synthesis<br>
                    9.3.	Placement and routing optimization<br>
                    9.4.	Clock network synthesis<br>
                    9.5.	Post layout and post-silicon optimization<br>
                    9.6.	Package/PCB/3D-IC routing<br>
                </p>

                <p>
                    <b>10.	Design for Manufacturability and Reliability:</b><br>
                    10.1.	Reticle enhancement, lithography-related design and optimization<br>
                    10.2.	Resilience under manufacturing variation<br>
                    10.3.	Design for manufacturability, yield, and defect tolerance<br>
                    10.4.	Reliability, aging and soft error analysis<br>
                    10.5.	Design for reliability, aging, and robustness<br>
                    10.6. Machine learning for smart manufacturing and process control<br>
                </p>

                <p>
                    <b>11.	Design and Analysis for Timing and Low Power:</b><br>
                    11.1.	Power modeling, analysis and simulation<br>
                    11.2.	Low-power design and optimization at circuit and system levels<br>
                    11.3.	Thermal aware design and dynamic thermal management<br>
                    11.4.	Energy harvesting and battery management<br>
                    11.5.	Deterministic/statistical timing analysis and optimization<br>
                    11.6. Signal/power integrity, EM modeling and analysis<br>
                    11.7. Extraction, TSV and package modeling<br>
                </p>

                <p>
                    <b>12. Testing, Validation, Simulation, and Verification:</b><br>
                    12.1. ATPG, BIST and DFT<br>
                    12.2. System test and 3D IC test<br>
                    12.3. Online test and fault tolerance<br>
                    12.4. Memory test and repair<br>
                    12.5. RTL and gate-leveling modeling, simulation, and verification<br>
                    12.6. Circuit-level formal verification<br>
                    12.7. Device/circuit-level simulation tool and methodology<br>
                </p>

                <p>
                    <b>13. Hardware and Embedded Security:</b><br>
                    13.1. Hardware-based security<br>
                    13.2. Detection and prevention of hardware Trojans<br>
                    13.3. Side-channel attacks, fault attacks and countermeasures<br>
                    13.4. Design and CAD for security<br>
                    13.5. Cyberphysical system security<br>
                    13.6. Nanoelectronic security<br>
                    13.7. Supply chain security and anti-counterfeiting<br>
                </p>

                <p>
                    <b>14.Emerging Devices, Technologies and Applications:</b><br>
                    14.1. Quantum and Ising computing<br>
                    14.2. Nanotechnology, MEMS<br>
                    14.3. Biomedical, biochip, and biodata processing<br>
                    14.4. Edge, fog and cloud computing<br>
                    14.5. Energy-storage/smart-grid/smart-building design and optimization<br>
                    14.6. Automotive system design and optimization<br>
                    14.7. New transistor/device and process technology: spintronic, phase-change, single-electron etc.<br>
                </p>

                <p>
                    Please note that each paper shall be accompanied by at least one different conference registration at the speaker’s registration rate (e.g., two speaker registrations 
                    are needed for presenting two accepted papers). But any registered co-author can present the work at the conference. ACM and IEEE reserve the right to exclude a paper
                     from distribution after the conference (e.g., removal from ACM Digital Library and IEEE Xplore) if the paper is not presented at the conference by the author of the 
                     paper. ASP-DAC does not allow double and/or parallel submissions of similar work to any other conferences, symposia, and journals.                </p>

                <p>
                        Submission of Papers:
				<ul>
				<li>Paper submission link:<a href="https://tsys.jp/aspdac/cgi/submit_top.cgi" target="_blank"> here</a></il>
			    	<li>Deadline for submission:</li>
			    		<ul>
					<li>Deadline for paper submission: 5 PM AOE (Anywhere on earth) July 21 (Wed), 2021</li>
						<ul>
							<li>Manuscript PDF, even if it is a tentative version at this moment, is necessary.</li>
							<li>After 5PM AOE July 21, new submissions will not be accepted.</li>
						</ul>
					<li>Deadline for PDF update: 5 PM AOE (Anywhere on earth) July 28 (Wed), 2021</li>
					</ul>
				<li>Notification of acceptance:  Sep. 11 (Sat), 2021</li>
				<li>Deadline for final version: 5 PM AOE (Anywhere on earth) Nov. 5 (Fri), 2021</li>
				</ul>
		</p>


                <p>
                    For detailed instructions for submission and specification of the paper format, please refer to <a href="../author/index.html">Author's Guide</a>.<br>
                </p>
		<p>
			Panels, Special Sessions, and Tutorials: Suggestions and proposals are welcome and have to be addressed to the Conference Secretariat (aspdac2022@aspdac.com) no later than July 28 (Wed), 2021.
		</p>
		<p>
			Contact:  
			<!--<ul>Conference Secretariat: aspdac2022@aspdac.com </ul>-->
			<ul>TPC Secretariat: aspdac2022.tpc@gmail.com </ul>
		<p>

                <h6>Last Updated on: 15:25, July 29, 2021</h6>

            </div><!--main-->
            <div class="clear">&nbsp;</div>
        </div><!--content-->

        <div id="footer">
            Conference Secretariat  <br />
            E-mail:  aspdac2022 [at] aspdac.com
        </div><!--footer-->

    </div><!--body-->
</body>
</html>
