#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000184c5f02620 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000184c5fb1a60_0 .net "PC", 31 0, v00000184c5faa230_0;  1 drivers
v00000184c5fb2960_0 .var "clk", 0 0;
v00000184c5fb19c0_0 .net "clkout", 0 0, L_00000184c5fb2d90;  1 drivers
v00000184c5fb1ba0_0 .net "cycles_consumed", 31 0, v00000184c5fb0f20_0;  1 drivers
v00000184c5fb1ec0_0 .var "rst", 0 0;
S_00000184c5ea4520 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000184c5f02620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000184c5f1f6e0 .param/l "RType" 0 4 2, C4<000000>;
P_00000184c5f1f718 .param/l "add" 0 4 5, C4<100000>;
P_00000184c5f1f750 .param/l "addi" 0 4 8, C4<001000>;
P_00000184c5f1f788 .param/l "addu" 0 4 5, C4<100001>;
P_00000184c5f1f7c0 .param/l "and_" 0 4 5, C4<100100>;
P_00000184c5f1f7f8 .param/l "andi" 0 4 8, C4<001100>;
P_00000184c5f1f830 .param/l "beq" 0 4 10, C4<000100>;
P_00000184c5f1f868 .param/l "bne" 0 4 10, C4<000101>;
P_00000184c5f1f8a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000184c5f1f8d8 .param/l "j" 0 4 12, C4<000010>;
P_00000184c5f1f910 .param/l "jal" 0 4 12, C4<000011>;
P_00000184c5f1f948 .param/l "jr" 0 4 6, C4<001000>;
P_00000184c5f1f980 .param/l "lw" 0 4 8, C4<100011>;
P_00000184c5f1f9b8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000184c5f1f9f0 .param/l "or_" 0 4 5, C4<100101>;
P_00000184c5f1fa28 .param/l "ori" 0 4 8, C4<001101>;
P_00000184c5f1fa60 .param/l "sgt" 0 4 6, C4<101011>;
P_00000184c5f1fa98 .param/l "sll" 0 4 6, C4<000000>;
P_00000184c5f1fad0 .param/l "slt" 0 4 5, C4<101010>;
P_00000184c5f1fb08 .param/l "slti" 0 4 8, C4<101010>;
P_00000184c5f1fb40 .param/l "srl" 0 4 6, C4<000010>;
P_00000184c5f1fb78 .param/l "sub" 0 4 5, C4<100010>;
P_00000184c5f1fbb0 .param/l "subu" 0 4 5, C4<100011>;
P_00000184c5f1fbe8 .param/l "sw" 0 4 8, C4<101011>;
P_00000184c5f1fc20 .param/l "xor_" 0 4 5, C4<100110>;
P_00000184c5f1fc58 .param/l "xori" 0 4 8, C4<001110>;
L_00000184c5fb2cb0 .functor NOT 1, v00000184c5fb1ec0_0, C4<0>, C4<0>, C4<0>;
L_00000184c5fb2fc0 .functor NOT 1, v00000184c5fb1ec0_0, C4<0>, C4<0>, C4<0>;
L_00000184c5fb30a0 .functor NOT 1, v00000184c5fb1ec0_0, C4<0>, C4<0>, C4<0>;
L_00000184c5fb3260 .functor NOT 1, v00000184c5fb1ec0_0, C4<0>, C4<0>, C4<0>;
L_00000184c5fb3490 .functor NOT 1, v00000184c5fb1ec0_0, C4<0>, C4<0>, C4<0>;
L_00000184c5fb3030 .functor NOT 1, v00000184c5fb1ec0_0, C4<0>, C4<0>, C4<0>;
L_00000184c5fb3570 .functor NOT 1, v00000184c5fb1ec0_0, C4<0>, C4<0>, C4<0>;
L_00000184c5fb3ab0 .functor NOT 1, v00000184c5fb1ec0_0, C4<0>, C4<0>, C4<0>;
L_00000184c5fb2d90 .functor OR 1, v00000184c5fb2960_0, v00000184c5f09930_0, C4<0>, C4<0>;
L_00000184c5fb3110 .functor OR 1, L_00000184c5ffd3f0, L_00000184c5ffd210, C4<0>, C4<0>;
L_00000184c5fb3180 .functor AND 1, L_00000184c5ffd8f0, L_00000184c5ffc1d0, C4<1>, C4<1>;
L_00000184c5fb37a0 .functor NOT 1, v00000184c5fb1ec0_0, C4<0>, C4<0>, C4<0>;
L_00000184c5fb35e0 .functor OR 1, L_00000184c5ffc270, L_00000184c5ffc310, C4<0>, C4<0>;
L_00000184c5fb2f50 .functor OR 1, L_00000184c5fb35e0, L_00000184c5ffca90, C4<0>, C4<0>;
L_00000184c5fb3650 .functor OR 1, L_00000184c5ffcf90, L_00000184c600e1f0, C4<0>, C4<0>;
L_00000184c5fb2e70 .functor AND 1, L_00000184c5ffcef0, L_00000184c5fb3650, C4<1>, C4<1>;
L_00000184c5fb3340 .functor OR 1, L_00000184c600fa50, L_00000184c600e010, C4<0>, C4<0>;
L_00000184c5fb31f0 .functor AND 1, L_00000184c600f370, L_00000184c5fb3340, C4<1>, C4<1>;
L_00000184c5fb3b90 .functor NOT 1, L_00000184c5fb2d90, C4<0>, C4<0>, C4<0>;
v00000184c5fa93d0_0 .net "ALUOp", 3 0, v00000184c5f0ab50_0;  1 drivers
v00000184c5fa98d0_0 .net "ALUResult", 31 0, v00000184c5fa8c50_0;  1 drivers
v00000184c5fa9970_0 .net "ALUSrc", 0 0, v00000184c5f097f0_0;  1 drivers
v00000184c5f3c5a0_0 .net "ALUin2", 31 0, L_00000184c600dcf0;  1 drivers
v00000184c5f3c640_0 .net "MemReadEn", 0 0, v00000184c5f0ae70_0;  1 drivers
v00000184c5f3c0a0_0 .net "MemWriteEn", 0 0, v00000184c5f0b2d0_0;  1 drivers
v00000184c5f3bec0_0 .net "MemtoReg", 0 0, v00000184c5f09cf0_0;  1 drivers
v00000184c5f3d540_0 .net "PC", 31 0, v00000184c5faa230_0;  alias, 1 drivers
v00000184c5f3c460_0 .net "PCPlus1", 31 0, L_00000184c5ffd7b0;  1 drivers
v00000184c5f3d4a0_0 .net "PCsrc", 0 0, v00000184c5fa90b0_0;  1 drivers
v00000184c5f3d7c0_0 .net "RegDst", 0 0, v00000184c5f09750_0;  1 drivers
v00000184c5f3d5e0_0 .net "RegWriteEn", 0 0, v00000184c5f09890_0;  1 drivers
v00000184c5f3c280_0 .net "WriteRegister", 4 0, L_00000184c5ffc950;  1 drivers
v00000184c5f3d220_0 .net *"_ivl_0", 0 0, L_00000184c5fb2cb0;  1 drivers
L_00000184c5fb3cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000184c5f3d180_0 .net/2u *"_ivl_10", 4 0, L_00000184c5fb3cc0;  1 drivers
L_00000184c5fb40b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184c5f3c500_0 .net *"_ivl_101", 15 0, L_00000184c5fb40b0;  1 drivers
v00000184c5f3c1e0_0 .net *"_ivl_102", 31 0, L_00000184c5ffc130;  1 drivers
L_00000184c5fb40f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184c5f3ca00_0 .net *"_ivl_105", 25 0, L_00000184c5fb40f8;  1 drivers
L_00000184c5fb4140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184c5f3c320_0 .net/2u *"_ivl_106", 31 0, L_00000184c5fb4140;  1 drivers
v00000184c5f3cbe0_0 .net *"_ivl_108", 0 0, L_00000184c5ffd8f0;  1 drivers
L_00000184c5fb4188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000184c5f3dc20_0 .net/2u *"_ivl_110", 5 0, L_00000184c5fb4188;  1 drivers
v00000184c5f3c6e0_0 .net *"_ivl_112", 0 0, L_00000184c5ffc1d0;  1 drivers
v00000184c5f3d2c0_0 .net *"_ivl_115", 0 0, L_00000184c5fb3180;  1 drivers
v00000184c5f3bf60_0 .net *"_ivl_116", 47 0, L_00000184c5ffc4f0;  1 drivers
L_00000184c5fb41d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184c5f3c000_0 .net *"_ivl_119", 15 0, L_00000184c5fb41d0;  1 drivers
L_00000184c5fb3d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000184c5f3da40_0 .net/2u *"_ivl_12", 5 0, L_00000184c5fb3d08;  1 drivers
v00000184c5f3c140_0 .net *"_ivl_120", 47 0, L_00000184c5ffd990;  1 drivers
L_00000184c5fb4218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184c5f3dae0_0 .net *"_ivl_123", 15 0, L_00000184c5fb4218;  1 drivers
v00000184c5f3cb40_0 .net *"_ivl_125", 0 0, L_00000184c5ffd490;  1 drivers
v00000184c5f3c3c0_0 .net *"_ivl_126", 31 0, L_00000184c5ffd030;  1 drivers
v00000184c5f3d680_0 .net *"_ivl_128", 47 0, L_00000184c5ffda30;  1 drivers
v00000184c5f3d900_0 .net *"_ivl_130", 47 0, L_00000184c5ffd350;  1 drivers
v00000184c5f3ce60_0 .net *"_ivl_132", 47 0, L_00000184c5ffc6d0;  1 drivers
v00000184c5f3cdc0_0 .net *"_ivl_134", 47 0, L_00000184c5ffd530;  1 drivers
v00000184c5f3c780_0 .net *"_ivl_14", 0 0, L_00000184c5fb20a0;  1 drivers
v00000184c5f3db80_0 .net *"_ivl_140", 0 0, L_00000184c5fb37a0;  1 drivers
L_00000184c5fb42a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184c5f3d720_0 .net/2u *"_ivl_142", 31 0, L_00000184c5fb42a8;  1 drivers
L_00000184c5fb4380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000184c5f3bd80_0 .net/2u *"_ivl_146", 5 0, L_00000184c5fb4380;  1 drivers
v00000184c5f3cc80_0 .net *"_ivl_148", 0 0, L_00000184c5ffc270;  1 drivers
L_00000184c5fb43c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000184c5f3be20_0 .net/2u *"_ivl_150", 5 0, L_00000184c5fb43c8;  1 drivers
v00000184c5f3d860_0 .net *"_ivl_152", 0 0, L_00000184c5ffc310;  1 drivers
v00000184c5f3caa0_0 .net *"_ivl_155", 0 0, L_00000184c5fb35e0;  1 drivers
L_00000184c5fb4410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000184c5f3c820_0 .net/2u *"_ivl_156", 5 0, L_00000184c5fb4410;  1 drivers
v00000184c5f3cd20_0 .net *"_ivl_158", 0 0, L_00000184c5ffca90;  1 drivers
L_00000184c5fb3d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000184c5f3d9a0_0 .net/2u *"_ivl_16", 4 0, L_00000184c5fb3d50;  1 drivers
v00000184c5f3d040_0 .net *"_ivl_161", 0 0, L_00000184c5fb2f50;  1 drivers
L_00000184c5fb4458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184c5f3c8c0_0 .net/2u *"_ivl_162", 15 0, L_00000184c5fb4458;  1 drivers
v00000184c5f3c960_0 .net *"_ivl_164", 31 0, L_00000184c5ffcb30;  1 drivers
v00000184c5f3cf00_0 .net *"_ivl_167", 0 0, L_00000184c5ffcd10;  1 drivers
v00000184c5f3d360_0 .net *"_ivl_168", 15 0, L_00000184c5ffcbd0;  1 drivers
v00000184c5f3cfa0_0 .net *"_ivl_170", 31 0, L_00000184c5ffcc70;  1 drivers
v00000184c5f3d0e0_0 .net *"_ivl_174", 31 0, L_00000184c5ffce50;  1 drivers
L_00000184c5fb44a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184c5f3d400_0 .net *"_ivl_177", 25 0, L_00000184c5fb44a0;  1 drivers
L_00000184c5fb44e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184c5fafd70_0 .net/2u *"_ivl_178", 31 0, L_00000184c5fb44e8;  1 drivers
v00000184c5faf2d0_0 .net *"_ivl_180", 0 0, L_00000184c5ffcef0;  1 drivers
L_00000184c5fb4530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000184c5faf190_0 .net/2u *"_ivl_182", 5 0, L_00000184c5fb4530;  1 drivers
v00000184c5fafc30_0 .net *"_ivl_184", 0 0, L_00000184c5ffcf90;  1 drivers
L_00000184c5fb4578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000184c5fb0130_0 .net/2u *"_ivl_186", 5 0, L_00000184c5fb4578;  1 drivers
v00000184c5fb01d0_0 .net *"_ivl_188", 0 0, L_00000184c600e1f0;  1 drivers
v00000184c5faf7d0_0 .net *"_ivl_19", 4 0, L_00000184c5fb2140;  1 drivers
v00000184c5fafe10_0 .net *"_ivl_191", 0 0, L_00000184c5fb3650;  1 drivers
v00000184c5fb06d0_0 .net *"_ivl_193", 0 0, L_00000184c5fb2e70;  1 drivers
L_00000184c5fb45c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000184c5faf870_0 .net/2u *"_ivl_194", 5 0, L_00000184c5fb45c0;  1 drivers
v00000184c5fb0450_0 .net *"_ivl_196", 0 0, L_00000184c600e3d0;  1 drivers
L_00000184c5fb4608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000184c5fb0270_0 .net/2u *"_ivl_198", 31 0, L_00000184c5fb4608;  1 drivers
L_00000184c5fb3c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000184c5fb0590_0 .net/2u *"_ivl_2", 5 0, L_00000184c5fb3c78;  1 drivers
v00000184c5faf370_0 .net *"_ivl_20", 4 0, L_00000184c5fb21e0;  1 drivers
v00000184c5fb0310_0 .net *"_ivl_200", 31 0, L_00000184c600f4b0;  1 drivers
v00000184c5fb03b0_0 .net *"_ivl_204", 31 0, L_00000184c600e150;  1 drivers
L_00000184c5fb4650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184c5fb0630_0 .net *"_ivl_207", 25 0, L_00000184c5fb4650;  1 drivers
L_00000184c5fb4698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184c5faf230_0 .net/2u *"_ivl_208", 31 0, L_00000184c5fb4698;  1 drivers
v00000184c5faf4b0_0 .net *"_ivl_210", 0 0, L_00000184c600f370;  1 drivers
L_00000184c5fb46e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000184c5faee70_0 .net/2u *"_ivl_212", 5 0, L_00000184c5fb46e0;  1 drivers
v00000184c5faedd0_0 .net *"_ivl_214", 0 0, L_00000184c600fa50;  1 drivers
L_00000184c5fb4728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000184c5fb04f0_0 .net/2u *"_ivl_216", 5 0, L_00000184c5fb4728;  1 drivers
v00000184c5faf410_0 .net *"_ivl_218", 0 0, L_00000184c600e010;  1 drivers
v00000184c5faed30_0 .net *"_ivl_221", 0 0, L_00000184c5fb3340;  1 drivers
v00000184c5fb0770_0 .net *"_ivl_223", 0 0, L_00000184c5fb31f0;  1 drivers
L_00000184c5fb4770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000184c5fb0810_0 .net/2u *"_ivl_224", 5 0, L_00000184c5fb4770;  1 drivers
v00000184c5faef10_0 .net *"_ivl_226", 0 0, L_00000184c600f690;  1 drivers
v00000184c5faf5f0_0 .net *"_ivl_228", 31 0, L_00000184c600f910;  1 drivers
v00000184c5fb0090_0 .net *"_ivl_24", 0 0, L_00000184c5fb30a0;  1 drivers
L_00000184c5fb3d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000184c5faf910_0 .net/2u *"_ivl_26", 4 0, L_00000184c5fb3d98;  1 drivers
v00000184c5fb08b0_0 .net *"_ivl_29", 4 0, L_00000184c5fb2460;  1 drivers
v00000184c5faf9b0_0 .net *"_ivl_32", 0 0, L_00000184c5fb3260;  1 drivers
L_00000184c5fb3de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000184c5fafa50_0 .net/2u *"_ivl_34", 4 0, L_00000184c5fb3de0;  1 drivers
v00000184c5faf0f0_0 .net *"_ivl_37", 4 0, L_00000184c5fb2a00;  1 drivers
v00000184c5fafaf0_0 .net *"_ivl_40", 0 0, L_00000184c5fb3490;  1 drivers
L_00000184c5fb3e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184c5fafeb0_0 .net/2u *"_ivl_42", 15 0, L_00000184c5fb3e28;  1 drivers
v00000184c5fafb90_0 .net *"_ivl_45", 15 0, L_00000184c5ffd0d0;  1 drivers
v00000184c5faefb0_0 .net *"_ivl_48", 0 0, L_00000184c5fb3030;  1 drivers
v00000184c5faf050_0 .net *"_ivl_5", 5 0, L_00000184c5fb1f60;  1 drivers
L_00000184c5fb3e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184c5fb0950_0 .net/2u *"_ivl_50", 36 0, L_00000184c5fb3e70;  1 drivers
L_00000184c5fb3eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184c5faf550_0 .net/2u *"_ivl_52", 31 0, L_00000184c5fb3eb8;  1 drivers
v00000184c5fb09f0_0 .net *"_ivl_55", 4 0, L_00000184c5ffc590;  1 drivers
v00000184c5fafcd0_0 .net *"_ivl_56", 36 0, L_00000184c5ffd850;  1 drivers
v00000184c5faf690_0 .net *"_ivl_58", 36 0, L_00000184c5ffd670;  1 drivers
v00000184c5fb0a90_0 .net *"_ivl_62", 0 0, L_00000184c5fb3570;  1 drivers
L_00000184c5fb3f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000184c5fb0b30_0 .net/2u *"_ivl_64", 5 0, L_00000184c5fb3f00;  1 drivers
v00000184c5faff50_0 .net *"_ivl_67", 5 0, L_00000184c5ffd710;  1 drivers
v00000184c5fafff0_0 .net *"_ivl_70", 0 0, L_00000184c5fb3ab0;  1 drivers
L_00000184c5fb3f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184c5faf730_0 .net/2u *"_ivl_72", 57 0, L_00000184c5fb3f48;  1 drivers
L_00000184c5fb3f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184c5faec90_0 .net/2u *"_ivl_74", 31 0, L_00000184c5fb3f90;  1 drivers
v00000184c5fb0e80_0 .net *"_ivl_77", 25 0, L_00000184c5ffd170;  1 drivers
v00000184c5fb1740_0 .net *"_ivl_78", 57 0, L_00000184c5ffc630;  1 drivers
v00000184c5fb2320_0 .net *"_ivl_8", 0 0, L_00000184c5fb2fc0;  1 drivers
v00000184c5fb1c40_0 .net *"_ivl_80", 57 0, L_00000184c5ffbff0;  1 drivers
L_00000184c5fb3fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000184c5fb0de0_0 .net/2u *"_ivl_84", 31 0, L_00000184c5fb3fd8;  1 drivers
L_00000184c5fb4020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000184c5fb1560_0 .net/2u *"_ivl_88", 5 0, L_00000184c5fb4020;  1 drivers
v00000184c5fb1ce0_0 .net *"_ivl_90", 0 0, L_00000184c5ffd3f0;  1 drivers
L_00000184c5fb4068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000184c5fb1380_0 .net/2u *"_ivl_92", 5 0, L_00000184c5fb4068;  1 drivers
v00000184c5fb2280_0 .net *"_ivl_94", 0 0, L_00000184c5ffd210;  1 drivers
v00000184c5fb1420_0 .net *"_ivl_97", 0 0, L_00000184c5fb3110;  1 drivers
v00000184c5fb0fc0_0 .net *"_ivl_98", 47 0, L_00000184c5ffbcd0;  1 drivers
v00000184c5fb1880_0 .net "adderResult", 31 0, L_00000184c5ffdad0;  1 drivers
v00000184c5fb14c0_0 .net "address", 31 0, L_00000184c5ffd5d0;  1 drivers
v00000184c5fb1920_0 .net "clk", 0 0, L_00000184c5fb2d90;  alias, 1 drivers
v00000184c5fb0f20_0 .var "cycles_consumed", 31 0;
v00000184c5fb1d80_0 .net "extImm", 31 0, L_00000184c5ffcdb0;  1 drivers
v00000184c5fb25a0_0 .net "funct", 5 0, L_00000184c5ffd2b0;  1 drivers
v00000184c5fb2aa0_0 .net "hlt", 0 0, v00000184c5f09930_0;  1 drivers
v00000184c5fb1e20_0 .net "imm", 15 0, L_00000184c5ffc8b0;  1 drivers
v00000184c5fb2780_0 .net "immediate", 31 0, L_00000184c600f7d0;  1 drivers
v00000184c5fb1060_0 .net "input_clk", 0 0, v00000184c5fb2960_0;  1 drivers
v00000184c5fb1600_0 .net "instruction", 31 0, L_00000184c5ffc810;  1 drivers
v00000184c5fb23c0_0 .net "memoryReadData", 31 0, v00000184c5fa8f70_0;  1 drivers
v00000184c5fb0ca0_0 .net "nextPC", 31 0, L_00000184c5ffc770;  1 drivers
v00000184c5fb2500_0 .net "opcode", 5 0, L_00000184c5fb2000;  1 drivers
v00000184c5fb1100_0 .net "rd", 4 0, L_00000184c5fb28c0;  1 drivers
v00000184c5fb2820_0 .net "readData1", 31 0, L_00000184c5fb33b0;  1 drivers
v00000184c5fb16a0_0 .net "readData1_w", 31 0, L_00000184c600e510;  1 drivers
v00000184c5fb2b40_0 .net "readData2", 31 0, L_00000184c5fb32d0;  1 drivers
v00000184c5fb11a0_0 .net "rs", 4 0, L_00000184c5fb26e0;  1 drivers
v00000184c5fb1240_0 .net "rst", 0 0, v00000184c5fb1ec0_0;  1 drivers
v00000184c5fb12e0_0 .net "rt", 4 0, L_00000184c5ffc450;  1 drivers
v00000184c5fb2640_0 .net "shamt", 31 0, L_00000184c5ffc3b0;  1 drivers
v00000184c5fb17e0_0 .net "wire_instruction", 31 0, L_00000184c5fb2d20;  1 drivers
v00000184c5fb1b00_0 .net "writeData", 31 0, L_00000184c600e470;  1 drivers
v00000184c5fb0d40_0 .net "zero", 0 0, L_00000184c600e8d0;  1 drivers
L_00000184c5fb1f60 .part L_00000184c5ffc810, 26, 6;
L_00000184c5fb2000 .functor MUXZ 6, L_00000184c5fb1f60, L_00000184c5fb3c78, L_00000184c5fb2cb0, C4<>;
L_00000184c5fb20a0 .cmp/eq 6, L_00000184c5fb2000, L_00000184c5fb3d08;
L_00000184c5fb2140 .part L_00000184c5ffc810, 11, 5;
L_00000184c5fb21e0 .functor MUXZ 5, L_00000184c5fb2140, L_00000184c5fb3d50, L_00000184c5fb20a0, C4<>;
L_00000184c5fb28c0 .functor MUXZ 5, L_00000184c5fb21e0, L_00000184c5fb3cc0, L_00000184c5fb2fc0, C4<>;
L_00000184c5fb2460 .part L_00000184c5ffc810, 21, 5;
L_00000184c5fb26e0 .functor MUXZ 5, L_00000184c5fb2460, L_00000184c5fb3d98, L_00000184c5fb30a0, C4<>;
L_00000184c5fb2a00 .part L_00000184c5ffc810, 16, 5;
L_00000184c5ffc450 .functor MUXZ 5, L_00000184c5fb2a00, L_00000184c5fb3de0, L_00000184c5fb3260, C4<>;
L_00000184c5ffd0d0 .part L_00000184c5ffc810, 0, 16;
L_00000184c5ffc8b0 .functor MUXZ 16, L_00000184c5ffd0d0, L_00000184c5fb3e28, L_00000184c5fb3490, C4<>;
L_00000184c5ffc590 .part L_00000184c5ffc810, 6, 5;
L_00000184c5ffd850 .concat [ 5 32 0 0], L_00000184c5ffc590, L_00000184c5fb3eb8;
L_00000184c5ffd670 .functor MUXZ 37, L_00000184c5ffd850, L_00000184c5fb3e70, L_00000184c5fb3030, C4<>;
L_00000184c5ffc3b0 .part L_00000184c5ffd670, 0, 32;
L_00000184c5ffd710 .part L_00000184c5ffc810, 0, 6;
L_00000184c5ffd2b0 .functor MUXZ 6, L_00000184c5ffd710, L_00000184c5fb3f00, L_00000184c5fb3570, C4<>;
L_00000184c5ffd170 .part L_00000184c5ffc810, 0, 26;
L_00000184c5ffc630 .concat [ 26 32 0 0], L_00000184c5ffd170, L_00000184c5fb3f90;
L_00000184c5ffbff0 .functor MUXZ 58, L_00000184c5ffc630, L_00000184c5fb3f48, L_00000184c5fb3ab0, C4<>;
L_00000184c5ffd5d0 .part L_00000184c5ffbff0, 0, 32;
L_00000184c5ffd7b0 .arith/sum 32, v00000184c5faa230_0, L_00000184c5fb3fd8;
L_00000184c5ffd3f0 .cmp/eq 6, L_00000184c5fb2000, L_00000184c5fb4020;
L_00000184c5ffd210 .cmp/eq 6, L_00000184c5fb2000, L_00000184c5fb4068;
L_00000184c5ffbcd0 .concat [ 32 16 0 0], L_00000184c5ffd5d0, L_00000184c5fb40b0;
L_00000184c5ffc130 .concat [ 6 26 0 0], L_00000184c5fb2000, L_00000184c5fb40f8;
L_00000184c5ffd8f0 .cmp/eq 32, L_00000184c5ffc130, L_00000184c5fb4140;
L_00000184c5ffc1d0 .cmp/eq 6, L_00000184c5ffd2b0, L_00000184c5fb4188;
L_00000184c5ffc4f0 .concat [ 32 16 0 0], L_00000184c5fb33b0, L_00000184c5fb41d0;
L_00000184c5ffd990 .concat [ 32 16 0 0], v00000184c5faa230_0, L_00000184c5fb4218;
L_00000184c5ffd490 .part L_00000184c5ffc8b0, 15, 1;
LS_00000184c5ffd030_0_0 .concat [ 1 1 1 1], L_00000184c5ffd490, L_00000184c5ffd490, L_00000184c5ffd490, L_00000184c5ffd490;
LS_00000184c5ffd030_0_4 .concat [ 1 1 1 1], L_00000184c5ffd490, L_00000184c5ffd490, L_00000184c5ffd490, L_00000184c5ffd490;
LS_00000184c5ffd030_0_8 .concat [ 1 1 1 1], L_00000184c5ffd490, L_00000184c5ffd490, L_00000184c5ffd490, L_00000184c5ffd490;
LS_00000184c5ffd030_0_12 .concat [ 1 1 1 1], L_00000184c5ffd490, L_00000184c5ffd490, L_00000184c5ffd490, L_00000184c5ffd490;
LS_00000184c5ffd030_0_16 .concat [ 1 1 1 1], L_00000184c5ffd490, L_00000184c5ffd490, L_00000184c5ffd490, L_00000184c5ffd490;
LS_00000184c5ffd030_0_20 .concat [ 1 1 1 1], L_00000184c5ffd490, L_00000184c5ffd490, L_00000184c5ffd490, L_00000184c5ffd490;
LS_00000184c5ffd030_0_24 .concat [ 1 1 1 1], L_00000184c5ffd490, L_00000184c5ffd490, L_00000184c5ffd490, L_00000184c5ffd490;
LS_00000184c5ffd030_0_28 .concat [ 1 1 1 1], L_00000184c5ffd490, L_00000184c5ffd490, L_00000184c5ffd490, L_00000184c5ffd490;
LS_00000184c5ffd030_1_0 .concat [ 4 4 4 4], LS_00000184c5ffd030_0_0, LS_00000184c5ffd030_0_4, LS_00000184c5ffd030_0_8, LS_00000184c5ffd030_0_12;
LS_00000184c5ffd030_1_4 .concat [ 4 4 4 4], LS_00000184c5ffd030_0_16, LS_00000184c5ffd030_0_20, LS_00000184c5ffd030_0_24, LS_00000184c5ffd030_0_28;
L_00000184c5ffd030 .concat [ 16 16 0 0], LS_00000184c5ffd030_1_0, LS_00000184c5ffd030_1_4;
L_00000184c5ffda30 .concat [ 16 32 0 0], L_00000184c5ffc8b0, L_00000184c5ffd030;
L_00000184c5ffd350 .arith/sum 48, L_00000184c5ffd990, L_00000184c5ffda30;
L_00000184c5ffc6d0 .functor MUXZ 48, L_00000184c5ffd350, L_00000184c5ffc4f0, L_00000184c5fb3180, C4<>;
L_00000184c5ffd530 .functor MUXZ 48, L_00000184c5ffc6d0, L_00000184c5ffbcd0, L_00000184c5fb3110, C4<>;
L_00000184c5ffdad0 .part L_00000184c5ffd530, 0, 32;
L_00000184c5ffc770 .functor MUXZ 32, L_00000184c5ffd7b0, L_00000184c5ffdad0, v00000184c5fa90b0_0, C4<>;
L_00000184c5ffc810 .functor MUXZ 32, L_00000184c5fb2d20, L_00000184c5fb42a8, L_00000184c5fb37a0, C4<>;
L_00000184c5ffc270 .cmp/eq 6, L_00000184c5fb2000, L_00000184c5fb4380;
L_00000184c5ffc310 .cmp/eq 6, L_00000184c5fb2000, L_00000184c5fb43c8;
L_00000184c5ffca90 .cmp/eq 6, L_00000184c5fb2000, L_00000184c5fb4410;
L_00000184c5ffcb30 .concat [ 16 16 0 0], L_00000184c5ffc8b0, L_00000184c5fb4458;
L_00000184c5ffcd10 .part L_00000184c5ffc8b0, 15, 1;
LS_00000184c5ffcbd0_0_0 .concat [ 1 1 1 1], L_00000184c5ffcd10, L_00000184c5ffcd10, L_00000184c5ffcd10, L_00000184c5ffcd10;
LS_00000184c5ffcbd0_0_4 .concat [ 1 1 1 1], L_00000184c5ffcd10, L_00000184c5ffcd10, L_00000184c5ffcd10, L_00000184c5ffcd10;
LS_00000184c5ffcbd0_0_8 .concat [ 1 1 1 1], L_00000184c5ffcd10, L_00000184c5ffcd10, L_00000184c5ffcd10, L_00000184c5ffcd10;
LS_00000184c5ffcbd0_0_12 .concat [ 1 1 1 1], L_00000184c5ffcd10, L_00000184c5ffcd10, L_00000184c5ffcd10, L_00000184c5ffcd10;
L_00000184c5ffcbd0 .concat [ 4 4 4 4], LS_00000184c5ffcbd0_0_0, LS_00000184c5ffcbd0_0_4, LS_00000184c5ffcbd0_0_8, LS_00000184c5ffcbd0_0_12;
L_00000184c5ffcc70 .concat [ 16 16 0 0], L_00000184c5ffc8b0, L_00000184c5ffcbd0;
L_00000184c5ffcdb0 .functor MUXZ 32, L_00000184c5ffcc70, L_00000184c5ffcb30, L_00000184c5fb2f50, C4<>;
L_00000184c5ffce50 .concat [ 6 26 0 0], L_00000184c5fb2000, L_00000184c5fb44a0;
L_00000184c5ffcef0 .cmp/eq 32, L_00000184c5ffce50, L_00000184c5fb44e8;
L_00000184c5ffcf90 .cmp/eq 6, L_00000184c5ffd2b0, L_00000184c5fb4530;
L_00000184c600e1f0 .cmp/eq 6, L_00000184c5ffd2b0, L_00000184c5fb4578;
L_00000184c600e3d0 .cmp/eq 6, L_00000184c5fb2000, L_00000184c5fb45c0;
L_00000184c600f4b0 .functor MUXZ 32, L_00000184c5ffcdb0, L_00000184c5fb4608, L_00000184c600e3d0, C4<>;
L_00000184c600f7d0 .functor MUXZ 32, L_00000184c600f4b0, L_00000184c5ffc3b0, L_00000184c5fb2e70, C4<>;
L_00000184c600e150 .concat [ 6 26 0 0], L_00000184c5fb2000, L_00000184c5fb4650;
L_00000184c600f370 .cmp/eq 32, L_00000184c600e150, L_00000184c5fb4698;
L_00000184c600fa50 .cmp/eq 6, L_00000184c5ffd2b0, L_00000184c5fb46e0;
L_00000184c600e010 .cmp/eq 6, L_00000184c5ffd2b0, L_00000184c5fb4728;
L_00000184c600f690 .cmp/eq 6, L_00000184c5fb2000, L_00000184c5fb4770;
L_00000184c600f910 .functor MUXZ 32, L_00000184c5fb33b0, v00000184c5faa230_0, L_00000184c600f690, C4<>;
L_00000184c600e510 .functor MUXZ 32, L_00000184c600f910, L_00000184c5fb32d0, L_00000184c5fb31f0, C4<>;
S_00000184c5ea46b0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000184c5ea4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000184c5f13a90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000184c5fb2e00 .functor NOT 1, v00000184c5f097f0_0, C4<0>, C4<0>, C4<0>;
v00000184c5f0b050_0 .net *"_ivl_0", 0 0, L_00000184c5fb2e00;  1 drivers
v00000184c5f0a290_0 .net "in1", 31 0, L_00000184c5fb32d0;  alias, 1 drivers
v00000184c5f0b5f0_0 .net "in2", 31 0, L_00000184c600f7d0;  alias, 1 drivers
v00000184c5f0b4b0_0 .net "out", 31 0, L_00000184c600dcf0;  alias, 1 drivers
v00000184c5f09c50_0 .net "s", 0 0, v00000184c5f097f0_0;  alias, 1 drivers
L_00000184c600dcf0 .functor MUXZ 32, L_00000184c600f7d0, L_00000184c5fb32d0, L_00000184c5fb2e00, C4<>;
S_00000184c5f669c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000184c5ea4520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000184c5fa80a0 .param/l "RType" 0 4 2, C4<000000>;
P_00000184c5fa80d8 .param/l "add" 0 4 5, C4<100000>;
P_00000184c5fa8110 .param/l "addi" 0 4 8, C4<001000>;
P_00000184c5fa8148 .param/l "addu" 0 4 5, C4<100001>;
P_00000184c5fa8180 .param/l "and_" 0 4 5, C4<100100>;
P_00000184c5fa81b8 .param/l "andi" 0 4 8, C4<001100>;
P_00000184c5fa81f0 .param/l "beq" 0 4 10, C4<000100>;
P_00000184c5fa8228 .param/l "bne" 0 4 10, C4<000101>;
P_00000184c5fa8260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000184c5fa8298 .param/l "j" 0 4 12, C4<000010>;
P_00000184c5fa82d0 .param/l "jal" 0 4 12, C4<000011>;
P_00000184c5fa8308 .param/l "jr" 0 4 6, C4<001000>;
P_00000184c5fa8340 .param/l "lw" 0 4 8, C4<100011>;
P_00000184c5fa8378 .param/l "nor_" 0 4 5, C4<100111>;
P_00000184c5fa83b0 .param/l "or_" 0 4 5, C4<100101>;
P_00000184c5fa83e8 .param/l "ori" 0 4 8, C4<001101>;
P_00000184c5fa8420 .param/l "sgt" 0 4 6, C4<101011>;
P_00000184c5fa8458 .param/l "sll" 0 4 6, C4<000000>;
P_00000184c5fa8490 .param/l "slt" 0 4 5, C4<101010>;
P_00000184c5fa84c8 .param/l "slti" 0 4 8, C4<101010>;
P_00000184c5fa8500 .param/l "srl" 0 4 6, C4<000010>;
P_00000184c5fa8538 .param/l "sub" 0 4 5, C4<100010>;
P_00000184c5fa8570 .param/l "subu" 0 4 5, C4<100011>;
P_00000184c5fa85a8 .param/l "sw" 0 4 8, C4<101011>;
P_00000184c5fa85e0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000184c5fa8618 .param/l "xori" 0 4 8, C4<001110>;
v00000184c5f0ab50_0 .var "ALUOp", 3 0;
v00000184c5f097f0_0 .var "ALUSrc", 0 0;
v00000184c5f0ae70_0 .var "MemReadEn", 0 0;
v00000184c5f0b2d0_0 .var "MemWriteEn", 0 0;
v00000184c5f09cf0_0 .var "MemtoReg", 0 0;
v00000184c5f09750_0 .var "RegDst", 0 0;
v00000184c5f09890_0 .var "RegWriteEn", 0 0;
v00000184c5f0a510_0 .net "funct", 5 0, L_00000184c5ffd2b0;  alias, 1 drivers
v00000184c5f09930_0 .var "hlt", 0 0;
v00000184c5f0a790_0 .net "opcode", 5 0, L_00000184c5fb2000;  alias, 1 drivers
v00000184c5f0a650_0 .net "rst", 0 0, v00000184c5fb1ec0_0;  alias, 1 drivers
E_00000184c5f13ad0 .event anyedge, v00000184c5f0a650_0, v00000184c5f0a790_0, v00000184c5f0a510_0;
S_00000184c5f66b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000184c5ea4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000184c5f13e10 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000184c5fb2d20 .functor BUFZ 32, L_00000184c5ffbeb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000184c5f0a5b0_0 .net "Data_Out", 31 0, L_00000184c5fb2d20;  alias, 1 drivers
v00000184c5f099d0 .array "InstMem", 0 1023, 31 0;
v00000184c5f09a70_0 .net *"_ivl_0", 31 0, L_00000184c5ffbeb0;  1 drivers
v00000184c5f09ed0_0 .net *"_ivl_3", 9 0, L_00000184c5ffdb70;  1 drivers
v00000184c5f09b10_0 .net *"_ivl_4", 11 0, L_00000184c5ffbe10;  1 drivers
L_00000184c5fb4260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000184c5f09e30_0 .net *"_ivl_7", 1 0, L_00000184c5fb4260;  1 drivers
v00000184c5f09f70_0 .net "addr", 31 0, v00000184c5faa230_0;  alias, 1 drivers
v00000184c5f0a0b0_0 .var/i "i", 31 0;
L_00000184c5ffbeb0 .array/port v00000184c5f099d0, L_00000184c5ffbe10;
L_00000184c5ffdb70 .part v00000184c5faa230_0, 0, 10;
L_00000184c5ffbe10 .concat [ 10 2 0 0], L_00000184c5ffdb70, L_00000184c5fb4260;
S_00000184c5ea1bc0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000184c5ea4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000184c5fb33b0 .functor BUFZ 32, L_00000184c5ffc9f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000184c5fb32d0 .functor BUFZ 32, L_00000184c5ffbf50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000184c5f0aa10_0 .net *"_ivl_0", 31 0, L_00000184c5ffc9f0;  1 drivers
v00000184c5f0a3d0_0 .net *"_ivl_10", 6 0, L_00000184c5ffc090;  1 drivers
L_00000184c5fb4338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000184c5ee6d00_0 .net *"_ivl_13", 1 0, L_00000184c5fb4338;  1 drivers
v00000184c5ee7160_0 .net *"_ivl_2", 6 0, L_00000184c5ffbd70;  1 drivers
L_00000184c5fb42f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000184c5faa2d0_0 .net *"_ivl_5", 1 0, L_00000184c5fb42f0;  1 drivers
v00000184c5fa8b10_0 .net *"_ivl_8", 31 0, L_00000184c5ffbf50;  1 drivers
v00000184c5fa9ab0_0 .net "clk", 0 0, L_00000184c5fb2d90;  alias, 1 drivers
v00000184c5fa9510_0 .var/i "i", 31 0;
v00000184c5fa96f0_0 .net "readData1", 31 0, L_00000184c5fb33b0;  alias, 1 drivers
v00000184c5fa86b0_0 .net "readData2", 31 0, L_00000184c5fb32d0;  alias, 1 drivers
v00000184c5fa9b50_0 .net "readRegister1", 4 0, L_00000184c5fb26e0;  alias, 1 drivers
v00000184c5fa89d0_0 .net "readRegister2", 4 0, L_00000184c5ffc450;  alias, 1 drivers
v00000184c5fa9dd0 .array "registers", 31 0, 31 0;
v00000184c5fa87f0_0 .net "rst", 0 0, v00000184c5fb1ec0_0;  alias, 1 drivers
v00000184c5fa9010_0 .net "we", 0 0, v00000184c5f09890_0;  alias, 1 drivers
v00000184c5fa9790_0 .net "writeData", 31 0, L_00000184c600e470;  alias, 1 drivers
v00000184c5faa050_0 .net "writeRegister", 4 0, L_00000184c5ffc950;  alias, 1 drivers
E_00000184c5f13e50/0 .event negedge, v00000184c5f0a650_0;
E_00000184c5f13e50/1 .event posedge, v00000184c5fa9ab0_0;
E_00000184c5f13e50 .event/or E_00000184c5f13e50/0, E_00000184c5f13e50/1;
L_00000184c5ffc9f0 .array/port v00000184c5fa9dd0, L_00000184c5ffbd70;
L_00000184c5ffbd70 .concat [ 5 2 0 0], L_00000184c5fb26e0, L_00000184c5fb42f0;
L_00000184c5ffbf50 .array/port v00000184c5fa9dd0, L_00000184c5ffc090;
L_00000184c5ffc090 .concat [ 5 2 0 0], L_00000184c5ffc450, L_00000184c5fb4338;
S_00000184c5ea1d50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000184c5ea1bc0;
 .timescale 0 0;
v00000184c5f0a330_0 .var/i "i", 31 0;
S_00000184c5e8dd60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000184c5ea4520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000184c5f14550 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000184c5fb3500 .functor NOT 1, v00000184c5f09750_0, C4<0>, C4<0>, C4<0>;
v00000184c5fa9f10_0 .net *"_ivl_0", 0 0, L_00000184c5fb3500;  1 drivers
v00000184c5fa9290_0 .net "in1", 4 0, L_00000184c5ffc450;  alias, 1 drivers
v00000184c5faa550_0 .net "in2", 4 0, L_00000184c5fb28c0;  alias, 1 drivers
v00000184c5faa4b0_0 .net "out", 4 0, L_00000184c5ffc950;  alias, 1 drivers
v00000184c5fa8bb0_0 .net "s", 0 0, v00000184c5f09750_0;  alias, 1 drivers
L_00000184c5ffc950 .functor MUXZ 5, L_00000184c5fb28c0, L_00000184c5ffc450, L_00000184c5fb3500, C4<>;
S_00000184c5e8def0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000184c5ea4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000184c5f13f10 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000184c5fb3880 .functor NOT 1, v00000184c5f09cf0_0, C4<0>, C4<0>, C4<0>;
v00000184c5fa9fb0_0 .net *"_ivl_0", 0 0, L_00000184c5fb3880;  1 drivers
v00000184c5fa8750_0 .net "in1", 31 0, v00000184c5fa8c50_0;  alias, 1 drivers
v00000184c5fa9bf0_0 .net "in2", 31 0, v00000184c5fa8f70_0;  alias, 1 drivers
v00000184c5fa8890_0 .net "out", 31 0, L_00000184c600e470;  alias, 1 drivers
v00000184c5fa9470_0 .net "s", 0 0, v00000184c5f09cf0_0;  alias, 1 drivers
L_00000184c600e470 .functor MUXZ 32, v00000184c5fa8f70_0, v00000184c5fa8c50_0, L_00000184c5fb3880, C4<>;
S_00000184c5ed4a30 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000184c5ea4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000184c5ed4bc0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000184c5ed4bf8 .param/l "AND" 0 9 12, C4<0010>;
P_00000184c5ed4c30 .param/l "NOR" 0 9 12, C4<0101>;
P_00000184c5ed4c68 .param/l "OR" 0 9 12, C4<0011>;
P_00000184c5ed4ca0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000184c5ed4cd8 .param/l "SLL" 0 9 12, C4<1000>;
P_00000184c5ed4d10 .param/l "SLT" 0 9 12, C4<0110>;
P_00000184c5ed4d48 .param/l "SRL" 0 9 12, C4<1001>;
P_00000184c5ed4d80 .param/l "SUB" 0 9 12, C4<0001>;
P_00000184c5ed4db8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000184c5ed4df0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000184c5ed4e28 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000184c5fb47b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184c5fa9650_0 .net/2u *"_ivl_0", 31 0, L_00000184c5fb47b8;  1 drivers
v00000184c5faa410_0 .net "opSel", 3 0, v00000184c5f0ab50_0;  alias, 1 drivers
v00000184c5fa8a70_0 .net "operand1", 31 0, L_00000184c600e510;  alias, 1 drivers
v00000184c5fa9d30_0 .net "operand2", 31 0, L_00000184c600dcf0;  alias, 1 drivers
v00000184c5fa8c50_0 .var "result", 31 0;
v00000184c5fa9e70_0 .net "zero", 0 0, L_00000184c600e8d0;  alias, 1 drivers
E_00000184c5f13f50 .event anyedge, v00000184c5f0ab50_0, v00000184c5fa8a70_0, v00000184c5f0b4b0_0;
L_00000184c600e8d0 .cmp/eq 32, v00000184c5fa8c50_0, L_00000184c5fb47b8;
S_00000184c5ec0210 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000184c5ea4520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000184c5faa670 .param/l "RType" 0 4 2, C4<000000>;
P_00000184c5faa6a8 .param/l "add" 0 4 5, C4<100000>;
P_00000184c5faa6e0 .param/l "addi" 0 4 8, C4<001000>;
P_00000184c5faa718 .param/l "addu" 0 4 5, C4<100001>;
P_00000184c5faa750 .param/l "and_" 0 4 5, C4<100100>;
P_00000184c5faa788 .param/l "andi" 0 4 8, C4<001100>;
P_00000184c5faa7c0 .param/l "beq" 0 4 10, C4<000100>;
P_00000184c5faa7f8 .param/l "bne" 0 4 10, C4<000101>;
P_00000184c5faa830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000184c5faa868 .param/l "j" 0 4 12, C4<000010>;
P_00000184c5faa8a0 .param/l "jal" 0 4 12, C4<000011>;
P_00000184c5faa8d8 .param/l "jr" 0 4 6, C4<001000>;
P_00000184c5faa910 .param/l "lw" 0 4 8, C4<100011>;
P_00000184c5faa948 .param/l "nor_" 0 4 5, C4<100111>;
P_00000184c5faa980 .param/l "or_" 0 4 5, C4<100101>;
P_00000184c5faa9b8 .param/l "ori" 0 4 8, C4<001101>;
P_00000184c5faa9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000184c5faaa28 .param/l "sll" 0 4 6, C4<000000>;
P_00000184c5faaa60 .param/l "slt" 0 4 5, C4<101010>;
P_00000184c5faaa98 .param/l "slti" 0 4 8, C4<101010>;
P_00000184c5faaad0 .param/l "srl" 0 4 6, C4<000010>;
P_00000184c5faab08 .param/l "sub" 0 4 5, C4<100010>;
P_00000184c5faab40 .param/l "subu" 0 4 5, C4<100011>;
P_00000184c5faab78 .param/l "sw" 0 4 8, C4<101011>;
P_00000184c5faabb0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000184c5faabe8 .param/l "xori" 0 4 8, C4<001110>;
v00000184c5fa90b0_0 .var "PCsrc", 0 0;
v00000184c5fa9330_0 .net "funct", 5 0, L_00000184c5ffd2b0;  alias, 1 drivers
v00000184c5fa8cf0_0 .net "opcode", 5 0, L_00000184c5fb2000;  alias, 1 drivers
v00000184c5fa9a10_0 .net "operand1", 31 0, L_00000184c5fb33b0;  alias, 1 drivers
v00000184c5faa370_0 .net "operand2", 31 0, L_00000184c600dcf0;  alias, 1 drivers
v00000184c5fa8d90_0 .net "rst", 0 0, v00000184c5fb1ec0_0;  alias, 1 drivers
E_00000184c5f14590/0 .event anyedge, v00000184c5f0a650_0, v00000184c5f0a790_0, v00000184c5fa96f0_0, v00000184c5f0b4b0_0;
E_00000184c5f14590/1 .event anyedge, v00000184c5f0a510_0;
E_00000184c5f14590 .event/or E_00000184c5f14590/0, E_00000184c5f14590/1;
S_00000184c5ec03a0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000184c5ea4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000184c5fa8930 .array "DataMem", 0 1023, 31 0;
v00000184c5fa8e30_0 .net "address", 31 0, v00000184c5fa8c50_0;  alias, 1 drivers
v00000184c5faa190_0 .net "clock", 0 0, L_00000184c5fb3b90;  1 drivers
v00000184c5faa0f0_0 .net "data", 31 0, L_00000184c5fb32d0;  alias, 1 drivers
v00000184c5fa8ed0_0 .var/i "i", 31 0;
v00000184c5fa8f70_0 .var "q", 31 0;
v00000184c5fa95b0_0 .net "rden", 0 0, v00000184c5f0ae70_0;  alias, 1 drivers
v00000184c5fa9c90_0 .net "wren", 0 0, v00000184c5f0b2d0_0;  alias, 1 drivers
E_00000184c5f13fd0 .event posedge, v00000184c5faa190_0;
S_00000184c5e86a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000184c5ea4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000184c5f13bd0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000184c5fa9150_0 .net "PCin", 31 0, L_00000184c5ffc770;  alias, 1 drivers
v00000184c5faa230_0 .var "PCout", 31 0;
v00000184c5fa9830_0 .net "clk", 0 0, L_00000184c5fb2d90;  alias, 1 drivers
v00000184c5fa91f0_0 .net "rst", 0 0, v00000184c5fb1ec0_0;  alias, 1 drivers
    .scope S_00000184c5ec0210;
T_0 ;
    %wait E_00000184c5f14590;
    %load/vec4 v00000184c5fa8d90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000184c5fa90b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000184c5fa8cf0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000184c5fa9a10_0;
    %load/vec4 v00000184c5faa370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000184c5fa8cf0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000184c5fa9a10_0;
    %load/vec4 v00000184c5faa370_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000184c5fa8cf0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000184c5fa8cf0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000184c5fa8cf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000184c5fa9330_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000184c5fa90b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000184c5e86a80;
T_1 ;
    %wait E_00000184c5f13e50;
    %load/vec4 v00000184c5fa91f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000184c5faa230_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000184c5fa9150_0;
    %assign/vec4 v00000184c5faa230_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000184c5f66b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000184c5f0a0b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000184c5f0a0b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000184c5f0a0b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %load/vec4 v00000184c5f0a0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000184c5f0a0b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5f099d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000184c5f669c0;
T_3 ;
    %wait E_00000184c5f13ad0;
    %load/vec4 v00000184c5f0a650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000184c5f09930_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000184c5f097f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000184c5f09890_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000184c5f0b2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000184c5f09cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000184c5f0ae70_0, 0;
    %assign/vec4 v00000184c5f09750_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000184c5f09930_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000184c5f0ab50_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000184c5f097f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000184c5f09890_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000184c5f0b2d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000184c5f09cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000184c5f0ae70_0, 0, 1;
    %store/vec4 v00000184c5f09750_0, 0, 1;
    %load/vec4 v00000184c5f0a790_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f09930_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f09750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f09890_0, 0;
    %load/vec4 v00000184c5f0a510_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f097f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f097f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f09890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f09750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f097f0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f09890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000184c5f09750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f097f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f09890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f097f0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f09890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f097f0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f09890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f097f0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f09890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f097f0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f0ae70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f09890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f097f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f09cf0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f0b2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184c5f097f0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000184c5f0ab50_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000184c5ea1bc0;
T_4 ;
    %wait E_00000184c5f13e50;
    %fork t_1, S_00000184c5ea1d50;
    %jmp t_0;
    .scope S_00000184c5ea1d50;
t_1 ;
    %load/vec4 v00000184c5fa87f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000184c5f0a330_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000184c5f0a330_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000184c5f0a330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa9dd0, 0, 4;
    %load/vec4 v00000184c5f0a330_0;
    %addi 1, 0, 32;
    %store/vec4 v00000184c5f0a330_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000184c5fa9010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000184c5fa9790_0;
    %load/vec4 v00000184c5faa050_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa9dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa9dd0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000184c5ea1bc0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000184c5ea1bc0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000184c5fa9510_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000184c5fa9510_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000184c5fa9510_0;
    %ix/getv/s 4, v00000184c5fa9510_0;
    %load/vec4a v00000184c5fa9dd0, 4;
    %ix/getv/s 4, v00000184c5fa9510_0;
    %load/vec4a v00000184c5fa9dd0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000184c5fa9510_0;
    %addi 1, 0, 32;
    %store/vec4 v00000184c5fa9510_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000184c5ed4a30;
T_6 ;
    %wait E_00000184c5f13f50;
    %load/vec4 v00000184c5faa410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000184c5fa8c50_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000184c5fa8a70_0;
    %load/vec4 v00000184c5fa9d30_0;
    %add;
    %assign/vec4 v00000184c5fa8c50_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000184c5fa8a70_0;
    %load/vec4 v00000184c5fa9d30_0;
    %sub;
    %assign/vec4 v00000184c5fa8c50_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000184c5fa8a70_0;
    %load/vec4 v00000184c5fa9d30_0;
    %and;
    %assign/vec4 v00000184c5fa8c50_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000184c5fa8a70_0;
    %load/vec4 v00000184c5fa9d30_0;
    %or;
    %assign/vec4 v00000184c5fa8c50_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000184c5fa8a70_0;
    %load/vec4 v00000184c5fa9d30_0;
    %xor;
    %assign/vec4 v00000184c5fa8c50_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000184c5fa8a70_0;
    %load/vec4 v00000184c5fa9d30_0;
    %or;
    %inv;
    %assign/vec4 v00000184c5fa8c50_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000184c5fa8a70_0;
    %load/vec4 v00000184c5fa9d30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000184c5fa8c50_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000184c5fa9d30_0;
    %load/vec4 v00000184c5fa8a70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000184c5fa8c50_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000184c5fa8a70_0;
    %ix/getv 4, v00000184c5fa9d30_0;
    %shiftl 4;
    %assign/vec4 v00000184c5fa8c50_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000184c5fa8a70_0;
    %ix/getv 4, v00000184c5fa9d30_0;
    %shiftr 4;
    %assign/vec4 v00000184c5fa8c50_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000184c5ec03a0;
T_7 ;
    %wait E_00000184c5f13fd0;
    %load/vec4 v00000184c5fa95b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000184c5fa8e30_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000184c5fa8930, 4;
    %assign/vec4 v00000184c5fa8f70_0, 0;
T_7.0 ;
    %load/vec4 v00000184c5fa9c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000184c5faa0f0_0;
    %ix/getv 3, v00000184c5fa8e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000184c5ec03a0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000184c5fa8ed0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000184c5fa8ed0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000184c5fa8ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %load/vec4 v00000184c5fa8ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000184c5fa8ed0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184c5fa8930, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000184c5ec03a0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000184c5fa8ed0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000184c5fa8ed0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000184c5fa8ed0_0;
    %load/vec4a v00000184c5fa8930, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000184c5fa8ed0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000184c5fa8ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000184c5fa8ed0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000184c5ea4520;
T_10 ;
    %wait E_00000184c5f13e50;
    %load/vec4 v00000184c5fb1240_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000184c5fb0f20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000184c5fb0f20_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000184c5fb0f20_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000184c5f02620;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000184c5fb2960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000184c5fb1ec0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000184c5f02620;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000184c5fb2960_0;
    %inv;
    %assign/vec4 v00000184c5fb2960_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000184c5f02620;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SelectionSort/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000184c5fb1ec0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000184c5fb1ec0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000184c5fb1ba0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
