part=xczu7ev-ffvc1156-2-e

[hls]
flow_target=vitis
package.output.format=xo
package.output.syn=false
syn.file=fft_top.h
syn.file=fft_top.cpp
tb.file=fft_top_tb.cpp
tb.file=/home/apra/Projects/FPGA/ZCU104_HOWFSC/ftt_tb_data.csv
syn.top=fft_top
syn.interface.m_axi_buffer_impl=auto
syn.interface.m_axi_auto_max_ports=1
