{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665005371801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665005371802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 05 15:29:31 2022 " "Processing started: Wed Oct 05 15:29:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665005371802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005371802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgaController -c vgaController " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgaController -c vgaController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005371802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665005372825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665005372825 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contadorXY.sv(6) " "Verilog HDL information at contadorXY.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "contadorXY.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorXY.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665005388629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorXY " "Found entity 1: contadorXY" {  } { { "contadorXY.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorXY.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "controladorVGA.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controladorVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chargenrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file chargenrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chargenrom " "Found entity 1: chargenrom" {  } { { "chargenrom.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/chargenrom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogenerador.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogenerador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGenerador " "Found entity 1: videoGenerador" {  } { { "videoGenerador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/videoGenerador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClock " "Found entity 1: divisorClock" {  } { { "divisorClock.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/divisorClock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClk " "Found entity 1: divisorClk" {  } { { "divisorClk.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/divisorClk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388654 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "botonMove.sv(19) " "Verilog HDL information at botonMove.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "botonMove.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/botonMove.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665005388657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "botonmove.sv 1 1 " "Found 1 design units, including 1 entities, in source file botonmove.sv" { { "Info" "ISGN_ENTITY_NAME" "1 botonMove " "Found entity 1: botonMove" {  } { { "botonMove.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/botonMove.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deBounce " "Found entity 1: deBounce" {  } { { "deBounce.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deBounce.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_enable " "Found entity 1: clock_enable" {  } { { "clock_enable.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/clock_enable.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dff_enable " "Found entity 1: Dff_enable" {  } { { "Dff_enable.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Dff_enable.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.sv 1 1 " "Found 1 design units, including 1 entities, in source file square.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "square.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/square.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388671 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mux4a1.sv(9) " "Verilog HDL syntax warning at mux4a1.sv(9): extra block comment delimiter characters /* within block comment" {  } { { "mux4a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux4a1.sv" 9 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1665005388674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4a1 " "Found entity 1: mux4a1" {  } { { "mux4a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux4a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lineas.sv 1 1 " "Found 1 design units, including 1 entities, in source file lineas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lineas " "Found entity 1: lineas" {  } { { "lineas.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/lineas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sleep.sv 1 1 " "Found 1 design units, including 1 entities, in source file sleep.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sleep " "Found entity 1: sleep" {  } { { "sleep.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sleep.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorpushbutton.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorpushbutton.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorPushButton " "Found entity 1: contadorPushButton" {  } { { "contadorPushButton.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorPushButton.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_sprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_sprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_sprite " "Found entity 1: deco_sprite" {  } { { "deco_sprite.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco_sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file addressgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addressGen " "Found entity 1: addressGen" {  } { { "addressGen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/addressGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "visiblelogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file visiblelogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 visibleLogic " "Found entity 1: visibleLogic" {  } { { "visibleLogic.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/visibleLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_top " "Found entity 1: sprite_top" {  } { { "sprite_top.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_rom " "Found entity 1: sprite_rom" {  } { { "sprite_rom.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_rick.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_rick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Rick " "Found entity 1: sprite_Rick" {  } { { "sprite_Rick.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_Rick.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_rick.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_rick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_Rick " "Found entity 1: deco_Rick" {  } { { "deco_Rick.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco_Rick.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rick_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rick_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rick_rom " "Found entity 1: rick_rom" {  } { { "rick_rom.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rick_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_morty.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_morty.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_morty " "Found entity 1: rom_morty" {  } { { "rom_morty.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rom_morty.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_morty.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_morty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_Morty " "Found entity 1: deco_Morty" {  } { { "deco_Morty.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco_Morty.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_morty.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_morty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Morty " "Found entity 1: sprite_Morty" {  } { { "sprite_Morty.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_Morty.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorpushbuttonseleccionador.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorpushbuttonseleccionador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorPushButtonSeleccionador " "Found entity 1: contadorPushButtonSeleccionador" {  } { { "contadorPushButtonSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorPushButtonSeleccionador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388729 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "muxSeleccionador.sv(15) " "Verilog HDL information at muxSeleccionador.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665005388732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxseleccionador.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxseleccionador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxSeleccionador " "Found entity 1: muxSeleccionador" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco " "Found entity 1: deco" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388736 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regfile1x24b.sv(49) " "Verilog HDL information at regfile1x24b.sv(49): always construct contains both blocking and non-blocking assignments" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665005388739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile1x24b.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile1x24b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile1x24b " "Found entity 1: regfile1x24b" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controltop.sv 1 1 " "Found 1 design units, including 1 entities, in source file controltop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlTOP " "Found entity 1: controlTOP" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_9a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_9a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9a1 " "Found entity 1: mux_9a1" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_edge_det.sv 1 1 " "Found 1 design units, including 1 entities, in source file pos_edge_det.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pos_edge_det " "Found entity 1: pos_edge_det" {  } { { "pos_edge_det.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/pos_edge_det.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorwrite.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorwrite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorWrite " "Found entity 1: contadorWrite" {  } { { "contadorWrite.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorWrite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_edge_det2.sv 1 1 " "Found 1 design units, including 1 entities, in source file pos_edge_det2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pos_edge_det2 " "Found entity 1: pos_edge_det2" {  } { { "pos_edge_det2.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/pos_edge_det2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificar_gane.sv 1 1 " "Found 1 design units, including 1 entities, in source file verificar_gane.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verificar_gane " "Found entity 1: verificar_gane" {  } { { "verificar_gane.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/verificar_gane.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_estado.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_estado.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Maquina_Estado " "Found entity 1: Maquina_Estado" {  } { { "Maquina_Estado.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Maquina_Estado.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_salida.sv 1 1 " "Found 1 design units, including 1 entities, in source file logica_salida.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logica_salida " "Found entity 1: logica_salida" {  } { { "logica_salida.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/logica_salida.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_juego.sv 1 1 " "Found 1 design units, including 1 entities, in source file logica_juego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logica_juego " "Found entity 1: logica_juego" {  } { { "logica_juego.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/logica_juego.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jugadavalida.sv 1 1 " "Found 1 design units, including 1 entities, in source file jugadavalida.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jugadaValida " "Found entity 1: jugadaValida" {  } { { "jugadaValida.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/jugadaValida.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FF " "Found entity 1: FF" {  } { { "FF.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estado_siguiente.sv 1 1 " "Found 1 design units, including 1 entities, in source file estado_siguiente.sv" { { "Info" "ISGN_ENTITY_NAME" "1 estado_siguiente " "Found entity 1: estado_siguiente" {  } { { "estado_siguiente.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/estado_siguiente.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_gano.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_gano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gano " "Found entity 1: mux_gano" {  } { { "mux_gano.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_gano.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spritecircle.sv 1 1 " "Found 1 design units, including 1 entities, in source file spritecircle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Circle " "Found entity 1: sprite_Circle" {  } { { "spriteCircle.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spriteCircle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_circle.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_circle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Circle " "Found entity 1: ROM_Circle" {  } { { "ROM_Circle.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteposition.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteposition.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spritePosition " "Found entity 1: spritePosition" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_X " "Found entity 1: ROM_X" {  } { { "ROM_X.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_X " "Found entity 1: sprite_X" {  } { { "sprite_X.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turnos.sv 1 1 " "Found 1 design units, including 1 entities, in source file turnos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Turnos " "Found entity 1: Turnos" {  } { { "Turnos.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Turnos.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonbouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buttonbouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buttonBouncer " "Found entity 1: buttonBouncer" {  } { { "buttonBouncer.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/buttonBouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mover.sv 1 1 " "Found 1 design units, including 1 entities, in source file mover.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mover " "Found entity 1: Mover" {  } { { "Mover.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Mover.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665005388822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005388822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst controlTOP.sv(29) " "Verilog HDL Implicit Net warning at controlTOP.sv(29): created implicit net for \"rst\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "level_out controlTOP.sv(31) " "Verilog HDL Implicit Net warning at controlTOP.sv(31): created implicit net for \"level_out\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "boton3 controlTOP.sv(33) " "Verilog HDL Implicit Net warning at controlTOP.sv(33): created implicit net for \"boton3\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cero controlTOP.sv(39) " "Verilog HDL Implicit Net warning at controlTOP.sv(39): created implicit net for \"cero\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uno controlTOP.sv(39) " "Verilog HDL Implicit Net warning at controlTOP.sv(39): created implicit net for \"uno\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dos controlTOP.sv(39) " "Verilog HDL Implicit Net warning at controlTOP.sv(39): created implicit net for \"dos\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tres controlTOP.sv(39) " "Verilog HDL Implicit Net warning at controlTOP.sv(39): created implicit net for \"tres\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cuatro controlTOP.sv(39) " "Verilog HDL Implicit Net warning at controlTOP.sv(39): created implicit net for \"cuatro\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cinco controlTOP.sv(39) " "Verilog HDL Implicit Net warning at controlTOP.sv(39): created implicit net for \"cinco\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seis controlTOP.sv(39) " "Verilog HDL Implicit Net warning at controlTOP.sv(39): created implicit net for \"seis\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "siete controlTOP.sv(39) " "Verilog HDL Implicit Net warning at controlTOP.sv(39): created implicit net for \"siete\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ocho controlTOP.sv(39) " "Verilog HDL Implicit Net warning at controlTOP.sv(39): created implicit net for \"ocho\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador20 controlTOP.sv(45) " "Verilog HDL Implicit Net warning at controlTOP.sv(45): created implicit net for \"jugador20\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador21 controlTOP.sv(55) " "Verilog HDL Implicit Net warning at controlTOP.sv(55): created implicit net for \"jugador21\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador22 controlTOP.sv(62) " "Verilog HDL Implicit Net warning at controlTOP.sv(62): created implicit net for \"jugador22\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador23 controlTOP.sv(69) " "Verilog HDL Implicit Net warning at controlTOP.sv(69): created implicit net for \"jugador23\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador24 controlTOP.sv(76) " "Verilog HDL Implicit Net warning at controlTOP.sv(76): created implicit net for \"jugador24\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador25 controlTOP.sv(84) " "Verilog HDL Implicit Net warning at controlTOP.sv(84): created implicit net for \"jugador25\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador26 controlTOP.sv(92) " "Verilog HDL Implicit Net warning at controlTOP.sv(92): created implicit net for \"jugador26\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador27 controlTOP.sv(100) " "Verilog HDL Implicit Net warning at controlTOP.sv(100): created implicit net for \"jugador27\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador28 controlTOP.sv(107) " "Verilog HDL Implicit Net warning at controlTOP.sv(107): created implicit net for \"jugador28\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "visblelineas controlTOP.sv(112) " "Verilog HDL Implicit Net warning at controlTOP.sv(112): created implicit net for \"visblelineas\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lineas controlTOP.sv(117) " "Verilog HDL Implicit Net warning at controlTOP.sv(117): created implicit net for \"lineas\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sq_on spritePosition.sv(9) " "Verilog HDL Implicit Net warning at spritePosition.sv(9): created implicit net for \"sq_on\"" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "level_out Turnos.sv(3) " "Verilog HDL Implicit Net warning at Turnos.sv(3): created implicit net for \"level_out\"" {  } { { "Turnos.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Turnos.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "level_out Mover.sv(8) " "Verilog HDL Implicit Net warning at Mover.sv(8): created implicit net for \"level_out\"" {  } { { "Mover.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Mover.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388825 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controlTOP.sv(120) " "Verilog HDL Instantiation warning at controlTOP.sv(120): instance has no name" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 120 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1665005388831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665005388955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorClk divisorClk:dv " "Elaborating entity \"divisorClk\" for hierarchy \"divisorClk:dv\"" {  } { { "vga.sv" "dv" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorVGA controladorVGA:cntVGA " "Elaborating entity \"controladorVGA\" for hierarchy \"controladorVGA:cntVGA\"" {  } { { "vga.sv" "cntVGA" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorXY controladorVGA:cntVGA\|contadorXY:CXY " "Elaborating entity \"contadorXY\" for hierarchy \"controladorVGA:cntVGA\|contadorXY:CXY\"" {  } { { "controladorVGA.sv" "CXY" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controladorVGA.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGenerador videoGenerador:vG " "Elaborating entity \"videoGenerador\" for hierarchy \"videoGenerador:vG\"" {  } { { "vga.sv" "vG" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlTOP videoGenerador:vG\|controlTOP:control " "Elaborating entity \"controlTOP\" for hierarchy \"videoGenerador:vG\|controlTOP:control\"" {  } { { "videoGenerador.sv" "control" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/videoGenerador.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005388968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Turnos videoGenerador:vG\|controlTOP:control\|Turnos:turno " "Elaborating entity \"Turnos\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|Turnos:turno\"" {  } { { "controlTOP.sv" "turno" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005389007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonBouncer videoGenerador:vG\|controlTOP:control\|Turnos:turno\|buttonBouncer:bouncer " "Elaborating entity \"buttonBouncer\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|Turnos:turno\|buttonBouncer:bouncer\"" {  } { { "Turnos.sv" "bouncer" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Turnos.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005389010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 buttonBouncer.sv(59) " "Verilog HDL assignment warning at buttonBouncer.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "buttonBouncer.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/buttonBouncer.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665005389013 "|vga|videoGenerador:vG|controlTOP:control|Turnos:turno|buttonBouncer:bouncer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mover videoGenerador:vG\|controlTOP:control\|Mover:move " "Elaborating entity \"Mover\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|Mover:move\"" {  } { { "controlTOP.sv" "move" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005389015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos_edge_det2 videoGenerador:vG\|controlTOP:control\|pos_edge_det2:write " "Elaborating entity \"pos_edge_det2\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|pos_edge_det2:write\"" {  } { { "controlTOP.sv" "write" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005389036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectgen videoGenerador:vG\|controlTOP:control\|rectgen:seleccionador " "Elaborating entity \"rectgen\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|rectgen:seleccionador\"" {  } { { "controlTOP.sv" "seleccionador" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005389038 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389041 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389041 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389041 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389041 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389042 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389042 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(30) " "Verilog HDL assignment warning at rectgen.sv(30): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665005389042 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389042 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389042 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389042 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389042 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389042 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389042 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(35) " "Verilog HDL assignment warning at rectgen.sv(35): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665005389042 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389043 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389043 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389043 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389043 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389043 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389043 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(40) " "Verilog HDL assignment warning at rectgen.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665005389043 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389043 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389044 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389044 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389044 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389044 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389044 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(45) " "Verilog HDL assignment warning at rectgen.sv(45): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665005389044 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389044 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389045 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389045 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389045 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389045 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389045 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(50) " "Verilog HDL assignment warning at rectgen.sv(50): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665005389045 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389045 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389045 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389045 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389045 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389046 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389046 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(55) " "Verilog HDL assignment warning at rectgen.sv(55): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665005389046 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389046 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389046 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389046 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389046 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389046 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389046 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(62) " "Verilog HDL assignment warning at rectgen.sv(62): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665005389046 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389046 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389046 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389046 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389046 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389047 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389047 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(67) " "Verilog HDL assignment warning at rectgen.sv(67): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665005389047 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389047 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389047 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389047 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389047 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389047 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389047 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(72) " "Verilog HDL assignment warning at rectgen.sv(72): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665005389047 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp rectgen.sv(27) " "Verilog HDL Always Construct warning at rectgen.sv(27): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665005389047 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp rectgen.sv(27) " "Inferred latch for \"temp\" at rectgen.sv(27)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389047 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco videoGenerador:vG\|controlTOP:control\|deco:decodificador " "Elaborating entity \"deco\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|deco:decodificador\"" {  } { { "controlTOP.sv" "decodificador" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005389049 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion_input deco.sv(6) " "Verilog HDL Always Construct warning at deco.sv(6): variable \"posicion_input\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 6 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389049 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cero deco.sv(5) " "Verilog HDL Always Construct warning at deco.sv(5): inferring latch(es) for variable \"cero\", which holds its previous value in one or more paths through the always construct" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665005389050 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uno deco.sv(5) " "Verilog HDL Always Construct warning at deco.sv(5): inferring latch(es) for variable \"uno\", which holds its previous value in one or more paths through the always construct" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665005389050 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dos deco.sv(5) " "Verilog HDL Always Construct warning at deco.sv(5): inferring latch(es) for variable \"dos\", which holds its previous value in one or more paths through the always construct" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665005389050 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tres deco.sv(5) " "Verilog HDL Always Construct warning at deco.sv(5): inferring latch(es) for variable \"tres\", which holds its previous value in one or more paths through the always construct" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665005389050 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cuatro deco.sv(5) " "Verilog HDL Always Construct warning at deco.sv(5): inferring latch(es) for variable \"cuatro\", which holds its previous value in one or more paths through the always construct" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665005389051 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cinco deco.sv(5) " "Verilog HDL Always Construct warning at deco.sv(5): inferring latch(es) for variable \"cinco\", which holds its previous value in one or more paths through the always construct" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665005389051 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seis deco.sv(5) " "Verilog HDL Always Construct warning at deco.sv(5): inferring latch(es) for variable \"seis\", which holds its previous value in one or more paths through the always construct" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665005389051 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "siete deco.sv(5) " "Verilog HDL Always Construct warning at deco.sv(5): inferring latch(es) for variable \"siete\", which holds its previous value in one or more paths through the always construct" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665005389051 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ocho deco.sv(5) " "Verilog HDL Always Construct warning at deco.sv(5): inferring latch(es) for variable \"ocho\", which holds its previous value in one or more paths through the always construct" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665005389051 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocho deco.sv(5) " "Inferred latch for \"ocho\" at deco.sv(5)" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389052 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "siete deco.sv(5) " "Inferred latch for \"siete\" at deco.sv(5)" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389052 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seis deco.sv(5) " "Inferred latch for \"seis\" at deco.sv(5)" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389052 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cinco deco.sv(5) " "Inferred latch for \"cinco\" at deco.sv(5)" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389052 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cuatro deco.sv(5) " "Inferred latch for \"cuatro\" at deco.sv(5)" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389052 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tres deco.sv(5) " "Inferred latch for \"tres\" at deco.sv(5)" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389052 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dos deco.sv(5) " "Inferred latch for \"dos\" at deco.sv(5)" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389053 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uno deco.sv(5) " "Inferred latch for \"uno\" at deco.sv(5)" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389053 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cero deco.sv(5) " "Inferred latch for \"cero\" at deco.sv(5)" {  } { { "deco.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389053 "|vga|videoGenerador:vG|controlTOP:control|deco:decodificador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile1x24b videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0 " "Elaborating entity \"regfile1x24b\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\"" {  } { { "controlTOP.sv" "memoria_Casilla0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005389065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 regfile1x24b.sv(20) " "Verilog HDL assignment warning at regfile1x24b.sv(20): truncated value with size 16 to match size of target (2)" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665005389067 "|vga|videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla0"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regfile regfile1x24b.sv(22) " "Verilog HDL warning at regfile1x24b.sv(22): initial value for variable regfile should be constant" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 22 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1665005389067 "|vga|videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 regfile1x24b.sv(69) " "Verilog HDL assignment warning at regfile1x24b.sv(69): truncated value with size 2 to match size of target (1)" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665005389067 "|vga|videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxSeleccionador videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0 " "Elaborating entity \"muxSeleccionador\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\"" {  } { { "controlTOP.sv" "casilla0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005389069 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "muxSeleccionador.sv(20) " "Verilog HDL Case Statement warning at muxSeleccionador.sv(20): case item expression covers a value already covered by a previous case item" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 20 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1665005389070 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rgb muxSeleccionador.sv(15) " "Verilog HDL Always Construct warning at muxSeleccionador.sv(15): inferring latch(es) for variable \"rgb\", which holds its previous value in one or more paths through the always construct" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665005389071 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[0\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[0\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389072 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[1\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[1\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389072 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[2\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[2\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389072 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[3\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[3\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389072 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[4\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[4\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389072 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[5\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[5\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389072 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[6\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[6\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389073 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[7\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[7\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389073 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[8\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[8\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389073 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[9\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[9\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389073 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[10\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[10\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389073 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[11\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[11\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389073 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[12\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[12\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389073 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[13\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[13\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389074 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[14\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[14\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389074 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[15\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[15\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389074 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[16\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[16\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389074 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[17\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[17\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389074 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[18\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[18\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389074 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[19\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[19\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389074 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[20\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[20\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389074 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[21\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[21\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389075 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[22\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[22\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389075 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[23\] muxSeleccionador.sv(15) " "Inferred latch for \"rgb\[23\]\" at muxSeleccionador.sv(15)" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005389075 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_X videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1 " "Elaborating entity \"sprite_X\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\"" {  } { { "muxSeleccionador.sv" "Jugador1" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005389088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_X videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom " "Elaborating entity \"ROM_X\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom\"" {  } { { "sprite_X.sv" "rom" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005389091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spritePosition videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|spritePosition:position " "Elaborating entity \"spritePosition\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|spritePosition:position\"" {  } { { "sprite_X.sv" "position" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005389094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(5) " "Verilog HDL assignment warning at spritePosition.sv(5): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665005389096 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(6) " "Verilog HDL assignment warning at spritePosition.sv(6): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665005389096 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(7) " "Verilog HDL assignment warning at spritePosition.sv(7): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665005389096 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(8) " "Verilog HDL assignment warning at spritePosition.sv(8): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665005389096 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador1|spritePosition:position"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_Circle videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2 " "Elaborating entity \"sprite_Circle\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\"" {  } { { "muxSeleccionador.sv" "Jugador2" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005389098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Circle videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom " "Elaborating entity \"ROM_Circle\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom\"" {  } { { "spriteCircle.sv" "rom" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spriteCircle.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005389101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lineas videoGenerador:vG\|controlTOP:control\|lineas:CuatroLineas " "Elaborating entity \"lineas\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|lineas:CuatroLineas\"" {  } { { "controlTOP.sv" "CuatroLineas" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005389171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lineas.sv(4) " "Verilog HDL assignment warning at lineas.sv(4): truncated value with size 32 to match size of target (1)" {  } { { "lineas.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/lineas.sv" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665005389172 "|vga|videoGenerador:vG|controlTOP:control|lineas:CuatroLineas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9a1 videoGenerador:vG\|controlTOP:control\|mux_9a1:comb_3 " "Elaborating entity \"mux_9a1\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|mux_9a1:comb_3\"" {  } { { "controlTOP.sv" "comb_3" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005389174 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb8 mux_9a1.sv(14) " "Verilog HDL Always Construct warning at mux_9a1.sv(14): variable \"rgb8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389176 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb7 mux_9a1.sv(15) " "Verilog HDL Always Construct warning at mux_9a1.sv(15): variable \"rgb7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389176 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb6 mux_9a1.sv(16) " "Verilog HDL Always Construct warning at mux_9a1.sv(16): variable \"rgb6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389176 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb5 mux_9a1.sv(17) " "Verilog HDL Always Construct warning at mux_9a1.sv(17): variable \"rgb5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389176 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb4 mux_9a1.sv(18) " "Verilog HDL Always Construct warning at mux_9a1.sv(18): variable \"rgb4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389176 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb3 mux_9a1.sv(19) " "Verilog HDL Always Construct warning at mux_9a1.sv(19): variable \"rgb3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389177 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb2 mux_9a1.sv(20) " "Verilog HDL Always Construct warning at mux_9a1.sv(20): variable \"rgb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389177 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb1 mux_9a1.sv(21) " "Verilog HDL Always Construct warning at mux_9a1.sv(21): variable \"rgb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389177 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb0 mux_9a1.sv(22) " "Verilog HDL Always Construct warning at mux_9a1.sv(22): variable \"rgb0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665005389177 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "videoGenerador:vG\|controlTOP:control\|contador_seleccionador\[1\] " "Net \"videoGenerador:vG\|controlTOP:control\|contador_seleccionador\[1\]\" is missing source, defaulting to GND" {  } { { "controlTOP.sv" "contador_seleccionador\[1\]" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1665005389428 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1665005389428 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "9 " "Found 9 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665005390082 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665005390082 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665005390082 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665005390082 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665005390082 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665005390082 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665005390082 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665005390082 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665005390082 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1665005390082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "videoGenerador:vG\|controlTOP:control\|rectgen:seleccionador\|temp " "LATCH primitive \"videoGenerador:vG\|controlTOP:control\|rectgen:seleccionador\|temp\" is permanently enabled" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665005390730 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665005391333 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "jugador10 GND " "Pin \"jugador10\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665005391803 "|vga|jugador10"} { "Warning" "WMLS_MLS_STUCK_PIN" "jugador11 GND " "Pin \"jugador11\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665005391803 "|vga|jugador11"} { "Warning" "WMLS_MLS_STUCK_PIN" "jugador12 GND " "Pin \"jugador12\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665005391803 "|vga|jugador12"} { "Warning" "WMLS_MLS_STUCK_PIN" "jugador13 GND " "Pin \"jugador13\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665005391803 "|vga|jugador13"} { "Warning" "WMLS_MLS_STUCK_PIN" "jugador14 GND " "Pin \"jugador14\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665005391803 "|vga|jugador14"} { "Warning" "WMLS_MLS_STUCK_PIN" "jugador15 GND " "Pin \"jugador15\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665005391803 "|vga|jugador15"} { "Warning" "WMLS_MLS_STUCK_PIN" "jugador16 GND " "Pin \"jugador16\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665005391803 "|vga|jugador16"} { "Warning" "WMLS_MLS_STUCK_PIN" "jugador17 GND " "Pin \"jugador17\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665005391803 "|vga|jugador17"} { "Warning" "WMLS_MLS_STUCK_PIN" "jugador18 GND " "Pin \"jugador18\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665005391803 "|vga|jugador18"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665005391803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665005391970 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665005392473 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/output_files/vgaController.map.smsg " "Generated suppressed messages file C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/output_files/vgaController.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005392597 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665005392835 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665005392835 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "boton " "No output dependent on input pin \"boton\"" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665005393040 "|vga|boton"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1665005393040 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "282 " "Implemented 282 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665005393042 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665005393042 ""} { "Info" "ICUT_CUT_TM_LCELLS" "240 " "Implemented 240 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665005393042 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665005393042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665005393090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 05 15:29:53 2022 " "Processing ended: Wed Oct 05 15:29:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665005393090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665005393090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665005393090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665005393090 ""}
