#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005933A0 .scope module, "circuito" "circuito" 2 61;
 .timescale 0 0;
v005EBC38_0 .var "clear", 0 0;
v005EBC90_0 .net "clk", 0 0, v005EBBE0_0; 1 drivers
v005EBCE8_0 .var "endereco", 0 0;
v005EBD40_0 .var "entrada", 3 0;
v005EBD98_0 .net "saida", 3 0, v00599DA0_0; 1 drivers
v005EBDF0_0 .var "write", 0 0;
S_0059B3C8 .scope module, "CLK" "clock" 2 71, 3 1, S_005933A0;
 .timescale 0 0;
v005EBBE0_0 .var "clk", 0 0;
S_00593208 .scope module, "MEMORIA" "RAM2x4" 2 73, 2 42, S_005933A0;
 .timescale 0 0;
v005EB818_0 .net "addr", 0 0, v005EBCE8_0; 1 drivers
v005EB870_0 .net "clear", 0 0, v005EBC38_0; 1 drivers
v005EB8C8_0 .alias "clk", 0 0, v005EBC90_0;
v005EB920_0 .var "constante", 0 0;
v005EB978_0 .net "data", 3 0, v005EBD40_0; 1 drivers
v005EB9D0_0 .net "dmux1", 0 0, v005EB768_0; 1 drivers
v005EBA28_0 .net "dmux2", 0 0, v005EB7C0_0; 1 drivers
RS_005B3BB4 .resolv tri, L_005EC818, L_005EC8C8, L_005EC978, L_005ECA28;
v005EBA80_0 .net8 "outm1", 3 0, RS_005B3BB4; 4 drivers
RS_005B3BCC .resolv tri, L_005EDC88, L_005EDD38, L_005EDDE8, L_005EDE98;
v005EBAD8_0 .net8 "outm2", 3 0, RS_005B3BCC; 4 drivers
v005EBB30_0 .net "rw", 0 0, v005EBDF0_0; 1 drivers
v005EBB88_0 .alias "sai", 3 0, v005EBD98_0;
S_0059B450 .scope module, "DMUX" "dmx1bit" 2 51, 3 41, S_00593208;
 .timescale 0 0;
v005EB6B8_0 .net "a", 0 0, v005EB920_0; 1 drivers
v005EB710_0 .alias "key", 0 0, v005EB818_0;
v005EB768_0 .var "s0", 0 0;
v005EB7C0_0 .var "s1", 0 0;
E_0059D558 .event edge, v005EB6B8_0, v005EA298_0, v005EB3A0_0, v00599D48_0;
S_00592E50 .scope module, "MEMORIA1" "RAM1x4" 2 53, 2 11, S_00593208;
 .timescale 0 0;
L_005B34A8 .functor AND 1, v005EB768_0, v005EBBE0_0, v005EBDF0_0, C4<1>;
L_005B3438 .functor NOT 1, L_005EC298, C4<0>, C4<0>, C4<0>;
L_005A29C0 .functor NOT 1, L_005EC2F0, C4<0>, C4<0>, C4<0>;
L_005B35C0 .functor NOT 1, L_005EC348, C4<0>, C4<0>, C4<0>;
L_005B3668 .functor NOT 1, L_005EC3A0, C4<0>, C4<0>, C4<0>;
L_005B3748 .functor AND 1, v005EB768_0, L_005EC870, C4<1>, C4<1>;
L_005A2B10 .functor AND 1, v005EB768_0, L_005EC920, C4<1>, C4<1>;
L_005B37F0 .functor AND 1, v005EB768_0, L_005EC9D0, C4<1>, C4<1>;
L_005B3898 .functor AND 1, v005EB768_0, L_005ECA80, C4<1>, C4<1>;
v005EADF0_0 .net "No1", 0 0, L_005B3438; 1 drivers
v005EAE48_0 .net "No2", 0 0, L_005A29C0; 1 drivers
v005EAEA0_0 .net "No3", 0 0, L_005B35C0; 1 drivers
v005EAEF8_0 .net "No4", 0 0, L_005B3668; 1 drivers
v005EAF50_0 .net *"_s1", 0 0, L_005EC298; 1 drivers
v005EAFD8_0 .net *"_s3", 0 0, L_005EC2F0; 1 drivers
v005EB030_0 .net *"_s32", 0 0, L_005B3748; 1 drivers
v005EB088_0 .net *"_s35", 0 0, L_005EC870; 1 drivers
v005EB0E0_0 .net *"_s36", 0 0, L_005A2B10; 1 drivers
v005EB138_0 .net *"_s39", 0 0, L_005EC920; 1 drivers
v005EB190_0 .net *"_s40", 0 0, L_005B37F0; 1 drivers
v005EB1E8_0 .net *"_s43", 0 0, L_005EC9D0; 1 drivers
v005EB240_0 .net *"_s44", 0 0, L_005B3898; 1 drivers
v005EB298_0 .net *"_s47", 0 0, L_005ECA80; 1 drivers
v005EB2F0_0 .net *"_s5", 0 0, L_005EC348; 1 drivers
v005EB348_0 .net *"_s7", 0 0, L_005EC3A0; 1 drivers
v005EB3A0_0 .alias "addr", 0 0, v005EB9D0_0;
v005EB3F8_0 .alias "clear", 0 0, v005EB870_0;
v005EB450_0 .alias "clk", 0 0, v005EBC90_0;
v005EB4A8_0 .alias "d", 3 0, v005EB978_0;
RS_005B4244 .resolv tri, L_005EC3F8, L_005EC500, L_005EC608, L_005EC710;
v005EB500_0 .net8 "q", 3 0, RS_005B4244; 4 drivers
RS_005B425C .resolv tri, L_005EC450, L_005EC558, L_005EC660, L_005EC768;
v005EB558_0 .net8 "qnot", 3 0, RS_005B425C; 4 drivers
v005EB5B0_0 .alias "rw", 0 0, v005EBB30_0;
v005EB608_0 .net "s", 0 0, L_005B34A8; 1 drivers
v005EB660_0 .alias "sai", 3 0, v005EBA80_0;
L_005EC298 .part v005EBD40_0, 0, 1;
L_005EC2F0 .part v005EBD40_0, 1, 1;
L_005EC348 .part v005EBD40_0, 2, 1;
L_005EC3A0 .part v005EBD40_0, 3, 1;
L_005EC3F8 .part/pv v005EAD40_0, 0, 1, 4;
L_005EC450 .part/pv v005EAD98_0, 0, 1, 4;
L_005EC4A8 .part v005EBD40_0, 0, 1;
L_005EC500 .part/pv v005EAB30_0, 1, 1, 4;
L_005EC558 .part/pv v005EAB88_0, 1, 1, 4;
L_005EC5B0 .part v005EBD40_0, 1, 1;
L_005EC608 .part/pv v005EA920_0, 2, 1, 4;
L_005EC660 .part/pv v005EA978_0, 2, 1, 4;
L_005EC6B8 .part v005EBD40_0, 2, 1;
L_005EC710 .part/pv v005EA710_0, 3, 1, 4;
L_005EC768 .part/pv v005EA768_0, 3, 1, 4;
L_005EC7C0 .part v005EBD40_0, 3, 1;
L_005EC818 .part/pv L_005B3748, 0, 1, 4;
L_005EC870 .part RS_005B4244, 0, 1;
L_005EC8C8 .part/pv L_005A2B10, 1, 1, 4;
L_005EC920 .part RS_005B4244, 1, 1;
L_005EC978 .part/pv L_005B37F0, 2, 1, 4;
L_005EC9D0 .part RS_005B4244, 2, 1;
L_005ECA28 .part/pv L_005B3898, 3, 1, 4;
L_005ECA80 .part RS_005B4244, 3, 1;
S_0059B4D8 .scope module, "FLIP1" "jkff" 2 29, 3 14, S_00592E50;
 .timescale 0 0;
v005EABE0_0 .alias "clear", 0 0, v005EB870_0;
v005EAC38_0 .alias "clk", 0 0, v005EB608_0;
v005EAC90_0 .net "j", 0 0, L_005EC4A8; 1 drivers
v005EACE8_0 .alias "k", 0 0, v005EADF0_0;
v005EAD40_0 .var "q", 0 0;
v005EAD98_0 .var "qnot", 0 0;
S_0059B560 .scope module, "FLIP2" "jkff" 2 30, 3 14, S_00592E50;
 .timescale 0 0;
v005EA9D0_0 .alias "clear", 0 0, v005EB870_0;
v005EAA28_0 .alias "clk", 0 0, v005EB608_0;
v005EAA80_0 .net "j", 0 0, L_005EC5B0; 1 drivers
v005EAAD8_0 .alias "k", 0 0, v005EAE48_0;
v005EAB30_0 .var "q", 0 0;
v005EAB88_0 .var "qnot", 0 0;
S_0059B5E8 .scope module, "FLIP3" "jkff" 2 31, 3 14, S_00592E50;
 .timescale 0 0;
v005EA7C0_0 .alias "clear", 0 0, v005EB870_0;
v005EA818_0 .alias "clk", 0 0, v005EB608_0;
v005EA870_0 .net "j", 0 0, L_005EC6B8; 1 drivers
v005EA8C8_0 .alias "k", 0 0, v005EAEA0_0;
v005EA920_0 .var "q", 0 0;
v005EA978_0 .var "qnot", 0 0;
S_0059B010 .scope module, "FLIP4" "jkff" 2 32, 3 14, S_00592E50;
 .timescale 0 0;
v005EA5B0_0 .alias "clear", 0 0, v005EB870_0;
v005EA608_0 .alias "clk", 0 0, v005EB608_0;
v005EA660_0 .net "j", 0 0, L_005EC7C0; 1 drivers
v005EA6B8_0 .alias "k", 0 0, v005EAEF8_0;
v005EA710_0 .var "q", 0 0;
v005EA768_0 .var "qnot", 0 0;
E_00594740/0 .event edge, v00599DF8_0;
E_00594740/1 .event posedge, v005EA608_0;
E_00594740 .event/or E_00594740/0, E_00594740/1;
S_005930F8 .scope module, "MEMORIA2" "RAM1x4" 2 54, 2 11, S_00593208;
 .timescale 0 0;
L_005B3940 .functor AND 1, v005EB7C0_0, v005EBBE0_0, v005EBDF0_0, C4<1>;
L_005B3978 .functor NOT 1, L_005ECAD8, C4<0>, C4<0>, C4<0>;
L_005B3A20 .functor NOT 1, L_005ECB30, C4<0>, C4<0>, C4<0>;
L_005B3AC8 .functor NOT 1, L_005ECB88, C4<0>, C4<0>, C4<0>;
L_005B3B70 .functor NOT 1, L_005ECBE0, C4<0>, C4<0>, C4<0>;
L_005ED480 .functor AND 1, v005EB7C0_0, L_005EDCE0, C4<1>, C4<1>;
L_005B3400 .functor AND 1, v005EB7C0_0, L_005EDD90, C4<1>, C4<1>;
L_005ED528 .functor AND 1, v005EB7C0_0, L_005EDE40, C4<1>, C4<1>;
L_005ED5D0 .functor AND 1, v005EB7C0_0, L_005EDEF0, C4<1>, C4<1>;
v0059A638_0 .net "No1", 0 0, L_005B3978; 1 drivers
v0059A690_0 .net "No2", 0 0, L_005B3A20; 1 drivers
v0059A6E8_0 .net "No3", 0 0, L_005B3AC8; 1 drivers
v0059A740_0 .net "No4", 0 0, L_005B3B70; 1 drivers
v0059A798_0 .net *"_s1", 0 0, L_005ECAD8; 1 drivers
v0059A7F0_0 .net *"_s3", 0 0, L_005ECB30; 1 drivers
v0059A848_0 .net *"_s32", 0 0, L_005ED480; 1 drivers
v0059A8A0_0 .net *"_s35", 0 0, L_005EDCE0; 1 drivers
v005E9FD8_0 .net *"_s36", 0 0, L_005B3400; 1 drivers
v005EA030_0 .net *"_s39", 0 0, L_005EDD90; 1 drivers
v005EA088_0 .net *"_s40", 0 0, L_005ED528; 1 drivers
v005EA0E0_0 .net *"_s43", 0 0, L_005EDE40; 1 drivers
v005EA138_0 .net *"_s44", 0 0, L_005ED5D0; 1 drivers
v005EA190_0 .net *"_s47", 0 0, L_005EDEF0; 1 drivers
v005EA1E8_0 .net *"_s5", 0 0, L_005ECB88; 1 drivers
v005EA240_0 .net *"_s7", 0 0, L_005ECBE0; 1 drivers
v005EA298_0 .alias "addr", 0 0, v005EBA28_0;
v005EA2F0_0 .alias "clear", 0 0, v005EB870_0;
v005EA348_0 .alias "clk", 0 0, v005EBC90_0;
v005EA3A0_0 .alias "d", 3 0, v005EB978_0;
RS_005B3F2C .resolv tri, L_005ECC38, L_005ECD40, L_005ECE48, L_005ECF50;
v005EA3F8_0 .net8 "q", 3 0, RS_005B3F2C; 4 drivers
RS_005B3F44 .resolv tri, L_005ECC90, L_005ECD98, L_005ECEA0, L_005EDBD8;
v005EA450_0 .net8 "qnot", 3 0, RS_005B3F44; 4 drivers
v005EA4A8_0 .alias "rw", 0 0, v005EBB30_0;
v005EA500_0 .net "s", 0 0, L_005B3940; 1 drivers
v005EA558_0 .alias "sai", 3 0, v005EBAD8_0;
L_005ECAD8 .part v005EBD40_0, 0, 1;
L_005ECB30 .part v005EBD40_0, 1, 1;
L_005ECB88 .part v005EBD40_0, 2, 1;
L_005ECBE0 .part v005EBD40_0, 3, 1;
L_005ECC38 .part/pv v0059A588_0, 0, 1, 4;
L_005ECC90 .part/pv v0059A5E0_0, 0, 1, 4;
L_005ECCE8 .part v005EBD40_0, 0, 1;
L_005ECD40 .part/pv v0059A378_0, 1, 1, 4;
L_005ECD98 .part/pv v0059A3D0_0, 1, 1, 4;
L_005ECDF0 .part v005EBD40_0, 1, 1;
L_005ECE48 .part/pv v0059A168_0, 2, 1, 4;
L_005ECEA0 .part/pv v0059A1C0_0, 2, 1, 4;
L_005ECEF8 .part v005EBD40_0, 2, 1;
L_005ECF50 .part/pv v00599F58_0, 3, 1, 4;
L_005EDBD8 .part/pv v00599FB0_0, 3, 1, 4;
L_005EDC30 .part v005EBD40_0, 3, 1;
L_005EDC88 .part/pv L_005ED480, 0, 1, 4;
L_005EDCE0 .part RS_005B3F2C, 0, 1;
L_005EDD38 .part/pv L_005B3400, 1, 1, 4;
L_005EDD90 .part RS_005B3F2C, 1, 1;
L_005EDDE8 .part/pv L_005ED528, 2, 1, 4;
L_005EDE40 .part RS_005B3F2C, 2, 1;
L_005EDE98 .part/pv L_005ED5D0, 3, 1, 4;
L_005EDEF0 .part RS_005B3F2C, 3, 1;
S_00592ED8 .scope module, "FLIP1" "jkff" 2 29, 3 14, S_005930F8;
 .timescale 0 0;
v0059A428_0 .alias "clear", 0 0, v005EB870_0;
v0059A480_0 .alias "clk", 0 0, v005EA500_0;
v0059A4D8_0 .net "j", 0 0, L_005ECCE8; 1 drivers
v0059A530_0 .alias "k", 0 0, v0059A638_0;
v0059A588_0 .var "q", 0 0;
v0059A5E0_0 .var "qnot", 0 0;
S_00592F60 .scope module, "FLIP2" "jkff" 2 30, 3 14, S_005930F8;
 .timescale 0 0;
v0059A218_0 .alias "clear", 0 0, v005EB870_0;
v0059A270_0 .alias "clk", 0 0, v005EA500_0;
v0059A2C8_0 .net "j", 0 0, L_005ECDF0; 1 drivers
v0059A320_0 .alias "k", 0 0, v0059A690_0;
v0059A378_0 .var "q", 0 0;
v0059A3D0_0 .var "qnot", 0 0;
S_00592FE8 .scope module, "FLIP3" "jkff" 2 31, 3 14, S_005930F8;
 .timescale 0 0;
v0059A008_0 .alias "clear", 0 0, v005EB870_0;
v0059A060_0 .alias "clk", 0 0, v005EA500_0;
v0059A0B8_0 .net "j", 0 0, L_005ECEF8; 1 drivers
v0059A110_0 .alias "k", 0 0, v0059A6E8_0;
v0059A168_0 .var "q", 0 0;
v0059A1C0_0 .var "qnot", 0 0;
S_00593070 .scope module, "FLIP4" "jkff" 2 32, 3 14, S_005930F8;
 .timescale 0 0;
v00599DF8_0 .alias "clear", 0 0, v005EB870_0;
v00599E50_0 .alias "clk", 0 0, v005EA500_0;
v00599EA8_0 .net "j", 0 0, L_005EDC30; 1 drivers
v00599F00_0 .alias "k", 0 0, v0059A740_0;
v00599F58_0 .var "q", 0 0;
v00599FB0_0 .var "qnot", 0 0;
E_00594400/0 .event edge, v00599DF8_0;
E_00594400/1 .event posedge, v00599E50_0;
E_00594400 .event/or E_00594400/0, E_00594400/1;
S_00593180 .scope module, "MUX" "mux1bit" 2 56, 3 113, S_00593208;
 .timescale 0 0;
v00599C98_0 .alias "i0", 3 0, v005EBA80_0;
v00599CF0_0 .alias "i1", 3 0, v005EBAD8_0;
v00599D48_0 .alias "key", 0 0, v005EB818_0;
v00599DA0_0 .var "s", 3 0;
E_005943E0 .event edge, v00599C98_0, v00599CF0_0, v00599D48_0;
S_00593318 .scope module, "dmx2bits" "dmx2bits" 3 63;
 .timescale 0 0;
v005EBE48_0 .net "key", 1 0, C4<zz>; 0 drivers
v005EBEA0_0 .var "s0", 0 0;
v005EBEF8_0 .var "s1", 0 0;
v005EBF50_0 .var "s2", 0 0;
v005EBFD8_0 .var "s3", 0 0;
v005EC030_0 .net "x", 0 0, C4<z>; 0 drivers
E_0059D2B8 .event negedge, v005EC030_0;
E_0059D038/0 .event edge, v005EBE48_0;
E_0059D038/1 .event posedge, v005EC030_0;
E_0059D038 .event/or E_0059D038/0, E_0059D038/1;
S_00593290 .scope module, "mux1bit2" "mux1bit2" 3 131;
 .timescale 0 0;
v005EC088_0 .net "in0", 7 0, C4<zzzzzzzz>; 0 drivers
v005EC0E0_0 .net "in1", 7 0, C4<zzzzzzzz>; 0 drivers
v005EC138_0 .net "in2", 7 0, C4<zzzzzzzz>; 0 drivers
v005EC190_0 .net "in3", 7 0, C4<zzzzzzzz>; 0 drivers
v005EC1E8_0 .net "key", 1 0, C4<zz>; 0 drivers
v005EC240_0 .var "s", 7 0;
E_0059CFF8/0 .event edge, v005EC190_0, v005EC138_0, v005EC0E0_0, v005EC088_0;
E_0059CFF8/1 .event edge, v005EC1E8_0;
E_0059CFF8 .event/or E_0059CFF8/0, E_0059CFF8/1;
    .scope S_0059B3C8;
T_0 ;
    %set/v v005EBBE0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0059B3C8;
T_1 ;
    %delay 6, 0;
    %load/v 8, v005EBBE0_0, 1;
    %inv 8, 1;
    %set/v v005EBBE0_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0059B450;
T_2 ;
    %set/v v005EB768_0, 0, 1;
    %set/v v005EB7C0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0059B450;
T_3 ;
    %wait E_0059D558;
    %load/v 8, v005EB710_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v005EB6B8_0, 1;
    %set/v v005EB768_0, 8, 1;
    %set/v v005EB7C0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %set/v v005EB768_0, 0, 1;
    %load/v 8, v005EB6B8_0, 1;
    %set/v v005EB7C0_0, 8, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0059B4D8;
T_4 ;
    %wait E_00594740;
    %load/v 8, v005EABE0_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAD40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAD98_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005EAC90_0, 1;
    %load/v 9, v005EACE8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAD40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAD98_0, 0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005EAC90_0, 1;
    %inv 8, 1;
    %load/v 9, v005EACE8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAD40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAD98_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v005EAC90_0, 1;
    %load/v 9, v005EACE8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %load/v 8, v005EAD40_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAD40_0, 0, 8;
    %load/v 8, v005EAD98_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAD98_0, 0, 8;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0059B560;
T_5 ;
    %wait E_00594740;
    %load/v 8, v005EA9D0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAB30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAB88_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005EAA80_0, 1;
    %load/v 9, v005EAAD8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAB30_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAB88_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005EAA80_0, 1;
    %inv 8, 1;
    %load/v 9, v005EAAD8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAB30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAB88_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v005EAA80_0, 1;
    %load/v 9, v005EAAD8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %load/v 8, v005EAB30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAB30_0, 0, 8;
    %load/v 8, v005EAB88_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAB88_0, 0, 8;
T_5.6 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0059B5E8;
T_6 ;
    %wait E_00594740;
    %load/v 8, v005EA7C0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA920_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA978_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005EA870_0, 1;
    %load/v 9, v005EA8C8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA920_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA978_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005EA870_0, 1;
    %inv 8, 1;
    %load/v 9, v005EA8C8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA920_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA978_0, 0, 1;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v005EA870_0, 1;
    %load/v 9, v005EA8C8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.6, 8;
    %load/v 8, v005EA920_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA920_0, 0, 8;
    %load/v 8, v005EA978_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA978_0, 0, 8;
T_6.6 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0059B010;
T_7 ;
    %wait E_00594740;
    %load/v 8, v005EA5B0_0, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA710_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA768_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005EA660_0, 1;
    %load/v 9, v005EA6B8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA710_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA768_0, 0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v005EA660_0, 1;
    %inv 8, 1;
    %load/v 9, v005EA6B8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA710_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA768_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %load/v 8, v005EA660_0, 1;
    %load/v 9, v005EA6B8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.6, 8;
    %load/v 8, v005EA710_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA710_0, 0, 8;
    %load/v 8, v005EA768_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA768_0, 0, 8;
T_7.6 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00592ED8;
T_8 ;
    %wait E_00594400;
    %load/v 8, v0059A428_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A588_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A5E0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0059A4D8_0, 1;
    %load/v 9, v0059A530_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A588_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A5E0_0, 0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0059A4D8_0, 1;
    %inv 8, 1;
    %load/v 9, v0059A530_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A588_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A5E0_0, 0, 1;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v0059A4D8_0, 1;
    %load/v 9, v0059A530_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.6, 8;
    %load/v 8, v0059A588_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A588_0, 0, 8;
    %load/v 8, v0059A5E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A5E0_0, 0, 8;
T_8.6 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00592F60;
T_9 ;
    %wait E_00594400;
    %load/v 8, v0059A218_0, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A378_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A3D0_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0059A2C8_0, 1;
    %load/v 9, v0059A320_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A378_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A3D0_0, 0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v0059A2C8_0, 1;
    %inv 8, 1;
    %load/v 9, v0059A320_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A378_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A3D0_0, 0, 1;
    %jmp T_9.5;
T_9.4 ;
    %load/v 8, v0059A2C8_0, 1;
    %load/v 9, v0059A320_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.6, 8;
    %load/v 8, v0059A378_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A378_0, 0, 8;
    %load/v 8, v0059A3D0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A3D0_0, 0, 8;
T_9.6 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00592FE8;
T_10 ;
    %wait E_00594400;
    %load/v 8, v0059A008_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A1C0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0059A0B8_0, 1;
    %load/v 9, v0059A110_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A168_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A1C0_0, 0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0059A0B8_0, 1;
    %inv 8, 1;
    %load/v 9, v0059A110_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A1C0_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %load/v 8, v0059A0B8_0, 1;
    %load/v 9, v0059A110_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.6, 8;
    %load/v 8, v0059A168_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A168_0, 0, 8;
    %load/v 8, v0059A1C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0059A1C0_0, 0, 8;
T_10.6 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00593070;
T_11 ;
    %wait E_00594400;
    %load/v 8, v00599DF8_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00599F58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00599FB0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v00599EA8_0, 1;
    %load/v 9, v00599F00_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00599F58_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00599FB0_0, 0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v00599EA8_0, 1;
    %inv 8, 1;
    %load/v 9, v00599F00_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00599F58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00599FB0_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %load/v 8, v00599EA8_0, 1;
    %load/v 9, v00599F00_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.6, 8;
    %load/v 8, v00599F58_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00599F58_0, 0, 8;
    %load/v 8, v00599FB0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00599FB0_0, 0, 8;
T_11.6 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00593180;
T_12 ;
    %wait E_005943E0;
    %load/v 8, v00599D48_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v00599C98_0, 4;
    %set/v v00599DA0_0, 8, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v00599CF0_0, 4;
    %set/v v00599DA0_0, 8, 4;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00593208;
T_13 ;
    %set/v v005EB920_0, 1, 1;
    %end;
    .thread T_13;
    .scope S_005933A0;
T_14 ;
    %set/v v005EBD40_0, 0, 4;
    %set/v v005EBC38_0, 1, 1;
    %set/v v005EBCE8_0, 0, 1;
    %set/v v005EBDF0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_005933A0;
T_15 ;
    %vpi_call 2 86 "$display", "Exercicio02";
    %vpi_call 2 87 "$display", "Autor: Rodolfo Herman - 451612";
    %vpi_call 2 88 "$display", "\012Memoria 2x4\012";
    %vpi_call 2 89 "$monitor", "ENDERE\307O = %b   CARGA = %b   RW = %b   CLOCK = %b   SAIDA = %b  ", v005EBCE8_0, v005EBD40_0, v005EBDF0_0, v005EBC90_0, v005EBD98_0;
    %delay 6, 0;
    %set/v v005EBC38_0, 0, 1;
    %delay 12, 0;
    %set/v v005EBCE8_0, 1, 1;
    %set/v v005EBDF0_0, 1, 1;
    %movi 8, 3, 4;
    %set/v v005EBD40_0, 8, 4;
    %delay 12, 0;
    %set/v v005EBCE8_0, 0, 1;
    %set/v v005EBDF0_0, 1, 1;
    %movi 8, 1, 4;
    %set/v v005EBD40_0, 8, 4;
    %delay 12, 0;
    %set/v v005EBCE8_0, 1, 1;
    %set/v v005EBDF0_0, 0, 1;
    %movi 8, 11, 4;
    %set/v v005EBD40_0, 8, 4;
    %delay 12, 0;
    %set/v v005EBCE8_0, 0, 1;
    %set/v v005EBDF0_0, 0, 1;
    %movi 8, 13, 4;
    %set/v v005EBD40_0, 8, 4;
    %delay 6, 0;
    %vpi_call 2 104 "$finish";
    %end;
    .thread T_15;
    .scope S_00593318;
T_16 ;
    %set/v v005EBEA0_0, 0, 1;
    %set/v v005EBEF8_0, 0, 1;
    %set/v v005EBF50_0, 0, 1;
    %set/v v005EBFD8_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_00593318;
T_17 ;
    %wait E_0059D038;
    %load/v 8, v005EBE48_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %set/v v005EBEA0_0, 1, 1;
    %set/v v005EBEF8_0, 0, 1;
    %set/v v005EBF50_0, 0, 1;
    %set/v v005EBFD8_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v005EBE48_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_17.2, 4;
    %set/v v005EBEA0_0, 0, 1;
    %set/v v005EBEF8_0, 1, 1;
    %set/v v005EBF50_0, 0, 1;
    %set/v v005EBFD8_0, 0, 1;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v005EBE48_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_17.4, 4;
    %set/v v005EBEA0_0, 0, 1;
    %set/v v005EBEF8_0, 0, 1;
    %set/v v005EBF50_0, 1, 1;
    %set/v v005EBFD8_0, 0, 1;
    %jmp T_17.5;
T_17.4 ;
    %load/v 8, v005EBE48_0, 2;
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_17.6, 4;
    %set/v v005EBEA0_0, 0, 1;
    %set/v v005EBEF8_0, 0, 1;
    %set/v v005EBF50_0, 0, 1;
    %set/v v005EBFD8_0, 1, 1;
T_17.6 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00593318;
T_18 ;
    %wait E_0059D2B8;
    %set/v v005EBEA0_0, 0, 1;
    %set/v v005EBEF8_0, 0, 1;
    %set/v v005EBF50_0, 0, 1;
    %set/v v005EBFD8_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_00593290;
T_19 ;
    %wait E_0059CFF8;
    %load/v 8, v005EC1E8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %load/v 8, v005EC088_0, 8;
    %set/v v005EC240_0, 8, 8;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v005EC1E8_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_19.2, 4;
    %load/v 8, v005EC0E0_0, 8;
    %set/v v005EC240_0, 8, 8;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v005EC1E8_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_19.4, 4;
    %load/v 8, v005EC138_0, 8;
    %set/v v005EC240_0, 8, 8;
    %jmp T_19.5;
T_19.4 ;
    %load/v 8, v005EC1E8_0, 2;
    %cmpi/u 8, 3, 2;
    %jmp/0xz  T_19.6, 4;
    %load/v 8, v005EC190_0, 8;
    %set/v v005EC240_0, 8, 8;
T_19.6 ;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Exercicio02.v";
    "./FlipClock.v";
