instruction memory:
	instrMem[ 0 ] = 0x00810007 ( lw 0 1 7 )
	instrMem[ 1 ] = 0x00C10009 ( sw 0 1 9 )
	instrMem[ 2 ] = 0x00820008 ( lw 0 2 8 )
	instrMem[ 3 ] = 0x000A0002 ( add 1 2 2 )
	instrMem[ 4 ] = 0x00520002 ( nor 2 2 2 )
	instrMem[ 5 ] = 0x00C20009 ( sw 0 2 9 )
	instrMem[ 6 ] = 0x01800000 ( halt )
	instrMem[ 7 ] = 0x00000005 ( add 0 0 5 )
	instrMem[ 8 ] = 0x00000006 ( add 0 0 6 )
	instrMem[ 9 ] = 0x00000000 ( add 0 0 0 )

@@@
state before cycle 0 starts:
	pc = 0
	data memory:
		dataMem[ 0 ] = 0x00810007
		dataMem[ 1 ] = 0x00C10009
		dataMem[ 2 ] = 0x00820008
		dataMem[ 3 ] = 0x000A0002
		dataMem[ 4 ] = 0x00520002
		dataMem[ 5 ] = 0x00C20009
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000005
		dataMem[ 8 ] = 0x00000006
		dataMem[ 9 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state
Fetched instruction 0x00810007 from address 0

@@@
state before cycle 1 starts:
	pc = 1
	data memory:
		dataMem[ 0 ] = 0x00810007
		dataMem[ 1 ] = 0x00C10009
		dataMem[ 2 ] = 0x00820008
		dataMem[ 3 ] = 0x000A0002
		dataMem[ 4 ] = 0x00520002
		dataMem[ 5 ] = 0x00C20009
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000005
		dataMem[ 8 ] = 0x00000006
		dataMem[ 9 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00810007 ( lw 0 1 7 )
		pcPlus1 = 1
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state
Fetched instruction 0x00C10009 from address 1

@@@
state before cycle 2 starts:
	pc = 2
	data memory:
		dataMem[ 0 ] = 0x00810007
		dataMem[ 1 ] = 0x00C10009
		dataMem[ 2 ] = 0x00820008
		dataMem[ 3 ] = 0x000A0002
		dataMem[ 4 ] = 0x00520002
		dataMem[ 5 ] = 0x00C20009
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000005
		dataMem[ 8 ] = 0x00000006
		dataMem[ 9 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00C10009 ( sw 0 1 9 )
		pcPlus1 = 2
	ID/EX pipeline register:
		instruction = 0x00810007 ( lw 0 1 7 )
		pcPlus1 = 1
		valA = 0
		valB = 0 (Don't Care)
		offset = 7
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state
Fetched instruction 0x00820008 from address 2

@@@
state before cycle 3 starts:
	pc = 2
	data memory:
		dataMem[ 0 ] = 0x00810007
		dataMem[ 1 ] = 0x00C10009
		dataMem[ 2 ] = 0x00820008
		dataMem[ 3 ] = 0x000A0002
		dataMem[ 4 ] = 0x00520002
		dataMem[ 5 ] = 0x00C20009
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000005
		dataMem[ 8 ] = 0x00000006
		dataMem[ 9 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00C10009 ( sw 0 1 9 )
		pcPlus1 = 2
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 2 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 9 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00810007 ( lw 0 1 7 )
		branchTarget 8 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 7
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state
Fetched instruction 0x00820008 from address 2

@@@
state before cycle 4 starts:
	pc = 3
	data memory:
		dataMem[ 0 ] = 0x00810007
		dataMem[ 1 ] = 0x00C10009
		dataMem[ 2 ] = 0x00820008
		dataMem[ 3 ] = 0x000A0002
		dataMem[ 4 ] = 0x00520002
		dataMem[ 5 ] = 0x00C20009
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000005
		dataMem[ 8 ] = 0x00000006
		dataMem[ 9 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00820008 ( lw 0 2 8 )
		pcPlus1 = 3
	ID/EX pipeline register:
		instruction = 0x00C10009 ( sw 0 1 9 )
		pcPlus1 = 2
		valA = 0
		valB = 0
		offset = 9
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 11 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00810007 ( lw 0 1 7 )
		writeData = 5
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state
Fetched instruction 0x000A0002 from address 3

@@@
state before cycle 5 starts:
	pc = 4
	data memory:
		dataMem[ 0 ] = 0x00810007
		dataMem[ 1 ] = 0x00C10009
		dataMem[ 2 ] = 0x00820008
		dataMem[ 3 ] = 0x000A0002
		dataMem[ 4 ] = 0x00520002
		dataMem[ 5 ] = 0x00C20009
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000005
		dataMem[ 8 ] = 0x00000006
		dataMem[ 9 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 5
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x000A0002 ( add 1 2 2 )
		pcPlus1 = 4
	ID/EX pipeline register:
		instruction = 0x00820008 ( lw 0 2 8 )
		pcPlus1 = 3
		valA = 0
		valB = 0 (Don't Care)
		offset = 8
	EX/MEM pipeline register:
		instruction = 0x00C10009 ( sw 0 1 9 )
		branchTarget 11 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 9
		valB = 5
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x00810007 ( lw 0 1 7 )
		writeData = 5
end state
Fetched instruction 0x00520002 from address 4

@@@
state before cycle 6 starts:
	pc = 4
	data memory:
		dataMem[ 0 ] = 0x00810007
		dataMem[ 1 ] = 0x00C10009
		dataMem[ 2 ] = 0x00820008
		dataMem[ 3 ] = 0x000A0002
		dataMem[ 4 ] = 0x00520002
		dataMem[ 5 ] = 0x00C20009
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000005
		dataMem[ 8 ] = 0x00000006
		dataMem[ 9 ] = 0x00000005
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 5
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x000A0002 ( add 1 2 2 )
		pcPlus1 = 4
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 4 (Don't Care)
		valA = 5 (Don't Care)
		valB = 0 (Don't Care)
		offset = 2 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00820008 ( lw 0 2 8 )
		branchTarget 11 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 8
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00C10009 ( sw 0 1 9 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state
Fetched instruction 0x00520002 from address 4

@@@
state before cycle 7 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 0x00810007
		dataMem[ 1 ] = 0x00C10009
		dataMem[ 2 ] = 0x00820008
		dataMem[ 3 ] = 0x000A0002
		dataMem[ 4 ] = 0x00520002
		dataMem[ 5 ] = 0x00C20009
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000005
		dataMem[ 8 ] = 0x00000006
		dataMem[ 9 ] = 0x00000005
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 5
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00520002 ( nor 2 2 2 )
		pcPlus1 = 5
	ID/EX pipeline register:
		instruction = 0x000A0002 ( add 1 2 2 )
		pcPlus1 = 4
		valA = 5
		valB = 0
		offset = 2 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 6 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00820008 ( lw 0 2 8 )
		writeData = 6
	WB/END pipeline register:
		instruction = 0x00C10009 ( sw 0 1 9 )
		writeData = 0 (Don't Care)
end state
Fetched instruction 0x00C20009 from address 5

@@@
state before cycle 8 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 0x00810007
		dataMem[ 1 ] = 0x00C10009
		dataMem[ 2 ] = 0x00820008
		dataMem[ 3 ] = 0x000A0002
		dataMem[ 4 ] = 0x00520002
		dataMem[ 5 ] = 0x00C20009
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000005
		dataMem[ 8 ] = 0x00000006
		dataMem[ 9 ] = 0x00000005
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 5
		reg[ 2 ] = 6
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00C20009 ( sw 0 2 9 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 0x00520002 ( nor 2 2 2 )
		pcPlus1 = 5
		valA = 0
		valB = 0
		offset = 2 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x000A0002 ( add 1 2 2 )
		branchTarget 6 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 11
		valB = 6 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x00820008 ( lw 0 2 8 )
		writeData = 6
end state
Fetched instruction 0x01800000 from address 6
Forwarding applied in EX stage for srcA of instruction 0x00520002

@@@
state before cycle 9 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 0x00810007
		dataMem[ 1 ] = 0x00C10009
		dataMem[ 2 ] = 0x00820008
		dataMem[ 3 ] = 0x000A0002
		dataMem[ 4 ] = 0x00520002
		dataMem[ 5 ] = 0x00C20009
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000005
		dataMem[ 8 ] = 0x00000006
		dataMem[ 9 ] = 0x00000005
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 5
		reg[ 2 ] = 6
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x01800000 ( halt )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 0x00C20009 ( sw 0 2 9 )
		pcPlus1 = 6
		valA = 0
		valB = 6
		offset = 9
	EX/MEM pipeline register:
		instruction = 0x00520002 ( nor 2 2 2 )
		branchTarget 7 (Don't Care)
		eq ? True (Don't Care)
		aluResult = -12
		valB = 11 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x000A0002 ( add 1 2 2 )
		writeData = 11
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state
Fetched instruction 0x00000005 from address 7

@@@
state before cycle 10 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 0x00810007
		dataMem[ 1 ] = 0x00C10009
		dataMem[ 2 ] = 0x00820008
		dataMem[ 3 ] = 0x000A0002
		dataMem[ 4 ] = 0x00520002
		dataMem[ 5 ] = 0x00C20009
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000005
		dataMem[ 8 ] = 0x00000006
		dataMem[ 9 ] = 0x00000005
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 5
		reg[ 2 ] = 11
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00000005 ( add 0 0 5 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 0x01800000 ( halt )
		pcPlus1 = 7
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00C20009 ( sw 0 2 9 )
		branchTarget 15 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 9
		valB = -12
	MEM/WB pipeline register:
		instruction = 0x00520002 ( nor 2 2 2 )
		writeData = -12
	WB/END pipeline register:
		instruction = 0x000A0002 ( add 1 2 2 )
		writeData = 11
end state
Fetched instruction 0x00000006 from address 8

@@@
state before cycle 11 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 0x00810007
		dataMem[ 1 ] = 0x00C10009
		dataMem[ 2 ] = 0x00820008
		dataMem[ 3 ] = 0x000A0002
		dataMem[ 4 ] = 0x00520002
		dataMem[ 5 ] = 0x00C20009
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000005
		dataMem[ 8 ] = 0x00000006
		dataMem[ 9 ] = 0xFFFFFFF4
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 5
		reg[ 2 ] = -12
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00000006 ( add 0 0 6 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 0x00000005 ( add 0 0 5 )
		pcPlus1 = 8
		valA = 0
		valB = 0
		offset = 5 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01800000 ( halt )
		branchTarget 7 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00C20009 ( sw 0 2 9 )
		writeData = -12 (Don't Care)
	WB/END pipeline register:
		instruction = 0x00520002 ( nor 2 2 2 )
		writeData = -12
end state
Fetched instruction 0x00000000 from address 9
Machine halted
Total of 12 cycles executed
Final state of machine:

@@@
state before cycle 12 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 0x00810007
		dataMem[ 1 ] = 0x00C10009
		dataMem[ 2 ] = 0x00820008
		dataMem[ 3 ] = 0x000A0002
		dataMem[ 4 ] = 0x00520002
		dataMem[ 5 ] = 0x00C20009
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000005
		dataMem[ 8 ] = 0x00000006
		dataMem[ 9 ] = 0xFFFFFFF4
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 5
		reg[ 2 ] = -12
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00000000 ( add 0 0 0 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 0x00000006 ( add 0 0 6 )
		pcPlus1 = 9
		valA = 0
		valB = 0
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00000005 ( add 0 0 5 )
		branchTarget 13 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01800000 ( halt )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x00C20009 ( sw 0 2 9 )
		writeData = -12 (Don't Care)
end state
