# ==============================================================================
# REGRESSOR COMMIT DIFF
# ==============================================================================
# File: js/src/jit/CacheIRCompiler.h
# Commit: fbbb339d3fdb
# Full Hash: fbbb339d3fdb70cb2b9f48c1194f6320909b6952
# Author: Andr√© Bargull <andre.bargull@gmail.com>
# Date: 2020-04-08 21:42:38
# Regressor Bug: 1620997
# File Overlap Count: 1
# Description:
#   Bug 1620997 - Part 2: Add JSOp::Pow support to CacheIR. r=jandem
#   
#   There are too few registers available on x86, so the code tries to reuse the output
#   operand's type register in addition to its payload register.
#   
# ==============================================================================

diff -r 815e8172ee57 -r fbbb339d3fdb js/src/jit/CacheIRCompiler.h
--- a/js/src/jit/CacheIRCompiler.h	Tue Apr 07 11:22:51 2020 +0000
+++ b/js/src/jit/CacheIRCompiler.h	Tue Apr 07 11:46:58 2020 +0000
@@ -81,11 +81,13 @@
   _(DoubleMulResult)                      \
   _(DoubleDivResult)                      \
   _(DoubleModResult)                      \
+  _(DoublePowResult)                      \
   _(Int32AddResult)                       \
   _(Int32SubResult)                       \
   _(Int32MulResult)                       \
   _(Int32DivResult)                       \
   _(Int32ModResult)                       \
+  _(Int32PowResult)                       \
   _(Int32BitOrResult)                     \
   _(Int32BitXorResult)                    \
   _(Int32BitAndResult)                    \
