#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001dced1780f0 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v000001dced1d4ed0_0 .var "CLK", 0 0;
v000001dced1d58d0_0 .net "INSTRUCTION", 31 0, L_000001dced1d5a10;  1 drivers
v000001dced1d4cf0_0 .net "PC", 31 0, v000001dced1d21d0_0;  1 drivers
v000001dced1d6370_0 .var "RESET", 0 0;
v000001dced1d5650_0 .net *"_ivl_0", 7 0, L_000001dced1d5fb0;  1 drivers
v000001dced1d4b10_0 .net *"_ivl_10", 31 0, L_000001dced1d55b0;  1 drivers
v000001dced1d5010_0 .net *"_ivl_12", 7 0, L_000001dced1d6690;  1 drivers
L_000001dced260118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dced1d6410_0 .net/2u *"_ivl_14", 31 0, L_000001dced260118;  1 drivers
v000001dced1d5f10_0 .net *"_ivl_16", 31 0, L_000001dced1d65f0;  1 drivers
v000001dced1d5dd0_0 .net *"_ivl_18", 7 0, L_000001dced1d5790;  1 drivers
L_000001dced260088 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001dced1d5b50_0 .net/2u *"_ivl_2", 31 0, L_000001dced260088;  1 drivers
v000001dced1d51f0_0 .net *"_ivl_4", 31 0, L_000001dced1d4a70;  1 drivers
v000001dced1d5510_0 .net *"_ivl_6", 7 0, L_000001dced1d5970;  1 drivers
L_000001dced2600d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001dced1d6050_0 .net/2u *"_ivl_8", 31 0, L_000001dced2600d0;  1 drivers
v000001dced1d5150_0 .var/i "i", 31 0;
v000001dced1d5330 .array "instr_mem", 0 1023, 7 0;
L_000001dced1d5fb0 .array/port v000001dced1d5330, L_000001dced1d4a70;
L_000001dced1d4a70 .arith/sum 32, v000001dced1d21d0_0, L_000001dced260088;
L_000001dced1d5970 .array/port v000001dced1d5330, L_000001dced1d55b0;
L_000001dced1d55b0 .arith/sum 32, v000001dced1d21d0_0, L_000001dced2600d0;
L_000001dced1d6690 .array/port v000001dced1d5330, L_000001dced1d65f0;
L_000001dced1d65f0 .arith/sum 32, v000001dced1d21d0_0, L_000001dced260118;
L_000001dced1d5790 .array/port v000001dced1d5330, v000001dced1d21d0_0;
L_000001dced1d5a10 .delay 32 (2,2,2) L_000001dced1d5a10/d;
L_000001dced1d5a10/d .concat [ 8 8 8 8], L_000001dced1d5790, L_000001dced1d6690, L_000001dced1d5970, L_000001dced1d5fb0;
S_000001dced178450 .scope module, "mycpu" "cpu" 2 41, 3 14 0, S_000001dced1780f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 32 "PC";
v000001dced1d33f0_0 .net "ALUOP", 2 0, v000001dced1763e0_0;  1 drivers
v000001dced1d2c70_0 .net "ALURESULT", 7 0, v000001dced1760c0_0;  1 drivers
v000001dced1d1ff0_0 .net "BEQ_OUT", 0 0, v000001dced175940_0;  1 drivers
v000001dced1d3490_0 .net "CLK", 0 0, v000001dced1d4ed0_0;  1 drivers
v000001dced1d3530_0 .net "EXT_OUT", 31 0, L_000001dced2b9c70;  1 drivers
v000001dced1d3850_0 .net "IMM", 0 0, v000001dced176de0_0;  1 drivers
v000001dced1d2310_0 .net "IMMEDIATE", 7 0, L_000001dced2b9e50;  1 drivers
v000001dced1d2d10_0 .net "INSTRUCTION", 31 0, L_000001dced1d5a10;  alias, 1 drivers
v000001dced1d35d0_0 .net "JUMP_OUT", 0 0, v000001dced1767a0_0;  1 drivers
v000001dced1d3710_0 .net "LOGIC_OUT", 0 0, L_000001dced172b80;  1 drivers
v000001dced1d5c90_0 .net "MUX_32_IN", 31 0, v000001dced1d28b0_0;  1 drivers
v000001dced1d5e70_0 .net "OFFSET", 7 0, L_000001dced2b99f0;  1 drivers
v000001dced1d6190_0 .net "OPCODE", 7 0, L_000001dced1d67d0;  1 drivers
v000001dced1d4bb0_0 .net "OUT2_S", 7 0, L_000001dced2b9130;  1 drivers
v000001dced1d6230_0 .net "OUT_IMM", 7 0, v000001dced1d26d0_0;  1 drivers
v000001dced1d49d0_0 .net "OUT_SIGN", 7 0, v000001dced175580_0;  1 drivers
v000001dced1d5d30_0 .net "PC", 31 0, v000001dced1d21d0_0;  alias, 1 drivers
v000001dced1d4d90_0 .net "PC_NEW", 31 0, v000001dced176200_0;  1 drivers
v000001dced1d56f0_0 .net "READREG1", 2 0, L_000001dced1d60f0;  1 drivers
v000001dced1d5470_0 .net "READREG2", 2 0, L_000001dced2b8690;  1 drivers
v000001dced1d4f70_0 .net "REGOUT1", 7 0, L_000001dced172f70;  1 drivers
v000001dced1d62d0_0 .net "REGOUT2", 7 0, L_000001dced172790;  1 drivers
v000001dced1d4c50_0 .net "RESET", 0 0, v000001dced1d6370_0;  1 drivers
v000001dced1d4e30_0 .net "SHIFT_OUT", 31 0, L_000001dced2b8410;  1 drivers
v000001dced1d6870_0 .net "SIGN", 0 0, v000001dced1768e0_0;  1 drivers
v000001dced1d50b0_0 .net "WRITEENABLE", 0 0, v000001dced1762a0_0;  1 drivers
v000001dced1d53d0_0 .net "WRITEREG", 2 0, L_000001dced1d6550;  1 drivers
v000001dced1d5290_0 .net "ZERO_OUT", 0 0, L_000001dced2b89b0;  1 drivers
v000001dced1d5bf0_0 .net *"_ivl_11", 7 0, L_000001dced2b9950;  1 drivers
v000001dced1d6730_0 .net *"_ivl_3", 7 0, L_000001dced1d5ab0;  1 drivers
v000001dced1d5830_0 .net *"_ivl_7", 7 0, L_000001dced1d64b0;  1 drivers
L_000001dced1d67d0 .part L_000001dced1d5a10, 24, 8;
L_000001dced1d5ab0 .part L_000001dced1d5a10, 8, 8;
L_000001dced1d60f0 .part L_000001dced1d5ab0, 0, 3;
L_000001dced1d64b0 .part L_000001dced1d5a10, 16, 8;
L_000001dced1d6550 .part L_000001dced1d64b0, 0, 3;
L_000001dced2b9950 .part L_000001dced1d5a10, 0, 8;
L_000001dced2b8690 .part L_000001dced2b9950, 0, 3;
L_000001dced2b9e50 .part L_000001dced1d5a10, 0, 8;
L_000001dced2b99f0 .part L_000001dced1d5a10, 16, 8;
S_000001dced140e40 .scope module, "adder_inst" "adder" 3 108, 4 3 0, S_000001dced178450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "OUTPUT";
    .port_info 1 /INPUT 32 "DATA1";
    .port_info 2 /INPUT 32 "DATA2";
v000001dced176f20_0 .net/s "DATA1", 31 0, v000001dced1d28b0_0;  alias, 1 drivers
v000001dced175760_0 .net/s "DATA2", 31 0, L_000001dced2b8410;  alias, 1 drivers
v000001dced176200_0 .var/s "OUTPUT", 31 0;
E_000001dced167830 .event anyedge, v000001dced176f20_0, v000001dced175760_0;
S_000001dced140fd0 .scope module, "alu_inst" "alu" 3 72, 5 58 0, S_000001dced178450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v000001dced1753a0_0 .net/s "DATA1", 7 0, L_000001dced172f70;  alias, 1 drivers
v000001dced1765c0_0 .net/s "DATA2", 7 0, v000001dced1d26d0_0;  alias, 1 drivers
v000001dced1760c0_0 .var/s "RESULT", 7 0;
v000001dced175da0_0 .net "SELECT", 2 0, v000001dced1763e0_0;  alias, 1 drivers
v000001dced176660_0 .net "ZERO", 0 0, L_000001dced2b89b0;  alias, 1 drivers
v000001dced176d40_0 .net/s *"_ivl_0", 31 0, L_000001dced2b8730;  1 drivers
L_000001dced260238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dced175800_0 .net/2s *"_ivl_2", 31 0, L_000001dced260238;  1 drivers
v000001dced176340_0 .net "add_out", 7 0, L_000001dced2b8370;  1 drivers
v000001dced1758a0_0 .net "and_out", 7 0, L_000001dced172d40;  1 drivers
v000001dced175c60_0 .net "forward_out", 7 0, L_000001dced172aa0;  1 drivers
v000001dced175440_0 .net "or_out", 7 0, L_000001dced172bf0;  1 drivers
E_000001dced1672f0/0 .event anyedge, v000001dced175da0_0, v000001dced176ca0_0, v000001dced176a20_0, v000001dced176840_0;
E_000001dced1672f0/1 .event anyedge, v000001dced175d00_0;
E_000001dced1672f0 .event/or E_000001dced1672f0/0, E_000001dced1672f0/1;
L_000001dced2b8730 .extend/s 32, v000001dced1760c0_0;
L_000001dced2b89b0 .cmp/eq 32, L_000001dced2b8730, L_000001dced260238;
S_000001dced1458a0 .scope module, "add" "addunit" 5 67, 5 11 0, S_000001dced140fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001dced175e40_0 .net "DATA1", 7 0, L_000001dced172f70;  alias, 1 drivers
v000001dced175120_0 .net "DATA2", 7 0, v000001dced1d26d0_0;  alias, 1 drivers
v000001dced176840_0 .net "RESULT", 7 0, L_000001dced2b8370;  alias, 1 drivers
L_000001dced2b8370 .delay 8 (2,2,2) L_000001dced2b8370/d;
L_000001dced2b8370/d .arith/sum 8, L_000001dced172f70, v000001dced1d26d0_0;
S_000001dced145a30 .scope module, "andg" "andunit" 5 68, 5 27 0, S_000001dced140fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001dced172d40/d .functor AND 8, L_000001dced172f70, v000001dced1d26d0_0, C4<11111111>, C4<11111111>;
L_000001dced172d40 .delay 8 (1,1,1) L_000001dced172d40/d;
v000001dced175260_0 .net "DATA1", 7 0, L_000001dced172f70;  alias, 1 drivers
v000001dced175300_0 .net "DATA2", 7 0, v000001dced1d26d0_0;  alias, 1 drivers
v000001dced176a20_0 .net "RESULT", 7 0, L_000001dced172d40;  alias, 1 drivers
S_000001dced145370 .scope module, "fwd" "forward" 5 66, 5 19 0, S_000001dced140fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000001dced172aa0/d .functor BUFZ 8, v000001dced1d26d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001dced172aa0 .delay 8 (1,1,1) L_000001dced172aa0/d;
v000001dced176020_0 .net "DATA2", 7 0, v000001dced1d26d0_0;  alias, 1 drivers
v000001dced175d00_0 .net "RESULT", 7 0, L_000001dced172aa0;  alias, 1 drivers
S_000001dced145500 .scope module, "org" "orunit" 5 69, 5 35 0, S_000001dced140fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001dced172bf0/d .functor OR 8, L_000001dced172f70, v000001dced1d26d0_0, C4<00000000>, C4<00000000>;
L_000001dced172bf0 .delay 8 (1,1,1) L_000001dced172bf0/d;
v000001dced175b20_0 .net "DATA1", 7 0, L_000001dced172f70;  alias, 1 drivers
v000001dced176c00_0 .net "DATA2", 7 0, v000001dced1d26d0_0;  alias, 1 drivers
v000001dced176ca0_0 .net "RESULT", 7 0, L_000001dced172bf0;  alias, 1 drivers
S_000001dced141370 .scope module, "control_inst" "control_unit" 3 80, 6 5 0, S_000001dced178450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "J";
    .port_info 1 /OUTPUT 1 "BEQ";
    .port_info 2 /INPUT 8 "OPCODE";
    .port_info 3 /OUTPUT 1 "IMM";
    .port_info 4 /OUTPUT 1 "SIGN";
    .port_info 5 /OUTPUT 1 "WRITEENABLE";
    .port_info 6 /OUTPUT 3 "ALUOP";
v000001dced1763e0_0 .var "ALUOP", 2 0;
v000001dced175940_0 .var "BEQ", 0 0;
v000001dced176de0_0 .var "IMM", 0 0;
v000001dced1767a0_0 .var "J", 0 0;
v000001dced175ee0_0 .net "OPCODE", 7 0, L_000001dced1d67d0;  alias, 1 drivers
v000001dced1768e0_0 .var "SIGN", 0 0;
v000001dced1762a0_0 .var "WRITEENABLE", 0 0;
E_000001dced168670 .event anyedge, v000001dced175ee0_0;
S_000001dced141500 .scope module, "logic_inst" "logic_choice" 3 121, 7 3 0, S_000001dced178450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUTPUT";
    .port_info 1 /INPUT 1 "J";
    .port_info 2 /INPUT 1 "BEQ";
    .port_info 3 /INPUT 1 "ZERO";
L_000001dced172100 .functor AND 1, v000001dced175940_0, L_000001dced2b89b0, C4<1>, C4<1>;
L_000001dced172b80 .functor OR 1, v000001dced1767a0_0, L_000001dced172100, C4<0>, C4<0>;
v000001dced176e80_0 .net "BEQ", 0 0, v000001dced175940_0;  alias, 1 drivers
v000001dced176520_0 .net "J", 0 0, v000001dced1767a0_0;  alias, 1 drivers
v000001dced176fc0_0 .net "OUTPUT", 0 0, L_000001dced172b80;  alias, 1 drivers
v000001dced1754e0_0 .net "ZERO", 0 0, L_000001dced2b89b0;  alias, 1 drivers
v000001dced176980_0 .net *"_ivl_0", 0 0, L_000001dced172100;  1 drivers
S_000001dced1397f0 .scope module, "mux1" "mux" 3 53, 8 3 0, S_000001dced178450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001dced176160_0 .net "DATA1", 7 0, L_000001dced2b9130;  alias, 1 drivers
v000001dced176480_0 .net "DATA2", 7 0, L_000001dced172790;  alias, 1 drivers
v000001dced175580_0 .var "OUTPUT", 7 0;
v000001dced1759e0_0 .net "SELECT", 0 0, v000001dced1768e0_0;  alias, 1 drivers
E_000001dced1680b0 .event anyedge, v000001dced1768e0_0, v000001dced176480_0, v000001dced176160_0;
S_000001dced139980 .scope module, "mux2" "mux" 3 65, 8 3 0, S_000001dced178450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001dced175a80_0 .net "DATA1", 7 0, L_000001dced2b9e50;  alias, 1 drivers
v000001dced161330_0 .net "DATA2", 7 0, v000001dced175580_0;  alias, 1 drivers
v000001dced1d26d0_0 .var "OUTPUT", 7 0;
v000001dced1d23b0_0 .net "SELECT", 0 0, v000001dced176de0_0;  alias, 1 drivers
E_000001dced1698b0 .event anyedge, v000001dced176de0_0, v000001dced175580_0, v000001dced175a80_0;
S_000001dced133b50 .scope module, "mux_32_inst" "mux_32" 3 114, 9 3 0, S_000001dced178450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 32 "OUTPUT";
v000001dced1d2e50_0 .net "DATA1", 31 0, v000001dced176200_0;  alias, 1 drivers
v000001dced1d1af0_0 .net "DATA2", 31 0, v000001dced1d28b0_0;  alias, 1 drivers
v000001dced1d21d0_0 .var "OUTPUT", 31 0;
v000001dced1d2810_0 .net "SELECT", 0 0, L_000001dced172b80;  alias, 1 drivers
E_000001dced169c30 .event anyedge, v000001dced176fc0_0, v000001dced176f20_0, v000001dced176200_0;
S_000001dced133ce0 .scope module, "pc1" "pc" 3 90, 10 3 0, S_000001dced178450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "NEW_PC";
    .port_info 3 /OUTPUT 32 "PC";
v000001dced1d3210_0 .net "CLK", 0 0, v000001dced1d4ed0_0;  alias, 1 drivers
v000001dced1d19b0_0 .net "NEW_PC", 31 0, v000001dced1d21d0_0;  alias, 1 drivers
v000001dced1d28b0_0 .var "PC", 31 0;
v000001dced1d2ef0_0 .var "PCreg", 31 0;
v000001dced1d2130_0 .net "RESET", 0 0, v000001dced1d6370_0;  alias, 1 drivers
E_000001dced1691b0 .event posedge, v000001dced1d3210_0;
S_000001dced1469f0 .scope module, "reg_file_inst" "reg_file" 3 41, 11 8 0, S_000001dced178450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001dced172f70/d .functor BUFZ 8, L_000001dced2b8eb0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001dced172f70 .delay 8 (2,2,2) L_000001dced172f70/d;
L_000001dced172790/d .functor BUFZ 8, L_000001dced2b9270, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001dced172790 .delay 8 (2,2,2) L_000001dced172790/d;
v000001dced1d1b90_0 .net "CLK", 0 0, v000001dced1d4ed0_0;  alias, 1 drivers
v000001dced1d2090_0 .net "IN", 7 0, v000001dced1760c0_0;  alias, 1 drivers
v000001dced1d2590_0 .net "INADDRESS", 2 0, L_000001dced1d6550;  alias, 1 drivers
v000001dced1d2270_0 .net "OUT1", 7 0, L_000001dced172f70;  alias, 1 drivers
v000001dced1d2f90_0 .net "OUT1ADDRESS", 2 0, L_000001dced1d60f0;  alias, 1 drivers
v000001dced1d1cd0_0 .net "OUT2", 7 0, L_000001dced172790;  alias, 1 drivers
v000001dced1d3170_0 .net "OUT2ADDRESS", 2 0, L_000001dced2b8690;  alias, 1 drivers
v000001dced1d1eb0 .array "REGISTER", 0 7, 7 0;
v000001dced1d2950_0 .net "RESET", 0 0, v000001dced1d6370_0;  alias, 1 drivers
v000001dced1d1f50_0 .net "WRITE", 0 0, v000001dced1762a0_0;  alias, 1 drivers
v000001dced1d29f0_0 .net *"_ivl_0", 7 0, L_000001dced2b8eb0;  1 drivers
v000001dced1d2630_0 .net *"_ivl_10", 4 0, L_000001dced2b9590;  1 drivers
L_000001dced2601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dced1d3670_0 .net *"_ivl_13", 1 0, L_000001dced2601a8;  1 drivers
v000001dced1d2db0_0 .net *"_ivl_2", 4 0, L_000001dced2b8f50;  1 drivers
L_000001dced260160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dced1d37b0_0 .net *"_ivl_5", 1 0, L_000001dced260160;  1 drivers
v000001dced1d24f0_0 .net *"_ivl_8", 7 0, L_000001dced2b9270;  1 drivers
L_000001dced2b8eb0 .array/port v000001dced1d1eb0, L_000001dced2b8f50;
L_000001dced2b8f50 .concat [ 3 2 0 0], L_000001dced1d60f0, L_000001dced260160;
L_000001dced2b9270 .array/port v000001dced1d1eb0, L_000001dced2b9590;
L_000001dced2b9590 .concat [ 3 2 0 0], L_000001dced2b8690, L_000001dced2601a8;
S_000001dced146b80 .scope module, "shift_2_inst" "shift_2" 3 103, 12 3 0, S_000001dced178450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "OUTPUT";
    .port_info 1 /INPUT 32 "INPUT";
v000001dced1d1d70_0 .net/s "INPUT", 31 0, L_000001dced2b9c70;  alias, 1 drivers
v000001dced1d2a90_0 .net/s "OUTPUT", 31 0, L_000001dced2b8410;  alias, 1 drivers
v000001dced1d1a50_0 .net *"_ivl_2", 29 0, L_000001dced2b85f0;  1 drivers
L_000001dced260280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dced1d32b0_0 .net *"_ivl_4", 1 0, L_000001dced260280;  1 drivers
L_000001dced2b85f0 .part L_000001dced2b9c70, 0, 30;
L_000001dced2b8410 .concat [ 2 30 0 0], L_000001dced260280, L_000001dced2b85f0;
S_000001dced137d80 .scope module, "signextent_inst" "signextent" 3 98, 13 3 0, S_000001dced178450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "OUTPUT";
    .port_info 1 /INPUT 8 "INPUT";
v000001dced1d3030_0 .net "INPUT", 7 0, L_000001dced2b99f0;  alias, 1 drivers
v000001dced1d2b30_0 .net "OUTPUT", 31 0, L_000001dced2b9c70;  alias, 1 drivers
v000001dced1d2770_0 .net *"_ivl_1", 0 0, L_000001dced2b9a90;  1 drivers
v000001dced1d2bd0_0 .net *"_ivl_2", 23 0, L_000001dced2b9090;  1 drivers
L_000001dced2b9a90 .part L_000001dced2b99f0, 7, 1;
LS_000001dced2b9090_0_0 .concat [ 1 1 1 1], L_000001dced2b9a90, L_000001dced2b9a90, L_000001dced2b9a90, L_000001dced2b9a90;
LS_000001dced2b9090_0_4 .concat [ 1 1 1 1], L_000001dced2b9a90, L_000001dced2b9a90, L_000001dced2b9a90, L_000001dced2b9a90;
LS_000001dced2b9090_0_8 .concat [ 1 1 1 1], L_000001dced2b9a90, L_000001dced2b9a90, L_000001dced2b9a90, L_000001dced2b9a90;
LS_000001dced2b9090_0_12 .concat [ 1 1 1 1], L_000001dced2b9a90, L_000001dced2b9a90, L_000001dced2b9a90, L_000001dced2b9a90;
LS_000001dced2b9090_0_16 .concat [ 1 1 1 1], L_000001dced2b9a90, L_000001dced2b9a90, L_000001dced2b9a90, L_000001dced2b9a90;
LS_000001dced2b9090_0_20 .concat [ 1 1 1 1], L_000001dced2b9a90, L_000001dced2b9a90, L_000001dced2b9a90, L_000001dced2b9a90;
LS_000001dced2b9090_1_0 .concat [ 4 4 4 4], LS_000001dced2b9090_0_0, LS_000001dced2b9090_0_4, LS_000001dced2b9090_0_8, LS_000001dced2b9090_0_12;
LS_000001dced2b9090_1_4 .concat [ 4 4 0 0], LS_000001dced2b9090_0_16, LS_000001dced2b9090_0_20;
L_000001dced2b9090 .concat [ 16 8 0 0], LS_000001dced2b9090_1_0, LS_000001dced2b9090_1_4;
L_000001dced2b9c70 .concat [ 8 24 0 0], L_000001dced2b99f0, L_000001dced2b9090;
S_000001dced1d4000 .scope module, "twos_inst" "two_s_comple" 3 60, 14 3 0, S_000001dced178450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "OUTPUT";
L_000001dced1728e0 .functor NOT 8, L_000001dced172790, C4<00000000>, C4<00000000>, C4<00000000>;
v000001dced1d3350_0 .net "DATA2", 7 0, L_000001dced172790;  alias, 1 drivers
v000001dced1d2450_0 .net "OUTPUT", 7 0, L_000001dced2b9130;  alias, 1 drivers
v000001dced1d30d0_0 .net *"_ivl_0", 7 0, L_000001dced1728e0;  1 drivers
L_000001dced2601f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001dced1d1e10_0 .net/2u *"_ivl_2", 7 0, L_000001dced2601f0;  1 drivers
L_000001dced2b9130 .delay 8 (1,1,1) L_000001dced2b9130/d;
L_000001dced2b9130/d .arith/sum 8, L_000001dced1728e0, L_000001dced2601f0;
    .scope S_000001dced1469f0;
T_0 ;
    %wait E_000001dced1691b0;
    %load/vec4 v000001dced1d2950_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001dced1d1eb0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001dced1d1eb0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001dced1d1eb0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001dced1d1eb0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001dced1d1eb0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001dced1d1eb0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001dced1d1eb0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001dced1d1eb0, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001dced1d1f50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %delay 1, 0;
    %load/vec4 v000001dced1d2090_0;
    %load/vec4 v000001dced1d2590_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001dced1d1eb0, 4, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001dced1469f0;
T_1 ;
    %vpi_call 11 52 "$monitor", "Time:-%0d\012Reg1:-%8d\012Reg2:-%8d\012Reg3:-%8d\012Reg4:-%8d\012Reg5:-%8d\012Reg6:-%8d\012Reg7:-%8d\012Reg8:-%8d\012", $time, &A<v000001dced1d1eb0, 0>, &A<v000001dced1d1eb0, 1>, &A<v000001dced1d1eb0, 2>, &A<v000001dced1d1eb0, 3>, &A<v000001dced1d1eb0, 4>, &A<v000001dced1d1eb0, 5>, &A<v000001dced1d1eb0, 6>, &A<v000001dced1d1eb0, 7> {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001dced1397f0;
T_2 ;
    %wait E_000001dced1680b0;
    %load/vec4 v000001dced1759e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001dced176160_0;
    %store/vec4 v000001dced175580_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001dced176480_0;
    %store/vec4 v000001dced175580_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001dced139980;
T_3 ;
    %wait E_000001dced1698b0;
    %load/vec4 v000001dced1d23b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000001dced175a80_0;
    %store/vec4 v000001dced1d26d0_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001dced161330_0;
    %store/vec4 v000001dced1d26d0_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001dced140fd0;
T_4 ;
    %wait E_000001dced1672f0;
    %load/vec4 v000001dced175da0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001dced175c60_0;
    %store/vec4 v000001dced1760c0_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001dced175da0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000001dced176340_0;
    %store/vec4 v000001dced1760c0_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001dced175da0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v000001dced1758a0_0;
    %store/vec4 v000001dced1760c0_0, 0, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001dced175da0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v000001dced175440_0;
    %store/vec4 v000001dced1760c0_0, 0, 8;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001dced141370;
T_5 ;
    %wait E_000001dced168670;
    %delay 1, 0;
    %load/vec4 v000001dced175ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dced176de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced1768e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dced1762a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001dced1763e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced1767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced175940_0, 0, 1;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced176de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced1768e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dced1762a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001dced1763e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced1767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced175940_0, 0, 1;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced176de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced1768e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dced1762a0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001dced1763e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced1767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced175940_0, 0, 1;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced176de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dced1768e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dced1762a0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001dced1763e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced1767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced175940_0, 0, 1;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced176de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced1768e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dced1762a0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001dced1763e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced1767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced175940_0, 0, 1;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced176de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced1768e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dced1762a0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001dced1763e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced1767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced175940_0, 0, 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dced1767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced175940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced1762a0_0, 0, 1;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001dced1763e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced176de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dced1768e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced1767a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dced175940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced1762a0_0, 0, 1;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001dced133ce0;
T_6 ;
    %wait E_000001dced1691b0;
    %load/vec4 v000001dced1d2130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dced1d2ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dced1d28b0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001dced1d19b0_0;
    %load/vec4 v000001dced1d2ef0_0;
    %cmp/ne;
    %jmp/0xz  T_6.2, 4;
    %delay 1, 0;
    %load/vec4 v000001dced1d19b0_0;
    %store/vec4 v000001dced1d2ef0_0, 0, 32;
    %load/vec4 v000001dced1d2ef0_0;
    %store/vec4 v000001dced1d28b0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %delay 1, 0;
    %load/vec4 v000001dced1d2ef0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001dced1d2ef0_0, 0, 32;
    %load/vec4 v000001dced1d2ef0_0;
    %store/vec4 v000001dced1d28b0_0, 0, 32;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001dced140e40;
T_7 ;
    %wait E_000001dced167830;
    %delay 2, 0;
    %load/vec4 v000001dced176f20_0;
    %load/vec4 v000001dced175760_0;
    %add;
    %store/vec4 v000001dced176200_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001dced133b50;
T_8 ;
    %wait E_000001dced169c30;
    %load/vec4 v000001dced1d2810_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000001dced1d2e50_0;
    %store/vec4 v000001dced1d21d0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001dced1d1af0_0;
    %store/vec4 v000001dced1d21d0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001dced1780f0;
T_9 ;
    %vpi_call 2 30 "$readmemb", "instr_mem.mem", v000001dced1d5330 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001dced1780f0;
T_10 ;
    %vpi_call 2 46 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001dced1780f0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dced1d5150_0, 0, 32;
T_10.0 ;
    %load/vec4 v000001dced1d5150_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001dced1d1eb0, v000001dced1d5150_0 > {0 0 0};
    %load/vec4 v000001dced1d5150_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dced1d5150_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced1d4ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced1d6370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dced1d6370_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dced1d6370_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001dced1780f0;
T_11 ;
    %delay 4, 0;
    %load/vec4 v000001dced1d4ed0_0;
    %inv;
    %store/vec4 v000001dced1d4ed0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./adder.v";
    "./alu.v";
    "./control_unit.v";
    "./logic_choice.v";
    "./mux.v";
    "./mux_32.v";
    "./pc.v";
    "./reg_file.v";
    "./shift_2.v";
    "./signextent.v";
    "./two_s_comple.v";
