Kernel Launches:
==PROF== Profiling "nvkernel__Z8testcaseIiEvi_F1L..." - 0 (1/4): 0%....50%....100% - 8 passes
==PROF== Profiling "nvkernel__Z8testcaseIiEvi_F1L..." - 1 (2/4): 0%....50%....100% - 8 passes
==PROF== Profiling "nvkernel__Z8testcaseIiEvi_F1L..." - 2 (3/4): 0%....50%....100% - 8 passes
==PROF== Profiling "nvkernel__Z8testcaseIiEvi_F1L..." - 3 (4/4): 0%....50%....100% - 8 passes
  nvkernel__Z8testcaseIiEvi_F1L61_2 (32, 1, 1)x(64, 1, 1), Context 1, Stream 13, Device 0, CC 8.9
  nvkernel__Z8testcaseIiEvi_F1L61_2 (32, 1, 1)x(64, 1, 1), Context 1, Stream 13, Device 0, CC 8.9
  nvkernel__Z8testcaseIiEvi_F1L61_2 (32, 1, 1)x(64, 1, 1), Context 1, Stream 13, Device 0, CC 8.9
  nvkernel__Z8testcaseIiEvi_F1L61_2 (32, 1, 1)x(64, 1, 1), Context 1, Stream 13, Device 0, CC 8.9

OPT Advice:
    OPT   This kernel grid is too small to fill the available resources on this device, resulting in only 0.1 full      
          waves across all SMs. Look at Launch Statistics for more details.                                             

    OPT   This kernel grid is too small to fill the available resources on this device, resulting in only 0.1 full      
          waves across all SMs. Look at Launch Statistics for more details.                                             

    OPT   This kernel grid is too small to fill the available resources on this device, resulting in only 0.1 full      
          waves across all SMs. Look at Launch Statistics for more details.                                             

    OPT   This kernel grid is too small to fill the available resources on this device, resulting in only 0.1 full      
          waves across all SMs. Look at Launch Statistics for more details.

Metrics Table:
    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         5.99
    SM Frequency                    Ghz         1.54
    Elapsed Cycles                cycle        16421
    Memory Throughput                 %        18.45
    DRAM Throughput                   %        18.45
    Duration                         us        10.69
    L1/TEX Cache Throughput           %        11.23
    L2 Cache Throughput               %         2.46
    SM Active Cycles              cycle     13948.42
    Compute (SM) Throughput           %         9.66
    ----------------------- ----------- ------------

    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         5.95
    SM Frequency                    Ghz         1.53
    Elapsed Cycles                cycle        16501
    Memory Throughput                 %         9.66
    DRAM Throughput                   %         5.39
    Duration                         us        10.75
    L1/TEX Cache Throughput           %        11.21
    L2 Cache Throughput               %         2.46
    SM Active Cycles              cycle     13916.71
    Compute (SM) Throughput           %         9.57
    ----------------------- ----------- ------------

    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         5.93
    SM Frequency                    Ghz         1.53
    Elapsed Cycles                cycle        16154
    Memory Throughput                 %         9.58
    DRAM Throughput                   %         3.63
    Duration                         us        10.53
    L1/TEX Cache Throughput           %        10.87
    L2 Cache Throughput               %         2.51
    SM Active Cycles              cycle     14164.50
    Compute (SM) Throughput           %         9.58
    ----------------------- ----------- ------------

    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         5.94
    SM Frequency                    Ghz         1.53
    Elapsed Cycles                cycle        16426
    Memory Throughput                 %         9.65
    DRAM Throughput                   %         3.57
    Duration                         us        10.69
    L1/TEX Cache Throughput           %        10.98
    L2 Cache Throughput               %         2.57
    SM Active Cycles              cycle     14107.12
    Compute (SM) Throughput           %         9.65
    ----------------------- ----------- ------------