# 1 "arch/arm64/boot/dts/qcom/sm8250-mtp.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/sm8250-mtp.dts"





/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 9 "arch/arm64/boot/dts/qcom/sm8250-mtp.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/sound/qcom,q6afe.h" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/sound/qcom,q6dsp-lpass-ports.h" 1
# 8 "./scripts/dtc/include-prefixes/dt-bindings/sound/qcom,q6afe.h" 2
# 10 "arch/arm64/boot/dts/qcom/sm8250-mtp.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/sound/qcom,q6asm.h" 1
# 11 "arch/arm64/boot/dts/qcom/sm8250-mtp.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm64/boot/dts/qcom/sm8250-mtp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 7 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,dispcc-sm8250.h" 1
# 8 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-sm8250.h" 1
# 9 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gpucc-sm8250.h" 1
# 10 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 11 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm8250-lpass-aoncc.h" 1
# 12 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm8250-lpass-audiocc.h" 1
# 13 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/qcom-gpi.h" 1
# 14 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,osm-l3.h" 1
# 16 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,sm8250.h" 1
# 17 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mailbox/qcom-ipcc.h" 1
# 18 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 19 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,apr.h" 1
# 20 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 21 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 23 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,camcc-sm8250.h" 1
# 24 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,videocc-sm8250.h" 1
# 25 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  i2c5 = &i2c5;
  i2c6 = &i2c6;
  i2c7 = &i2c7;
  i2c8 = &i2c8;
  i2c9 = &i2c9;
  i2c10 = &i2c10;
  i2c11 = &i2c11;
  i2c12 = &i2c12;
  i2c13 = &i2c13;
  i2c14 = &i2c14;
  i2c15 = &i2c15;
  i2c16 = &i2c16;
  i2c17 = &i2c17;
  i2c18 = &i2c18;
  i2c19 = &i2c19;
  spi0 = &spi0;
  spi1 = &spi1;
  spi2 = &spi2;
  spi3 = &spi3;
  spi4 = &spi4;
  spi5 = &spi5;
  spi6 = &spi6;
  spi7 = &spi7;
  spi8 = &spi8;
  spi9 = &spi9;
  spi10 = &spi10;
  spi11 = &spi11;
  spi12 = &spi12;
  spi13 = &spi13;
  spi14 = &spi14;
  spi15 = &spi15;
  spi16 = &spi16;
  spi17 = &spi17;
  spi18 = &spi18;
  spi19 = &spi19;
 };

 chosen { };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <38400000>;
   clock-output-names = "xo_board";
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32768>;
   #clock-cells = <0>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x0>;
   enable-method = "psci";
   capacity-dmips-mhz = <448>;
   dynamic-power-coefficient = <205>;
   next-level-cache = <&L2_0>;
   power-domains = <&CPU_PD0>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 2 &mc_virt 1>,
     <&epss_l3 0 &epss_l3 1>;
   #cooling-cells = <2>;
   L2_0: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
    L3_0: l3-cache {
     compatible = "cache";
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x100>;
   enable-method = "psci";
   capacity-dmips-mhz = <448>;
   dynamic-power-coefficient = <205>;
   next-level-cache = <&L2_100>;
   power-domains = <&CPU_PD1>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 2 &mc_virt 1>,
     <&epss_l3 0 &epss_l3 1>;
   #cooling-cells = <2>;
   L2_100: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x200>;
   enable-method = "psci";
   capacity-dmips-mhz = <448>;
   dynamic-power-coefficient = <205>;
   next-level-cache = <&L2_200>;
   power-domains = <&CPU_PD2>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 2 &mc_virt 1>,
     <&epss_l3 0 &epss_l3 1>;
   #cooling-cells = <2>;
   L2_200: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x300>;
   enable-method = "psci";
   capacity-dmips-mhz = <448>;
   dynamic-power-coefficient = <205>;
   next-level-cache = <&L2_300>;
   power-domains = <&CPU_PD3>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 2 &mc_virt 1>,
     <&epss_l3 0 &epss_l3 1>;
   #cooling-cells = <2>;
   L2_300: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x400>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <379>;
   next-level-cache = <&L2_400>;
   power-domains = <&CPU_PD4>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&gem_noc 2 &mc_virt 1>,
     <&epss_l3 0 &epss_l3 1>;
   #cooling-cells = <2>;
   L2_400: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x500>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <379>;
   next-level-cache = <&L2_500>;
   power-domains = <&CPU_PD5>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&gem_noc 2 &mc_virt 1>,
     <&epss_l3 0 &epss_l3 1>;
   #cooling-cells = <2>;
   L2_500: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };

  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x600>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <379>;
   next-level-cache = <&L2_600>;
   power-domains = <&CPU_PD6>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&gem_noc 2 &mc_virt 1>,
     <&epss_l3 0 &epss_l3 1>;
   #cooling-cells = <2>;
   L2_600: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x700>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <444>;
   next-level-cache = <&L2_700>;
   power-domains = <&CPU_PD7>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 2>;
   operating-points-v2 = <&cpu7_opp_table>;
   interconnects = <&gem_noc 2 &mc_virt 1>,
     <&epss_l3 0 &epss_l3 1>;
   #cooling-cells = <2>;
   L2_700: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };

    core4 {
     cpu = <&CPU4>;
    };

    core5 {
     cpu = <&CPU5>;
    };

    core6 {
     cpu = <&CPU6>;
    };

    core7 {
     cpu = <&CPU7>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   LITTLE_CPU_SLEEP_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    idle-state-name = "silver-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <360>;
    exit-latency-us = <531>;
    min-residency-us = <3934>;
    local-timer-stop;
   };

   BIG_CPU_SLEEP_0: cpu-sleep-1-0 {
    compatible = "arm,idle-state";
    idle-state-name = "gold-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <702>;
    exit-latency-us = <1061>;
    min-residency-us = <4488>;
    local-timer-stop;
   };
  };

  domain-idle-states {
   CLUSTER_SLEEP_0: cluster-sleep-0 {
    compatible = "domain-idle-state";
    idle-state-name = "cluster-llcc-off";
    arm,psci-suspend-param = <0x4100c244>;
    entry-latency-us = <3264>;
    exit-latency-us = <6562>;
    min-residency-us = <9987>;
    local-timer-stop;
    status = "disabled";
   };
  };
 };

 cpu0_opp_table: opp-table-cpu0 {
  compatible = "operating-points-v2";
  opp-shared;

  cpu0_opp1: opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-peak-kBps = <800000 9600000>;
  };

  cpu0_opp2: opp-403200000 {
   opp-hz = /bits/ 64 <403200000>;
   opp-peak-kBps = <800000 9600000>;
  };

  cpu0_opp3: opp-518400000 {
   opp-hz = /bits/ 64 <518400000>;
   opp-peak-kBps = <800000 16588800>;
  };

  cpu0_opp4: opp-614400000 {
   opp-hz = /bits/ 64 <614400000>;
   opp-peak-kBps = <800000 16588800>;
  };

  cpu0_opp5: opp-691200000 {
   opp-hz = /bits/ 64 <691200000>;
   opp-peak-kBps = <800000 19660800>;
  };

  cpu0_opp6: opp-787200000 {
   opp-hz = /bits/ 64 <787200000>;
   opp-peak-kBps = <1804000 19660800>;
  };

  cpu0_opp7: opp-883200000 {
   opp-hz = /bits/ 64 <883200000>;
   opp-peak-kBps = <1804000 23347200>;
  };

  cpu0_opp8: opp-979200000 {
   opp-hz = /bits/ 64 <979200000>;
   opp-peak-kBps = <1804000 26419200>;
  };

  cpu0_opp9: opp-1075200000 {
   opp-hz = /bits/ 64 <1075200000>;
   opp-peak-kBps = <1804000 29491200>;
  };

  cpu0_opp10: opp-1171200000 {
   opp-hz = /bits/ 64 <1171200000>;
   opp-peak-kBps = <1804000 32563200>;
  };

  cpu0_opp11: opp-1248000000 {
   opp-hz = /bits/ 64 <1248000000>;
   opp-peak-kBps = <1804000 36249600>;
  };

  cpu0_opp12: opp-1344000000 {
   opp-hz = /bits/ 64 <1344000000>;
   opp-peak-kBps = <2188000 36249600>;
  };

  cpu0_opp13: opp-1420800000 {
   opp-hz = /bits/ 64 <1420800000>;
   opp-peak-kBps = <2188000 39321600>;
  };

  cpu0_opp14: opp-1516800000 {
   opp-hz = /bits/ 64 <1516800000>;
   opp-peak-kBps = <3072000 42393600>;
  };

  cpu0_opp15: opp-1612800000 {
   opp-hz = /bits/ 64 <1612800000>;
   opp-peak-kBps = <3072000 42393600>;
  };

  cpu0_opp16: opp-1708800000 {
   opp-hz = /bits/ 64 <1708800000>;
   opp-peak-kBps = <4068000 42393600>;
  };

  cpu0_opp17: opp-1804800000 {
   opp-hz = /bits/ 64 <1804800000>;
   opp-peak-kBps = <4068000 42393600>;
  };
 };

 cpu4_opp_table: opp-table-cpu4 {
  compatible = "operating-points-v2";
  opp-shared;

  cpu4_opp1: opp-710400000 {
   opp-hz = /bits/ 64 <710400000>;
   opp-peak-kBps = <1804000 19660800>;
  };

  cpu4_opp2: opp-825600000 {
   opp-hz = /bits/ 64 <825600000>;
   opp-peak-kBps = <2188000 23347200>;
  };

  cpu4_opp3: opp-940800000 {
   opp-hz = /bits/ 64 <940800000>;
   opp-peak-kBps = <2188000 26419200>;
  };

  cpu4_opp4: opp-1056000000 {
   opp-hz = /bits/ 64 <1056000000>;
   opp-peak-kBps = <3072000 26419200>;
  };

  cpu4_opp5: opp-1171200000 {
   opp-hz = /bits/ 64 <1171200000>;
   opp-peak-kBps = <3072000 29491200>;
  };

  cpu4_opp6: opp-1286400000 {
   opp-hz = /bits/ 64 <1286400000>;
   opp-peak-kBps = <4068000 29491200>;
  };

  cpu4_opp7: opp-1382400000 {
   opp-hz = /bits/ 64 <1382400000>;
   opp-peak-kBps = <4068000 32563200>;
  };

  cpu4_opp8: opp-1478400000 {
   opp-hz = /bits/ 64 <1478400000>;
   opp-peak-kBps = <4068000 32563200>;
  };

  cpu4_opp9: opp-1574400000 {
   opp-hz = /bits/ 64 <1574400000>;
   opp-peak-kBps = <5412000 39321600>;
  };

  cpu4_opp10: opp-1670400000 {
   opp-hz = /bits/ 64 <1670400000>;
   opp-peak-kBps = <5412000 42393600>;
  };

  cpu4_opp11: opp-1766400000 {
   opp-hz = /bits/ 64 <1766400000>;
   opp-peak-kBps = <5412000 45465600>;
  };

  cpu4_opp12: opp-1862400000 {
   opp-hz = /bits/ 64 <1862400000>;
   opp-peak-kBps = <6220000 45465600>;
  };

  cpu4_opp13: opp-1958400000 {
   opp-hz = /bits/ 64 <1958400000>;
   opp-peak-kBps = <6220000 48537600>;
  };

  cpu4_opp14: opp-2054400000 {
   opp-hz = /bits/ 64 <2054400000>;
   opp-peak-kBps = <7216000 48537600>;
  };

  cpu4_opp15: opp-2150400000 {
   opp-hz = /bits/ 64 <2150400000>;
   opp-peak-kBps = <7216000 51609600>;
  };

  cpu4_opp16: opp-2246400000 {
   opp-hz = /bits/ 64 <2246400000>;
   opp-peak-kBps = <7216000 51609600>;
  };

  cpu4_opp17: opp-2342400000 {
   opp-hz = /bits/ 64 <2342400000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  cpu4_opp18: opp-2419200000 {
   opp-hz = /bits/ 64 <2419200000>;
   opp-peak-kBps = <8368000 51609600>;
  };
 };

 cpu7_opp_table: opp-table-cpu7 {
  compatible = "operating-points-v2";
  opp-shared;

  cpu7_opp1: opp-844800000 {
   opp-hz = /bits/ 64 <844800000>;
   opp-peak-kBps = <2188000 19660800>;
  };

  cpu7_opp2: opp-960000000 {
   opp-hz = /bits/ 64 <960000000>;
   opp-peak-kBps = <2188000 26419200>;
  };

  cpu7_opp3: opp-1075200000 {
   opp-hz = /bits/ 64 <1075200000>;
   opp-peak-kBps = <3072000 26419200>;
  };

  cpu7_opp4: opp-1190400000 {
   opp-hz = /bits/ 64 <1190400000>;
   opp-peak-kBps = <3072000 29491200>;
  };

  cpu7_opp5: opp-1305600000 {
   opp-hz = /bits/ 64 <1305600000>;
   opp-peak-kBps = <4068000 32563200>;
  };

  cpu7_opp6: opp-1401600000 {
   opp-hz = /bits/ 64 <1401600000>;
   opp-peak-kBps = <4068000 32563200>;
  };

  cpu7_opp7: opp-1516800000 {
   opp-hz = /bits/ 64 <1516800000>;
   opp-peak-kBps = <4068000 36249600>;
  };

  cpu7_opp8: opp-1632000000 {
   opp-hz = /bits/ 64 <1632000000>;
   opp-peak-kBps = <5412000 39321600>;
  };

  cpu7_opp9: opp-1747200000 {
   opp-hz = /bits/ 64 <1708800000>;
   opp-peak-kBps = <5412000 42393600>;
  };

  cpu7_opp10: opp-1862400000 {
   opp-hz = /bits/ 64 <1862400000>;
   opp-peak-kBps = <6220000 45465600>;
  };

  cpu7_opp11: opp-1977600000 {
   opp-hz = /bits/ 64 <1977600000>;
   opp-peak-kBps = <6220000 48537600>;
  };

  cpu7_opp12: opp-2073600000 {
   opp-hz = /bits/ 64 <2073600000>;
   opp-peak-kBps = <7216000 48537600>;
  };

  cpu7_opp13: opp-2169600000 {
   opp-hz = /bits/ 64 <2169600000>;
   opp-peak-kBps = <7216000 51609600>;
  };

  cpu7_opp14: opp-2265600000 {
   opp-hz = /bits/ 64 <2265600000>;
   opp-peak-kBps = <7216000 51609600>;
  };

  cpu7_opp15: opp-2361600000 {
   opp-hz = /bits/ 64 <2361600000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  cpu7_opp16: opp-2457600000 {
   opp-hz = /bits/ 64 <2457600000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  cpu7_opp17: opp-2553600000 {
   opp-hz = /bits/ 64 <2553600000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  cpu7_opp18: opp-2649600000 {
   opp-hz = /bits/ 64 <2649600000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  cpu7_opp19: opp-2745600000 {
   opp-hz = /bits/ 64 <2745600000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  cpu7_opp20: opp-2841600000 {
   opp-hz = /bits/ 64 <2841600000>;
   opp-peak-kBps = <8368000 51609600>;
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-sm8250", "qcom,scm";
   #reset-cells = <1>;
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 8>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  CPU_PD0: cpu0 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD1: cpu1 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD2: cpu2 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD3: cpu3 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD4: cpu4 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CPU_PD5: cpu5 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CPU_PD6: cpu6 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CPU_PD7: cpu7 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CLUSTER_PD: cpu-cluster0 {
   #power-domain-cells = <0>;
   domain-idle-states = <&CLUSTER_SLEEP_0>;
  };
 };

 qup_opp_table: opp-table-qup {
  compatible = "operating-points-v2";

  opp-50000000 {
   opp-hz = /bits/ 64 <50000000>;
   required-opps = <&rpmhpd_opp_min_svs>;
  };

  opp-75000000 {
   opp-hz = /bits/ 64 <75000000>;
   required-opps = <&rpmhpd_opp_low_svs>;
  };

  opp-120000000 {
   opp-hz = /bits/ 64 <120000000>;
   required-opps = <&rpmhpd_opp_svs>;
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: memory@80000000 {
   reg = <0x0 0x80000000 0x0 0x600000>;
   no-map;
  };

  xbl_aop_mem: memory@80700000 {
   reg = <0x0 0x80700000 0x0 0x160000>;
   no-map;
  };

  cmd_db: memory@80860000 {
   compatible = "qcom,cmd-db";
   reg = <0x0 0x80860000 0x0 0x20000>;
   no-map;
  };

  smem_mem: memory@80900000 {
   reg = <0x0 0x80900000 0x0 0x200000>;
   no-map;
  };

  removed_mem: memory@80b00000 {
   reg = <0x0 0x80b00000 0x0 0x5300000>;
   no-map;
  };

  camera_mem: memory@86200000 {
   reg = <0x0 0x86200000 0x0 0x500000>;
   no-map;
  };

  wlan_mem: memory@86700000 {
   reg = <0x0 0x86700000 0x0 0x100000>;
   no-map;
  };

  ipa_fw_mem: memory@86800000 {
   reg = <0x0 0x86800000 0x0 0x10000>;
   no-map;
  };

  ipa_gsi_mem: memory@86810000 {
   reg = <0x0 0x86810000 0x0 0xa000>;
   no-map;
  };

  gpu_mem: memory@8681a000 {
   reg = <0x0 0x8681a000 0x0 0x2000>;
   no-map;
  };

  npu_mem: memory@86900000 {
   reg = <0x0 0x86900000 0x0 0x500000>;
   no-map;
  };

  video_mem: memory@86e00000 {
   reg = <0x0 0x86e00000 0x0 0x500000>;
   no-map;
  };

  cvp_mem: memory@87300000 {
   reg = <0x0 0x87300000 0x0 0x500000>;
   no-map;
  };

  cdsp_mem: memory@87800000 {
   reg = <0x0 0x87800000 0x0 0x1400000>;
   no-map;
  };

  slpi_mem: memory@88c00000 {
   reg = <0x0 0x88c00000 0x0 0x1500000>;
   no-map;
  };

  adsp_mem: memory@8a100000 {
   reg = <0x0 0x8a100000 0x0 0x1d00000>;
   no-map;
  };

  spss_mem: memory@8be00000 {
   reg = <0x0 0x8be00000 0x0 0x100000>;
   no-map;
  };

  cdsp_secure_heap: memory@8bf00000 {
   reg = <0x0 0x8bf00000 0x0 0x4600000>;
   no-map;
  };
 };

 smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupts-extended = <&ipcc 3
          2
          1>;
  mboxes = <&ipcc 3
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  smp2p_adsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_adsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;
  interrupts-extended = <&ipcc 6
          2
          1>;
  mboxes = <&ipcc 6
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  smp2p_cdsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_cdsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-slpi {
  compatible = "qcom,smp2p";
  qcom,smem = <481>, <430>;
  interrupts-extended = <&ipcc 4
          2
          1>;
  mboxes = <&ipcc 4
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <3>;

  smp2p_slpi_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_slpi_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;
  compatible = "simple-bus";

  gcc: clock-controller@100000 {
   compatible = "qcom,gcc-sm8250";
   reg = <0x0 0x00100000 0x0 0x1f0000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   clock-names = "bi_tcxo",
          "bi_tcxo_ao",
          "sleep_clk";
   clocks = <&rpmhcc 0>,
     <&rpmhcc 1>,
     <&sleep_clk>;
  };

  ipcc: mailbox@408000 {
   compatible = "qcom,sm8250-ipcc", "qcom,ipcc";
   reg = <0 0x00408000 0 0x1000>;
   interrupts = <0 229 4>;
   interrupt-controller;
   #interrupt-cells = <3>;
   #mbox-cells = <2>;
  };

  rng: rng@793000 {
   compatible = "qcom,prng-ee";
   reg = <0 0x00793000 0 0x1000>;
   clocks = <&gcc 79>;
   clock-names = "core";
  };

  gpi_dma2: dma-controller@800000 {
   compatible = "qcom,sm8250-gpi-dma";
   reg = <0 0x00800000 0 0x70000>;
   interrupts = <0 588 4>,
         <0 589 4>,
         <0 590 4>,
         <0 591 4>,
         <0 592 4>,
         <0 593 4>,
         <0 594 4>,
         <0 595 4>,
         <0 596 4>,
         <0 597 4>;
   dma-channels = <10>;
   dma-channel-mask = <0x3f>;
   iommus = <&apps_smmu 0x76 0x0>;
   #dma-cells = <3>;
   status = "disabled";
  };

  qupv3_id_2: geniqup@8c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x008c0000 0x0 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 135>,
     <&gcc 136>;
   #address-cells = <2>;
   #size-cells = <2>;
   iommus = <&apps_smmu 0x63 0x0>;
   ranges;
   status = "disabled";

   i2c14: i2c@880000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00880000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 119>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c14_default>;
    interrupts = <0 373 4>;
    dmas = <&gpi_dma2 0 0 3>,
           <&gpi_dma2 1 0 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi14: spi@880000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00880000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 119>;
    interrupts = <0 373 4>;
    dmas = <&gpi_dma2 0 0 1>,
           <&gpi_dma2 1 0 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c15: i2c@884000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00884000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 121>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c15_default>;
    interrupts = <0 583 4>;
    dmas = <&gpi_dma2 0 1 3>,
           <&gpi_dma2 1 1 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi15: spi@884000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00884000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 121>;
    interrupts = <0 583 4>;
    dmas = <&gpi_dma2 0 1 1>,
           <&gpi_dma2 1 1 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c16: i2c@888000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00888000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 123>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c16_default>;
    interrupts = <0 584 4>;
    dmas = <&gpi_dma2 0 2 3>,
           <&gpi_dma2 1 2 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi16: spi@888000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00888000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 123>;
    interrupts = <0 584 4>;
    dmas = <&gpi_dma2 0 2 1>,
           <&gpi_dma2 1 2 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c17: i2c@88c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0088c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 125>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c17_default>;
    interrupts = <0 585 4>;
    dmas = <&gpi_dma2 0 3 3>,
           <&gpi_dma2 1 3 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi17: spi@88c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0088c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 125>;
    interrupts = <0 585 4>;
    dmas = <&gpi_dma2 0 3 1>,
           <&gpi_dma2 1 3 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart17: serial@88c000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x0088c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 125>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart17_default>;
    interrupts = <0 585 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c18: i2c@890000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00890000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 127>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c18_default>;
    interrupts = <0 586 4>;
    dmas = <&gpi_dma2 0 4 3>,
           <&gpi_dma2 1 4 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi18: spi@890000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00890000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 127>;
    interrupts = <0 586 4>;
    dmas = <&gpi_dma2 0 4 1>,
           <&gpi_dma2 1 4 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart18: serial@890000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00890000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 127>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart18_default>;
    interrupts = <0 586 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c19: i2c@894000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00894000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 129>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c19_default>;
    interrupts = <0 587 4>;
    dmas = <&gpi_dma2 0 5 3>,
           <&gpi_dma2 1 5 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi19: spi@894000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00894000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 129>;
    interrupts = <0 587 4>;
    dmas = <&gpi_dma2 0 5 1>,
           <&gpi_dma2 1 5 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  gpi_dma0: dma-controller@900000 {
   compatible = "qcom,sm8250-gpi-dma";
   reg = <0 0x00900000 0 0x70000>;
   interrupts = <0 244 4>,
         <0 245 4>,
         <0 246 4>,
         <0 247 4>,
         <0 248 4>,
         <0 249 4>,
         <0 250 4>,
         <0 251 4>,
         <0 252 4>,
         <0 253 4>,
         <0 254 4>,
         <0 255 4>,
         <0 256 4>;
   dma-channels = <15>;
   dma-channel-mask = <0x7ff>;
   iommus = <&apps_smmu 0x5b6 0x0>;
   #dma-cells = <3>;
   status = "disabled";
  };

  qupv3_id_0: geniqup@9c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x009c0000 0x0 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 131>,
     <&gcc 132>;
   #address-cells = <2>;
   #size-cells = <2>;
   iommus = <&apps_smmu 0x5a3 0x0>;
   ranges;
   status = "disabled";

   i2c0: i2c@980000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00980000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 87>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c0_default>;
    interrupts = <0 601 4>;
    dmas = <&gpi_dma0 0 0 3>,
           <&gpi_dma0 1 0 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi0: spi@980000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00980000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 87>;
    interrupts = <0 601 4>;
    dmas = <&gpi_dma0 0 0 1>,
           <&gpi_dma0 1 0 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c1: i2c@984000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00984000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 89>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c1_default>;
    interrupts = <0 602 4>;
    dmas = <&gpi_dma0 0 1 3>,
           <&gpi_dma0 1 1 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi1: spi@984000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00984000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 89>;
    interrupts = <0 602 4>;
    dmas = <&gpi_dma0 0 1 1>,
           <&gpi_dma0 1 1 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c2: i2c@988000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00988000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 91>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c2_default>;
    interrupts = <0 603 4>;
    dmas = <&gpi_dma0 0 2 3>,
           <&gpi_dma0 1 2 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi2: spi@988000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00988000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 91>;
    interrupts = <0 603 4>;
    dmas = <&gpi_dma0 0 2 1>,
           <&gpi_dma0 1 2 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart2: serial@988000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0 0x00988000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 91>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart2_default>;
    interrupts = <0 603 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c3: i2c@98c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0098c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 93>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c3_default>;
    interrupts = <0 604 4>;
    dmas = <&gpi_dma0 0 3 3>,
           <&gpi_dma0 1 3 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi3: spi@98c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0098c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 93>;
    interrupts = <0 604 4>;
    dmas = <&gpi_dma0 0 3 1>,
           <&gpi_dma0 1 3 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c4: i2c@990000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00990000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 95>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c4_default>;
    interrupts = <0 605 4>;
    dmas = <&gpi_dma0 0 4 3>,
           <&gpi_dma0 1 4 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi4: spi@990000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00990000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 95>;
    interrupts = <0 605 4>;
    dmas = <&gpi_dma0 0 4 1>,
           <&gpi_dma0 1 4 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c5: i2c@994000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00994000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 97>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c5_default>;
    interrupts = <0 606 4>;
    dmas = <&gpi_dma0 0 5 3>,
           <&gpi_dma0 1 5 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi5: spi@994000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00994000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 97>;
    interrupts = <0 606 4>;
    dmas = <&gpi_dma0 0 5 1>,
           <&gpi_dma0 1 5 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c6: i2c@998000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00998000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 99>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c6_default>;
    interrupts = <0 607 4>;
    dmas = <&gpi_dma0 0 6 3>,
           <&gpi_dma0 1 6 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi6: spi@998000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00998000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 99>;
    interrupts = <0 607 4>;
    dmas = <&gpi_dma0 0 6 1>,
           <&gpi_dma0 1 6 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart6: serial@998000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00998000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 99>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart6_default>;
    interrupts = <0 607 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c7: i2c@99c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0099c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 101>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c7_default>;
    interrupts = <0 608 4>;
    dmas = <&gpi_dma0 0 7 3>,
           <&gpi_dma0 1 7 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi7: spi@99c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0099c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 101>;
    interrupts = <0 608 4>;
    dmas = <&gpi_dma0 0 7 1>,
           <&gpi_dma0 1 7 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  gpi_dma1: dma-controller@a00000 {
   compatible = "qcom,sm8250-gpi-dma";
   reg = <0 0x00a00000 0 0x70000>;
   interrupts = <0 279 4>,
         <0 280 4>,
         <0 281 4>,
         <0 282 4>,
         <0 283 4>,
         <0 284 4>,
         <0 293 4>,
         <0 294 4>,
         <0 295 4>,
         <0 296 4>;
   dma-channels = <10>;
   dma-channel-mask = <0x3f>;
   iommus = <&apps_smmu 0x56 0x0>;
   #dma-cells = <3>;
   status = "disabled";
  };

  qupv3_id_1: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x00ac0000 0x0 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 133>,
     <&gcc 134>;
   #address-cells = <2>;
   #size-cells = <2>;
   iommus = <&apps_smmu 0x43 0x0>;
   ranges;
   status = "disabled";

   i2c8: i2c@a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a80000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 105>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c8_default>;
    interrupts = <0 353 4>;
    dmas = <&gpi_dma1 0 0 3>,
           <&gpi_dma1 1 0 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi8: spi@a80000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a80000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 105>;
    interrupts = <0 353 4>;
    dmas = <&gpi_dma1 0 0 1>,
           <&gpi_dma1 1 0 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c9: i2c@a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a84000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 107>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c9_default>;
    interrupts = <0 354 4>;
    dmas = <&gpi_dma1 0 1 3>,
           <&gpi_dma1 1 1 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi9: spi@a84000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a84000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 107>;
    interrupts = <0 354 4>;
    dmas = <&gpi_dma1 0 1 1>,
           <&gpi_dma1 1 1 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c10: i2c@a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a88000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 109>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c10_default>;
    interrupts = <0 355 4>;
    dmas = <&gpi_dma1 0 2 3>,
           <&gpi_dma1 1 2 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi10: spi@a88000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a88000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 109>;
    interrupts = <0 355 4>;
    dmas = <&gpi_dma1 0 2 1>,
           <&gpi_dma1 1 2 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c11: i2c@a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a8c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 111>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c11_default>;
    interrupts = <0 356 4>;
    dmas = <&gpi_dma1 0 3 3>,
           <&gpi_dma1 1 3 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi11: spi@a8c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a8c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 111>;
    interrupts = <0 356 4>;
    dmas = <&gpi_dma1 0 3 1>,
           <&gpi_dma1 1 3 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c12: i2c@a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a90000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 113>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c12_default>;
    interrupts = <0 357 4>;
    dmas = <&gpi_dma1 0 4 3>,
           <&gpi_dma1 1 4 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi12: spi@a90000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a90000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 113>;
    interrupts = <0 357 4>;
    dmas = <&gpi_dma1 0 4 1>,
           <&gpi_dma1 1 4 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart12: serial@a90000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0x0 0x00a90000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 113>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart12_default>;
    interrupts = <0 357 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c13: i2c@a94000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a94000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 115>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c13_default>;
    interrupts = <0 358 4>;
    dmas = <&gpi_dma1 0 5 3>,
           <&gpi_dma1 1 5 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi13: spi@a94000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a94000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 115>;
    interrupts = <0 358 4>;
    dmas = <&gpi_dma1 0 5 1>,
           <&gpi_dma1 1 5 1>;
    dma-names = "tx", "rx";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  config_noc: interconnect@1500000 {
   compatible = "qcom,sm8250-config-noc";
   reg = <0 0x01500000 0 0xa580>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system_noc: interconnect@1620000 {
   compatible = "qcom,sm8250-system-noc";
   reg = <0 0x01620000 0 0x1c200>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mc_virt: interconnect@163d000 {
   compatible = "qcom,sm8250-mc-virt";
   reg = <0 0x0163d000 0 0x1000>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre1_noc: interconnect@16e0000 {
   compatible = "qcom,sm8250-aggre1-noc";
   reg = <0 0x016e0000 0 0x1f180>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre2_noc: interconnect@1700000 {
   compatible = "qcom,sm8250-aggre2-noc";
   reg = <0 0x01700000 0 0x33000>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  compute_noc: interconnect@1733000 {
   compatible = "qcom,sm8250-compute-noc";
   reg = <0 0x01733000 0 0xa180>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mmss_noc: interconnect@1740000 {
   compatible = "qcom,sm8250-mmss-noc";
   reg = <0 0x01740000 0 0x1f080>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  pcie0: pci@1c00000 {
   compatible = "qcom,pcie-sm8250";
   reg = <0 0x01c00000 0 0x3000>,
         <0 0x60000000 0 0xf1d>,
         <0 0x60000f20 0 0xa8>,
         <0 0x60001000 0 0x1000>,
         <0 0x60100000 0 0x100000>;
   reg-names = "parf", "dbi", "elbi", "atu", "config";
   device_type = "pci";
   linux,pci-domain = <0>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;

   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x60200000 0 0x60200000 0x0 0x100000>,
     <0x02000000 0x0 0x60300000 0 0x60300000 0x0 0x3d00000>;

   interrupts = <0 141 4>,
         <0 142 4>,
         <0 143 4>,
         <0 144 4>,
         <0 145 4>,
         <0 146 4>,
         <0 147 4>,
         <0 148 4>;
   interrupt-names = "msi0", "msi1", "msi2", "msi3",
       "msi4", "msi5", "msi6", "msi7";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 149 4>,
     <0 0 0 2 &intc 0 150 4>,
     <0 0 0 3 &intc 0 151 4>,
     <0 0 0 4 &intc 0 152 4>;

   clocks = <&gcc 53>,
     <&gcc 49>,
     <&gcc 51>,
     <&gcc 52>,
     <&gcc 54>,
     <&gcc 55>,
     <&gcc 4>,
     <&gcc 22>;
   clock-names = "pipe",
          "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "tbu",
          "ddrss_sf_tbu";

   iommus = <&apps_smmu 0x1c00 0x7f>;
   iommu-map = <0x0 &apps_smmu 0x1c00 0x1>,
        <0x100 &apps_smmu 0x1c01 0x1>;

   resets = <&gcc 4>;
   reset-names = "pci";

   power-domains = <&gcc 0>;

   phys = <&pcie0_lane>;
   phy-names = "pciephy";

   perst-gpios = <&tlmm 79 1>;
   wake-gpios = <&tlmm 81 0>;

   pinctrl-names = "default";
   pinctrl-0 = <&pcie0_default_state>;

   status = "disabled";
  };

  pcie0_phy: phy@1c06000 {
   compatible = "qcom,sm8250-qmp-gen3x1-pcie-phy";
   reg = <0 0x01c06000 0 0x1c0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   clocks = <&gcc 71>,
     <&gcc 51>,
     <&gcc 73>,
     <&gcc 46>;
   clock-names = "aux", "cfg_ahb", "ref", "refgen";

   resets = <&gcc 7>;
   reset-names = "phy";

   assigned-clocks = <&gcc 46>;
   assigned-clock-rates = <100000000>;

   status = "disabled";

   pcie0_lane: phy@1c06200 {
    reg = <0 0x1c06200 0 0x170>,
          <0 0x1c06400 0 0x200>,
          <0 0x1c06800 0 0x1f0>,
          <0 0x1c06c00 0 0xf4>;
    clocks = <&gcc 53>;
    clock-names = "pipe0";

    #phy-cells = <0>;

    #clock-cells = <0>;
    clock-output-names = "pcie_0_pipe_clk";
   };
  };

  pcie1: pci@1c08000 {
   compatible = "qcom,pcie-sm8250";
   reg = <0 0x01c08000 0 0x3000>,
         <0 0x40000000 0 0xf1d>,
         <0 0x40000f20 0 0xa8>,
         <0 0x40001000 0 0x1000>,
         <0 0x40100000 0 0x100000>;
   reg-names = "parf", "dbi", "elbi", "atu", "config";
   device_type = "pci";
   linux,pci-domain = <1>;
   bus-range = <0x00 0xff>;
   num-lanes = <2>;

   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x40200000 0x0 0x40200000 0x0 0x100000>,
     <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1fd00000>;

   interrupts = <0 307 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 434 4>,
     <0 0 0 2 &intc 0 435 4>,
     <0 0 0 3 &intc 0 438 4>,
     <0 0 0 4 &intc 0 439 4>;

   clocks = <&gcc 60>,
     <&gcc 56>,
     <&gcc 58>,
     <&gcc 59>,
     <&gcc 61>,
     <&gcc 62>,
     <&gcc 74>,
     <&gcc 4>,
     <&gcc 22>;
   clock-names = "pipe",
          "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "ref",
          "tbu",
          "ddrss_sf_tbu";

   assigned-clocks = <&gcc 56>;
   assigned-clock-rates = <19200000>;

   iommus = <&apps_smmu 0x1c80 0x7f>;
   iommu-map = <0x0 &apps_smmu 0x1c80 0x1>,
        <0x100 &apps_smmu 0x1c81 0x1>;

   resets = <&gcc 9>;
   reset-names = "pci";

   power-domains = <&gcc 1>;

   phys = <&pcie1_lane>;
   phy-names = "pciephy";

   perst-gpios = <&tlmm 82 1>;
   wake-gpios = <&tlmm 84 0>;

   pinctrl-names = "default";
   pinctrl-0 = <&pcie1_default_state>;

   status = "disabled";
  };

  pcie1_phy: phy@1c0e000 {
   compatible = "qcom,sm8250-qmp-gen3x2-pcie-phy";
   reg = <0 0x01c0e000 0 0x1c0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   clocks = <&gcc 71>,
     <&gcc 58>,
     <&gcc 74>,
     <&gcc 47>;
   clock-names = "aux", "cfg_ahb", "ref", "refgen";

   resets = <&gcc 12>;
   reset-names = "phy";

   assigned-clocks = <&gcc 47>;
   assigned-clock-rates = <100000000>;

   status = "disabled";

   pcie1_lane: phy@1c0e200 {
    reg = <0 0x1c0e200 0 0x170>,
          <0 0x1c0e400 0 0x200>,
          <0 0x1c0ea00 0 0x1f0>,
          <0 0x1c0e600 0 0x170>,
          <0 0x1c0e800 0 0x200>,
          <0 0x1c0ee00 0 0xf4>;
    clocks = <&gcc 60>;
    clock-names = "pipe0";

    #phy-cells = <0>;

    #clock-cells = <0>;
    clock-output-names = "pcie_1_pipe_clk";
   };
  };

  pcie2: pci@1c10000 {
   compatible = "qcom,pcie-sm8250";
   reg = <0 0x01c10000 0 0x3000>,
         <0 0x64000000 0 0xf1d>,
         <0 0x64000f20 0 0xa8>,
         <0 0x64001000 0 0x1000>,
         <0 0x64100000 0 0x100000>;
   reg-names = "parf", "dbi", "elbi", "atu", "config";
   device_type = "pci";
   linux,pci-domain = <2>;
   bus-range = <0x00 0xff>;
   num-lanes = <2>;

   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x64200000 0x0 0x64200000 0x0 0x100000>,
     <0x02000000 0x0 0x64300000 0x0 0x64300000 0x0 0x3d00000>;

   interrupts = <0 243 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 290 4>,
     <0 0 0 2 &intc 0 415 4>,
     <0 0 0 3 &intc 0 416 4>,
     <0 0 0 4 &intc 0 417 4>;

   clocks = <&gcc 67>,
     <&gcc 63>,
     <&gcc 65>,
     <&gcc 66>,
     <&gcc 68>,
     <&gcc 69>,
     <&gcc 70>,
     <&gcc 4>,
     <&gcc 22>;
   clock-names = "pipe",
          "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "ref",
          "tbu",
          "ddrss_sf_tbu";

   assigned-clocks = <&gcc 63>;
   assigned-clock-rates = <19200000>;

   iommus = <&apps_smmu 0x1d00 0x7f>;
   iommu-map = <0x0 &apps_smmu 0x1d00 0x1>,
        <0x100 &apps_smmu 0x1d01 0x1>;

   resets = <&gcc 14>;
   reset-names = "pci";

   power-domains = <&gcc 2>;

   phys = <&pcie2_lane>;
   phy-names = "pciephy";

   perst-gpios = <&tlmm 85 1>;
   wake-gpios = <&tlmm 87 0>;

   pinctrl-names = "default";
   pinctrl-0 = <&pcie2_default_state>;

   status = "disabled";
  };

  pcie2_phy: phy@1c16000 {
   compatible = "qcom,sm8250-qmp-modem-pcie-phy";
   reg = <0 0x1c16000 0 0x1c0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   clocks = <&gcc 71>,
     <&gcc 65>,
     <&gcc 70>,
     <&gcc 48>;
   clock-names = "aux", "cfg_ahb", "ref", "refgen";

   resets = <&gcc 17>;
   reset-names = "phy";

   assigned-clocks = <&gcc 48>;
   assigned-clock-rates = <100000000>;

   status = "disabled";

   pcie2_lane: phy@1c16200 {
    reg = <0 0x1c16200 0 0x170>,
          <0 0x1c16400 0 0x200>,
          <0 0x1c16a00 0 0x1f0>,
          <0 0x1c16600 0 0x170>,
          <0 0x1c16800 0 0x200>,
          <0 0x1c16e00 0 0xf4>;
    clocks = <&gcc 67>;
    clock-names = "pipe0";

    #phy-cells = <0>;

    #clock-cells = <0>;
    clock-output-names = "pcie_2_pipe_clk";
   };
  };

  ufs_mem_hc: ufshc@1d84000 {
   compatible = "qcom,sm8250-ufshc", "qcom,ufshc",
         "jedec,ufs-2.0";
   reg = <0 0x01d84000 0 0x3000>;
   interrupts = <0 265 4>;
   phys = <&ufs_mem_phy_lanes>;
   phy-names = "ufsphy";
   lanes-per-direction = <2>;
   #reset-cells = <1>;
   resets = <&gcc 33>;
   reset-names = "rst";

   power-domains = <&gcc 4>;

   iommus = <&apps_smmu 0x0e0 0>, <&apps_smmu 0x4e0 0>;

   clock-names =
    "core_clk",
    "bus_aggr_clk",
    "iface_clk",
    "core_clk_unipro",
    "ref_clk",
    "tx_lane0_sync_clk",
    "rx_lane0_sync_clk",
    "rx_lane1_sync_clk";
   clocks =
    <&gcc 162>,
    <&gcc 6>,
    <&gcc 161>,
    <&gcc 171>,
    <&rpmhcc 0>,
    <&gcc 170>,
    <&gcc 168>,
    <&gcc 169>;
   freq-table-hz =
    <37500000 300000000>,
    <0 0>,
    <0 0>,
    <37500000 300000000>,
    <0 0>,
    <0 0>,
    <0 0>,
    <0 0>;

   status = "disabled";
  };

  ufs_mem_phy: phy@1d87000 {
   compatible = "qcom,sm8250-qmp-ufs-phy";
   reg = <0 0x01d87000 0 0x1c0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   clock-names = "ref",
          "ref_aux";
   clocks = <&rpmhcc 0>,
     <&gcc 166>;

   resets = <&ufs_mem_hc 0>;
   reset-names = "ufsphy";
   status = "disabled";

   ufs_mem_phy_lanes: phy@1d87400 {
    reg = <0 0x01d87400 0 0x16c>,
          <0 0x01d87600 0 0x200>,
          <0 0x01d87c00 0 0x200>,
          <0 0x01d87800 0 0x16c>,
          <0 0x01d87a00 0 0x200>;
    #phy-cells = <0>;
   };
  };

  ipa_virt: interconnect@1e00000 {
   compatible = "qcom,sm8250-ipa-virt";
   reg = <0 0x01e00000 0 0x1000>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x0 0x01f40000 0x0 0x40000>;
   #hwlock-cells = <1>;
  };

  wsamacro: codec@3240000 {
   compatible = "qcom,sm8250-lpass-wsa-macro";
   reg = <0 0x03240000 0 0x1000>;
   clocks = <&audiocc 1>,
     <&audiocc 0>,
     <&q6afecc 102 0x1>,
     <&q6afecc 103 0x1>,
     <&aoncc 0>,
     <&vamacro>;

   clock-names = "mclk", "npl", "macro", "dcodec", "va", "fsgen";

   #clock-cells = <0>;
   clock-frequency = <9600000>;
   clock-output-names = "mclk";
   #sound-dai-cells = <1>;

   pinctrl-names = "default";
   pinctrl-0 = <&wsa_swr_active>;
  };

  swr0: soundwire-controller@3250000 {
   reg = <0 0x03250000 0 0x2000>;
   compatible = "qcom,soundwire-v1.5.1";
   interrupts = <0 202 4>;
   clocks = <&wsamacro>;
   clock-names = "iface";

   qcom,din-ports = <2>;
   qcom,dout-ports = <6>;

   qcom,ports-sinterval-low = /bits/ 8 <0x07 0x1f 0x3f 0x07 0x1f 0x3f 0x0f 0x0f>;
   qcom,ports-offset1 = /bits/ 8 <0x01 0x02 0x0c 0x06 0x12 0x0d 0x07 0x0a>;
   qcom,ports-offset2 = /bits/ 8 <0xff 0x00 0x1f 0xff 0x00 0x1f 0x00 0x00>;
   qcom,ports-block-pack-mode = /bits/ 8 <0x0 0x0 0x1 0x0 0x0 0x1 0x0 0x0>;

   #sound-dai-cells = <1>;
   #address-cells = <2>;
   #size-cells = <0>;
  };

  audiocc: clock-controller@3300000 {
   compatible = "qcom,sm8250-lpass-audiocc";
   reg = <0 0x03300000 0 0x30000>;
   #clock-cells = <1>;
   clocks = <&q6afecc 102 0x1>,
    <&q6afecc 103 0x1>,
    <&q6afecc 57 0x1>;
   clock-names = "core", "audio", "bus";
  };

  vamacro: codec@3370000 {
   compatible = "qcom,sm8250-lpass-va-macro";
   reg = <0 0x03370000 0 0x1000>;
   clocks = <&aoncc 0>,
    <&q6afecc 102 0x1>,
    <&q6afecc 103 0x1>;

   clock-names = "mclk", "macro", "dcodec";

   #clock-cells = <0>;
   clock-frequency = <9600000>;
   clock-output-names = "fsgen";
   #sound-dai-cells = <1>;
  };

  rxmacro: rxmacro@3200000 {
   pinctrl-names = "default";
   pinctrl-0 = <&rx_swr_active>;
   compatible = "qcom,sm8250-lpass-rx-macro";
   reg = <0 0x3200000 0 0x1000>;
   status = "disabled";

   clocks = <&q6afecc 57 0x1>,
    <&q6afecc 58 0x1>,
    <&q6afecc 102 0x1>,
    <&q6afecc 103 0x1>,
    <&vamacro>;

   clock-names = "mclk", "npl", "macro", "dcodec", "fsgen";

   #clock-cells = <0>;
   clock-frequency = <9600000>;
   clock-output-names = "mclk";
   #sound-dai-cells = <1>;
  };

  swr1: soundwire-controller@3210000 {
   reg = <0 0x3210000 0 0x2000>;
   compatible = "qcom,soundwire-v1.5.1";
   status = "disabled";
   interrupts = <0 298 4>;
   clocks = <&rxmacro>;
   clock-names = "iface";
   label = "RX";
   qcom,din-ports = <0>;
   qcom,dout-ports = <5>;

   qcom,ports-sinterval-low = /bits/ 8 <0x03 0x1F 0x1F 0x07 0x00>;
   qcom,ports-offset1 = /bits/ 8 <0x00 0x00 0x0B 0x01 0x00>;
   qcom,ports-offset2 = /bits/ 8 <0x00 0x00 0x0B 0x00 0x00>;
   qcom,ports-hstart = /bits/ 8 <0xFF 0x03 0xFF 0xFF 0xFF>;
   qcom,ports-hstop = /bits/ 8 <0xFF 0x06 0xFF 0xFF 0xFF>;
   qcom,ports-word-length = /bits/ 8 <0x01 0x07 0x04 0xFF 0xFF>;
   qcom,ports-block-pack-mode = /bits/ 8 <0xFF 0x00 0x01 0xFF 0xFF>;
   qcom,ports-lane-control = /bits/ 8 <0x01 0x00 0x00 0x00 0x00>;
   qcom,ports-block-group-count = /bits/ 8 <0xFF 0xFF 0xFF 0xFF 0x00>;

   #sound-dai-cells = <1>;
   #address-cells = <2>;
   #size-cells = <0>;
  };

  txmacro: txmacro@3220000 {
   pinctrl-names = "default";
   pinctrl-0 = <&tx_swr_active>;
   compatible = "qcom,sm8250-lpass-tx-macro";
   reg = <0 0x3220000 0 0x1000>;
   status = "disabled";

   clocks = <&q6afecc 57 0x1>,
     <&q6afecc 58 0x1>,
     <&q6afecc 102 0x1>,
     <&q6afecc 103 0x1>,
     <&vamacro>;

   clock-names = "mclk", "npl", "macro", "dcodec", "fsgen";

   #clock-cells = <0>;
   clock-frequency = <9600000>;
   clock-output-names = "mclk";
   #address-cells = <2>;
   #size-cells = <2>;
   #sound-dai-cells = <1>;
  };


  swr2: soundwire-controller@3230000 {
   reg = <0 0x3230000 0 0x2000>;
   compatible = "qcom,soundwire-v1.5.1";
   interrupts-extended = <&intc 0 297 4>;
   interrupt-names = "core";
   status = "disabled";

   clocks = <&txmacro>;
   clock-names = "iface";
   label = "TX";

   qcom,din-ports = <5>;
   qcom,dout-ports = <0>;
   qcom,ports-sinterval-low = /bits/ 8 <0xFF 0x01 0x01 0x03 0x03>;
   qcom,ports-offset1 = /bits/ 8 <0xFF 0x01 0x00 0x02 0x00>;
   qcom,ports-offset2 = /bits/ 8 <0xFF 0x00 0x00 0x00 0x00>;
   qcom,ports-block-pack-mode = /bits/ 8 <0xFF 0xFF 0xFF 0xFF 0xFF>;
   qcom,ports-hstart = /bits/ 8 <0xFF 0xFF 0xFF 0xFF 0xFF>;
   qcom,ports-hstop = /bits/ 8 <0xFF 0xFF 0xFF 0xFF 0xFF>;
   qcom,ports-word-length = /bits/ 8 <0xFF 0xFF 0xFF 0xFF 0xFF>;
   qcom,ports-block-group-count = /bits/ 8 <0xFF 0xFF 0xFF 0xFF 0xFF>;
   qcom,ports-lane-control = /bits/ 8 <0xFF 0x00 0x01 0x00 0x01>;
   qcom,port-offset = <1>;
   #sound-dai-cells = <1>;
   #address-cells = <2>;
   #size-cells = <0>;
  };

  aoncc: clock-controller@3380000 {
   compatible = "qcom,sm8250-lpass-aoncc";
   reg = <0 0x03380000 0 0x40000>;
   #clock-cells = <1>;
   clocks = <&q6afecc 102 0x1>,
    <&q6afecc 103 0x1>,
    <&q6afecc 58 0x1>;
   clock-names = "core", "audio", "bus";
  };

  lpass_tlmm: pinctrl@33c0000{
   compatible = "qcom,sm8250-lpass-lpi-pinctrl";
   reg = <0 0x033c0000 0x0 0x20000>,
         <0 0x03550000 0x0 0x10000>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&lpass_tlmm 0 0 14>;

   clocks = <&q6afecc 102 0x1>,
    <&q6afecc 103 0x1>;
   clock-names = "core", "audio";

   wsa_swr_active: wsa-swr-active-pins {
    clk {
     pins = "gpio10";
     function = "wsa_swr_clk";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };

    data {
     pins = "gpio11";
     function = "wsa_swr_data";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;

    };
   };

   wsa_swr_sleep: wsa-swr-sleep-pins {
    clk {
     pins = "gpio10";
     function = "wsa_swr_clk";
     drive-strength = <2>;
     input-enable;
     bias-pull-down;
    };

    data {
     pins = "gpio11";
     function = "wsa_swr_data";
     drive-strength = <2>;
     input-enable;
     bias-pull-down;

    };
   };

   dmic01_active: dmic01-active-pins {
    clk {
     pins = "gpio6";
     function = "dmic1_clk";
     drive-strength = <8>;
     output-high;
    };
    data {
     pins = "gpio7";
     function = "dmic1_data";
     drive-strength = <8>;
     input-enable;
    };
   };

   dmic01_sleep: dmic01-sleep-pins {
    clk {
     pins = "gpio6";
     function = "dmic1_clk";
     drive-strength = <2>;
     bias-disable;
     output-low;
    };

    data {
     pins = "gpio7";
     function = "dmic1_data";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   rx_swr_active: rx_swr-active-pins {
    clk {
     pins = "gpio3";
     function = "swr_rx_clk";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };

    data {
     pins = "gpio4", "gpio5";
     function = "swr_rx_data";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;
    };
   };

   tx_swr_active: tx_swr-active-pins {
    clk {
     pins = "gpio0";
     function = "swr_tx_clk";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };

    data {
     pins = "gpio1", "gpio2";
     function = "swr_tx_data";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;
    };
   };

   tx_swr_sleep: tx_swr-sleep-pins {
    clk {
     pins = "gpio0";
     function = "swr_tx_clk";
     drive-strength = <2>;
     input-enable;
     bias-pull-down;
    };

    data1 {
     pins = "gpio1";
     function = "swr_tx_data";
     drive-strength = <2>;
     input-enable;
     bias-bus-hold;
    };

    data2 {
     pins = "gpio2";
     function = "swr_tx_data";
     drive-strength = <2>;
     input-enable;
     bias-pull-down;
    };
   };
  };

  gpu: gpu@3d00000 {
   compatible = "qcom,adreno-650.2",
         "qcom,adreno";

   reg = <0 0x03d00000 0 0x40000>;
   reg-names = "kgsl_3d0_reg_memory";

   interrupts = <0 300 4>;

   iommus = <&adreno_smmu 0 0x401>;

   operating-points-v2 = <&gpu_opp_table>;

   qcom,gmu = <&gmu>;

   status = "disabled";

   zap-shader {
    memory-region = <&gpu_mem>;
   };


   gpu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-670000000 {
     opp-hz = /bits/ 64 <670000000>;
     opp-level = <320>;
    };

    opp-587000000 {
     opp-hz = /bits/ 64 <587000000>;
     opp-level = <256>;
    };

    opp-525000000 {
     opp-hz = /bits/ 64 <525000000>;
     opp-level = <224>;
    };

    opp-490000000 {
     opp-hz = /bits/ 64 <490000000>;
     opp-level = <192>;
    };

    opp-441600000 {
     opp-hz = /bits/ 64 <441600000>;
     opp-level = <144>;
    };

    opp-400000000 {
     opp-hz = /bits/ 64 <400000000>;
     opp-level = <128>;
    };

    opp-305000000 {
     opp-hz = /bits/ 64 <305000000>;
     opp-level = <64>;
    };
   };
  };

  gmu: gmu@3d6a000 {
   compatible = "qcom,adreno-gmu-650.2", "qcom,adreno-gmu";

   reg = <0 0x03d6a000 0 0x30000>,
         <0 0x3de0000 0 0x10000>,
         <0 0xb290000 0 0x10000>,
         <0 0xb490000 0 0x10000>;
   reg-names = "gmu", "rscc", "gmu_pdc", "gmu_pdc_seq";

   interrupts = <0 304 4>,
         <0 305 4>;
   interrupt-names = "hfi", "gmu";

   clocks = <&gpucc 0>,
     <&gpucc 3>,
     <&gpucc 6>,
     <&gcc 21>,
     <&gcc 37>;
   clock-names = "ahb", "gmu", "cxo", "axi", "memnoc";

   power-domains = <&gpucc 0>,
     <&gpucc 1>;
   power-domain-names = "cx", "gx";

   iommus = <&adreno_smmu 5 0x400>;

   operating-points-v2 = <&gmu_opp_table>;

   status = "disabled";

   gmu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-200000000 {
     opp-hz = /bits/ 64 <200000000>;
     opp-level = <48>;
    };
   };
  };

  gpucc: clock-controller@3d90000 {
   compatible = "qcom,sm8250-gpucc";
   reg = <0 0x03d90000 0 0x9000>;
   clocks = <&rpmhcc 0>,
     <&gcc 34>,
     <&gcc 35>;
   clock-names = "bi_tcxo",
          "gcc_gpu_gpll0_clk_src",
          "gcc_gpu_gpll0_div_clk_src";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  adreno_smmu: iommu@3da0000 {
   compatible = "qcom,sm8250-smmu-500", "qcom,adreno-smmu", "arm,mmu-500";
   reg = <0 0x03da0000 0 0x10000>;
   #iommu-cells = <2>;
   #global-interrupts = <2>;
   interrupts = <0 672 4>,
         <0 673 4>,
         <0 678 4>,
         <0 679 4>,
         <0 680 4>,
         <0 681 4>,
         <0 682 4>,
         <0 683 4>,
         <0 684 4>,
         <0 685 4>;
   clocks = <&gpucc 0>,
     <&gcc 37>,
     <&gcc 38>;
   clock-names = "ahb", "bus", "iface";

   power-domains = <&gpucc 0>;
  };

  slpi: remoteproc@5c00000 {
   compatible = "qcom,sm8250-slpi-pas";
   reg = <0 0x05c00000 0 0x4000>;

   interrupts-extended = <&pdc 9 4>,
           <&smp2p_slpi_in 0 1>,
           <&smp2p_slpi_in 1 1>,
           <&smp2p_slpi_in 2 1>,
           <&smp2p_slpi_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 4>,
     <&rpmhpd 5>;
   power-domain-names = "lcx", "lmx";

   memory-region = <&slpi_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_slpi_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 4
            0
            1>;
    mboxes = <&ipcc 4
      0>;

    label = "slpi";
    qcom,remote-pid = <3>;

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "sdsp";
     qcom,non-secure-domain;
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@1 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <1>;
      iommus = <&apps_smmu 0x0541 0x0>;
     };

     compute-cb@2 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <2>;
      iommus = <&apps_smmu 0x0542 0x0>;
     };

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x0543 0x0>;

     };
    };
   };
  };

  cdsp: remoteproc@8300000 {
   compatible = "qcom,sm8250-cdsp-pas";
   reg = <0 0x08300000 0 0x10000>;

   interrupts-extended = <&intc 0 578 4>,
           <&smp2p_cdsp_in 0 1>,
           <&smp2p_cdsp_in 1 1>,
           <&smp2p_cdsp_in 2 1>,
           <&smp2p_cdsp_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 0>;

   memory-region = <&cdsp_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_cdsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 6
            0
            1>;
    mboxes = <&ipcc 6
      0>;

    label = "cdsp";
    qcom,remote-pid = <5>;

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "cdsp";
     qcom,non-secure-domain;
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@1 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <1>;
      iommus = <&apps_smmu 0x1001 0x0460>;
     };

     compute-cb@2 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <2>;
      iommus = <&apps_smmu 0x1002 0x0460>;
     };

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x1003 0x0460>;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;
      iommus = <&apps_smmu 0x1004 0x0460>;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;
      iommus = <&apps_smmu 0x1005 0x0460>;
     };

     compute-cb@6 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <6>;
      iommus = <&apps_smmu 0x1006 0x0460>;
     };

     compute-cb@7 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <7>;
      iommus = <&apps_smmu 0x1007 0x0460>;
     };

     compute-cb@8 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <8>;
      iommus = <&apps_smmu 0x1008 0x0460>;
     };


    };
   };
  };

  sound: sound {
  };

  usb_1_hsphy: phy@88e3000 {
   compatible = "qcom,sm8250-usb-hs-phy",
         "qcom,usb-snps-hs-7nm-phy";
   reg = <0 0x088e3000 0 0x400>;
   status = "disabled";
   #phy-cells = <0>;

   clocks = <&rpmhcc 0>;
   clock-names = "ref";

   resets = <&gcc 27>;
  };

  usb_2_hsphy: phy@88e4000 {
   compatible = "qcom,sm8250-usb-hs-phy",
         "qcom,usb-snps-hs-7nm-phy";
   reg = <0 0x088e4000 0 0x400>;
   status = "disabled";
   #phy-cells = <0>;

   clocks = <&rpmhcc 0>;
   clock-names = "ref";

   resets = <&gcc 28>;
  };

  usb_1_qmpphy: phy@88e9000 {
   compatible = "qcom,sm8250-qmp-usb3-dp-phy";
   reg = <0 0x088e9000 0 0x200>,
         <0 0x088e8000 0 0x40>,
         <0 0x088ea000 0 0x200>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 185>,
     <&rpmhcc 0>,
     <&gcc 187>;
   clock-names = "aux", "ref_clk_src", "com_aux";

   resets = <&gcc 36>,
     <&gcc 38>;
   reset-names = "phy", "common";

   usb_1_ssphy: usb3-phy@88e9200 {
    reg = <0 0x088e9200 0 0x200>,
          <0 0x088e9400 0 0x200>,
          <0 0x088e9c00 0 0x400>,
          <0 0x088e9600 0 0x200>,
          <0 0x088e9800 0 0x200>,
          <0 0x088e9a00 0 0x100>;
    #clock-cells = <0>;
    #phy-cells = <0>;
    clocks = <&gcc 188>;
    clock-names = "pipe0";
    clock-output-names = "usb3_phy_pipe_clk_src";
   };

   dp_phy: dp-phy@88ea200 {
    reg = <0 0x088ea200 0 0x200>,
          <0 0x088ea400 0 0x200>,
          <0 0x088eaa00 0 0x200>,
          <0 0x088ea600 0 0x200>,
          <0 0x088ea800 0 0x200>;
    #phy-cells = <0>;
    #clock-cells = <1>;
   };
  };

  usb_2_qmpphy: phy@88eb000 {
   compatible = "qcom,sm8250-qmp-usb3-uni-phy";
   reg = <0 0x088eb000 0 0x200>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 191>,
     <&rpmhcc 0>,
     <&gcc 190>,
     <&gcc 193>;
   clock-names = "aux", "ref_clk_src", "ref", "com_aux";

   resets = <&gcc 41>,
     <&gcc 39>;
   reset-names = "phy", "common";

   usb_2_ssphy: phy@88eb200 {
    reg = <0 0x088eb200 0 0x200>,
          <0 0x088eb400 0 0x200>,
          <0 0x088eb800 0 0x800>;
    #clock-cells = <0>;
    #phy-cells = <0>;
    clocks = <&gcc 194>;
    clock-names = "pipe0";
    clock-output-names = "usb3_uni_phy_pipe_clk_src";
   };
  };

  sdhc_2: mmc@8804000 {
   compatible = "qcom,sm8250-sdhci", "qcom,sdhci-msm-v5";
   reg = <0 0x08804000 0 0x1000>;

   interrupts = <0 204 4>,
         <0 222 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 137>,
     <&gcc 138>,
     <&rpmhcc 0>;
   clock-names = "iface", "core", "xo";
   iommus = <&apps_smmu 0x4a0 0x0>;
   qcom,dll-config = <0x0007642c>;
   qcom,ddr-config = <0x80040868>;
   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&sdhc2_opp_table>;

   status = "disabled";

   sdhc2_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-19200000 {
     opp-hz = /bits/ 64 <19200000>;
     required-opps = <&rpmhpd_opp_min_svs>;
    };

    opp-50000000 {
     opp-hz = /bits/ 64 <50000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
    };

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_svs>;
    };

    opp-202000000 {
     opp-hz = /bits/ 64 <202000000>;
     required-opps = <&rpmhpd_opp_svs_l1>;
    };
   };
  };

  dc_noc: interconnect@90c0000 {
   compatible = "qcom,sm8250-dc-noc";
   reg = <0 0x090c0000 0 0x4200>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  gem_noc: interconnect@9100000 {
   compatible = "qcom,sm8250-gem-noc";
   reg = <0 0x09100000 0 0xb4000>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  npu_noc: interconnect@9990000 {
   compatible = "qcom,sm8250-npu-noc";
   reg = <0 0x09990000 0 0x1600>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  usb_1: usb@a6f8800 {
   compatible = "qcom,sm8250-dwc3", "qcom,dwc3";
   reg = <0 0x0a6f8800 0 0x400>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   dma-ranges;

   clocks = <&gcc 14>,
     <&gcc 173>,
     <&gcc 7>,
     <&gcc 178>,
     <&gcc 175>,
     <&gcc 190>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi",
          "xo";

   assigned-clocks = <&gcc 175>,
       <&gcc 173>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts-extended = <&intc 0 131 4>,
           <&pdc 17 4>,
           <&pdc 15 (2 | 1)>,
           <&pdc 14 (2 | 1)>;
   interrupt-names = "hs_phy_irq",
       "ss_phy_irq",
       "dm_hs_phy_irq",
       "dp_hs_phy_irq";

   power-domains = <&gcc 5>;

   resets = <&gcc 34>;

   usb_1_dwc3: usb@a600000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a600000 0 0xcd00>;
    interrupts = <0 133 4>;
    iommus = <&apps_smmu 0x0 0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    phys = <&usb_1_hsphy>, <&usb_1_ssphy>;
    phy-names = "usb2-phy", "usb3-phy";
   };
  };

  system-cache-controller@9200000 {
   compatible = "qcom,sm8250-llcc";
   reg = <0 0x09200000 0 0x1d0000>, <0 0x09600000 0 0x50000>;
   reg-names = "llcc_base", "llcc_broadcast_base";
  };

  usb_2: usb@a8f8800 {
   compatible = "qcom,sm8250-dwc3", "qcom,dwc3";
   reg = <0 0x0a8f8800 0 0x400>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   dma-ranges;

   clocks = <&gcc 15>,
     <&gcc 179>,
     <&gcc 8>,
     <&gcc 184>,
     <&gcc 181>,
     <&gcc 190>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi",
          "xo";

   assigned-clocks = <&gcc 181>,
       <&gcc 179>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts-extended = <&intc 0 136 4>,
           <&pdc 16 4>,
           <&pdc 13 (2 | 1)>,
           <&pdc 12 (2 | 1)>;
   interrupt-names = "hs_phy_irq",
       "ss_phy_irq",
       "dm_hs_phy_irq",
       "dp_hs_phy_irq";

   power-domains = <&gcc 6>;

   resets = <&gcc 35>;

   usb_2_dwc3: usb@a800000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a800000 0 0xcd00>;
    interrupts = <0 138 4>;
    iommus = <&apps_smmu 0x20 0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    phys = <&usb_2_hsphy>, <&usb_2_ssphy>;
    phy-names = "usb2-phy", "usb3-phy";
   };
  };

  venus: video-codec@aa00000 {
   compatible = "qcom,sm8250-venus";
   reg = <0 0x0aa00000 0 0x100000>;
   interrupts = <0 174 4>;
   power-domains = <&videocc 0>,
     <&videocc 2>,
     <&rpmhpd 8>;
   power-domain-names = "venus", "vcodec0", "mx";
   operating-points-v2 = <&venus_opp_table>;

   clocks = <&gcc 197>,
     <&videocc 1>,
     <&videocc 10>;
   clock-names = "iface", "core", "vcodec0_core";

   interconnects = <&gem_noc 2 &config_noc 48>,
     <&mmss_noc 4 &mc_virt 1>;
   interconnect-names = "cpu-cfg", "video-mem";

   iommus = <&apps_smmu 0x2100 0x0400>;
   memory-region = <&video_mem>;

   resets = <&gcc 43>,
     <&videocc 2>;
   reset-names = "bus", "core";

   status = "disabled";

   video-decoder {
    compatible = "venus-decoder";
   };

   video-encoder {
    compatible = "venus-encoder";
   };

   venus_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-720000000 {
     opp-hz = /bits/ 64 <720000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
    };

    opp-1014000000 {
     opp-hz = /bits/ 64 <1014000000>;
     required-opps = <&rpmhpd_opp_svs>;
    };

    opp-1098000000 {
     opp-hz = /bits/ 64 <1098000000>;
     required-opps = <&rpmhpd_opp_svs_l1>;
    };

    opp-1332000000 {
     opp-hz = /bits/ 64 <1332000000>;
     required-opps = <&rpmhpd_opp_nom>;
    };
   };
  };

  videocc: clock-controller@abf0000 {
   compatible = "qcom,sm8250-videocc";
   reg = <0 0x0abf0000 0 0x10000>;
   clocks = <&gcc 196>,
     <&rpmhcc 0>,
     <&rpmhcc 1>;
   power-domains = <&rpmhpd 6>;
   required-opps = <&rpmhpd_opp_low_svs>;
   clock-names = "iface", "bi_tcxo", "bi_tcxo_ao";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  cci0: cci@ac4f000 {
   compatible = "qcom,sm8250-cci";
   #address-cells = <1>;
   #size-cells = <0>;

   reg = <0 0x0ac4f000 0 0x1000>;
   interrupts = <0 460 1>;
   power-domains = <&camcc 5>;

   clocks = <&camcc 5>,
     <&camcc 109>,
     <&camcc 13>,
     <&camcc 8>,
     <&camcc 9>;
   clock-names = "camnoc_axi",
          "slow_ahb_src",
          "cpas_ahb",
          "cci",
          "cci_src";

   pinctrl-0 = <&cci0_default>;
   pinctrl-1 = <&cci0_sleep>;
   pinctrl-names = "default", "sleep";

   status = "disabled";

   cci0_i2c0: i2c-bus@0 {
    reg = <0>;
    clock-frequency = <1000000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };

   cci0_i2c1: i2c-bus@1 {
    reg = <1>;
    clock-frequency = <1000000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  cci1: cci@ac50000 {
   compatible = "qcom,sm8250-cci";
   #address-cells = <1>;
   #size-cells = <0>;

   reg = <0 0x0ac50000 0 0x1000>;
   interrupts = <0 271 1>;
   power-domains = <&camcc 5>;

   clocks = <&camcc 5>,
     <&camcc 109>,
     <&camcc 13>,
     <&camcc 10>,
     <&camcc 11>;
   clock-names = "camnoc_axi",
          "slow_ahb_src",
          "cpas_ahb",
          "cci",
          "cci_src";

   pinctrl-0 = <&cci1_default>;
   pinctrl-1 = <&cci1_sleep>;
   pinctrl-names = "default", "sleep";

   status = "disabled";

   cci1_i2c0: i2c-bus@0 {
    reg = <0>;
    clock-frequency = <1000000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };

   cci1_i2c1: i2c-bus@1 {
    reg = <1>;
    clock-frequency = <1000000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  camss: camss@ac6a000 {
   compatible = "qcom,sm8250-camss";
   status = "disabled";

   reg = <0 0xac6a000 0 0x2000>,
         <0 0xac6c000 0 0x2000>,
         <0 0xac6e000 0 0x1000>,
         <0 0xac70000 0 0x1000>,
         <0 0xac72000 0 0x1000>,
         <0 0xac74000 0 0x1000>,
         <0 0xacb4000 0 0xd000>,
         <0 0xacc3000 0 0xd000>,
         <0 0xacd9000 0 0x2200>,
         <0 0xacdb200 0 0x2200>;
   reg-names = "csiphy0",
        "csiphy1",
        "csiphy2",
        "csiphy3",
        "csiphy4",
        "csiphy5",
        "vfe0",
        "vfe1",
        "vfe_lite0",
        "vfe_lite1";

   interrupts = <0 477 4>,
         <0 478 4>,
         <0 479 4>,
         <0 448 4>,
         <0 86 4>,
         <0 89 4>,
         <0 464 4>,
         <0 466 4>,
         <0 468 4>,
         <0 359 4>,
         <0 465 4>,
         <0 467 4>,
         <0 469 4>,
         <0 360 4>;
   interrupt-names = "csiphy0",
       "csiphy1",
       "csiphy2",
       "csiphy3",
       "csiphy4",
       "csiphy5",
       "csid0",
       "csid1",
       "csid2",
       "csid3",
       "vfe0",
       "vfe1",
       "vfe_lite0",
       "vfe_lite1";

   power-domains = <&camcc 3>,
     <&camcc 4>,
     <&camcc 5>;

   clocks = <&gcc 10>,
     <&gcc 11>,
     <&gcc 12>,
     <&camcc 5>,
     <&camcc 6>,
     <&camcc 12>,
     <&camcc 13>,
     <&camcc 27>,
     <&camcc 15>,
     <&camcc 28>,
     <&camcc 17>,
     <&camcc 29>,
     <&camcc 19>,
     <&camcc 30>,
     <&camcc 21>,
     <&camcc 31>,
     <&camcc 23>,
     <&camcc 32>,
     <&camcc 25>,
     <&camcc 109>,
     <&camcc 41>,
     <&camcc 43>,
     <&camcc 44>,
     <&camcc 46>,
     <&camcc 47>,
     <&camcc 42>,
     <&camcc 50>,
     <&camcc 52>,
     <&camcc 53>,
     <&camcc 55>,
     <&camcc 56>,
     <&camcc 51>,
     <&camcc 59>,
     <&camcc 60>,
     <&camcc 61>,
     <&camcc 63>,
     <&camcc 64>;

   clock-names = "cam_ahb_clk",
          "cam_hf_axi",
          "cam_sf_axi",
          "camnoc_axi",
          "camnoc_axi_src",
          "core_ahb",
          "cpas_ahb",
          "csiphy0",
          "csiphy0_timer",
          "csiphy1",
          "csiphy1_timer",
          "csiphy2",
          "csiphy2_timer",
          "csiphy3",
          "csiphy3_timer",
          "csiphy4",
          "csiphy4_timer",
          "csiphy5",
          "csiphy5_timer",
          "slow_ahb_src",
          "vfe0_ahb",
          "vfe0_axi",
          "vfe0",
          "vfe0_cphy_rx",
          "vfe0_csid",
          "vfe0_areg",
          "vfe1_ahb",
          "vfe1_axi",
          "vfe1",
          "vfe1_cphy_rx",
          "vfe1_csid",
          "vfe1_areg",
          "vfe_lite_ahb",
          "vfe_lite_axi",
          "vfe_lite",
          "vfe_lite_cphy_rx",
          "vfe_lite_csid";

   iommus = <&apps_smmu 0x800 0x400>,
     <&apps_smmu 0x801 0x400>,
     <&apps_smmu 0x840 0x400>,
     <&apps_smmu 0x841 0x400>,
     <&apps_smmu 0xc00 0x400>,
     <&apps_smmu 0xc01 0x400>,
     <&apps_smmu 0xc40 0x400>,
     <&apps_smmu 0xc41 0x400>;

   interconnects = <&gem_noc 2 &config_noc 7>,
     <&mmss_noc 1 &mc_virt 1>,
     <&mmss_noc 3 &mc_virt 1>,
     <&mmss_noc 2 &mc_virt 1>;
   interconnect-names = "cam_ahb",
          "cam_hf_0_mnoc",
          "cam_sf_0_mnoc",
          "cam_sf_icp_mnoc";
  };

  camcc: clock-controller@ad00000 {
   compatible = "qcom,sm8250-camcc";
   reg = <0 0x0ad00000 0 0x10000>;
   clocks = <&gcc 10>,
     <&rpmhcc 0>,
     <&rpmhcc 1>,
     <&sleep_clk>;
   clock-names = "iface", "bi_tcxo", "bi_tcxo_ao", "sleep_clk";
   power-domains = <&rpmhpd 6>;
   required-opps = <&rpmhpd_opp_low_svs>;
   status = "disabled";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  mdss: mdss@ae00000 {
   compatible = "qcom,sm8250-mdss";
   reg = <0 0x0ae00000 0 0x1000>;
   reg-names = "mdss";

   interconnects = <&mmss_noc 7 &mc_virt 1>,
     <&mmss_noc 8 &mc_virt 1>;
   interconnect-names = "mdp0-mem", "mdp1-mem";

   power-domains = <&dispcc 0>;

   clocks = <&dispcc 0>,
     <&gcc 24>,
     <&gcc 25>,
     <&dispcc 32>;
   clock-names = "iface", "bus", "nrt_bus", "core";

   interrupts = <0 83 4>;
   interrupt-controller;
   #interrupt-cells = <1>;

   iommus = <&apps_smmu 0x820 0x402>;

   status = "disabled";

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   mdss_mdp: display-controller@ae01000 {
    compatible = "qcom,sm8250-dpu";
    reg = <0 0x0ae01000 0 0x8f000>,
          <0 0x0aeb0000 0 0x2008>;
    reg-names = "mdp", "vbif";

    clocks = <&dispcc 0>,
      <&gcc 24>,
      <&dispcc 32>,
      <&dispcc 44>;
    clock-names = "iface", "bus", "core", "vsync";

    assigned-clocks = <&dispcc 44>;
    assigned-clock-rates = <19200000>;

    operating-points-v2 = <&mdp_opp_table>;
    power-domains = <&rpmhpd 6>;

    interrupt-parent = <&mdss>;
    interrupts = <0>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dpu_intf1_out: endpoint {
       remote-endpoint = <&dsi0_in>;
      };
     };

     port@1 {
      reg = <1>;
      dpu_intf2_out: endpoint {
       remote-endpoint = <&dsi1_in>;
      };
     };
    };

    mdp_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-200000000 {
      opp-hz = /bits/ 64 <200000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-300000000 {
      opp-hz = /bits/ 64 <300000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-345000000 {
      opp-hz = /bits/ 64 <345000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-460000000 {
      opp-hz = /bits/ 64 <460000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   dsi0: dsi@ae94000 {
    compatible = "qcom,mdss-dsi-ctrl";
    reg = <0 0x0ae94000 0 0x400>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <4>;

    clocks = <&dispcc 2>,
      <&dispcc 5>,
      <&dispcc 36>,
      <&dispcc 28>,
      <&dispcc 0>,
     <&gcc 24>;
    clock-names = "byte",
           "byte_intf",
           "pixel",
           "core",
           "iface",
           "bus";

    assigned-clocks = <&dispcc 3>, <&dispcc 37>;
    assigned-clock-parents = <&dsi0_phy 0>, <&dsi0_phy 1>;

    operating-points-v2 = <&dsi_opp_table>;
    power-domains = <&rpmhpd 6>;

    phys = <&dsi0_phy>;
    phy-names = "dsi";

    status = "disabled";

    #address-cells = <1>;
    #size-cells = <0>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dsi0_in: endpoint {
       remote-endpoint = <&dpu_intf1_out>;
      };
     };

     port@1 {
      reg = <1>;
      dsi0_out: endpoint {
      };
     };
    };

    dsi_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-187500000 {
      opp-hz = /bits/ 64 <187500000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-300000000 {
      opp-hz = /bits/ 64 <300000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-358000000 {
      opp-hz = /bits/ 64 <358000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };
    };
   };

   dsi0_phy: dsi-phy@ae94400 {
    compatible = "qcom,dsi-phy-7nm";
    reg = <0 0x0ae94400 0 0x200>,
          <0 0x0ae94600 0 0x280>,
          <0 0x0ae94900 0 0x260>;
    reg-names = "dsi_phy",
         "dsi_phy_lane",
         "dsi_pll";

    #clock-cells = <1>;
    #phy-cells = <0>;

    clocks = <&dispcc 0>,
      <&rpmhcc 0>;
    clock-names = "iface", "ref";

    status = "disabled";
   };

   dsi1: dsi@ae96000 {
    compatible = "qcom,mdss-dsi-ctrl";
    reg = <0 0x0ae96000 0 0x400>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <5>;

    clocks = <&dispcc 6>,
      <&dispcc 9>,
      <&dispcc 38>,
      <&dispcc 30>,
      <&dispcc 0>,
      <&gcc 24>;
    clock-names = "byte",
           "byte_intf",
           "pixel",
           "core",
           "iface",
           "bus";

    assigned-clocks = <&dispcc 7>, <&dispcc 39>;
    assigned-clock-parents = <&dsi1_phy 0>, <&dsi1_phy 1>;

    operating-points-v2 = <&dsi_opp_table>;
    power-domains = <&rpmhpd 6>;

    phys = <&dsi1_phy>;
    phy-names = "dsi";

    status = "disabled";

    #address-cells = <1>;
    #size-cells = <0>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dsi1_in: endpoint {
       remote-endpoint = <&dpu_intf2_out>;
      };
     };

     port@1 {
      reg = <1>;
      dsi1_out: endpoint {
      };
     };
    };
   };

   dsi1_phy: dsi-phy@ae96400 {
    compatible = "qcom,dsi-phy-7nm";
    reg = <0 0x0ae96400 0 0x200>,
          <0 0x0ae96600 0 0x280>,
          <0 0x0ae96900 0 0x260>;
    reg-names = "dsi_phy",
         "dsi_phy_lane",
         "dsi_pll";

    #clock-cells = <1>;
    #phy-cells = <0>;

    clocks = <&dispcc 0>,
      <&rpmhcc 0>;
    clock-names = "iface", "ref";

    status = "disabled";
   };
  };

  dispcc: clock-controller@af00000 {
   compatible = "qcom,sm8250-dispcc";
   reg = <0 0x0af00000 0 0x10000>;
   power-domains = <&rpmhpd 6>;
   required-opps = <&rpmhpd_opp_low_svs>;
   clocks = <&rpmhcc 0>,
     <&dsi0_phy 0>,
     <&dsi0_phy 1>,
     <&dsi1_phy 0>,
     <&dsi1_phy 1>,
     <&dp_phy 0>,
     <&dp_phy 1>;
   clock-names = "bi_tcxo",
          "dsi0_phy_pll_out_byteclk",
          "dsi0_phy_pll_out_dsiclk",
          "dsi1_phy_pll_out_byteclk",
          "dsi1_phy_pll_out_dsiclk",
          "dp_phy_pll_link_clk",
          "dp_phy_pll_vco_div_clk";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,sm8250-pdc", "qcom,pdc";
   reg = <0 0x0b220000 0 0x30000>, <0 0x17c000f0 0 0x60>;
   qcom,pdc-ranges = <0 480 94>, <94 609 31>,
       <125 63 1>, <126 716 12>;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupt-controller;
  };

  tsens0: thermal-sensor@c263000 {
   compatible = "qcom,sm8250-tsens", "qcom,tsens-v2";
   reg = <0 0x0c263000 0 0x1ff>,
         <0 0x0c222000 0 0x1ff>;
   #qcom,sensors = <16>;
   interrupts = <0 506 4>,
         <0 508 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  tsens1: thermal-sensor@c265000 {
   compatible = "qcom,sm8250-tsens", "qcom,tsens-v2";
   reg = <0 0x0c265000 0 0x1ff>,
         <0 0x0c223000 0 0x1ff>;
   #qcom,sensors = <9>;
   interrupts = <0 507 4>,
         <0 509 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  aoss_qmp: power-controller@c300000 {
   compatible = "qcom,sm8250-aoss-qmp", "qcom,aoss-qmp";
   reg = <0 0x0c300000 0 0x400>;
   interrupts-extended = <&ipcc 0
           0
           1>;
   mboxes = <&ipcc 0
     0>;

   #clock-cells = <0>;
  };

  sram@c3f0000 {
   compatible = "qcom,rpmh-stats";
   reg = <0 0x0c3f0000 0 0x400>;
  };

  spmi_bus: spmi@c440000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0 0x0c440000 0x0 0x0001100>,
         <0x0 0x0c600000 0x0 0x2000000>,
         <0x0 0x0e600000 0x0 0x0100000>,
         <0x0 0x0e700000 0x0 0x00a0000>,
         <0x0 0x0c40a000 0x0 0x0026000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts-extended = <&pdc 1 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  tlmm: pinctrl@f100000 {
   compatible = "qcom,sm8250-pinctrl";
   reg = <0 0x0f100000 0 0x300000>,
         <0 0x0f500000 0 0x300000>,
         <0 0x0f900000 0 0x300000>;
   reg-names = "west", "south", "north";
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&tlmm 0 0 181>;
   wakeup-parent = <&pdc>;

   cci0_default: cci0-default {
    cci0_i2c0_default: cci0-i2c0-default {

     pins = "gpio101", "gpio102";
     function = "cci_i2c";

     bias-pull-up;
     drive-strength = <2>;
    };

    cci0_i2c1_default: cci0-i2c1-default {

     pins = "gpio103", "gpio104";
     function = "cci_i2c";

     bias-pull-up;
     drive-strength = <2>;
    };
   };

   cci0_sleep: cci0-sleep {
    cci0_i2c0_sleep: cci0-i2c0-sleep {

     pins = "gpio101", "gpio102";
     function = "cci_i2c";

     drive-strength = <2>;
     bias-pull-down;
    };

    cci0_i2c1_sleep: cci0-i2c1-sleep {

     pins = "gpio103", "gpio104";
     function = "cci_i2c";

     drive-strength = <2>;
     bias-pull-down;
    };
   };

   cci1_default: cci1-default {
    cci1_i2c0_default: cci1-i2c0-default {

     pins = "gpio105","gpio106";
     function = "cci_i2c";

     bias-pull-up;
     drive-strength = <2>;
    };

    cci1_i2c1_default: cci1-i2c1-default {

     pins = "gpio107","gpio108";
     function = "cci_i2c";

     bias-pull-up;
     drive-strength = <2>;
    };
   };

   cci1_sleep: cci1-sleep {
    cci1_i2c0_sleep: cci1-i2c0-sleep {

     pins = "gpio105","gpio106";
     function = "cci_i2c";

     bias-pull-down;
     drive-strength = <2>;
    };

    cci1_i2c1_sleep: cci1-i2c1-sleep {

     pins = "gpio107","gpio108";
     function = "cci_i2c";

     bias-pull-down;
     drive-strength = <2>;
    };
   };

   pri_mi2s_active: pri-mi2s-active {
    sclk {
     pins = "gpio138";
     function = "mi2s0_sck";
     drive-strength = <8>;
     bias-disable;
    };

    ws {
     pins = "gpio141";
     function = "mi2s0_ws";
     drive-strength = <8>;
     output-high;
    };

    data0 {
     pins = "gpio139";
     function = "mi2s0_data0";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };

    data1 {
     pins = "gpio140";
     function = "mi2s0_data1";
     drive-strength = <8>;
     output-high;
    };
   };

   qup_i2c0_default: qup-i2c0-default {
    mux {
     pins = "gpio28", "gpio29";
     function = "qup0";
    };

    config {
     pins = "gpio28", "gpio29";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c1_default: qup-i2c1-default {
    pinmux {
     pins = "gpio4", "gpio5";
     function = "qup1";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c2_default: qup-i2c2-default {
    mux {
     pins = "gpio115", "gpio116";
     function = "qup2";
    };

    config {
     pins = "gpio115", "gpio116";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c3_default: qup-i2c3-default {
    mux {
     pins = "gpio119", "gpio120";
     function = "qup3";
    };

    config {
     pins = "gpio119", "gpio120";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c4_default: qup-i2c4-default {
    mux {
     pins = "gpio8", "gpio9";
     function = "qup4";
    };

    config {
     pins = "gpio8", "gpio9";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c5_default: qup-i2c5-default {
    mux {
     pins = "gpio12", "gpio13";
     function = "qup5";
    };

    config {
     pins = "gpio12", "gpio13";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c6_default: qup-i2c6-default {
    mux {
     pins = "gpio16", "gpio17";
     function = "qup6";
    };

    config {
     pins = "gpio16", "gpio17";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c7_default: qup-i2c7-default {
    mux {
     pins = "gpio20", "gpio21";
     function = "qup7";
    };

    config {
     pins = "gpio20", "gpio21";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c8_default: qup-i2c8-default {
    mux {
     pins = "gpio24", "gpio25";
     function = "qup8";
    };

    config {
     pins = "gpio24", "gpio25";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c9_default: qup-i2c9-default {
    mux {
     pins = "gpio125", "gpio126";
     function = "qup9";
    };

    config {
     pins = "gpio125", "gpio126";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c10_default: qup-i2c10-default {
    mux {
     pins = "gpio129", "gpio130";
     function = "qup10";
    };

    config {
     pins = "gpio129", "gpio130";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c11_default: qup-i2c11-default {
    mux {
     pins = "gpio60", "gpio61";
     function = "qup11";
    };

    config {
     pins = "gpio60", "gpio61";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c12_default: qup-i2c12-default {
    mux {
     pins = "gpio32", "gpio33";
     function = "qup12";
    };

    config {
     pins = "gpio32", "gpio33";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c13_default: qup-i2c13-default {
    mux {
     pins = "gpio36", "gpio37";
     function = "qup13";
    };

    config {
     pins = "gpio36", "gpio37";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c14_default: qup-i2c14-default {
    mux {
     pins = "gpio40", "gpio41";
     function = "qup14";
    };

    config {
     pins = "gpio40", "gpio41";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c15_default: qup-i2c15-default {
    mux {
     pins = "gpio44", "gpio45";
     function = "qup15";
    };

    config {
     pins = "gpio44", "gpio45";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c16_default: qup-i2c16-default {
    mux {
     pins = "gpio48", "gpio49";
     function = "qup16";
    };

    config {
     pins = "gpio48", "gpio49";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c17_default: qup-i2c17-default {
    mux {
     pins = "gpio52", "gpio53";
     function = "qup17";
    };

    config {
     pins = "gpio52", "gpio53";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c18_default: qup-i2c18-default {
    mux {
     pins = "gpio56", "gpio57";
     function = "qup18";
    };

    config {
     pins = "gpio56", "gpio57";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c19_default: qup-i2c19-default {
    mux {
     pins = "gpio0", "gpio1";
     function = "qup19";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_spi0_cs: qup-spi0-cs {
    pins = "gpio31";
    function = "qup0";
   };

   qup_spi0_cs_gpio: qup-spi0-cs-gpio {
    pins = "gpio31";
    function = "gpio";
   };

   qup_spi0_data_clk: qup-spi0-data-clk {
    pins = "gpio28", "gpio29",
           "gpio30";
    function = "qup0";
   };

   qup_spi1_cs: qup-spi1-cs {
    pins = "gpio7";
    function = "qup1";
   };

   qup_spi1_cs_gpio: qup-spi1-cs-gpio {
    pins = "gpio7";
    function = "gpio";
   };

   qup_spi1_data_clk: qup-spi1-data-clk {
    pins = "gpio4", "gpio5",
           "gpio6";
    function = "qup1";
   };

   qup_spi2_cs: qup-spi2-cs {
    pins = "gpio118";
    function = "qup2";
   };

   qup_spi2_cs_gpio: qup-spi2-cs-gpio {
    pins = "gpio118";
    function = "gpio";
   };

   qup_spi2_data_clk: qup-spi2-data-clk {
    pins = "gpio115", "gpio116",
           "gpio117";
    function = "qup2";
   };

   qup_spi3_cs: qup-spi3-cs {
    pins = "gpio122";
    function = "qup3";
   };

   qup_spi3_cs_gpio: qup-spi3-cs-gpio {
    pins = "gpio122";
    function = "gpio";
   };

   qup_spi3_data_clk: qup-spi3-data-clk {
    pins = "gpio119", "gpio120",
           "gpio121";
    function = "qup3";
   };

   qup_spi4_cs: qup-spi4-cs {
    pins = "gpio11";
    function = "qup4";
   };

   qup_spi4_cs_gpio: qup-spi4-cs-gpio {
    pins = "gpio11";
    function = "gpio";
   };

   qup_spi4_data_clk: qup-spi4-data-clk {
    pins = "gpio8", "gpio9",
           "gpio10";
    function = "qup4";
   };

   qup_spi5_cs: qup-spi5-cs {
    pins = "gpio15";
    function = "qup5";
   };

   qup_spi5_cs_gpio: qup-spi5-cs-gpio {
    pins = "gpio15";
    function = "gpio";
   };

   qup_spi5_data_clk: qup-spi5-data-clk {
    pins = "gpio12", "gpio13",
           "gpio14";
    function = "qup5";
   };

   qup_spi6_cs: qup-spi6-cs {
    pins = "gpio19";
    function = "qup6";
   };

   qup_spi6_cs_gpio: qup-spi6-cs-gpio {
    pins = "gpio19";
    function = "gpio";
   };

   qup_spi6_data_clk: qup-spi6-data-clk {
    pins = "gpio16", "gpio17",
           "gpio18";
    function = "qup6";
   };

   qup_spi7_cs: qup-spi7-cs {
    pins = "gpio23";
    function = "qup7";
   };

   qup_spi7_cs_gpio: qup-spi7-cs-gpio {
    pins = "gpio23";
    function = "gpio";
   };

   qup_spi7_data_clk: qup-spi7-data-clk {
    pins = "gpio20", "gpio21",
           "gpio22";
    function = "qup7";
   };

   qup_spi8_cs: qup-spi8-cs {
    pins = "gpio27";
    function = "qup8";
   };

   qup_spi8_cs_gpio: qup-spi8-cs-gpio {
    pins = "gpio27";
    function = "gpio";
   };

   qup_spi8_data_clk: qup-spi8-data-clk {
    pins = "gpio24", "gpio25",
           "gpio26";
    function = "qup8";
   };

   qup_spi9_cs: qup-spi9-cs {
    pins = "gpio128";
    function = "qup9";
   };

   qup_spi9_cs_gpio: qup-spi9-cs-gpio {
    pins = "gpio128";
    function = "gpio";
   };

   qup_spi9_data_clk: qup-spi9-data-clk {
    pins = "gpio125", "gpio126",
           "gpio127";
    function = "qup9";
   };

   qup_spi10_cs: qup-spi10-cs {
    pins = "gpio132";
    function = "qup10";
   };

   qup_spi10_cs_gpio: qup-spi10-cs-gpio {
    pins = "gpio132";
    function = "gpio";
   };

   qup_spi10_data_clk: qup-spi10-data-clk {
    pins = "gpio129", "gpio130",
           "gpio131";
    function = "qup10";
   };

   qup_spi11_cs: qup-spi11-cs {
    pins = "gpio63";
    function = "qup11";
   };

   qup_spi11_cs_gpio: qup-spi11-cs-gpio {
    pins = "gpio63";
    function = "gpio";
   };

   qup_spi11_data_clk: qup-spi11-data-clk {
    pins = "gpio60", "gpio61",
           "gpio62";
    function = "qup11";
   };

   qup_spi12_cs: qup-spi12-cs {
    pins = "gpio35";
    function = "qup12";
   };

   qup_spi12_cs_gpio: qup-spi12-cs-gpio {
    pins = "gpio35";
    function = "gpio";
   };

   qup_spi12_data_clk: qup-spi12-data-clk {
    pins = "gpio32", "gpio33",
           "gpio34";
    function = "qup12";
   };

   qup_spi13_cs: qup-spi13-cs {
    pins = "gpio39";
    function = "qup13";
   };

   qup_spi13_cs_gpio: qup-spi13-cs-gpio {
    pins = "gpio39";
    function = "gpio";
   };

   qup_spi13_data_clk: qup-spi13-data-clk {
    pins = "gpio36", "gpio37",
           "gpio38";
    function = "qup13";
   };

   qup_spi14_cs: qup-spi14-cs {
    pins = "gpio43";
    function = "qup14";
   };

   qup_spi14_cs_gpio: qup-spi14-cs-gpio {
    pins = "gpio43";
    function = "gpio";
   };

   qup_spi14_data_clk: qup-spi14-data-clk {
    pins = "gpio40", "gpio41",
           "gpio42";
    function = "qup14";
   };

   qup_spi15_cs: qup-spi15-cs {
    pins = "gpio47";
    function = "qup15";
   };

   qup_spi15_cs_gpio: qup-spi15-cs-gpio {
    pins = "gpio47";
    function = "gpio";
   };

   qup_spi15_data_clk: qup-spi15-data-clk {
    pins = "gpio44", "gpio45",
           "gpio46";
    function = "qup15";
   };

   qup_spi16_cs: qup-spi16-cs {
    pins = "gpio51";
    function = "qup16";
   };

   qup_spi16_cs_gpio: qup-spi16-cs-gpio {
    pins = "gpio51";
    function = "gpio";
   };

   qup_spi16_data_clk: qup-spi16-data-clk {
    pins = "gpio48", "gpio49",
           "gpio50";
    function = "qup16";
   };

   qup_spi17_cs: qup-spi17-cs {
    pins = "gpio55";
    function = "qup17";
   };

   qup_spi17_cs_gpio: qup-spi17-cs-gpio {
    pins = "gpio55";
    function = "gpio";
   };

   qup_spi17_data_clk: qup-spi17-data-clk {
    pins = "gpio52", "gpio53",
           "gpio54";
    function = "qup17";
   };

   qup_spi18_cs: qup-spi18-cs {
    pins = "gpio59";
    function = "qup18";
   };

   qup_spi18_cs_gpio: qup-spi18-cs-gpio {
    pins = "gpio59";
    function = "gpio";
   };

   qup_spi18_data_clk: qup-spi18-data-clk {
    pins = "gpio56", "gpio57",
           "gpio58";
    function = "qup18";
   };

   qup_spi19_cs: qup-spi19-cs {
    pins = "gpio3";
    function = "qup19";
   };

   qup_spi19_cs_gpio: qup-spi19-cs-gpio {
    pins = "gpio3";
    function = "gpio";
   };

   qup_spi19_data_clk: qup-spi19-data-clk {
    pins = "gpio0", "gpio1",
           "gpio2";
    function = "qup19";
   };

   qup_uart2_default: qup-uart2-default {
    mux {
     pins = "gpio117", "gpio118";
     function = "qup2";
    };
   };

   qup_uart6_default: qup-uart6-default {
    mux {
     pins = "gpio16", "gpio17",
      "gpio18", "gpio19";
     function = "qup6";
    };
   };

   qup_uart12_default: qup-uart12-default {
    mux {
     pins = "gpio34", "gpio35";
     function = "qup12";
    };
   };

   qup_uart17_default: qup-uart17-default {
    mux {
     pins = "gpio52", "gpio53",
      "gpio54", "gpio55";
     function = "qup17";
    };
   };

   qup_uart18_default: qup-uart18-default {
    mux {
     pins = "gpio58", "gpio59";
     function = "qup18";
    };
   };

   tert_mi2s_active: tert-mi2s-active {
    sck {
     pins = "gpio133";
     function = "mi2s2_sck";
     drive-strength = <8>;
     bias-disable;
    };

    data0 {
     pins = "gpio134";
     function = "mi2s2_data0";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };

    ws {
     pins = "gpio135";
     function = "mi2s2_ws";
     drive-strength = <8>;
     output-high;
    };
   };

   sdc2_sleep_state: sdc2-sleep {
    clk {
     pins = "sdc2_clk";
     drive-strength = <2>;
     bias-disable;
    };

    cmd {
     pins = "sdc2_cmd";
     drive-strength = <2>;
     bias-pull-up;
    };

    data {
     pins = "sdc2_data";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie0_default_state: pcie0-default {
    perst {
     pins = "gpio79";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-down;
    };

    clkreq {
     pins = "gpio80";
     function = "pci_e0";
     drive-strength = <2>;
     bias-pull-up;
    };

    wake {
     pins = "gpio81";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie1_default_state: pcie1-default {
    perst {
     pins = "gpio82";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-down;
    };

    clkreq {
     pins = "gpio83";
     function = "pci_e1";
     drive-strength = <2>;
     bias-pull-up;
    };

    wake {
     pins = "gpio84";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie2_default_state: pcie2-default {
    perst {
     pins = "gpio85";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-down;
    };

    clkreq {
     pins = "gpio86";
     function = "pci_e2";
     drive-strength = <2>;
     bias-pull-up;
    };

    wake {
     pins = "gpio87";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,sm8250-smmu-500", "arm,mmu-500";
   reg = <0 0x15000000 0 0x100000>;
   #iommu-cells = <2>;
   #global-interrupts = <2>;
   interrupts = <0 64 4>,
     <0 65 4>,
     <0 97 4>,
     <0 98 4>,
     <0 99 4>,
     <0 100 4>,
     <0 101 4>,
     <0 102 4>,
     <0 103 4>,
     <0 104 4>,
     <0 105 4>,
     <0 106 4>,
     <0 107 4>,
     <0 108 4>,
     <0 109 4>,
     <0 110 4>,
     <0 111 4>,
     <0 112 4>,
     <0 113 4>,
     <0 114 4>,
     <0 115 4>,
     <0 116 4>,
     <0 117 4>,
     <0 118 4>,
     <0 181 4>,
     <0 182 4>,
     <0 183 4>,
     <0 184 4>,
     <0 185 4>,
     <0 186 4>,
     <0 187 4>,
     <0 188 4>,
     <0 189 4>,
     <0 190 4>,
     <0 191 4>,
     <0 192 4>,
     <0 315 4>,
     <0 316 4>,
     <0 317 4>,
     <0 318 4>,
     <0 319 4>,
     <0 320 4>,
     <0 321 4>,
     <0 322 4>,
     <0 323 4>,
     <0 324 4>,
     <0 325 4>,
     <0 326 4>,
     <0 327 4>,
     <0 328 4>,
     <0 329 4>,
     <0 330 4>,
     <0 331 4>,
     <0 332 4>,
     <0 333 4>,
     <0 334 4>,
     <0 335 4>,
     <0 336 4>,
     <0 337 4>,
     <0 338 4>,
     <0 339 4>,
     <0 340 4>,
     <0 341 4>,
     <0 342 4>,
     <0 343 4>,
     <0 344 4>,
     <0 345 4>,
     <0 395 4>,
     <0 396 4>,
     <0 397 4>,
     <0 398 4>,
     <0 399 4>,
     <0 400 4>,
     <0 401 4>,
     <0 402 4>,
     <0 403 4>,
     <0 404 4>,
     <0 405 4>,
     <0 406 4>,
     <0 407 4>,
     <0 408 4>,
     <0 409 4>,
     <0 412 4>,
     <0 418 4>,
     <0 419 4>,
     <0 421 4>,
     <0 423 4>,
     <0 424 4>,
     <0 425 4>,
     <0 690 4>,
     <0 691 4>,
     <0 692 4>,
     <0 693 4>,
     <0 694 4>,
     <0 695 4>,
     <0 696 4>,
     <0 697 4>,
     <0 707 4>;
  };

  adsp: remoteproc@17300000 {
   compatible = "qcom,sm8250-adsp-pas";
   reg = <0 0x17300000 0 0x100>;

   interrupts-extended = <&pdc 6 4>,
           <&smp2p_adsp_in 0 1>,
           <&smp2p_adsp_in 1 1>,
           <&smp2p_adsp_in 2 1>,
           <&smp2p_adsp_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 4>,
     <&rpmhpd 5>;
   power-domain-names = "lcx", "lmx";

   memory-region = <&adsp_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_adsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 3
            0
            1>;
    mboxes = <&ipcc 3
      0>;

    label = "lpass";
    qcom,remote-pid = <2>;

    apr {
     compatible = "qcom,apr-v2";
     qcom,glink-channels = "apr_audio_svc";
     qcom,domain = <0x4>;
     #address-cells = <1>;
     #size-cells = <0>;

     apr-service@3 {
      reg = <0x3>;
      compatible = "qcom,q6core";
      qcom,protection-domain = "avs/audio", "msm/adsp/audio_pd";
     };

     q6afe: apr-service@4 {
      compatible = "qcom,q6afe";
      reg = <0x4>;
      qcom,protection-domain = "avs/audio", "msm/adsp/audio_pd";
      q6afedai: dais {
       compatible = "qcom,q6afe-dais";
       #address-cells = <1>;
       #size-cells = <0>;
       #sound-dai-cells = <1>;
      };

      q6afecc: cc {
       compatible = "qcom,q6afe-clocks";
       #clock-cells = <2>;
      };
     };

     q6asm: apr-service@7 {
      compatible = "qcom,q6asm";
      reg = <0x7>;
      qcom,protection-domain = "avs/audio", "msm/adsp/audio_pd";
      q6asmdai: dais {
       compatible = "qcom,q6asm-dais";
       #address-cells = <1>;
       #size-cells = <0>;
       #sound-dai-cells = <1>;
       iommus = <&apps_smmu 0x1801 0x0>;
      };
     };

     q6adm: apr-service@8 {
      compatible = "qcom,q6adm";
      reg = <0x8>;
      qcom,protection-domain = "avs/audio", "msm/adsp/audio_pd";
      q6routing: routing {
       compatible = "qcom,q6adm-routing";
       #sound-dai-cells = <0>;
      };
     };
    };

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "adsp";
     qcom,non-secure-domain;
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x1803 0x0>;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;
      iommus = <&apps_smmu 0x1804 0x0>;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;
      iommus = <&apps_smmu 0x1805 0x0>;
     };
    };
   };
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0x0 0x17a00000 0x0 0x10000>,
         <0x0 0x17a60000 0x0 0x100000>;
   interrupts = <1 9 4>;
  };

  watchdog@17c10000 {
   compatible = "qcom,apss-wdt-sm8250", "qcom,kpss-wdt";
   reg = <0 0x17c10000 0 0x1000>;
   clocks = <&sleep_clk>;
   interrupts = <0 0 4>;
  };

  timer@17c20000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0 0 0x20000000>;
   compatible = "arm,armv7-timer-mem";
   reg = <0x0 0x17c20000 0x0 0x1000>;
   clock-frequency = <19200000>;

   frame@17c21000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 6 4>;
    reg = <0x17c21000 0x1000>,
          <0x17c22000 0x1000>;
   };

   frame@17c23000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0x17c23000 0x1000>;
    status = "disabled";
   };

   frame@17c25000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0x17c25000 0x1000>;
    status = "disabled";
   };

   frame@17c27000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0x17c27000 0x1000>;
    status = "disabled";
   };

   frame@17c29000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0x17c29000 0x1000>;
    status = "disabled";
   };

   frame@17c2b000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0x17c2b000 0x1000>;
    status = "disabled";
   };

   frame@17c2d000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0x17c2d000 0x1000>;
    status = "disabled";
   };
  };

  apps_rsc: rsc@18200000 {
   label = "apps_rsc";
   compatible = "qcom,rpmh-rsc";
   reg = <0x0 0x18200000 0x0 0x10000>,
    <0x0 0x18210000 0x0 0x10000>,
    <0x0 0x18220000 0x0 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";
   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 2>, <0 3>,
       <1 3>, <3 1>;

   rpmhcc: clock-controller {
    compatible = "qcom,sm8250-rpmh-clk";
    #clock-cells = <1>;
    clock-names = "xo";
    clocks = <&xo_board>;
   };

   rpmhpd: power-controller {
    compatible = "qcom,sm8250-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp2 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs: opp3 {
      opp-level = <64>;
     };

     rpmhpd_opp_svs: opp4 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp5 {
      opp-level = <192>;
     };

     rpmhpd_opp_nom: opp6 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp7 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp8 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp9 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp10 {
      opp-level = <416>;
     };
    };
   };

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };
  };

  epss_l3: interconnect@18590000 {
   compatible = "qcom,sm8250-epss-l3";
   reg = <0 0x18590000 0 0x1000>;

   clocks = <&rpmhcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";

   #interconnect-cells = <1>;
  };

  cpufreq_hw: cpufreq@18591000 {
   compatible = "qcom,sm8250-cpufreq-epss", "qcom,cpufreq-epss";
   reg = <0 0x18591000 0 0x1000>,
         <0 0x18592000 0 0x1000>,
         <0 0x18593000 0 0x1000>;
   reg-names = "freq-domain0", "freq-domain1",
        "freq-domain2";

   clocks = <&rpmhcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";
   interrupts = <0 30 4>,
         <0 31 4>,
         <0 19 4>;
   interrupt-names = "dcvsh-irq-0", "dcvsh-irq-1", "dcvsh-irq-2";
   #freq-domain-cells = <1>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13
    ((((1 << (8)) - 1) << 8) | 8)>,
        <1 14
    ((((1 << (8)) - 1) << 8) | 8)>,
        <1 11
    ((((1 << (8)) - 1) << 8) | 8)>,
        <1 10
    ((((1 << (8)) - 1) << 8) | 8)>;
 };

 thermal-zones {
  cpu0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 1>;

   trips {
    cpu0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu0_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu0_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 2>;

   trips {
    cpu1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu1_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu1_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 3>;

   trips {
    cpu2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu2_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu2_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 4>;

   trips {
    cpu3_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu3_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu3_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu4-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 7>;

   trips {
    cpu4_top_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_top_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_top_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu4_top_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu4_top_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu5-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 8>;

   trips {
    cpu5_top_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_top_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_top_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu5_top_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu5_top_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu6-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 9>;

   trips {
    cpu6_top_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_top_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_top_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu6_top_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu6_top_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu7-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 10>;

   trips {
    cpu7_top_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_top_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_top_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu7_top_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu7_top_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu4-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 11>;

   trips {
    cpu4_bottom_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_bottom_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_bottom_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu4_bottom_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu4_bottom_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu5-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 12>;

   trips {
    cpu5_bottom_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_bottom_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_bottom_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu5_bottom_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu5_bottom_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu6-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 13>;

   trips {
    cpu6_bottom_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_bottom_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_bottom_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu6_bottom_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu6_bottom_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu7-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 14>;

   trips {
    cpu7_bottom_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_bottom_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_bottom_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu7_bottom_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu7_bottom_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  aoss0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 0>;

   trips {
    aoss0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  cluster0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 5>;

   trips {
    cluster0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cluster0_crit: cluster0_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cluster1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 6>;

   trips {
    cluster1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cluster1_crit: cluster1_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  gpu-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 15>;

   trips {
    gpu1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  aoss1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 0>;

   trips {
    aoss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  wlan-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 1>;

   trips {
    wlan_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  video-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 2>;

   trips {
    video_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  mem-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 3>;

   trips {
    mem_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  q6-hvx-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 4>;

   trips {
    q6_hvx_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  camera-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 5>;

   trips {
    camera_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  compute-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 6>;

   trips {
    compute_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  npu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 7>;

   trips {
    npu_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  gpu-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 8>;

   trips {
    gpu2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };
 };
};
# 13 "arch/arm64/boot/dts/qcom/sm8250-mtp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 8 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 10 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 11 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 2

/ {
 thermal-zones {
  pm8150-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&pm8150_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pm8150_0: pmic@0 {
  compatible = "qcom,pm8150", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pon: pon@800 {
   compatible = "qcom,pm8998-pon";
   reg = <0x0800>;
   mode-bootloader = <0x2>;
   mode-recovery = <0x1>;

   pon_pwrkey: pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0x0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;

    status = "disabled";
   };

   pon_resin: resin {
    compatible = "qcom,pm8941-resin";
    interrupts = <0x0 0x8 0x1 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;

    status = "disabled";
   };
  };

  pm8150_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x0 0x24 0x0 (2 | 1)>;
   io-channels = <&pm8150_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8150_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   interrupts = <0x0 0x31 0x0 1>;

   ref-gnd@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
    label = "ref_gnd";
   };

   vref-1p25@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
    label = "vref_1p25";
   };

   die-temp@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
    label = "die_temp";
   };
  };

  pm8150_adc_tm: adc-tm@3500 {
   compatible = "qcom,spmi-adc-tm5";
   reg = <0x3500>;
   interrupts = <0x0 0x35 0x0 1>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 0>;
  };

  pm8150_gpios: gpio@c000 {
   compatible = "qcom,pm8150-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm8150_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@1 {
  compatible = "qcom,pm8150", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 14 "arch/arm64/boot/dts/qcom/sm8250-mtp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8150b.dtsi" 1
# 11 "arch/arm64/boot/dts/qcom/pm8150b.dtsi"
/ {
 thermal-zones {
  pm8150b-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&pm8150b_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pmic@2 {
  compatible = "qcom,pm8150b", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pon@800 {
   compatible = "qcom,pm8916-pon";
   reg = <0x0800>;

   status = "disabled";
  };

  pm8150b_vbus: dcdc@1100 {
   compatible = "qcom,pm8150b-vbus-reg";
   status = "disabled";
   reg = <0x1100>;
  };

  pm8150b_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x2 0x24 0x0 (2 | 1)>;
   io-channels = <&pm8150b_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8150b_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   interrupts = <0x2 0x31 0x0 1>;

   ref-gnd@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
    label = "ref_gnd";
   };

   vref-1p25@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
    label = "vref_1p25";
   };

   die-temp@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
    label = "die_temp";
   };

   chg-temp@9 {
    reg = <0x09>;
    qcom,pre-scaling = <1 1>;
    label = "chg_temp";
   };
  };

  pm8150b_adc_tm: adc-tm@3500 {
   compatible = "qcom,spmi-adc-tm5";
   reg = <0x3500>;
   interrupts = <0x2 0x35 0x0 1>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  pm8150b_gpios: gpio@c000 {
   compatible = "qcom,pm8150b-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm8150b_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@3 {
  compatible = "qcom,pm8150b", "qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8150b_lpg: pwm {
   compatible = "qcom,pm8150b-lpg";

   #address-cells = <1>;
   #size-cells = <0>;
   #pwm-cells = <2>;

   status = "disabled";
  };
 };
};
# 15 "arch/arm64/boot/dts/qcom/sm8250-mtp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8150l.dtsi" 1
# 11 "arch/arm64/boot/dts/qcom/pm8150l.dtsi"
/ {
 thermal-zones {
  pm8150l-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&pm8150l_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pmic@4 {
  compatible = "qcom,pm8150l", "qcom,spmi-pmic";
  reg = <0x4 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pon@800 {
   compatible = "qcom,pm8916-pon";
   reg = <0x0800>;

   status = "disabled";
  };

  pm8150l_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x4 0x24 0x0 (2 | 1)>;
   io-channels = <&pm8150l_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8150l_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   interrupts = <0x4 0x31 0x0 1>;

   ref-gnd@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
    label = "ref_gnd";
   };

   vref-1p25@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
    label = "vref_1p25";
   };

   die-temp@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
    label = "die_temp";
   };
  };

  pm8150l_adc_tm: adc-tm@3500 {
   compatible = "qcom,spmi-adc-tm5";
   reg = <0x3500>;
   interrupts = <0x4 0x35 0x0 1>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  pm8150l_gpios: gpio@c000 {
   compatible = "qcom,pm8150l-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm8150l_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@5 {
  compatible = "qcom,pm8150l", "qcom,spmi-pmic";
  reg = <0x5 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8150l_lpg: pwm {
   compatible = "qcom,pm8150l-lpg";

   #address-cells = <1>;
   #size-cells = <0>;
   #pwm-cells = <2>;

   status = "disabled";
  };

 };
};
# 16 "arch/arm64/boot/dts/qcom/sm8250-mtp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8009.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/pm8009.dtsi"
&spmi_bus {
 pmic@a {
  compatible = "qcom,pm8009", "qcom,spmi-pmic";
  reg = <0xa 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8009_pon: pon@800 {
   compatible = "qcom,pm8916-pon";
   reg = <0x0800>;
  };

  pm8009_gpios: gpio@c000 {
   compatible = "qcom,pm8005-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm8009_gpios 0 0 4>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@b {
  compatible = "qcom,pm8009", "qcom,spmi-pmic";
  reg = <0xb 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 17 "arch/arm64/boot/dts/qcom/sm8250-mtp.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. SM8250 MTP";
 compatible = "qcom,sm8250-mtp", "qcom,sm8250";

 aliases {
  serial0 = &uart12;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 thermal-zones {
  camera-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&pm8150l_adc_tm 0>;

   trips {
    active-config0 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };
  };

  conn-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&pm8150b_adc_tm 0>;

   trips {
    active-config0 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };
  };

  mmw-pa1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&pm8150_adc_tm 2>;

   trips {
    active-config0 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };
  };

  mmw-pa2-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&pm8150l_adc_tm 2>;

   trips {
    active-config0 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };
  };

  skin-msm-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&pm8150l_adc_tm 1>;

   trips {
    active-config0 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };
  };

  skin-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&pm8150_adc_tm 1>;

   trips {
    active-config0 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };
  };

  xo-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&pm8150_adc_tm 0>;

   trips {
    active-config0 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };
  };
 };

 vph_pwr: vph-pwr-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vph_pwr";
  regulator-min-microvolt = <3700000>;
  regulator-max-microvolt = <3700000>;
 };

 vreg_s4a_1p8: pm8150-s4 {
  compatible = "regulator-fixed";
  regulator-name = "vreg_s4a_1p8";

  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;

  regulator-always-on;
  regulator-boot-on;

  vin-supply = <&vph_pwr>;
 };

 vreg_s6c_0p88: smpc6-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vreg_s6c_0p88";

  regulator-min-microvolt = <880000>;
  regulator-max-microvolt = <880000>;
  regulator-always-on;
  vin-supply = <&vph_pwr>;
 };
};

&adsp {
 status = "okay";
 firmware-name = "qcom/sm8250/adsp.mbn";
};

&apps_rsc {
 pm8150-rpmh-regulators {
  compatible = "qcom,pm8150-rpmh-regulators";
  qcom,pmic-id = "a";

  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vph_pwr>;
  vdd-s3-supply = <&vph_pwr>;
  vdd-s4-supply = <&vph_pwr>;
  vdd-s5-supply = <&vph_pwr>;
  vdd-s6-supply = <&vph_pwr>;
  vdd-s7-supply = <&vph_pwr>;
  vdd-s8-supply = <&vph_pwr>;
  vdd-s9-supply = <&vph_pwr>;
  vdd-s10-supply = <&vph_pwr>;
  vdd-l1-l8-l11-supply = <&vreg_s6c_0p88>;
  vdd-l2-l10-supply = <&vreg_bob>;
  vdd-l3-l4-l5-l18-supply = <&vreg_s6a_0p95>;
  vdd-l6-l9-supply = <&vreg_s8c_1p3>;
  vdd-l7-l12-l14-l15-supply = <&vreg_s5a_1p9>;
  vdd-l13-l16-l17-supply = <&vreg_bob>;

  vreg_s5a_1p9: smps5 {
   regulator-name = "vreg_s5a_1p9";
   regulator-min-microvolt = <1904000>;
   regulator-max-microvolt = <2000000>;
   regulator-initial-mode = <3>;
  };

  vreg_s6a_0p95: smps6 {
   regulator-name = "vreg_s6a_0p95";
   regulator-min-microvolt = <920000>;
   regulator-max-microvolt = <1128000>;
   regulator-initial-mode = <3>;
  };

  vreg_l2a_3p1: ldo2 {
   regulator-name = "vreg_l2a_3p1";
   regulator-min-microvolt = <3072000>;
   regulator-max-microvolt = <3072000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3a_0p9: ldo3 {
   regulator-name = "vreg_l3a_0p9";
   regulator-min-microvolt = <928000>;
   regulator-max-microvolt = <932000>;
   regulator-initial-mode = <3>;
  };

  vreg_l5a_0p875: ldo5 {
   regulator-name = "vreg_l5a_0p875";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6a_1p2: ldo6 {
   regulator-name = "vreg_l6a_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7a_1p7: ldo7 {
   regulator-name = "vreg_l7a_1p7";
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l9a_1p2: ldo9 {
   regulator-name = "vreg_l9a_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l10a_1p8: ldo10 {
   regulator-name = "vreg_l10a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l12a_1p8: ldo12 {
   regulator-name = "vreg_l12a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l13a_ts_3p0: ldo13 {
   regulator-name = "vreg_l13a_ts_3p0";
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
  };

  vreg_l14a_1p8: ldo14 {
   regulator-name = "vreg_l14a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1880000>;
   regulator-initial-mode = <3>;
  };

  vreg_l15a_11ad_io_1p8: ldo15 {
   regulator-name = "vreg_l15a_11ad_io_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l16a_2p7: ldo16 {
   regulator-name = "vreg_l16a_2p7";
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };

  vreg_l17a_3p0: ldo17 {
   regulator-name = "vreg_l17a_3p0";
   regulator-min-microvolt = <2856000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
  };

  vreg_l18a_0p9: ldo18 {
   regulator-name = "vreg_l18a_0p9";
   regulator-min-microvolt = <912000>;
   regulator-max-microvolt = <912000>;
   regulator-initial-mode = <3>;
  };
 };

 pm8150l-rpmh-regulators {
  compatible = "qcom,pm8150l-rpmh-regulators";
  qcom,pmic-id = "c";

  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vph_pwr>;
  vdd-s3-supply = <&vph_pwr>;
  vdd-s4-supply = <&vph_pwr>;
  vdd-s5-supply = <&vph_pwr>;
  vdd-s6-supply = <&vph_pwr>;
  vdd-s7-supply = <&vph_pwr>;
  vdd-s8-supply = <&vph_pwr>;
  vdd-l1-l8-supply = <&vreg_s4a_1p8>;
  vdd-l2-l3-supply = <&vreg_s8c_1p3>;
  vdd-l4-l5-l6-supply = <&vreg_bob>;
  vdd-l7-l11-supply = <&vreg_bob>;
  vdd-l9-l10-supply = <&vreg_bob>;
  vdd-bob-supply = <&vph_pwr>;

  vreg_bob: bob {
   regulator-name = "vreg_bob";
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <4000000>;
   regulator-initial-mode = <2>;
  };

  vreg_s8c_1p3: smps8 {
   regulator-name = "vreg_s8c_1p3";
   regulator-min-microvolt = <1352000>;
   regulator-max-microvolt = <1352000>;
   regulator-initial-mode = <3>;
  };

  vreg_l1c_1p8: ldo1 {
   regulator-name = "vreg_l1c_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l2c_1p2: ldo2 {
   regulator-name = "vreg_l2c_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3c_0p92: ldo3 {
   regulator-name = "vreg_l3c_0p92";
   regulator-min-microvolt = <920000>;
   regulator-max-microvolt = <920000>;
   regulator-initial-mode = <3>;
  };

  vreg_l4c_1p7: ldo4 {
   regulator-name = "vreg_l4c_1p7";
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <2928000>;
   regulator-initial-mode = <3>;
  };

  vreg_l5c_1p8: ldo5 {
   regulator-name = "vreg_l5c_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2928000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6c_2p9: ldo6 {
   regulator-name = "vreg_l6c_2p9";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7c_cam_vcm0_2p85: ldo7 {
   regulator-name = "vreg_l7c_cam_vcm0_2p85";
   regulator-min-microvolt = <2856000>;
   regulator-max-microvolt = <3104000>;
   regulator-initial-mode = <3>;
  };

  vreg_l8c_1p8: ldo8 {
   regulator-name = "vreg_l8c_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l9c_2p9: ldo9 {
   regulator-name = "vreg_l9c_2p9";
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };

  vreg_l10c_3p0: ldo10 {
   regulator-name = "vreg_l10c_3p0";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
   regulator-initial-mode = <3>;
  };

  vreg_l11c_3p3: ldo11 {
   regulator-name = "vreg_l11c_3p3";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3312000>;
   regulator-initial-mode = <3>;
  };
 };

 pm8009-rpmh-regulators {
  compatible = "qcom,pm8009-rpmh-regulators";
  qcom,pmic-id = "f";

  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vreg_bob>;
  vdd-l2-supply = <&vreg_s8c_1p3>;
  vdd-l5-l6-supply = <&vreg_bob>;
  vdd-l7-supply = <&vreg_s4a_1p8>;

  vreg_l1f_cam_dvdd1_1p1: ldo1 {
   regulator-name = "vreg_l1f_cam_dvdd1_1p1";
   regulator-min-microvolt = <1104000>;
   regulator-max-microvolt = <1104000>;
   regulator-initial-mode = <3>;
  };

  vreg_l2f_cam_dvdd0_1p2: ldo2 {
   regulator-name = "vreg_l2f_cam_dvdd0_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3f_cam_dvdd2_1p05: ldo3 {
   regulator-name = "vreg_l3f_cam_dvdd2_1p05";
   regulator-min-microvolt = <1056000>;
   regulator-max-microvolt = <1056000>;
   regulator-initial-mode = <3>;
  };

  vreg_l5f_cam_avdd0_2p85: ldo5 {
   regulator-name = "vreg_l5f_cam_avdd0_2p85";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6f_cam_avdd1_2p85: ldo6 {
   regulator-name = "vreg_l6f_cam_avdd1_2p85";
   regulator-min-microvolt = <2856000>;
   regulator-max-microvolt = <2856000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7f_1p8: ldo7 {
   regulator-name = "vreg_l7f_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };
 };
};

&cdsp {
 status = "okay";
 firmware-name = "qcom/sm8250/cdsp.mbn";
};

&gmu {
 status = "okay";
};

&gpu {
 status = "okay";

 zap-shader {
  memory-region = <&gpu_mem>;
  firmware-name = "qcom/sm8250/a650_zap.mbn";
 };
};

&i2c1 {
 status = "okay";
 clock-frequency = <1000000>;


};

&i2c13 {
 status = "okay";


};

&i2c15 {
 status = "okay";



};

&pm8150_adc {
 xo-therm@4c {
  reg = <0x4c>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };

 skin-therm@4d {
  reg = <0x4d>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };

 pa-therm1@4e {
  reg = <0x4e>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };
};

&pm8150_adc_tm {
 status = "okay";

 xo-therm@0 {
  reg = <0>;
  io-channels = <&pm8150_adc 0x4c>;
  qcom,ratiometric;
  qcom,hw-settle-time-us = <200>;
 };

 skin-therm@1 {
  reg = <1>;
  io-channels = <&pm8150_adc 0x4d>;
  qcom,ratiometric;
  qcom,hw-settle-time-us = <200>;
 };

 pa-therm1@2 {
  reg = <2>;
  io-channels = <&pm8150_adc 0x4e>;
  qcom,ratiometric;
  qcom,hw-settle-time-us = <200>;
 };
};

&pm8150b_adc {
 conn-therm@4f {
  reg = <0x4f>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };
};

&pm8150b_adc_tm {
 status = "okay";

 conn-therm@0 {
  reg = <0>;
  io-channels = <&pm8150b_adc 0x4f>;
  qcom,ratiometric;
  qcom,hw-settle-time-us = <200>;
 };
};

&pm8150l_adc_tm {
 status = "okay";

 camera-flash-therm@0 {
  reg = <0>;
  io-channels = <&pm8150l_adc 0x4d>;
  qcom,ratiometric;
  qcom,hw-settle-time-us = <200>;
 };

 skin-msm-therm@1 {
  reg = <1>;
  io-channels = <&pm8150l_adc 0x4e>;
  qcom,ratiometric;
  qcom,hw-settle-time-us = <200>;
 };

 pa-therm2@2 {
  reg = <2>;
  io-channels = <&pm8150l_adc 0x4f>;
  qcom,ratiometric;
  qcom,hw-settle-time-us = <200>;
 };
};

&pm8150l_adc {
 camera-flash-therm@4d {
  reg = <0x4d>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };

 skin-msm-therm@4e {
  reg = <0x4e>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };

 pa-therm2@4f {
  reg = <0x4f>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };
};

&qupv3_id_0 {
 status = "okay";
};

&qupv3_id_1 {
 status = "okay";
};

&qupv3_id_2 {
 status = "okay";
};

&rxmacro {
 status = "okay";
};

&slpi {
 status = "okay";
 firmware-name = "qcom/sm8250/slpi.mbn";
};

&soc {
 wcd938x: codec {
  compatible = "qcom,wcd9380-codec";
  #sound-dai-cells = <1>;
  reset-gpios = <&tlmm 32 1>;
  vdd-buck-supply = <&vreg_s4a_1p8>;
  vdd-rxtx-supply = <&vreg_s4a_1p8>;
  vdd-io-supply = <&vreg_s4a_1p8>;
  vdd-mic-bias-supply = <&vreg_bob>;
  qcom,micbias1-microvolt = <1800000>;
  qcom,micbias2-microvolt = <1800000>;
  qcom,micbias3-microvolt = <1800000>;
  qcom,micbias4-microvolt = <1800000>;
  qcom,mbhc-buttons-vthreshold-microvolt = <75000 150000 237000 500000 500000 500000 500000 500000>;
  qcom,mbhc-headset-vthreshold-microvolt = <1700000>;
  qcom,mbhc-headphone-vthreshold-microvolt = <50000>;
  qcom,rx-device = <&wcd_rx>;
  qcom,tx-device = <&wcd_tx>;
 };
};

&sound {
 compatible = "qcom,sm8250-sndcard";
 model = "SM8250-MTP-WCD9380-WSA8810-VA-DMIC";
 audio-routing =
  "SpkrLeft IN", "WSA_SPK1 OUT",
  "SpkrRight IN", "WSA_SPK2 OUT",
  "IN1_HPHL", "HPHL_OUT",
  "IN2_HPHR", "HPHR_OUT",
  "AMIC1", "MIC BIAS1",
  "AMIC2", "MIC BIAS2",
  "AMIC3", "MIC BIAS3",
  "AMIC4", "MIC BIAS3",
  "AMIC5", "MIC BIAS4",
  "TX SWR_ADC0", "ADC1_OUTPUT",
  "TX SWR_ADC1", "ADC2_OUTPUT",
  "TX SWR_ADC2", "ADC3_OUTPUT",
  "TX SWR_ADC3", "ADC4_OUTPUT",
  "TX SWR_DMIC0", "DMIC1_OUTPUT",
  "TX SWR_DMIC1", "DMIC2_OUTPUT",
  "TX SWR_DMIC2", "DMIC3_OUTPUT",
  "TX SWR_DMIC3", "DMIC4_OUTPUT",
  "TX SWR_DMIC4", "DMIC5_OUTPUT",
  "TX SWR_DMIC5", "DMIC6_OUTPUT",
  "TX SWR_DMIC6", "DMIC7_OUTPUT",
  "TX SWR_DMIC7", "DMIC8_OUTPUT";

 mm1-dai-link {
  link-name = "MultiMedia1";
  cpu {
   sound-dai = <&q6asmdai 0>;
  };
 };

 mm2-dai-link {
  link-name = "MultiMedia2";
  cpu {
   sound-dai = <&q6asmdai 1>;
  };
 };

 mm3-dai-link {
  link-name = "MultiMedia3";
  cpu {
   sound-dai = <&q6asmdai 2>;
  };
 };

 wcd-playback-dai-link {
  link-name = "WCD Playback";
  cpu {
   sound-dai = <&q6afedai 113>;
  };
  codec {
   sound-dai = <&wcd938x 0>, <&swr1 0>, <&rxmacro 0>;
  };
  platform {
   sound-dai = <&q6routing>;
  };
 };

 wcd-capture-dai-link {
  link-name = "WCD Capture";
  cpu {
   sound-dai = <&q6afedai 120>;
  };

  codec {
   sound-dai = <&wcd938x 1>, <&swr2 0>, <&txmacro 0>;
  };
  platform {
   sound-dai = <&q6routing>;
  };
 };

 wsa-dai-link {
  link-name = "WSA Playback";
  cpu {
   sound-dai = <&q6afedai 105>;
  };

  codec {
   sound-dai = <&left_spkr>, <&right_spkr>, <&swr0 0>, <&wsamacro 0>;
  };
  platform {
   sound-dai = <&q6routing>;
  };
 };

 va-dai-link {
  link-name = "VA Capture";
  cpu {
   sound-dai = <&q6afedai 110>;
  };

  platform {
   sound-dai = <&q6routing>;
  };

  codec {
   sound-dai = <&vamacro 0>;
  };
 };
};

&swr0 {
 left_spkr: wsa8810-right@0,3{
  compatible = "sdw10217211000";
  reg = <0 3>;
  powerdown-gpios = <&tlmm 26 0>;
  #thermal-sensor-cells = <0>;
  sound-name-prefix = "SpkrLeft";
  #sound-dai-cells = <0>;
 };

 right_spkr: wsa8810-left@0,4{
  compatible = "sdw10217211000";
  reg = <0 4>;
  powerdown-gpios = <&tlmm 127 0>;
  #thermal-sensor-cells = <0>;
  sound-name-prefix = "SpkrRight";
  #sound-dai-cells = <0>;
 };
};

&swr1 {
 status = "okay";

 wcd_rx: wcd9380-rx@0,4 {
  compatible = "sdw20217010d00";
  reg = <0 4>;
  qcom,rx-port-mapping = <1 2 3 4 5>;
 };
};

&swr2 {
 status = "okay";

 wcd_tx: wcd9380-tx@0,3 {
  compatible = "sdw20217010d00";
  reg = <0 3>;
  qcom,tx-port-mapping = <2 3 4 5>;
 };
};

&tlmm {
 gpio-reserved-ranges = <28 4>, <40 4>;

 wcd938x_reset_default: wcd938x_reset_default {
  mux {
   pins = "gpio32";
   function = "gpio";
  };

  config {
   pins = "gpio32";
   drive-strength = <16>;
   output-high;
  };
 };

 wcd938x_reset_sleep: wcd938x_reset_sleep {
  mux {
   pins = "gpio32";
   function = "gpio";
  };

  config {
   pins = "gpio32";
   drive-strength = <16>;
   bias-disable;
   output-low;
  };
 };
};

&txmacro {
 status = "okay";
};

&uart12 {
 status = "okay";
};

&ufs_mem_hc {
 status = "okay";

 vcc-supply = <&vreg_l17a_3p0>;
 vcc-max-microamp = <750000>;
 vccq-supply = <&vreg_l6a_1p2>;
 vccq-max-microamp = <700000>;
 vccq2-supply = <&vreg_s4a_1p8>;
 vccq2-max-microamp = <750000>;
};

&ufs_mem_phy {
 status = "okay";

 vdda-phy-supply = <&vreg_l5a_0p875>;
 vdda-pll-supply = <&vreg_l9a_1p2>;
};

&usb_1 {
 status = "okay";
};

&usb_1_dwc3 {
 dr_mode = "host";
};

&usb_1_hsphy {
 status = "okay";

 vdda-pll-supply = <&vreg_l5a_0p875>;
 vdda18-supply = <&vreg_l12a_1p8>;
 vdda33-supply = <&vreg_l2a_3p1>;
};

&usb_1_qmpphy {
 status = "okay";

 vdda-phy-supply = <&vreg_l9a_1p2>;
 vdda-pll-supply = <&vreg_l18a_0p9>;
};

&usb_2 {
 status = "okay";
};

&usb_2_dwc3 {
 dr_mode = "host";
};

&usb_2_hsphy {
 status = "okay";

 vdda-pll-supply = <&vreg_l5a_0p875>;
 vdda18-supply = <&vreg_l12a_1p8>;
 vdda33-supply = <&vreg_l2a_3p1>;
};

&usb_2_qmpphy {
 status = "okay";

 vdda-phy-supply = <&vreg_l9a_1p2>;
 vdda-pll-supply = <&vreg_l18a_0p9>;
};

&venus {
 status = "okay";
};
