// Seed: 2580106362
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_2.id_17 = 0;
  wire id_5;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wor  id_0,
    input wire id_1
    , id_3
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    output tri1 id_0,
    input wor id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply0 id_4,
    output logic id_5,
    input tri1 id_6,
    output uwire id_7,
    input tri0 id_8,
    input tri id_9,
    input tri id_10,
    input tri0 id_11,
    input uwire id_12,
    input wor id_13,
    output tri id_14,
    output wand id_15,
    output tri0 id_16,
    input supply0 id_17,
    output tri id_18,
    output logic id_19,
    input tri1 id_20,
    output tri id_21,
    input uwire id_22,
    input supply0 id_23,
    input supply0 id_24,
    input supply1 id_25,
    input supply1 id_26,
    output wor id_27,
    output tri0 id_28,
    input supply1 id_29,
    output supply1 id_30,
    input uwire id_31,
    input wire id_32,
    inout logic id_33,
    input supply0 id_34,
    input wire id_35
);
  logic id_37;
  ;
  always @* begin : LABEL_0
    id_19 = -1;
    if (1) id_33 <= 1'b0;
    else id_5 <= id_6;
  end
  module_0 modCall_1 (
      id_37,
      id_37,
      id_37,
      id_37
  );
endmodule
