// Seed: 1874725508
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri id_8,
    input tri id_9,
    output wor id_10,
    output wor id_11,
    input tri0 id_12,
    output wor id_13,
    input supply1 id_14,
    input supply1 id_15,
    output uwire id_16,
    input wand id_17,
    input supply0 id_18,
    input supply1 id_19,
    output tri0 id_20,
    input tri1 id_21,
    output uwire id_22,
    input wor id_23,
    input tri0 id_24,
    output uwire id_25,
    input wand id_26,
    output tri1 id_27,
    output tri1 id_28,
    output tri id_29,
    input wand id_30,
    input uwire id_31,
    input wire id_32,
    output tri id_33,
    output tri0 id_34,
    output supply0 id_35,
    input tri id_36,
    output uwire id_37
    , id_40,
    input wire id_38
);
  logic id_41;
  assign module_1.id_12 = 0;
  assign id_16 = 1;
  logic [1 : 1] id_42 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output tri0 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output tri0 id_6,
    input wire id_7,
    output supply1 id_8,
    output tri id_9,
    input wand id_10,
    input wire id_11,
    output wand id_12
);
  wire id_14;
  ;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_5,
      id_7,
      id_5,
      id_11,
      id_11,
      id_5,
      id_4,
      id_10,
      id_12,
      id_3,
      id_4,
      id_3,
      id_11,
      id_4,
      id_6,
      id_5,
      id_4,
      id_4,
      id_12,
      id_10,
      id_6,
      id_7,
      id_4,
      id_12,
      id_11,
      id_1,
      id_1,
      id_1,
      id_4,
      id_0,
      id_5,
      id_3,
      id_8,
      id_2,
      id_10,
      id_3,
      id_0
  );
endmodule
