#Build: Synplify Pro (R) P-2019.03P-Beta2, Build 3717R, Feb 25 2019
#install: C:\pango\PDS_2019.1-patch2\syn
#OS: Windows 8 6.2
#Hostname: PC-201805041311

# Tue Oct 13 10:38:22 2020

#Implementation: synplify_impl


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: C:\pango\PDS_2019.1-patch2\syn
OS: Windows 6.2

Hostname: PC-201805041311

Implementation : synplify_impl
Synopsys HDL Compiler, Version comp2019q1p1, Build 007R, Built Feb 26 2019 11:45:06

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: C:\pango\PDS_2019.1-patch2\syn
OS: Windows 6.2

Hostname: PC-201805041311

Implementation : synplify_impl
Synopsys Verilog Compiler, Version comp2019q1p1, Build 007R, Built Feb 26 2019 11:45:06

@N|Running in 64-bit mode
@I::"C:\pango\PDS_2019.1-patch2\syn\lib\generic\logos.v" (library work)
@I::"C:\pango\PDS_2019.1-patch2\syn\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\pango\PDS_2019.1-patch2\syn\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\pango\PDS_2019.1-patch2\syn\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\pango\PDS_2019.1-patch2\syn\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v" (library work)
@I:"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\video_define.v" (library work)
@I::"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\top.v" (library work)
@I::"I:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\dvi_encoder.v" (library work)
@I::"I:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v" (library work)
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":7:9:7:12|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"I:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\serdes_4b_10to1.v" (library work)
@I::"I:\example_ziguang\demo\12_1_hdmi_test _char\source\src\osd_display.v" (library work)
@I::"I:\example_ziguang\demo\12_1_hdmi_test _char\source\src\timing_gen_xy.v" (library work)
@I::"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\osd_rom.v" (library work)
@I::"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_rom_v1_3_osd_rom.v" (library work)
@I::"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v" (library work)
@I::"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v" (library work)
@I:"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\osd_rom_init_param.v" (library work)
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":129:128:129:136|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":133:130:133:138|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":137:133:137:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":141:125:141:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":145:124:145:132|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":149:129:149:137|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":153:142:153:150|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":157:147:157:155|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":161:121:161:129|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":165:129:165:137|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":169:153:169:161|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":173:154:173:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":177:124:177:132|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":181:131:181:139|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":185:125:185:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":190:131:190:139|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":194:132:194:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":199:176:199:184|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":207:137:207:145|Unrecognized synthesis directive pap_error. Verify the correct directive name.
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\pango\PDS_2019.1-patch2\syn\lib\generic\logos.v":139:7:139:17|Synthesizing module GTP_CLKBUFG in library work.
Running optimization stage 1 on GTP_CLKBUFG .......
@N: CG364 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":33:7:33:15|Synthesizing module color_bar in library work.
@N: CG179 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":222:14:222:21|Removing redundant assignment.
@N: CG179 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":235:11:235:15|Removing redundant assignment.
@N: CG179 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":247:12:247:17|Removing redundant assignment.
@N: CG179 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":259:14:259:21|Removing redundant assignment.
@N: CG179 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":271:12:271:17|Removing redundant assignment.
@N: CG179 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":283:14:283:21|Removing redundant assignment.
@N: CG179 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":345:17:345:25|Removing redundant assignment.
@N: CG179 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":346:17:346:25|Removing redundant assignment.
@N: CG179 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":347:17:347:25|Removing redundant assignment.
@W: CG133 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":174:10:174:17|Object active_y is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on color_bar .......
@N: CG364 :"C:\pango\PDS_2019.1-patch2\syn\lib\generic\logos.v":2251:7:2251:16|Synthesizing module GTP_PLL_E1 in library work.
Running optimization stage 1 on GTP_PLL_E1 .......
@N: CG364 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":4:7:4:15|Synthesizing module video_pll in library work.
@W: CG781 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":255:14:255:14|Input DUTYF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":261:15:261:15|Input PHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":267:16:267:16|Input CPHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":104:9:104:13|Removing wire clkfb, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":107:9:107:13|Removing wire pfden, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":108:9:108:20|Removing wire clkout0_gate, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":109:9:109:25|Removing wire clkout0_2pad_gate, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":110:9:110:20|Removing wire clkout1_gate, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":111:9:111:20|Removing wire clkout2_gate, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":112:9:112:20|Removing wire clkout3_gate, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":113:9:113:20|Removing wire clkout4_gate, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":114:9:114:20|Removing wire clkout5_gate, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":115:15:115:22|Removing wire dyn_idiv, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":116:15:116:23|Removing wire dyn_odiv0, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":117:15:117:23|Removing wire dyn_odiv1, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":118:15:118:23|Removing wire dyn_odiv2, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":119:15:119:23|Removing wire dyn_odiv3, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":120:15:120:23|Removing wire dyn_odiv4, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":121:15:121:22|Removing wire dyn_fdiv, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":122:15:122:23|Removing wire dyn_duty0, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":123:15:123:23|Removing wire dyn_duty1, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":124:15:124:23|Removing wire dyn_duty2, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":125:15:125:23|Removing wire dyn_duty3, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":126:15:126:23|Removing wire dyn_duty4, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":127:16:127:25|Removing wire dyn_phase0, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":128:16:128:25|Removing wire dyn_phase1, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":129:16:129:25|Removing wire dyn_phase2, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":130:16:130:25|Removing wire dyn_phase3, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":131:16:131:25|Removing wire dyn_phase4, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":135:15:135:22|Removing wire icp_base, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":136:15:136:21|Removing wire icp_sel, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":137:15:137:24|Removing wire lpfres_sel, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":138:15:138:25|Removing wire cripple_sel, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":139:15:139:23|Removing wire phase_sel, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":140:15:140:23|Removing wire phase_dir, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":141:15:141:26|Removing wire phase_step_n, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":142:15:142:24|Removing wire load_phase, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":143:15:143:22|Removing wire dyn_mdiv, as there is no assignment to it.
Running optimization stage 1 on video_pll .......
@N: CG364 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":46:7:46:12|Synthesizing module encode in library work.
Running optimization stage 1 on encode .......
@N: CG364 :"C:\pango\PDS_2019.1-patch2\syn\lib\generic\logos.v":2154:7:2154:17|Synthesizing module GTP_OSERDES in library work.
Running optimization stage 1 on GTP_OSERDES .......
@N: CG364 :"C:\pango\PDS_2019.1-patch2\syn\lib\generic\logos.v":2212:7:2212:17|Synthesizing module GTP_OUTBUFT in library work.
Running optimization stage 1 on GTP_OUTBUFT .......
@N: CG364 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\serdes_4b_10to1.v":3:7:3:21|Synthesizing module serdes_4b_10to1 in library work.
Running optimization stage 1 on serdes_4b_10to1 .......
@N: CG364 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\dvi_encoder.v":2:7:2:17|Synthesizing module dvi_encoder in library work.
Running optimization stage 1 on dvi_encoder .......
@N: CG364 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":19:7:19:29|Synthesizing module ipml_spram_v1_3_osd_rom in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_ADDR_WIDTH=32'b00000000000000000000000000001011
	c_DATA_WIDTH=32'b00000000000000000000000000001000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_CLK_EN=32'b00000000000000000000000000000000
	c_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010010000100010101011000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000001000
	c_RAM_MODE=24'b010100100100111101001101
	c_WRITE_MODE=96'b010011100100111101010010010011010100000101001100010111110101011101010010010010010101010001000101
	INIT_EN=32'b00000000000000000000000000000001
	MODE_9K=32'b00000000000000000000000000000000
	MODE_18K=32'b00000000000000000000000000000001
	INIT_00_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_01_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_02_0_0=288'b010000000000000000000001111011111111011001111011111100000000000000111000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011111111011100100000000000000000000000111000000111100000000000000000000000000000000000000
	INIT_03_0_0=288'b000111111011111111011111111011111100000111110001111110001111100000011111000011111011111000000000000001111110000000001011000000000000000000000111000000011000011111011111100000011000000111000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
	INIT_04_0_0=288'b000010000000111100000000001010000000000000000000011000000000011011000000000000000000000001011001110000000110001110000000111111011111111011111111011111100000011100000111100000111000000111110000000011011000000000000000000111100000000001011000000000000000000000011010000110000001110000010000
	INIT_05_0_0=288'b000000011011100000000000000000000000001111000000000110000110000000000000000111000000011100000000000000001100000111000000010000000111100000000001010000000000000000000011000000000011011100000000000000000000000011101100000000110001110000000000000000111000000011100000000000000001100000111000
	INIT_06_0_0=288'b000111000000000000000011000000111100000000000000000110001110000000010000001110100000000001010000000000000000000011000000000011001100000000000000000000000001111000000000110000110000000000000000111000000011100000000000000000110001110000000010000001110100000000001010000000000000000000011000
	INIT_07_0_0=288'b011100000000010000011100100000000001010000000000000000000011000000000111000110000000000000000011111011001111000000111000111000000000000000000000011100000000000000000000011011100000000010000011110100000000001010000000000000000000011000000000111000100000000000000000000001011111100000000111
	INIT_08_0_0=288'b000011000000000110000110000000000000000011110001111000011110111000011000000000000000000011010000110000000000000000001011100000000010001011100100000000001010000000000000000000011000000000111000110000000000000001111111010011011011000111000111000000000000000000001011000000000000000000000011
	INIT_09_0_0=288'b000011111011111100000000001000000111000001110001100000000000011011000000000010011011000100000000001010000000000000000000011000000000110000011000000000000000010000000111000000011011000011000000000000000000111010001110000000000000000001011000000000010001011000100000000001010000000000000000
	INIT_0A_0_0=288'b000000111011000000000010111010000100000000001010000000000000000000011000000001111011111000000000000000001111011111111011111111011111100000000111000000111000001110001100000000000011011000000000010011010000100000000001010000000000000000000011000000001110000011000000000000000000110000111000
	INIT_0B_0_0=288'b000000000000011000000001100000001100000000000000000000000111000000011100000000000000011110000000000000001110001110000000000111001100000000010111000000100000000001010000000000000000000011000000001110000011000000000000000011111011111111011011100000001000000001110000000010000001110001100000
	INIT_0C_0_0=288'b000111000000001101011100000000111000010000000000001110001111000000001110000110000000011110000000100000000001010000000000000000000011000000011100000001100000000000000000000000111000000011111000000000000111100010000000000001110001110000000000111001100000000011111000000100000000001010000000
	INIT_0D_0_0=288'b000111100000011100000011000000011100000000100000000001010000000001100000000011000000011100000001100000000000000111111011111111011111100001111110000111000010000000000001110001111000000001110000110000000011110000000100000000001010000000001000000000011000000011100000001100000000000000011000
	INIT_0E_0_0=288'b011000000001111000000111100000111000000001110000000000000000000000111000000001100000000100000000000010000000000001110000011000000011100000011000000011100000000100000000001010000000001100000000011000000011100000000110000000000001111111011111111011111100000011110000111000010000000000001110
	INIT_0F_0_0=288'b000000000000111000000001110000000000000000011011111111011111110000000000001111110000111110000011000000011111000011111011111000000111111011111110001111110000011111000000000000000000000111000000001110000000000000000001011000000000001110000000000000111000000011100000011000000001110000000011
	INIT_10_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000111011110000000000001011111111011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_11_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000111000000000011010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000111011000000000000000000000000
	INIT_12_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_13_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_14_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_15_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_16_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_17_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_18_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_19_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1A_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1B_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1C_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1D_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1E_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1F_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_20_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_21_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_22_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_23_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_24_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_25_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_26_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_27_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_28_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_29_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2A_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2B_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2C_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2D_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2E_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2F_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_30_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_31_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_32_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_33_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_34_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_35_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_36_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_37_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_38_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_39_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3A_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3B_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3C_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3D_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3E_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3F_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_00=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_01=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_02=288'b010000000000000000000001111011111111011001111011111100000000000000111000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011111111011100100000000000000000000000111000000111100000000000000000000000000000000000000
	INIT_03=288'b000111111011111111011111111011111100000111110001111110001111100000011111000011111011111000000000000001111110000000001011000000000000000000000111000000011000011111011111100000011000000111000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
	INIT_04=288'b000010000000111100000000001010000000000000000000011000000000011011000000000000000000000001011001110000000110001110000000111111011111111011111111011111100000011100000111100000111000000111110000000011011000000000000000000111100000000001011000000000000000000000011010000110000001110000010000
	INIT_05=288'b000000011011100000000000000000000000001111000000000110000110000000000000000111000000011100000000000000001100000111000000010000000111100000000001010000000000000000000011000000000011011100000000000000000000000011101100000000110001110000000000000000111000000011100000000000000001100000111000
	INIT_06=288'b000111000000000000000011000000111100000000000000000110001110000000010000001110100000000001010000000000000000000011000000000011001100000000000000000000000001111000000000110000110000000000000000111000000011100000000000000000110001110000000010000001110100000000001010000000000000000000011000
	INIT_07=288'b011100000000010000011100100000000001010000000000000000000011000000000111000110000000000000000011111011001111000000111000111000000000000000000000011100000000000000000000011011100000000010000011110100000000001010000000000000000000011000000000111000100000000000000000000001011111100000000111
	INIT_08=288'b000011000000000110000110000000000000000011110001111000011110111000011000000000000000000011010000110000000000000000001011100000000010001011100100000000001010000000000000000000011000000000111000110000000000000001111111010011011011000111000111000000000000000000001011000000000000000000000011
	INIT_09=288'b000011111011111100000000001000000111000001110001100000000000011011000000000010011011000100000000001010000000000000000000011000000000110000011000000000000000010000000111000000011011000011000000000000000000111010001110000000000000000001011000000000010001011000100000000001010000000000000000
	INIT_0A=288'b000000111011000000000010111010000100000000001010000000000000000000011000000001111011111000000000000000001111011111111011111111011111100000000111000000111000001110001100000000000011011000000000010011010000100000000001010000000000000000000011000000001110000011000000000000000000110000111000
	INIT_0B=288'b000000000000011000000001100000001100000000000000000000000111000000011100000000000000011110000000000000001110001110000000000111001100000000010111000000100000000001010000000000000000000011000000001110000011000000000000000011111011111111011011100000001000000001110000000010000001110001100000
	INIT_0C=288'b000111000000001101011100000000111000010000000000001110001111000000001110000110000000011110000000100000000001010000000000000000000011000000011100000001100000000000000000000000111000000011111000000000000111100010000000000001110001110000000000111001100000000011111000000100000000001010000000
	INIT_0D=288'b000111100000011100000011000000011100000000100000000001010000000001100000000011000000011100000001100000000000000111111011111111011111100001111110000111000010000000000001110001111000000001110000110000000011110000000100000000001010000000001000000000011000000011100000001100000000000000011000
	INIT_0E=288'b011000000001111000000111100000111000000001110000000000000000000000111000000001100000000100000000000010000000000001110000011000000011100000011000000011100000000100000000001010000000001100000000011000000011100000000110000000000001111111011111111011111100000011110000111000010000000000001110
	INIT_0F=288'b000000000000111000000001110000000000000000011011111111011111110000000000001111110000111110000011000000011111000011111011111000000111111011111110001111110000011111000000000000000000000111000000001110000000000000000001011000000000001110000000000000111000000011100000011000000001110000000011
	INIT_10=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000111011110000000000001011111111011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_11=288'b000000000000000000000000000000000000000000000000000000000000000000000000000111000000000011010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000111011000000000000000000000000
	INIT_12=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_13=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_14=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_15=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_16=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_17=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_18=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_19=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1A=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1B=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1C=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1D=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1E=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1F=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_20=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_21=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_22=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_23=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_24=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_25=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_26=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_27=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_28=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_29=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2A=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2B=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2C=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2D=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2E=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2F=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_30=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_31=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_32=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_33=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_34=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_35=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_36=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_37=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_38=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_39=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3A=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3B=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3C=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3D=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3E=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3F=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	N_DATA_WIDTH=32'b00000000000000000000000000001000
	L_DATA_WIDTH=32'b00000000000000000000000000001000
	N_BYTE_DATA_WIDTH=32'b00000000000000000000000000010000
	L_BYTE_DATA_WIDTH=32'b00000000000000000000000000010000
	DRM_DATA_WIDTH=32'b00000000000000000000000000001000
	DATA_LOOP_NUM=32'b00000000000000000000000000000001
	Q_DATA_WIDTH=32'b00000000000000000000000000001000
	DRM_ADDR_WIDTH=32'b00000000000000000000000000001011
	ADDR_WIDTH=32'b00000000000000000000000000001011
	CS_ADDR_WIDTH=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH=32'b00000000000000000000000000001000
	Q_CAS_DATA_WIDTH=32'b00000000000000000000000000001000
	WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	MASK_NUM=32'b00000000000000000000000000001000
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011
	CS_ADDR_3_LSB=32'b00000000000000000000000000001001
	CS_ADDR_4_LSB=32'b00000000000000000000000000001001
	RAM_MODE_SEL=112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100100100111101001101
	DRM_DATA_WIDTH_SEL=32'b00000000000000000000000000001000
	ADDR_SEL_LSB=32'b00000000000000000000000000001010
   Generated name = ipml_spram_v1_3_osd_rom_Z1
@W: CG390 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":248:45:248:72|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":250:38:250:61|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":252:55:252:110|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":252:55:252:110|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":127:0:127:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"C:\pango\PDS_2019.1-patch2\syn\lib\generic\logos.v":1409:7:1409:16|Synthesizing module GTP_DRM18K in library work.
Running optimization stage 1 on GTP_DRM18K .......
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":242:43:242:50|Removing wire cs2_ctrl, as there is no assignment to it.
@W: CG133 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":653:8:653:8|Object n is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_spram_v1_3_osd_rom_Z1 .......
@W: CL169 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":643:0:643:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":634:0:634:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":623:0:623:5|Pruning unused register addr_bus_rd_ce_ff[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":615:0:615:5|Pruning unused register wr_en_ff. Make sure that there are no unused intermediate registers.
@W: CL169 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":607:0:607:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
@N: CG364 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_rom_v1_3_osd_rom.v":20:7:20:27|Synthesizing module ipml_rom_v1_3_osd_rom in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_ADDR_WIDTH=32'b00000000000000000000000000001011
	c_DATA_WIDTH=32'b00000000000000000000000000001000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_CLK_EN=32'b00000000000000000000000000000000
	c_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010010000100010101011000
   Generated name = ipml_rom_v1_3_osd_rom_Z2
@W: CG781 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_rom_v1_3_osd_rom.v":75:17:75:17|Input wr_data on instance U_ipml_spram_osd_rom is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_rom_v1_3_osd_rom.v":82:17:82:17|Input wr_byte_en on instance U_ipml_spram_osd_rom is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on ipml_rom_v1_3_osd_rom_Z2 .......
@N: CG364 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\osd_rom.v":18:7:18:13|Synthesizing module osd_rom in library work.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\osd_rom.v":70:30:70:35|Removing wire clk_en, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\osd_rom.v":71:30:71:40|Removing wire addr_strobe, as there is no assignment to it.
@W: CG360 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\osd_rom.v":73:30:73:35|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on osd_rom .......
@N: CG364 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\src\timing_gen_xy.v":29:7:29:19|Synthesizing module timing_gen_xy in library work.
@N: CG179 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\src\timing_gen_xy.v":104:11:104:15|Removing redundant assignment.
Running optimization stage 1 on timing_gen_xy .......
@W: CL169 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\src\timing_gen_xy.v":71:0:71:5|Pruning unused register de_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\src\timing_gen_xy.v":71:0:71:5|Pruning unused register vs_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\src\timing_gen_xy.v":71:0:71:5|Pruning unused register hs_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\src\timing_gen_xy.v":71:0:71:5|Pruning unused register i_data_d2[23:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\src\osd_display.v":29:7:29:17|Synthesizing module osd_display in library work.
@W: CS263 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\src\osd_display.v":127:10:127:28|Port-width mismatch for port addr. The port definition is 11 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CG133 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\src\osd_display.v":57:11:57:15|Object osd_y is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on osd_display .......
@W: CL169 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\src\osd_display.v":82:0:82:5|Pruning unused register region_active_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\src\osd_display.v":82:0:82:5|Pruning unused register region_active_d2. Make sure that there are no unused intermediate registers.
@N: CG364 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\top.v":27:7:27:9|Synthesizing module top in library work.
@W: CG781 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\top.v":123:13:123:26|Input wave_color on instance osd_display_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\top.v":123:13:123:26|Input adc_clk on instance osd_display_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\top.v":123:13:123:26|Input adc_buf_wr on instance osd_display_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\top.v":123:13:123:26|Input adc_buf_addr on instance osd_display_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\top.v":123:13:123:26|Input adc_buf_data on instance osd_display_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on top .......
Running optimization stage 2 on top .......
Running optimization stage 2 on osd_display .......
@N: CL159 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\src\osd_display.v":32:29:32:38|Input wave_color is unused.
@N: CL159 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\src\osd_display.v":33:29:33:35|Input adc_clk is unused.
@N: CL159 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\src\osd_display.v":34:29:34:38|Input adc_buf_wr is unused.
@N: CL159 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\src\osd_display.v":35:29:35:40|Input adc_buf_addr is unused.
@N: CL159 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\src\osd_display.v":36:29:36:40|Input adc_buf_data is unused.
Running optimization stage 2 on timing_gen_xy .......
Running optimization stage 2 on osd_rom .......
Running optimization stage 2 on ipml_rom_v1_3_osd_rom_Z2 .......
Running optimization stage 2 on GTP_DRM18K .......
Running optimization stage 2 on ipml_spram_v1_3_osd_rom_Z1 .......
@W: CL138 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":392:0:392:5|Removing register 'cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":392:0:392:5|Removing register 'cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":392:0:392:5|Removing register 'cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":455:19:455:49|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":464:19:464:49|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":47:38:47:47|Input wr_byte_en is unused.
Running optimization stage 2 on dvi_encoder .......
Running optimization stage 2 on serdes_4b_10to1 .......
@W: CL246 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\serdes_4b_10to1.v":8:16:8:23|Input port bits 1 to 0 of datain_2[9:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\serdes_4b_10to1.v":4:16:4:18|Input clk is unused.
Running optimization stage 2 on GTP_OUTBUFT .......
Running optimization stage 2 on GTP_OSERDES .......
Running optimization stage 2 on encode .......
@W: CL260 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Pruning register bit 0 of n0q_m[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":151:2:151:7|Optimizing register bit cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":151:2:151:7|Pruning register bit 0 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on video_pll .......
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":104:9:104:13|*Input clkfb to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":107:9:107:13|*Input pfden to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":108:9:108:20|*Input clkout0_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":109:9:109:25|*Input clkout0_2pad_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":110:9:110:20|*Input clkout1_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":111:9:111:20|*Input clkout2_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":112:9:112:20|*Input clkout3_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":113:9:113:20|*Input clkout4_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":114:9:114:20|*Input clkout5_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":115:15:115:22|*Input dyn_idiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":116:15:116:23|*Input dyn_odiv0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":117:15:117:23|*Input dyn_odiv1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":118:15:118:23|*Input dyn_odiv2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":119:15:119:23|*Input dyn_odiv3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":120:15:120:23|*Input dyn_odiv4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":121:15:121:22|*Input dyn_fdiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":122:15:122:23|*Input dyn_duty0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":123:15:123:23|*Input dyn_duty1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":124:15:124:23|*Input dyn_duty2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":125:15:125:23|*Input dyn_duty3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":126:15:126:23|*Input dyn_duty4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":127:16:127:25|*Input dyn_phase0[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":128:16:128:25|*Input dyn_phase1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":129:16:129:25|*Input dyn_phase2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":130:16:130:25|*Input dyn_phase3[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":131:16:131:25|*Input dyn_phase4[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":127:16:127:25|*Input dyn_phase0[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":128:16:128:25|*Input dyn_phase1[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":129:16:129:25|*Input dyn_phase2[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":130:16:130:25|*Input dyn_phase3[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"I:\example_ziguang\demo\12_1_hdmi_test _char\ipcore\video_pll\video_pll.v":131:16:131:25|*Input dyn_phase4[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on GTP_PLL_E1 .......
Running optimization stage 2 on color_bar .......
@W: CL279 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":286:0:286:5|Pruning register bits 7 to 1 of rgb_b_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":286:0:286:5|Pruning register bits 7 to 1 of rgb_g_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"I:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":286:0:286:5|Pruning register bits 7 to 1 of rgb_r_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on GTP_CLKBUFG .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: I:\example_ziguang\demo\12_1_hdmi_test _char\synthesize\synplify_impl\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 94MB peak: 100MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 13 10:38:24 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: C:\pango\PDS_2019.1-patch2\syn
OS: Windows 6.2

Hostname: PC-201805041311

Implementation : synplify_impl
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 007R, Built Feb 26 2019 11:45:06

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 13 10:38:24 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: I:\example_ziguang\demo\12_1_hdmi_test _char\synthesize\synplify_impl\synwork\synplify_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 19MB peak: 19MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 13 10:38:24 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: C:\pango\PDS_2019.1-patch2\syn
OS: Windows 6.2

Hostname: PC-201805041311

Implementation : synplify_impl
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 007R, Built Feb 26 2019 11:45:06

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 88MB peak: 88MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Oct 13 10:38:26 2020

###########################################################]
Premap Report

# Tue Oct 13 10:38:26 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: C:\pango\PDS_2019.1-patch2\syn
OS: Windows 6.2

Hostname: PC-201805041311

Implementation : synplify_impl
Synopsys Generic Technology Pre-mapping, Version map2019q1p1, Build 1238R, Built Mar 15 2019 09:38:46


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)

Reading constraint file: I:\example_ziguang\demo\12_1_hdmi_test _char\hdmi_test.fdc
@L: I:\example_ziguang\demo\12_1_hdmi_test _char\synthesize\synplify_impl\synplify_scck.rpt 
Printing clock  summary report in "I:\example_ziguang\demo\12_1_hdmi_test _char\synthesize\synplify_impl\synplify_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 126MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 126MB)

Adding property PAP_IO_DIRECTION, value "Input", to port sys_clk
Adding property PAP_IO_LOC, value "B5", to port sys_clk
Adding property PAP_IO_VCCIO, value 3.3, to port sys_clk
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port sys_clk
Adding property PAP_IO_NONE, value "TRUE", to port sys_clk
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port sys_clk
Adding property PAP_IO_DIRECTION, value "Input", to port rst_n
Adding property PAP_IO_LOC, value "U12", to port rst_n
Adding property PAP_IO_VCCIO, value 3.3, to port rst_n
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port rst_n
Adding property PAP_IO_NONE, value "TRUE", to port rst_n
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port rst_n
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_clk_p
Adding property PAP_IO_LOC, value "B16", to port tmds_clk_p
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_clk_p
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_clk_p
Adding property PAP_IO_DRIVE, value 12, to port tmds_clk_p
Adding property PAP_IO_NONE, value "TRUE", to port tmds_clk_p
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_clk_p
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_clk_p
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_clk_n
Adding property PAP_IO_LOC, value "A16", to port tmds_clk_n
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_clk_n
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_clk_n
Adding property PAP_IO_DRIVE, value 12, to port tmds_clk_n
Adding property PAP_IO_NONE, value "TRUE", to port tmds_clk_n
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_clk_n
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_clk_n
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]

Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 126MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 129MB)

@W: MO171 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encg.c0_q is reduced to a combinational gate by constant propagation. 
@W: MO171 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encr.c0_q is reduced to a combinational gate by constant propagation. 
@W: MO171 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encg.c1_q is reduced to a combinational gate by constant propagation. 
@W: MO171 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encr.c1_q is reduced to a combinational gate by constant propagation. 
@W: FX1172 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2l[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2h[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_1l[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_1h[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_0l[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_0h[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\src\timing_gen_xy.v":95:0:95:5|User-specified initial value defined for instance osd_display_m0.timing_gen_xy_m0.y_cnt[11:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\src\timing_gen_xy.v":86:0:86:5|User-specified initial value defined for instance osd_display_m0.timing_gen_xy_m0.x_cnt[11:0] is being ignored due to limitations in architecture. 
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\example_ziguang\hdmi_test _char\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.

Only the first 100 messages of id 'FX367' are reported. To see all messages use 'report_messages -log I:\example_ziguang\demo\12_1_hdmi_test _char\synthesize\synplify_impl\synlog\synplify_premap.srr -id FX367' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX367} -count unlimited' in the Tcl shell.
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "SLOW", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]


Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 206MB peak: 206MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 207MB peak: 207MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 207MB peak: 207MB)

@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 207MB peak: 207MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 207MB peak: 208MB)



Clock Summary
******************

          Start                                Requested     Requested     Clock        Clock                   Clock
Level     Clock                                Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------------------------
0 -       sys_clk                              50.0 MHz      20.000        declared     default_clkgroup        0    
                                                                                                                     
0 -       video_pll|clkout1_inferred_clock     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     307  
                                                                                                                     
0 -       video_pll|clkout0_inferred_clock     1.0 MHz       1000.000      inferred     Inferred_clkgroup_1     59   
=====================================================================================================================



Clock Load Summary
***********************

                                     Clock     Source                                        Clock Pin                                               Non-clock Pin     Non-clock Pin                     
Clock                                Load      Pin                                           Seq Example                                             Seq Example       Comb Example                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sys_clk                              0         sys_clk(port)                                 -                                                       -                 sys_clkbufg.CLKIN(GTP_CLKBUFG)    
                                                                                                                                                                                                         
video_pll|clkout1_inferred_clock     307       video_pll_m0.u_pll_e1.CLKOUT1(GTP_PLL_E1)     osd_display_m0.region_active_d0.C                       -                 video_clkbufg.CLKIN(GTP_CLKBUFG)  
                                                                                                                                                                                                         
video_pll|clkout0_inferred_clock     59        video_pll_m0.u_pll_e1.CLKOUT0(GTP_PLL_E1)     dvi_encoder_m0.serdes_4b_10to1_m0.gtp_ogddr0.SERCLK     -                 video_clk5xbufg.CLKIN(GTP_CLKBUFG)
=========================================================================================================================================================================================================

@W: MT529 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":286:0:286:5|Found inferred clock video_pll|clkout1_inferred_clock which controls 307 sequential elements including color_bar_m0.rgb_r_reg[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|Found inferred clock video_pll|clkout0_inferred_clock which controls 59 sequential elements including dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 366 clock pin(s) of sequential element(s)
0 instances converted, 366 sequential instances remain driven by gated/generated clocks

======================================================================= Gated/Generated Clocks ========================================================================
Clock Tree ID     Driving Element            Drive Element Type     Unconverted Fanout     Sample Instance                                      Explanation            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       video_clkbufg.CLKOUT       GTP_CLKBUFG            307                    osd_display_m0.region_active                         Black box on clock path
@KP:ckid0_2       video_clk5xbufg.CLKOUT     GTP_CLKBUFG            59                     dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2:0]     Black box on clock path
=======================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file I:\example_ziguang\demo\12_1_hdmi_test _char\synthesize\synplify_impl\synplify.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 208MB peak: 208MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 209MB peak: 209MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 209MB peak: 209MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 211MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Oct 13 10:38:28 2020

###########################################################]
Map & Optimize Report

# Tue Oct 13 10:38:28 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: C:\pango\PDS_2019.1-patch2\syn
OS: Windows 6.2

Hostname: PC-201805041311

Implementation : synplify_impl
Synopsys Generic Technology Mapper, Version map2019q1p1, Build 1238R, Built Mar 15 2019 09:38:46


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 119MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 119MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 123MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 203MB peak: 203MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            sys_clk


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 207MB peak: 207MB)

@N: MO231 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\src\osd_display.v":106:0:106:5|Found counter in view:work.top(verilog) instance osd_display_m0.osd_ram_addr[13:0] 
@N: MO231 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\src\timing_gen_xy.v":95:0:95:5|Found counter in view:work.top(verilog) instance osd_display_m0.timing_gen_xy_m0.y_cnt[11:0] 
@N: MO231 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\src\timing_gen_xy.v":86:0:86:5|Found counter in view:work.top(verilog) instance osd_display_m0.timing_gen_xy_m0.x_cnt[11:0] 
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":151:2:151:7|Removing sequential instance dout[0] (in view: work.encode_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":151:2:151:7|Removing sequential instance dout[1] (in view: work.encode_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":135:2:135:7|Removing sequential instance q_m_reg[0] (in view: work.encode_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":135:2:135:7|Removing sequential instance q_m_reg[1] (in view: work.encode_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|Removing instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[4] because it is equivalent to instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|Removing instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[3] because it is equivalent to instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 209MB peak: 209MB)

@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\src\osd_display.v":89:0:89:5|Removing instance osd_display_m0.pos_vs_d0 because it is equivalent to instance dvi_encoder_m0.encb.c1_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":135:2:135:7|Removing instance dvi_encoder_m0.encr.de_q because it is equivalent to instance dvi_encoder_m0.encg.de_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":135:2:135:7|Removing instance dvi_encoder_m0.encg.de_q because it is equivalent to instance dvi_encoder_m0.encb.de_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":135:2:135:7|Removing instance dvi_encoder_m0.encb.c1_reg because it is equivalent to instance osd_display_m0.pos_vs_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":135:2:135:7|Removing instance dvi_encoder_m0.encr.de_reg because it is equivalent to instance dvi_encoder_m0.encg.de_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":135:2:135:7|Removing instance dvi_encoder_m0.encg.de_reg because it is equivalent to instance dvi_encoder_m0.encb.de_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 215MB peak: 215MB)

@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n0q_m_1[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n0q_m_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n0q_m_2[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n0q_m_2[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n0q_m_3[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n0q_m_3[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n1q_m_1[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n1q_m_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n1q_m_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n1q_m_2[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n1q_m_2[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n1q_m_2[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n1q_m_3[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n1q_m_3[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n1q_m_3[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n1q_m_4[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n1q_m_4[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n1q_m_4[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n1q_m_1_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n1q_m_1_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n1q_m_1_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n0q_m_1[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n0q_m_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n0q_m_2[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n0q_m_2[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n0q_m_3[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n0q_m_3[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n1q_m_1[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n1q_m_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n1q_m_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n1q_m_2[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n1q_m_2[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n1q_m_2[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n1q_m_3[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n1q_m_3[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n1q_m_3[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n1q_m_4[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n1q_m_4[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n1q_m_4[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n1q_m_1_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n1q_m_1_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encr.n1q_m_1_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n0q_m_1[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n0q_m_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n0q_m_2[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n0q_m_2[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n0q_m_3[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n0q_m_3[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n1q_m_1[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n1q_m_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n1q_m_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n1q_m_2[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n1q_m_2[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n1q_m_2[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n1q_m_3[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n1q_m_3[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n1q_m_3[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n1q_m_4[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n1q_m_4[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n1q_m_4[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n1q_m_1_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n1q_m_1_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encg.n1q_m_1_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":65:2:65:7|Removing sequential instance dvi_encoder_m0.encb.n1d_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":65:2:65:7|Removing sequential instance dvi_encoder_m0.encb.n1d_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":65:2:65:7|Removing sequential instance dvi_encoder_m0.encb.n1d_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":65:2:65:7|Removing sequential instance dvi_encoder_m0.encr.n1d_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":65:2:65:7|Removing sequential instance dvi_encoder_m0.encr.n1d_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":65:2:65:7|Removing sequential instance dvi_encoder_m0.encr.n1d_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":65:2:65:7|Removing sequential instance dvi_encoder_m0.encg.n1d_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":65:2:65:7|Removing sequential instance dvi_encoder_m0.encg.n1d_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":65:2:65:7|Removing sequential instance dvi_encoder_m0.encg.n1d_0[3] (in view: work.top(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 285MB peak: 286MB)

@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":225:0:225:5|Removing instance color_bar_m0.v_cnt_0[0] because it is equivalent to instance color_bar_m0.v_cnt[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":225:0:225:5|Removing instance color_bar_m0.v_cnt_0[4] because it is equivalent to instance color_bar_m0.v_cnt[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":225:0:225:5|Removing instance color_bar_m0.v_cnt_0[8] because it is equivalent to instance color_bar_m0.v_cnt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":225:0:225:5|Removing instance color_bar_m0.v_cnt_0[10] because it is equivalent to instance color_bar_m0.v_cnt[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":225:0:225:5|Removing instance color_bar_m0.v_cnt_0[11] because it is equivalent to instance color_bar_m0.v_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_0[1] because it is equivalent to instance color_bar_m0.h_cnt[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_1[1] because it is equivalent to instance color_bar_m0.h_cnt[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_1[4] because it is equivalent to instance color_bar_m0.h_cnt[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_0[4] because it is equivalent to instance color_bar_m0.h_cnt[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_1[5] because it is equivalent to instance color_bar_m0.h_cnt[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_0[5] because it is equivalent to instance color_bar_m0.h_cnt[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_0[6] because it is equivalent to instance color_bar_m0.h_cnt[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_1[6] because it is equivalent to instance color_bar_m0.h_cnt[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_0[9] because it is equivalent to instance color_bar_m0.h_cnt[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_1[9] because it is equivalent to instance color_bar_m0.h_cnt[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_0[10] because it is equivalent to instance color_bar_m0.h_cnt[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_1[10] because it is equivalent to instance color_bar_m0.h_cnt[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_0[0] because it is equivalent to instance color_bar_m0.h_cnt[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_1[0] because it is equivalent to instance color_bar_m0.h_cnt[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_0[2] because it is equivalent to instance color_bar_m0.h_cnt[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_1[2] because it is equivalent to instance color_bar_m0.h_cnt[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_1[3] because it is equivalent to instance color_bar_m0.h_cnt[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_0[3] because it is equivalent to instance color_bar_m0.h_cnt[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_0[7] because it is equivalent to instance color_bar_m0.h_cnt[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_1[7] because it is equivalent to instance color_bar_m0.h_cnt[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_0[8] because it is equivalent to instance color_bar_m0.h_cnt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_1[8] because it is equivalent to instance color_bar_m0.h_cnt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_0[11] because it is equivalent to instance color_bar_m0.h_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":205:0:205:5|Removing instance color_bar_m0.h_cnt_1[11] because it is equivalent to instance color_bar_m0.h_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n0q_m_2[2] because it is equivalent to instance dvi_encoder_m0.encg.n0q_m[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n0q_m_0[2] because it is equivalent to instance dvi_encoder_m0.encg.n0q_m[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n0q_m_0[2] because it is equivalent to instance dvi_encoder_m0.encr.n0q_m[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n0q_m_2[2] because it is equivalent to instance dvi_encoder_m0.encr.n0q_m[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n0q_m_0[2] because it is equivalent to instance dvi_encoder_m0.encb.n0q_m[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n0q_m_2[2] because it is equivalent to instance dvi_encoder_m0.encb.n0q_m[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n1q_m_1[0] because it is equivalent to instance dvi_encoder_m0.encg.n1q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n1q_m_0[0] because it is equivalent to instance dvi_encoder_m0.encg.n1q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n1q_m_1_0[0] because it is equivalent to instance dvi_encoder_m0.encg.n1q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n1q_m_2[1] because it is equivalent to instance dvi_encoder_m0.encg.n1q_m[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n1q_m_0[1] because it is equivalent to instance dvi_encoder_m0.encg.n1q_m[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n1q_m_0[2] because it is equivalent to instance dvi_encoder_m0.encg.n1q_m[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n1q_m_3[2] because it is equivalent to instance dvi_encoder_m0.encg.n1q_m[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n1q_m_0[3] because it is equivalent to instance dvi_encoder_m0.encg.n1q_m[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n1q_m_4[3] because it is equivalent to instance dvi_encoder_m0.encg.n1q_m[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":65:2:65:7|Removing instance dvi_encoder_m0.encg.n1d_0[2] because it is equivalent to instance dvi_encoder_m0.encg.n1d[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n0q_m_3[0] because it is equivalent to instance dvi_encoder_m0.encg.n0q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n0q_m_0[0] because it is equivalent to instance dvi_encoder_m0.encg.n0q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n0q_m_1[1] because it is equivalent to instance dvi_encoder_m0.encg.n0q_m[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n0q_m_0[1] because it is equivalent to instance dvi_encoder_m0.encg.n0q_m[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n1q_m_1_0[0] because it is equivalent to instance dvi_encoder_m0.encr.n1q_m_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n1q_m_1[0] because it is equivalent to instance dvi_encoder_m0.encr.n1q_m_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n1q_m_0[0] because it is equivalent to instance dvi_encoder_m0.encr.n1q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n1q_m_0[1] because it is equivalent to instance dvi_encoder_m0.encr.n1q_m[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n1q_m_2[1] because it is equivalent to instance dvi_encoder_m0.encr.n1q_m[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n1q_m_3[2] because it is equivalent to instance dvi_encoder_m0.encr.n1q_m_0[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n1q_m_0[2] because it is equivalent to instance dvi_encoder_m0.encr.n1q_m[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n1q_m_4[3] because it is equivalent to instance dvi_encoder_m0.encr.n1q_m_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n1q_m_0[3] because it is equivalent to instance dvi_encoder_m0.encr.n1q_m[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":65:2:65:7|Removing instance dvi_encoder_m0.encr.n1d_0[2] because it is equivalent to instance dvi_encoder_m0.encr.n1d[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n0q_m_0[0] because it is equivalent to instance dvi_encoder_m0.encr.n0q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n0q_m_3[0] because it is equivalent to instance dvi_encoder_m0.encr.n0q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n0q_m_1[1] because it is equivalent to instance dvi_encoder_m0.encr.n0q_m_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n0q_m_0[1] because it is equivalent to instance dvi_encoder_m0.encr.n0q_m[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n1q_m_1[0] because it is equivalent to instance dvi_encoder_m0.encb.n1q_m_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n1q_m_1_0[0] because it is equivalent to instance dvi_encoder_m0.encb.n1q_m_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n1q_m_0[0] because it is equivalent to instance dvi_encoder_m0.encb.n1q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n1q_m_2[1] because it is equivalent to instance dvi_encoder_m0.encb.n1q_m_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n1q_m_0[1] because it is equivalent to instance dvi_encoder_m0.encb.n1q_m[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n1q_m_3[2] because it is equivalent to instance dvi_encoder_m0.encb.n1q_m_0[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n1q_m_0[2] because it is equivalent to instance dvi_encoder_m0.encb.n1q_m[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n1q_m_4[3] because it is equivalent to instance dvi_encoder_m0.encb.n1q_m_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n1q_m_0[3] because it is equivalent to instance dvi_encoder_m0.encb.n1q_m[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":65:2:65:7|Removing instance dvi_encoder_m0.encb.n1d_0[2] because it is equivalent to instance dvi_encoder_m0.encb.n1d[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n0q_m_0[0] because it is equivalent to instance dvi_encoder_m0.encb.n0q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n0q_m_3[0] because it is equivalent to instance dvi_encoder_m0.encb.n0q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n0q_m_1[1] because it is equivalent to instance dvi_encoder_m0.encb.n0q_m_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n0q_m_0[1] because it is equivalent to instance dvi_encoder_m0.encb.n0q_m[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":225:0:225:5|Removing instance color_bar_m0.v_cnt_0[1] because it is equivalent to instance color_bar_m0.v_cnt[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":225:0:225:5|Removing instance color_bar_m0.v_cnt_0[2] because it is equivalent to instance color_bar_m0.v_cnt[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":225:0:225:5|Removing instance color_bar_m0.v_cnt_0[3] because it is equivalent to instance color_bar_m0.v_cnt[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":225:0:225:5|Removing instance color_bar_m0.v_cnt_0[5] because it is equivalent to instance color_bar_m0.v_cnt[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":225:0:225:5|Removing instance color_bar_m0.v_cnt_0[6] because it is equivalent to instance color_bar_m0.v_cnt[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":225:0:225:5|Removing instance color_bar_m0.v_cnt_0[7] because it is equivalent to instance color_bar_m0.v_cnt[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"i:\example_ziguang\demo\12_1_hdmi_test _char\source\source\color_bar.v":225:0:225:5|Removing instance color_bar_m0.v_cnt_0[9] because it is equivalent to instance color_bar_m0.v_cnt[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 285MB peak: 286MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 285MB peak: 286MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 285MB peak: 286MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 285MB peak: 286MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 288MB peak: 288MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		   989.75ns		 440 /       336

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 288MB peak: 288MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 289MB peak: 289MB)


Start Writing Netlists (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 219MB peak: 289MB)

Writing Analyst data base I:\example_ziguang\demo\12_1_hdmi_test _char\synthesize\synplify_impl\synwork\synplify_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:10s; Memory used current: 292MB peak: 292MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:12s; Memory used current: 326MB peak: 326MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:12s; Memory used current: 326MB peak: 326MB)


Start final timing analysis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:13s; Memory used current: 287MB peak: 326MB)

@N: MT615 |Found clock sys_clk with period 20.00ns 
@W: MT420 |Found inferred clock video_pll|clkout1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net video_pll_m0.video_clk_w.
@W: MT420 |Found inferred clock video_pll|clkout0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net video_pll_m0.video_clk5x_w.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Oct 13 10:38:44 2020
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    I:\example_ziguang\demo\12_1_hdmi_test _char\hdmi_test.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 993.705

                                     Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------
sys_clk                              50.0 MHz      NA            20.000        NA            NA          declared     default_clkgroup   
video_pll|clkout0_inferred_clock     1.0 MHz       677.3 MHz     1000.000      1.476         998.524     inferred     Inferred_clkgroup_1
video_pll|clkout1_inferred_clock     1.0 MHz       158.8 MHz     1000.000      6.295         993.705     inferred     Inferred_clkgroup_0
=========================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
video_pll|clkout1_inferred_clock  video_pll|clkout1_inferred_clock  |  1000.000    993.705  |  No paths    -      |  No paths    -      |  No paths    -    
video_pll|clkout1_inferred_clock  video_pll|clkout0_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
video_pll|clkout0_inferred_clock  video_pll|clkout0_inferred_clock  |  1000.000    998.524  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: video_pll|clkout0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                                        Arrival            
Instance                                               Reference                            Type          Pin     Net                  Time        Slack  
                                                       Clock                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         video_pll|clkout0_inferred_clock     GTP_DFF_R     Q       TMDS_mod5[2]         0.290       998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_0h[0]     video_pll|clkout0_inferred_clock     GTP_DFF       Q       TMDS_shift_0h[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_0l[0]     video_pll|clkout0_inferred_clock     GTP_DFF       Q       TMDS_shift_0l[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_1h[0]     video_pll|clkout0_inferred_clock     GTP_DFF       Q       TMDS_shift_1h[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_1l[0]     video_pll|clkout0_inferred_clock     GTP_DFF       Q       TMDS_shift_1l[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2h[0]     video_pll|clkout0_inferred_clock     GTP_DFF_R     Q       TMDS_shift_2h[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2l[0]     video_pll|clkout0_inferred_clock     GTP_DFF_R     Q       TMDS_shift_2l[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[0]     video_pll|clkout0_inferred_clock     GTP_DFF_R     Q       TMDS_shift_3h[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[0]     video_pll|clkout0_inferred_clock     GTP_DFF_R     Q       TMDS_shift_3l[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[0]         video_pll|clkout0_inferred_clock     GTP_DFF_R     Q       CO0                  0.290       998.991
==========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                     Required            
Instance                                               Reference                            Type           Pin     Net              Time         Slack  
                                                       Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[0]         video_pll|clkout0_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[1]         video_pll|clkout0_inferred_clock     GTP_DFF_RE     R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         video_pll|clkout0_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2h[0]     video_pll|clkout0_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2l[0]     video_pll|clkout0_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[0]     video_pll|clkout0_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[1]     video_pll|clkout0_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[2]     video_pll|clkout0_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[0]     video_pll|clkout0_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[1]     video_pll|clkout0_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.169
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.524

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[0] / R
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                               Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]     GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                       Net           -        -       0.879     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[0]     GTP_DFF_R     R        In      -         1.169       -         
==================================================================================================================
Total path delay (propagation time + setup) of 1.476 is 0.597(40.4%) logic and 0.879(59.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.169
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.524

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[1] / R
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                               Type           Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]     GTP_DFF_R      Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                       Net            -        -       0.879     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[1]     GTP_DFF_RE     R        In      -         1.169       -         
===================================================================================================================
Total path delay (propagation time + setup) of 1.476 is 0.597(40.4%) logic and 0.879(59.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.169
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.524

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[2] / R
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                   Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                           Net           -        -       0.879     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[2]     GTP_DFF_R     R        In      -         1.169       -         
======================================================================================================================
Total path delay (propagation time + setup) of 1.476 is 0.597(40.4%) logic and 0.879(59.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_pll|clkout1_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                   Starting                                                                             Arrival            
Instance                                                                                                           Reference                            Type           Pin        Net                   Time        Slack  
                                                                                                                   Clock                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_m0.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     video_pll|clkout1_inferred_clock     GTP_DRM18K     DOA[3]     q[3]                  2.063       993.705
osd_display_m0.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     video_pll|clkout1_inferred_clock     GTP_DRM18K     DOA[2]     q[2]                  2.063       993.766
osd_display_m0.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     video_pll|clkout1_inferred_clock     GTP_DRM18K     DOA[1]     q[1]                  2.063       993.815
osd_display_m0.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     video_pll|clkout1_inferred_clock     GTP_DRM18K     DOA[7]     q[7]                  2.063       993.870
osd_display_m0.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     video_pll|clkout1_inferred_clock     GTP_DRM18K     DOA[5]     q[5]                  2.063       993.875
osd_display_m0.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     video_pll|clkout1_inferred_clock     GTP_DRM18K     DOA[0]     q[0]                  2.063       993.876
osd_display_m0.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     video_pll|clkout1_inferred_clock     GTP_DRM18K     DOA[6]     q[6]                  2.063       993.931
osd_display_m0.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     video_pll|clkout1_inferred_clock     GTP_DRM18K     DOA[4]     q[4]                  2.063       993.936
dvi_encoder_m0.encb.n0q_m[0]                                                                                       video_pll|clkout1_inferred_clock     GTP_DFF        Q          dsp_join_kb_18[1]     0.290       994.044
dvi_encoder_m0.encb.n1q_m[1]                                                                                       video_pll|clkout1_inferred_clock     GTP_DFF        Q          n1q_m[1]              0.290       994.141
===========================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                       Required            
Instance                     Reference                            Type          Pin     Net                 Time         Slack  
                             Clock                                                                                              
--------------------------------------------------------------------------------------------------------------------------------
osd_display_m0.o_data[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R     R       v_data_0_sqmuxa     999.693      993.705
osd_display_m0.o_data[1]     video_pll|clkout1_inferred_clock     GTP_DFF_R     R       v_data_0_sqmuxa     999.693      993.705
osd_display_m0.o_data[2]     video_pll|clkout1_inferred_clock     GTP_DFF_R     R       v_data_0_sqmuxa     999.693      993.705
osd_display_m0.o_data[3]     video_pll|clkout1_inferred_clock     GTP_DFF_R     R       v_data_0_sqmuxa     999.693      993.705
osd_display_m0.o_data[4]     video_pll|clkout1_inferred_clock     GTP_DFF_R     R       v_data_0_sqmuxa     999.693      993.705
osd_display_m0.o_data[5]     video_pll|clkout1_inferred_clock     GTP_DFF_R     R       v_data_0_sqmuxa     999.693      993.705
osd_display_m0.o_data[6]     video_pll|clkout1_inferred_clock     GTP_DFF_R     R       v_data_0_sqmuxa     999.693      993.705
osd_display_m0.o_data[7]     video_pll|clkout1_inferred_clock     GTP_DFF_R     R       v_data_0_sqmuxa     999.693      993.705
osd_display_m0.o_data[8]     video_pll|clkout1_inferred_clock     GTP_DFF_R     R       v_data_0_sqmuxa     999.693      993.705
osd_display_m0.o_data[9]     video_pll|clkout1_inferred_clock     GTP_DFF_R     R       v_data_0_sqmuxa     999.693      993.705
================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.988
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     993.705

    Number of logic level(s):                2
    Starting point:                          osd_display_m0.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_m0.o_data[0] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                    Pin        Pin               Arrival     No. of    
Name                                                                                                               Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_m0.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                               Net            -          -       2.059     -           1         
osd_display_m0.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.122       -         
osd_display_m0.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.538       -         
N_76                                                                                                               Net            -          -       0.309     -           1         
osd_display_m0.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.847       -         
osd_display_m0.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.153       -         
v_data_0_sqmuxa                                                                                                    Net            -          -       0.835     -           24        
osd_display_m0.o_data[0]                                                                                           GTP_DFF_R      R          In      -         5.988       -         
=====================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.295 is 3.092(49.1%) logic and 3.203(50.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.988
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     993.705

    Number of logic level(s):                2
    Starting point:                          osd_display_m0.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_m0.o_data[23] / S
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                    Pin        Pin               Arrival     No. of    
Name                                                                                                               Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_m0.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                               Net            -          -       2.059     -           1         
osd_display_m0.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.122       -         
osd_display_m0.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.538       -         
N_76                                                                                                               Net            -          -       0.309     -           1         
osd_display_m0.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.847       -         
osd_display_m0.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.153       -         
v_data_0_sqmuxa                                                                                                    Net            -          -       0.835     -           24        
osd_display_m0.o_data[23]                                                                                          GTP_DFF_S      S          In      -         5.988       -         
=====================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.295 is 3.092(49.1%) logic and 3.203(50.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.988
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     993.705

    Number of logic level(s):                2
    Starting point:                          osd_display_m0.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_m0.o_data[22] / S
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                    Pin        Pin               Arrival     No. of    
Name                                                                                                               Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_m0.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                               Net            -          -       2.059     -           1         
osd_display_m0.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.122       -         
osd_display_m0.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.538       -         
N_76                                                                                                               Net            -          -       0.309     -           1         
osd_display_m0.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.847       -         
osd_display_m0.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.153       -         
v_data_0_sqmuxa                                                                                                    Net            -          -       0.835     -           24        
osd_display_m0.o_data[22]                                                                                          GTP_DFF_S      S          In      -         5.988       -         
=====================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.295 is 3.092(49.1%) logic and 3.203(50.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:13s; Memory used current: 288MB peak: 326MB)


Finished timing report (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:13s; Memory used current: 288MB peak: 326MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: pgl22gbg324-6
Cell usage:
GTP_CLKBUFG     3 uses
GTP_DFF         174 uses
GTP_DFF_C       71 uses
GTP_DFF_CE      39 uses
GTP_DFF_R       26 uses
GTP_DFF_RE      17 uses
GTP_DFF_S       9 uses
GTP_DRM18K      1 use
GTP_GRS         1 use
GTP_INV         14 uses
GTP_LUT2        84 uses
GTP_LUT3        106 uses
GTP_LUT4        49 uses
GTP_LUT5        85 uses
GTP_LUT5CARRY   129 uses
GTP_LUT5M       2 uses
GTP_ONE         8 uses
GTP_OSERDES     8 uses
GTP_PLL_E1      1 use
GTP_ZERO        10 uses

I/O ports: 10
GTP_INBUF      2 uses
GTP_OUTBUFT    8 uses


RAM/ROM usage summary


Mapping Summary:
Total LUTs: 455 of 17536 (2.59%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 455 
Total Registers: 336 of 26304 (1.28%)

DRM18K:
Total DRM18K =  1 of 48 (2.08%)

APMs:
Total APMs =  0.00 of 30 (0.00%)

Total I/O primitives =  10 of 240 (4.17%)


 Number of unique control sets:              13
 CLK(video_clk), C(GND), P(GND), CE(VCC)		: 152
 CLK(video_clk), C(rst_n_c_i_0), P(GND), CE(y_cnte)		: 12
 CLK(video_clk), C(rst_n_c_i_0), P(GND), CE(VCC)		: 71
 CLK(video_clk), R(region_active_d0_i_0), S(GND), CE(CO0)		: 2
 CLK(video_clk), R(osd_ram_addr7), S(GND), CE(osd_ram_addre)		: 14
 CLK(video_clk), R(region_active_d0_i_0), S(GND), CE(VCC)		: 1
 CLK(video_clk), R(v_data_0_sqmuxa), S(GND), CE(VCC)		: 16
 CLK(video_clk5x), R(TMDS_mod5[2]), S(GND), CE(CO0)		: 1
 CLK(video_clk5x), R(TMDS_mod5[2]), S(GND), CE(VCC)		: 9
 CLK(video_clk5x), C(GND), P(GND), CE(VCC)		: 31
 CLK(video_clk), C(rst_n_c_i_0), P(GND), CE(rgb_r_reg_2_sqmuxa_i_0)		: 3
 CLK(video_clk), C(rst_n_c_i_0), P(GND), CE(un1_h_cnt_11lto11_i)		: 12
 CLK(video_clk), C(rst_n_c_i_0), P(GND), CE(hs_reg5)		: 12

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:13s; Memory used current: 143MB peak: 326MB)

Process took 0h:00m:16s realtime, 0h:00m:13s cputime
# Tue Oct 13 10:38:45 2020

###########################################################]

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                       
+-------------------------------------------------------------------------------------------------------------------------------+
| Input      | I:/example_ziguang/demo/12_1_hdmi_test _char/source/source/color_bar.v                                          
|            | I:/example_ziguang/demo/12_1_hdmi_test _char/source/source/top.v                                                
|            | I:/example_ziguang/demo/12_1_hdmi_test _char/source/source/video_define.v                                       
|            | I:/example_ziguang/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v                                        
|            | I:/example_ziguang/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v                                             
|            | I:/example_ziguang/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v                                    
|            | I:/example_ziguang/demo/12_1_hdmi_test _char/source/src/osd_display.v                                           
|            | I:/example_ziguang/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v                                         
|            | I:/example_ziguang/demo/12_1_hdmi_test _char/hdmi_test.fdc                                                      
|            | I:/example_ziguang/demo/12_1_hdmi_test _char/ipcore/video_pll/inst.idf                                          
|            | I:/example_ziguang/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/inst.idf     
| Output     | I:/example_ziguang/demo/12_1_hdmi_test _char/synthesize/stdout.log                                              
|            | I:/example_ziguang/demo/12_1_hdmi_test _char/synthesize/synlog.tcl                                              
|            | I:/example_ziguang/demo/12_1_hdmi_test _char/synthesize/top.vm                                                  
|            | I:/example_ziguang/demo/12_1_hdmi_test _char/synthesize/synplify.scf                                            
|            | I:/example_ziguang/demo/12_1_hdmi_test _char/synthesize/synplify.lcf                                            
|            | I:/example_ziguang/demo/12_1_hdmi_test _char/synthesize/synplify.log                                            
+-------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -synplify_pro -include_path "I:/example_ziguang/demo/12_1_hdmi_test _char" 
Peak memory: 149,209,088 bytes
Total CPU  time to synthesize completion : 3.484 sec
Total real time to synthesize completion : 31.000 sec
