
16_uart_rx_interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000260  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000390  08000398  00010398  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000390  08000390  00010398  2**0
                  CONTENTS
  4 .ARM          00000000  08000390  08000390  00010398  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000390  08000398  00010398  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000390  08000390  00010390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000394  08000394  00010394  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010398  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000398  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000398  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010398  2**0
                  CONTENTS, READONLY
 12 .debug_info   000008c4  00000000  00000000  000103c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000002f7  00000000  00000000  00010c85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000b8  00000000  00000000  00010f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000090  00000000  00000000  00011038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010c24  00000000  00000000  000110c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000dba  00000000  00000000  00021cec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00057259  00000000  00000000  00022aa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00079cff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000001d8  00000000  00000000  00079d50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000378 	.word	0x08000378

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000378 	.word	0x08000378

08000170 <main>:
#define GPIOCEN (1U<<4)
#define PIN13 (1U<<13)
#define SR_RXNE			(1U<<5)
char key;

int main(void){
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0

	RCC->APB2ENR |= GPIOCEN;
 8000174:	4b08      	ldr	r3, [pc, #32]	; (8000198 <main+0x28>)
 8000176:	699b      	ldr	r3, [r3, #24]
 8000178:	4a07      	ldr	r2, [pc, #28]	; (8000198 <main+0x28>)
 800017a:	f043 0310 	orr.w	r3, r3, #16
 800017e:	6193      	str	r3, [r2, #24]
	GPIOC->CRH = (((GPIOC->CRH &~(1U<<23))&~(1U<<22))|(1U<<21))&~(1U<<20);
 8000180:	4b06      	ldr	r3, [pc, #24]	; (800019c <main+0x2c>)
 8000182:	685b      	ldr	r3, [r3, #4]
 8000184:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000188:	4a04      	ldr	r2, [pc, #16]	; (800019c <main+0x2c>)
 800018a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800018e:	6053      	str	r3, [r2, #4]

	uart2_rxtx_interrupt_init();
 8000190:	f000 f852 	bl	8000238 <uart2_rxtx_interrupt_init>

	while(1){
 8000194:	e7fe      	b.n	8000194 <main+0x24>
 8000196:	bf00      	nop
 8000198:	40021000 	.word	0x40021000
 800019c:	40011000 	.word	0x40011000

080001a0 <USART2_callback>:
	}

}

static void USART2_callback(void){
 80001a0:	b480      	push	{r7}
 80001a2:	af00      	add	r7, sp, #0
	key = USART2->DR;
 80001a4:	4b0c      	ldr	r3, [pc, #48]	; (80001d8 <USART2_callback+0x38>)
 80001a6:	685b      	ldr	r3, [r3, #4]
 80001a8:	b2da      	uxtb	r2, r3
 80001aa:	4b0c      	ldr	r3, [pc, #48]	; (80001dc <USART2_callback+0x3c>)
 80001ac:	701a      	strb	r2, [r3, #0]
	if(key == '1'){
 80001ae:	4b0b      	ldr	r3, [pc, #44]	; (80001dc <USART2_callback+0x3c>)
 80001b0:	781b      	ldrb	r3, [r3, #0]
 80001b2:	2b31      	cmp	r3, #49	; 0x31
 80001b4:	d106      	bne.n	80001c4 <USART2_callback+0x24>
		GPIOC->ODR |= PIN13;
 80001b6:	4b0a      	ldr	r3, [pc, #40]	; (80001e0 <USART2_callback+0x40>)
 80001b8:	68db      	ldr	r3, [r3, #12]
 80001ba:	4a09      	ldr	r2, [pc, #36]	; (80001e0 <USART2_callback+0x40>)
 80001bc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80001c0:	60d3      	str	r3, [r2, #12]
	}else{
		GPIOC->ODR &= ~PIN13;
	}
}
 80001c2:	e005      	b.n	80001d0 <USART2_callback+0x30>
		GPIOC->ODR &= ~PIN13;
 80001c4:	4b06      	ldr	r3, [pc, #24]	; (80001e0 <USART2_callback+0x40>)
 80001c6:	68db      	ldr	r3, [r3, #12]
 80001c8:	4a05      	ldr	r2, [pc, #20]	; (80001e0 <USART2_callback+0x40>)
 80001ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80001ce:	60d3      	str	r3, [r2, #12]
}
 80001d0:	bf00      	nop
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bc80      	pop	{r7}
 80001d6:	4770      	bx	lr
 80001d8:	40004400 	.word	0x40004400
 80001dc:	2000001c 	.word	0x2000001c
 80001e0:	40011000 	.word	0x40011000

080001e4 <USART2_IRQHandler>:

void USART2_IRQHandler(void){
 80001e4:	b580      	push	{r7, lr}
 80001e6:	af00      	add	r7, sp, #0
	if(USART2->SR & SR_RXNE){
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <USART2_IRQHandler+0x18>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	f003 0320 	and.w	r3, r3, #32
 80001f0:	2b00      	cmp	r3, #0
 80001f2:	d001      	beq.n	80001f8 <USART2_IRQHandler+0x14>
		USART2_callback();
 80001f4:	f7ff ffd4 	bl	80001a0 <USART2_callback>
	}
}
 80001f8:	bf00      	nop
 80001fa:	bd80      	pop	{r7, pc}
 80001fc:	40004400 	.word	0x40004400

08000200 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000200:	b480      	push	{r7}
 8000202:	b083      	sub	sp, #12
 8000204:	af00      	add	r7, sp, #0
 8000206:	4603      	mov	r3, r0
 8000208:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800020a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800020e:	2b00      	cmp	r3, #0
 8000210:	db0b      	blt.n	800022a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000212:	79fb      	ldrb	r3, [r7, #7]
 8000214:	f003 021f 	and.w	r2, r3, #31
 8000218:	4906      	ldr	r1, [pc, #24]	; (8000234 <__NVIC_EnableIRQ+0x34>)
 800021a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800021e:	095b      	lsrs	r3, r3, #5
 8000220:	2001      	movs	r0, #1
 8000222:	fa00 f202 	lsl.w	r2, r0, r2
 8000226:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800022a:	bf00      	nop
 800022c:	370c      	adds	r7, #12
 800022e:	46bd      	mov	sp, r7
 8000230:	bc80      	pop	{r7}
 8000232:	4770      	bx	lr
 8000234:	e000e100 	.word	0xe000e100

08000238 <uart2_rxtx_interrupt_init>:
	uart_set_baudrate(USART2, APB1_CLK, UART_BAUDRATE);
	//configure transfer direction
	USART2->CR1 = CR1_UE | CR1_TE | CR1_RE; // Transmitter enable, Enable USART
}

void uart2_rxtx_interrupt_init(void){
 8000238:	b580      	push	{r7, lr}
 800023a:	af00      	add	r7, sp, #0
	//Config uart gpio pin
	//1.Enable clock access to gpio C
	RCC->APB2ENR |= GPIOAEN; // clock enabled
 800023c:	4b11      	ldr	r3, [pc, #68]	; (8000284 <uart2_rxtx_interrupt_init+0x4c>)
 800023e:	699b      	ldr	r3, [r3, #24]
 8000240:	4a10      	ldr	r2, [pc, #64]	; (8000284 <uart2_rxtx_interrupt_init+0x4c>)
 8000242:	f043 0304 	orr.w	r3, r3, #4
 8000246:	6193      	str	r3, [r2, #24]

	//2.Set PA2 mode to alternate function mode
	GPIOA->CRL = (((GPIOA->CRL |(1U<<9)|(1U<<8)|(1U<<11))&~(1U<<10))|(1U<<13)|(1U<<12)|(1U<<15))&~(1U<<14); //output 50 mhz max
 8000248:	4b0f      	ldr	r3, [pc, #60]	; (8000288 <uart2_rxtx_interrupt_init+0x50>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000250:	4a0d      	ldr	r2, [pc, #52]	; (8000288 <uart2_rxtx_interrupt_init+0x50>)
 8000252:	f443 433b 	orr.w	r3, r3, #47872	; 0xbb00
 8000256:	6013      	str	r3, [r2, #0]
	//1.Set PA3 mode to alternative function
	//GPIOA->CRL = (GPIOA->CRL |(1U<<13)|(1U<<12)|(1U<<15))&~(1U<<14);

	//Config uart module
	//enable clock access to uart2
	RCC->APB1ENR |= USART2EN;
 8000258:	4b0a      	ldr	r3, [pc, #40]	; (8000284 <uart2_rxtx_interrupt_init+0x4c>)
 800025a:	69db      	ldr	r3, [r3, #28]
 800025c:	4a09      	ldr	r2, [pc, #36]	; (8000284 <uart2_rxtx_interrupt_init+0x4c>)
 800025e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000262:	61d3      	str	r3, [r2, #28]
	//Configure uart boudrate
	uart_set_baudrate(USART2, APB1_CLK, UART_BAUDRATE);
 8000264:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000268:	4908      	ldr	r1, [pc, #32]	; (800028c <uart2_rxtx_interrupt_init+0x54>)
 800026a:	4809      	ldr	r0, [pc, #36]	; (8000290 <uart2_rxtx_interrupt_init+0x58>)
 800026c:	f000 f812 	bl	8000294 <uart_set_baudrate>
	//Enable USART2 Interrupt in NVIC
	NVIC_EnableIRQ(USART2_IRQn);
 8000270:	2026      	movs	r0, #38	; 0x26
 8000272:	f7ff ffc5 	bl	8000200 <__NVIC_EnableIRQ>
	//configure transfer direction
	USART2->CR1 = CR1_RXNEIE | CR1_UE | CR1_TE | CR1_RE; // Transmitter enable, Enable USART
 8000276:	4b06      	ldr	r3, [pc, #24]	; (8000290 <uart2_rxtx_interrupt_init+0x58>)
 8000278:	f242 022c 	movw	r2, #8236	; 0x202c
 800027c:	60da      	str	r2, [r3, #12]
}
 800027e:	bf00      	nop
 8000280:	bd80      	pop	{r7, pc}
 8000282:	bf00      	nop
 8000284:	40021000 	.word	0x40021000
 8000288:	40010800 	.word	0x40010800
 800028c:	007a1200 	.word	0x007a1200
 8000290:	40004400 	.word	0x40004400

08000294 <uart_set_baudrate>:
char uart2_read(void){
	while(!(USART2->SR & SR_RXNE));
	return USART2->DR;
}

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BoudRate){
 8000294:	b580      	push	{r7, lr}
 8000296:	b084      	sub	sp, #16
 8000298:	af00      	add	r7, sp, #0
 800029a:	60f8      	str	r0, [r7, #12]
 800029c:	60b9      	str	r1, [r7, #8]
 800029e:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_div(PeriphClk, BoudRate);
 80002a0:	6879      	ldr	r1, [r7, #4]
 80002a2:	68b8      	ldr	r0, [r7, #8]
 80002a4:	f000 f808 	bl	80002b8 <compute_uart_div>
 80002a8:	4603      	mov	r3, r0
 80002aa:	461a      	mov	r2, r3
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	609a      	str	r2, [r3, #8]
}
 80002b0:	bf00      	nop
 80002b2:	3710      	adds	r7, #16
 80002b4:	46bd      	mov	sp, r7
 80002b6:	bd80      	pop	{r7, pc}

080002b8 <compute_uart_div>:

static uint16_t compute_uart_div(uint32_t PeriphClk, uint32_t BaudRate){
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
 80002c0:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 80002c2:	683b      	ldr	r3, [r7, #0]
 80002c4:	085a      	lsrs	r2, r3, #1
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	441a      	add	r2, r3
 80002ca:	683b      	ldr	r3, [r7, #0]
 80002cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80002d0:	b29b      	uxth	r3, r3
}
 80002d2:	4618      	mov	r0, r3
 80002d4:	370c      	adds	r7, #12
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bc80      	pop	{r7}
 80002da:	4770      	bx	lr

080002dc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002dc:	480d      	ldr	r0, [pc, #52]	; (8000314 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002de:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002e0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002e4:	480c      	ldr	r0, [pc, #48]	; (8000318 <LoopForever+0x6>)
  ldr r1, =_edata
 80002e6:	490d      	ldr	r1, [pc, #52]	; (800031c <LoopForever+0xa>)
  ldr r2, =_sidata
 80002e8:	4a0d      	ldr	r2, [pc, #52]	; (8000320 <LoopForever+0xe>)
  movs r3, #0
 80002ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002ec:	e002      	b.n	80002f4 <LoopCopyDataInit>

080002ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002f2:	3304      	adds	r3, #4

080002f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002f8:	d3f9      	bcc.n	80002ee <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002fa:	4a0a      	ldr	r2, [pc, #40]	; (8000324 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002fc:	4c0a      	ldr	r4, [pc, #40]	; (8000328 <LoopForever+0x16>)
  movs r3, #0
 80002fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000300:	e001      	b.n	8000306 <LoopFillZerobss>

08000302 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000302:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000304:	3204      	adds	r2, #4

08000306 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000306:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000308:	d3fb      	bcc.n	8000302 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800030a:	f000 f811 	bl	8000330 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800030e:	f7ff ff2f 	bl	8000170 <main>

08000312 <LoopForever>:

LoopForever:
    b LoopForever
 8000312:	e7fe      	b.n	8000312 <LoopForever>
  ldr   r0, =_estack
 8000314:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000318:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800031c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000320:	08000398 	.word	0x08000398
  ldr r2, =_sbss
 8000324:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000328:	20000020 	.word	0x20000020

0800032c <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800032c:	e7fe      	b.n	800032c <ADC1_2_IRQHandler>
	...

08000330 <__libc_init_array>:
 8000330:	b570      	push	{r4, r5, r6, lr}
 8000332:	2600      	movs	r6, #0
 8000334:	4d0c      	ldr	r5, [pc, #48]	; (8000368 <__libc_init_array+0x38>)
 8000336:	4c0d      	ldr	r4, [pc, #52]	; (800036c <__libc_init_array+0x3c>)
 8000338:	1b64      	subs	r4, r4, r5
 800033a:	10a4      	asrs	r4, r4, #2
 800033c:	42a6      	cmp	r6, r4
 800033e:	d109      	bne.n	8000354 <__libc_init_array+0x24>
 8000340:	f000 f81a 	bl	8000378 <_init>
 8000344:	2600      	movs	r6, #0
 8000346:	4d0a      	ldr	r5, [pc, #40]	; (8000370 <__libc_init_array+0x40>)
 8000348:	4c0a      	ldr	r4, [pc, #40]	; (8000374 <__libc_init_array+0x44>)
 800034a:	1b64      	subs	r4, r4, r5
 800034c:	10a4      	asrs	r4, r4, #2
 800034e:	42a6      	cmp	r6, r4
 8000350:	d105      	bne.n	800035e <__libc_init_array+0x2e>
 8000352:	bd70      	pop	{r4, r5, r6, pc}
 8000354:	f855 3b04 	ldr.w	r3, [r5], #4
 8000358:	4798      	blx	r3
 800035a:	3601      	adds	r6, #1
 800035c:	e7ee      	b.n	800033c <__libc_init_array+0xc>
 800035e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000362:	4798      	blx	r3
 8000364:	3601      	adds	r6, #1
 8000366:	e7f2      	b.n	800034e <__libc_init_array+0x1e>
 8000368:	08000390 	.word	0x08000390
 800036c:	08000390 	.word	0x08000390
 8000370:	08000390 	.word	0x08000390
 8000374:	08000394 	.word	0x08000394

08000378 <_init>:
 8000378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800037a:	bf00      	nop
 800037c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800037e:	bc08      	pop	{r3}
 8000380:	469e      	mov	lr, r3
 8000382:	4770      	bx	lr

08000384 <_fini>:
 8000384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000386:	bf00      	nop
 8000388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800038a:	bc08      	pop	{r3}
 800038c:	469e      	mov	lr, r3
 800038e:	4770      	bx	lr
