Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Apr 18 13:59:29 2022
| Host         : madhav running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file timing.postsynth.rpt -nworst 4
| Design       : fpga_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.981      -57.717                     12                39128        0.014        0.000                      0                39128        1.100        0.000                       0                 13306  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 6.250}        12.500          80.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0       -8.981      -57.717                     12                39128        0.014        0.000                      0                39128        5.482        0.000                       0                 13302  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929                clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000               clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -8.981ns,  Total Violation      -57.717ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.981ns  (required time - arrival time)
  Source:                 ahir_inst/testConfigure_instance/x__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.303ns  (logic 15.771ns (74.031%)  route 5.532ns (25.969%))
  Logic Levels:           38  (CARRY4=24 DSP48E1=5 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 10.351 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.657ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.416    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.216    -3.800 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.334    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.241 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, unplaced)     0.584    -2.657    ahir_inst/testConfigure_instance/clk_out1
                         DSP48E1                                      r  ahir_inst/testConfigure_instance/x__12/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.344 r  ahir_inst/testConfigure_instance/x__12/PCOUT[47]
                         net (fo=1, unplaced)         0.050     0.394    ahir_inst/testConfigure_instance/x__12_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.613 r  ahir_inst/testConfigure_instance/x__13/PCOUT[47]
                         net (fo=1, unplaced)         0.000     1.613    ahir_inst/testConfigure_instance/x__13_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     2.690 r  ahir_inst/testConfigure_instance/x__14/P[16]
                         net (fo=1, unplaced)         0.466     3.155    ahir_inst/testConfigure_instance/p_3_in[33]
                         LUT1 (Prop_lut1_I0_O)        0.043     3.198 r  ahir_inst/testConfigure_instance/x__15_i_25/O
                         net (fo=1, unplaced)         0.000     3.198    ahir_inst/testConfigure_instance/x__15_i_25_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.322 r  ahir_inst/testConfigure_instance/x__15_i_5/O[0]
                         net (fo=2, unplaced)         0.466     3.788    ahir_inst/testConfigure_instance/x__15_i_5_n_7
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.960     6.748 r  ahir_inst/testConfigure_instance/x__17/PCOUT[47]
                         net (fo=1, unplaced)         0.050     6.798    ahir_inst/testConfigure_instance/x__17_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     7.875 r  ahir_inst/testConfigure_instance/x__18/P[2]
                         net (fo=3, unplaced)         0.466     8.341    ahir_inst/testConfigure_instance/p_5_in[36]
                         LUT3 (Prop_lut3_I0_O)        0.043     8.384 r  ahir_inst/testConfigure_instance/x__21_i_37/O
                         net (fo=1, unplaced)         0.497     8.881    ahir_inst/testConfigure_instance/x__21_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     9.131 r  ahir_inst/testConfigure_instance/x__21_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     9.131    ahir_inst/testConfigure_instance/x__21_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.184 r  ahir_inst/testConfigure_instance/x__21_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     9.184    ahir_inst/testConfigure_instance/x__21_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.237 r  ahir_inst/testConfigure_instance/x__21_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.237    ahir_inst/testConfigure_instance/x__21_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     9.356 r  ahir_inst/testConfigure_instance/x__21_i_2/O[2]
                         net (fo=1, unplaced)         0.270     9.626    ahir_inst/testConfigure_instance/x__21_i_2_n_5
                         LUT1 (Prop_lut1_I0_O)        0.127     9.753 r  ahir_inst/testConfigure_instance/x__21_i_10/O
                         net (fo=1, unplaced)         0.000     9.753    ahir_inst/testConfigure_instance/x__21_i_10_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.877 r  ahir_inst/testConfigure_instance/x__21_i_1/O[0]
                         net (fo=2, unplaced)         0.466    10.342    ahir_inst/testConfigure_instance/x__21_i_1_n_7
                         DSP48E1 (Prop_dsp48e1_A[16]_P[2])
                                                      2.818    13.160 r  ahir_inst/testConfigure_instance/x__24/P[2]
                         net (fo=3, unplaced)         0.466    13.626    ahir_inst/testConfigure_instance/x__24_n_103
                         LUT3 (Prop_lut3_I1_O)        0.043    13.669 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_91/O
                         net (fo=1, unplaced)         0.497    14.166    ahir_inst/testConfigure_instance/noBypass.ack1_i_91_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    14.416 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61/CO[3]
                         net (fo=1, unplaced)         0.000    14.416    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.469 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000    14.469    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.522 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, unplaced)         0.000    14.522    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155    14.677 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0/O[3]
                         net (fo=1, unplaced)         0.494    15.171    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0_n_4
                         LUT2 (Prop_lut2_I1_O)        0.120    15.291 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_55__2/O
                         net (fo=1, unplaced)         0.000    15.291    ahir_inst/testConfigure_instance/noBypass.ack1_i_55__2_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.558 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_32__0/CO[3]
                         net (fo=1, unplaced)         0.007    15.565    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_32__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.618 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4/CO[3]
                         net (fo=1, unplaced)         0.000    15.618    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155    15.773 f  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0/O[3]
                         net (fo=5, unplaced)         0.522    16.295    ahir_inst_n_182
                         LUT2 (Prop_lut2_I1_O)        0.120    16.415 r  noBypass.ack1_i_79__0/O
                         net (fo=1, unplaced)         0.000    16.415    noBypass.ack1_i_79__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.682 r  noBypass.ack1_reg_i_53/CO[3]
                         net (fo=1, unplaced)         0.000    16.682    noBypass.ack1_reg_i_53_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.735 r  noBypass.ack1_reg_i_39/CO[3]
                         net (fo=1, unplaced)         0.000    16.735    noBypass.ack1_reg_i_39_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.788 r  noBypass.ack1_reg_i_27/CO[3]
                         net (fo=1, unplaced)         0.000    16.788    noBypass.ack1_reg_i_27_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.841 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    16.841    noBypass.ack1_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125    16.966 r  noBypass.ack1_reg_i_12/CO[2]
                         net (fo=31, unplaced)        0.340    17.306    testConfigure_instance/umax7_7891
                         LUT5 (Prop_lut5_I2_O)        0.128    17.434 f  noBypass.ack1_i_62/O
                         net (fo=1, unplaced)         0.270    17.704    noBypass.ack1_i_62_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043    17.747 r  noBypass.ack1_i_46/O
                         net (fo=1, unplaced)         0.000    17.747    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/x__22[0]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.014 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1/CO[3]
                         net (fo=1, unplaced)         0.007    18.021    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.074 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3/CO[3]
                         net (fo=1, unplaced)         0.000    18.074    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.127 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1/CO[3]
                         net (fo=1, unplaced)         0.000    18.127    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.180 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    18.180    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.233 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, unplaced)         0.000    18.233    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.089    18.322 f  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_2__7/CO[1]
                         net (fo=2, unplaced)         0.200    18.522    ahir_inst/testConfigure_instance/data_path.ApIntAdd_group_60.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.124    18.646 r  ahir_inst/testConfigure_instance/data_path.ApIntAdd_group_60.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack0_i_1__13/O
                         net (fo=1, unplaced)         0.000    18.646    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/CapEqOne.non_zero_reg_0
                         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.674    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     9.387 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.442     9.829    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.912 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, unplaced)     0.439    10.351    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/clk_out1
                         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.654     9.698    
                         clock uncertainty           -0.069     9.629    
                         FDRE (Setup_fdre_C_D)        0.036     9.665    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                         -18.646    
  -------------------------------------------------------------------
                         slack                                 -8.981    

Slack (VIOLATED) :        -8.981ns  (required time - arrival time)
  Source:                 ahir_inst/testConfigure_instance/x__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.303ns  (logic 15.771ns (74.031%)  route 5.532ns (25.969%))
  Logic Levels:           38  (CARRY4=24 DSP48E1=5 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 10.351 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.657ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.416    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.216    -3.800 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.334    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.241 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, unplaced)     0.584    -2.657    ahir_inst/testConfigure_instance/clk_out1
                         DSP48E1                                      r  ahir_inst/testConfigure_instance/x__12/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.344 r  ahir_inst/testConfigure_instance/x__12/PCOUT[47]
                         net (fo=1, unplaced)         0.050     0.394    ahir_inst/testConfigure_instance/x__12_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.613 r  ahir_inst/testConfigure_instance/x__13/PCOUT[47]
                         net (fo=1, unplaced)         0.000     1.613    ahir_inst/testConfigure_instance/x__13_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     2.690 f  ahir_inst/testConfigure_instance/x__14/P[16]
                         net (fo=1, unplaced)         0.466     3.155    ahir_inst/testConfigure_instance/p_3_in[33]
                         LUT1 (Prop_lut1_I0_O)        0.043     3.198 f  ahir_inst/testConfigure_instance/x__15_i_25/O
                         net (fo=1, unplaced)         0.000     3.198    ahir_inst/testConfigure_instance/x__15_i_25_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.322 r  ahir_inst/testConfigure_instance/x__15_i_5/O[0]
                         net (fo=2, unplaced)         0.466     3.788    ahir_inst/testConfigure_instance/x__15_i_5_n_7
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.960     6.748 r  ahir_inst/testConfigure_instance/x__17/PCOUT[47]
                         net (fo=1, unplaced)         0.050     6.798    ahir_inst/testConfigure_instance/x__17_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     7.875 r  ahir_inst/testConfigure_instance/x__18/P[2]
                         net (fo=3, unplaced)         0.466     8.341    ahir_inst/testConfigure_instance/p_5_in[36]
                         LUT3 (Prop_lut3_I0_O)        0.043     8.384 r  ahir_inst/testConfigure_instance/x__21_i_37/O
                         net (fo=1, unplaced)         0.497     8.881    ahir_inst/testConfigure_instance/x__21_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     9.131 r  ahir_inst/testConfigure_instance/x__21_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     9.131    ahir_inst/testConfigure_instance/x__21_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.184 r  ahir_inst/testConfigure_instance/x__21_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     9.184    ahir_inst/testConfigure_instance/x__21_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.237 r  ahir_inst/testConfigure_instance/x__21_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.237    ahir_inst/testConfigure_instance/x__21_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     9.356 r  ahir_inst/testConfigure_instance/x__21_i_2/O[2]
                         net (fo=1, unplaced)         0.270     9.626    ahir_inst/testConfigure_instance/x__21_i_2_n_5
                         LUT1 (Prop_lut1_I0_O)        0.127     9.753 r  ahir_inst/testConfigure_instance/x__21_i_10/O
                         net (fo=1, unplaced)         0.000     9.753    ahir_inst/testConfigure_instance/x__21_i_10_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.877 r  ahir_inst/testConfigure_instance/x__21_i_1/O[0]
                         net (fo=2, unplaced)         0.466    10.342    ahir_inst/testConfigure_instance/x__21_i_1_n_7
                         DSP48E1 (Prop_dsp48e1_A[16]_P[2])
                                                      2.818    13.160 r  ahir_inst/testConfigure_instance/x__24/P[2]
                         net (fo=3, unplaced)         0.466    13.626    ahir_inst/testConfigure_instance/x__24_n_103
                         LUT3 (Prop_lut3_I1_O)        0.043    13.669 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_91/O
                         net (fo=1, unplaced)         0.497    14.166    ahir_inst/testConfigure_instance/noBypass.ack1_i_91_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    14.416 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61/CO[3]
                         net (fo=1, unplaced)         0.000    14.416    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.469 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000    14.469    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.522 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, unplaced)         0.000    14.522    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155    14.677 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0/O[3]
                         net (fo=1, unplaced)         0.494    15.171    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0_n_4
                         LUT2 (Prop_lut2_I1_O)        0.120    15.291 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_55__2/O
                         net (fo=1, unplaced)         0.000    15.291    ahir_inst/testConfigure_instance/noBypass.ack1_i_55__2_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.558 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_32__0/CO[3]
                         net (fo=1, unplaced)         0.007    15.565    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_32__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.618 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4/CO[3]
                         net (fo=1, unplaced)         0.000    15.618    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155    15.773 f  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0/O[3]
                         net (fo=5, unplaced)         0.522    16.295    ahir_inst_n_182
                         LUT2 (Prop_lut2_I1_O)        0.120    16.415 r  noBypass.ack1_i_79__0/O
                         net (fo=1, unplaced)         0.000    16.415    noBypass.ack1_i_79__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.682 r  noBypass.ack1_reg_i_53/CO[3]
                         net (fo=1, unplaced)         0.000    16.682    noBypass.ack1_reg_i_53_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.735 r  noBypass.ack1_reg_i_39/CO[3]
                         net (fo=1, unplaced)         0.000    16.735    noBypass.ack1_reg_i_39_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.788 r  noBypass.ack1_reg_i_27/CO[3]
                         net (fo=1, unplaced)         0.000    16.788    noBypass.ack1_reg_i_27_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.841 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    16.841    noBypass.ack1_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125    16.966 r  noBypass.ack1_reg_i_12/CO[2]
                         net (fo=31, unplaced)        0.340    17.306    testConfigure_instance/umax7_7891
                         LUT5 (Prop_lut5_I2_O)        0.128    17.434 f  noBypass.ack1_i_62/O
                         net (fo=1, unplaced)         0.270    17.704    noBypass.ack1_i_62_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043    17.747 r  noBypass.ack1_i_46/O
                         net (fo=1, unplaced)         0.000    17.747    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/x__22[0]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.014 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1/CO[3]
                         net (fo=1, unplaced)         0.007    18.021    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.074 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3/CO[3]
                         net (fo=1, unplaced)         0.000    18.074    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.127 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1/CO[3]
                         net (fo=1, unplaced)         0.000    18.127    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.180 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    18.180    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.233 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, unplaced)         0.000    18.233    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.089    18.322 f  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_2__7/CO[1]
                         net (fo=2, unplaced)         0.200    18.522    ahir_inst/testConfigure_instance/data_path.ApIntAdd_group_60.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.124    18.646 r  ahir_inst/testConfigure_instance/data_path.ApIntAdd_group_60.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack0_i_1__13/O
                         net (fo=1, unplaced)         0.000    18.646    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/CapEqOne.non_zero_reg_0
                         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.674    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     9.387 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.442     9.829    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.912 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, unplaced)     0.439    10.351    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/clk_out1
                         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.654     9.698    
                         clock uncertainty           -0.069     9.629    
                         FDRE (Setup_fdre_C_D)        0.036     9.665    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                         -18.646    
  -------------------------------------------------------------------
                         slack                                 -8.981    

Slack (VIOLATED) :        -8.981ns  (required time - arrival time)
  Source:                 ahir_inst/testConfigure_instance/x__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.303ns  (logic 15.771ns (74.031%)  route 5.532ns (25.969%))
  Logic Levels:           38  (CARRY4=24 DSP48E1=5 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 10.351 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.657ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.416    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.216    -3.800 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.334    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.241 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, unplaced)     0.584    -2.657    ahir_inst/testConfigure_instance/clk_out1
                         DSP48E1                                      r  ahir_inst/testConfigure_instance/x__12/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.344 r  ahir_inst/testConfigure_instance/x__12/PCOUT[47]
                         net (fo=1, unplaced)         0.050     0.394    ahir_inst/testConfigure_instance/x__12_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.613 r  ahir_inst/testConfigure_instance/x__13/PCOUT[47]
                         net (fo=1, unplaced)         0.000     1.613    ahir_inst/testConfigure_instance/x__13_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     2.690 r  ahir_inst/testConfigure_instance/x__14/P[16]
                         net (fo=1, unplaced)         0.466     3.155    ahir_inst/testConfigure_instance/p_3_in[33]
                         LUT1 (Prop_lut1_I0_O)        0.043     3.198 r  ahir_inst/testConfigure_instance/x__15_i_25/O
                         net (fo=1, unplaced)         0.000     3.198    ahir_inst/testConfigure_instance/x__15_i_25_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.322 f  ahir_inst/testConfigure_instance/x__15_i_5/O[0]
                         net (fo=2, unplaced)         0.466     3.788    ahir_inst/testConfigure_instance/x__15_i_5_n_7
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.960     6.748 r  ahir_inst/testConfigure_instance/x__17/PCOUT[47]
                         net (fo=1, unplaced)         0.050     6.798    ahir_inst/testConfigure_instance/x__17_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     7.875 r  ahir_inst/testConfigure_instance/x__18/P[2]
                         net (fo=3, unplaced)         0.466     8.341    ahir_inst/testConfigure_instance/p_5_in[36]
                         LUT3 (Prop_lut3_I0_O)        0.043     8.384 r  ahir_inst/testConfigure_instance/x__21_i_37/O
                         net (fo=1, unplaced)         0.497     8.881    ahir_inst/testConfigure_instance/x__21_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     9.131 r  ahir_inst/testConfigure_instance/x__21_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     9.131    ahir_inst/testConfigure_instance/x__21_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.184 r  ahir_inst/testConfigure_instance/x__21_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     9.184    ahir_inst/testConfigure_instance/x__21_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.237 r  ahir_inst/testConfigure_instance/x__21_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.237    ahir_inst/testConfigure_instance/x__21_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     9.356 r  ahir_inst/testConfigure_instance/x__21_i_2/O[2]
                         net (fo=1, unplaced)         0.270     9.626    ahir_inst/testConfigure_instance/x__21_i_2_n_5
                         LUT1 (Prop_lut1_I0_O)        0.127     9.753 r  ahir_inst/testConfigure_instance/x__21_i_10/O
                         net (fo=1, unplaced)         0.000     9.753    ahir_inst/testConfigure_instance/x__21_i_10_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.877 r  ahir_inst/testConfigure_instance/x__21_i_1/O[0]
                         net (fo=2, unplaced)         0.466    10.342    ahir_inst/testConfigure_instance/x__21_i_1_n_7
                         DSP48E1 (Prop_dsp48e1_A[16]_P[2])
                                                      2.818    13.160 r  ahir_inst/testConfigure_instance/x__24/P[2]
                         net (fo=3, unplaced)         0.466    13.626    ahir_inst/testConfigure_instance/x__24_n_103
                         LUT3 (Prop_lut3_I1_O)        0.043    13.669 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_91/O
                         net (fo=1, unplaced)         0.497    14.166    ahir_inst/testConfigure_instance/noBypass.ack1_i_91_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    14.416 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61/CO[3]
                         net (fo=1, unplaced)         0.000    14.416    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.469 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000    14.469    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.522 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, unplaced)         0.000    14.522    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155    14.677 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0/O[3]
                         net (fo=1, unplaced)         0.494    15.171    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0_n_4
                         LUT2 (Prop_lut2_I1_O)        0.120    15.291 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_55__2/O
                         net (fo=1, unplaced)         0.000    15.291    ahir_inst/testConfigure_instance/noBypass.ack1_i_55__2_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.558 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_32__0/CO[3]
                         net (fo=1, unplaced)         0.007    15.565    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_32__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.618 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4/CO[3]
                         net (fo=1, unplaced)         0.000    15.618    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155    15.773 f  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0/O[3]
                         net (fo=5, unplaced)         0.522    16.295    ahir_inst_n_182
                         LUT2 (Prop_lut2_I1_O)        0.120    16.415 r  noBypass.ack1_i_79__0/O
                         net (fo=1, unplaced)         0.000    16.415    noBypass.ack1_i_79__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.682 r  noBypass.ack1_reg_i_53/CO[3]
                         net (fo=1, unplaced)         0.000    16.682    noBypass.ack1_reg_i_53_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.735 r  noBypass.ack1_reg_i_39/CO[3]
                         net (fo=1, unplaced)         0.000    16.735    noBypass.ack1_reg_i_39_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.788 r  noBypass.ack1_reg_i_27/CO[3]
                         net (fo=1, unplaced)         0.000    16.788    noBypass.ack1_reg_i_27_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.841 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    16.841    noBypass.ack1_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125    16.966 r  noBypass.ack1_reg_i_12/CO[2]
                         net (fo=31, unplaced)        0.340    17.306    testConfigure_instance/umax7_7891
                         LUT5 (Prop_lut5_I2_O)        0.128    17.434 f  noBypass.ack1_i_62/O
                         net (fo=1, unplaced)         0.270    17.704    noBypass.ack1_i_62_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043    17.747 r  noBypass.ack1_i_46/O
                         net (fo=1, unplaced)         0.000    17.747    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/x__22[0]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.014 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1/CO[3]
                         net (fo=1, unplaced)         0.007    18.021    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.074 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3/CO[3]
                         net (fo=1, unplaced)         0.000    18.074    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.127 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1/CO[3]
                         net (fo=1, unplaced)         0.000    18.127    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.180 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    18.180    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.233 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, unplaced)         0.000    18.233    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.089    18.322 f  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_2__7/CO[1]
                         net (fo=2, unplaced)         0.200    18.522    ahir_inst/testConfigure_instance/data_path.ApIntAdd_group_60.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.124    18.646 r  ahir_inst/testConfigure_instance/data_path.ApIntAdd_group_60.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack0_i_1__13/O
                         net (fo=1, unplaced)         0.000    18.646    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/CapEqOne.non_zero_reg_0
                         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.674    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     9.387 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.442     9.829    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.912 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, unplaced)     0.439    10.351    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/clk_out1
                         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.654     9.698    
                         clock uncertainty           -0.069     9.629    
                         FDRE (Setup_fdre_C_D)        0.036     9.665    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                         -18.646    
  -------------------------------------------------------------------
                         slack                                 -8.981    

Slack (VIOLATED) :        -8.981ns  (required time - arrival time)
  Source:                 ahir_inst/testConfigure_instance/x__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.303ns  (logic 15.771ns (74.031%)  route 5.532ns (25.969%))
  Logic Levels:           38  (CARRY4=24 DSP48E1=5 LUT1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 10.351 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.657ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.416    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.216    -3.800 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.334    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.241 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, unplaced)     0.584    -2.657    ahir_inst/testConfigure_instance/clk_out1
                         DSP48E1                                      r  ahir_inst/testConfigure_instance/x__12/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.344 r  ahir_inst/testConfigure_instance/x__12/PCOUT[47]
                         net (fo=1, unplaced)         0.050     0.394    ahir_inst/testConfigure_instance/x__12_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.613 r  ahir_inst/testConfigure_instance/x__13/PCOUT[47]
                         net (fo=1, unplaced)         0.000     1.613    ahir_inst/testConfigure_instance/x__13_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     2.690 f  ahir_inst/testConfigure_instance/x__14/P[16]
                         net (fo=1, unplaced)         0.466     3.155    ahir_inst/testConfigure_instance/p_3_in[33]
                         LUT1 (Prop_lut1_I0_O)        0.043     3.198 f  ahir_inst/testConfigure_instance/x__15_i_25/O
                         net (fo=1, unplaced)         0.000     3.198    ahir_inst/testConfigure_instance/x__15_i_25_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.322 f  ahir_inst/testConfigure_instance/x__15_i_5/O[0]
                         net (fo=2, unplaced)         0.466     3.788    ahir_inst/testConfigure_instance/x__15_i_5_n_7
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.960     6.748 r  ahir_inst/testConfigure_instance/x__17/PCOUT[47]
                         net (fo=1, unplaced)         0.050     6.798    ahir_inst/testConfigure_instance/x__17_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     7.875 r  ahir_inst/testConfigure_instance/x__18/P[2]
                         net (fo=3, unplaced)         0.466     8.341    ahir_inst/testConfigure_instance/p_5_in[36]
                         LUT3 (Prop_lut3_I0_O)        0.043     8.384 r  ahir_inst/testConfigure_instance/x__21_i_37/O
                         net (fo=1, unplaced)         0.497     8.881    ahir_inst/testConfigure_instance/x__21_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     9.131 r  ahir_inst/testConfigure_instance/x__21_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     9.131    ahir_inst/testConfigure_instance/x__21_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.184 r  ahir_inst/testConfigure_instance/x__21_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     9.184    ahir_inst/testConfigure_instance/x__21_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.237 r  ahir_inst/testConfigure_instance/x__21_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.237    ahir_inst/testConfigure_instance/x__21_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     9.356 r  ahir_inst/testConfigure_instance/x__21_i_2/O[2]
                         net (fo=1, unplaced)         0.270     9.626    ahir_inst/testConfigure_instance/x__21_i_2_n_5
                         LUT1 (Prop_lut1_I0_O)        0.127     9.753 r  ahir_inst/testConfigure_instance/x__21_i_10/O
                         net (fo=1, unplaced)         0.000     9.753    ahir_inst/testConfigure_instance/x__21_i_10_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.877 r  ahir_inst/testConfigure_instance/x__21_i_1/O[0]
                         net (fo=2, unplaced)         0.466    10.342    ahir_inst/testConfigure_instance/x__21_i_1_n_7
                         DSP48E1 (Prop_dsp48e1_A[16]_P[2])
                                                      2.818    13.160 r  ahir_inst/testConfigure_instance/x__24/P[2]
                         net (fo=3, unplaced)         0.466    13.626    ahir_inst/testConfigure_instance/x__24_n_103
                         LUT3 (Prop_lut3_I1_O)        0.043    13.669 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_91/O
                         net (fo=1, unplaced)         0.497    14.166    ahir_inst/testConfigure_instance/noBypass.ack1_i_91_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    14.416 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61/CO[3]
                         net (fo=1, unplaced)         0.000    14.416    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_61_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.469 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000    14.469    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.522 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, unplaced)         0.000    14.522    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_51_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155    14.677 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0/O[3]
                         net (fo=1, unplaced)         0.494    15.171    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_75__0_n_4
                         LUT2 (Prop_lut2_I1_O)        0.120    15.291 r  ahir_inst/testConfigure_instance/noBypass.ack1_i_55__2/O
                         net (fo=1, unplaced)         0.000    15.291    ahir_inst/testConfigure_instance/noBypass.ack1_i_55__2_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.558 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_32__0/CO[3]
                         net (fo=1, unplaced)         0.007    15.565    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_32__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.618 r  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4/CO[3]
                         net (fo=1, unplaced)         0.000    15.618    ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_21__4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155    15.773 f  ahir_inst/testConfigure_instance/noBypass.ack1_reg_i_13__0/O[3]
                         net (fo=5, unplaced)         0.522    16.295    ahir_inst_n_182
                         LUT2 (Prop_lut2_I1_O)        0.120    16.415 r  noBypass.ack1_i_79__0/O
                         net (fo=1, unplaced)         0.000    16.415    noBypass.ack1_i_79__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.682 r  noBypass.ack1_reg_i_53/CO[3]
                         net (fo=1, unplaced)         0.000    16.682    noBypass.ack1_reg_i_53_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.735 r  noBypass.ack1_reg_i_39/CO[3]
                         net (fo=1, unplaced)         0.000    16.735    noBypass.ack1_reg_i_39_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.788 r  noBypass.ack1_reg_i_27/CO[3]
                         net (fo=1, unplaced)         0.000    16.788    noBypass.ack1_reg_i_27_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.841 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    16.841    noBypass.ack1_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125    16.966 r  noBypass.ack1_reg_i_12/CO[2]
                         net (fo=31, unplaced)        0.340    17.306    testConfigure_instance/umax7_7891
                         LUT5 (Prop_lut5_I2_O)        0.128    17.434 f  noBypass.ack1_i_62/O
                         net (fo=1, unplaced)         0.270    17.704    noBypass.ack1_i_62_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043    17.747 r  noBypass.ack1_i_46/O
                         net (fo=1, unplaced)         0.000    17.747    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/x__22[0]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.014 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1/CO[3]
                         net (fo=1, unplaced)         0.007    18.021    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_32__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.074 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3/CO[3]
                         net (fo=1, unplaced)         0.000    18.074    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_22__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.127 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1/CO[3]
                         net (fo=1, unplaced)         0.000    18.127    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_13__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.180 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    18.180    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.233 r  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, unplaced)         0.000    18.233    ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_4__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.089    18.322 f  ahir_inst/testConfigure_instance/data_path.phi_stmt_792.phi/noBypass.ack1_reg_i_2__7/CO[1]
                         net (fo=2, unplaced)         0.200    18.522    ahir_inst/testConfigure_instance/data_path.ApIntAdd_group_60.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.124    18.646 r  ahir_inst/testConfigure_instance/data_path.ApIntAdd_group_60.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.ack0_i_1__13/O
                         net (fo=1, unplaced)         0.000    18.646    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/CapEqOne.non_zero_reg_0
                         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    13.674    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     9.387 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.442     9.829    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083     9.912 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, unplaced)     0.439    10.351    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/clk_out1
                         FDRE                                         r  ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.654     9.698    
                         clock uncertainty           -0.069     9.629    
                         FDRE (Setup_fdre_C_D)        0.036     9.665    ahir_inst/testConfigure_instance/data_path.if_stmt_955_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                         -18.646    
  -------------------------------------------------------------------
                         slack                                 -8.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.162ns (70.302%)  route 0.068ns (29.698%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.481    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.786    -1.304 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.074    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.048 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, unplaced)     0.114    -0.934    uart_inst/uart_inst/baseInst/bg/clk_out1
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100    -0.834 r  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/Q
                         net (fo=4, unplaced)         0.068    -0.765    uart_inst/uart_inst/baseInst/bg/counter_reg_n_0_[12]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062    -0.703 r  uart_inst/uart_inst/baseInst/bg/_inferred__1/i__carry__2/O[1]
                         net (fo=1, unplaced)         0.000    -0.703    uart_inst/uart_inst/baseInst/bg/counter[13]
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.705    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.090    -1.385 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.142    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.112 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, unplaced)     0.259    -0.853    uart_inst/uart_inst/baseInst/bg/clk_out1
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/C
                         clock pessimism              0.065    -0.789    
                         FDRE (Hold_fdre_C_D)         0.071    -0.718    uart_inst/uart_inst/baseInst/bg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.162ns (70.302%)  route 0.068ns (29.698%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.481    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.786    -1.304 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.074    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.048 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, unplaced)     0.114    -0.934    uart_inst/uart_inst/baseInst/bg/clk_out1
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100    -0.834 f  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/Q
                         net (fo=4, unplaced)         0.068    -0.765    uart_inst/uart_inst/baseInst/bg/counter_reg_n_0_[12]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062    -0.703 r  uart_inst/uart_inst/baseInst/bg/_inferred__1/i__carry__2/O[1]
                         net (fo=1, unplaced)         0.000    -0.703    uart_inst/uart_inst/baseInst/bg/counter[13]
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.705    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.090    -1.385 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.142    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.112 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, unplaced)     0.259    -0.853    uart_inst/uart_inst/baseInst/bg/clk_out1
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/C
                         clock pessimism              0.065    -0.789    
                         FDRE (Hold_fdre_C_D)         0.071    -0.718    uart_inst/uart_inst/baseInst/bg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.162ns (70.302%)  route 0.068ns (29.698%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.481    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.786    -1.304 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.074    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.048 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, unplaced)     0.114    -0.934    uart_inst/uart_inst/baseInst/bg/clk_out1
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100    -0.834 r  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/Q
                         net (fo=4, unplaced)         0.068    -0.765    uart_inst/uart_inst/baseInst/bg/counter_reg_n_0_[12]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062    -0.703 f  uart_inst/uart_inst/baseInst/bg/_inferred__1/i__carry__2/O[1]
                         net (fo=1, unplaced)         0.000    -0.703    uart_inst/uart_inst/baseInst/bg/counter[13]
                         FDRE                                         f  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.705    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.090    -1.385 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.142    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.112 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, unplaced)     0.259    -0.853    uart_inst/uart_inst/baseInst/bg/clk_out1
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/C
                         clock pessimism              0.065    -0.789    
                         FDRE (Hold_fdre_C_D)         0.071    -0.718    uart_inst/uart_inst/baseInst/bg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.162ns (70.302%)  route 0.068ns (29.698%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.481    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.786    -1.304 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -1.074    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.048 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, unplaced)     0.114    -0.934    uart_inst/uart_inst/baseInst/bg/clk_out1
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100    -0.834 f  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/Q
                         net (fo=4, unplaced)         0.068    -0.765    uart_inst/uart_inst/baseInst/bg/counter_reg_n_0_[12]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062    -0.703 f  uart_inst/uart_inst/baseInst/bg/_inferred__1/i__carry__2/O[1]
                         net (fo=1, unplaced)         0.000    -0.703    uart_inst/uart_inst/baseInst/bg/counter[13]
                         FDRE                                         f  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.705    clocking/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.090    -1.385 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.142    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.112 r  clocking/inst/clkout1_buf/O
                         net (fo=13344, unplaced)     0.259    -0.853    uart_inst/uart_inst/baseInst/bg/clk_out1
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/C
                         clock pessimism              0.065    -0.789    
                         FDRE (Hold_fdre_C_D)         0.071    -0.718    uart_inst/uart_inst/baseInst/bg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         12.500      9.728                ahir_inst/convTransposeB_instance/data_path.type_cast_1886_inst_block.type_cast_1886_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860              clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         6.250       5.482                ahir_inst/MemorySpace_memory_space_6/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.250       5.482                ahir_inst/MemorySpace_memory_space_6/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592                clocking/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       5.000       95.000               clocking/inst/mmcm_adv_inst/CLKFBIN



