// Seed: 3633094155
module module_0 (
    output wand id_0,
    output wand id_1,
    output tri  id_2,
    input  tri  id_3
);
  wire id_5;
  always @(posedge 1) id_2 = !id_3;
  wire id_6 = id_5;
  assign id_2 = 1;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output logic id_3
    , id_8,
    output tri id_4,
    output wor id_5,
    input tri1 id_6
);
  always @(posedge id_2 == {id_0 == id_1, {id_8}}) begin
    id_3 <= 1;
  end
  assign id_5 = id_0 != 1;
  module_0(
      id_5, id_5, id_5, id_0
  );
endmodule
