=====
SETUP
0.438
17.271
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.344
7.914
u_v9958/u_command/u_cache/n39_s0
7.914
7.949
u_v9958/u_command/u_cache/n40_s0
7.949
7.984
u_v9958/u_command/u_cache/n41_s0
7.984
8.020
u_v9958/u_command/u_cache/n42_s0
8.020
8.055
u_v9958/u_command/u_cache/n43_s0
8.055
8.090
u_v9958/u_command/u_cache/n44_s0
8.090
8.125
u_v9958/u_command/u_cache/n45_s0
8.125
8.160
u_v9958/u_command/u_cache/n46_s0
8.160
8.196
u_v9958/u_command/u_cache/n47_s0
8.196
8.231
u_v9958/u_command/u_cache/n48_s0
8.231
8.266
u_v9958/u_command/u_cache/n49_s0
8.266
8.301
u_v9958/u_command/u_cache/n50_s0
8.301
8.336
u_v9958/u_command/u_cache/n51_s0
8.336
8.372
u_v9958/u_command/u_cache/n52_s0
8.372
8.407
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.574
10.091
u_v9958/u_command/u_cache/n6693_s12
12.524
13.041
u_v9958/u_command/u_cache/n6693_s10
14.421
14.883
u_v9958/u_command/u_cache/n6693_s5
14.884
15.439
u_v9958/u_command/u_cache/n6693_s3
16.366
16.915
u_v9958/u_command/u_cache/ff_priority_0_s1
17.271
=====
SETUP
0.438
17.271
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.344
7.914
u_v9958/u_command/u_cache/n39_s0
7.914
7.949
u_v9958/u_command/u_cache/n40_s0
7.949
7.984
u_v9958/u_command/u_cache/n41_s0
7.984
8.020
u_v9958/u_command/u_cache/n42_s0
8.020
8.055
u_v9958/u_command/u_cache/n43_s0
8.055
8.090
u_v9958/u_command/u_cache/n44_s0
8.090
8.125
u_v9958/u_command/u_cache/n45_s0
8.125
8.160
u_v9958/u_command/u_cache/n46_s0
8.160
8.196
u_v9958/u_command/u_cache/n47_s0
8.196
8.231
u_v9958/u_command/u_cache/n48_s0
8.231
8.266
u_v9958/u_command/u_cache/n49_s0
8.266
8.301
u_v9958/u_command/u_cache/n50_s0
8.301
8.336
u_v9958/u_command/u_cache/n51_s0
8.336
8.372
u_v9958/u_command/u_cache/n52_s0
8.372
8.407
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.574
10.091
u_v9958/u_command/u_cache/n6693_s12
12.524
13.041
u_v9958/u_command/u_cache/n6693_s10
14.421
14.883
u_v9958/u_command/u_cache/n6693_s5
14.884
15.439
u_v9958/u_command/u_cache/n6693_s3
16.366
16.915
u_v9958/u_command/u_cache/ff_priority_1_s1
17.271
=====
SETUP
0.744
16.965
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_command/w_next_0_s3
7.221
7.674
u_v9958/u_command/w_next_0_s1
7.696
8.251
u_v9958/u_command/w_next_0_s4
9.664
10.035
u_v9958/u_command/w_next_1_s3
10.223
10.594
u_v9958/u_command/w_next_dx[1]_1_s
11.000
11.570
u_v9958/u_command/w_next_dx[2]_1_s
11.570
11.605
u_v9958/u_command/w_next_dx[3]_1_s
11.605
11.640
u_v9958/u_command/w_next_dx[4]_1_s
11.640
11.675
u_v9958/u_command/w_next_dx[5]_1_s
11.675
11.710
u_v9958/u_command/w_next_dx[6]_1_s
11.710
11.746
u_v9958/u_command/w_next_dx[7]_1_s
11.746
11.781
u_v9958/u_command/w_next_dx[8]_1_s
11.781
12.251
u_v9958/u_command/n247_s7
12.430
12.979
u_v9958/u_command/n247_s5
12.980
13.497
u_v9958/u_command/n247_s3
14.021
14.570
u_v9958/u_command/n540_s6
14.751
15.268
u_v9958/u_command/n540_s3
16.395
16.965
u_v9958/u_command/ff_dx_8_s1
16.965
=====
SETUP
0.786
16.922
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.344
7.914
u_v9958/u_command/u_cache/n39_s0
7.914
7.949
u_v9958/u_command/u_cache/n40_s0
7.949
7.984
u_v9958/u_command/u_cache/n41_s0
7.984
8.020
u_v9958/u_command/u_cache/n42_s0
8.020
8.055
u_v9958/u_command/u_cache/n43_s0
8.055
8.090
u_v9958/u_command/u_cache/n44_s0
8.090
8.125
u_v9958/u_command/u_cache/n45_s0
8.125
8.160
u_v9958/u_command/u_cache/n46_s0
8.160
8.196
u_v9958/u_command/u_cache/n47_s0
8.196
8.231
u_v9958/u_command/u_cache/n48_s0
8.231
8.266
u_v9958/u_command/u_cache/n49_s0
8.266
8.301
u_v9958/u_command/u_cache/n50_s0
8.301
8.336
u_v9958/u_command/u_cache/n51_s0
8.336
8.372
u_v9958/u_command/u_cache/n52_s0
8.372
8.407
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.574
10.091
u_v9958/u_command/u_cache/n6693_s12
12.524
13.041
u_v9958/u_command/u_cache/ff_cache_vram_rdata_7_s10
13.535
13.906
u_v9958/u_command/u_cache/ff_vram_valid_s7
13.915
14.368
u_v9958/u_command/u_cache/ff_vram_valid_s5
14.765
15.227
u_v9958/u_command/u_cache/ff_vram_address_16_s10
15.401
15.728
u_v9958/u_command/u_cache/ff_vram_address_10_s0
16.922
=====
SETUP
0.821
16.887
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.344
7.914
u_v9958/u_command/u_cache/n39_s0
7.914
7.949
u_v9958/u_command/u_cache/n40_s0
7.949
7.984
u_v9958/u_command/u_cache/n41_s0
7.984
8.020
u_v9958/u_command/u_cache/n42_s0
8.020
8.055
u_v9958/u_command/u_cache/n43_s0
8.055
8.090
u_v9958/u_command/u_cache/n44_s0
8.090
8.125
u_v9958/u_command/u_cache/n45_s0
8.125
8.160
u_v9958/u_command/u_cache/n46_s0
8.160
8.196
u_v9958/u_command/u_cache/n47_s0
8.196
8.231
u_v9958/u_command/u_cache/n48_s0
8.231
8.266
u_v9958/u_command/u_cache/n49_s0
8.266
8.301
u_v9958/u_command/u_cache/n50_s0
8.301
8.336
u_v9958/u_command/u_cache/n51_s0
8.336
8.372
u_v9958/u_command/u_cache/n52_s0
8.372
8.407
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.574
10.091
u_v9958/u_command/u_cache/n6693_s12
12.524
13.041
u_v9958/u_command/u_cache/ff_cache_vram_rdata_7_s10
13.535
13.906
u_v9958/u_command/u_cache/ff_vram_valid_s7
13.915
14.368
u_v9958/u_command/u_cache/ff_vram_valid_s5
14.765
15.227
u_v9958/u_command/u_cache/ff_vram_address_16_s10
15.401
15.728
u_v9958/u_command/u_cache/ff_vram_address_7_s0
16.887
=====
SETUP
0.821
16.887
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.344
7.914
u_v9958/u_command/u_cache/n39_s0
7.914
7.949
u_v9958/u_command/u_cache/n40_s0
7.949
7.984
u_v9958/u_command/u_cache/n41_s0
7.984
8.020
u_v9958/u_command/u_cache/n42_s0
8.020
8.055
u_v9958/u_command/u_cache/n43_s0
8.055
8.090
u_v9958/u_command/u_cache/n44_s0
8.090
8.125
u_v9958/u_command/u_cache/n45_s0
8.125
8.160
u_v9958/u_command/u_cache/n46_s0
8.160
8.196
u_v9958/u_command/u_cache/n47_s0
8.196
8.231
u_v9958/u_command/u_cache/n48_s0
8.231
8.266
u_v9958/u_command/u_cache/n49_s0
8.266
8.301
u_v9958/u_command/u_cache/n50_s0
8.301
8.336
u_v9958/u_command/u_cache/n51_s0
8.336
8.372
u_v9958/u_command/u_cache/n52_s0
8.372
8.407
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.574
10.091
u_v9958/u_command/u_cache/n6693_s12
12.524
13.041
u_v9958/u_command/u_cache/ff_cache_vram_rdata_7_s10
13.535
13.906
u_v9958/u_command/u_cache/ff_vram_valid_s7
13.915
14.368
u_v9958/u_command/u_cache/ff_vram_valid_s5
14.765
15.227
u_v9958/u_command/u_cache/ff_vram_address_16_s10
15.401
15.728
u_v9958/u_command/u_cache/ff_vram_address_14_s0
16.887
=====
SETUP
0.821
16.887
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.344
7.914
u_v9958/u_command/u_cache/n39_s0
7.914
7.949
u_v9958/u_command/u_cache/n40_s0
7.949
7.984
u_v9958/u_command/u_cache/n41_s0
7.984
8.020
u_v9958/u_command/u_cache/n42_s0
8.020
8.055
u_v9958/u_command/u_cache/n43_s0
8.055
8.090
u_v9958/u_command/u_cache/n44_s0
8.090
8.125
u_v9958/u_command/u_cache/n45_s0
8.125
8.160
u_v9958/u_command/u_cache/n46_s0
8.160
8.196
u_v9958/u_command/u_cache/n47_s0
8.196
8.231
u_v9958/u_command/u_cache/n48_s0
8.231
8.266
u_v9958/u_command/u_cache/n49_s0
8.266
8.301
u_v9958/u_command/u_cache/n50_s0
8.301
8.336
u_v9958/u_command/u_cache/n51_s0
8.336
8.372
u_v9958/u_command/u_cache/n52_s0
8.372
8.407
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.574
10.091
u_v9958/u_command/u_cache/n6693_s12
12.524
13.041
u_v9958/u_command/u_cache/ff_cache_vram_rdata_7_s10
13.535
13.906
u_v9958/u_command/u_cache/ff_vram_valid_s7
13.915
14.368
u_v9958/u_command/u_cache/ff_vram_valid_s5
14.765
15.227
u_v9958/u_command/u_cache/ff_vram_address_16_s10
15.401
15.728
u_v9958/u_command/u_cache/ff_vram_address_16_s0
16.887
=====
SETUP
0.832
16.876
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.344
7.914
u_v9958/u_command/u_cache/n39_s0
7.914
7.949
u_v9958/u_command/u_cache/n40_s0
7.949
7.984
u_v9958/u_command/u_cache/n41_s0
7.984
8.020
u_v9958/u_command/u_cache/n42_s0
8.020
8.055
u_v9958/u_command/u_cache/n43_s0
8.055
8.090
u_v9958/u_command/u_cache/n44_s0
8.090
8.125
u_v9958/u_command/u_cache/n45_s0
8.125
8.160
u_v9958/u_command/u_cache/n46_s0
8.160
8.196
u_v9958/u_command/u_cache/n47_s0
8.196
8.231
u_v9958/u_command/u_cache/n48_s0
8.231
8.266
u_v9958/u_command/u_cache/n49_s0
8.266
8.301
u_v9958/u_command/u_cache/n50_s0
8.301
8.336
u_v9958/u_command/u_cache/n51_s0
8.336
8.372
u_v9958/u_command/u_cache/n52_s0
8.372
8.407
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.574
10.091
u_v9958/u_command/u_cache/n6693_s12
12.524
13.041
u_v9958/u_command/u_cache/ff_cache_vram_rdata_7_s10
13.535
13.906
u_v9958/u_command/u_cache/ff_vram_valid_s7
13.915
14.368
u_v9958/u_command/u_cache/ff_vram_valid_s5
14.765
15.227
u_v9958/u_command/u_cache/ff_vram_address_16_s10
15.401
15.728
u_v9958/u_command/u_cache/ff_vram_address_13_s0
16.876
=====
SETUP
0.885
16.824
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.344
7.914
u_v9958/u_command/u_cache/n39_s0
7.914
7.949
u_v9958/u_command/u_cache/n40_s0
7.949
7.984
u_v9958/u_command/u_cache/n41_s0
7.984
8.020
u_v9958/u_command/u_cache/n42_s0
8.020
8.055
u_v9958/u_command/u_cache/n43_s0
8.055
8.090
u_v9958/u_command/u_cache/n44_s0
8.090
8.125
u_v9958/u_command/u_cache/n45_s0
8.125
8.160
u_v9958/u_command/u_cache/n46_s0
8.160
8.196
u_v9958/u_command/u_cache/n47_s0
8.196
8.231
u_v9958/u_command/u_cache/n48_s0
8.231
8.266
u_v9958/u_command/u_cache/n49_s0
8.266
8.301
u_v9958/u_command/u_cache/n50_s0
8.301
8.336
u_v9958/u_command/u_cache/n51_s0
8.336
8.372
u_v9958/u_command/u_cache/n52_s0
8.372
8.407
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.574
10.091
u_v9958/u_command/u_cache/n6693_s12
12.524
13.041
u_v9958/u_command/u_cache/ff_cache_vram_rdata_7_s10
13.535
13.906
u_v9958/u_command/u_cache/ff_vram_valid_s7
13.915
14.368
u_v9958/u_command/u_cache/ff_vram_valid_s5
14.765
15.227
u_v9958/u_command/u_cache/ff_vram_address_16_s10
15.401
15.728
u_v9958/u_command/u_cache/ff_vram_address_15_s0
16.824
=====
SETUP
0.899
16.809
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_command/w_next_0_s3
7.221
7.674
u_v9958/u_command/w_next_0_s1
7.696
8.251
u_v9958/u_command/w_next_0_s4
9.664
10.035
u_v9958/u_command/w_next_1_s3
10.223
10.594
u_v9958/u_command/w_next_dx[1]_1_s
11.000
11.570
u_v9958/u_command/w_next_dx[2]_1_s
11.570
11.605
u_v9958/u_command/w_next_dx[3]_1_s
11.605
11.640
u_v9958/u_command/w_next_dx[4]_1_s
11.640
11.675
u_v9958/u_command/w_next_dx[5]_1_s
11.675
11.710
u_v9958/u_command/w_next_dx[6]_1_s
11.710
11.746
u_v9958/u_command/w_next_dx[7]_1_s
11.746
11.781
u_v9958/u_command/w_next_dx[8]_1_s
11.781
12.251
u_v9958/u_command/n247_s7
12.430
12.979
u_v9958/u_command/n247_s5
12.980
13.497
u_v9958/u_command/n287_s1
14.021
14.538
u_v9958/u_command/n575_s2
14.960
15.515
u_v9958/u_command/n575_s0
15.933
16.482
u_v9958/u_command/ff_dy_8_s1
16.809
=====
SETUP
0.899
16.809
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_command/w_next_0_s3
7.221
7.674
u_v9958/u_command/w_next_0_s1
7.696
8.251
u_v9958/u_command/w_next_0_s4
9.664
10.035
u_v9958/u_command/w_next_1_s3
10.223
10.594
u_v9958/u_command/w_next_dx[1]_1_s
11.000
11.570
u_v9958/u_command/w_next_dx[2]_1_s
11.570
11.605
u_v9958/u_command/w_next_dx[3]_1_s
11.605
11.640
u_v9958/u_command/w_next_dx[4]_1_s
11.640
11.675
u_v9958/u_command/w_next_dx[5]_1_s
11.675
11.710
u_v9958/u_command/w_next_dx[6]_1_s
11.710
11.746
u_v9958/u_command/w_next_dx[7]_1_s
11.746
11.781
u_v9958/u_command/w_next_dx[8]_1_s
11.781
12.251
u_v9958/u_command/n247_s7
12.430
12.979
u_v9958/u_command/n247_s5
12.980
13.497
u_v9958/u_command/n287_s1
14.021
14.538
u_v9958/u_command/n575_s2
14.960
15.515
u_v9958/u_command/n575_s0
15.933
16.482
u_v9958/u_command/ff_dy_9_s1
16.809
=====
SETUP
0.906
16.803
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_command/w_next_0_s3
7.221
7.674
u_v9958/u_command/w_next_0_s1
7.696
8.251
u_v9958/u_command/w_next_0_s4
9.664
10.035
u_v9958/u_command/w_next_1_s3
10.223
10.594
u_v9958/u_command/w_next_dx[1]_1_s
11.000
11.570
u_v9958/u_command/w_next_dx[2]_1_s
11.570
11.605
u_v9958/u_command/w_next_dx[3]_1_s
11.605
11.640
u_v9958/u_command/w_next_dx[4]_1_s
11.640
11.675
u_v9958/u_command/w_next_dx[5]_1_s
11.675
11.710
u_v9958/u_command/w_next_dx[6]_1_s
11.710
11.746
u_v9958/u_command/w_next_dx[7]_1_s
11.746
11.781
u_v9958/u_command/w_next_dx[8]_1_s
11.781
12.251
u_v9958/u_command/n247_s7
12.430
12.979
u_v9958/u_command/n247_s5
12.980
13.497
u_v9958/u_command/n287_s1
14.021
14.538
u_v9958/u_command/n575_s2
14.960
15.515
u_v9958/u_command/n583_s0
15.933
16.260
u_v9958/u_command/ff_dy_0_s1
16.803
=====
SETUP
0.906
16.803
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_command/w_next_0_s3
7.221
7.674
u_v9958/u_command/w_next_0_s1
7.696
8.251
u_v9958/u_command/w_next_0_s4
9.664
10.035
u_v9958/u_command/w_next_1_s3
10.223
10.594
u_v9958/u_command/w_next_dx[1]_1_s
11.000
11.570
u_v9958/u_command/w_next_dx[2]_1_s
11.570
11.605
u_v9958/u_command/w_next_dx[3]_1_s
11.605
11.640
u_v9958/u_command/w_next_dx[4]_1_s
11.640
11.675
u_v9958/u_command/w_next_dx[5]_1_s
11.675
11.710
u_v9958/u_command/w_next_dx[6]_1_s
11.710
11.746
u_v9958/u_command/w_next_dx[7]_1_s
11.746
11.781
u_v9958/u_command/w_next_dx[8]_1_s
11.781
12.251
u_v9958/u_command/n247_s7
12.430
12.979
u_v9958/u_command/n247_s5
12.980
13.497
u_v9958/u_command/n287_s1
14.021
14.538
u_v9958/u_command/n575_s2
14.960
15.515
u_v9958/u_command/n583_s0
15.933
16.260
u_v9958/u_command/ff_dy_1_s1
16.803
=====
SETUP
0.906
16.803
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_command/w_next_0_s3
7.221
7.674
u_v9958/u_command/w_next_0_s1
7.696
8.251
u_v9958/u_command/w_next_0_s4
9.664
10.035
u_v9958/u_command/w_next_1_s3
10.223
10.594
u_v9958/u_command/w_next_dx[1]_1_s
11.000
11.570
u_v9958/u_command/w_next_dx[2]_1_s
11.570
11.605
u_v9958/u_command/w_next_dx[3]_1_s
11.605
11.640
u_v9958/u_command/w_next_dx[4]_1_s
11.640
11.675
u_v9958/u_command/w_next_dx[5]_1_s
11.675
11.710
u_v9958/u_command/w_next_dx[6]_1_s
11.710
11.746
u_v9958/u_command/w_next_dx[7]_1_s
11.746
11.781
u_v9958/u_command/w_next_dx[8]_1_s
11.781
12.251
u_v9958/u_command/n247_s7
12.430
12.979
u_v9958/u_command/n247_s5
12.980
13.497
u_v9958/u_command/n287_s1
14.021
14.538
u_v9958/u_command/n575_s2
14.960
15.515
u_v9958/u_command/n583_s0
15.933
16.260
u_v9958/u_command/ff_dy_2_s1
16.803
=====
SETUP
0.906
16.803
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_command/w_next_0_s3
7.221
7.674
u_v9958/u_command/w_next_0_s1
7.696
8.251
u_v9958/u_command/w_next_0_s4
9.664
10.035
u_v9958/u_command/w_next_1_s3
10.223
10.594
u_v9958/u_command/w_next_dx[1]_1_s
11.000
11.570
u_v9958/u_command/w_next_dx[2]_1_s
11.570
11.605
u_v9958/u_command/w_next_dx[3]_1_s
11.605
11.640
u_v9958/u_command/w_next_dx[4]_1_s
11.640
11.675
u_v9958/u_command/w_next_dx[5]_1_s
11.675
11.710
u_v9958/u_command/w_next_dx[6]_1_s
11.710
11.746
u_v9958/u_command/w_next_dx[7]_1_s
11.746
11.781
u_v9958/u_command/w_next_dx[8]_1_s
11.781
12.251
u_v9958/u_command/n247_s7
12.430
12.979
u_v9958/u_command/n247_s5
12.980
13.497
u_v9958/u_command/n287_s1
14.021
14.538
u_v9958/u_command/n575_s2
14.960
15.515
u_v9958/u_command/n583_s0
15.933
16.260
u_v9958/u_command/ff_dy_3_s1
16.803
=====
SETUP
0.906
16.803
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_command/w_next_0_s3
7.221
7.674
u_v9958/u_command/w_next_0_s1
7.696
8.251
u_v9958/u_command/w_next_0_s4
9.664
10.035
u_v9958/u_command/w_next_1_s3
10.223
10.594
u_v9958/u_command/w_next_dx[1]_1_s
11.000
11.570
u_v9958/u_command/w_next_dx[2]_1_s
11.570
11.605
u_v9958/u_command/w_next_dx[3]_1_s
11.605
11.640
u_v9958/u_command/w_next_dx[4]_1_s
11.640
11.675
u_v9958/u_command/w_next_dx[5]_1_s
11.675
11.710
u_v9958/u_command/w_next_dx[6]_1_s
11.710
11.746
u_v9958/u_command/w_next_dx[7]_1_s
11.746
11.781
u_v9958/u_command/w_next_dx[8]_1_s
11.781
12.251
u_v9958/u_command/n247_s7
12.430
12.979
u_v9958/u_command/n247_s5
12.980
13.497
u_v9958/u_command/n287_s1
14.021
14.538
u_v9958/u_command/n575_s2
14.960
15.515
u_v9958/u_command/n583_s0
15.933
16.260
u_v9958/u_command/ff_dy_4_s1
16.803
=====
SETUP
0.906
16.803
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_command/w_next_0_s3
7.221
7.674
u_v9958/u_command/w_next_0_s1
7.696
8.251
u_v9958/u_command/w_next_0_s4
9.664
10.035
u_v9958/u_command/w_next_1_s3
10.223
10.594
u_v9958/u_command/w_next_dx[1]_1_s
11.000
11.570
u_v9958/u_command/w_next_dx[2]_1_s
11.570
11.605
u_v9958/u_command/w_next_dx[3]_1_s
11.605
11.640
u_v9958/u_command/w_next_dx[4]_1_s
11.640
11.675
u_v9958/u_command/w_next_dx[5]_1_s
11.675
11.710
u_v9958/u_command/w_next_dx[6]_1_s
11.710
11.746
u_v9958/u_command/w_next_dx[7]_1_s
11.746
11.781
u_v9958/u_command/w_next_dx[8]_1_s
11.781
12.251
u_v9958/u_command/n247_s7
12.430
12.979
u_v9958/u_command/n247_s5
12.980
13.497
u_v9958/u_command/n287_s1
14.021
14.538
u_v9958/u_command/n575_s2
14.960
15.515
u_v9958/u_command/n583_s0
15.933
16.260
u_v9958/u_command/ff_dy_5_s1
16.803
=====
SETUP
0.906
16.803
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_command/w_next_0_s3
7.221
7.674
u_v9958/u_command/w_next_0_s1
7.696
8.251
u_v9958/u_command/w_next_0_s4
9.664
10.035
u_v9958/u_command/w_next_1_s3
10.223
10.594
u_v9958/u_command/w_next_dx[1]_1_s
11.000
11.570
u_v9958/u_command/w_next_dx[2]_1_s
11.570
11.605
u_v9958/u_command/w_next_dx[3]_1_s
11.605
11.640
u_v9958/u_command/w_next_dx[4]_1_s
11.640
11.675
u_v9958/u_command/w_next_dx[5]_1_s
11.675
11.710
u_v9958/u_command/w_next_dx[6]_1_s
11.710
11.746
u_v9958/u_command/w_next_dx[7]_1_s
11.746
11.781
u_v9958/u_command/w_next_dx[8]_1_s
11.781
12.251
u_v9958/u_command/n247_s7
12.430
12.979
u_v9958/u_command/n247_s5
12.980
13.497
u_v9958/u_command/n287_s1
14.021
14.538
u_v9958/u_command/n575_s2
14.960
15.515
u_v9958/u_command/n583_s0
15.933
16.260
u_v9958/u_command/ff_dy_6_s1
16.803
=====
SETUP
0.906
16.803
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_command/w_next_0_s3
7.221
7.674
u_v9958/u_command/w_next_0_s1
7.696
8.251
u_v9958/u_command/w_next_0_s4
9.664
10.035
u_v9958/u_command/w_next_1_s3
10.223
10.594
u_v9958/u_command/w_next_dx[1]_1_s
11.000
11.570
u_v9958/u_command/w_next_dx[2]_1_s
11.570
11.605
u_v9958/u_command/w_next_dx[3]_1_s
11.605
11.640
u_v9958/u_command/w_next_dx[4]_1_s
11.640
11.675
u_v9958/u_command/w_next_dx[5]_1_s
11.675
11.710
u_v9958/u_command/w_next_dx[6]_1_s
11.710
11.746
u_v9958/u_command/w_next_dx[7]_1_s
11.746
11.781
u_v9958/u_command/w_next_dx[8]_1_s
11.781
12.251
u_v9958/u_command/n247_s7
12.430
12.979
u_v9958/u_command/n247_s5
12.980
13.497
u_v9958/u_command/n287_s1
14.021
14.538
u_v9958/u_command/n575_s2
14.960
15.515
u_v9958/u_command/n583_s0
15.933
16.260
u_v9958/u_command/ff_dy_7_s1
16.803
=====
SETUP
0.983
16.726
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.344
7.914
u_v9958/u_command/u_cache/n39_s0
7.914
7.949
u_v9958/u_command/u_cache/n40_s0
7.949
7.984
u_v9958/u_command/u_cache/n41_s0
7.984
8.020
u_v9958/u_command/u_cache/n42_s0
8.020
8.055
u_v9958/u_command/u_cache/n43_s0
8.055
8.090
u_v9958/u_command/u_cache/n44_s0
8.090
8.125
u_v9958/u_command/u_cache/n45_s0
8.125
8.160
u_v9958/u_command/u_cache/n46_s0
8.160
8.196
u_v9958/u_command/u_cache/n47_s0
8.196
8.231
u_v9958/u_command/u_cache/n48_s0
8.231
8.266
u_v9958/u_command/u_cache/n49_s0
8.266
8.301
u_v9958/u_command/u_cache/n50_s0
8.301
8.336
u_v9958/u_command/u_cache/n51_s0
8.336
8.372
u_v9958/u_command/u_cache/n52_s0
8.372
8.407
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.574
10.091
u_v9958/u_command/u_cache/n6693_s12
12.524
13.041
u_v9958/u_command/u_cache/ff_cache_vram_rdata_7_s10
13.535
13.906
u_v9958/u_command/u_cache/ff_vram_valid_s7
13.915
14.368
u_v9958/u_command/u_cache/ff_vram_valid_s5
14.765
15.227
u_v9958/u_command/u_cache/ff_vram_address_16_s10
15.401
15.728
u_v9958/u_command/u_cache/ff_vram_address_4_s0
16.726
=====
SETUP
1.015
16.694
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.344
7.914
u_v9958/u_command/u_cache/n39_s0
7.914
7.949
u_v9958/u_command/u_cache/n40_s0
7.949
7.984
u_v9958/u_command/u_cache/n41_s0
7.984
8.020
u_v9958/u_command/u_cache/n42_s0
8.020
8.055
u_v9958/u_command/u_cache/n43_s0
8.055
8.090
u_v9958/u_command/u_cache/n44_s0
8.090
8.125
u_v9958/u_command/u_cache/n45_s0
8.125
8.160
u_v9958/u_command/u_cache/n46_s0
8.160
8.196
u_v9958/u_command/u_cache/n47_s0
8.196
8.231
u_v9958/u_command/u_cache/n48_s0
8.231
8.266
u_v9958/u_command/u_cache/n49_s0
8.266
8.301
u_v9958/u_command/u_cache/n50_s0
8.301
8.336
u_v9958/u_command/u_cache/n51_s0
8.336
8.372
u_v9958/u_command/u_cache/n52_s0
8.372
8.407
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.574
10.091
u_v9958/u_command/u_cache/n6693_s12
12.524
13.041
u_v9958/u_command/u_cache/ff_cache_vram_rdata_7_s10
13.535
13.906
u_v9958/u_command/u_cache/ff_vram_valid_s7
13.915
14.368
u_v9958/u_command/u_cache/ff_vram_valid_s5
14.765
15.227
u_v9958/u_command/u_cache/ff_vram_address_16_s10
15.401
15.728
u_v9958/u_command/u_cache/ff_vram_address_2_s0
16.694
=====
SETUP
1.024
16.685
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.344
7.914
u_v9958/u_command/u_cache/n39_s0
7.914
7.949
u_v9958/u_command/u_cache/n40_s0
7.949
7.984
u_v9958/u_command/u_cache/n41_s0
7.984
8.020
u_v9958/u_command/u_cache/n42_s0
8.020
8.055
u_v9958/u_command/u_cache/n43_s0
8.055
8.090
u_v9958/u_command/u_cache/n44_s0
8.090
8.125
u_v9958/u_command/u_cache/n45_s0
8.125
8.160
u_v9958/u_command/u_cache/n46_s0
8.160
8.196
u_v9958/u_command/u_cache/n47_s0
8.196
8.231
u_v9958/u_command/u_cache/n48_s0
8.231
8.266
u_v9958/u_command/u_cache/n49_s0
8.266
8.301
u_v9958/u_command/u_cache/n50_s0
8.301
8.336
u_v9958/u_command/u_cache/n51_s0
8.336
8.372
u_v9958/u_command/u_cache/n52_s0
8.372
8.407
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.574
10.091
u_v9958/u_command/u_cache/n6693_s12
12.524
13.041
u_v9958/u_command/u_cache/ff_cache_vram_rdata_7_s10
13.535
13.906
u_v9958/u_command/u_cache/ff_vram_valid_s7
13.915
14.368
u_v9958/u_command/u_cache/ff_vram_valid_s5
14.765
15.227
u_v9958/u_command/u_cache/ff_vram_address_16_s10
15.401
15.728
u_v9958/u_command/u_cache/ff_vram_address_11_s0
16.685
=====
SETUP
1.028
16.681
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.344
7.914
u_v9958/u_command/u_cache/n39_s0
7.914
7.949
u_v9958/u_command/u_cache/n40_s0
7.949
7.984
u_v9958/u_command/u_cache/n41_s0
7.984
8.020
u_v9958/u_command/u_cache/n42_s0
8.020
8.055
u_v9958/u_command/u_cache/n43_s0
8.055
8.090
u_v9958/u_command/u_cache/n44_s0
8.090
8.125
u_v9958/u_command/u_cache/n45_s0
8.125
8.160
u_v9958/u_command/u_cache/n46_s0
8.160
8.196
u_v9958/u_command/u_cache/n47_s0
8.196
8.231
u_v9958/u_command/u_cache/n48_s0
8.231
8.266
u_v9958/u_command/u_cache/n49_s0
8.266
8.301
u_v9958/u_command/u_cache/n50_s0
8.301
8.336
u_v9958/u_command/u_cache/n51_s0
8.336
8.372
u_v9958/u_command/u_cache/n52_s0
8.372
8.407
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.574
10.091
u_v9958/u_command/u_cache/n6693_s12
12.524
13.041
u_v9958/u_command/u_cache/ff_cache_vram_rdata_7_s10
13.535
13.906
u_v9958/u_command/u_cache/ff_vram_valid_s7
13.915
14.368
u_v9958/u_command/u_cache/ff_vram_valid_s5
14.765
15.227
u_v9958/u_command/u_cache/ff_vram_address_16_s10
15.401
15.728
u_v9958/u_command/u_cache/ff_vram_data_mask_1_s0
16.681
=====
SETUP
1.028
16.681
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.344
7.914
u_v9958/u_command/u_cache/n39_s0
7.914
7.949
u_v9958/u_command/u_cache/n40_s0
7.949
7.984
u_v9958/u_command/u_cache/n41_s0
7.984
8.020
u_v9958/u_command/u_cache/n42_s0
8.020
8.055
u_v9958/u_command/u_cache/n43_s0
8.055
8.090
u_v9958/u_command/u_cache/n44_s0
8.090
8.125
u_v9958/u_command/u_cache/n45_s0
8.125
8.160
u_v9958/u_command/u_cache/n46_s0
8.160
8.196
u_v9958/u_command/u_cache/n47_s0
8.196
8.231
u_v9958/u_command/u_cache/n48_s0
8.231
8.266
u_v9958/u_command/u_cache/n49_s0
8.266
8.301
u_v9958/u_command/u_cache/n50_s0
8.301
8.336
u_v9958/u_command/u_cache/n51_s0
8.336
8.372
u_v9958/u_command/u_cache/n52_s0
8.372
8.407
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.574
10.091
u_v9958/u_command/u_cache/n6693_s12
12.524
13.041
u_v9958/u_command/u_cache/ff_cache_vram_rdata_7_s10
13.535
13.906
u_v9958/u_command/u_cache/ff_vram_valid_s7
13.915
14.368
u_v9958/u_command/u_cache/ff_vram_valid_s5
14.765
15.227
u_v9958/u_command/u_cache/ff_vram_address_16_s10
15.401
15.728
u_v9958/u_command/u_cache/ff_vram_data_mask_2_s0
16.681
=====
SETUP
1.033
16.676
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.344
7.914
u_v9958/u_command/u_cache/n39_s0
7.914
7.949
u_v9958/u_command/u_cache/n40_s0
7.949
7.984
u_v9958/u_command/u_cache/n41_s0
7.984
8.020
u_v9958/u_command/u_cache/n42_s0
8.020
8.055
u_v9958/u_command/u_cache/n43_s0
8.055
8.090
u_v9958/u_command/u_cache/n44_s0
8.090
8.125
u_v9958/u_command/u_cache/n45_s0
8.125
8.160
u_v9958/u_command/u_cache/n46_s0
8.160
8.196
u_v9958/u_command/u_cache/n47_s0
8.196
8.231
u_v9958/u_command/u_cache/n48_s0
8.231
8.266
u_v9958/u_command/u_cache/n49_s0
8.266
8.301
u_v9958/u_command/u_cache/n50_s0
8.301
8.336
u_v9958/u_command/u_cache/n51_s0
8.336
8.372
u_v9958/u_command/u_cache/n52_s0
8.372
8.407
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.574
10.091
u_v9958/u_command/u_cache/n6693_s12
12.524
13.041
u_v9958/u_command/u_cache/ff_cache_vram_rdata_7_s10
13.535
13.906
u_v9958/u_command/u_cache/ff_vram_valid_s7
13.915
14.368
u_v9958/u_command/u_cache/ff_vram_valid_s5
14.765
15.227
u_v9958/u_command/u_cache/ff_vram_address_16_s10
15.401
15.728
u_v9958/u_command/u_cache/ff_vram_address_9_s0
16.676
=====
HOLD
0.210
5.671
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_1_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.671
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_color_1_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_5_s
5.666
=====
HOLD
0.315
5.669
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_5_s0
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.669
=====
HOLD
0.330
5.685
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_1_s0
5.685
=====
HOLD
0.330
5.685
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_2_s0
5.685
=====
HOLD
0.330
5.685
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_3_s0
5.685
=====
HOLD
0.336
5.797
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.797
=====
HOLD
0.336
5.797
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.797
=====
HOLD
0.346
5.807
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_2_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_2_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.360
5.821
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.821
=====
HOLD
0.364
5.956
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.956
=====
HOLD
0.364
5.956
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.956
=====
HOLD
0.365
5.957
5.592
u_v9958/u_color_palette/ff_vdp_r_1_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.957
=====
HOLD
0.365
5.957
5.592
u_v9958/u_color_palette/ff_vdp_r_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.957
=====
HOLD
0.366
5.958
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.958
=====
HOLD
0.366
5.958
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.958
=====
HOLD
0.366
5.958
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.958
=====
HOLD
0.366
5.958
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.958
=====
HOLD
0.367
5.959
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.959
=====
HOLD
0.367
5.959
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.959
=====
HOLD
0.376
5.968
5.592
u_v9958/u_color_palette/ff_vdp_b_2_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.968
=====
HOLD
0.377
5.969
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_23_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.969
