/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_a10aec2410a94f12b9a63a74037c3772.v:1.1-7.10" *)
module tetralaci(tetr, lac, yfp);
  wire _0_;
  wire _1_;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_a10aec2410a94f12b9a63a74037c3772.v:3.16-3.19" *)
  input lac;
  wire lac;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_a10aec2410a94f12b9a63a74037c3772.v:2.16-2.20" *)
  input tetr;
  wire tetr;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_a10aec2410a94f12b9a63a74037c3772.v:4.17-4.20" *)
  output yfp;
  wire yfp;
  \$_NOT_  _2_ (
    .A(tetr),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(lac),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(yfp)
  );
endmodule
