[    8.301853] RTW: txpath_1ss:0x1, num:1
[    8.387701] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.073069] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.366765] RTW: start auth
[   10.371297] RTW: auth success, start assoc
[   10.376441] RTW: assoc success
[   10.376532] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.378006] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.378017] RTW: mac_id : 0
[   10.378023] RTW: wireless_mode : 0x0b
[   10.378028] RTW: mimo_type : 0
[   10.378033] RTW: static smps : N
[   10.378039] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.378045] RTW: rate_id : 3
[   10.378051] RTW: rssi : -1 (%), rssi_level : 0
[   10.378057] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.378063] RTW: disable_ra : N, disable_pt : N
[   10.378069] RTW: is_noisy : N
[   10.378074] RTW: txrx_state : 0
[   10.378080] RTW: curr_tx_rate : CCK_1M (L)
[   10.378085] RTW: curr_tx_bw : 20MHz
[   10.378091] RTW: curr_retry_ratio : 0
[   10.378097] RTW: ra_mask : 0x00000000000fffff
[   10.378097] 
[   10.380348] RTW: recv eapol packet 1/4
[   10.381511] RTW: send eapol packet 2/4
[   10.399411] RTW: recv eapol packet 3/4
[   10.399825] RTW: send eapol packet 4/4
[   10.421287] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.421566] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.167549] codec_codec_ctl: set repaly channel...
[   13.167587] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.167595] codec_codec_ctl: set sample rate...
[   13.167679] codec_codec_ctl: set device...
[   13.399162] codec_set_device: set device: speaker...
[   75.735028] TX ISP driver initializing with new subdevice management system...
[   75.735052] *** Frame generation work queue initialized ***
[   75.735057] *** CREATING VIC DEVICE STRUCTURE AND LINKING TO ISP CORE ***
[   75.735063] *** tx_isp_create_vic_device: Creating VIC device structure ***
[   75.735072] *** VIC DEVICE ALLOCATED: 85217400 (size=0x21c bytes) ***
[   75.735077] *** VIC DEVICE: Set NV12 format magic number 0x3231564e at offset 0xc ***
[   75.735083] *** CRITICAL: Mapping DUAL VIC register spaces for complete VIC control ***
[   75.735089] *** Primary VIC registers mapped: b33e0000 (0x133e0000) ***
[   75.735095] *** Secondary VIC registers mapped: b0023000 (0x10023000) ***
[   75.735101] *** CRITICAL: VIC buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   75.735106] *** Buffers will be allocated on-demand during QBUF operations ***
[   75.735112] *** VIC: Buffer lists initialized - allocation deferred to prevent memory pressure ***
[   75.735118] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.735124] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   75.735130] *** CRITICAL: VIC DEVICE LINKED TO ISP CORE ***
[   75.735135]   isp_dev->vic_dev = 85217400
[   75.735141]   vic_dev->sd.isp = 85f80000
[   75.735146]   vic_dev->sd.ops = c06a15d4
[   75.735152]   vic_dev->vic_regs = b33e0000
[   75.735157]   vic_dev->state = 1
[   75.735163]   vic_dev dimensions = 1920x1080
[   75.735168] *** tx_isp_create_vic_device: VIC device creation complete ***
[   75.735174] *** NO MORE 'NO VIC DEVICE' ERROR SHOULD OCCUR ***
[   75.735179] *** VIN DEVICE CREATION DEFERRED TO tx_isp_core_probe (after memory mappings) ***
[   75.735185] *** This fixes the 'ISP core registers not available' error ***
[   75.737492] tx_isp_platform_probe called
[   75.742683] TX ISP driver initialized successfully
[   75.742696] Device nodes created:
[   75.742700]   /dev/tx-isp (major=10, minor=dynamic)
[   75.742705]   /proc/jz/isp/isp-w02
[   75.742710] I2C infrastructure prepared for dynamic sensor registration
[   75.742716] I2C devices will be created when sensors register via IOCTL
[   75.742721] *** INITIALIZING SUBDEVICE MANAGEMENT SYSTEM ***
[   75.742726] *** REGISTERING SUBDEVICES AT OFFSET 0x38 FOR tx_isp_video_link_stream ***
[   75.742732] *** REGISTERED VIC SUBDEV AT INDEX 0 WITH VIDEO OPS ***
[   75.742742] VIC subdev: 85217400, ops: c06a15d4, video: c06a161c, s_stream: c066f4a4
[   75.742747] *** REGISTERED CORE SUBDEV AT INDEX 4 ***
[   75.742762] *** CORE DEV ALLOCATED AND LINKED DURING PROBE: 85bc6000 ***
[   75.742768] *** REGISTERING PLATFORM DEVICES FOR DUAL IRQ SETUP (37 + 38) ***
[   75.745441] *** CSI platform device registered for IRQ 38 (isp-w02) ***
[   75.747936] *** VIC platform device registered for IRQ 37 (isp-m0) ***
[   75.750417] *** VIN platform device registered for IRQ 37 (isp-m0) ***
[   75.752990] *** FS platform device registered for IRQ 38 (isp-w02) ***
[   75.755572] *** Core platform device registered for IRQ 37 (isp-m0) ***
[   75.755584] *** ALL PLATFORM DEVICES REGISTERED - SHOULD SEE IRQ 37 + 38 IN /proc/interrupts ***
[   75.755590] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   75.755642] *** tx_isp_vic_probe: Starting VIC device probe ***
[   75.755651] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   75.755660] *** tx_isp_subdev_init: pdev=c06a0ad8, sd=85bc6400, ops=c06a15d4 ***
[   75.755666] *** tx_isp_subdev_init: ourISPdev=85f80000 ***
[   75.755673] *** tx_isp_subdev_init: ops=c06a15d4, ops->core=c06a15e8 ***
[   75.755679] *** tx_isp_subdev_init: ops->core->init=c0658740 ***
[   75.755686] *** tx_isp_subdev_init: Set sd->dev=c06a0ae8, sd->pdev=c06a0ad8 ***
[   75.755693] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   75.755699] tx_isp_module_init: Module initialized for isp-w02
[   75.755705] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   75.755714] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06a0ad8, sd=85bc6400, ourISPdev=85f80000 ***
[   75.755720] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=85f80000 ***
[   75.755726] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   75.755732] *** DEBUG: About to check device name matches ***
[   75.755737] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   75.755743] *** DEBUG: Retrieved vic_dev from subdev data: 85bc6400 ***
[   75.755750] *** DEBUG: About to set ourISPdev->vic_dev = 85bc6400 ***
[   75.755756] *** DEBUG: ourISPdev before linking: 85f80000 ***
[   75.755761] *** DEBUG: ourISPdev->vic_dev set to: 85bc6400 ***
[   75.755767] *** VIC AUTO-LINK: Registering VIC IRQ immediately after device linking ***
[   75.755774] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-w02 ***
[   75.755780] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-w02) ***
[   75.755791] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0660544, thread=c0661014, flags=0x80, name=isp-w02, dev_id=85f80000) ***
[   75.755799] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0660544, thread=c0661014 ***
[   75.758162] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   75.758174] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   75.758180] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-w02 ***
[   75.758186] *** VIC AUTO-LINK: VIC IRQ registered successfully ***
[   75.758192] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   75.758198] *** VIC AUTO-LINK: Registers not mapped - cannot register interrupt ***
[   75.758205] *** tx_isp_vic_probe: VIC device initialized successfully ***
[   75.758212] VIC device: vic_dev=85bc6400, size=676
[   75.758218]   sd: 85bc6400
[   75.758223]   state: 1
[   75.758564] tx_isp_csi_probe
[   75.761030] VIN: vin_probe: starting VIN probe = 0x0
[   75.761048] VIN: vin_probe: registers mapped = 0x13300000
[   75.761054] VIN: vin_probe: IRQ obtained = 0x25
[   75.761060] VIN: vin_probe: VIN integrated into ISP core - no separate clock needed = 0x0
[   75.761066] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   75.761074] *** tx_isp_subdev_init: pdev=c06a08b8, sd=85ff1000, ops=c06a2584 ***
[   75.761081] *** tx_isp_subdev_init: ourISPdev=85f80000 ***
[   75.761088] *** tx_isp_subdev_init: ops=c06a2584, ops->core=c06a25a4 ***
[   75.761094] *** tx_isp_subdev_init: ops->core->init=c067b1f0 ***
[   75.761100] *** tx_isp_subdev_init: Set sd->dev=c06a08c8, sd->pdev=c06a08b8 ***
[   75.761107] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06a2584 ***
[   75.761114] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06a165c ***
[   75.761120] tx_isp_module_init: Module initialized for isp-w01
[   75.761126] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   75.761134] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06a08b8, sd=85ff1000, ourISPdev=85f80000 ***
[   75.761141] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=85f80000 ***
[   75.761147] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   75.761152] *** DEBUG: About to check device name matches ***
[   75.761158] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   75.761164] *** LINKED VIN device: 85ff1000 ***
[   75.761171] *** VIN SUBDEV OPS CONFIGURED: core=c06a25a4, video=c06a2598, s_stream=c067b5d8 ***
[   75.761178] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   75.761184] VIN: vin_probe: VIN probe completed successfully = 0x0
[   75.763902] *** tx_isp_fs_probe: Memory-safe implementation ***
[   75.763916] *** tx_isp_subdev_init: CALLED for device 'tx-isp-fs' ***
[   75.763925] *** tx_isp_subdev_init: pdev=c06a0740, sd=85ff1400, ops=c06a1704 ***
[   75.763931] *** tx_isp_subdev_init: ourISPdev=85f80000 ***
[   75.763938] *** tx_isp_subdev_init: ops=c06a1704, ops->core=c06a1724 ***
[   75.763944] *** tx_isp_subdev_init: ops->core->init=c06709b0 ***
[   75.763951] *** tx_isp_subdev_init: Set sd->dev=c06a0750, sd->pdev=c06a0740 ***
[   75.763958] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06a1704 ***
[   75.763964] *** tx_isp_subdev_init: ops->sensor=c06a1718, csi_subdev_ops=c06a165c ***
[   75.763971] tx_isp_module_init: Module initialized for tx-isp-fs
[   75.763976] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   75.763986] *** tx_isp_request_irq: platform_get_irq returned 38 for device tx-isp-fs ***
[   75.763992] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: tx-isp-fs) ***
[   75.764002] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0660544, thread=c0661014, flags=0x80, name=tx-isp-fs, dev_id=85f80000) ***
[   75.764011] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0660544, thread=c0661014 ***
[   75.766278] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   75.766289] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   75.766296] *** tx_isp_request_irq: IRQ 38 registered successfully for tx-isp-fs ***
[   75.766305] tx_isp_subdev_init: platform_get_resource returned c06a087c for device tx-isp-fs
[   75.766313] tx_isp_subdev_init: Memory resource found: start=0x13310000, end=0x1331ffff, size=0x00010000
[   75.766325] tx_isp_fs_probe: channel_count=0
[   75.766332] *** tx_isp_fs_probe: FS device created successfully (size=436, channels=0) ***
[   75.766338] *** FS PROBE COMPLETE - /proc/jz/isp/isp-fs SHOULD NOW BE AVAILABLE ***
[   75.766678] *** tx_isp_core_probe: SAFE implementation using proper struct member access ***
[   75.766702] *** tx_isp_core_probe: SAFE platform device setup ***
[   75.766710] *** tx_isp_core_probe: Platform devices configured - count=5 ***
[   75.766716] *** tx_isp_core_probe: Created safe platform data structure ***
[   75.766721] *** tx_isp_core_probe: Initializing core subdev with operations ***
[   75.766727] *** tx_isp_core_probe: Global ISP device set early for linking ***
[   75.766734] *** tx_isp_core_probe: Core subdev initialized with ops=c06a13e8 ***
[   75.766742] ***   - Core ops: start=c06695b0, stop=c0667d08, set_format=c0669150 ***
[   75.766751] *** tx_isp_link_core_device: Linking core device 85bc6800 to ISP device 85f34000 ***
[   75.766757] *** tx_isp_link_core_device: Core device linked successfully ***
[   75.766762] *** Core subdev not found in subdev array - this may cause issues ***
[   75.766768] *** REGISTERED CORE SUBDEV AT INDEX 4 (sd=85f34000) ***
[   75.766774] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   75.766782] *** tx_isp_subdev_init: pdev=c06a0630, sd=85f34000, ops=c06a13e8 ***
[   75.766788] *** tx_isp_subdev_init: ourISPdev=85f34000 ***
[   75.766795] *** tx_isp_subdev_init: ops=c06a13e8, ops->core=c06a13fc ***
[   75.766801] *** tx_isp_subdev_init: ops->core->init=c0656998 ***
[   75.766808] *** tx_isp_subdev_init: Set sd->dev=c06a0640, sd->pdev=c06a0630 ***
[   75.766814] *** tx_isp_subdev_init: Core ISP subdev registered at slot 0 ***
[   75.766820] tx_isp_module_init: Module initialized for isp-m0
[   75.766826] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   75.766834] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   75.766840] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   75.766851] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0660544, thread=c0661014, flags=0x80, name=isp-m0, dev_id=85f34000) ***
[   75.766859] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0660544, thread=c0661014 ***
[   75.769095] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   75.769107] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   75.769114] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   75.769122] tx_isp_subdev_init: platform_get_resource returned c06a0708 for device isp-m0
[   75.769130] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   75.769137] tx_isp_subdev_init: Skipping request_mem_region/ioremap for isp-m0; using shared core_regs when available
[   75.769144] *** tx_isp_core_probe: Subdev init SUCCESS ***
[   75.769150] *** tx_isp_core_probe: Channel count = 6 ***
[   75.769164] *** tx_isp_core_probe: Creating VIC device ***
[   75.769169] *** tx_isp_create_vic_device: Creating VIC device structure ***
[   75.769176] *** VIC DEVICE ALLOCATED: 85bc6c00 (size=0x21c bytes) ***
[   75.769182] *** VIC DEVICE: Set NV12 format magic number 0x3231564e at offset 0xc ***
[   75.769188] *** CRITICAL: Mapping DUAL VIC register spaces for complete VIC control ***
[   75.769194] *** Primary VIC registers mapped: b33e0000 (0x133e0000) ***
[   75.769200] *** Secondary VIC registers mapped: b0023000 (0x10023000) ***
[   75.769206] *** CRITICAL: VIC buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   75.769212] *** Buffers will be allocated on-demand during QBUF operations ***
[   75.769217] *** VIC: Buffer lists initialized - allocation deferred to prevent memory pressure ***
[   75.769223] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.769229] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   75.769234] *** CRITICAL: VIC DEVICE LINKED TO ISP CORE ***
[   75.769240]   isp_dev->vic_dev = 85bc6c00
[   75.769246]   vic_dev->sd.isp = 85f34000
[   75.769251]   vic_dev->sd.ops = c06a15d4
[   75.769257]   vic_dev->vic_regs = b33e0000
[   75.769262]   vic_dev->state = 1
[   75.769268]   vic_dev dimensions = 1920x1080
[   75.769273] *** tx_isp_create_vic_device: VIC device creation complete ***
[   75.769278] *** NO MORE 'NO VIC DEVICE' ERROR SHOULD OCCUR ***
[   75.769284] *** tx_isp_core_probe: VIC device created successfully ***
[   75.769288] *** tx_isp_core_probe: Calling sensor_early_init ***
[   75.769294] sensor_early_init: Preparing sensor infrastructure
[   75.769300] *** tx_isp_core_probe: Basic initialization complete ***
[   75.769305] ***   - Core device size: 13464 bytes ***
[   75.769311] ***   - Channel count: 6 ***
[   75.769316] ***   - Global ISP device set: 85f34000 ***
[   75.769322] *** tx_isp_core_probe: Setting up ISP memory mappings FIRST ***
[   75.769327] Initializing ISP memory mappings
[   75.769332] ISP core registers mapped at 0x13300000
[   75.769337] VIC registers mapped at 0x10023000
[   75.769342] CSI registers mapped at 0x10022000
[   75.769346] PHY registers mapped at 0x10021000
[   75.769352] All ISP memory mappings initialized successfully
[   75.769357] *** tx_isp_core_probe: ISP memory mappings initialized successfully ***
[   75.769362] *** tx_isp_core_probe: Global ISP device updated with register base ***
[   75.769368] *** tx_isp_core_probe: Calling isp_core_tuning_init AFTER memory mappings ***
[   75.769374] isp_core_tuning_init: Initializing tuning data structure
[   75.769386] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[   75.769392] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   75.769398] *** SAFE: mode_flag properly initialized using struct member access ***
[   75.769404] *** tx_isp_core_probe: Creating VIN device (after memory mappings) ***
[   75.769410] *** tx_isp_create_vin_device: Creating VIN device structure ***
[   75.769417] *** VIN USING ISP CORE REGISTERS: b3300000 (no separate mapping needed) ***
[   75.769423] *** VIN subdev operations set: c06a2584 ***
[   75.769428] *** VIN DEVICE CREATED AND CONNECTED TO ISP DEVICE ***
[   75.769436] VIN device: 85ff1200, base: b3300000, irq: 37, state: 1
[   75.769442] *** CRITICAL: isp_dev->vin_dev = 85ff1200 (should not be null!) ***
[   75.769448] *** tx_isp_core_probe: VIN device created successfully ***
[   75.769453] *** tx_isp_core_probe: About to create frame sync workqueue ***
[   75.769547] *** tx_isp_core_probe: Frame sync workqueue created successfully at 854c2300 ***
[   75.769557] *** tx_isp_core_probe: Frame sync work initialized at c06a313c ***
[   75.769563] *** tx_isp_core_probe: Frame sync work queue initialized with dedicated workqueue ***
[   75.769568] *** tx_isp_core_probe: Skipping direct frame sync test during probe ***
[   75.769574] *** tx_isp_core_probe: Calling tx_isp_create_graph_and_nodes ***
[   75.769580] tx_isp_create_graph_and_nodes: Redirecting to new subdevice management system
[   75.769586] *** tx_isp_create_subdev_graph: Creating ISP processing graph ***
[   75.769592] tx_isp_create_subdev_graph: No subdevices registered, creating basic setup
[   75.769597] tx_isp_create_basic_pipeline: Creating basic CSI->VIC pipeline
[   75.769602] Initializing CSI device
[   75.769609] CSI device initialized
[   75.769614] Initializing VIC device
[   75.769619] VIC device initialized
[   75.769624] Setting up ISP processing pipeline: CSI -> VIC -> Output
[   75.769629] CSI device ready for configuration
[   75.769634] VIC device ready for configuration
[   75.769639] Setting up media entity links
[   75.769644] Initializing subdevice pads
[   75.769648] CSI pad 0: OUTPUT -> VIC pad 0
[   75.769653] VIC pad 0: INPUT <- CSI pad 0
[   75.769658] VIC pad 1: OUTPUT -> Capture interface
[   75.769663] Subdevice pads initialized
[   75.769668] Creating subdevice links
[   75.769676] Registering link: csi_output[0] -> vic_input[0] (flags=0x1)
[   75.769680] Link enabled and configured
[   75.769685] Created CSI->VIC link successfully
[   75.769690] Subdevice links created
[   75.769695] Media entity links setup completed
[   75.769700] Configuring default link routing
[   75.769704] Default routing: Sensor -> CSI -> VIC -> Capture
[   75.769710] Configuring format propagation
[   75.769715] Format propagation configured
[   75.769720] Default link routing configured
[   75.769724] ISP pipeline setup completed
[   75.769730] tx_isp_create_basic_pipeline: Basic pipeline created successfully
[   75.769736] *** tx_isp_core_probe: tx_isp_create_graph_and_nodes SUCCESS ***
[   75.769741] *** tx_isp_core_probe: Creating frame channel devices ***
[   75.769746] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   75.770090] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   75.772782] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   75.775763] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   75.778399] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   75.778409] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   75.778415] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   75.778420] *** tx_isp_core_probe: Creating ISP proc entries ***
[   75.778426] *** tx_isp_create_proc_entries: Creating proc entries to match reference driver ***
[   75.778452] Created proc entry: /proc/jz/isp/isp-w00
[   75.778460] Created proc entry: /proc/jz/isp/isp-w01
[   75.778468] *** CREATED PROC ENTRY: /proc/jz/isp/isp-w02 (CRITICAL FOR VIC FUNCTIONALITY) ***
[   75.778476] *** CREATED PROC ENTRY: /proc/jz/isp/isp-fs (CRITICAL FOR FS FUNCTIONALITY) ***
[   75.778485] *** CREATED PROC ENTRY: /proc/jz/isp/isp-m0 (CRITICAL FOR M0 FUNCTIONALITY) ***
[   75.778492] Created proc entry: /proc/jz/isp/csi
[   75.778499] Created proc entry: /proc/jz/isp/vic
[   75.778505] *** ALL PROC ENTRIES CREATED SUCCESSFULLY - MATCHES REFERENCE DRIVER LAYOUT ***
[   75.778511] *** /proc/jz/isp/ now contains: isp-w00, isp-w01, isp-w02, isp-fs, isp-m0, csi, vic ***
[   75.778516] *** tx_isp_core_probe: ISP proc entries created successfully ***
[   75.778521] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   75.778527] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   75.778536] tisp_code_create_tuning_node: Allocated dynamic major 251
[   75.783633] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   75.783645] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   75.786220] All ISP subdev platform drivers registered successfully
[   75.786233] *** SUBDEV PLATFORM DRIVERS INITIALIZED - CSI/VIC/VIN/CORE DRIVERS REGISTERED ***
[   75.786240] *** tx_isp_init_subdev_registry: Initializing subdevice registry ***
[   75.786251] tx_isp_subdev_register: Registered subdevice 'tx-isp-csi' (type=1, id=0)
[   75.786259] Registered subdevice: tx-isp-csi (pdev=c06a09c8)
[   75.786267] tx_isp_subdev_register: Registered subdevice 'isp-w02' (type=1, id=1)
[   75.786274] Registered subdevice: isp-w02 (pdev=c06a0ad8)
[   75.786282] tx_isp_subdev_register: Registered subdevice 'tx-isp-vin' (type=1, id=2)
[   75.786289] Registered subdevice: tx-isp-vin (pdev=c06a08b8)
[   75.786297] tx_isp_subdev_register: Registered subdevice 'tx-isp-fs' (type=1, id=3)
[   75.786303] Registered subdevice: tx-isp-fs (pdev=c06a0740)
[   75.786313] tx_isp_subdev_register: Registered subdevice 'tx-isp-core' (type=2, id=4)
[   75.786319] Registered subdevice: tx-isp-core (pdev=c06a0630)
[   75.786325] *** tx_isp_init_subdev_registry: Registry initialized with 5 subdevices ***
[   75.786331] *** SUBDEVICE REGISTRY INITIALIZED SUCCESSFULLY ***
[   75.786336] *** INITIALIZING CSI AS PROPER SUBDEV FOR MIPI INTERFACE ***
[   75.786342] *** csi_device_probe: EXACT Binary Ninja tx_isp_csi_probe implementation ***
[   75.786352] *** CSI BASIC REGISTERS MAPPED: 0x10022000 -> b0022000 ***
[   75.786359] *** ISP CSI REGISTERS MAPPED: b0029600 (Binary Ninja +0x13c region) ***
[   75.786364] *** CSI device structure initialized: ***
[   75.786369]   Size: 0x148 bytes
[   75.786375]   Basic regs (+0xb8): b0022000 (0x10022000)
[   75.786380]   ISP CSI regs (+0x13c): b0029600
[   75.786385]   State (+0x128): 1
[   75.786390] *** CRITICAL: LINKING CSI DEVICE TO ISP DEVICE ***
[   75.786396] *** CSI DEVICE LINKED: isp_dev->csi_dev = 85bc7400 ***
[   75.786401] *** CRITICAL: INITIALIZING CSI HARDWARE AFTER DEVICE CREATION ***
[   75.786407] *** CSI: State updated to 2 for hardware initialization ***
[   75.786412] *** CSI: No init function available ***
[   75.786417] *** csi_device_probe: Binary Ninja CSI device created successfully ***
[   75.786423] *** POPULATING SUBDEV ARRAY USING SAFE STRUCT MEMBER ACCESS ***
[   75.786428] *** REGISTERED VIC SUBDEV AT INDEX 0 WITH VIDEO OPS ***
[   75.786433] *** REGISTERED CSI SUBDEV AT INDEX 1 ***
[   75.786439] CSI subdev: 85bc7400, ops=  (null)
[   75.786445] *** SUBDEV ARRAY POPULATED SAFELY - tx_isp_video_link_stream SHOULD NOW WORK! ***
[   75.786451] *** RACE CONDITION FIX: SUBDEV INITIALIZATION MARKED COMPLETE ***
[   75.786456] *** tx_isp_video_link_stream CALLS WILL NOW PROCEED SAFELY ***
[   75.786461] Device subsystem initialization complete
[   75.786467] *** INITIALIZING VIC HARDWARE (irq + masks) VIA tx_isp_vic_hw_init ***
[   75.786473] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   75.786479] *** VIC HW INIT: Interrupt configuration applied to PRIMARY VIC space ***
[   75.786499] *** VIC HW INIT: Interrupt handler registered for IRQ 38 ***
[   75.786507] *** VIC HW INIT: Hardware interrupt enabled for IRQ 38 ***
[   75.786512] Preparing sensor subdev infrastructure...
[   75.786517] Sensor subdev infrastructure prepared for dynamic registration
[   75.786523] Sensors will register via IOCTL 0x805056c1 when loaded
[   75.786528] *** INITIALIZING HARDWARE INTERRUPTS FOR IRQ 37 AND 38 ***
[   75.786533] *** USING BINARY NINJA tx_isp_request_irq FOR HARDWARE INTERRUPTS ***
[   75.786539] *** tx_isp_request_irq: EXACT Binary Ninja implementation ***
[   75.786545] *** Platform IRQ found: 37 ***
[   75.788779] *** tx_isp_request_irq: IRQ 37 registered and stored in isp_dev->isp_irq ***
[   75.788791] *** Hardware interrupts initialized with Binary Ninja method (IRQ 37) ***
[   75.788796] *** HARDWARE INTERRUPT INITIALIZATION COMPLETE ***
[   75.788801] *** SHOULD SEE BOTH IRQ 37 AND 38 IN /proc/interrupts NOW ***
[   75.788807] *** REGISTERING BOTH IRQ HANDLERS (37 + 38) FOR COMPLETE INTERRUPT SUPPORT ***
[   75.788879] *** SUCCESS: IRQ 37 (isp-m0) REGISTERED ***
[   75.788924] *** SUCCESS: IRQ 38 (isp-w02) REGISTERED ***
[   75.788930] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   75.788935] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   75.788941] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   75.788947] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   75.788953] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   75.788958] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   75.788963] *** vic_start_ok SET TO 1 - INTERRUPTS WILL NOW BE PROCESSED! ***
[   75.788969] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   75.788975] tisp_code_create_tuning_node: Device already created, skipping
[   75.788981] *** ISP M0 TUNING DEVICE NODE CREATED SUCCESSFULLY ***
[   75.788985] *** CREATING SUBDEVICE GRAPH WITH NEW MANAGEMENT SYSTEM ***
[   75.788991] *** tx_isp_create_subdev_graph: Creating ISP processing graph ***
[   75.788999] tx_isp_create_subdev_graph: Processing 5 registered subdevices
[   75.789006] tx_isp_init_source_subdev: tx-isp-csi stored at index 0
[   75.789013] tx_isp_init_source_subdev: isp-w02 stored at index 1
[   75.789019] tx_isp_init_source_subdev: tx-isp-vin stored at index 2
[   75.789025] tx_isp_init_source_subdev: tx-isp-fs stored at index 3
[   75.789035] tx_isp_create_subdev_link: Linking tx-isp-core (src=85ff1a00, dst=8540c800)
[   75.789042] tx_isp_init_sink_subdev: Created link source[1] -> tx-isp-core[4]
[   75.789047] *** tx_isp_create_subdev_graph: Graph creation completed successfully ***
[   75.789053] *** SUBDEVICE GRAPH CREATED - FRAME DEVICES SHOULD NOW EXIST ***
[   75.789059] *** INITIALIZING V4L2 VIDEO DEVICES FOR ENCODER SUPPORT ***
[   75.789064] *** Initializing TX-ISP V4L2 video devices ***
[   75.789069] *** Creating V4L2 video device for channel 0 ***
[   75.789442] *** V4L2 video device created: /dev/video0 for channel 0 ***
[   75.789453] *** Creating V4L2 video device for channel 1 ***
[   75.791985] *** V4L2 video device created: /dev/video1 for channel 1 ***
[   75.791997] *** TX-ISP V4L2 devices initialized successfully ***
[   75.792003] *** V4L2 VIDEO DEVICES CREATED - /dev/video0, /dev/video1 NOW AVAILABLE ***
[   75.792008] TX ISP driver ready with new subdevice management system
[   76.611513] === gc2053 SENSOR MODULE INIT ===
[   76.614064] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
d---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg [INFO:WS.cpp]: Server started on port 8089
[ERROR:IMPFramesource.cpp]: IMP_FrameSource_EnableChn(0) = -1
[ERROR:IMPFramesource.cpp]: IMP_FrameSource_EnableChn(1) = -1
set jpeg streamMngCtx suceess

[   78.907225] system_reg_write: Writing ISP reg[0xa810] = 0x0
[   78.907232] system_reg_write: Writing ISP reg[0xa814] = 0x0
[   78.907238] system_reg_write: Writing ISP reg[0xa818] = 0x0
[   78.907245] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[   78.907251] system_reg_write: Writing ISP reg[0xa820] = 0x0
[   78.907257] system_reg_write: Writing ISP reg[0xa824] = 0x0
[   78.907264] system_reg_write: Writing ISP reg[0xa800] = 0x1
[   78.907270] system_reg_write: Writing ISP reg[0xa828] = 0x0
[   78.907276] tiziano_ae_set_hardware_param: Parameters written to AE1
[   78.907282] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   78.907290] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   78.907307] tiziano_deflicker_expt: Generated 119 LUT entries
[   78.907313] tisp_event_set_cb: Setting callback for event 1
[   78.907320] tisp_event_set_cb: Event 1 callback set to c067259c
[   78.907326] tisp_event_set_cb: Setting callback for event 6
[   78.907332] tisp_event_set_cb: Event 6 callback set to c067137c
[   78.907338] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   78.907344] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   78.907351] tiziano_awb_init: Initializing Auto White Balance (-1066656836x8275)
[   78.907357] system_reg_write: Writing ISP reg[0xb000] = 0x1
[   78.907363] system_reg_write: Writing ISP reg[0x1800] = 0x1
[   78.907369] tiziano_awb_init: AWB hardware blocks enabled
[   78.907374] tiziano_gamma_init: Initializing Gamma processing
[   78.907380] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   78.907439] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   78.907445] tiziano_gib_init: Initializing GIB processing
[   78.907450] tiziano_lsc_init: Initializing LSC processing
[   78.907455] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   78.907462] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   78.907469] system_reg_write: Writing ISP reg[0x3800] = 0x11
[   78.907475] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[   78.907481] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   78.907543] tiziano_ccm_init: Initializing Color Correction Matrix
[   78.907548] tiziano_ccm_init: Using linear CCM parameters
[   78.907554] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   78.907561] jz_isp_ccm: EV=64, CT=9984
[   78.907567] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   78.907573] cm_control: saturation=128
[   78.907578] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   78.907585] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   78.907590] tiziano_ccm_init: CCM initialized successfully
[   78.907595] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[   78.907602] system_reg_write: Writing ISP reg[0x4800] = 0x0
[   78.907609] system_reg_write: Writing ISP reg[0x499c] = 0x1
[   78.907614] tiziano_sharpen_init: Initializing Sharpening
[   78.907619] tiziano_sharpen_init: Using linear sharpening parameters
[   78.907625] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   78.907632] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   78.907638] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   78.907665] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   78.907671] system_reg_write: Writing ISP reg[0xb400] = 0x1
[   78.907677] tiziano_sharpen_init: Sharpening initialized successfully
[   78.907683] tiziano_sdns_init: Initializing SDNS processing
[   78.907691] tiziano_sdns_init: Using linear SDNS parameters
[   78.907696] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   78.907703] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   78.907709] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   78.907742] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   78.907749] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[   78.907754] tiziano_sdns_init: SDNS processing initialized successfully
[   78.907761] tiziano_mdns_init: Initializing MDNS processing (-1066656836x8275)
[   78.907766] tiziano_mdns_init: Using linear MDNS parameters
[   78.907777] tiziano_mdns_init: MDNS processing initialized successfully
[   78.907782] tiziano_clm_init: Initializing CLM processing
[   78.907787] tiziano_dpc_init: Initializing DPC processing
[   78.907793] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   78.907799] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   78.907805] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   78.907811] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   78.907826] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   78.907833] system_reg_write: Writing ISP reg[0xa200] = 0x1
[   78.907838] tiziano_hldc_init: Initializing HLDC processing
[   78.907844] system_reg_write: Writing ISP reg[0x9044] = 0x3
[   78.907851] tiziano_defog_init: Initializing Defog processing (-1066656836x8275)
[   78.907858] tiziano_adr_init: Initializing ADR processing (-1066656836x8275)
[   78.907865] system_reg_write: Writing ISP reg[0x4000] = 0x2816049e
[   78.907871] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[   78.907878] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[   78.907885] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[   78.907891] system_reg_write: Writing ISP reg[0x401c] = 0x49e0000
[   78.907898] system_reg_write: Writing ISP reg[0x4020] = 0x4dfe093c
[   78.907905] system_reg_write: Writing ISP reg[0x4024] = 0x727e0dda
[   78.907911] system_reg_write: Writing ISP reg[0x4028] = 0xc06c1bbc
[   78.907918] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[   78.907925] system_reg_write: Writing ISP reg[0x4458] = 0x9a968126
[   78.907930] tiziano_adr_params_refresh: Refreshing ADR parameters
[   78.907936] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   78.907941] tiziano_adr_params_init: Initializing ADR parameter arrays
[   78.907949] tisp_adr_set_params: Writing ADR parameters to registers
[   78.907981] tisp_adr_set_params: ADR parameters written to hardware
[   78.907987] tisp_event_set_cb: Setting callback for event 18
[   78.907994] tisp_event_set_cb: Event 18 callback set to c0672c7c
[   78.907999] tisp_event_set_cb: Setting callback for event 2
[   78.908006] tisp_event_set_cb: Event 2 callback set to c0670fcc
[   78.908011] tiziano_adr_init: ADR processing initialized successfully
[   78.908018] tiziano_af_init: Initializing Auto Focus (-1066656836x8275)
[   78.908023] tiziano_bcsh_init: Initializing BCSH processing
[   78.908028] tiziano_ydns_init: Initializing YDNS processing
[   78.908033] tiziano_rdns_init: Initializing RDNS processing
[   78.908039] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[   78.908045] tiziano_wdr_init: Initializing WDR processing (-1066656836x8275)
[   78.908051] tisp_gb_init: Initializing GB processing for WDR
[   78.908057] tisp_dpc_wdr_en: Enable DPC WDR mode
[   78.908062] tisp_lsc_wdr_en: Enable LSC WDR mode
[   78.908067] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   78.908073] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   78.908079] tisp_ccm_wdr_en: Enable CCM WDR mode
[   78.908084] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   78.908089] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   78.908095] tisp_adr_wdr_en: Enable ADR WDR mode
[   78.908101] tisp_defog_wdr_en: Enable Defog WDR mode
[   78.908106] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   78.908111] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   78.908117] tisp_ae_wdr_en: Enable AE WDR mode
[   78.908122] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   78.908127] tiziano_wdr_init: WDR processing initialized successfully
[   78.908133] tisp_gb_init: Initializing GB processing for WDR
[   78.908138] tisp_dpc_wdr_en: Enable DPC WDR mode
[   78.908143] tisp_lsc_wdr_en: Enable LSC WDR mode
[   78.908149] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   78.908155] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   78.908160] tisp_ccm_wdr_en: Enable CCM WDR mode
[   78.908165] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   78.908171] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   78.908176] tisp_adr_wdr_en: Enable ADR WDR mode
[   78.908181] tisp_defog_wdr_en: Enable Defog WDR mode
[   78.908187] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   78.908192] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   78.908197] tisp_ae_wdr_en: Enable AE WDR mode
[   78.908203] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   78.908208] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[   78.908213] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   78.908226] system_reg_write: Writing ISP reg[0xa02c] = 0x20c8000
[   78.908233] system_reg_write: Writing ISP reg[0xa030] = 0x20c9000
[   78.908240] system_reg_write: Writing ISP reg[0xa034] = 0x20ca000
[   78.908247] system_reg_write: Writing ISP reg[0xa038] = 0x20cb000
[   78.908253] system_reg_write: Writing ISP reg[0xa03c] = 0x20cc000
[   78.908259] system_reg_write: Writing ISP reg[0xa040] = 0x20cc800
[   78.908267] system_reg_write: Writing ISP reg[0xa044] = 0x20cd000
[   78.908273] system_reg_write: Writing ISP reg[0xa048] = 0x20cd800
[   78.908279] system_reg_write: Writing ISP reg[0xa04c] = 0x33
[   78.908285] *** tisp_init: AE0 buffer allocated at 0x020c8000 ***
[   78.908293] system_reg_write: Writing ISP reg[0xa82c] = 0x11f8000
[   78.908300] system_reg_write: Writing ISP reg[0xa830] = 0x11f9000
[   78.908307] system_reg_write: Writing ISP reg[0xa834] = 0x11fa000
[   78.908313] system_reg_write: Writing ISP reg[0xa838] = 0x11fb000
[   78.908320] system_reg_write: Writing ISP reg[0xa83c] = 0x11fc000
[   78.908327] system_reg_write: Writing ISP reg[0xa840] = 0x11fc800
[   78.908333] system_reg_write: Writing ISP reg[0xa844] = 0x11fd000
[   78.908340] system_reg_write: Writing ISP reg[0xa848] = 0x11fd800
[   78.908347] system_reg_write: Writing ISP reg[0xa84c] = 0x33
[   78.908353] *** tisp_init: AE1 buffer allocated at 0x011f8000 ***
[   78.908359] system_reg_write: Writing ISP reg[0x804] = 0x12
[   78.908365] system_reg_write: Writing ISP reg[0x1c] = 0x8
[   78.908372] system_reg_write: Writing ISP reg[0x800] = 0x1
[   78.908377] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   78.908385] tiziano_ae_init: Initializing Auto Exposure (-1066656836x8275@1) - Binary Ninja EXACT
[   78.908392] tiziano_ae_params_refresh: Refreshing AE parameters
[   78.908400] tiziano_ae_params_refresh: AE parameters refreshed
[   78.908405] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   78.908411] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   78.908416] tiziano_ae_para_addr: Setting up AE parameter addresses
[   78.908421] tiziano_ae_para_addr: AE parameter addresses configured
[   78.908427] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   78.908434] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[   78.908441] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[   78.908447] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[   78.908454] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[   78.908461] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[   78.908467] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[   78.908473] system_reg_write: Writing ISP reg[0xa01c] = 0x6a244814
[   78.908480] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[   78.908487] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[   78.908493] system_reg_write: Writing ISP reg[0xa000] = 0x1
[   78.908500] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[   78.908506] tiziano_ae_set_hardware_param: Parameters written to AE0
[   78.908512] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   78.908518] system_reg_write: Writing ISP reg[0xa804] = 0x0
[   78.908525] system_reg_write: Writing ISP reg[0xa808] = 0x0
[   78.908531] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[   78.908537] system_reg_write: Writing ISP reg[0xa810] = 0x0
[   78.908543] system_reg_write: Writing ISP reg[0xa814] = 0x0
[   78.908550] system_reg_write: Writing ISP reg[0xa818] = 0x0
[   78.908556] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[   78.908563] system_reg_write: Writing ISP reg[0xa820] = 0x0
[   78.908569] system_reg_write: Writing ISP reg[0xa824] = 0x0
[   78.908575] system_reg_write: Writing ISP reg[0xa800] = 0x1
[   78.908581] system_reg_write: Writing ISP reg[0xa828] = 0x0
[   78.908587] tiziano_ae_set_hardware_param: Parameters written to AE1
[   78.908593] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   78.908600] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   78.908616] tiziano_deflicker_expt: Generated 119 LUT entries
[   78.908621] tisp_event_set_cb: Setting callback for event 1
[   78.908628] tisp_event_set_cb: Event 1 callback set to c067259c
[   78.908634] tisp_event_set_cb: Setting callback for event 6
[   78.908640] tisp_event_set_cb: Event 6 callback set to c067137c
[   78.908646] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   78.908651] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   78.908659] tiziano_awb_init: Initializing Auto White Balance (-1066656836x8275)
[   78.908665] system_reg_write: Writing ISP reg[0xb000] = 0x1
[   78.908671] system_reg_write: Writing ISP reg[0x1800] = 0x1
[   78.908677] tiziano_awb_init: AWB hardware blocks enabled
[   78.908681] tiziano_gamma_init: Initializing Gamma processing
[   78.908687] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   78.908747] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   78.908752] tiziano_gib_init: Initializing GIB processing
[   78.908757] tiziano_lsc_init: Initializing LSC processing
[   78.908762] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   78.908769] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   78.908775] system_reg_write: Writing ISP reg[0x3800] = 0x11
[   78.908782] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[   78.908787] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   78.908841] tiziano_ccm_init: Initializing Color Correction Matrix
[   78.908847] tiziano_ccm_init: Using linear CCM parameters
[   78.908852] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   78.908858] jz_isp_ccm: EV=64, CT=9984
[   78.908864] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   78.908870] cm_control: saturation=128
[   78.908875] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   78.908882] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   78.908887] tiziano_ccm_init: CCM initialized successfully
[   78.908892] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[   78.908899] system_reg_write: Writing ISP reg[0x4800] = 0x0
[   78.908905] system_reg_write: Writing ISP reg[0x499c] = 0x1
[   78.908910] tiziano_sharpen_init: Initializing Sharpening
[   78.908915] tiziano_sharpen_init: Using linear sharpening parameters
[   78.908921] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   78.908928] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   78.908933] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   78.908959] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   78.908966] system_reg_write: Writing ISP reg[0xb400] = 0x1
[   78.908971] tiziano_sharpen_init: Sharpening initialized successfully
[   78.908977] tiziano_sdns_init: Initializing SDNS processing
[   78.908984] tiziano_sdns_init: Using linear SDNS parameters
[   78.908989] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   78.908996] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   78.909001] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   78.909034] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   78.909041] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[   78.909046] tiziano_sdns_init: SDNS processing initialized successfully
[   78.909053] tiziano_mdns_init: Initializing MDNS processing (-1066656836x8275)
[   78.909058] tiziano_mdns_init: Using linear MDNS parameters
[   78.909068] tiziano_mdns_init: MDNS processing initialized successfully
[   78.909073] tiziano_clm_init: Initializing CLM processing
[   78.909079] tiziano_dpc_init: Initializing DPC processing
[   78.909084] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   78.909089] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   78.909096] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   78.909101] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   78.909116] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   78.909123] system_reg_write: Writing ISP reg[0xa200] = 0x1
[   78.909128] tiziano_hldc_init: Initializing HLDC processing
[   78.909135] system_reg_write: Writing ISP reg[0x9044] = 0x3
[   78.909141] tiziano_defog_init: Initializing Defog processing (-1066656836x8275)
[   78.909148] tiziano_adr_init: Initializing ADR processing (-1066656836x8275)
[   78.909155] system_reg_write: Writing ISP reg[0x4000] = 0x2816049e
[   78.909161] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[   78.909168] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[   78.909175] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[   78.909181] system_reg_write: Writing ISP reg[0x401c] = 0x49e0000
[   78.909187] system_reg_write: Writing ISP reg[0x4020] = 0x4dfe093c
[   78.909194] system_reg_write: Writing ISP reg[0x4024] = 0x727e0dda
[   78.909201] system_reg_write: Writing ISP reg[0x4028] = 0xc06c1bbc
[   78.909207] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[   78.909215] system_reg_write: Writing ISP reg[0x4458] = 0x9a968126
[   78.909220] tiziano_adr_params_refresh: Refreshing ADR parameters
[   78.909225] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   78.909231] tiziano_adr_params_init: Initializing ADR parameter arrays
[   78.909237] tisp_adr_set_params: Writing ADR parameters to registers
[   78.909269] tisp_adr_set_params: ADR parameters written to hardware
[   78.909275] tisp_event_set_cb: Setting callback for event 18
[   78.909282] tisp_event_set_cb: Event 18 callback set to c0672c7c
[   78.909287] tisp_event_set_cb: Setting callback for event 2
[   78.909294] tisp_event_set_cb: Event 2 callback set to c0670fcc
[   78.909299] tiziano_adr_init: ADR processing initialized successfully
[   78.909306] tiziano_af_init: Initializing Auto Focus (-1066656836x8275)
[   78.909311] tiziano_bcsh_init: Initializing BCSH processing
[   78.909316] tiziano_ydns_init: Initializing YDNS processing
[   78.909321] tiziano_rdns_init: Initializing RDNS processing
[   78.909327] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   78.909332] tisp_event_init: Initializing ISP event system
[   78.909341] tisp_event_init: SAFE event system initialized with 20 nodes
[   78.909347] tisp_event_set_cb: Setting callback for event 4
[   78.909353] tisp_event_set_cb: Event 4 callback set to c0670ff8
[   78.909359] tisp_event_set_cb: Setting callback for event 5
[   78.909365] tisp_event_set_cb: Event 5 callback set to c0671b90
[   78.909371] tisp_event_set_cb: Setting callback for event 7
[   78.909377] tisp_event_set_cb: Event 7 callback set to c0671080
[   78.909383] tisp_event_set_cb: Setting callback for event 9
[   78.909389] tisp_event_set_cb: Event 9 callback set to c0671100
[   78.909395] tisp_event_set_cb: Setting callback for event 8
[   78.909401] tisp_event_set_cb: Event 8 callback set to c06711b4
[   78.909406] *** tisp_init: STARTING EVENT PROCESSING THREAD ***
[   78.909413] *** system_irq_func_set: Registered handler at index 13 ***
[   78.909419] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   78.909425] tisp_param_operate_init: Initializing parameter operations
[   78.909432] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   78.909437] tisp_code_create_tuning_node: Device already created, skipping
[   78.909443] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[   78.909450] *** tx_isp_subdev_pipo: SAFE struct member access implementation ***
[   78.909457] tx_isp_subdev_pipo: entry - sd=85bc6c00, arg=80487bf8
[   78.909463] tx_isp_subdev_pipo: vic_dev retrieved: 85bc6c00
[   78.909468] tx_isp_subdev_pipo: set processing = 1 (safe struct access)
[   78.909474] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures
[   78.909479] tx_isp_subdev_pipo: initialized linked list heads (safe Linux API)
[   78.909485] tx_isp_subdev_pipo: initialized spinlock
[   78.909493] tx_isp_subdev_pipo: set function pointers - qbuf=c066d510, clearbuf=c066c664, s_stream=c066d06c, sd=85bc6c00
[   78.909501] tx_isp_subdev_pipo: added buffer entry 0 to free list
[   78.909507] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   78.909514] tx_isp_subdev_pipo: added buffer entry 1 to free list
[   78.909521] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   78.909527] tx_isp_subdev_pipo: added buffer entry 2 to free list
[   78.909533] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   78.909539] tx_isp_subdev_pipo: added buffer entry 3 to free list
[   78.909546] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   78.909552] tx_isp_subdev_pipo: added buffer entry 4 to free list
[   78.909559] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   78.909565] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   78.909570] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   78.909576] tx_isp_subdev_pipo: completed successfully, returning 0
[   78.909581] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[   78.909587] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[   78.909593] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   78.909599] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   78.909605] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[   78.909611] ispcore_core_ops_init: Complete, result=0<6>[   78.909617] FRAME CHANNEL OPEN: core init ret=0
[   78.909625] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   78.909631] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   78.909637] *** FRAME CHANNEL 0: Initialized state ***
[   78.909642] *** CRITICAL FIX: Frame channel device stored at file+0x70 to prevent crash ***
[   78.909648] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   78.909656] Channel 0: Format 1920x1080, pixfmt=0x3231564e, minor=54
[   78.909697] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc07056c3 ***
[   78.909707] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   78.909715] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   78.910348] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[   78.910361] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   78.910368] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   78.910375] Channel 0: Request 4 buffers, type=1 memory=2
[   78.910381] Channel 0: USERPTR mode - client will provide buffers
[   78.910465] Channel 0: USERPTR mode - 4 user buffers expected
[   78.910473] *** Channel 0: VIC active_buffer_count set to 4 ***
[   78.910479] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   78.910505] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[   78.910513] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   78.910519] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[   78.910527] *** Channel 0: QBUF - Validation: index=0, buffer_count=4 ***
[   78.910533] *** Channel 0: QBUF - Queue buffer index=0 ***
[   78.910539] *** QBUF: No driver buffer for index 0 - continuing for VBM mode ***
[   78.910549] *** Channel 0: QBUF details: memory=2 index=0 length=3133440 bytesused=0 flags=0x0 field=0 ***
[   78.910557] *** Channel 0: QBUF - Using candidate phys=0x6f58700 from buffer (memory=2) ***
[   78.910566] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x6300000 (base=0x6300000 step=3110400 index=0) ***
[   78.910575] *** Channel 0: QBUF - Programming VIC buffer[0] = 0x6300000 (size=3136320) ***
[   78.910582] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[   78.910588] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[   78.910595] *** vic_event_handler: Processing event 0x3000008 ***
[   78.910601] VIC EVENT: QBUF -> entry addr=0x6300000 idx=0 (calling ispvic_frame_channel_qbuf)
[   78.910609] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6300000 -> VIC[0x318] (slot 0) ***
[   78.910617] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[   78.910623] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[   78.910629] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[   78.910636] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   78.910647] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[   78.910654] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   78.910660] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[   78.910667] *** Channel 0: QBUF - Validation: index=1, buffer_count=4 ***
[   78.910673] *** Channel 0: QBUF - Queue buffer index=1 ***
[   78.910679] *** QBUF: No driver buffer for index 1 - continuing for VBM mode ***
[   78.910688] *** Channel 0: QBUF details: memory=2 index=1 length=3133440 bytesused=0 flags=0x0 field=0 ***
[   78.910696] *** Channel 0: QBUF - Using candidate phys=0x7255700 from buffer (memory=2) ***
[   78.910704] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x65f7600 (base=0x6300000 step=3110400 index=1) ***
[   78.910715] *** Channel 0: QBUF - Adjusted phys by VIC stride: old=0x65f7600 -> new=0x68eec00 (base=0x6300000 stride=3840 h=1080 step=6220800 idx=1) ***
[   78.910723] *** Channel 0: QBUF - Programming VIC buffer[1] = 0x68eec00 (size=3136320) ***
[   78.910730] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[   78.910736] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[   78.910742] *** vic_event_handler: Processing event 0x3000008 ***
[   78.910749] VIC EVENT: QBUF -> entry addr=0x68eec00 idx=1 (calling ispvic_frame_channel_qbuf)
[   78.910756] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x68eec00 -> VIC[0x31c] (slot 1) ***
[   78.910762] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[   78.910768] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[   78.910774] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[   78.910780] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   78.910789] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[   78.910795] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   78.910801] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[   78.910809] *** Channel 0: QBUF - Validation: index=2, buffer_count=4 ***
[   78.910815] *** Channel 0: QBUF - Queue buffer index=2 ***
[   78.910821] *** QBUF: No driver buffer for index 2 - continuing for VBM mode ***
[   78.910829] *** Channel 0: QBUF details: memory=2 index=2 length=3133440 bytesused=0 flags=0x0 field=0 ***
[   78.910837] *** Channel 0: QBUF - Using candidate phys=0x7552700 from buffer (memory=2) ***
[   78.910845] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x68eec00 (base=0x6300000 step=3110400 index=2) ***
[   78.910856] *** Channel 0: QBUF - Adjusted phys by VIC stride: old=0x68eec00 -> new=0x6edd800 (base=0x6300000 stride=3840 h=1080 step=6220800 idx=2) ***
[   78.910865] *** Channel 0: QBUF - Programming VIC buffer[2] = 0x6edd800 (size=3136320) ***
[   78.910871] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[   78.910877] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[   78.910883] *** vic_event_handler: Processing event 0x3000008 ***
[   78.910890] VIC EVENT: QBUF -> entry addr=0x6edd800 idx=2 (calling ispvic_frame_channel_qbuf)
[   78.910897] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6edd800 -> VIC[0x320] (slot 2) ***
[   78.910903] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[   78.910909] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[   78.910915] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[   78.910921] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   78.910930] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[   78.910937] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   78.910943] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[   78.910950] *** Channel 0: QBUF - Validation: index=3, buffer_count=4 ***
[   78.910956] *** Channel 0: QBUF - Queue buffer index=3 ***
[   78.910962] *** QBUF: No driver buffer for index 3 - continuing for VBM mode ***
[   78.910971] *** Channel 0: QBUF details: memory=2 index=3 length=3133440 bytesused=0 flags=0x0 field=0 ***
[   78.910979] *** Channel 0: QBUF - Using candidate phys=0x784f700 from buffer (memory=2) ***
[   78.910987] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x6be6200 (base=0x6300000 step=3110400 index=3) ***
[   78.910997] *** Channel 0: QBUF - Adjusted phys by VIC stride: old=0x6be6200 -> new=0x74cc400 (base=0x6300000 stride=3840 h=1080 step=6220800 idx=3) ***
[   78.911006] *** Channel 0: QBUF - Programming VIC buffer[3] = 0x74cc400 (size=3136320) ***
[   78.911012] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[   78.911018] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[   78.911024] *** vic_event_handler: Processing event 0x3000008 ***
[   78.911031] VIC EVENT: QBUF -> entry addr=0x74cc400 idx=3 (calling ispvic_frame_channel_qbuf)
[   78.911039] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x74cc400 -> VIC[0x324] (slot 3) ***
[   78.911045] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[   78.911050] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[   78.911056] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[   78.911062] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   78.911151] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0x80045612 ***
[   78.911162] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   78.911169] Channel 0: VIDIOC_STREAMON request, type=1
[   78.911175] *** Channel 0: STREAMON aborted - no sensor registered yet ***
[   78.911354] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[   78.911366] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   78.911373] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   78.911380] Channel 0: Request 0 buffers, type=1 memory=2
[   78.911385] Channel 0: Freeing existing buffers
[   78.911391] *** Channel 0: VIC active_buffer_count cleared ***
[   78.911839] *** FRAME CHANNEL 0 RELEASED ***
[   78.943175] *** FRAME CHANNEL OPEN: minor=53 ***
[   78.943189] *** ispcore_core_ops_init: ENTRY - sd=85f34000, on=1 ***
[   78.943197] *** ispcore_core_ops_init: sd->dev_priv=85bc6800, sd->host_priv=  (null) ***
[   78.943204] *** ispcore_core_ops_init: sd->pdev=c06a0630, sd->ops=c06a13e8 ***
[   78.943210] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   78.943216] *** ispcore_core_ops_init: ISP device=85f34000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   78.943225] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.943234] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd2000 (name=gc2053) ***
[   78.943241] *** tx_isp_get_sensor: Found real sensor: 85dd2000 ***
[   78.943247] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   78.943251] *** ispcore_core_ops_init: s0 (core_dev) = 85bc6800 from sd->dev_priv ***
[   78.943259] ispcore_core_ops_init: core_dev=85bc6800, vic_dev=85bc6c00, vic_state=1
[   78.943264] *** ispcore_core_ops_init: VIC state is 1 - MAIN INITIALIZATION PATH ****** ispcore_core_ops_init: Enabling ISP clocks with simple approach ***
[   78.943275] *** CGU_ISP clock enabled at 100MHz ****** ISP clock enabled ***
[   78.943286] *** CSI clock enabled ****** IPU clock enabled ***
[   78.943297] *** ispcore_core_ops_init: Simple clock enablement complete ****** ispcore_core_ops_init: Calling tisp_init with sensor attributes ***
[   78.943305] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   78.943311] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   78.943319] tisp_init: Using sensor parameters - -1066656836x8275@1, mode=9
[   78.943325] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-t31.bin ***
[   78.943359] *** load_isp_tuning_file: File size = 159736 bytes ***
[   78.943938] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[   78.943984] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-t31.bin ***
[   78.943992] *** tisp_init: Standard tuning parameters loaded successfully ***
[   78.943999] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-cust-t31.bin ***
[   78.944044] *** load_isp_tuning_file: File size = 159736 bytes ***
[   78.944623] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[   78.944667] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-cust-t31.bin ***
[   78.944674] *** tisp_init: Custom tuning parameters loaded successfully ***
[   78.944682] system_reg_write: Writing ISP reg[0x4] = 0x1bbc2053
[   78.944689] system_reg_write: Writing ISP reg[0x8] = 0x0
[   78.944695] system_reg_write: Writing ISP reg[0x1c] = 0x3f00
[   78.944701] tisp_set_csc_version: Setting CSC version 0
[   78.944708] system_reg_write: Writing ISP reg[0xc] = 0x80700008
[   78.944714] tisp_init: Set ISP top bypass to 0x80700008 (reference-standardize)
[   78.944721] system_reg_write: Writing ISP reg[0x30] = 0xffffffff
[   78.944727] system_reg_write: Writing ISP reg[0x10] = 0x133
[   78.944733] tisp_init: ISP memory buffers configured
[   78.944738] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   78.944746] tiziano_ae_init: Initializing Auto Exposure (-1066656836x8275@1) - Binary Ninja EXACT
[   78.944755] tiziano_ae_params_refresh: Refreshing AE parameters
[   78.944767] tiziano_ae_params_refresh: AE parameters refreshed
[   78.944773] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   78.944779] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   78.944785] tiziano_ae_para_addr: Setting up AE parameter addresses
[   78.944791] tiziano_ae_para_addr: AE parameter addresses configured
[   78.944797] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   78.944804] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[   78.944811] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[   78.944817] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[   78.944824] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[   78.944831] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[   78.944837] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[   78.944844] system_reg_write: Writing ISP reg[0xa01c] = 0x6a244814
[   78.944851] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[   78.944857] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[   78.944863] system_reg_write: Writing ISP reg[0xa000] = 0x1
[   78.944870] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[   78.944876] tiziano_ae_set_hardware_param: Parameters written to AE0
[   78.944883] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   78.944889] system_reg_write: Writing ISP reg[0xa804] = 0x0
[   78.944895] system_reg_write: Writing ISP reg[0xa808] = 0x0
[   78.944902] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[   78.944908] system_reg_write: Writing ISP reg[0xa810] = 0x0
[   78.944915] system_reg_write: Writing ISP reg[0xa814] = 0x0
[   78.944921] system_reg_write: Writing ISP reg[0xa818] = 0x0
[   78.944927] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[   78.944933] system_reg_write: Writing ISP reg[0xa820] = 0x0
[   78.944940] system_reg_write: Writing ISP reg[0xa824] = 0x0
[   78.944947] system_reg_write: Writing ISP reg[0xa800] = 0x1
[   78.944953] system_reg_write: Writing ISP reg[0xa828] = 0x0
[   78.944959] tiziano_ae_set_hardware_param: Parameters written to AE1
[   78.944964] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   78.944973] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   78.944990] tiziano_deflicker_expt: Generated 119 LUT entries
[   78.944996] tisp_event_set_cb: Setting callback for event 1
[   78.945003] tisp_event_set_cb: Event 1 callback set to c067259c
[   78.945009] tisp_event_set_cb: Setting callback for event 6
[   78.945016] tisp_event_set_cb: Event 6 callback set to c067137c
[   78.945021] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   78.945027] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   78.945035] tiziano_awb_init: Initializing Auto White Balance (-1066656836x8275)
[   78.945041] system_reg_write: Writing ISP reg[0xb000] = 0x1
[   78.945047] system_reg_write: Writing ISP reg[0x1800] = 0x1
[   78.945053] tiziano_awb_init: AWB hardware blocks enabled
[   78.945059] tiziano_gamma_init: Initializing Gamma processing
[   78.945064] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   78.945124] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   78.945129] tiziano_gib_init: Initializing GIB processing
[   78.945135] tiziano_lsc_init: Initializing LSC processing
[   78.945141] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   78.945147] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   78.945154] system_reg_write: Writing ISP reg[0x3800] = 0x11
[   78.945161] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[   78.945166] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   78.945228] tiziano_ccm_init: Initializing Color Correction Matrix
[   78.945233] tiziano_ccm_init: Using linear CCM parameters
[   78.945239] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   78.945246] jz_isp_ccm: EV=64, CT=9984
[   78.945253] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   78.945259] cm_control: saturation=128
[   78.945264] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   78.945271] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   78.945276] tiziano_ccm_init: CCM initialized successfully
[   78.945281] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[   78.945288] system_reg_write: Writing ISP reg[0x4800] = 0x0
[   78.945295] system_reg_write: Writing ISP reg[0x499c] = 0x1
[   78.945300] tiziano_sharpen_init: Initializing Sharpening
[   78.945306] tiziano_sharpen_init: Using linear sharpening parameters
[   78.945311] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   78.945319] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   78.945325] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   78.945351] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   78.945357] system_reg_write: Writing ISP reg[0xb400] = 0x1
[   78.945363] tiziano_sharpen_init: Sharpening initialized successfully
[   78.945369] tiziano_sdns_init: Initializing SDNS processing
[   78.945377] tiziano_sdns_init: Using linear SDNS parameters
[   78.945382] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   78.945389] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   78.945395] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   78.945428] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   78.945435] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[   78.945440] tiziano_sdns_init: SDNS processing initialized successfully
[   78.945447] tiziano_mdns_init: Initializing MDNS processing (-1066656836x8275)
[   78.945452] tiziano_mdns_init: Using linear MDNS parameters
[   78.945463] tiziano_mdns_init: MDNS processing initialized successfully
[   78.945468] tiziano_clm_init: Initializing CLM processing
[   78.945473] tiziano_dpc_init: Initializing DPC processing
[   78.945479] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   78.945485] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   78.945492] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   78.945497] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   78.945513] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   78.945519] system_reg_write: Writing ISP reg[0xa200] = 0x1
[   78.945525] tiziano_hldc_init: Initializing HLDC processing
[   78.945531] system_reg_write: Writing ISP reg[0x9044] = 0x3
[   78.945538] tiziano_defog_init: Initializing Defog processing (-1066656836x8275)
[   78.945545] tiziano_adr_init: Initializing ADR processing (-1066656836x8275)
[   78.945551] system_reg_write: Writing ISP reg[0x4000] = 0x2816049e
[   78.945559] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[   78.945565] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[   78.945571] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[   78.945579] system_reg_write: Writing ISP reg[0x401c] = 0x49e0000
[   78.945585] system_reg_write: Writing ISP reg[0x4020] = 0x4dfe093c
[   78.945592] system_reg_write: Writing ISP reg[0x4024] = 0x727e0dda
[   78.945599] system_reg_write: Writing ISP reg[0x4028] = 0xc06c1bbc
[   78.945605] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[   78.945612] system_reg_write: Writing ISP reg[0x4458] = 0x9a968126
[   78.945617] tiziano_adr_params_refresh: Refreshing ADR parameters
[   78.945623] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   78.945629] tiziano_adr_params_init: Initializing ADR parameter arrays
[   78.945636] tisp_adr_set_params: Writing ADR parameters to registers
[   78.945669] tisp_adr_set_params: ADR parameters written to hardware
[   78.945675] tisp_event_set_cb: Setting callback for event 18
[   78.945681] tisp_event_set_cb: Event 18 callback set to c0672c7c
[   78.945687] tisp_event_set_cb: Setting callback for event 2
[   78.945693] tisp_event_set_cb: Event 2 callback set to c0670fcc
[   78.945699] tiziano_adr_init: ADR processing initialized successfully
[   78.945705] tiziano_af_init: Initializing Auto Focus (-1066656836x8275)
[   78.945711] tiziano_bcsh_init: Initializing BCSH processing
[   78.945715] tiziano_ydns_init: Initializing YDNS processing
[   78.945721] tiziano_rdns_init: Initializing RDNS processing
[   78.945726] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[   78.945733] tiziano_wdr_init: Initializing WDR processing (-1066656836x8275)
[   78.945739] tisp_gb_init: Initializing GB processing for WDR
[   78.945745] tisp_dpc_wdr_en: Enable DPC WDR mode
[   78.945750] tisp_lsc_wdr_en: Enable LSC WDR mode
[   78.945756] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   78.945761] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   78.945767] tisp_ccm_wdr_en: Enable CCM WDR mode
[   78.945772] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   78.945778] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   78.945783] tisp_adr_wdr_en: Enable ADR WDR mode
[   78.945789] tisp_defog_wdr_en: Enable Defog WDR mode
[   78.945794] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   78.945799] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   78.945805] tisp_ae_wdr_en: Enable AE WDR mode
[   78.945811] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   78.945816] tiziano_wdr_init: WDR processing initialized successfully
[   78.945821] tisp_gb_init: Initializing GB processing for WDR
[   78.945827] tisp_dpc_wdr_en: Enable DPC WDR mode
[   78.945832] tisp_lsc_wdr_en: Enable LSC WDR mode
[   78.945837] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   78.945843] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   78.945848] tisp_ccm_wdr_en: Enable CCM WDR mode
[   78.945853] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   78.945859] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   78.945864] tisp_adr_wdr_en: Enable ADR WDR mode
[   78.945869] tisp_defog_wdr_en: Enable Defog WDR mode
[   78.945875] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   78.945881] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   78.945886] tisp_ae_wdr_en: Enable AE WDR mode
[   78.945891] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   78.945896] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[   78.945901] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   78.945913] system_reg_write: Writing ISP reg[0xa02c] = 0x5b8000
[   78.945921] system_reg_write: Writing ISP reg[0xa030] = 0x5b9000
[   78.945927] system_reg_write: Writing ISP reg[0xa034] = 0x5ba000
[   78.945934] system_reg_write: Writing ISP reg[0xa038] = 0x5bb000
[   78.945940] system_reg_write: Writing ISP reg[0xa03c] = 0x5bc000
[   78.945947] system_reg_write: Writing ISP reg[0xa040] = 0x5bc800
[   78.945954] system_reg_write: Writing ISP reg[0xa044] = 0x5bd000
[   78.945961] system_reg_write: Writing ISP reg[0xa048] = 0x5bd800
[   78.945967] system_reg_write: Writing ISP reg[0xa04c] = 0x33
[   78.945973] *** tisp_init: AE0 buffer allocated at 0x005b8000 ***
[   78.945981] system_reg_write: Writing ISP reg[0xa82c] = 0x5c0000
[   78.945987] system_reg_write: Writing ISP reg[0xa830] = 0x5c1000
[   78.945993] system_reg_write: Writing ISP reg[0xa834] = 0x5c2000
[   78.946000] system_reg_write: Writing ISP reg[0xa838] = 0x5c3000
[   78.946007] system_reg_write: Writing ISP reg[0xa83c] = 0x5c4000
[   78.946013] system_reg_write: Writing ISP reg[0xa840] = 0x5c4800
[   78.946020] system_reg_write: Writing ISP reg[0xa844] = 0x5c5000
[   78.946027] system_reg_write: Writing ISP reg[0xa848] = 0x5c5800
[   78.946033] system_reg_write: Writing ISP reg[0xa84c] = 0x33
[   78.946039] *** tisp_init: AE1 buffer allocated at 0x005c0000 ***
[   78.946046] system_reg_write: Writing ISP reg[0x804] = 0x12
[   78.946052] system_reg_write: Writing ISP reg[0x1c] = 0x8
[   78.946059] system_reg_write: Writing ISP reg[0x800] = 0x1
[   78.946063] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   78.946071] tiziano_ae_init: Initializing Auto Exposure (-1066656836x8275@1) - Binary Ninja EXACT
[   78.946078] tiziano_ae_params_refresh: Refreshing AE parameters
[   78.946086] tiziano_ae_params_refresh: AE parameters refreshed
[   78.946092] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   78.946097] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   78.946103] tiziano_ae_para_addr: Setting up AE parameter addresses
[   78.946108] tiziano_ae_para_addr: AE parameter addresses configured
[   78.946114] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   78.946121] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[   78.946127] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[   78.946134] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[   78.946141] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[   78.946147] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[   78.946154] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[   78.946161] system_reg_write: Writing ISP reg[0xa01c] = 0x6a244814
[   78.946167] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[   78.946174] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[   78.946180] system_reg_write: Writing ISP reg[0xa000] = 0x1
[   78.946187] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[   78.946193] tiziano_ae_set_hardware_param: Parameters written to AE0
[   78.946199] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   78.946205] system_reg_write: Writing ISP reg[0xa804] = 0x0
[   78.946211] system_reg_write: Writing ISP reg[0xa808] = 0x0
[   78.946218] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[   78.946224] system_reg_write: Writing ISP reg[0xa810] = 0x0
[   78.946231] system_reg_write: Writing ISP reg[0xa814] = 0x0
[   78.946237] system_reg_write: Writing ISP reg[0xa818] = 0x0
[   78.946243] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[   78.946250] system_reg_write: Writing ISP reg[0xa820] = 0x0
[   78.946256] system_reg_write: Writing ISP reg[0xa824] = 0x0
[   78.946262] system_reg_write: Writing ISP reg[0xa800] = 0x1
[   78.946269] system_reg_write: Writing ISP reg[0xa828] = 0x0
[   78.946275] tiziano_ae_set_hardware_param: Parameters written to AE1
[   78.946280] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   78.946287] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   78.946303] tiziano_deflicker_expt: Generated 119 LUT entries
[   78.946309] tisp_event_set_cb: Setting callback for event 1
[   78.946315] tisp_event_set_cb: Event 1 callback set to c067259c
[   78.946321] tisp_event_set_cb: Setting callback for event 6
[   78.946327] tisp_event_set_cb: Event 6 callback set to c067137c
[   78.946333] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   78.946339] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   78.946346] tiziano_awb_init: Initializing Auto White Balance (-1066656836x8275)
[   78.946352] system_reg_write: Writing ISP reg[0xb000] = 0x1
[   78.946359] system_reg_write: Writing ISP reg[0x1800] = 0x1
[   78.946364] tiziano_awb_init: AWB hardware blocks enabled
[   78.946369] tiziano_gamma_init: Initializing Gamma processing
[   78.946375] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   78.946434] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   78.946439] tiziano_gib_init: Initializing GIB processing
[   78.946444] tiziano_lsc_init: Initializing LSC processing
[   78.946449] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   78.946456] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   78.946462] system_reg_write: Writing ISP reg[0x3800] = 0x11
[   78.946469] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[   78.946474] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   78.946529] tiziano_ccm_init: Initializing Color Correction Matrix
[   78.946533] tiziano_ccm_init: Using linear CCM parameters
[   78.946539] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   78.946545] jz_isp_ccm: EV=64, CT=9984
[   78.946551] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   78.946557] cm_control: saturation=128
[   78.946562] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   78.946569] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   78.946574] tiziano_ccm_init: CCM initialized successfully
[   78.946579] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[   78.946585] system_reg_write: Writing ISP reg[0x4800] = 0x0
[   78.946592] system_reg_write: Writing ISP reg[0x499c] = 0x1
[   78.946597] tiziano_sharpen_init: Initializing Sharpening
[   78.946603] tiziano_sharpen_init: Using linear sharpening parameters
[   78.946608] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   78.946615] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   78.946621] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   78.946647] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   78.946653] system_reg_write: Writing ISP reg[0xb400] = 0x1
[   78.946659] tiziano_sharpen_init: Sharpening initialized successfully
[   78.946664] tiziano_sdns_init: Initializing SDNS processing
[   78.946671] tiziano_sdns_init: Using linear SDNS parameters
[   78.946677] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   78.946683] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   78.946689] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   78.946721] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   78.946727] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[   78.946733] tiziano_sdns_init: SDNS processing initialized successfully
[   78.946740] tiziano_mdns_init: Initializing MDNS processing (-1066656836x8275)
[   78.946745] tiziano_mdns_init: Using linear MDNS parameters
[   78.946755] tiziano_mdns_init: MDNS processing initialized successfully
[   78.946761] tiziano_clm_init: Initializing CLM processing
[   78.946766] tiziano_dpc_init: Initializing DPC processing
[   78.946771] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   78.946777] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   78.946783] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   78.946789] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   78.946804] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   78.946811] system_reg_write: Writing ISP reg[0xa200] = 0x1
[   78.946816] tiziano_hldc_init: Initializing HLDC processing
[   78.946822] system_reg_write: Writing ISP reg[0x9044] = 0x3
[   78.946829] tiziano_defog_init: Initializing Defog processing (-1066656836x8275)
[   78.946835] tiziano_adr_init: Initializing ADR processing (-1066656836x8275)
[   78.946842] system_reg_write: Writing ISP reg[0x4000] = 0x2816049e
[   78.946849] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[   78.946855] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[   78.946862] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[   78.946869] system_reg_write: Writing ISP reg[0x401c] = 0x49e0000
[   78.946875] system_reg_write: Writing ISP reg[0x4020] = 0x4dfe093c
[   78.946882] system_reg_write: Writing ISP reg[0x4024] = 0x727e0dda
[   78.946889] system_reg_write: Writing ISP reg[0x4028] = 0xc06c1bbc
[   78.946895] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[   78.946902] system_reg_write: Writing ISP reg[0x4458] = 0x9a968126
[   78.946907] tiziano_adr_params_refresh: Refreshing ADR parameters
[   78.946913] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   78.946919] tiziano_adr_params_init: Initializing ADR parameter arrays
[   78.946925] tisp_adr_set_params: Writing ADR parameters to registers
[   78.946957] tisp_adr_set_params: ADR parameters written to hardware
[   78.946963] tisp_event_set_cb: Setting callback for event 18
[   78.946970] tisp_event_set_cb: Event 18 callback set to c0672c7c
[   78.946975] tisp_event_set_cb: Setting callback for event 2
[   78.946982] tisp_event_set_cb: Event 2 callback set to c0670fcc
[   78.946987] tiziano_adr_init: ADR processing initialized successfully
[   78.946993] tiziano_af_init: Initializing Auto Focus (-1066656836x8275)
[   78.946999] tiziano_bcsh_init: Initializing BCSH processing
[   78.947004] tiziano_ydns_init: Initializing YDNS processing
[   78.947009] tiziano_rdns_init: Initializing RDNS processing
[   78.947015] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   78.947020] tisp_event_init: Initializing ISP event system
[   78.947029] tisp_event_init: SAFE event system initialized with 20 nodes
[   78.947034] tisp_event_set_cb: Setting callback for event 4
[   78.947041] tisp_event_set_cb: Event 4 callback set to c0670ff8
[   78.947046] tisp_event_set_cb: Setting callback for event 5
[   78.947053] tisp_event_set_cb: Event 5 callback set to c0671b90
[   78.947058] tisp_event_set_cb: Setting callback for event 7
[   78.947065] tisp_event_set_cb: Event 7 callback set to c0671080
[   78.947070] tisp_event_set_cb: Setting callback for event 9
[   78.947077] tisp_event_set_cb: Event 9 callback set to c0671100
[   78.947082] tisp_event_set_cb: Setting callback for event 8
[   78.947089] tisp_event_set_cb: Event 8 callback set to c06711b4
[   78.947094] *** tisp_init: STARTING EVENT PROCESSING THREAD ***
[   78.947100] *** system_irq_func_set: Registered handler at index 13 ***
[   78.947106] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   78.947112] tisp_param_operate_init: Initializing parameter operations
[   78.947119] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   78.947125] tisp_code_create_tuning_node: Device already created, skipping
[   78.947131] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[   78.947137] *** tx_isp_subdev_pipo: SAFE struct member access implementation ***
[   78.947144] tx_isp_subdev_pipo: entry - sd=85bc6c00, arg=820afbf8
[   78.947150] tx_isp_subdev_pipo: vic_dev retrieved: 85bc6c00
[   78.947155] tx_isp_subdev_pipo: set processing = 1 (safe struct access)
[   78.947161] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures
[   78.947167] tx_isp_subdev_pipo: initialized linked list heads (safe Linux API)
[   78.947171] tx_isp_subdev_pipo: initialized spinlock
[   78.947180] tx_isp_subdev_pipo: set function pointers - qbuf=c066d510, clearbuf=c066c664, s_stream=c066d06c, sd=85bc6c00
[   78.947188] tx_isp_subdev_pipo: added buffer entry 0 to free list
[   78.947195] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   78.947201] tx_isp_subdev_pipo: added buffer entry 1 to free list
[   78.947207] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   78.947213] tx_isp_subdev_pipo: added buffer entry 2 to free list
[   78.947220] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   78.947227] tx_isp_subdev_pipo: added buffer entry 3 to free list
[   78.947233] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   78.947239] tx_isp_subdev_pipo: added buffer entry 4 to free list
[   78.947245] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   78.947251] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   78.947257] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   78.947263] tx_isp_subdev_pipo: completed successfully, returning 0
[   78.947268] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[   78.947274] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[   78.947280] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   78.947285] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   78.947292] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[   78.947297] ispcore_core_ops_init: Complete, result=0<6>[   78.947304] FRAME CHANNEL OPEN: core init ret=0
[   78.947311] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   78.947317] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   78.947323] *** FRAME CHANNEL 1: Initialized state ***
[   78.947328] *** CRITICAL FIX: Frame channel device stored at file+0x70 to prevent crash ***
[   78.947335] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   78.947343] Channel 1: Format 640x360, pixfmt=0x3231564e, minor=53
[   78.947383] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc07056c3 ***
[   78.947393] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   78.947401] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   78.948250] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[   78.948262] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   78.948269] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   78.948276] Channel 1: Request 2 buffers, type=1 memory=2
[   78.948282] Channel 1: USERPTR mode - client will provide buffers
[   78.948288] Channel 1: USERPTR mode - 2 user buffers expected
[   78.948295] *** Channel 1: VIC active_buffer_count set to 2 ***
[   78.948301] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   78.948316] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[   78.948323] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   78.948329] *** Channel 1: QBUF - EXACT Binary Ninja implementation ***
[   78.948337] *** Channel 1: QBUF - Validation: index=0, buffer_count=2 ***
[   78.948343] *** Channel 1: QBUF - Queue buffer index=0 ***
[   78.948349] *** QBUF: No driver buffer for index 0 - continuing for VBM mode ***
[   78.948359] *** Channel 1: QBUF details: memory=2 index=0 length=353280 bytesused=0 flags=0x0 field=0 ***
[   78.948367] *** VIC STRIDE (ch1): Programmed NV12 stride=656 (H=360, size=354240) ***
[   78.948375] *** Channel 1: QBUF - Using candidate phys=0x7092800 from buffer (memory=2) ***
[   78.948383] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   78.948392] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[   78.948399] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   78.948405] *** Channel 1: QBUF - EXACT Binary Ninja implementation ***
[   78.948412] *** Channel 1: QBUF - Validation: index=1, buffer_count=2 ***
[   78.948419] *** Channel 1: QBUF - Queue buffer index=1 ***
[   78.948424] *** QBUF: No driver buffer for index 1 - continuing for VBM mode ***
[   78.948433] *** Channel 1: QBUF details: memory=2 index=1 length=353280 bytesused=0 flags=0x0 field=0 ***
[   78.948441] *** VIC STRIDE (ch1): Programmed NV12 stride=656 (H=360, size=354240) ***
[   78.948449] *** Channel 1: QBUF - Using candidate phys=0x70e8c00 from buffer (memory=2) ***
[   78.948455] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   78.948549] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0x80045612 ***
[   78.948559] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   78.948566] Channel 1: VIDIOC_STREAMON request, type=1
[   78.948573] *** Channel 1: STREAMON aborted - no sensor registered yet ***
[   78.948722] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[   78.948733] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   78.948739] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   78.948747] Channel 1: Request 0 buffers, type=1 memory=2
[   78.948752] Channel 1: Freeing existing buffers
[   78.948758] *** Channel 1: VIC active_buffer_count cleared ***
[   78.949471] *** FRAME CHANNEL 1 RELEASED ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   78.907225] system_reg_write: Writing ISP reg[0xa810] = 0x0
[   78.907232] system_reg_write: Writing ISP reg[0xa814] = 0x0
[   78.907238] system_reg_write: Writing ISP reg[0xa818] = 0x0
[   78.907245] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[   78.907251] system_reg_write: Writing ISP reg[0xa820] = 0x0
[   78.907257] system_reg_write: Writing ISP reg[0xa824] = 0x0
[   78.907264] system_reg_write: Writing ISP reg[0xa800] = 0x1
[   78.907270] system_reg_write: Writing ISP reg[0xa828] = 0x0
[   78.907276] tiziano_ae_set_hardware_param: Parameters written to AE1
[   78.907282] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   78.907290] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   78.907307] tiziano_deflicker_expt: Generated 119 LUT entries
[   78.907313] tisp_event_set_cb: Setting callback for event 1
[   78.907320] tisp_event_set_cb: Event 1 callback set to c067259c
[   78.907326] tisp_event_set_cb: Setting callback for event 6
[   78.907332] tisp_event_set_cb: Event 6 callback set to c067137c
[   78.907338] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   78.907344] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   78.907351] tiziano_awb_init: Initializing Auto White Balance (-1066656836x8275)
[   78.907357] system_reg_write: Writing ISP reg[0xb000] = 0x1
[   78.907363] system_reg_write: Writing ISP reg[0x1800] = 0x1
[   78.907369] tiziano_awb_init: AWB hardware blocks enabled
[   78.907374] tiziano_gamma_init: Initializing Gamma processing
[   78.907380] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   78.907439] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   78.907445] tiziano_gib_init: Initializing GIB processing
[   78.907450] tiziano_lsc_init: Initializing LSC processing
[   78.907455] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   78.907462] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   78.907469] system_reg_write: Writing ISP reg[0x3800] = 0x11
[   78.907475] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[   78.907481] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   78.907543] tiziano_ccm_init: Initializing Color Correction Matrix
[   78.907548] tiziano_ccm_init: Using linear CCM parameters
[   78.907554] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   78.907561] jz_isp_ccm: EV=64, CT=9984
[   78.907567] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   78.907573] cm_control: saturation=128
[   78.907578] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   78.907585] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   78.907590] tiziano_ccm_init: CCM initialized successfully
[   78.907595] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[   78.907602] system_reg_write: Writing ISP reg[0x4800] = 0x0
[   78.907609] system_reg_write: Writing ISP reg[0x499c] = 0x1
[   78.907614] tiziano_sharpen_init: Initializing Sharpening
[   78.907619] tiziano_sharpen_init: Using linear sharpening parameters
[   78.907625] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   78.907632] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   78.907638] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   78.907665] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   78.907671] system_reg_write: Writing ISP reg[0xb400] = 0x1
[   78.907677] tiziano_sharpen_init: Sharpening initialized successfully
[   78.907683] tiziano_sdns_init: Initializing SDNS processing
[   78.907691] tiziano_sdns_init: Using linear SDNS parameters
[   78.907696] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   78.907703] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   78.907709] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   78.907742] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   78.907749] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[   78.907754] tiziano_sdns_init: SDNS processing initialized successfully
[   78.907761] tiziano_mdns_init: Initializing MDNS processing (-1066656836x8275)
[   78.907766] tiziano_mdns_init: Using linear MDNS parameters
[   78.907777] tiziano_mdns_init: MDNS processing initialized successfully
[   78.907782] tiziano_clm_init: Initializing CLM processing
[   78.907787] tiziano_dpc_init: Initializing DPC processing
[   78.907793] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   78.907799] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   78.907805] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   78.907811] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   78.907826] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   78.907833] system_reg_write: Writing ISP reg[0xa200] = 0x1
[   78.907838] tiziano_hldc_init: Initializing HLDC processing
[   78.907844] system_reg_write: Writing ISP reg[0x9044] = 0x3
[   78.907851] tiziano_defog_init: Initializing Defog processing (-1066656836x8275)
[   78.907858] tiziano_adr_init: Initializing ADR processing (-1066656836x8275)
[   78.907865] system_reg_write: Writing ISP reg[0x4000] = 0x2816049e
[   78.907871] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[   78.907878] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[   78.907885] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[   78.907891] system_reg_write: Writing ISP reg[0x401c] = 0x49e0000
[   78.907898] system_reg_write: Writing ISP reg[0x4020] = 0x4dfe093c
[   78.907905] system_reg_write: Writing ISP reg[0x4024] = 0x727e0dda
[   78.907911] system_reg_write: Writing ISP reg[0x4028] = 0xc06c1bbc
[   78.907918] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[   78.907925] system_reg_write: Writing ISP reg[0x4458] = 0x9a968126
[   78.907930] tiziano_adr_params_refresh: Refreshing ADR parameters
[   78.907936] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   78.907941] tiziano_adr_params_init: Initializing ADR parameter arrays
[   78.907949] tisp_adr_set_params: Writing ADR parameters to registers
[   78.907981] tisp_adr_set_params: ADR parameters written to hardware
[   78.907987] tisp_event_set_cb: Setting callback for event 18
[   78.907994] tisp_event_set_cb: Event 18 callback set to c0672c7c
[   78.907999] tisp_event_set_cb: Setting callback for event 2
[   78.908006] tisp_event_set_cb: Event 2 callback set to c0670fcc
[   78.908011] tiziano_adr_init: ADR processing initialized successfully
[   78.908018] tiziano_af_init: Initializing Auto Focus (-1066656836x8275)
[   78.908023] tiziano_bcsh_init: Initializing BCSH processing
[   78.908028] tiziano_ydns_init: Initializing YDNS processing
[   78.908033] tiziano_rdns_init: Initializing RDNS processing
[   78.908039] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[   78.908045] tiziano_wdr_init: Initializing WDR processing (-1066656836x8275)
[   78.908051] tisp_gb_init: Initializing GB processing for WDR
[   78.908057] tisp_dpc_wdr_en: Enable DPC WDR mode
[   78.908062] tisp_lsc_wdr_en: Enable LSC WDR mode
[   78.908067] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   78.908073] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   78.908079] tisp_ccm_wdr_en: Enable CCM WDR mode
[   78.908084] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   78.908089] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   78.908095] tisp_adr_wdr_en: Enable ADR WDR mode
[   78.908101] tisp_defog_wdr_en: Enable Defog WDR mode
[   78.908106] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   78.908111] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   78.908117] tisp_ae_wdr_en: Enable AE WDR mode
[   78.908122] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   78.908127] tiziano_wdr_init: WDR processing initialized successfully
[   78.908133] tisp_gb_init: Initializing GB processing for WDR
[   78.908138] tisp_dpc_wdr_en: Enable DPC WDR mode
[   78.908143] tisp_lsc_wdr_en: Enable LSC WDR mode
[   78.908149] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   78.908155] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   78.908160] tisp_ccm_wdr_en: Enable CCM WDR mode
[   78.908165] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   78.908171] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   78.908176] tisp_adr_wdr_en: Enable ADR WDR mode
[   78.908181] tisp_defog_wdr_en: Enable Defog WDR mode
[   78.908187] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   78.908192] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   78.908197] tisp_ae_wdr_en: Enable AE WDR mode
[   78.908203] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   78.908208] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[   78.908213] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   78.908226] system_reg_write: Writing ISP reg[0xa02c] = 0x20c8000
[   78.908233] system_reg_write: Writing ISP reg[0xa030] = 0x20c9000
[   78.908240] system_reg_write: Writing ISP reg[0xa034] = 0x20ca000
[   78.908247] system_reg_write: Writing ISP reg[0xa038] = 0x20cb000
[   78.908253] system_reg_write: Writing ISP reg[0xa03c] = 0x20cc000
[   78.908259] system_reg_write: Writing ISP reg[0xa040] = 0x20cc800
[   78.908267] system_reg_write: Writing ISP reg[0xa044] = 0x20cd000
[   78.908273] system_reg_write: Writing ISP reg[0xa048] = 0x20cd800
[   78.908279] system_reg_write: Writing ISP reg[0xa04c] = 0x33
[   78.908285] *** tisp_init: AE0 buffer allocated at 0x020c8000 ***
[   78.908293] system_reg_write: Writing ISP reg[0xa82c] = 0x11f8000
[   78.908300] system_reg_write: Writing ISP reg[0xa830] = 0x11f9000
[   78.908307] system_reg_write: Writing ISP reg[0xa834] = 0x11fa000
[   78.908313] system_reg_write: Writing ISP reg[0xa838] = 0x11fb000
[   78.908320] system_reg_write: Writing ISP reg[0xa83c] = 0x11fc000
[   78.908327] system_reg_write: Writing ISP reg[0xa840] = 0x11fc800
[   78.908333] system_reg_write: Writing ISP reg[0xa844] = 0x11fd000
[   78.908340] system_reg_write: Writing ISP reg[0xa848] = 0x11fd800
[   78.908347] system_reg_write: Writing ISP reg[0xa84c] = 0x33
[   78.908353] *** tisp_init: AE1 buffer allocated at 0x011f8000 ***
[   78.908359] system_reg_write: Writing ISP reg[0x804] = 0x12
[   78.908365] system_reg_write: Writing ISP reg[0x1c] = 0x8
[   78.908372] system_reg_write: Writing ISP reg[0x800] = 0x1
[   78.908377] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   78.908385] tiziano_ae_init: Initializing Auto Exposure (-1066656836x8275@1) - Binary Ninja EXACT
[   78.908392] tiziano_ae_params_refresh: Refreshing AE parameters
[   78.908400] tiziano_ae_params_refresh: AE parameters refreshed
[   78.908405] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   78.908411] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   78.908416] tiziano_ae_para_addr: Setting up AE parameter addresses
[   78.908421] tiziano_ae_para_addr: AE parameter addresses configured
[   78.908427] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   78.908434] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[   78.908441] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[   78.908447] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[   78.908454] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[   78.908461] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[   78.908467] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[   78.908473] system_reg_write: Writing ISP reg[0xa01c] = 0x6a244814
[   78.908480] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[   78.908487] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[   78.908493] system_reg_write: Writing ISP reg[0xa000] = 0x1
[   78.908500] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[   78.908506] tiziano_ae_set_hardware_param: Parameters written to AE0
[   78.908512] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   78.908518] system_reg_write: Writing ISP reg[0xa804] = 0x0
[   78.908525] system_reg_write: Writing ISP reg[0xa808] = 0x0
[   78.908531] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[   78.908537] system_reg_write: Writing ISP reg[0xa810] = 0x0
[   78.908543] system_reg_write: Writing ISP reg[0xa814] = 0x0
[   78.908550] system_reg_write: Writing ISP reg[0xa818] = 0x0
[   78.908556] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[   78.908563] system_reg_write: Writing ISP reg[0xa820] = 0x0
[   78.908569] system_reg_write: Writing ISP reg[0xa824] = 0x0
[   78.908575] system_reg_write: Writing ISP reg[0xa800] = 0x1
[   78.908581] system_reg_write: Writing ISP reg[0xa828] = 0x0
[   78.908587] tiziano_ae_set_hardware_param: Parameters written to AE1
[   78.908593] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   78.908600] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   78.908616] tiziano_deflicker_expt: Generated 119 LUT entries
[   78.908621] tisp_event_set_cb: Setting callback for event 1
[   78.908628] tisp_event_set_cb: Event 1 callback set to c067259c
[   78.908634] tisp_event_set_cb: Setting callback for event 6
[   78.908640] tisp_event_set_cb: Event 6 callback set to c067137c
[   78.908646] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   78.908651] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   78.908659] tiziano_awb_init: Initializing Auto White Balance (-1066656836x8275)
[   78.908665] system_reg_write: Writing ISP reg[0xb000] = 0x1
[   78.908671] system_reg_write: Writing ISP reg[0x1800] = 0x1
[   78.908677] tiziano_awb_init: AWB hardware blocks enabled
[   78.908681] tiziano_gamma_init: Initializing Gamma processing
[   78.908687] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   78.908747] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   78.908752] tiziano_gib_init: Initializing GIB processing
[   78.908757] tiziano_lsc_init: Initializing LSC processing
[   78.908762] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   78.908769] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   78.908775] system_reg_write: Writing ISP reg[0x3800] = 0x11
[   78.908782] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[   78.908787] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   78.908841] tiziano_ccm_init: Initializing Color Correction Matrix
[   78.908847] tiziano_ccm_init: Using linear CCM parameters
[   78.908852] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   78.908858] jz_isp_ccm: EV=64, CT=9984
[   78.908864] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   78.908870] cm_control: saturation=128
[   78.908875] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   78.908882] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   78.908887] tiziano_ccm_init: CCM initialized successfully
[   78.908892] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[   78.908899] system_reg_write: Writing ISP reg[0x4800] = 0x0
[   78.908905] system_reg_write: Writing ISP reg[0x499c] = 0x1
[   78.908910] tiziano_sharpen_init: Initializing Sharpening
[   78.908915] tiziano_sharpen_init: Using linear sharpening parameters
[   78.908921] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   78.908928] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   78.908933] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   78.908959] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   78.908966] system_reg_write: Writing ISP reg[0xb400] = 0x1
[   78.908971] tiziano_sharpen_init: Sharpening initialized successfully
[   78.908977] tiziano_sdns_init: Initializing SDNS processing
[   78.908984] tiziano_sdns_init: Using linear SDNS parameters
[   78.908989] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   78.908996] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   78.909001] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   78.909034] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   78.909041] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[   78.909046] tiziano_sdns_init: SDNS processing initialized successfully
[   78.909053] tiziano_mdns_init: Initializing MDNS processing (-1066656836x8275)
[   78.909058] tiziano_mdns_init: Using linear MDNS parameters
[   78.909068] tiziano_mdns_init: MDNS processing initialized successfully
[   78.909073] tiziano_clm_init: Initializing CLM processing
[   78.909079] tiziano_dpc_init: Initializing DPC processing
[   78.909084] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   78.909089] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   78.909096] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   78.909101] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   78.909116] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   78.909123] system_reg_write: Writing ISP reg[0xa200] = 0x1
[   78.909128] tiziano_hldc_init: Initializing HLDC processing
[   78.909135] system_reg_write: Writing ISP reg[0x9044] = 0x3
[   78.909141] tiziano_defog_init: Initializing Defog processing (-1066656836x8275)
[   78.909148] tiziano_adr_init: Initializing ADR processing (-1066656836x8275)
[   78.909155] system_reg_write: Writing ISP reg[0x4000] = 0x2816049e
[   78.909161] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[   78.909168] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[   78.909175] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[   78.909181] system_reg_write: Writing ISP reg[0x401c] = 0x49e0000
[   78.909187] system_reg_write: Writing ISP reg[0x4020] = 0x4dfe093c
[   78.909194] system_reg_write: Writing ISP reg[0x4024] = 0x727e0dda
[   78.909201] system_reg_write: Writing ISP reg[0x4028] = 0xc06c1bbc
[   78.909207] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[   78.909215] system_reg_write: Writing ISP reg[0x4458] = 0x9a968126
[   78.909220] tiziano_adr_params_refresh: Refreshing ADR parameters
[   78.909225] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   78.909231] tiziano_adr_params_init: Initializing ADR parameter arrays
[   78.909237] tisp_adr_set_params: Writing ADR parameters to registers
[   78.909269] tisp_adr_set_params: ADR parameters written to hardware
[   78.909275] tisp_event_set_cb: Setting callback for event 18
[   78.909282] tisp_event_set_cb: Event 18 callback set to c0672c7c
[   78.909287] tisp_event_set_cb: Setting callback for event 2
[   78.909294] tisp_event_set_cb: Event 2 callback set to c0670fcc
[   78.909299] tiziano_adr_init: ADR processing initialized successfully
[   78.909306] tiziano_af_init: Initializing Auto Focus (-1066656836x8275)
[   78.909311] tiziano_bcsh_init: Initializing BCSH processing
[   78.909316] tiziano_ydns_init: Initializing YDNS processing
[   78.909321] tiziano_rdns_init: Initializing RDNS processing
[   78.909327] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   78.909332] tisp_event_init: Initializing ISP event system
[   78.909341] tisp_event_init: SAFE event system initialized with 20 nodes
[   78.909347] tisp_event_set_cb: Setting callback for event 4
[   78.909353] tisp_event_set_cb: Event 4 callback set to c0670ff8
[   78.909359] tisp_event_set_cb: Setting callback for event 5
[   78.909365] tisp_event_set_cb: Event 5 callback set to c0671b90
[   78.909371] tisp_event_set_cb: Setting callback for event 7
[   78.909377] tisp_event_set_cb: Event 7 callback set to c0671080
[   78.909383] tisp_event_set_cb: Setting callback for event 9
[   78.909389] tisp_event_set_cb: Event 9 callback set to c0671100
[   78.909395] tisp_event_set_cb: Setting callback for event 8
[   78.909401] tisp_event_set_cb: Event 8 callback set to c06711b4
[   78.909406] *** tisp_init: STARTING EVENT PROCESSING THREAD ***
[   78.909413] *** system_irq_func_set: Registered handler at index 13 ***
[   78.909419] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   78.909425] tisp_param_operate_init: Initializing parameter operations
[   78.909432] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   78.909437] tisp_code_create_tuning_node: Device already created, skipping
[   78.909443] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[   78.909450] *** tx_isp_subdev_pipo: SAFE struct member access implementation ***
[   78.909457] tx_isp_subdev_pipo: entry - sd=85bc6c00, arg=80487bf8
[   78.909463] tx_isp_subdev_pipo: vic_dev retrieved: 85bc6c00
[   78.909468] tx_isp_subdev_pipo: set processing = 1 (safe struct access)
[   78.909474] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures
[   78.909479] tx_isp_subdev_pipo: initialized linked list heads (safe Linux API)
[   78.909485] tx_isp_subdev_pipo: initialized spinlock
[   78.909493] tx_isp_subdev_pipo: set function pointers - qbuf=c066d510, clearbuf=c066c664, s_stream=c066d06c, sd=85bc6c00
[   78.909501] tx_isp_subdev_pipo: added buffer entry 0 to free list
[   78.909507] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   78.909514] tx_isp_subdev_pipo: added buffer entry 1 to free list
[   78.909521] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   78.909527] tx_isp_subdev_pipo: added buffer entry 2 to free list
[   78.909533] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   78.909539] tx_isp_subdev_pipo: added buffer entry 3 to free list
[   78.909546] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   78.909552] tx_isp_subdev_pipo: added buffer entry 4 to free list
[   78.909559] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   78.909565] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   78.909570] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   78.909576] tx_isp_subdev_pipo: completed successfully, returning 0
[   78.909581] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[   78.909587] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[   78.909593] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   78.909599] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   78.909605] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[   78.909611] ispcore_core_ops_init: Complete, result=0<6>[   78.909617] FRAME CHANNEL OPEN: core init ret=0
[   78.909625] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   78.909631] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   78.909637] *** FRAME CHANNEL 0: Initialized state ***
[   78.909642] *** CRITICAL FIX: Frame channel device stored at file+0x70 to prevent crash ***
[   78.909648] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   78.909656] Channel 0: Format 1920x1080, pixfmt=0x3231564e, minor=54
[   78.909697] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc07056c3 ***
[   78.909707] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   78.909715] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   78.910348] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[   78.910361] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   78.910368] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   78.910375] Channel 0: Request 4 buffers, type=1 memory=2
[   78.910381] Channel 0: USERPTR mode - client will provide buffers
[   78.910465] Channel 0: USERPTR mode - 4 user buffers expected
[   78.910473] *** Channel 0: VIC active_buffer_count set to 4 ***
[   78.910479] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   78.910505] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[   78.910513] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   78.910519] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[   78.910527] *** Channel 0: QBUF - Validation: index=0, buffer_count=4 ***
[   78.910533] *** Channel 0: QBUF - Queue buffer index=0 ***
[   78.910539] *** QBUF: No driver buffer for index 0 - continuing for VBM mode ***
[   78.910549] *** Channel 0: QBUF details: memory=2 index=0 length=3133440 bytesused=0 flags=0x0 field=0 ***
[   78.910557] *** Channel 0: QBUF - Using candidate phys=0x6f58700 from buffer (memory=2) ***
[   78.910566] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x6300000 (base=0x6300000 step=3110400 index=0) ***
[   78.910575] *** Channel 0: QBUF - Programming VIC buffer[0] = 0x6300000 (size=3136320) ***
[   78.910582] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[   78.910588] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[   78.910595] *** vic_event_handler: Processing event 0x3000008 ***
[   78.910601] VIC EVENT: QBUF -> entry addr=0x6300000 idx=0 (calling ispvic_frame_channel_qbuf)
[   78.910609] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6300000 -> VIC[0x318] (slot 0) ***
[   78.910617] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[   78.910623] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[   78.910629] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[   78.910636] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   78.910647] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[   78.910654] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   78.910660] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[   78.910667] *** Channel 0: QBUF - Validation: index=1, buffer_count=4 ***
[   78.910673] *** Channel 0: QBUF - Queue buffer index=1 ***
[   78.910679] *** QBUF: No driver buffer for index 1 - continuing for VBM mode ***
[   78.910688] *** Channel 0: QBUF details: memory=2 index=1 length=3133440 bytesused=0 flags=0x0 field=0 ***
[   78.910696] *** Channel 0: QBUF - Using candidate phys=0x7255700 from buffer (memory=2) ***
[   78.910704] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x65f7600 (base=0x6300000 step=3110400 index=1) ***
[   78.910715] *** Channel 0: QBUF - Adjusted phys by VIC stride: old=0x65f7600 -> new=0x68eec00 (base=0x6300000 stride=3840 h=1080 step=6220800 idx=1) ***
[   78.910723] *** Channel 0: QBUF - Programming VIC buffer[1] = 0x68eec00 (size=3136320) ***
[   78.910730] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[   78.910736] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[   78.910742] *** vic_event_handler: Processing event 0x3000008 ***
[   78.910749] VIC EVENT: QBUF -> entry addr=0x68eec00 idx=1 (calling ispvic_frame_channel_qbuf)
[   78.910756] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x68eec00 -> VIC[0x31c] (slot 1) ***
[   78.910762] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[   78.910768] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[   78.910774] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[   78.910780] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   78.910789] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[   78.910795] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   78.910801] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[   78.910809] *** Channel 0: QBUF - Validation: index=2, buffer_count=4 ***
[   78.910815] *** Channel 0: QBUF - Queue buffer index=2 ***
[   78.910821] *** QBUF: No driver buffer for index 2 - continuing for VBM mode ***
[   78.910829] *** Channel 0: QBUF details: memory=2 index=2 length=3133440 bytesused=0 flags=0x0 field=0 ***
[   78.910837] *** Channel 0: QBUF - Using candidate phys=0x7552700 from buffer (memory=2) ***
[   78.910845] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x68eec00 (base=0x6300000 step=3110400 index=2) ***
[   78.910856] *** Channel 0: QBUF - Adjusted phys by VIC stride: old=0x68eec00 -> new=0x6edd800 (base=0x6300000 stride=3840 h=1080 step=6220800 idx=2) ***
[   78.910865] *** Channel 0: QBUF - Programming VIC buffer[2] = 0x6edd800 (size=3136320) ***
[   78.910871] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[   78.910877] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[   78.910883] *** vic_event_handler: Processing event 0x3000008 ***
[   78.910890] VIC EVENT: QBUF -> entry addr=0x6edd800 idx=2 (calling ispvic_frame_channel_qbuf)
[   78.910897] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x6edd800 -> VIC[0x320] (slot 2) ***
[   78.910903] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[   78.910909] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[   78.910915] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[   78.910921] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   78.910930] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[   78.910937] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   78.910943] *** Channel 0: QBUF - EXACT Binary Ninja implementation ***
[   78.910950] *** Channel 0: QBUF - Validation: index=3, buffer_count=4 ***
[   78.910956] *** Channel 0: QBUF - Queue buffer index=3 ***
[   78.910962] *** QBUF: No driver buffer for index 3 - continuing for VBM mode ***
[   78.910971] *** Channel 0: QBUF details: memory=2 index=3 length=3133440 bytesused=0 flags=0x0 field=0 ***
[   78.910979] *** Channel 0: QBUF - Using candidate phys=0x784f700 from buffer (memory=2) ***
[   78.910987] *** Channel 0: QBUF - Forcing GLOBAL SET_BUF phys=0x6be6200 (base=0x6300000 step=3110400 index=3) ***
[   78.910997] *** Channel 0: QBUF - Adjusted phys by VIC stride: old=0x6be6200 -> new=0x74cc400 (base=0x6300000 stride=3840 h=1080 step=6220800 idx=3) ***
[   78.911006] *** Channel 0: QBUF - Programming VIC buffer[3] = 0x74cc400 (size=3136320) ***
[   78.911012] *** tx_isp_send_event_to_remote: MIPS-SAFE with VIC handler - event=0x3000008 ***
[   78.911018] *** ROUTING EVENT 0x3000008 TO VIC_EVENT_HANDLER ***
[   78.911024] *** vic_event_handler: Processing event 0x3000008 ***
[   78.911031] VIC EVENT: QBUF -> entry addr=0x74cc400 idx=3 (calling ispvic_frame_channel_qbuf)
[   78.911039] *** VIC EVENT: DIRECT SLOT PROGRAMMING - Buffer 0x74cc400 -> VIC[0x324] (slot 3) ***
[   78.911045] *** VIC EVENT: Buffer entry added to done_head for ISR matching ***
[   78.911050] *** VIC_EVENT_HANDLER RETURNED: 0 ***
[   78.911056] *** VIC HANDLER: Event 0x3000008 processed successfully ***
[   78.911062] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   78.911151] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0x80045612 ***
[   78.911162] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   78.911169] Channel 0: VIDIOC_STREAMON request, type=1
[   78.911175] *** Channel 0: STREAMON aborted - no sensor registered yet ***
[   78.911354] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[   78.911366] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   78.911373] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   78.911380] Channel 0: Request 0 buffers, type=1 memory=2
[   78.911385] Channel 0: Freeing existing buffers
[   78.911391] *** Channel 0: VIC active_buffer_count cleared ***
[   78.911839] *** FRAME CHANNEL 0 RELEASED ***
[   78.943175] *** FRAME CHANNEL OPEN: minor=53 ***
[   78.943189] *** ispcore_core_ops_init: ENTRY - sd=85f34000, on=1 ***
[   78.943197] *** ispcore_core_ops_init: sd->dev_priv=85bc6800, sd->host_priv=  (null) ***
[   78.943204] *** ispcore_core_ops_init: sd->pdev=c06a0630, sd->ops=c06a13e8 ***
[   78.943210] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   78.943216] *** ispcore_core_ops_init: ISP device=85f34000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   78.943225] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.943234] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd2000 (name=gc2053) ***
[   78.943241] *** tx_isp_get_sensor: Found real sensor: 85dd2000 ***
[   78.943247] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   78.943251] *** ispcore_core_ops_init: s0 (core_dev) = 85bc6800 from sd->dev_priv ***
[   78.943259] ispcore_core_ops_init: core_dev=85bc6800, vic_dev=85bc6c00, vic_state=1
[   78.943264] *** ispcore_core_ops_init: VIC state is 1 - MAIN INITIALIZATION PATH ****** ispcore_core_ops_init: Enabling ISP clocks with simple approach ***
[   78.943275] *** CGU_ISP clock enabled at 100MHz ****** ISP clock enabled ***
[   78.943286] *** CSI clock enabled ****** IPU clock enabled ***
[   78.943297] *** ispcore_core_ops_init: Simple clock enablement complete ****** ispcore_core_ops_init: Calling tisp_init with sensor attributes ***
[   78.943305] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   78.943311] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   78.943319] tisp_init: Using sensor parameters - -1066656836x8275@1, mode=9
[   78.943325] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-t31.bin ***
[   78.943359] *** load_isp_tuning_file: File size = 159736 bytes ***
[   78.943938] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[   78.943984] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-t31.bin ***
[   78.943992] *** tisp_init: Standard tuning parameters loaded successfully ***
[   78.943999] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-cust-t31.bin ***
[   78.944044] *** load_isp_tuning_file: File size = 159736 bytes ***
[   78.944623] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[   78.944667] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-cust-t31.bin ***
[   78.944674] *** tisp_init: Custom tuning parameters loaded successfully ***
[   78.944682] system_reg_write: Writing ISP reg[0x4] = 0x1bbc2053
[   78.944689] system_reg_write: Writing ISP reg[0x8] = 0x0
[   78.944695] system_reg_write: Writing ISP reg[0x1c] = 0x3f00
[   78.944701] tisp_set_csc_version: Setting CSC version 0
[   78.944708] system_reg_write: Writing ISP reg[0xc] = 0x80700008
[   78.944714] tisp_init: Set ISP top bypass to 0x80700008 (reference-standardize)
[   78.944721] system_reg_write: Writing ISP reg[0x30] = 0xffffffff
[   78.944727] system_reg_write: Writing ISP reg[0x10] = 0x133
[   78.944733] tisp_init: ISP memory buffers configured
[   78.944738] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   78.944746] tiziano_ae_init: Initializing Auto Exposure (-1066656836x8275@1) - Binary Ninja EXACT
[   78.944755] tiziano_ae_params_refresh: Refreshing AE parameters
[   78.944767] tiziano_ae_params_refresh: AE parameters refreshed
[   78.944773] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   78.944779] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   78.944785] tiziano_ae_para_addr: Setting up AE parameter addresses
[   78.944791] tiziano_ae_para_addr: AE parameter addresses configured
[   78.944797] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   78.944804] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[   78.944811] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[   78.944817] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[   78.944824] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[   78.944831] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[   78.944837] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[   78.944844] system_reg_write: Writing ISP reg[0xa01c] = 0x6a244814
[   78.944851] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[   78.944857] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[   78.944863] system_reg_write: Writing ISP reg[0xa000] = 0x1
[   78.944870] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[   78.944876] tiziano_ae_set_hardware_param: Parameters written to AE0
[   78.944883] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   78.944889] system_reg_write: Writing ISP reg[0xa804] = 0x0
[   78.944895] system_reg_write: Writing ISP reg[0xa808] = 0x0
[   78.944902] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[   78.944908] system_reg_write: Writing ISP reg[0xa810] = 0x0
[   78.944915] system_reg_write: Writing ISP reg[0xa814] = 0x0
[   78.944921] system_reg_write: Writing ISP reg[0xa818] = 0x0
[   78.944927] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[   78.944933] system_reg_write: Writing ISP reg[0xa820] = 0x0
[   78.944940] system_reg_write: Writing ISP reg[0xa824] = 0x0
[   78.944947] system_reg_write: Writing ISP reg[0xa800] = 0x1
[   78.944953] system_reg_write: Writing ISP reg[0xa828] = 0x0
[   78.944959] tiziano_ae_set_hardware_param: Parameters written to AE1
[   78.944964] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   78.944973] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   78.944990] tiziano_deflicker_expt: Generated 119 LUT entries
[   78.944996] tisp_event_set_cb: Setting callback for event 1
[   78.945003] tisp_event_set_cb: Event 1 callback set to c067259c
[   78.945009] tisp_event_set_cb: Setting callback for event 6
[   78.945016] tisp_event_set_cb: Event 6 callback set to c067137c
[   78.945021] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   78.945027] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   78.945035] tiziano_awb_init: Initializing Auto White Balance (-1066656836x8275)
[   78.945041] system_reg_write: Writing ISP reg[0xb000] = 0x1
[   78.945047] system_reg_write: Writing ISP reg[0x1800] = 0x1
[   78.945053] tiziano_awb_init: AWB hardware blocks enabled
[   78.945059] tiziano_gamma_init: Initializing Gamma processing
[   78.945064] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   78.945124] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   78.945129] tiziano_gib_init: Initializing GIB processing
[   78.945135] tiziano_lsc_init: Initializing LSC processing
[   78.945141] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   78.945147] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   78.945154] system_reg_write: Writing ISP reg[0x3800] = 0x11
[   78.945161] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[   78.945166] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   78.945228] tiziano_ccm_init: Initializing Color Correction Matrix
[   78.945233] tiziano_ccm_init: Using linear CCM parameters
[   78.945239] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   78.945246] jz_isp_ccm: EV=64, CT=9984
[   78.945253] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   78.945259] cm_control: saturation=128
[   78.945264] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   78.945271] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   78.945276] tiziano_ccm_init: CCM initialized successfully
[   78.945281] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[   78.945288] system_reg_write: Writing ISP reg[0x4800] = 0x0
[   78.945295] system_reg_write: Writing ISP reg[0x499c] = 0x1
[   78.945300] tiziano_sharpen_init: Initializing Sharpening
[   78.945306] tiziano_sharpen_init: Using linear sharpening parameters
[   78.945311] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   78.945319] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   78.945325] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   78.945351] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   78.945357] system_reg_write: Writing ISP reg[0xb400] = 0x1
[   78.945363] tiziano_sharpen_init: Sharpening initialized successfully
[   78.945369] tiziano_sdns_init: Initializing SDNS processing
[   78.945377] tiziano_sdns_init: Using linear SDNS parameters
[   78.945382] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   78.945389] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   78.945395] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   78.945428] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   78.945435] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[   78.945440] tiziano_sdns_init: SDNS processing initialized successfully
[   78.945447] tiziano_mdns_init: Initializing MDNS processing (-1066656836x8275)
[   78.945452] tiziano_mdns_init: Using linear MDNS parameters
[   78.945463] tiziano_mdns_init: MDNS processing initialized successfully
[   78.945468] tiziano_clm_init: Initializing CLM processing
[   78.945473] tiziano_dpc_init: Initializing DPC processing
[   78.945479] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   78.945485] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   78.945492] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   78.945497] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   78.945513] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   78.945519] system_reg_write: Writing ISP reg[0xa200] = 0x1
[   78.945525] tiziano_hldc_init: Initializing HLDC processing
[   78.945531] system_reg_write: Writing ISP reg[0x9044] = 0x3
[   78.945538] tiziano_defog_init: Initializing Defog processing (-1066656836x8275)
[   78.945545] tiziano_adr_init: Initializing ADR processing (-1066656836x8275)
[   78.945551] system_reg_write: Writing ISP reg[0x4000] = 0x2816049e
[   78.945559] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[   78.945565] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[   78.945571] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[   78.945579] system_reg_write: Writing ISP reg[0x401c] = 0x49e0000
[   78.945585] system_reg_write: Writing ISP reg[0x4020] = 0x4dfe093c
[   78.945592] system_reg_write: Writing ISP reg[0x4024] = 0x727e0dda
[   78.945599] system_reg_write: Writing ISP reg[0x4028] = 0xc06c1bbc
[   78.945605] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[   78.945612] system_reg_write: Writing ISP reg[0x4458] = 0x9a968126
[   78.945617] tiziano_adr_params_refresh: Refreshing ADR parameters
[   78.945623] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   78.945629] tiziano_adr_params_init: Initializing ADR parameter arrays
[   78.945636] tisp_adr_set_params: Writing ADR parameters to registers
[   78.945669] tisp_adr_set_params: ADR parameters written to hardware
[   78.945675] tisp_event_set_cb: Setting callback for event 18
[   78.945681] tisp_event_set_cb: Event 18 callback set to c0672c7c
[   78.945687] tisp_event_set_cb: Setting callback for event 2
[   78.945693] tisp_event_set_cb: Event 2 callback set to c0670fcc
[   78.945699] tiziano_adr_init: ADR processing initialized successfully
[   78.945705] tiziano_af_init: Initializing Auto Focus (-1066656836x8275)
[   78.945711] tiziano_bcsh_init: Initializing BCSH processing
[   78.945715] tiziano_ydns_init: Initializing YDNS processing
[   78.945721] tiziano_rdns_init: Initializing RDNS processing
[   78.945726] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[   78.945733] tiziano_wdr_init: Initializing WDR processing (-1066656836x8275)
[   78.945739] tisp_gb_init: Initializing GB processing for WDR
[   78.945745] tisp_dpc_wdr_en: Enable DPC WDR mode
[   78.945750] tisp_lsc_wdr_en: Enable LSC WDR mode
[   78.945756] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   78.945761] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   78.945767] tisp_ccm_wdr_en: Enable CCM WDR mode
[   78.945772] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   78.945778] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   78.945783] tisp_adr_wdr_en: Enable ADR WDR mode
[   78.945789] tisp_defog_wdr_en: Enable Defog WDR mode
[   78.945794] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   78.945799] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   78.945805] tisp_ae_wdr_en: Enable AE WDR mode
[   78.945811] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   78.945816] tiziano_wdr_init: WDR processing initialized successfully
[   78.945821] tisp_gb_init: Initializing GB processing for WDR
[   78.945827] tisp_dpc_wdr_en: Enable DPC WDR mode
[   78.945832] tisp_lsc_wdr_en: Enable LSC WDR mode
[   78.945837] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   78.945843] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   78.945848] tisp_ccm_wdr_en: Enable CCM WDR mode
[   78.945853] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   78.945859] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   78.945864] tisp_adr_wdr_en: Enable ADR WDR mode
[   78.945869] tisp_defog_wdr_en: Enable Defog WDR mode
[   78.945875] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   78.945881] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   78.945886] tisp_ae_wdr_en: Enable AE WDR mode
[   78.945891] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   78.945896] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[   78.945901] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   78.945913] system_reg_write: Writing ISP reg[0xa02c] = 0x5b8000
[   78.945921] system_reg_write: Writing ISP reg[0xa030] = 0x5b9000
[   78.945927] system_reg_write: Writing ISP reg[0xa034] = 0x5ba000
[   78.945934] system_reg_write: Writing ISP reg[0xa038] = 0x5bb000
[   78.945940] system_reg_write: Writing ISP reg[0xa03c] = 0x5bc000
[   78.945947] system_reg_write: Writing ISP reg[0xa040] = 0x5bc800
[   78.945954] system_reg_write: Writing ISP reg[0xa044] = 0x5bd000
[   78.945961] system_reg_write: Writing ISP reg[0xa048] = 0x5bd800
[   78.945967] system_reg_write: Writing ISP reg[0xa04c] = 0x33
[   78.945973] *** tisp_init: AE0 buffer allocated at 0x005b8000 ***
[   78.945981] system_reg_write: Writing ISP reg[0xa82c] = 0x5c0000
[   78.945987] system_reg_write: Writing ISP reg[0xa830] = 0x5c1000
[   78.945993] system_reg_write: Writing ISP reg[0xa834] = 0x5c2000
[   78.946000] system_reg_write: Writing ISP reg[0xa838] = 0x5c3000
[   78.946007] system_reg_write: Writing ISP reg[0xa83c] = 0x5c4000
[   78.946013] system_reg_write: Writing ISP reg[0xa840] = 0x5c4800
[   78.946020] system_reg_write: Writing ISP reg[0xa844] = 0x5c5000
[   78.946027] system_reg_write: Writing ISP reg[0xa848] = 0x5c5800
[   78.946033] system_reg_write: Writing ISP reg[0xa84c] = 0x33
[   78.946039] *** tisp_init: AE1 buffer allocated at 0x005c0000 ***
[   78.946046] system_reg_write: Writing ISP reg[0x804] = 0x12
[   78.946052] system_reg_write: Writing ISP reg[0x1c] = 0x8
[   78.946059] system_reg_write: Writing ISP reg[0x800] = 0x1
[   78.946063] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   78.946071] tiziano_ae_init: Initializing Auto Exposure (-1066656836x8275@1) - Binary Ninja EXACT
[   78.946078] tiziano_ae_params_refresh: Refreshing AE parameters
[   78.946086] tiziano_ae_params_refresh: AE parameters refreshed
[   78.946092] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   78.946097] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   78.946103] tiziano_ae_para_addr: Setting up AE parameter addresses
[   78.946108] tiziano_ae_para_addr: AE parameter addresses configured
[   78.946114] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   78.946121] system_reg_write: Writing ISP reg[0xa004] = 0xdb000
[   78.946127] system_reg_write: Writing ISP reg[0xa008] = 0x40d0b00
[   78.946134] system_reg_write: Writing ISP reg[0xa00c] = 0x80d0b00
[   78.946141] system_reg_write: Writing ISP reg[0xa010] = 0xc0d0b00
[   78.946147] system_reg_write: Writing ISP reg[0xa014] = 0xd0b00
[   78.946154] system_reg_write: Writing ISP reg[0xa018] = 0xd0b0010
[   78.946161] system_reg_write: Writing ISP reg[0xa01c] = 0x6a244814
[   78.946167] system_reg_write: Writing ISP reg[0xa020] = 0x1000c0
[   78.946174] system_reg_write: Writing ISP reg[0xa024] = 0x205300
[   78.946180] system_reg_write: Writing ISP reg[0xa000] = 0x1
[   78.946187] system_reg_write: Writing ISP reg[0xa028] = 0x100000
[   78.946193] tiziano_ae_set_hardware_param: Parameters written to AE0
[   78.946199] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   78.946205] system_reg_write: Writing ISP reg[0xa804] = 0x0
[   78.946211] system_reg_write: Writing ISP reg[0xa808] = 0x0
[   78.946218] system_reg_write: Writing ISP reg[0xa80c] = 0x0
[   78.946224] system_reg_write: Writing ISP reg[0xa810] = 0x0
[   78.946231] system_reg_write: Writing ISP reg[0xa814] = 0x0
[   78.946237] system_reg_write: Writing ISP reg[0xa818] = 0x0
[   78.946243] system_reg_write: Writing ISP reg[0xa81c] = 0x0
[   78.946250] system_reg_write: Writing ISP reg[0xa820] = 0x0
[   78.946256] system_reg_write: Writing ISP reg[0xa824] = 0x0
[   78.946262] system_reg_write: Writing ISP reg[0xa800] = 0x1
[   78.946269] system_reg_write: Writing ISP reg[0xa828] = 0x0
[   78.946275] tiziano_ae_set_hardware_param: Parameters written to AE1
[   78.946280] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   78.946287] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   78.946303] tiziano_deflicker_expt: Generated 119 LUT entries
[   78.946309] tisp_event_set_cb: Setting callback for event 1
[   78.946315] tisp_event_set_cb: Event 1 callback set to c067259c
[   78.946321] tisp_event_set_cb: Setting callback for event 6
[   78.946327] tisp_event_set_cb: Event 6 callback set to c067137c
[   78.946333] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   78.946339] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   78.946346] tiziano_awb_init: Initializing Auto White Balance (-1066656836x8275)
[   78.946352] system_reg_write: Writing ISP reg[0xb000] = 0x1
[   78.946359] system_reg_write: Writing ISP reg[0x1800] = 0x1
[   78.946364] tiziano_awb_init: AWB hardware blocks enabled
[   78.946369] tiziano_gamma_init: Initializing Gamma processing
[   78.946375] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   78.946434] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   78.946439] tiziano_gib_init: Initializing GIB processing
[   78.946444] tiziano_lsc_init: Initializing LSC processing
[   78.946449] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   78.946456] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   78.946462] system_reg_write: Writing ISP reg[0x3800] = 0x11
[   78.946469] system_reg_write: Writing ISP reg[0x3804] = 0x108002
[   78.946474] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   78.946529] tiziano_ccm_init: Initializing Color Correction Matrix
[   78.946533] tiziano_ccm_init: Using linear CCM parameters
[   78.946539] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   78.946545] jz_isp_ccm: EV=64, CT=9984
[   78.946551] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   78.946557] cm_control: saturation=128
[   78.946562] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   78.946569] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   78.946574] tiziano_ccm_init: CCM initialized successfully
[   78.946579] tiziano_dmsc_init: Initializing DMSC processing (BN MCP)
[   78.946585] system_reg_write: Writing ISP reg[0x4800] = 0x0
[   78.946592] system_reg_write: Writing ISP reg[0x499c] = 0x1
[   78.946597] tiziano_sharpen_init: Initializing Sharpening
[   78.946603] tiziano_sharpen_init: Using linear sharpening parameters
[   78.946608] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   78.946615] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   78.946621] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   78.946647] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   78.946653] system_reg_write: Writing ISP reg[0xb400] = 0x1
[   78.946659] tiziano_sharpen_init: Sharpening initialized successfully
[   78.946664] tiziano_sdns_init: Initializing SDNS processing
[   78.946671] tiziano_sdns_init: Using linear SDNS parameters
[   78.946677] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   78.946683] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   78.946689] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   78.946721] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   78.946727] system_reg_write: Writing ISP reg[0x8b4c] = 0x1
[   78.946733] tiziano_sdns_init: SDNS processing initialized successfully
[   78.946740] tiziano_mdns_init: Initializing MDNS processing (-1066656836x8275)
[   78.946745] tiziano_mdns_init: Using linear MDNS parameters
[   78.946755] tiziano_mdns_init: MDNS processing initialized successfully
[   78.946761] tiziano_clm_init: Initializing CLM processing
[   78.946766] tiziano_dpc_init: Initializing DPC processing
[   78.946771] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   78.946777] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   78.946783] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   78.946789] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   78.946804] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   78.946811] system_reg_write: Writing ISP reg[0xa200] = 0x1
[   78.946816] tiziano_hldc_init: Initializing HLDC processing
[   78.946822] system_reg_write: Writing ISP reg[0x9044] = 0x3
[   78.946829] tiziano_defog_init: Initializing Defog processing (-1066656836x8275)
[   78.946835] tiziano_adr_init: Initializing ADR processing (-1066656836x8275)
[   78.946842] system_reg_write: Writing ISP reg[0x4000] = 0x2816049e
[   78.946849] system_reg_write: Writing ISP reg[0x4010] = 0x8140000
[   78.946855] system_reg_write: Writing ISP reg[0x4014] = 0x10281028
[   78.946862] system_reg_write: Writing ISP reg[0x4018] = 0x2053
[   78.946869] system_reg_write: Writing ISP reg[0x401c] = 0x49e0000
[   78.946875] system_reg_write: Writing ISP reg[0x4020] = 0x4dfe093c
[   78.946882] system_reg_write: Writing ISP reg[0x4024] = 0x727e0dda
[   78.946889] system_reg_write: Writing ISP reg[0x4028] = 0xc06c1bbc
[   78.946895] system_reg_write: Writing ISP reg[0x4454] = 0x1e4f0204
[   78.946902] system_reg_write: Writing ISP reg[0x4458] = 0x9a968126
[   78.946907] tiziano_adr_params_refresh: Refreshing ADR parameters
[   78.946913] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   78.946919] tiziano_adr_params_init: Initializing ADR parameter arrays
[   78.946925] tisp_adr_set_params: Writing ADR parameters to registers
[   78.946957] tisp_adr_set_params: ADR parameters written to hardware
[   78.946963] tisp_event_set_cb: Setting callback for event 18
[   78.946970] tisp_event_set_cb: Event 18 callback set to c0672c7c
[   78.946975] tisp_event_set_cb: Setting callback for event 2
[   78.946982] tisp_event_set_cb: Event 2 callback set to c0670fcc
[   78.946987] tiziano_adr_init: ADR processing initialized successfully
[   78.946993] tiziano_af_init: Initializing Auto Focus (-1066656836x8275)
[   78.946999] tiziano_bcsh_init: Initializing BCSH processing
[   78.947004] tiziano_ydns_init: Initializing YDNS processing
[   78.947009] tiziano_rdns_init: Initializing RDNS processing
[   78.947015] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   78.947020] tisp_event_init: Initializing ISP event system
[   78.947029] tisp_event_init: SAFE event system initialized with 20 nodes
[   78.947034] tisp_event_set_cb: Setting callback for event 4
[   78.947041] tisp_event_set_cb: Event 4 callback set to c0670ff8
[   78.947046] tisp_event_set_cb: Setting callback for event 5
[   78.947053] tisp_event_set_cb: Event 5 callback set to c0671b90
[   78.947058] tisp_event_set_cb: Setting callback for event 7
[   78.947065] tisp_event_set_cb: Event 7 callback set to c0671080
[   78.947070] tisp_event_set_cb: Setting callback for event 9
[   78.947077] tisp_event_set_cb: Event 9 callback set to c0671100
[   78.947082] tisp_event_set_cb: Setting callback for event 8
[   78.947089] tisp_event_set_cb: Event 8 callback set to c06711b4
[   78.947094] *** tisp_init: STARTING EVENT PROCESSING THREAD ***
[   78.947100] *** system_irq_func_set: Registered handler at index 13 ***
[   78.947106] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   78.947112] tisp_param_operate_init: Initializing parameter operations
[   78.947119] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   78.947125] tisp_code_create_tuning_node: Device already created, skipping
[   78.947131] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[   78.947137] *** tx_isp_subdev_pipo: SAFE struct member access implementation ***
[   78.947144] tx_isp_subdev_pipo: entry - sd=85bc6c00, arg=820afbf8
[   78.947150] tx_isp_subdev_pipo: vic_dev retrieved: 85bc6c00
[   78.947155] tx_isp_subdev_pipo: set processing = 1 (safe struct access)
[   78.947161] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures
[   78.947167] tx_isp_subdev_pipo: initialized linked list heads (safe Linux API)
[   78.947171] tx_isp_subdev_pipo: initialized spinlock
[   78.947180] tx_isp_subdev_pipo: set function pointers - qbuf=c066d510, clearbuf=c066c664, s_stream=c066d06c, sd=85bc6c00
[   78.947188] tx_isp_subdev_pipo: added buffer entry 0 to free list
[   78.947195] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   78.947201] tx_isp_subdev_pipo: added buffer entry 1 to free list
[   78.947207] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   78.947213] tx_isp_subdev_pipo: added buffer entry 2 to free list
[   78.947220] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   78.947227] tx_isp_subdev_pipo: added buffer entry 3 to free list
[   78.947233] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   78.947239] tx_isp_subdev_pipo: added buffer entry 4 to free list
[   78.947245] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   78.947251] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   78.947257] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   78.947263] tx_isp_subdev_pipo: completed successfully, returning 0
[   78.947268] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[   78.947274] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[   78.947280] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   78.947285] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   78.947292] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[   78.947297] ispcore_core_ops_init: Complete, result=0<6>[   78.947304] FRAME CHANNEL OPEN: core init ret=0
[   78.947311] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   78.947317] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   78.947323] *** FRAME CHANNEL 1: Initialized state ***
[   78.947328] *** CRITICAL FIX: Frame channel device stored at file+0x70 to prevent crash ***
[   78.947335] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   78.947343] Channel 1: Format 640x360, pixfmt=0x3231564e, minor=53
[   78.947383] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc07056c3 ***
[   78.947393] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   78.947401] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   78.948250] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[   78.948262] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   78.948269] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   78.948276] Channel 1: Request 2 buffers, type=1 memory=2
[   78.948282] Channel 1: USERPTR mode - client will provide buffers
[   78.948288] Channel 1: USERPTR mode - 2 user buffers expected
[   78.948295] *** Channel 1: VIC active_buffer_count set to 2 ***
[   78.948301] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   78.948316] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[   78.948323] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   78.948329] *** Channel 1: QBUF - EXACT Binary Ninja implementation ***
[   78.948337] *** Channel 1: QBUF - Validation: index=0, buffer_count=2 ***
[   78.948343] *** Channel 1: QBUF - Queue buffer index=0 ***
[   78.948349] *** QBUF: No driver buffer for index 0 - continuing for VBM mode ***
[   78.948359] *** Channel 1: QBUF details: memory=2 index=0 length=353280 bytesused=0 flags=0x0 field=0 ***
[   78.948367] *** VIC STRIDE (ch1): Programmed NV12 stride=656 (H=360, size=354240) ***
[   78.948375] *** Channel 1: QBUF - Using candidate phys=0x7092800 from buffer (memory=2) ***
[   78.948383] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   78.948392] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc044560f ***
[   78.948399] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   78.948405] *** Channel 1: QBUF - EXACT Binary Ninja implementation ***
[   78.948412] *** Channel 1: QBUF - Validation: index=1, buffer_count=2 ***
[   78.948419] *** Channel 1: QBUF - Queue buffer index=1 ***
[   78.948424] *** QBUF: No driver buffer for index 1 - continuing for VBM mode ***
[   78.948433] *** Channel 1: QBUF details: memory=2 index=1 length=353280 bytesused=0 flags=0x0 field=0 ***
[   78.948441] *** VIC STRIDE (ch1): Programmed NV12 stride=656 (H=360, size=354240) ***
[   78.948449] *** Channel 1: QBUF - Using candidate phys=0x70e8c00 from buffer (memory=2) ***
[   78.948455] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   78.948549] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0x80045612 ***
[   78.948559] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   78.948566] Channel 1: VIDIOC_STREAMON request, type=1
[   78.948573] *** Channel 1: STREAMON aborted - no sensor registered yet ***
[   78.948722] *** frame_channel_unlocked_ioctl: MIPS-SAFE implementation - cmd=0xc0145608 ***
[   78.948733] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   78.948739] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   78.948747] Channel 1: Request 0 buffers, type=1 memory=2
[   78.948752] Channel 1: Freeing existing buffers
[   78.948758] *** Channel 1: VIC active_buffer_count cleared ***
[   78.949471] *** FRAME CHANNEL 1 RELEASED ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      15252   jz-intc  jz-timerost
 14:          0   jz-intc  ipu
 15:      72512   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          0   jz-intc  isp-w02, isp-m0, tx-isp, isp-m0
 38:          0   jz-intc  tx-isp-fs, tx-isp-vic, isp-w02
 44:       9907   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        385   jz-intc  uart1
 68:         21   jz-intc  jz-i2c.0
 70:          0   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# ^Ct /opt/trace.txt 

root@ing-wyze-cam3-a000 ~# cat /proc/jz/clock/clocks 
ID NAME       FRE        stat       count     parent
--------------------------------------------------------
 1 ext0          0.032MHz  enable   0 root
 2 ext1         24.000MHz  enable   11 root
 3 otg_phy      48.000MHz  enable   0 root
--------------------------------------------------------
 5 apll       1392.000MHz  enable   1 ext1
 6 mpll       1200.000MHz  enable   7 ext1
 7 vpll       1200.000MHz  enable   1 ext1
 8 sclka      1392.000MHz  enable   9 apll
--------------------------------------------------------
10 cclk       1392.000MHz  enable   0 sclka
11 l2clk       696.000MHz  enable   0 sclka
12 h0clk       200.000MHz  enable   4 mpll
13 h2clk       200.000MHz  enable   7 mpll
14 pclk        100.000MHz  enable   6 mpll
15 msc          24.000MHz  enable   0 ext1
--------------------------------------------------------
17 cgu_isp     100.000MHz  enable   2 mpll
18 cgu_cim      24.000MHz  enable   1 vpll
19 cgu_ssi      50.000MHz  enable   2 mpll
20 cgu_msc_mux 1392.000MHz  enable   0 sclka
21 cgu_i2s_spk    4.096MHz  enable   2 sclka
22 cgu_i2s_mic    2.048MHz  enable   1 sclka
23 cgu_msc1     24.000MHz  enable   1 sclka
24 cgu_msc0     24.000MHz  enable   0 sclka
25 cgu_lpc       4.687MHz disable   0 vpll
26 cgu_macphy    4.687MHz disable   0 mpll
27 cgu_vpu     600.000MHz  enable   2 mpll
28 cgu_ddr     600.000MHz  enable   0 mpll
29 cgu_rsa      75.000MHz disable   0 mpll
--------------------------------------------------------
31 ddr         200.000MHz  enable   0 h0clk
32 tcu         100.000MHz  enable   0 pclk
33 rtc         100.000MHz  enable   0 pclk
34 des         100.000MHz  enable   0 pclk
35 csi         100.000MHz  enable   2 pclk
36 lcd         200.000MHz disable   0 h0clk
37 isp         200.000MHz  enable   2 h0clk
38 pdma        200.000MHz  enable   1 h2clk
39 sfc         200.000MHz  enable   1 h2clk
40 uart2        24.000MHz disable   0 ext1
41 uart1        24.000MHz  enable   1 ext1
42 uart0        24.000MHz disable   0 ext1
43 sadc        100.000MHz  enable   0 pclk
44 dmic        100.000MHz disable   0 pclk
45 aic         100.000MHz  enable   1 pclk
46 hash        200.000MHz disable   0 h2clk
47 i2c1        100.000MHz disable   0 pclk
48 i2c0        100.000MHz disable   0 pclk
49 ssi0         50.000MHz  enable   0 cgu_ssi
50 ssi1         50.000MHz disable   0 cgu_ssi
51 ssi_slv     100.000MHz disable   0 pclk
52 msc1        200.000MHz  enable   0 h2clk
53 msc0        200.000MHz  enable   0 h2clk
54 otg1        200.000MHz  enable   1 h2clk
--------------------------------------------------------
56 cpu          24.000MHz  enable   0 ext1
57 apb0         24.000MHz  enable   0 ext1
58 sys_ost      24.000MHz  enable   2 ext1
59 ahb0         24.000MHz  enable   0 ext1
--------------------------------------------------------
61 riscv       200.000MHz  enable   0 h2clk
62 aes         200.000MHz disable   0 h2clk
63 rsa         100.000MHz disable   0 pclk
64 ahb1         24.000MHz  enable   2 ext1
65 gmac        200.000MHz  enable   0 h2clk
66 ipu         200.000MHz  enable   2 h0clk
67 dtrng       100.000MHz disable   0 pclk
68 avpu        200.000MHz  enable   2 h0clk
root@ing-wyze-cam3-a000 ~# ^C

root@ing-wyze-cam3-a000 ~# reboot & exit
Connection to 192.168.50.211 closed.
