#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat May 11 20:12:05 2019
# Process ID: 27416
# Current directory: L:/XILINX_FPGA/02/Miz_sys/Miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25944 L:\XILINX_FPGA\02\Miz_sys\Miz_sys\Miz_sys.xpr
# Log file: L:/XILINX_FPGA/02/Miz_sys/Miz_sys/vivado.log
# Journal file: L:/XILINX_FPGA/02/Miz_sys/Miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.xpr
INFO: [Project 1-313] Project file moved from 'K:/Miz_sys' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/XILINX_FPGA/02/Miz_sys/Miz_sys/user_src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 863.570 ; gain = 144.355
update_compile_order -fileset sources_1
open_bd_design {L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:user:HDMI_FPGA_ML:1.0 - HDMI_FPGA_ML_0
Adding cell -- xilinx.com:user:MSXBO_OVSensorRGB565:1.0 - MSXBO_OVSensorRGB565_0
Adding cell -- xilinx.com:user:axis2video:1.0 - axis2video_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /axis2video_0/axis_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /MSXBO_OVSensorRGB565_0/cmos_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MSXBO_OVSensorRGB565_0/de_o(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 937.676 ; gain = 65.445
launch_sdk -workspace L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name MSXBO_OVSensorRGB565_v1_0_project -directory L:/XILINX_FPGA/02/Miz_sys/Miz_sys/user_src/MSXBO_OVSensorRGB565_1.0/prj/MSXBO_OVSensorRGB565_v1_0_project l:/XILINX_FPGA/02/Miz_sys/Miz_sys/user_src/MSXBO_OVSensorRGB565_1.0/IPSRC/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'l:/xilinx_fpga/02/miz_sys/miz_sys/user_src/msxbo_ovsensorrgb565_1.0/prj/msxbo_ovsensorrgb565_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/XILINX_FPGA/02/Miz_sys/Miz_sys/user_src'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path l:/XILINX_FPGA/02/Miz_sys/Miz_sys/user_src
INFO: [IP_Flow 19-725] Reloaded user IP repository 'l:/XILINX_FPGA/02/Miz_sys/Miz_sys/user_src'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:MSXBO_OVSensorRGB565:1.0 [get_ips  system_MSXBO_OVSensorRGB565_0_0] -log ip_upgrade.log
Upgrading 'L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_MSXBO_OVSensorRGB565_0_0 (MSXBO_OVSensorRGB565_v1_0 1.0) from revision 8 to revision 9
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /MSXBO_OVSensorRGB565_0_upgraded_ipi/cmos_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_vid_in_axi4s_0/vid_io_in_ce(ce) and /MSXBO_OVSensorRGB565_0_upgraded_ipi/de_o(undef)
Wrote  : <L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
Wrote  : <L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'L:/XILINX_FPGA/02/Miz_sys/Miz_sys/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_MSXBO_OVSensorRGB565_0_0] -no_script -sync -force -quiet
generate_target all [get_files  L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
INFO: [xilinx.com:ip:axi_vdma:6.3-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /HDMI_FPGA_ML_0/HDMI_CLK_P have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_HDMI_FPGA_ML_0_0_HDMI_CLK_P 
WARNING: [BD 41-927] Following properties on pin /HDMI_FPGA_ML_0/HDMI_CLK_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_HDMI_FPGA_ML_0_0_HDMI_CLK_N 
WARNING: [BD 41-927] Following properties on pin /axis2video_0/axis_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /axis2video_0/video_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-1271] The connection to the pin: /axi_vdma_0/m_axis_mm2s_tuser has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_vdma_0_M_AXIS_MM2S 
Wrote  : <L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(clock)' for system_rst_processing_system7_0_50M_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_FPGA_ML_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(aclk_intf)' for system_v_vid_in_axi4s_0_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for system_xbar_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MSXBO_OVSensorRGB565_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis2video_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for system_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1244.461 ; gain = 180.785
export_ip_user_files -of_objects [get_files L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.ip_user_files -ipstatic_source_dir L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.cache/compile_simlib/modelsim} {questa=L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.cache/compile_simlib/questa} {riviera=L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.cache/compile_simlib/riviera} {activehdl=L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
report_ip_status -name ip_status 
save_bd_design
Wrote  : <L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat May 11 22:06:51 2019] Launched synth_1...
Run output will be captured here: L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.runs/synth_1/runme.log
[Sat May 11 22:06:51 2019] Launched impl_1...
Run output will be captured here: L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.runs/impl_1/runme.log
file copy -force L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.runs/impl_1/system_wrapper.sysdef L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.runs/impl_1/system_wrapper.sysdef L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02/Miz_sys/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 11 22:25:58 2019...
