v {xschem version=2.9.9 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N -2780 -190 -2780 -170 { lab=#net1}
N -2750 -280 -2720 -280 { lab=#net2}
N -2630 -230 -2570 -230 { lab=Qn0}
N -2570 -370 -2570 -230 { lab=Qn0}
N -2870 -370 -2570 -370 { lab=Qn0}
N -2870 -370 -2870 -280 { lab=Qn0}
N -2870 -280 -2840 -280 { lab=Qn0}
N -2660 -190 -2660 -170 { lab=#net3}
N -2660 -70 -2660 -50 { lab=#net1}
N -2780 -50 -2660 -50 { lab=#net1}
N -2380 -280 -2350 -280 { lab=#net4}
N -2260 -230 -2200 -230 { lab=Qn1}
N -2200 -370 -2200 -230 { lab=Qn1}
N -2500 -370 -2200 -370 { lab=Qn1}
N -2500 -370 -2500 -280 { lab=Qn1}
N -2500 -280 -2470 -280 { lab=Qn1}
N -2010 -280 -1980 -280 { lab=#net5}
N -1890 -230 -1830 -230 { lab=Qn2}
N -1830 -370 -1830 -230 { lab=Qn2}
N -2130 -370 -1830 -370 { lab=Qn2}
N -2130 -370 -2130 -280 { lab=Qn2}
N -2130 -280 -2100 -280 { lab=Qn2}
N -1640 -280 -1610 -280 { lab=#net6}
N -1520 -230 -1460 -230 { lab=Qn3}
N -1460 -370 -1460 -230 { lab=Qn3}
N -1760 -370 -1460 -370 { lab=Qn3}
N -1760 -370 -1760 -280 { lab=Qn3}
N -1760 -280 -1730 -280 { lab=Qn3}
N -2290 -190 -2290 -50 { lab=Q0}
N -2570 -50 -2290 -50 { lab=Q0}
N -2410 -90 -2410 -50 { lab=Q0}
N -1920 -190 -1920 -50 { lab=Q1}
N -2200 -50 -1920 -50 { lab=Q1}
N -2040 -90 -2040 -50 { lab=Q1}
N -1550 -190 -1550 -50 { lab=Q2}
N -1830 -50 -1550 -50 { lab=Q2}
N -1670 -90 -1670 -50 { lab=Q2}
N -2730 -390 -2730 -280 { lab=#net2}
N -2370 -390 -2370 -280 { lab=#net4}
N -2010 -390 -2010 -280 { lab=#net5}
N -1640 -390 -1640 -280 { lab=#net6}
N -2780 -70 -2780 -50 { lab=#net1}
N -2780 -170 -2780 -70 { lab=#net1}
N -1270 -280 -1240 -280 { lab=#net7}
N -1150 -230 -1090 -230 { lab=Qn4}
N -1090 -370 -1090 -230 { lab=Qn4}
N -1390 -370 -1090 -370 { lab=Qn4}
N -1390 -370 -1390 -280 { lab=Qn4}
N -1390 -280 -1360 -280 { lab=Qn4}
N -1180 -190 -1180 -50 { lab=Q3}
N -1460 -50 -1180 -50 { lab=Q3}
N -1300 -90 -1300 -50 { lab=Q3}
N -1270 -390 -1270 -280 { lab=#net7}
N -900 -280 -870 -280 { lab=#net8}
N -780 -230 -720 -230 { lab=Qn5}
N -720 -370 -720 -230 { lab=Qn5}
N -1020 -370 -720 -370 { lab=Qn5}
N -1020 -370 -1020 -280 { lab=Qn5}
N -1020 -280 -990 -280 { lab=Qn5}
N -530 -280 -500 -280 { lab=#net9}
N -410 -230 -350 -230 { lab=Qn6}
N -350 -370 -350 -230 { lab=Qn6}
N -650 -370 -350 -370 { lab=Qn6}
N -650 -370 -650 -280 { lab=Qn6}
N -650 -280 -620 -280 { lab=Qn6}
N -160 -280 -130 -280 { lab=#net10}
N -40 -230 20 -230 { lab=Qn7}
N 20 -370 20 -230 { lab=Qn7}
N -280 -370 20 -370 { lab=Qn7}
N -280 -370 -280 -280 { lab=Qn7}
N -280 -280 -250 -280 { lab=Qn7}
N -810 -190 -810 -50 { lab=Q4}
N -1090 -50 -810 -50 { lab=Q4}
N -930 -90 -930 -50 { lab=Q4}
N -440 -190 -440 -50 { lab=Q5}
N -720 -50 -440 -50 { lab=Q5}
N -560 -90 -560 -50 { lab=Q5}
N -70 -190 -70 -50 { lab=Q6}
N -350 -50 -70 -50 { lab=Q6}
N -190 -90 -190 -50 { lab=Q6}
N -890 -390 -890 -280 { lab=#net8}
N -530 -390 -530 -280 { lab=#net9}
N -160 -390 -160 -280 { lab=#net10}
N 200 -280 230 -280 { lab=#net11}
N 320 -230 380 -230 { lab=Qn8}
N 380 -370 380 -230 { lab=Qn8}
N 80 -370 380 -370 { lab=Qn8}
N 80 -370 80 -280 { lab=Qn8}
N 80 -280 110 -280 { lab=Qn8}
N 290 -190 290 -50 { lab=Q7}
N 10 -50 290 -50 { lab=Q7}
N 170 -90 170 -50 { lab=Q7}
N 200 -390 200 -280 { lab=#net11}
C {devices/lab_pin.sym} -2730 -490 1 0 {name=l85 sig_type=std_logic lab=Q0}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -2890 -250 0 0 {name=X43}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -2770 -250 0 0 {name=X44}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -2660 -110 3 0 {name=X45 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -2700 -110 3 0 {name=l87 lab=VDD}
C {madvlsi/gnd.sym} -2620 -110 3 0 {name=l88 lab=GND}
C {devices/lab_pin.sym} -2370 -490 1 0 {name=l89 sig_type=std_logic lab=Q1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -2520 -250 0 0 {name=X46}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -2400 -250 0 0 {name=X53}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -2410 -130 3 0 {name=X54 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -2450 -130 3 0 {name=l90 lab=VDD}
C {madvlsi/gnd.sym} -2370 -130 3 0 {name=l91 lab=GND}
C {devices/lab_pin.sym} -2570 -230 2 0 {name=l106 sig_type=std_logic lab=Qn0}
C {devices/lab_pin.sym} -2200 -230 2 0 {name=l107 sig_type=std_logic lab=Qn1}
C {devices/lab_pin.sym} -2010 -490 1 0 {name=l108 sig_type=std_logic lab=Q2}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -2150 -250 0 0 {name=X55}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -2030 -250 0 0 {name=X56}
C {devices/lab_pin.sym} -1830 -230 2 0 {name=l109 sig_type=std_logic lab=Qn2}
C {devices/lab_pin.sym} -1640 -490 1 0 {name=l110 sig_type=std_logic lab=Q3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -1780 -250 0 0 {name=X57}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -1660 -250 0 0 {name=X58}
C {devices/lab_pin.sym} -1460 -230 2 0 {name=l111 sig_type=std_logic lab=Qn3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -2040 -130 3 0 {name=X61 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -2080 -130 3 0 {name=l114 lab=VDD}
C {madvlsi/gnd.sym} -2000 -130 3 0 {name=l115 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -1670 -130 3 0 {name=X62 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -1710 -130 3 0 {name=l116 lab=VDD}
C {madvlsi/gnd.sym} -1630 -130 3 0 {name=l117 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -2730 -430 3 0 {name=X64 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -2770 -430 3 0 {name=l120 lab=VDD}
C {madvlsi/gnd.sym} -2690 -430 3 0 {name=l121 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -2370 -430 3 0 {name=X65 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -2410 -430 3 0 {name=l122 lab=VDD}
C {madvlsi/gnd.sym} -2330 -430 3 0 {name=l123 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -2010 -430 3 0 {name=X66 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -2050 -430 3 0 {name=l124 lab=VDD}
C {madvlsi/gnd.sym} -1970 -430 3 0 {name=l125 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -1640 -430 3 0 {name=X67 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -1680 -430 3 0 {name=l126 lab=VDD}
C {madvlsi/gnd.sym} -1600 -430 3 0 {name=l127 lab=GND}
C {devices/lab_pin.sym} -2570 -50 0 0 {name=l129 sig_type=std_logic lab=Q0}
C {devices/lab_pin.sym} -2200 -50 0 0 {name=l130 sig_type=std_logic lab=Q1}
C {devices/lab_pin.sym} -1830 -50 0 0 {name=l131 sig_type=std_logic lab=Q2}
C {devices/lab_pin.sym} -1460 -50 0 0 {name=l132 sig_type=std_logic lab=Q3}
C {devices/lab_pin.sym} -2840 -250 0 0 {name=l139 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} -2840 -220 0 0 {name=l140 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} -2720 -220 0 0 {name=l141 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} -2720 -250 0 0 {name=l142 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} -2470 -250 0 0 {name=l143 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} -2470 -220 0 0 {name=l144 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} -2100 -250 0 0 {name=l145 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} -2100 -220 0 0 {name=l146 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} -1730 -250 0 0 {name=l147 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} -1730 -220 0 0 {name=l148 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} -2350 -220 0 0 {name=l151 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} -2350 -250 0 0 {name=l152 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} -1980 -220 0 0 {name=l153 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} -1980 -250 0 0 {name=l154 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} -1610 -220 0 0 {name=l155 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} -1610 -250 0 0 {name=l156 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} -1270 -490 1 0 {name=l11 sig_type=std_logic lab=Q4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -1410 -250 0 0 {name=X4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -1290 -250 0 0 {name=X5}
C {devices/lab_pin.sym} -1090 -230 2 0 {name=l15 sig_type=std_logic lab=Qn4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -1300 -130 3 0 {name=X7 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -1340 -130 3 0 {name=l16 lab=VDD}
C {madvlsi/gnd.sym} -1260 -130 3 0 {name=l17 lab=GND}
C {devices/lab_pin.sym} -1460 -50 0 0 {name=l18 sig_type=std_logic lab=Q3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -1270 -430 3 0 {name=X8 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -1310 -430 3 0 {name=l19 lab=VDD}
C {madvlsi/gnd.sym} -1230 -430 3 0 {name=l20 lab=GND}
C {devices/lab_pin.sym} -1360 -250 0 0 {name=l21 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} -1360 -220 0 0 {name=l24 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} -1240 -220 0 0 {name=l27 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} -1240 -250 0 0 {name=l28 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} -890 -490 1 0 {name=l29 sig_type=std_logic lab=Q5}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -1040 -250 0 0 {name=X9}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -920 -250 0 0 {name=X10}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -930 -130 3 0 {name=X11 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -970 -130 3 0 {name=l30 lab=VDD}
C {madvlsi/gnd.sym} -890 -130 3 0 {name=l31 lab=GND}
C {devices/lab_pin.sym} -720 -230 2 0 {name=l32 sig_type=std_logic lab=Qn5}
C {devices/lab_pin.sym} -530 -490 1 0 {name=l33 sig_type=std_logic lab=Q6}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -670 -250 0 0 {name=X12}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -550 -250 0 0 {name=X13}
C {devices/lab_pin.sym} -350 -230 2 0 {name=l34 sig_type=std_logic lab=Qn6}
C {devices/lab_pin.sym} -160 -490 1 0 {name=l35 sig_type=std_logic lab=Q7}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -300 -250 0 0 {name=X14}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -180 -250 0 0 {name=X15}
C {devices/lab_pin.sym} 20 -230 2 0 {name=l36 sig_type=std_logic lab=Qn7}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -560 -130 3 0 {name=X18 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -600 -130 3 0 {name=l39 lab=VDD}
C {madvlsi/gnd.sym} -520 -130 3 0 {name=l40 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -190 -130 3 0 {name=X19 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -230 -130 3 0 {name=l41 lab=VDD}
C {madvlsi/gnd.sym} -150 -130 3 0 {name=l42 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -890 -430 3 0 {name=X21 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -930 -430 3 0 {name=l45 lab=VDD}
C {madvlsi/gnd.sym} -850 -430 3 0 {name=l46 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -530 -430 3 0 {name=X22 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -570 -430 3 0 {name=l47 lab=VDD}
C {madvlsi/gnd.sym} -490 -430 3 0 {name=l48 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -160 -430 3 0 {name=X23 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -200 -430 3 0 {name=l49 lab=VDD}
C {madvlsi/gnd.sym} -120 -430 3 0 {name=l50 lab=GND}
C {devices/lab_pin.sym} -1090 -50 0 0 {name=l51 sig_type=std_logic lab=Q4}
C {devices/lab_pin.sym} -720 -50 0 0 {name=l52 sig_type=std_logic lab=Q5}
C {devices/lab_pin.sym} -350 -50 0 0 {name=l53 sig_type=std_logic lab=Q6}
C {devices/lab_pin.sym} -990 -250 0 0 {name=l57 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} -990 -220 0 0 {name=l58 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} -620 -250 0 0 {name=l59 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} -620 -220 0 0 {name=l60 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} -250 -250 0 0 {name=l61 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} -250 -220 0 0 {name=l65 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} -870 -220 0 0 {name=l68 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} -870 -250 0 0 {name=l71 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} -500 -220 0 0 {name=l72 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} -500 -250 0 0 {name=l73 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} -130 -220 0 0 {name=l74 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} -130 -250 0 0 {name=l75 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 200 -490 1 0 {name=l37 sig_type=std_logic lab=Q8}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 60 -250 0 0 {name=X16}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 180 -250 0 0 {name=X17}
C {devices/lab_pin.sym} 380 -230 2 0 {name=l38 sig_type=std_logic lab=Qn8}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 170 -130 3 0 {name=X20 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 130 -130 3 0 {name=l43 lab=VDD}
C {madvlsi/gnd.sym} 210 -130 3 0 {name=l44 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 200 -430 3 0 {name=X24 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 160 -430 3 0 {name=l54 lab=VDD}
C {madvlsi/gnd.sym} 240 -430 3 0 {name=l55 lab=GND}
C {devices/lab_pin.sym} 10 -50 0 0 {name=l56 sig_type=std_logic lab=Q7}
C {devices/lab_pin.sym} 110 -250 0 0 {name=l66 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 110 -220 0 0 {name=l67 sig_type=std_logic lab=C}
C {devices/lab_pin.sym} 230 -220 0 0 {name=l76 sig_type=std_logic lab=P}
C {devices/lab_pin.sym} 230 -250 0 0 {name=l77 sig_type=std_logic lab=C}
