// Seed: 1292462277
module module_0;
  assign id_1 = id_1[1];
endmodule
module module_1 (
    input supply1 id_0,
    id_5,
    input tri0 id_1,
    input tri1 id_2,
    output supply0 id_3
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri1  id_0,
    input  wor   id_1,
    output tri   id_2,
    input  tri0  id_3,
    input  tri   id_4,
    input  wand  id_5,
    output logic id_6,
    output tri   id_7
);
  wire id_9;
  module_0 modCall_1 ();
  initial
    if (1) begin : LABEL_0
      id_6 <= id_5 ? (1) : -1;
    end
endmodule
