Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Aug 28 20:39:26 2023
| Host         : VENGEANCE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ss2_aes_wrapper_timing_summary_routed.rpt -pb ss2_aes_wrapper_timing_summary_routed.pb -rpx ss2_aes_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ss2_aes_wrapper
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay             1           
XDCH-2     Warning   Same min and max delay values on IO port  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.903        0.000                      0                 3349        0.006        0.000                      0                 3349        3.750        0.000                       0                  1982  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.903        0.000                      0                 3349        0.006        0.000                      0                 3349        3.750        0.000                       0                  1982  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_reg_aes/O_clksettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_clocks/CCLK_MUX/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.580ns (23.308%)  route 1.908ns (76.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 8.529 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        1.547     5.123    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X36Y24         FDRE                                         r  U_cw305_dut/U_reg_aes/O_clksettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  U_cw305_dut/U_reg_aes/O_clksettings_reg[0]/Q
                         net (fo=3, routed)           0.514     6.092    U_cw305_dut/U_reg_aes/O_clksettings_reg[4]_0[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.216 r  U_cw305_dut/U_reg_aes/CCLK_MUX_i_1/O
                         net (fo=2, routed)           1.395     7.611    U_cw305_dut/U_clocks/cclk_src_is_ext
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  U_cw305_dut/U_clocks/CCLK_MUX/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    D15                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437     6.437 f  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868     8.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.396 f  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.133     8.529    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL                                     f  U_cw305_dut/U_clocks/CCLK_MUX/I1
                         clock pessimism              0.179     8.708    
                         clock uncertainty           -0.035     8.673    
    BUFGCTRL_X0Y17       BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.159     8.514    U_cw305_dut/U_clocks/CCLK_MUX
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_reg_aes/O_clksettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_clocks/CCLK_MUX/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.580ns (23.421%)  route 1.896ns (76.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 8.529 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        1.547     5.123    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X36Y24         FDRE                                         r  U_cw305_dut/U_reg_aes/O_clksettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  U_cw305_dut/U_reg_aes/O_clksettings_reg[0]/Q
                         net (fo=3, routed)           0.514     6.092    U_cw305_dut/U_reg_aes/O_clksettings_reg[4]_0[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.216 f  U_cw305_dut/U_reg_aes/CCLK_MUX_i_1/O
                         net (fo=2, routed)           1.383     7.599    U_cw305_dut/U_clocks/cclk_src_is_ext
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  U_cw305_dut/U_clocks/CCLK_MUX/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    D15                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437     6.437 f  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868     8.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.396 f  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.133     8.529    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL                                     f  U_cw305_dut/U_clocks/CCLK_MUX/I0
                         clock pessimism              0.179     8.708    
                         clock uncertainty           -0.035     8.673    
    BUFGCTRL_X0Y17       BUFGCTRL (Setup_bufgctrl_I0_S0)
                                                     -0.159     8.514    U_cw305_dut/U_clocks/CCLK_MUX
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_reg_aes/O_clksettings_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_clocks/CWOUT_ODDR/CE
                            (falling edge-triggered cell ODDR clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.580ns (16.461%)  route 2.943ns (83.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 10.133 - 5.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        1.549     5.125    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X36Y23         FDRE                                         r  U_cw305_dut/U_reg_aes/O_clksettings_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  U_cw305_dut/U_reg_aes/O_clksettings_reg[3]/Q
                         net (fo=2, routed)           0.522     6.102    U_cw305_dut/U_clocks/O_clksettings[1]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.226 r  U_cw305_dut/U_clocks//i_/O
                         net (fo=1, routed)           2.422     8.648    U_cw305_dut/U_clocks/cclk_output_ext
    OLOGIC_X0Y82         ODDR                                         r  U_cw305_dut/U_clocks/CWOUT_ODDR/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    D15                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437     6.437 f  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868     8.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.396 f  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.133     8.529    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.620 f  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.513    10.133    U_cw305_dut/U_clocks/crypt_clk
    OLOGIC_X0Y82         ODDR                                         f  U_cw305_dut/U_clocks/CWOUT_ODDR/C
                         clock pessimism              0.179    10.312    
                         clock uncertainty           -0.035    10.277    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_CE)      -0.482     9.795    U_cw305_dut/U_clocks/CWOUT_ODDR
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_reg_aes/go_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/aes_core/state_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 0.733ns (12.534%)  route 5.115ns (87.466%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.140     3.715    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.811 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.559     5.371    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X48Y20         FDRE                                         r  U_cw305_dut/U_reg_aes/go_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  U_cw305_dut/U_reg_aes/go_r_reg/Q
                         net (fo=1, routed)           0.658     6.484    U_cw305_dut/U_reg_aes/go_r
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.608 r  U_cw305_dut/U_reg_aes/O_start/O
                         net (fo=526, routed)         3.911    10.520    U_cw305_dut/aes_core/ks_inst/state[0]
    SLICE_X31Y15         LUT5 (Prop_lut5_I4_O)        0.153    10.673 r  U_cw305_dut/aes_core/ks_inst/state[63]_i_1/O
                         net (fo=1, routed)           0.546    11.218    U_cw305_dut/aes_core/p_1_in[63]
    SLICE_X28Y15         FDRE                                         r  U_cw305_dut/aes_core/state_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437    11.437 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868    13.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.396 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.133    13.529    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.620 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.444    15.064    U_cw305_dut/aes_core/crypt_clk
    SLICE_X28Y15         FDRE                                         r  U_cw305_dut/aes_core/state_reg[63]/C
                         clock pessimism              0.198    15.263    
                         clock uncertainty           -0.035    15.227    
    SLICE_X28Y15         FDRE (Setup_fdre_C_D)       -0.264    14.963    U_cw305_dut/aes_core/state_reg[63]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -11.218    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_reg_aes/go_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/aes_core/state_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 0.696ns (12.179%)  route 5.019ns (87.821%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 15.067 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.140     3.715    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.811 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.559     5.371    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X48Y20         FDRE                                         r  U_cw305_dut/U_reg_aes/go_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  U_cw305_dut/U_reg_aes/go_r_reg/Q
                         net (fo=1, routed)           0.658     6.484    U_cw305_dut/U_reg_aes/go_r
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.608 r  U_cw305_dut/U_reg_aes/O_start/O
                         net (fo=526, routed)         3.725    10.334    U_cw305_dut/aes_core/ks_inst/state[0]
    SLICE_X30Y11         LUT5 (Prop_lut5_I4_O)        0.116    10.450 r  U_cw305_dut/aes_core/ks_inst/state[100]_i_1/O
                         net (fo=1, routed)           0.635    11.085    U_cw305_dut/aes_core/p_1_in[100]
    SLICE_X28Y11         FDRE                                         r  U_cw305_dut/aes_core/state_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437    11.437 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868    13.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.396 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.133    13.529    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.620 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.447    15.067    U_cw305_dut/aes_core/crypt_clk
    SLICE_X28Y11         FDRE                                         r  U_cw305_dut/aes_core/state_reg[100]/C
                         clock pessimism              0.198    15.266    
                         clock uncertainty           -0.035    15.230    
    SLICE_X28Y11         FDRE (Setup_fdre_C_D)       -0.271    14.959    U_cw305_dut/aes_core/state_reg[100]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_reg_aes/go_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/aes_core/state_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.729ns (12.749%)  route 4.989ns (87.251%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.140     3.715    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.811 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.559     5.371    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X48Y20         FDRE                                         r  U_cw305_dut/U_reg_aes/go_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  U_cw305_dut/U_reg_aes/go_r_reg/Q
                         net (fo=1, routed)           0.658     6.484    U_cw305_dut/U_reg_aes/go_r
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.608 r  U_cw305_dut/U_reg_aes/O_start/O
                         net (fo=526, routed)         3.802    10.410    U_cw305_dut/aes_core/ks_inst/state[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.149    10.559 r  U_cw305_dut/aes_core/ks_inst/state[97]_i_1/O
                         net (fo=1, routed)           0.529    11.089    U_cw305_dut/aes_core/p_1_in[97]
    SLICE_X30Y25         FDRE                                         r  U_cw305_dut/aes_core/state_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437    11.437 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868    13.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.396 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.133    13.529    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.620 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.431    15.051    U_cw305_dut/aes_core/crypt_clk
    SLICE_X30Y25         FDRE                                         r  U_cw305_dut/aes_core/state_reg[97]/C
                         clock pessimism              0.198    15.250    
                         clock uncertainty           -0.035    15.214    
    SLICE_X30Y25         FDRE (Setup_fdre_C_D)       -0.238    14.976    U_cw305_dut/aes_core/state_reg[97]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  3.888    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_usb_reg_fe/usb_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 1.431ns (23.361%)  route 4.694ns (76.639%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        1.547     5.123    U_cw305_dut/U_usb_reg_fe/usb_cen_r_reg_2
    SLICE_X38Y24         FDRE                                         r  U_cw305_dut/U_usb_reg_fe/usb_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  U_cw305_dut/U_usb_reg_fe/usb_addr_r_reg[2]/Q
                         net (fo=184, routed)         2.906     8.546    U_cw305_dut/U_reg_aes/read_data_reg[6]_0[2]
    SLICE_X49Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.670 r  U_cw305_dut/U_reg_aes/read_data[2]_i_38/O
                         net (fo=1, routed)           0.000     8.670    U_cw305_dut/U_reg_aes/read_data[2]_i_38_n_0
    SLICE_X49Y22         MUXF7 (Prop_muxf7_I1_O)      0.245     8.915 r  U_cw305_dut/U_reg_aes/read_data_reg[2]_i_23/O
                         net (fo=1, routed)           0.000     8.915    U_cw305_dut/U_reg_aes/read_data_reg[2]_i_23_n_0
    SLICE_X49Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     9.019 r  U_cw305_dut/U_reg_aes/read_data_reg[2]_i_12/O
                         net (fo=1, routed)           1.207    10.226    U_cw305_dut/U_reg_aes/read_data_reg[2]_i_12_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.316    10.542 f  U_cw305_dut/U_reg_aes/read_data[2]_i_5/O
                         net (fo=1, routed)           0.582    11.124    U_cw305_dut/U_usb_reg_fe/read_data_reg[2]
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.248 r  U_cw305_dut/U_usb_reg_fe/read_data[2]_i_1/O
                         net (fo=1, routed)           0.000    11.248    U_cw305_dut/U_reg_aes/read_data_reg[7]_0[2]
    SLICE_X38Y22         FDRE                                         r  U_cw305_dut/U_reg_aes/read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437    11.437 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868    13.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.396 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        1.434    14.830    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X38Y22         FDRE                                         r  U_cw305_dut/U_reg_aes/read_data_reg[2]/C
                         clock pessimism              0.273    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X38Y22         FDRE (Setup_fdre_C_D)        0.081    15.149    U_cw305_dut/U_reg_aes/read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_reg_aes/go_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/aes_core/state_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 0.734ns (12.963%)  route 4.928ns (87.037%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.140     3.715    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.811 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.559     5.371    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X48Y20         FDRE                                         r  U_cw305_dut/U_reg_aes/go_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  U_cw305_dut/U_reg_aes/go_r_reg/Q
                         net (fo=1, routed)           0.658     6.484    U_cw305_dut/U_reg_aes/go_r
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.608 r  U_cw305_dut/U_reg_aes/O_start/O
                         net (fo=526, routed)         3.936    10.545    U_cw305_dut/aes_core/ks_inst/state[0]
    SLICE_X29Y9          LUT5 (Prop_lut5_I4_O)        0.154    10.699 r  U_cw305_dut/aes_core/ks_inst/state[83]_i_1/O
                         net (fo=1, routed)           0.334    11.033    U_cw305_dut/aes_core/p_1_in[83]
    SLICE_X28Y9          FDRE                                         r  U_cw305_dut/aes_core/state_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437    11.437 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868    13.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.396 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.133    13.529    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.620 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.448    15.068    U_cw305_dut/aes_core/crypt_clk
    SLICE_X28Y9          FDRE                                         r  U_cw305_dut/aes_core/state_reg[83]/C
                         clock pessimism              0.198    15.267    
                         clock uncertainty           -0.035    15.231    
    SLICE_X28Y9          FDRE (Setup_fdre_C_D)       -0.264    14.967    U_cw305_dut/aes_core/state_reg[83]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_reg_aes/go_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/aes_core/state_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 0.726ns (12.870%)  route 4.915ns (87.130%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.056 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.140     3.715    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.811 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.559     5.371    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X48Y20         FDRE                                         r  U_cw305_dut/U_reg_aes/go_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  U_cw305_dut/U_reg_aes/go_r_reg/Q
                         net (fo=1, routed)           0.658     6.484    U_cw305_dut/U_reg_aes/go_r
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.608 r  U_cw305_dut/U_reg_aes/O_start/O
                         net (fo=526, routed)         3.914    10.522    U_cw305_dut/aes_core/ks_inst/state[0]
    SLICE_X34Y19         LUT5 (Prop_lut5_I4_O)        0.146    10.668 r  U_cw305_dut/aes_core/ks_inst/state[122]_i_1/O
                         net (fo=1, routed)           0.343    11.012    U_cw305_dut/aes_core/p_1_in[122]
    SLICE_X35Y19         FDRE                                         r  U_cw305_dut/aes_core/state_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437    11.437 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868    13.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.396 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.133    13.529    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.620 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.436    15.056    U_cw305_dut/aes_core/crypt_clk
    SLICE_X35Y19         FDRE                                         r  U_cw305_dut/aes_core/state_reg[122]/C
                         clock pessimism              0.198    15.255    
                         clock uncertainty           -0.035    15.219    
    SLICE_X35Y19         FDRE (Setup_fdre_C_D)       -0.271    14.948    U_cw305_dut/aes_core/state_reg[122]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_reg_aes/go_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/aes_core/state_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 0.734ns (12.956%)  route 4.931ns (87.044%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.140     3.715    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.811 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.559     5.371    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X48Y20         FDRE                                         r  U_cw305_dut/U_reg_aes/go_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  U_cw305_dut/U_reg_aes/go_r_reg/Q
                         net (fo=1, routed)           0.658     6.484    U_cw305_dut/U_reg_aes/go_r
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.608 r  U_cw305_dut/U_reg_aes/O_start/O
                         net (fo=526, routed)         3.797    10.405    U_cw305_dut/aes_core/ks_inst/state[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.154    10.559 r  U_cw305_dut/aes_core/ks_inst/state[89]_i_1/O
                         net (fo=1, routed)           0.477    11.036    U_cw305_dut/aes_core/p_1_in[89]
    SLICE_X30Y25         FDRE                                         r  U_cw305_dut/aes_core/state_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437    11.437 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868    13.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.396 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.133    13.529    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.620 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.431    15.051    U_cw305_dut/aes_core/crypt_clk
    SLICE_X30Y25         FDRE                                         r  U_cw305_dut/aes_core/state_reg[89]/C
                         clock pessimism              0.198    15.250    
                         clock uncertainty           -0.035    15.214    
    SLICE_X30Y25         FDRE (Setup_fdre_C_D)       -0.219    14.995    U_cw305_dut/aes_core/state_reg[89]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  3.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.565     1.556    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X51Y12         FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[96]/Q
                         net (fo=1, routed)           0.144     1.841    U_cw305_dut/U_reg_aes/reg_crypt_cipherout[96]
    SLICE_X50Y11         FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.837     2.018    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X50Y11         FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[96]/C
                         clock pessimism             -0.246     1.772    
    SLICE_X50Y11         FDRE (Hold_fdre_C_D)         0.063     1.835    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[96]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.480%)  route 0.156ns (52.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.565     1.556    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X32Y5          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.697 r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[67]/Q
                         net (fo=1, routed)           0.156     1.853    U_cw305_dut/U_reg_aes/reg_crypt_cipherout[67]
    SLICE_X30Y5          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.834     2.015    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X30Y5          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[67]/C
                         clock pessimism             -0.246     1.769    
    SLICE_X30Y5          FDRE (Hold_fdre_C_D)         0.063     1.832    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.559%)  route 0.114ns (43.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.561     1.552    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X50Y18         FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.148     1.700 r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[94]/Q
                         net (fo=1, routed)           0.114     1.814    U_cw305_dut/U_reg_aes/reg_crypt_cipherout[94]
    SLICE_X51Y18         FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.830     2.011    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X51Y18         FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[94]/C
                         clock pessimism             -0.246     1.765    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.025     1.790    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[94]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.559%)  route 0.114ns (43.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.561     1.552    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X38Y14         FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.148     1.700 r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[87]/Q
                         net (fo=1, routed)           0.114     1.814    U_cw305_dut/U_reg_aes/reg_crypt_cipherout[87]
    SLICE_X39Y14         FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.829     2.010    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X39Y14         FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[87]/C
                         clock pessimism             -0.246     1.764    
    SLICE_X39Y14         FDRE (Hold_fdre_C_D)         0.025     1.789    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[87]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.374%)  route 0.163ns (53.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.561     1.552    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X32Y15         FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[15]/Q
                         net (fo=1, routed)           0.163     1.856    U_cw305_dut/U_reg_aes/reg_crypt_cipherout[15]
    SLICE_X29Y15         FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.829     2.010    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X29Y15         FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[15]/C
                         clock pessimism             -0.246     1.764    
    SLICE_X29Y15         FDRE (Hold_fdre_C_D)         0.066     1.830    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.564     1.555    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X29Y8          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.141     1.696 r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[19]/Q
                         net (fo=1, routed)           0.170     1.866    U_cw305_dut/U_reg_aes/reg_crypt_cipherout[19]
    SLICE_X29Y5          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.835     2.016    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X29Y5          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[19]/C
                         clock pessimism             -0.246     1.770    
    SLICE_X29Y5          FDRE (Hold_fdre_C_D)         0.070     1.840    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 U_cw305_dut/aes_core/state_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/aes_core/data_o_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.674%)  route 0.196ns (51.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.560     1.551    U_cw305_dut/aes_core/crypt_clk
    SLICE_X35Y15         FDRE                                         r  U_cw305_dut/aes_core/state_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  U_cw305_dut/aes_core/state_reg[47]/Q
                         net (fo=2, routed)           0.196     1.888    U_cw305_dut/aes_core/ks_inst/Q[47]
    SLICE_X36Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.933 r  U_cw305_dut/aes_core/ks_inst/data_o[47]_i_1/O
                         net (fo=1, routed)           0.000     1.933    U_cw305_dut/aes_core/ks_inst_n_288
    SLICE_X36Y15         FDRE                                         r  U_cw305_dut/aes_core/data_o_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.033     1.214    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.243 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.828     2.071    U_cw305_dut/aes_core/crypt_clk
    SLICE_X36Y15         FDRE                                         r  U_cw305_dut/aes_core/data_o_reg[47]/C
                         clock pessimism             -0.257     1.814    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.092     1.906    U_cw305_dut/aes_core/data_o_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.565     1.556    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X51Y12         FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[5]/Q
                         net (fo=1, routed)           0.170     1.867    U_cw305_dut/U_reg_aes/reg_crypt_cipherout[5]
    SLICE_X51Y11         FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.837     2.018    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X51Y11         FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[5]/C
                         clock pessimism             -0.246     1.772    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.066     1.838    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.673%)  route 0.168ns (54.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.565     1.556    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X44Y7          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.141     1.697 r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[104]/Q
                         net (fo=1, routed)           0.168     1.865    U_cw305_dut/U_reg_aes/reg_crypt_cipherout[104]
    SLICE_X43Y7          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.834     2.015    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X43Y7          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[104]/C
                         clock pessimism             -0.246     1.769    
    SLICE_X43Y7          FDRE (Hold_fdre_C_D)         0.066     1.835    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[104]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.641%)  route 0.155ns (52.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.565     1.556    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X32Y5          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.697 r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[35]/Q
                         net (fo=1, routed)           0.155     1.852    U_cw305_dut/U_reg_aes/reg_crypt_cipherout[35]
    SLICE_X30Y5          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.834     2.015    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X30Y5          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[35]/C
                         clock pessimism             -0.246     1.769    
    SLICE_X30Y5          FDRE (Hold_fdre_C_D)         0.052     1.821    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  U_cw305_dut/U_clocks/CCLK_MUX/I0
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  U_cw305_dut/U_clocks/CCLK_MUX/I1
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  U_cw305_dut/U_clocks/clkbuf/I
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y82    U_cw305_dut/U_clocks/CWOUT_ODDR/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y9     U_cw305_dut/usb_timer_heartbeat_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y11    U_cw305_dut/usb_timer_heartbeat_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y11    U_cw305_dut/usb_timer_heartbeat_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y12    U_cw305_dut/usb_timer_heartbeat_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y12    U_cw305_dut/usb_timer_heartbeat_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y12    U_cw305_dut/usb_timer_heartbeat_reg[14]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y28    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y28    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y28    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y28    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y28    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y28    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y28    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y28    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y31    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y31    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y28    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y28    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y28    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y28    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y28    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y28    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y28    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y28    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y31    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y31    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_3_5/RAMA/CLK



