vendor_name = ModelSim
source_file = 1, C:/ece385_summer23/lab4/lab4.sdc
source_file = 1, C:/ece385_summer23/lab4/testbench.sv
source_file = 1, C:/ece385_summer23/lab4/test_memory.sv
source_file = 1, C:/ece385_summer23/lab4/synchronizers.sv
source_file = 1, C:/ece385_summer23/lab4/slc3_testtop.sv
source_file = 1, C:/ece385_summer23/lab4/slc3_sramtop.sv
source_file = 1, C:/ece385_summer23/lab4/SLC3_2.sv
source_file = 1, C:/ece385_summer23/lab4/slc3.sv
source_file = 1, C:/ece385_summer23/lab4/regfile.sv
source_file = 1, C:/ece385_summer23/lab4/Reg_cc.sv
source_file = 1, C:/ece385_summer23/lab4/Reg_16.sv
source_file = 1, C:/ece385_summer23/lab4/pcmux.sv
source_file = 1, C:/ece385_summer23/lab4/memory_contents.sv
source_file = 1, C:/ece385_summer23/lab4/Mem2IO.sv
source_file = 1, C:/ece385_summer23/lab4/mdrmux.sv
source_file = 1, C:/ece385_summer23/lab4/marmux.sv
source_file = 1, C:/ece385_summer23/lab4/ISDU.sv
source_file = 1, C:/ece385_summer23/lab4/Instantiateram.sv
source_file = 1, C:/ece385_summer23/lab4/HexDriver.sv
source_file = 1, C:/ece385_summer23/lab4/datapath.sv
source_file = 1, C:/ece385_summer23/lab4/conditioncode.sv
source_file = 1, C:/ece385_summer23/lab4/alu.sv
source_file = 1, C:/ece385_summer23/lab4/ram.qip
source_file = 1, C:/ece385_summer23/lab4/ram.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/ece385_summer23/lab4/db/altsyncram_hag1.tdf
design_name = slc3_sramtop
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, slc3_sramtop, 1
instance = comp, \LED[0]~output , LED[0]~output, slc3_sramtop, 1
instance = comp, \LED[1]~output , LED[1]~output, slc3_sramtop, 1
instance = comp, \LED[2]~output , LED[2]~output, slc3_sramtop, 1
instance = comp, \LED[3]~output , LED[3]~output, slc3_sramtop, 1
instance = comp, \LED[4]~output , LED[4]~output, slc3_sramtop, 1
instance = comp, \LED[5]~output , LED[5]~output, slc3_sramtop, 1
instance = comp, \LED[6]~output , LED[6]~output, slc3_sramtop, 1
instance = comp, \LED[7]~output , LED[7]~output, slc3_sramtop, 1
instance = comp, \LED[8]~output , LED[8]~output, slc3_sramtop, 1
instance = comp, \LED[9]~output , LED[9]~output, slc3_sramtop, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, slc3_sramtop, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, slc3_sramtop, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, slc3_sramtop, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, slc3_sramtop, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, slc3_sramtop, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, slc3_sramtop, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, slc3_sramtop, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, slc3_sramtop, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, slc3_sramtop, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, slc3_sramtop, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, slc3_sramtop, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, slc3_sramtop, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, slc3_sramtop, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, slc3_sramtop, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, slc3_sramtop, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, slc3_sramtop, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, slc3_sramtop, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, slc3_sramtop, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, slc3_sramtop, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, slc3_sramtop, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, slc3_sramtop, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, slc3_sramtop, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, slc3_sramtop, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, slc3_sramtop, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, slc3_sramtop, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, slc3_sramtop, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, slc3_sramtop, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, slc3_sramtop, 1
instance = comp, \Clk~input , Clk~input, slc3_sramtop, 1
instance = comp, \Clk~inputclkctrl , Clk~inputclkctrl, slc3_sramtop, 1
instance = comp, \Run~input , Run~input, slc3_sramtop, 1
instance = comp, \button_sync[1]|q , button_sync[1]|q, slc3_sramtop, 1
instance = comp, \Continue~input , Continue~input, slc3_sramtop, 1
instance = comp, \button_sync[0]|q , button_sync[0]|q, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[0]~19 , slc|d0|pc_reg|Data_Out[0]~19, slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~1 , slc|state_controller|Decoder0~1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~73 , slc|state_controller|State~73, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_07 , slc|state_controller|State.S_07, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~59 , slc|state_controller|State~59, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_23 , slc|state_controller|State.S_23, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[0]~28 , slc|d0|BUS[0]~28, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[0]~26 , slc|d0|BUS[0]~26, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~55 , slc|state_controller|State~55, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_16_1 , slc|state_controller|State.S_16_1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~56 , slc|state_controller|State~56, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_16_2 , slc|state_controller|State.S_16_2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~57 , slc|state_controller|State~57, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_16_3 , slc|state_controller|State.S_16_3, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~58 , slc|state_controller|State~58, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_16_4 , slc|state_controller|State.S_16_4, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr29~0 , slc|state_controller|WideOr29~0, slc3_sramtop, 1
instance = comp, \instaRam|address[0]~45 , instaRam|address[0]~45, slc3_sramtop, 1
instance = comp, \instaRam|address[0] , instaRam|address[0], slc3_sramtop, 1
instance = comp, \instaRam|address[1]~15 , instaRam|address[1]~15, slc3_sramtop, 1
instance = comp, \instaRam|address[1] , instaRam|address[1], slc3_sramtop, 1
instance = comp, \instaRam|address[2]~17 , instaRam|address[2]~17, slc3_sramtop, 1
instance = comp, \instaRam|address[2] , instaRam|address[2], slc3_sramtop, 1
instance = comp, \instaRam|address[3]~19 , instaRam|address[3]~19, slc3_sramtop, 1
instance = comp, \instaRam|address[3] , instaRam|address[3], slc3_sramtop, 1
instance = comp, \instaRam|address[4]~21 , instaRam|address[4]~21, slc3_sramtop, 1
instance = comp, \instaRam|address[4] , instaRam|address[4], slc3_sramtop, 1
instance = comp, \instaRam|address[5]~23 , instaRam|address[5]~23, slc3_sramtop, 1
instance = comp, \instaRam|address[5] , instaRam|address[5], slc3_sramtop, 1
instance = comp, \instaRam|address[6]~25 , instaRam|address[6]~25, slc3_sramtop, 1
instance = comp, \instaRam|address[6] , instaRam|address[6], slc3_sramtop, 1
instance = comp, \instaRam|Equal0~3 , instaRam|Equal0~3, slc3_sramtop, 1
instance = comp, \instaRam|address[7]~27 , instaRam|address[7]~27, slc3_sramtop, 1
instance = comp, \instaRam|address[7] , instaRam|address[7], slc3_sramtop, 1
instance = comp, \instaRam|address[8]~29 , instaRam|address[8]~29, slc3_sramtop, 1
instance = comp, \instaRam|address[8] , instaRam|address[8], slc3_sramtop, 1
instance = comp, \instaRam|address[9]~31 , instaRam|address[9]~31, slc3_sramtop, 1
instance = comp, \instaRam|address[9] , instaRam|address[9], slc3_sramtop, 1
instance = comp, \instaRam|address[10]~33 , instaRam|address[10]~33, slc3_sramtop, 1
instance = comp, \instaRam|address[10] , instaRam|address[10], slc3_sramtop, 1
instance = comp, \instaRam|address[11]~35 , instaRam|address[11]~35, slc3_sramtop, 1
instance = comp, \instaRam|address[11] , instaRam|address[11], slc3_sramtop, 1
instance = comp, \instaRam|address[12]~37 , instaRam|address[12]~37, slc3_sramtop, 1
instance = comp, \instaRam|address[12] , instaRam|address[12], slc3_sramtop, 1
instance = comp, \instaRam|address[13]~39 , instaRam|address[13]~39, slc3_sramtop, 1
instance = comp, \instaRam|address[13] , instaRam|address[13], slc3_sramtop, 1
instance = comp, \instaRam|address[14]~41 , instaRam|address[14]~41, slc3_sramtop, 1
instance = comp, \instaRam|address[14] , instaRam|address[14], slc3_sramtop, 1
instance = comp, \instaRam|address[15]~43 , instaRam|address[15]~43, slc3_sramtop, 1
instance = comp, \instaRam|address[15] , instaRam|address[15], slc3_sramtop, 1
instance = comp, \instaRam|Equal2~1 , instaRam|Equal2~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal2~0 , instaRam|Equal2~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal0~1 , instaRam|Equal0~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal0~4 , instaRam|Equal0~4, slc3_sramtop, 1
instance = comp, \instaRam|state.mem_write~0 , instaRam|state.mem_write~0, slc3_sramtop, 1
instance = comp, \instaRam|state.mem_write , instaRam|state.mem_write, slc3_sramtop, 1
instance = comp, \WE~0 , WE~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~67 , slc|state_controller|State~67, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_25_1 , slc|state_controller|State.S_25_1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~68 , slc|state_controller|State~68, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_25_2 , slc|state_controller|State.S_25_2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~69 , slc|state_controller|State~69, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_25_3 , slc|state_controller|State.S_25_3, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr27~1 , slc|state_controller|WideOr27~1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~63 , slc|state_controller|State~63, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_25_4 , slc|state_controller|State.S_25_4, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr27~0 , slc|state_controller|WideOr27~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr27 , slc|state_controller|WideOr27, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~8 , instaRam|Equal1~8, slc3_sramtop, 1
instance = comp, \instaRam|Equal5~0 , instaRam|Equal5~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal113~0 , instaRam|Equal113~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal8~0 , instaRam|Equal8~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal129~0 , instaRam|Equal129~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal153~2 , instaRam|Equal153~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr11~1 , instaRam|WideOr11~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal33~0 , instaRam|Equal33~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal0~2 , instaRam|Equal0~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal3~2 , instaRam|Equal3~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal7~0 , instaRam|Equal7~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~7 , instaRam|Equal1~7, slc3_sramtop, 1
instance = comp, \instaRam|Equal136~0 , instaRam|Equal136~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal144~2 , instaRam|Equal144~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~6 , instaRam|WideOr10~6, slc3_sramtop, 1
instance = comp, \instaRam|Equal146~0 , instaRam|Equal146~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal138~0 , instaRam|Equal138~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal6~0 , instaRam|Equal6~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal41~0 , instaRam|Equal41~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal44~0 , instaRam|Equal44~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal105~0 , instaRam|Equal105~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~15 , instaRam|WideNor0~15, slc3_sramtop, 1
instance = comp, \instaRam|Equal10~0 , instaRam|Equal10~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal18~4 , instaRam|Equal18~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~10 , instaRam|Equal1~10, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~30 , instaRam|WideNor0~30, slc3_sramtop, 1
instance = comp, \instaRam|Equal17~1 , instaRam|Equal17~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal3~3 , instaRam|Equal3~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal65~0 , instaRam|Equal65~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~31 , instaRam|WideNor0~31, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~32 , instaRam|WideNor0~32, slc3_sramtop, 1
instance = comp, \instaRam|Equal49~2 , instaRam|Equal49~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal54~0 , instaRam|Equal54~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~2 , instaRam|WideOr1~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal53~0 , instaRam|Equal53~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~7 , instaRam|WideOr10~7, slc3_sramtop, 1
instance = comp, \instaRam|Equal93~4 , instaRam|Equal93~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal134~0 , instaRam|Equal134~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal142~2 , instaRam|Equal142~2, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~15 , Data_to_SRAM[0]~15, slc3_sramtop, 1
instance = comp, \instaRam|Equal25~0 , instaRam|Equal25~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal32~0 , instaRam|Equal32~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal130~0 , instaRam|Equal130~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal131~2 , instaRam|Equal131~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal135~0 , instaRam|Equal135~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~23 , Data_to_SRAM[0]~23, slc3_sramtop, 1
instance = comp, \instaRam|Equal133~0 , instaRam|Equal133~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal9~0 , instaRam|Equal9~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal69~4 , instaRam|Equal69~4, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~24 , Data_to_SRAM[0]~24, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~25 , Data_to_SRAM[0]~25, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~1 , instaRam|WideOr14~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~6 , instaRam|Equal1~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~4 , instaRam|WideOr5~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~11 , instaRam|WideOr5~11, slc3_sramtop, 1
instance = comp, \instaRam|Equal17~0 , instaRam|Equal17~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal0~0 , instaRam|Equal0~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal129~1 , instaRam|Equal129~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal26~0 , instaRam|Equal26~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~0 , instaRam|WideOr14~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~9 , instaRam|Equal1~9, slc3_sramtop, 1
instance = comp, \instaRam|Equal132~0 , instaRam|Equal132~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~5 , instaRam|WideOr0~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~6 , instaRam|WideOr0~6, slc3_sramtop, 1
instance = comp, \instaRam|Equal10~1 , instaRam|Equal10~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~9 , instaRam|WideOr5~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~7 , instaRam|WideOr0~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~2 , instaRam|WideOr14~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal121~2 , instaRam|Equal121~2, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~22 , instaRam|WideNor0~22, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~5 , instaRam|WideOr10~5, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~23 , instaRam|WideNor0~23, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~25 , instaRam|WideNor0~25, slc3_sramtop, 1
instance = comp, \instaRam|Equal8~1 , instaRam|Equal8~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal3~4 , instaRam|Equal3~4, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~24 , instaRam|WideNor0~24, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~40 , instaRam|WideNor0~40, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~26 , instaRam|WideNor0~26, slc3_sramtop, 1
instance = comp, \instaRam|Equal95~4 , instaRam|Equal95~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal6~1 , instaRam|Equal6~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal130~1 , instaRam|Equal130~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal2~2 , instaRam|Equal2~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal2~3 , instaRam|Equal2~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~5 , instaRam|WideOr6~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~6 , instaRam|WideOr6~6, slc3_sramtop, 1
instance = comp, \instaRam|Equal4~1 , instaRam|Equal4~1, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~11 , Data_to_SRAM[12]~11, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~12 , Data_to_SRAM[12]~12, slc3_sramtop, 1
instance = comp, \instaRam|Equal96~0 , instaRam|Equal96~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~13 , Data_to_SRAM[12]~13, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~14 , Data_to_SRAM[12]~14, slc3_sramtop, 1
instance = comp, \instaRam|Equal130~2 , instaRam|Equal130~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~3 , instaRam|WideOr4~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal9~1 , instaRam|Equal9~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal34~0 , instaRam|Equal34~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~1 , instaRam|WideOr6~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal46~0 , instaRam|Equal46~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~2 , instaRam|WideOr6~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~3 , instaRam|WideOr6~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~4 , instaRam|WideOr6~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~8 , instaRam|WideOr5~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~12 , instaRam|WideOr5~12, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~0 , instaRam|WideOr1~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~1 , instaRam|WideOr1~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal81~0 , instaRam|Equal81~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal118~0 , instaRam|Equal118~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal73~2 , instaRam|Equal73~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal80~0 , instaRam|Equal80~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~4 , instaRam|WideOr8~4, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~14 , instaRam|WideNor0~14, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~4 , instaRam|WideOr4~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal4~0 , instaRam|Equal4~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~3 , Data_to_SRAM[12]~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal101~4 , instaRam|Equal101~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~7 , instaRam|WideOr6~7, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~20 , instaRam|WideNor0~20, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~21 , instaRam|WideNor0~21, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~3 , instaRam|WideOr8~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~2 , instaRam|WideOr10~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~3 , instaRam|WideOr10~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~4 , instaRam|WideOr10~4, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~17 , instaRam|WideNor0~17, slc3_sramtop, 1
instance = comp, \instaRam|Equal107~0 , instaRam|Equal107~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~16 , instaRam|WideNor0~16, slc3_sramtop, 1
instance = comp, \instaRam|Equal143~2 , instaRam|Equal143~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal36~0 , instaRam|Equal36~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~0 , instaRam|WideOr10~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~10 , Data_to_SRAM[12]~10, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~5 , instaRam|WideOr8~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~12 , instaRam|WideOr0~12, slc3_sramtop, 1
instance = comp, \instaRam|Equal151~2 , instaRam|Equal151~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~5 , instaRam|WideOr5~5, slc3_sramtop, 1
instance = comp, \instaRam|Equal60~4 , instaRam|Equal60~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal52~0 , instaRam|Equal52~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~6 , instaRam|WideOr5~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~7 , instaRam|WideOr5~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~4 , instaRam|WideOr0~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~1 , instaRam|WideOr10~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~1 , instaRam|WideOr4~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~2 , instaRam|WideOr4~2, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~18 , instaRam|WideNor0~18, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~19 , instaRam|WideNor0~19, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~11 , instaRam|WideNor0~11, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~2 , instaRam|WideOr0~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal49~3 , instaRam|Equal49~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~3 , instaRam|WideOr0~3, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~12 , instaRam|WideNor0~12, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~39 , instaRam|WideNor0~39, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~2 , instaRam|WideOr9~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~2 , instaRam|WideOr8~2, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~38 , instaRam|WideNor0~38, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~0 , instaRam|WideOr4~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~0 , instaRam|WideOr6~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~8 , instaRam|WideNor0~8, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~9 , instaRam|WideNor0~9, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~10 , instaRam|WideNor0~10, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~13 , instaRam|WideNor0~13, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~27 , instaRam|WideNor0~27, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~21 , Data_to_SRAM[12]~21, slc3_sramtop, 1
instance = comp, \instaRam|Equal29~0 , instaRam|Equal29~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~16 , Data_to_SRAM[12]~16, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~53 , Data_to_SRAM[12]~53, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~34 , instaRam|WideNor0~34, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~41 , instaRam|WideNor0~41, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~9 , instaRam|WideOr0~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~8 , instaRam|WideOr0~8, slc3_sramtop, 1
instance = comp, \instaRam|Equal112~0 , instaRam|Equal112~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~10 , instaRam|WideOr0~10, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~4 , Data_to_SRAM[12]~4, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~5 , Data_to_SRAM[12]~5, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~6 , Data_to_SRAM[12]~6, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~7 , Data_to_SRAM[12]~7, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~35 , instaRam|WideNor0~35, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~36 , instaRam|WideNor0~36, slc3_sramtop, 1
instance = comp, \instaRam|Equal114~0 , instaRam|Equal114~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~6 , instaRam|WideOr8~6, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~28 , instaRam|WideNor0~28, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~29 , instaRam|WideNor0~29, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~33 , instaRam|WideNor0~33, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~10 , instaRam|WideOr5~10, slc3_sramtop, 1
instance = comp, \instaRam|Equal87~0 , instaRam|Equal87~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal154~0 , instaRam|Equal154~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal75~0 , instaRam|Equal75~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~17 , Data_to_SRAM[12]~17, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~18 , Data_to_SRAM[12]~18, slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~0 , instaRam|WideOr12~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr11~0 , instaRam|WideOr11~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~19 , Data_to_SRAM[12]~19, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~20 , Data_to_SRAM[12]~20, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~37 , instaRam|WideNor0~37, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~8 , Data_to_SRAM[12]~8, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~9 , Data_to_SRAM[12]~9, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~22 , Data_to_SRAM[12]~22, slc3_sramtop, 1
instance = comp, \SW[0]~input , SW[0]~input, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~8 , slc|d0|mdr_reg|Data_Out~8, slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[9]~5 , slc|d0|mar_reg|Data_Out[9]~5, slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[0] , slc|d0|mar_reg|Data_Out[0], slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr34~0 , slc|state_controller|WideOr34~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|ALUK[0] , slc|state_controller|ALUK[0], slc3_sramtop, 1
instance = comp, \slc|state_controller|ALUK[1] , slc|state_controller|ALUK[1], slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out[11]~32 , slc|d0|ir_reg|Data_Out[11]~32, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out[2] , slc|d0|ir_reg|Data_Out[2], slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[1]~2 , slc|d0|marm|addr1_out[1]~2, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~31 , slc|d0|mdr_reg|Data_Out~31, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~29 , slc|d0|mdr_reg|Data_Out~29, slc3_sramtop, 1
instance = comp, \SW[9]~input , SW[9]~input, slc3_sramtop, 1
instance = comp, \ADDR[0]~0 , ADDR[0]~0, slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[1] , slc|d0|mar_reg|Data_Out[1], slc3_sramtop, 1
instance = comp, \ADDR[1]~1 , ADDR[1]~1, slc3_sramtop, 1
instance = comp, \ADDR[2]~2 , ADDR[2]~2, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[2][3]~feeder , slc|d0|regunit|regs[2][3]~feeder, slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~2 , slc|state_controller|Decoder0~2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~74 , slc|state_controller|State~74, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_04 , slc|state_controller|State.S_04, slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[4] , slc|d0|mar_reg|Data_Out[4], slc3_sramtop, 1
instance = comp, \ADDR[4]~4 , ADDR[4]~4, slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[5] , slc|d0|mar_reg|Data_Out[5], slc3_sramtop, 1
instance = comp, \ADDR[5]~5 , ADDR[5]~5, slc3_sramtop, 1
instance = comp, \SW[6]~input , SW[6]~input, slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[7] , slc|d0|mar_reg|Data_Out[7], slc3_sramtop, 1
instance = comp, \ADDR[7]~7 , ADDR[7]~7, slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[8] , slc|d0|mar_reg|Data_Out[8], slc3_sramtop, 1
instance = comp, \ADDR[8]~8 , ADDR[8]~8, slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[9] , slc|d0|mar_reg|Data_Out[9], slc3_sramtop, 1
instance = comp, \ADDR[9]~9 , ADDR[9]~9, slc3_sramtop, 1
instance = comp, \SW[2]~input , SW[2]~input, slc3_sramtop, 1
instance = comp, \instaRam|WideOr11~2 , instaRam|WideOr11~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~9 , instaRam|WideOr10~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~10 , instaRam|WideOr10~10, slc3_sramtop, 1
instance = comp, \instaRam|WideOr11~3 , instaRam|WideOr11~3, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[4]~31 , Data_to_SRAM[4]~31, slc3_sramtop, 1
instance = comp, \SW[5]~input , SW[5]~input, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~7 , instaRam|WideOr9~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~7 , instaRam|WideOr8~7, slc3_sramtop, 1
instance = comp, \instaRam|Equal131~3 , instaRam|Equal131~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~8 , instaRam|WideOr8~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~4 , instaRam|WideOr9~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~8 , instaRam|WideOr9~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr2~0 , instaRam|WideOr2~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~5 , instaRam|WideOr9~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~6 , instaRam|WideOr9~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~3 , instaRam|WideOr9~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9 , instaRam|WideOr9, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[6]~33 , Data_to_SRAM[6]~33, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~2 , instaRam|WideOr7~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~3 , instaRam|WideOr7~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~4 , instaRam|WideOr7~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~5 , instaRam|WideOr4~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~4 , instaRam|WideOr1~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~5 , instaRam|WideOr7~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~6 , instaRam|WideOr7~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7 , instaRam|WideOr7, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[8]~35 , Data_to_SRAM[8]~35, slc3_sramtop, 1
instance = comp, \ram0|altsyncram_component|auto_generated|ram_block1a0 , ram0|altsyncram_component|auto_generated|ram_block1a0, slc3_sramtop, 1
instance = comp, \SW[7]~input , SW[7]~input, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~24 , slc|d0|mdr_reg|Data_Out~24, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~25 , slc|d0|mdr_reg|Data_Out~25, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out[3]~11 , slc|d0|mdr_reg|Data_Out[3]~11, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out[7] , slc|d0|mdr_reg|Data_Out[7], slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~3 , instaRam|WideOr1~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~9 , instaRam|WideOr8~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~10 , instaRam|WideOr8~10, slc3_sramtop, 1
instance = comp, \instaRam|Equal94~4 , instaRam|Equal94~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~11 , instaRam|WideOr8~11, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~12 , instaRam|WideOr8~12, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~13 , instaRam|WideOr8~13, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[7]~34 , Data_to_SRAM[7]~34, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~20 , slc|d0|mdr_reg|Data_Out~20, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~21 , slc|d0|mdr_reg|Data_Out~21, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out[5] , slc|d0|mdr_reg|Data_Out[5], slc3_sramtop, 1
instance = comp, \instaRam|Equal73~3 , instaRam|Equal73~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~8 , instaRam|WideOr10~8, slc3_sramtop, 1
instance = comp, \instaRam|Equal67~4 , instaRam|Equal67~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~11 , instaRam|WideOr10~11, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~12 , instaRam|WideOr10~12, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[5]~32 , Data_to_SRAM[5]~32, slc3_sramtop, 1
instance = comp, \SW[3]~input , SW[3]~input, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~16 , slc|d0|mdr_reg|Data_Out~16, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~17 , slc|d0|mdr_reg|Data_Out~17, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out[3] , slc|d0|mdr_reg|Data_Out[3], slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~1 , instaRam|WideOr12~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~2 , instaRam|WideOr12~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal100~4 , instaRam|Equal100~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~3 , instaRam|WideOr12~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~4 , instaRam|WideOr12~4, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[3]~30 , Data_to_SRAM[3]~30, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~14 , slc|d0|mdr_reg|Data_Out~14, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~15 , slc|d0|mdr_reg|Data_Out~15, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out[2] , slc|d0|mdr_reg|Data_Out[2], slc3_sramtop, 1
instance = comp, \instaRam|Equal127~0 , instaRam|Equal127~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~2 , instaRam|WideOr13~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~1 , instaRam|WideOr13~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~0 , instaRam|WideOr13~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~3 , instaRam|WideOr13~3, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~28 , Data_to_SRAM[12]~28, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~4 , instaRam|WideOr13~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~5 , instaRam|WideOr13~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13 , instaRam|WideOr13, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[2]~29 , Data_to_SRAM[2]~29, slc3_sramtop, 1
instance = comp, \SW[1]~input , SW[1]~input, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~12 , slc|d0|mdr_reg|Data_Out~12, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~13 , slc|d0|mdr_reg|Data_Out~13, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out[1] , slc|d0|mdr_reg|Data_Out[1], slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~8 , instaRam|WideOr14~8, slc3_sramtop, 1
instance = comp, \instaRam|Equal20~0 , instaRam|Equal20~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~4 , instaRam|WideOr14~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~5 , instaRam|WideOr14~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~6 , instaRam|WideOr14~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~3 , instaRam|WideOr14~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~7 , instaRam|WideOr14~7, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[1]~27 , Data_to_SRAM[1]~27, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~22 , slc|d0|mdr_reg|Data_Out~22, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~23 , slc|d0|mdr_reg|Data_Out~23, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out[6] , slc|d0|mdr_reg|Data_Out[6], slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out[6] , slc|d0|ir_reg|Data_Out[6], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[15]~1 , slc|d0|regunit|SR1_OUT[15]~1, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[7][6] , slc|d0|regunit|regs[7][6], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[5][6] , slc|d0|regunit|regs[5][6], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|Decoder0~131 , slc|d0|regunit|Decoder0~131, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[6][2]~19 , slc|d0|regunit|regs[6][2]~19, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[6][6] , slc|d0|regunit|regs[6][6], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|Decoder0~129 , slc|d0|regunit|Decoder0~129, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[4][4]~17 , slc|d0|regunit|regs[4][4]~17, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[4][6] , slc|d0|regunit|regs[4][6], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[6]~33 , slc|d0|regunit|SR1_OUT[6]~33, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[6]~34 , slc|d0|regunit|SR1_OUT[6]~34, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[0][6] , slc|d0|regunit|regs[0][6], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|Decoder0~133 , slc|d0|regunit|Decoder0~133, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[1][10]~21 , slc|d0|regunit|regs[1][10]~21, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[1][6] , slc|d0|regunit|regs[1][6], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[6]~35 , slc|d0|regunit|SR1_OUT[6]~35, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|Decoder0~135 , slc|d0|regunit|Decoder0~135, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[3][3]~23 , slc|d0|regunit|regs[3][3]~23, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[3][6] , slc|d0|regunit|regs[3][6], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[2][6] , slc|d0|regunit|regs[2][6], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[6]~36 , slc|d0|regunit|SR1_OUT[6]~36, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[6]~59 , slc|d0|BUS[6]~59, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[6]~37 , slc|d0|regunit|SR1_OUT[6]~37, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[6]~36 , slc|d0|al|B[6]~36, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[6]~37 , slc|d0|al|B[6]~37, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[6]~34 , slc|d0|al|B[6]~34, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[6]~35 , slc|d0|al|B[6]~35, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[6]~38 , slc|d0|al|B[6]~38, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[6]~39 , slc|d0|al|B[6]~39, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[6][5] , slc|d0|regunit|regs[6][5], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[4][5] , slc|d0|regunit|regs[4][5], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[5]~28 , slc|d0|regunit|SR1_OUT[5]~28, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[7][5] , slc|d0|regunit|regs[7][5], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[5]~29 , slc|d0|regunit|SR1_OUT[5]~29, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[3][5] , slc|d0|regunit|regs[3][5], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[0][5] , slc|d0|regunit|regs[0][5], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[1][5] , slc|d0|regunit|regs[1][5], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[5]~30 , slc|d0|regunit|SR1_OUT[5]~30, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[2][5] , slc|d0|regunit|regs[2][5], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[5]~31 , slc|d0|regunit|SR1_OUT[5]~31, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[5]~32 , slc|d0|regunit|SR1_OUT[5]~32, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[5]~33 , slc|d0|al|B[5]~33, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[2][4] , slc|d0|regunit|regs[2][4], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[3][4] , slc|d0|regunit|regs[3][4], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[1][4]~feeder , slc|d0|regunit|regs[1][4]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[1][4] , slc|d0|regunit|regs[1][4], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[0][4]~feeder , slc|d0|regunit|regs[0][4]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[0][4] , slc|d0|regunit|regs[0][4], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[4]~25 , slc|d0|regunit|SR1_OUT[4]~25, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[4]~26 , slc|d0|regunit|SR1_OUT[4]~26, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[6][4]~feeder , slc|d0|regunit|regs[6][4]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[6][4] , slc|d0|regunit|regs[6][4], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[4][4] , slc|d0|regunit|regs[4][4], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[4]~23 , slc|d0|regunit|SR1_OUT[4]~23, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[7][4] , slc|d0|regunit|regs[7][4], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[5][4] , slc|d0|regunit|regs[5][4], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[4]~24 , slc|d0|regunit|SR1_OUT[4]~24, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[4]~27 , slc|d0|regunit|SR1_OUT[4]~27, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[4]~24 , slc|d0|al|B[4]~24, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[4]~25 , slc|d0|al|B[4]~25, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[4]~22 , slc|d0|al|B[4]~22, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[4]~23 , slc|d0|al|B[4]~23, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[4]~26 , slc|d0|al|B[4]~26, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[4]~27 , slc|d0|al|B[4]~27, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[6][3] , slc|d0|regunit|regs[6][3], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[4][3] , slc|d0|regunit|regs[4][3], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[3]~18 , slc|d0|regunit|SR1_OUT[3]~18, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[5][3] , slc|d0|regunit|regs[5][3], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[7][3] , slc|d0|regunit|regs[7][3], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[3]~19 , slc|d0|regunit|SR1_OUT[3]~19, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[3]~22 , slc|d0|regunit|SR1_OUT[3]~22, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out[3] , slc|d0|ir_reg|Data_Out[3], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[3]~16 , slc|d0|al|B[3]~16, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[3]~17 , slc|d0|al|B[3]~17, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[3][3] , slc|d0|regunit|regs[3][3], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[1][3] , slc|d0|regunit|regs[1][3], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[0][3] , slc|d0|regunit|regs[0][3], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[3]~18 , slc|d0|al|B[3]~18, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[3]~19 , slc|d0|al|B[3]~19, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[3]~20 , slc|d0|al|B[3]~20, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[3]~21 , slc|d0|al|B[3]~21, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[4][2] , slc|d0|regunit|regs[4][2], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[6][2] , slc|d0|regunit|regs[6][2], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[2]~13 , slc|d0|regunit|SR1_OUT[2]~13, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[7][2] , slc|d0|regunit|regs[7][2], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[5][2] , slc|d0|regunit|regs[5][2], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[2]~14 , slc|d0|regunit|SR1_OUT[2]~14, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[2]~17 , slc|d0|regunit|SR1_OUT[2]~17, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[2]~11 , slc|d0|al|B[2]~11, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[2]~12 , slc|d0|al|B[2]~12, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[3][2] , slc|d0|regunit|regs[3][2], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[2][2] , slc|d0|regunit|regs[2][2], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[1][2] , slc|d0|regunit|regs[1][2], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[0][2] , slc|d0|regunit|regs[0][2], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[2]~13 , slc|d0|al|B[2]~13, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[2]~14 , slc|d0|al|B[2]~14, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[2]~15 , slc|d0|al|B[2]~15, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[5][1] , slc|d0|regunit|regs[5][1], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[7][1] , slc|d0|regunit|regs[7][1], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[4][1] , slc|d0|regunit|regs[4][1], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[6][1] , slc|d0|regunit|regs[6][1], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[1]~5 , slc|d0|al|B[1]~5, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[1]~6 , slc|d0|al|B[1]~6, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[1][1] , slc|d0|regunit|regs[1][1], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[1]~7 , slc|d0|al|B[1]~7, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[3][1] , slc|d0|regunit|regs[3][1], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[2][1] , slc|d0|regunit|regs[2][1], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[1]~8 , slc|d0|al|B[1]~8, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[1]~9 , slc|d0|al|B[1]~9, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[1]~10 , slc|d0|al|B[1]~10, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[1]~8 , slc|d0|regunit|SR1_OUT[1]~8, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[1]~9 , slc|d0|regunit|SR1_OUT[1]~9, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[1]~12 , slc|d0|regunit|SR1_OUT[1]~12, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[5][0] , slc|d0|regunit|regs[5][0], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[7][0]~feeder , slc|d0|regunit|regs[7][0]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[7][0] , slc|d0|regunit|regs[7][0], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[3][0] , slc|d0|regunit|regs[3][0], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[0]~2 , slc|d0|al|B[0]~2, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[1][0] , slc|d0|regunit|regs[1][0], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[0]~3 , slc|d0|al|B[0]~3, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[0][0] , slc|d0|regunit|regs[0][0], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[4][0] , slc|d0|regunit|regs[4][0], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[2][0] , slc|d0|regunit|regs[2][0], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[6][0] , slc|d0|regunit|regs[6][0], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[0]~0 , slc|d0|al|B[0]~0, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[0]~1 , slc|d0|al|B[0]~1, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[0]~4 , slc|d0|al|B[0]~4, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[0]~4 , slc|d0|regunit|SR1_OUT[0]~4, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[0]~5 , slc|d0|regunit|SR1_OUT[0]~5, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[0]~2 , slc|d0|regunit|SR1_OUT[0]~2, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[0]~3 , slc|d0|regunit|SR1_OUT[0]~3, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[0]~7 , slc|d0|regunit|SR1_OUT[0]~7, slc3_sramtop, 1
instance = comp, \slc|d0|al|Add0~0 , slc|d0|al|Add0~0, slc3_sramtop, 1
instance = comp, \slc|d0|al|Add0~2 , slc|d0|al|Add0~2, slc3_sramtop, 1
instance = comp, \slc|d0|al|Add0~4 , slc|d0|al|Add0~4, slc3_sramtop, 1
instance = comp, \slc|d0|al|Add0~6 , slc|d0|al|Add0~6, slc3_sramtop, 1
instance = comp, \slc|d0|al|Add0~8 , slc|d0|al|Add0~8, slc3_sramtop, 1
instance = comp, \slc|d0|al|Add0~10 , slc|d0|al|Add0~10, slc3_sramtop, 1
instance = comp, \slc|d0|al|Add0~12 , slc|d0|al|Add0~12, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[6]~58 , slc|d0|BUS[6]~58, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[6]~60 , slc|d0|BUS[6]~60, slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~7 , slc|state_controller|Decoder0~7, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~79 , slc|state_controller|State~79, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_00 , slc|state_controller|State.S_00, slc3_sramtop, 1
instance = comp, \slc|d0|cc|r_CC|Data_Out[2]~feeder , slc|d0|cc|r_CC|Data_Out[2]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|cc|r_CC|Data_Out[2]~7 , slc|d0|cc|r_CC|Data_Out[2]~7, slc3_sramtop, 1
instance = comp, \slc|d0|cc|r_CC|Data_Out[2] , slc|d0|cc|r_CC|Data_Out[2], slc3_sramtop, 1
instance = comp, \slc|d0|cc|r_CC|Equal0~0 , slc|d0|cc|r_CC|Equal0~0, slc3_sramtop, 1
instance = comp, \slc|d0|cc|r_CC|Equal0~2 , slc|d0|cc|r_CC|Equal0~2, slc3_sramtop, 1
instance = comp, \slc|d0|cc|r_CC|Equal0~1 , slc|d0|cc|r_CC|Equal0~1, slc3_sramtop, 1
instance = comp, \slc|d0|cc|r_CC|Equal0~3 , slc|d0|cc|r_CC|Equal0~3, slc3_sramtop, 1
instance = comp, \slc|d0|cc|r_CC|Data_Out~2 , slc|d0|cc|r_CC|Data_Out~2, slc3_sramtop, 1
instance = comp, \slc|d0|cc|r_CC|Data_Out~3 , slc|d0|cc|r_CC|Data_Out~3, slc3_sramtop, 1
instance = comp, \slc|d0|cc|r_CC|Data_Out~4 , slc|d0|cc|r_CC|Data_Out~4, slc3_sramtop, 1
instance = comp, \slc|d0|cc|r_CC|Data_Out[1] , slc|d0|cc|r_CC|Data_Out[1], slc3_sramtop, 1
instance = comp, \slc|d0|cc|BEN~0 , slc|d0|cc|BEN~0, slc3_sramtop, 1
instance = comp, \slc|d0|cc|r_CC|Data_Out~5 , slc|d0|cc|r_CC|Data_Out~5, slc3_sramtop, 1
instance = comp, \slc|d0|cc|r_CC|Data_Out~6 , slc|d0|cc|r_CC|Data_Out~6, slc3_sramtop, 1
instance = comp, \slc|d0|cc|r_CC|Data_Out[0] , slc|d0|cc|r_CC|Data_Out[0], slc3_sramtop, 1
instance = comp, \slc|d0|cc|BEN~1 , slc|d0|cc|BEN~1, slc3_sramtop, 1
instance = comp, \slc|d0|cc|BEN~2 , slc|d0|cc|BEN~2, slc3_sramtop, 1
instance = comp, \slc|d0|cc|BEN , slc|d0|cc|BEN, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~60 , slc|state_controller|State~60, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_22 , slc|state_controller|State.S_22, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~61 , slc|state_controller|State~61, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_21 , slc|state_controller|State.S_21, slc3_sramtop, 1
instance = comp, \slc|d0|marm|Mux9~0 , slc|d0|marm|Mux9~0, slc3_sramtop, 1
instance = comp, \slc|d0|marm|Mux9~1 , slc|d0|marm|Mux9~1, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[6]~10 , slc|d0|marm|addr1_out[6]~10, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr2_out[5]~5 , slc|d0|marm|addr2_out[5]~5, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[5]~9 , slc|d0|marm|addr1_out[5]~9, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[4]~8 , slc|d0|marm|addr1_out[4]~8, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr2_out[4]~4 , slc|d0|marm|addr2_out[4]~4, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[3]~6 , slc|d0|marm|addr1_out[3]~6, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[3]~7 , slc|d0|marm|addr1_out[3]~7, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr2_out[3]~3 , slc|d0|marm|addr2_out[3]~3, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr2_out[2]~2 , slc|d0|marm|addr2_out[2]~2, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[2]~4 , slc|d0|marm|addr1_out[2]~4, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[2]~5 , slc|d0|marm|addr1_out[2]~5, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr2_out[1]~1 , slc|d0|marm|addr2_out[1]~1, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr2_out[0]~0 , slc|d0|marm|addr2_out[0]~0, slc3_sramtop, 1
instance = comp, \slc|d0|marm|new_MAR[0]~0 , slc|d0|marm|new_MAR[0]~0, slc3_sramtop, 1
instance = comp, \slc|d0|marm|new_MAR[1]~2 , slc|d0|marm|new_MAR[1]~2, slc3_sramtop, 1
instance = comp, \slc|d0|marm|new_MAR[2]~4 , slc|d0|marm|new_MAR[2]~4, slc3_sramtop, 1
instance = comp, \slc|d0|marm|new_MAR[3]~6 , slc|d0|marm|new_MAR[3]~6, slc3_sramtop, 1
instance = comp, \slc|d0|marm|new_MAR[4]~8 , slc|d0|marm|new_MAR[4]~8, slc3_sramtop, 1
instance = comp, \slc|d0|marm|new_MAR[5]~10 , slc|d0|marm|new_MAR[5]~10, slc3_sramtop, 1
instance = comp, \slc|d0|marm|new_MAR[6]~12 , slc|d0|marm|new_MAR[6]~12, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[6]~61 , slc|d0|BUS[6]~61, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[6]~62 , slc|d0|BUS[6]~62, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out~39 , slc|d0|ir_reg|Data_Out~39, slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[6] , slc|d0|mar_reg|Data_Out[6], slc3_sramtop, 1
instance = comp, \ADDR[6]~6 , ADDR[6]~6, slc3_sramtop, 1
instance = comp, \SW[4]~input , SW[4]~input, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~18 , slc|d0|mdr_reg|Data_Out~18, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~19 , slc|d0|mdr_reg|Data_Out~19, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out[4] , slc|d0|mdr_reg|Data_Out[4], slc3_sramtop, 1
instance = comp, \slc|d0|BUS[4]~49 , slc|d0|BUS[4]~49, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[4]~48 , slc|d0|BUS[4]~48, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[4]~50 , slc|d0|BUS[4]~50, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[4]~51 , slc|d0|BUS[4]~51, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[4]~52 , slc|d0|BUS[4]~52, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out~37 , slc|d0|ir_reg|Data_Out~37, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out[4] , slc|d0|ir_reg|Data_Out[4], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[3][10] , slc|d0|regunit|regs[3][10], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[1][10] , slc|d0|regunit|regs[1][10], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[0][10] , slc|d0|regunit|regs[0][10], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[10]~60 , slc|d0|al|B[10]~60, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[2][10] , slc|d0|regunit|regs[2][10], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[10]~61 , slc|d0|al|B[10]~61, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[4][10] , slc|d0|regunit|regs[4][10], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[6][10] , slc|d0|regunit|regs[6][10], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[10]~58 , slc|d0|al|B[10]~58, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[7][10] , slc|d0|regunit|regs[7][10], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[5][10] , slc|d0|regunit|regs[5][10], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[10]~59 , slc|d0|al|B[10]~59, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[10]~62 , slc|d0|al|B[10]~62, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[10]~63 , slc|d0|al|B[10]~63, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[10]~104 , slc|d0|BUS[10]~104, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[10]~53 , slc|d0|regunit|SR1_OUT[10]~53, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[10]~54 , slc|d0|regunit|SR1_OUT[10]~54, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[10]~55 , slc|d0|regunit|SR1_OUT[10]~55, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[10]~56 , slc|d0|regunit|SR1_OUT[10]~56, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[10]~57 , slc|d0|regunit|SR1_OUT[10]~57, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[7][9] , slc|d0|regunit|regs[7][9], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[5][9] , slc|d0|regunit|regs[5][9], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[6][9] , slc|d0|regunit|regs[6][9], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[4][9] , slc|d0|regunit|regs[4][9], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[9]~48 , slc|d0|regunit|SR1_OUT[9]~48, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[9]~49 , slc|d0|regunit|SR1_OUT[9]~49, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[3][9] , slc|d0|regunit|regs[3][9], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[2][9] , slc|d0|regunit|regs[2][9], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[1][9]~feeder , slc|d0|regunit|regs[1][9]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[1][9] , slc|d0|regunit|regs[1][9], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[0][9] , slc|d0|regunit|regs[0][9], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[9]~50 , slc|d0|regunit|SR1_OUT[9]~50, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[9]~51 , slc|d0|regunit|SR1_OUT[9]~51, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[9]~52 , slc|d0|regunit|SR1_OUT[9]~52, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[9]~57 , slc|d0|al|B[9]~57, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[4][8] , slc|d0|regunit|regs[4][8], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[6][8] , slc|d0|regunit|regs[6][8], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[8]~43 , slc|d0|regunit|SR1_OUT[8]~43, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[5][8] , slc|d0|regunit|regs[5][8], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[7][8] , slc|d0|regunit|regs[7][8], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[8]~44 , slc|d0|regunit|SR1_OUT[8]~44, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[3][8] , slc|d0|regunit|regs[3][8], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[0][8] , slc|d0|regunit|regs[0][8], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[1][8] , slc|d0|regunit|regs[1][8], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[8]~45 , slc|d0|regunit|SR1_OUT[8]~45, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[2][8] , slc|d0|regunit|regs[2][8], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[8]~46 , slc|d0|regunit|SR1_OUT[8]~46, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[8]~47 , slc|d0|regunit|SR1_OUT[8]~47, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[8]~46 , slc|d0|al|B[8]~46, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[8]~47 , slc|d0|al|B[8]~47, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[8]~48 , slc|d0|al|B[8]~48, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[8]~49 , slc|d0|al|B[8]~49, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[8]~50 , slc|d0|al|B[8]~50, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[8]~51 , slc|d0|al|B[8]~51, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[7][7] , slc|d0|regunit|regs[7][7], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[5][7] , slc|d0|regunit|regs[5][7], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[4][7] , slc|d0|regunit|regs[4][7], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[6][7] , slc|d0|regunit|regs[6][7], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[7]~38 , slc|d0|regunit|SR1_OUT[7]~38, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[7]~39 , slc|d0|regunit|SR1_OUT[7]~39, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[0][7] , slc|d0|regunit|regs[0][7], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[1][7] , slc|d0|regunit|regs[1][7], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[7]~40 , slc|d0|regunit|SR1_OUT[7]~40, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[2][7] , slc|d0|regunit|regs[2][7], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[3][7] , slc|d0|regunit|regs[3][7], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[7]~41 , slc|d0|regunit|SR1_OUT[7]~41, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[7]~42 , slc|d0|regunit|SR1_OUT[7]~42, slc3_sramtop, 1
instance = comp, \slc|d0|al|Add0~14 , slc|d0|al|Add0~14, slc3_sramtop, 1
instance = comp, \slc|d0|al|Add0~16 , slc|d0|al|Add0~16, slc3_sramtop, 1
instance = comp, \slc|d0|al|Add0~18 , slc|d0|al|Add0~18, slc3_sramtop, 1
instance = comp, \slc|d0|al|Add0~20 , slc|d0|al|Add0~20, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[10]~77 , slc|d0|BUS[10]~77, slc3_sramtop, 1
instance = comp, \slc|d0|marm|Mux0~0 , slc|d0|marm|Mux0~0, slc3_sramtop, 1
instance = comp, \slc|d0|marm|Mux0~1 , slc|d0|marm|Mux0~1, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[10]~14 , slc|d0|marm|addr1_out[10]~14, slc3_sramtop, 1
instance = comp, \slc|d0|marm|Mux6~0 , slc|d0|marm|Mux6~0, slc3_sramtop, 1
instance = comp, \slc|d0|marm|Mux6~1 , slc|d0|marm|Mux6~1, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[9]~13 , slc|d0|marm|addr1_out[9]~13, slc3_sramtop, 1
instance = comp, \slc|d0|marm|Mux7~0 , slc|d0|marm|Mux7~0, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[8]~12 , slc|d0|marm|addr1_out[8]~12, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[7]~11 , slc|d0|marm|addr1_out[7]~11, slc3_sramtop, 1
instance = comp, \slc|d0|marm|Mux8~0 , slc|d0|marm|Mux8~0, slc3_sramtop, 1
instance = comp, \slc|d0|marm|new_MAR[7]~14 , slc|d0|marm|new_MAR[7]~14, slc3_sramtop, 1
instance = comp, \slc|d0|marm|new_MAR[8]~16 , slc|d0|marm|new_MAR[8]~16, slc3_sramtop, 1
instance = comp, \slc|d0|marm|new_MAR[9]~18 , slc|d0|marm|new_MAR[9]~18, slc3_sramtop, 1
instance = comp, \slc|d0|marm|new_MAR[10]~20 , slc|d0|marm|new_MAR[10]~20, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[10]~78 , slc|d0|BUS[10]~78, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~38 , slc|d0|mdr_reg|Data_Out~38, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[10]~37 , Data_to_SRAM[10]~37, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[10]~38 , Data_to_SRAM[10]~38, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[10]~39 , Data_to_SRAM[10]~39, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~7 , instaRam|WideOr4~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~6 , instaRam|WideOr4~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~8 , instaRam|WideOr4~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4 , instaRam|WideOr4, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[11]~40 , Data_to_SRAM[11]~40, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~5 , instaRam|WideOr1~5, slc3_sramtop, 1
instance = comp, \ram0|altsyncram_component|auto_generated|ram_block1a9 , ram0|altsyncram_component|auto_generated|ram_block1a9, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~37 , slc|d0|mdr_reg|Data_Out~37, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out[15] , slc|d0|mdr_reg|Data_Out[15], slc3_sramtop, 1
instance = comp, \Data_to_SRAM[15]~50 , Data_to_SRAM[15]~50, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~11 , instaRam|WideOr0~11, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[15]~51 , Data_to_SRAM[15]~51, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[15]~52 , Data_to_SRAM[15]~52, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~36 , slc|d0|mdr_reg|Data_Out~36, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out[14] , slc|d0|mdr_reg|Data_Out[14], slc3_sramtop, 1
instance = comp, \Data_to_SRAM[14]~47 , Data_to_SRAM[14]~47, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[14]~48 , Data_to_SRAM[14]~48, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[14]~49 , Data_to_SRAM[14]~49, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~35 , slc|d0|mdr_reg|Data_Out~35, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out[13] , slc|d0|mdr_reg|Data_Out[13], slc3_sramtop, 1
instance = comp, \instaRam|WideOr2~1 , instaRam|WideOr2~1, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[13]~46 , Data_to_SRAM[13]~46, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~34 , slc|d0|mdr_reg|Data_Out~34, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out[12] , slc|d0|mdr_reg|Data_Out[12], slc3_sramtop, 1
instance = comp, \instaRam|Equal61~4 , instaRam|Equal61~4, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~42 , Data_to_SRAM[12]~42, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~43 , Data_to_SRAM[12]~43, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~41 , Data_to_SRAM[12]~41, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~44 , Data_to_SRAM[12]~44, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~45 , Data_to_SRAM[12]~45, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~32 , slc|d0|mdr_reg|Data_Out~32, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out[10] , slc|d0|mdr_reg|Data_Out[10], slc3_sramtop, 1
instance = comp, \slc|d0|BUS[10]~79 , slc|d0|BUS[10]~79, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out~43 , slc|d0|ir_reg|Data_Out~43, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out[10] , slc|d0|ir_reg|Data_Out[10], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|Decoder0~132 , slc|d0|regunit|Decoder0~132, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[2][14]~20 , slc|d0|regunit|regs[2][14]~20, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[2][3] , slc|d0|regunit|regs[2][3], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[3]~20 , slc|d0|regunit|SR1_OUT[3]~20, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[3]~21 , slc|d0|regunit|SR1_OUT[3]~21, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[3]~44 , slc|d0|BUS[3]~44, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[3]~43 , slc|d0|BUS[3]~43, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[3]~45 , slc|d0|BUS[3]~45, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[3]~46 , slc|d0|BUS[3]~46, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[3]~47 , slc|d0|BUS[3]~47, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out~36 , slc|d0|ir_reg|Data_Out~36, slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[3] , slc|d0|mar_reg|Data_Out[3], slc3_sramtop, 1
instance = comp, \ADDR[3]~3 , ADDR[3]~3, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~28 , slc|d0|mdr_reg|Data_Out~28, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~30 , slc|d0|mdr_reg|Data_Out~30, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out[9] , slc|d0|mdr_reg|Data_Out[9], slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~8 , instaRam|WideOr6~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~9 , instaRam|WideOr6~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~10 , instaRam|WideOr6~10, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[9]~36 , Data_to_SRAM[9]~36, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~33 , slc|d0|mdr_reg|Data_Out~33, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out[11] , slc|d0|mdr_reg|Data_Out[11], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[7][11] , slc|d0|regunit|regs[7][11], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[5][11] , slc|d0|regunit|regs[5][11], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[4][11] , slc|d0|regunit|regs[4][11], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[6][11]~feeder , slc|d0|regunit|regs[6][11]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[6][11] , slc|d0|regunit|regs[6][11], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[11]~58 , slc|d0|regunit|SR1_OUT[11]~58, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[11]~59 , slc|d0|regunit|SR1_OUT[11]~59, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[2][11] , slc|d0|regunit|regs[2][11], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[0][11] , slc|d0|regunit|regs[0][11], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[1][11] , slc|d0|regunit|regs[1][11], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[11]~60 , slc|d0|regunit|SR1_OUT[11]~60, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[3][11] , slc|d0|regunit|regs[3][11], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[11]~61 , slc|d0|regunit|SR1_OUT[11]~61, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[11]~62 , slc|d0|regunit|SR1_OUT[11]~62, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[11]~15 , slc|d0|marm|addr1_out[11]~15, slc3_sramtop, 1
instance = comp, \slc|d0|marm|new_MAR[11]~22 , slc|d0|marm|new_MAR[11]~22, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[11]~81 , slc|d0|BUS[11]~81, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[11]~64 , slc|d0|al|B[11]~64, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[11]~65 , slc|d0|al|B[11]~65, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[11]~66 , slc|d0|al|B[11]~66, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[11]~67 , slc|d0|al|B[11]~67, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[11]~68 , slc|d0|al|B[11]~68, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[11]~69 , slc|d0|al|B[11]~69, slc3_sramtop, 1
instance = comp, \slc|d0|al|Add0~22 , slc|d0|al|Add0~22, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[11]~80 , slc|d0|BUS[11]~80, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[11]~82 , slc|d0|BUS[11]~82, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[11]~83 , slc|d0|BUS[11]~83, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[11]~84 , slc|d0|BUS[11]~84, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out~44 , slc|d0|ir_reg|Data_Out~44, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out[11] , slc|d0|ir_reg|Data_Out[11], slc3_sramtop, 1
instance = comp, \slc|state_controller|State~54 , slc|state_controller|State~54, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_27 , slc|state_controller|State.S_27, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|Decoder0~67 , slc|d0|regunit|Decoder0~67, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|Decoder0~134 , slc|d0|regunit|Decoder0~134, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[0][5]~22 , slc|d0|regunit|regs[0][5]~22, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[0][1] , slc|d0|regunit|regs[0][1], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[1]~10 , slc|d0|regunit|SR1_OUT[1]~10, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[1]~11 , slc|d0|regunit|SR1_OUT[1]~11, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[1]~3 , slc|d0|marm|addr1_out[1]~3, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[1]~36 , slc|d0|BUS[1]~36, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[1]~33 , slc|d0|BUS[1]~33, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[1]~34 , slc|d0|BUS[1]~34, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[1]~35 , slc|d0|BUS[1]~35, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[1]~37 , slc|d0|BUS[1]~37, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out~34 , slc|d0|ir_reg|Data_Out~34, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out[1] , slc|d0|ir_reg|Data_Out[1], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[9]~54 , slc|d0|al|B[9]~54, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[9]~55 , slc|d0|al|B[9]~55, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[9]~52 , slc|d0|al|B[9]~52, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[9]~53 , slc|d0|al|B[9]~53, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[9]~56 , slc|d0|al|B[9]~56, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[9]~73 , slc|d0|BUS[9]~73, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[9]~103 , slc|d0|BUS[9]~103, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[9]~74 , slc|d0|BUS[9]~74, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[9]~75 , slc|d0|BUS[9]~75, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[9]~76 , slc|d0|BUS[9]~76, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out~42 , slc|d0|ir_reg|Data_Out~42, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out[9] , slc|d0|ir_reg|Data_Out[9], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|Decoder0~128 , slc|d0|regunit|Decoder0~128, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[5][12]~16 , slc|d0|regunit|regs[5][12]~16, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[5][5] , slc|d0|regunit|regs[5][5], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[5]~28 , slc|d0|al|B[5]~28, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[5]~29 , slc|d0|al|B[5]~29, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[5]~30 , slc|d0|al|B[5]~30, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[5]~31 , slc|d0|al|B[5]~31, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[5]~32 , slc|d0|al|B[5]~32, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[5]~54 , slc|d0|BUS[5]~54, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[5]~53 , slc|d0|BUS[5]~53, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[5]~55 , slc|d0|BUS[5]~55, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[5]~56 , slc|d0|BUS[5]~56, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[5]~57 , slc|d0|BUS[5]~57, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out~38 , slc|d0|ir_reg|Data_Out~38, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out[5] , slc|d0|ir_reg|Data_Out[5], slc3_sramtop, 1
instance = comp, \slc|state_controller|SR2MUX~0 , slc|state_controller|SR2MUX~0, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[7]~42 , slc|d0|al|B[7]~42, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[7]~43 , slc|d0|al|B[7]~43, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[7]~40 , slc|d0|al|B[7]~40, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[7]~41 , slc|d0|al|B[7]~41, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[7]~44 , slc|d0|al|B[7]~44, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[7]~45 , slc|d0|al|B[7]~45, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[7]~63 , slc|d0|BUS[7]~63, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[7]~64 , slc|d0|BUS[7]~64, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[7]~65 , slc|d0|BUS[7]~65, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[7]~66 , slc|d0|BUS[7]~66, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[7]~67 , slc|d0|BUS[7]~67, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out~40 , slc|d0|ir_reg|Data_Out~40, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out[7] , slc|d0|ir_reg|Data_Out[7], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[15]~0 , slc|d0|regunit|SR1_OUT[15]~0, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[2]~15 , slc|d0|regunit|SR1_OUT[2]~15, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[2]~16 , slc|d0|regunit|SR1_OUT[2]~16, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[2]~39 , slc|d0|BUS[2]~39, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[2]~38 , slc|d0|BUS[2]~38, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[2]~40 , slc|d0|BUS[2]~40, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[2]~41 , slc|d0|BUS[2]~41, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[2]~42 , slc|d0|BUS[2]~42, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out~35 , slc|d0|ir_reg|Data_Out~35, slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[2] , slc|d0|mar_reg|Data_Out[2], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~0 , slc|memory_subsystem|Equal0~0, slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[11]~feeder , slc|d0|mar_reg|Data_Out[11]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[11] , slc|d0|mar_reg|Data_Out[11], slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[10] , slc|d0|mar_reg|Data_Out[10], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~2 , slc|memory_subsystem|Equal0~2, slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[13]~feeder , slc|d0|mar_reg|Data_Out[13]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[13] , slc|d0|mar_reg|Data_Out[13], slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[12]~feeder , slc|d0|mar_reg|Data_Out[12]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[12] , slc|d0|mar_reg|Data_Out[12], slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[15] , slc|d0|mar_reg|Data_Out[15], slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[14]~feeder , slc|d0|mar_reg|Data_Out[14]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[14] , slc|d0|mar_reg|Data_Out[14], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~3 , slc|memory_subsystem|Equal0~3, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~1 , slc|memory_subsystem|Equal0~1, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~4 , slc|memory_subsystem|Equal0~4, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~9 , slc|d0|mdr_reg|Data_Out~9, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~10 , slc|d0|mdr_reg|Data_Out~10, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out[0] , slc|d0|mdr_reg|Data_Out[0], slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~2 , Data_to_SRAM[0]~2, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~26 , Data_to_SRAM[0]~26, slc3_sramtop, 1
instance = comp, \SW[8]~input , SW[8]~input, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~26 , slc|d0|mdr_reg|Data_Out~26, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out~27 , slc|d0|mdr_reg|Data_Out~27, slc3_sramtop, 1
instance = comp, \slc|d0|mdr_reg|Data_Out[8] , slc|d0|mdr_reg|Data_Out[8], slc3_sramtop, 1
instance = comp, \slc|d0|BUS[8]~68 , slc|d0|BUS[8]~68, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[8]~69 , slc|d0|BUS[8]~69, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[8]~70 , slc|d0|BUS[8]~70, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[8]~71 , slc|d0|BUS[8]~71, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[8]~72 , slc|d0|BUS[8]~72, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out~41 , slc|d0|ir_reg|Data_Out~41, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out[8] , slc|d0|ir_reg|Data_Out[8], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[15]~6 , slc|d0|regunit|SR1_OUT[15]~6, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[7][14] , slc|d0|regunit|regs[7][14], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[4][14] , slc|d0|regunit|regs[4][14], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[6][14] , slc|d0|regunit|regs[6][14], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[14]~73 , slc|d0|regunit|SR1_OUT[14]~73, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[5][14] , slc|d0|regunit|regs[5][14], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[14]~74 , slc|d0|regunit|SR1_OUT[14]~74, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[1][14] , slc|d0|regunit|regs[1][14], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[0][14] , slc|d0|regunit|regs[0][14], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[14]~75 , slc|d0|regunit|SR1_OUT[14]~75, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[2][14] , slc|d0|regunit|regs[2][14], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[3][14]~feeder , slc|d0|regunit|regs[3][14]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[3][14] , slc|d0|regunit|regs[3][14], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[14]~76 , slc|d0|regunit|SR1_OUT[14]~76, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[14]~94 , slc|d0|BUS[14]~94, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[14]~77 , slc|d0|regunit|SR1_OUT[14]~77, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[14]~82 , slc|d0|al|B[14]~82, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[14]~83 , slc|d0|al|B[14]~83, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[14]~84 , slc|d0|al|B[14]~84, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[14]~85 , slc|d0|al|B[14]~85, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[14]~86 , slc|d0|al|B[14]~86, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[14]~87 , slc|d0|al|B[14]~87, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[14]~93 , slc|d0|BUS[14]~93, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[6][13] , slc|d0|regunit|regs[6][13], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[4][13] , slc|d0|regunit|regs[4][13], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[13]~76 , slc|d0|al|B[13]~76, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[5][13] , slc|d0|regunit|regs[5][13], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[7][13] , slc|d0|regunit|regs[7][13], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[13]~77 , slc|d0|al|B[13]~77, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[0][13] , slc|d0|regunit|regs[0][13], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[1][13] , slc|d0|regunit|regs[1][13], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[13]~78 , slc|d0|al|B[13]~78, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[2][13] , slc|d0|regunit|regs[2][13], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[3][13] , slc|d0|regunit|regs[3][13], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[13]~79 , slc|d0|al|B[13]~79, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[13]~80 , slc|d0|al|B[13]~80, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[13]~81 , slc|d0|al|B[13]~81, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[13]~68 , slc|d0|regunit|SR1_OUT[13]~68, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[13]~69 , slc|d0|regunit|SR1_OUT[13]~69, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[13]~70 , slc|d0|regunit|SR1_OUT[13]~70, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[13]~71 , slc|d0|regunit|SR1_OUT[13]~71, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[13]~72 , slc|d0|regunit|SR1_OUT[13]~72, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[2][12] , slc|d0|regunit|regs[2][12], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[3][12]~feeder , slc|d0|regunit|regs[3][12]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[3][12] , slc|d0|regunit|regs[3][12], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[0][12] , slc|d0|regunit|regs[0][12], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[1][12] , slc|d0|regunit|regs[1][12], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[12]~65 , slc|d0|regunit|SR1_OUT[12]~65, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[12]~66 , slc|d0|regunit|SR1_OUT[12]~66, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[4][12] , slc|d0|regunit|regs[4][12], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[6][12] , slc|d0|regunit|regs[6][12], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[12]~63 , slc|d0|regunit|SR1_OUT[12]~63, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[7][12] , slc|d0|regunit|regs[7][12], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[5][12] , slc|d0|regunit|regs[5][12], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[12]~64 , slc|d0|regunit|SR1_OUT[12]~64, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[12]~67 , slc|d0|regunit|SR1_OUT[12]~67, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[12]~70 , slc|d0|al|B[12]~70, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[12]~71 , slc|d0|al|B[12]~71, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[12]~72 , slc|d0|al|B[12]~72, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[12]~73 , slc|d0|al|B[12]~73, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[12]~74 , slc|d0|al|B[12]~74, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[12]~75 , slc|d0|al|B[12]~75, slc3_sramtop, 1
instance = comp, \slc|d0|al|Add0~24 , slc|d0|al|Add0~24, slc3_sramtop, 1
instance = comp, \slc|d0|al|Add0~26 , slc|d0|al|Add0~26, slc3_sramtop, 1
instance = comp, \slc|d0|al|Add0~28 , slc|d0|al|Add0~28, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[14]~95 , slc|d0|BUS[14]~95, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[13]~45 , slc|d0|pc_reg|Data_Out[13]~45, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[14]~47 , slc|d0|pc_reg|Data_Out[14]~47, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[14]~18 , slc|d0|marm|addr1_out[14]~18, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[13]~17 , slc|d0|marm|addr1_out[13]~17, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[12]~16 , slc|d0|marm|addr1_out[12]~16, slc3_sramtop, 1
instance = comp, \slc|d0|marm|new_MAR[12]~24 , slc|d0|marm|new_MAR[12]~24, slc3_sramtop, 1
instance = comp, \slc|d0|marm|new_MAR[13]~26 , slc|d0|marm|new_MAR[13]~26, slc3_sramtop, 1
instance = comp, \slc|d0|marm|new_MAR[14]~28 , slc|d0|marm|new_MAR[14]~28, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[8]~18 , slc|d0|pc_reg|Data_Out[8]~18, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[8]~51 , slc|d0|pc_reg|Data_Out[8]~51, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[14] , slc|d0|pc_reg|Data_Out[14], slc3_sramtop, 1
instance = comp, \slc|d0|BUS[14]~96 , slc|d0|BUS[14]~96, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[14]~97 , slc|d0|BUS[14]~97, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out~47 , slc|d0|ir_reg|Data_Out~47, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out[14] , slc|d0|ir_reg|Data_Out[14], slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~5 , slc|state_controller|Decoder0~5, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~77 , slc|state_controller|State~77, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_09 , slc|state_controller|State.S_09, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|Decoder0~6 , slc|d0|regunit|Decoder0~6, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|Decoder0~3 , slc|d0|regunit|Decoder0~3, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|Decoder0~130 , slc|d0|regunit|Decoder0~130, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[7][3]~18 , slc|d0|regunit|regs[7][3]~18, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[7][15] , slc|d0|regunit|regs[7][15], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[5][15] , slc|d0|regunit|regs[5][15], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[6][15] , slc|d0|regunit|regs[6][15], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[4][15] , slc|d0|regunit|regs[4][15], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[15]~88 , slc|d0|al|B[15]~88, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[15]~89 , slc|d0|al|B[15]~89, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[3][15] , slc|d0|regunit|regs[3][15], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[2][15] , slc|d0|regunit|regs[2][15], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[1][15] , slc|d0|regunit|regs[1][15], slc3_sramtop, 1
instance = comp, \slc|d0|regunit|regs[0][15] , slc|d0|regunit|regs[0][15], slc3_sramtop, 1
instance = comp, \slc|d0|al|B[15]~90 , slc|d0|al|B[15]~90, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[15]~91 , slc|d0|al|B[15]~91, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[15]~92 , slc|d0|al|B[15]~92, slc3_sramtop, 1
instance = comp, \slc|d0|al|B[15]~93 , slc|d0|al|B[15]~93, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[15]~80 , slc|d0|regunit|SR1_OUT[15]~80, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[15]~81 , slc|d0|regunit|SR1_OUT[15]~81, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[15]~78 , slc|d0|regunit|SR1_OUT[15]~78, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[15]~79 , slc|d0|regunit|SR1_OUT[15]~79, slc3_sramtop, 1
instance = comp, \slc|d0|regunit|SR1_OUT[15]~82 , slc|d0|regunit|SR1_OUT[15]~82, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[15]~98 , slc|d0|BUS[15]~98, slc3_sramtop, 1
instance = comp, \slc|d0|al|Add0~30 , slc|d0|al|Add0~30, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[15]~99 , slc|d0|BUS[15]~99, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[15]~100 , slc|d0|BUS[15]~100, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[15]~49 , slc|d0|pc_reg|Data_Out[15]~49, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[15]~19 , slc|d0|marm|addr1_out[15]~19, slc3_sramtop, 1
instance = comp, \slc|d0|marm|new_MAR[15]~30 , slc|d0|marm|new_MAR[15]~30, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[15] , slc|d0|pc_reg|Data_Out[15], slc3_sramtop, 1
instance = comp, \slc|d0|BUS[15]~101 , slc|d0|BUS[15]~101, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[15]~102 , slc|d0|BUS[15]~102, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out~48 , slc|d0|ir_reg|Data_Out~48, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out[15] , slc|d0|ir_reg|Data_Out[15], slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~0 , slc|state_controller|Decoder0~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~72 , slc|state_controller|State~72, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_06 , slc|state_controller|State.S_06, slc3_sramtop, 1
instance = comp, \slc|d0|mar_reg|Data_Out[9]~4 , slc|d0|mar_reg|Data_Out[9]~4, slc3_sramtop, 1
instance = comp, \slc|state_controller|GatePC , slc|state_controller|GatePC, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr29 , slc|state_controller|WideOr29, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[10]~30 , slc|d0|BUS[10]~30, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[12]~105 , slc|d0|BUS[12]~105, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[12]~85 , slc|d0|BUS[12]~85, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[12]~86 , slc|d0|BUS[12]~86, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[12]~87 , slc|d0|BUS[12]~87, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out~45 , slc|d0|ir_reg|Data_Out~45, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out[12] , slc|d0|ir_reg|Data_Out[12], slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~4 , slc|state_controller|Decoder0~4, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~76 , slc|state_controller|State~76, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_05 , slc|state_controller|State.S_05, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr34~1 , slc|state_controller|WideOr34~1, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector2~0 , slc|state_controller|Selector2~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr0~0 , slc|state_controller|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector2~1 , slc|state_controller|Selector2~1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.Halted~0 , slc|state_controller|State.Halted~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.Halted , slc|state_controller|State.Halted, slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~8 , slc|state_controller|Decoder0~8, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector0~0 , slc|state_controller|Selector0~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.PauseIR1 , slc|state_controller|State.PauseIR1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~71 , slc|state_controller|State~71, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.PauseIR2 , slc|state_controller|State.PauseIR2, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector2~2 , slc|state_controller|Selector2~2, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector2~3 , slc|state_controller|Selector2~3, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_18 , slc|state_controller|State.S_18, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~64 , slc|state_controller|State~64, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_33_1 , slc|state_controller|State.S_33_1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~65 , slc|state_controller|State~65, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_33_2 , slc|state_controller|State.S_33_2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~66 , slc|state_controller|State~66, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_33_3 , slc|state_controller|State.S_33_3, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~62 , slc|state_controller|State~62, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_33_4 , slc|state_controller|State.S_33_4, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~53 , slc|state_controller|State~53, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_35 , slc|state_controller|State.S_35, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~70 , slc|state_controller|State~70, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_32 , slc|state_controller|State.S_32, slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~6 , slc|state_controller|Decoder0~6, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~78 , slc|state_controller|State~78, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_12 , slc|state_controller|State.S_12, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr32~0 , slc|state_controller|WideOr32~0, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[0]~0 , slc|d0|marm|addr1_out[0]~0, slc3_sramtop, 1
instance = comp, \slc|d0|marm|addr1_out[0]~1 , slc|d0|marm|addr1_out[0]~1, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[0] , slc|d0|pc_reg|Data_Out[0], slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[1]~21 , slc|d0|pc_reg|Data_Out[1]~21, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[1] , slc|d0|pc_reg|Data_Out[1], slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[2]~23 , slc|d0|pc_reg|Data_Out[2]~23, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[2] , slc|d0|pc_reg|Data_Out[2], slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[3]~25 , slc|d0|pc_reg|Data_Out[3]~25, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[3] , slc|d0|pc_reg|Data_Out[3], slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[4]~27 , slc|d0|pc_reg|Data_Out[4]~27, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[4] , slc|d0|pc_reg|Data_Out[4], slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[5]~29 , slc|d0|pc_reg|Data_Out[5]~29, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[5] , slc|d0|pc_reg|Data_Out[5], slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[6]~31 , slc|d0|pc_reg|Data_Out[6]~31, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[6] , slc|d0|pc_reg|Data_Out[6], slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[7]~33 , slc|d0|pc_reg|Data_Out[7]~33, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[7] , slc|d0|pc_reg|Data_Out[7], slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[8]~35 , slc|d0|pc_reg|Data_Out[8]~35, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[8] , slc|d0|pc_reg|Data_Out[8], slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[9]~37 , slc|d0|pc_reg|Data_Out[9]~37, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[9] , slc|d0|pc_reg|Data_Out[9], slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[10]~39 , slc|d0|pc_reg|Data_Out[10]~39, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[10] , slc|d0|pc_reg|Data_Out[10], slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[11]~41 , slc|d0|pc_reg|Data_Out[11]~41, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[11] , slc|d0|pc_reg|Data_Out[11], slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[12]~43 , slc|d0|pc_reg|Data_Out[12]~43, slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[12] , slc|d0|pc_reg|Data_Out[12], slc3_sramtop, 1
instance = comp, \slc|d0|pc_reg|Data_Out[13] , slc|d0|pc_reg|Data_Out[13], slc3_sramtop, 1
instance = comp, \slc|d0|BUS[13]~89 , slc|d0|BUS[13]~89, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[13]~88 , slc|d0|BUS[13]~88, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[13]~90 , slc|d0|BUS[13]~90, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[13]~91 , slc|d0|BUS[13]~91, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[13]~92 , slc|d0|BUS[13]~92, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out~46 , slc|d0|ir_reg|Data_Out~46, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out[13]~feeder , slc|d0|ir_reg|Data_Out[13]~feeder, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out[13] , slc|d0|ir_reg|Data_Out[13], slc3_sramtop, 1
instance = comp, \slc|state_controller|Decoder0~3 , slc|state_controller|Decoder0~3, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~75 , slc|state_controller|State~75, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_01 , slc|state_controller|State.S_01, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr30 , slc|state_controller|WideOr30, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[10]~24 , slc|d0|BUS[10]~24, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[0]~27 , slc|d0|BUS[0]~27, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[0]~25 , slc|d0|BUS[0]~25, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[0]~29 , slc|d0|BUS[0]~29, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[0]~31 , slc|d0|BUS[0]~31, slc3_sramtop, 1
instance = comp, \slc|d0|BUS[0]~32 , slc|d0|BUS[0]~32, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out~33 , slc|d0|ir_reg|Data_Out~33, slc3_sramtop, 1
instance = comp, \slc|d0|ir_reg|Data_Out[0] , slc|d0|ir_reg|Data_Out[0], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~3 , slc|memory_subsystem|hex_data~3, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[0]~18 , slc|memory_subsystem|hex_data[0]~18, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[1] , slc|memory_subsystem|hex_data[1], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~2 , slc|memory_subsystem|hex_data~2, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[0] , slc|memory_subsystem|hex_data[0], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~5 , slc|memory_subsystem|hex_data~5, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[3] , slc|memory_subsystem|hex_data[3], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~4 , slc|memory_subsystem|hex_data~4, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[2] , slc|memory_subsystem|hex_data[2], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr6~0 , slc|hex_drivers[0]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr5~0 , slc|hex_drivers[0]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr4~0 , slc|hex_drivers[0]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr3~0 , slc|hex_drivers[0]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr2~0 , slc|hex_drivers[0]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr1~0 , slc|hex_drivers[0]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr0~0 , slc|hex_drivers[0]|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~9 , slc|memory_subsystem|hex_data~9, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[7] , slc|memory_subsystem|hex_data[7], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~8 , slc|memory_subsystem|hex_data~8, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[6] , slc|memory_subsystem|hex_data[6], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~7 , slc|memory_subsystem|hex_data~7, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[5] , slc|memory_subsystem|hex_data[5], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~6 , slc|memory_subsystem|hex_data~6, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[4] , slc|memory_subsystem|hex_data[4], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr6~0 , slc|hex_drivers[1]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr5~0 , slc|hex_drivers[1]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr4~0 , slc|hex_drivers[1]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr3~0 , slc|hex_drivers[1]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr2~0 , slc|hex_drivers[1]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr1~0 , slc|hex_drivers[1]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr0~0 , slc|hex_drivers[1]|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~11 , slc|memory_subsystem|hex_data~11, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[9] , slc|memory_subsystem|hex_data[9], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~10 , slc|memory_subsystem|hex_data~10, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[8] , slc|memory_subsystem|hex_data[8], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~13 , slc|memory_subsystem|hex_data~13, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[11] , slc|memory_subsystem|hex_data[11], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~12 , slc|memory_subsystem|hex_data~12, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[10] , slc|memory_subsystem|hex_data[10], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr6~0 , slc|hex_drivers[2]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr5~0 , slc|hex_drivers[2]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr4~0 , slc|hex_drivers[2]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr3~0 , slc|hex_drivers[2]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr2~0 , slc|hex_drivers[2]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr1~0 , slc|hex_drivers[2]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr0~0 , slc|hex_drivers[2]|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~17 , slc|memory_subsystem|hex_data~17, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[15] , slc|memory_subsystem|hex_data[15], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~15 , slc|memory_subsystem|hex_data~15, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[13] , slc|memory_subsystem|hex_data[13], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~14 , slc|memory_subsystem|hex_data~14, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[12] , slc|memory_subsystem|hex_data[12], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~16 , slc|memory_subsystem|hex_data~16, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[14] , slc|memory_subsystem|hex_data[14], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr6~0 , slc|hex_drivers[3]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr5~0 , slc|hex_drivers[3]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr4~0 , slc|hex_drivers[3]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr3~0 , slc|hex_drivers[3]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr2~0 , slc|hex_drivers[3]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr1~0 , slc|hex_drivers[3]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr0~0 , slc|hex_drivers[3]|WideOr0~0, slc3_sramtop, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, slc3_sramtop, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, slc3_sramtop, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, slc3_sramtop, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
