<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3341" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3341{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3341{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3341{left:570px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3341{left:70px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t5_3341{left:70px;bottom:1071px;letter-spacing:-0.32px;word-spacing:-0.33px;}
#t6_3341{left:70px;bottom:895px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#t7_3341{left:70px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_3341{left:70px;bottom:810px;letter-spacing:0.15px;}
#t9_3341{left:151px;bottom:810px;letter-spacing:0.2px;word-spacing:0.07px;}
#ta_3341{left:70px;bottom:785px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tb_3341{left:70px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_3341{left:70px;bottom:752px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_3341{left:70px;bottom:735px;letter-spacing:-0.15px;word-spacing:-1.27px;}
#te_3341{left:70px;bottom:718px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_3341{left:70px;bottom:694px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_3341{left:70px;bottom:677px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#th_3341{left:70px;bottom:660px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_3341{left:70px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_3341{left:70px;bottom:626px;letter-spacing:-0.16px;word-spacing:-0.85px;}
#tk_3341{left:70px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#tl_3341{left:70px;bottom:593px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_3341{left:70px;bottom:576px;letter-spacing:-0.39px;}
#tn_3341{left:70px;bottom:508px;letter-spacing:0.16px;}
#to_3341{left:151px;bottom:508px;letter-spacing:0.19px;word-spacing:-0.03px;}
#tp_3341{left:70px;bottom:483px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_3341{left:70px;bottom:466px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_3341{left:70px;bottom:449px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#ts_3341{left:70px;bottom:432px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_3341{left:70px;bottom:415px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_3341{left:70px;bottom:391px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_3341{left:70px;bottom:365px;}
#tw_3341{left:96px;bottom:368px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_3341{left:70px;bottom:342px;}
#ty_3341{left:96px;bottom:345px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tz_3341{left:96px;bottom:328px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#t10_3341{left:70px;bottom:302px;}
#t11_3341{left:96px;bottom:305px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t12_3341{left:96px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t13_3341{left:70px;bottom:262px;}
#t14_3341{left:96px;bottom:266px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t15_3341{left:70px;bottom:239px;}
#t16_3341{left:96px;bottom:243px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t17_3341{left:70px;bottom:216px;}
#t18_3341{left:96px;bottom:220px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t19_3341{left:70px;bottom:194px;}
#t1a_3341{left:96px;bottom:197px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1b_3341{left:70px;bottom:173px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1c_3341{left:70px;bottom:148px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1d_3341{left:70px;bottom:131px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1e_3341{left:70px;bottom:114px;letter-spacing:-0.29px;word-spacing:-0.28px;}
#t1f_3341{left:235px;bottom:1037px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1g_3341{left:321px;bottom:1037px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1h_3341{left:244px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1i_3341{left:640px;bottom:1014px;letter-spacing:-0.13px;}
#t1j_3341{left:258px;bottom:990px;letter-spacing:-0.22px;}
#t1k_3341{left:653px;bottom:990px;}
#t1l_3341{left:258px;bottom:965px;letter-spacing:-0.13px;}
#t1m_3341{left:653px;bottom:965px;}
#t1n_3341{left:259px;bottom:941px;letter-spacing:-0.19px;}
#t1o_3341{left:653px;bottom:941px;}

.s1_3341{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3341{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3341{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3341{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3341{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3341{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3341{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3341{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3341" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3341Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3341" style="-webkit-user-select: none;"><object width="935" height="1210" data="3341/3341.svg" type="image/svg+xml" id="pdf3341" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3341" class="t s1_3341">Vol. 3A </span><span id="t2_3341" class="t s1_3341">10-7 </span>
<span id="t3_3341" class="t s2_3341">PROCESSOR MANAGEMENT AND INITIALIZATION </span>
<span id="t4_3341" class="t s3_3341">To emulate floating-point instructions, the EM, MP, and NE flag in control register CR0 should be set as shown in </span>
<span id="t5_3341" class="t s3_3341">Table 10-4. </span>
<span id="t6_3341" class="t s3_3341">Regardless of the value of the EM bit, the Intel486 SX processor generates a device-not-available exception (#NM) </span>
<span id="t7_3341" class="t s3_3341">upon encountering any floating-point instruction. </span>
<span id="t8_3341" class="t s4_3341">10.3 </span><span id="t9_3341" class="t s4_3341">CACHE ENABLING </span>
<span id="ta_3341" class="t s3_3341">IA-32 processors (beginning with the Intel486 processor) and Intel 64 processors contain internal instruction and </span>
<span id="tb_3341" class="t s3_3341">data caches. These caches are enabled by clearing the CD and NW flags in control register CR0. (They are set </span>
<span id="tc_3341" class="t s3_3341">during a hardware reset.) Because all internal cache lines are invalid following reset initialization, it is not neces- </span>
<span id="td_3341" class="t s3_3341">sary to invalidate the cache before enabling caching. Any external caches may require initialization and invalidation </span>
<span id="te_3341" class="t s3_3341">using a system-specific initialization and invalidation code sequence. </span>
<span id="tf_3341" class="t s3_3341">Depending on the hardware and operating system or executive requirements, additional configuration of the </span>
<span id="tg_3341" class="t s3_3341">processor’s caching facilities will probably be required. Beginning with the Intel486 processor, page-level caching </span>
<span id="th_3341" class="t s3_3341">can be controlled with the PCD and PWT flags in page-directory and page-table entries. Beginning with the P6 </span>
<span id="ti_3341" class="t s3_3341">family processors, the memory type range registers (MTRRs) control the caching characteristics of the regions of </span>
<span id="tj_3341" class="t s3_3341">physical memory. (For the Intel486 and Pentium processors, external hardware can be used to control the caching </span>
<span id="tk_3341" class="t s3_3341">characteristics of regions of physical memory.) See Chapter 12, “Memory Cache Control,” for detailed information </span>
<span id="tl_3341" class="t s3_3341">on configuration of the caching facilities in the Pentium 4, Intel Xeon, and P6 family processors and system </span>
<span id="tm_3341" class="t s3_3341">memory. </span>
<span id="tn_3341" class="t s4_3341">10.4 </span><span id="to_3341" class="t s4_3341">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="tp_3341" class="t s3_3341">Most IA-32 processors (starting from Pentium processors) and Intel 64 processors contain a model-specific regis- </span>
<span id="tq_3341" class="t s3_3341">ters (MSRs). A given MSR may not be supported across all families and models for Intel 64 and IA-32 processors. </span>
<span id="tr_3341" class="t s3_3341">Some MSRs are designated as architectural to simplify software programming; a feature introduced by an architec- </span>
<span id="ts_3341" class="t s3_3341">tural MSR is expected to be supported in future processors. Non-architectural MSRs are not guaranteed to be </span>
<span id="tt_3341" class="t s3_3341">supported or to have the same functions on future processors. </span>
<span id="tu_3341" class="t s3_3341">MSRs that provide control for a number of hardware and software-related features, include: </span>
<span id="tv_3341" class="t s5_3341">• </span><span id="tw_3341" class="t s3_3341">Performance-monitoring counters (see Chapter 20, “Performance Monitoring”). </span>
<span id="tx_3341" class="t s5_3341">• </span><span id="ty_3341" class="t s3_3341">Debug extensions (see Chapter 18, “Debug, Branch Profile, TSC, and Intel® Resource Director Technology </span>
<span id="tz_3341" class="t s3_3341">(Intel® RDT) Features”). </span>
<span id="t10_3341" class="t s5_3341">• </span><span id="t11_3341" class="t s3_3341">Machine-check exception capability and its accompanying machine-check architecture (see Chapter 16, </span>
<span id="t12_3341" class="t s3_3341">“Machine-Check Architecture”). </span>
<span id="t13_3341" class="t s5_3341">• </span><span id="t14_3341" class="t s3_3341">MTRRs (see Section 12.11, “Memory Type Range Registers (MTRRs)”). </span>
<span id="t15_3341" class="t s5_3341">• </span><span id="t16_3341" class="t s3_3341">Thermal and power management. </span>
<span id="t17_3341" class="t s5_3341">• </span><span id="t18_3341" class="t s3_3341">Instruction-specific support (for example: SYSENTER, SYSEXIT, SWAPGS, etc.). </span>
<span id="t19_3341" class="t s5_3341">• </span><span id="t1a_3341" class="t s3_3341">Processor feature/mode support (for example: IA32_EFER, IA32_FEATURE_CONTROL). </span>
<span id="t1b_3341" class="t s3_3341">The MSRs can be read and written to using the RDMSR and WRMSR instructions, respectively. </span>
<span id="t1c_3341" class="t s3_3341">When performing software initialization of an IA-32 or Intel 64 processor, many of the MSRs will need to be initial- </span>
<span id="t1d_3341" class="t s3_3341">ized to set up things like performance-monitoring events, run-time machine checks, and memory types for phys- </span>
<span id="t1e_3341" class="t s3_3341">ical memory. </span>
<span id="t1f_3341" class="t s6_3341">Table 10-4. </span><span id="t1g_3341" class="t s6_3341">Software Emulation Settings of EM, MP, and NE Flags </span>
<span id="t1h_3341" class="t s7_3341">CR0 Bit </span><span id="t1i_3341" class="t s7_3341">Value </span>
<span id="t1j_3341" class="t s8_3341">EM </span><span id="t1k_3341" class="t s8_3341">1 </span>
<span id="t1l_3341" class="t s8_3341">MP </span><span id="t1m_3341" class="t s8_3341">0 </span>
<span id="t1n_3341" class="t s8_3341">NE </span><span id="t1o_3341" class="t s8_3341">1 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
