FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"SMELLIE_PULSE_OUT";
2"TELLIE_DELAY_OUT";
3"TELLIE_DELAY_BUF_P";
4"SMELLIE_DELAY_BUF_P";
5"TELLIE_PRE_DELAY_TTL";
6"SMELLIE_PRE_DELAY_TTL";
7"SMELLIE_DELAY_OUT_TTL";
8"VTT\G";
9"UN$1$CSMD0603$I10$B";
10"TELLIE_PRE_DELAY_ECL";
11"SMELLIE_PRE_DELAY_ECL";
12"VCC\G";
13"SMELLIE_DELAY_OUT";
14"GND\G";
15"VEE\G";
16"SMELLIE_DELAY_BUF_N";
17"TELLIE_DELAY_BUF_N";
18"GND\G";
19"TELLIE_PULSE_OUT";
20"VEE\G";
21"VEE\G";
22"TELLIE_DELAY_OUT_TTL";
23"GND\G";
24"GND\G";
25"VCC\G";
26"TELLIE_PULSE";
27"VCC\G";
28"SMELLIE_PULSE";
%"MC10H125"
"1","(-1100,3175)","0","ecl","I1";
;
ROOM"ELLIE"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200";
"VCC"12;
"GND"14;
"VEE"15;
"Q4"0;
"Q3"0;
"Q2"5;
"Q1"6;
"D4* \B"0;
"D3* \B"0;
"D2* \B"17;
"D1* \B"16;
"D4"0;
"D3"0;
"D2"3;
"D1"4;
"VBB"0;
%"CSMD0603"
"1","(-2725,2825)","0","capacitors","I10";
;
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
ROOM"ELLIE"
PART_NAME"CSMD0603"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"9;
"A<0>"23;
%"CSMD0603"
"1","(-2400,1575)","0","capacitors","I11";
;
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"ELLIE"
POSTOL"10%"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"24;
"A<0>"25;
%"CSMD0603"
"1","(-2075,1575)","0","capacitors","I12";
;
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"ELLIE"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%";
"B<0>"20;
"A<0>"24;
%"CSMD0603"
"1","(-1350,3650)","0","capacitors","I13";
;
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"ELLIE"
POSTOL"10%"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"14;
"A<0>"15;
%"CSMD0603"
"1","(-900,3650)","0","capacitors","I14";
;
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"ELLIE"
TOL_ON_OFF"ON"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%";
"B<0>"12;
"A<0>"14;
%"CSMD0603"
"1","(-2200,3650)","0","capacitors","I15";
;
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
ROOM"ELLIE"
VALUE"0.1UF"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
POSTOL"10%";
"B<0>"18;
"A<0>"21;
%"RSMD0805"
"1","(-1400,2775)","1","resistors","I17";
;
VALUE"50"
$LOCATION"?"
ROOM"ELLIE"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
CDS_LIB"resistors"
POSTOL"5%";
"A<0>"8;
"B<0>"4;
%"RSMD0805"
"1","(-1425,2800)","1","resistors","I18";
;
VALUE"50"
$LOCATION"?"
ROOM"ELLIE"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
PACKTYPE"0805"
CDS_LIB"resistors";
"A<0>"8;
"B<0>"16;
%"RSMD0805"
"1","(-1525,2800)","1","resistors","I19";
;
VALUE"50"
$LOCATION"?"
ROOM"ELLIE"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
POSTOL"5%"
CDS_LIB"resistors";
"A<0>"8;
"B<0>"17;
%"RSMD0805"
"1","(-1550,2800)","1","resistors","I20";
;
VALUE"50"
$LOCATION"?"
ROOM"ELLIE"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"8;
"B<0>"3;
%"RSMD0805"
"1","(-3075,2800)","1","resistors","I21";
;
$LOCATION"?"
ROOM"ELLIE"
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805";
"A<0>"8;
"B<0>"11;
%"RSMD0805"
"1","(-3100,2800)","1","resistors","I22";
;
$LOCATION"?"
VALUE"50"
ROOM"ELLIE"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805";
"A<0>"8;
"B<0>"10;
%"OUTPORT"
"1","(-675,2225)","0","standard","I23";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"13;
%"OUTPORT"
"1","(-675,2100)","0","standard","I25";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
%"OUTPORT"
"1","(-675,1975)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"OUTPORT"
"1","(-675,1850)","0","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"19;
%"MC10H124"
"1","(-2225,1925)","0","ecl","I3";
;
ROOM"ELLIE"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200";
"COMMON"27;
"GND"24;
"VCC"25;
"VEE"20;
"D_OUT* \B"0;
"C_OUT* \B"0;
"B_OUT* \B"0;
"A_OUT* \B"0;
"D_OUT"19;
"C_OUT"1;
"B_OUT"2;
"A_OUT"13;
"D_IN"26;
"C_IN"28;
"B_IN"22;
"A_IN"7;
%"MC10H116"
"1","(-2200,3175)","0","ecl","I30";
;
ROOM"ELLIE"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-175"
CDS_LIB"ecl";
"D1"11;
"D2"10;
"D3"0;
"D1* \B"9;
"D2* \B"9;
"D3* \B"0;
"Q1"4;
"Q2"3;
"Q3"0;
"Q1* \B"16;
"Q2* \B"17;
"Q3* \B"0;
"VBB"9;
"VEE"21;
"GND1"18;
"GND2"18;
%"OUTPORT"
"1","(-25,3325)","0","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"6;
%"OUTPORT"
"1","(-25,3250)","0","standard","I32";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"5;
%"INPORT"
"1","(-3100,2175)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
%"INPORT"
"1","(-3100,2100)","0","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"22;
%"INPORT"
"1","(-3100,1975)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"28;
%"INPORT"
"1","(-3100,1875)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"26;
%"INPORT"
"1","(-3225,3325)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"11;
%"INPORT"
"1","(-3225,3225)","0","standard","I9";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"10;
END.
