# RISC-V-Simulator
The project consists of three phases:

Phase1: Non-pipelining Implementation

Phase2: Implementation of Pipelining using Stalling and Data Forwarding  

Phase3: Implementation of Data Cache and Instruction Cache
