

================================================================
== Vitis HLS Report for 'A_IO_L2_in_0_x0'
================================================================
* Date:           Sun Sep 18 13:51:02 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  12702722|  63040514|  42.338 ms|  0.210 sec|  12702722|  63040514|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------+----------+----------+--------------+-----------+-----------+------+----------+
        |                                                                              |   Latency (cycles)  |   Iteration  |  Initiation Interval  | Trip |          |
        |                                   Loop Name                                  |    min   |    max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------+----------+----------+--------------+-----------+-----------+------+----------+
        |- A_IO_L2_in_0_x0_loop_1_A_IO_L2_in_0_x0_loop_2_A_IO_L2_in_0_x0_loop_3        |  12628992|  62966784|  4111 ~ 20497|          -|          -|  3072|        no|
        | + A_IO_L2_in_0_x0_loop_4                                                     |      4108|      4108|          1027|          -|          -|     4|        no|
        |  ++ A_IO_L2_in_0_x0_loop_5_A_IO_L2_in_0_x0_loop_6_A_IO_L2_in_0_x0_loop_7     |      1024|      1024|             2|          2|          2|   512|       yes|
        |  ++ A_IO_L2_in_0_x0_loop_8_A_IO_L2_in_0_x0_loop_9_A_IO_L2_in_0_x0_loop_10    |      1024|      1024|             2|          2|          2|   512|       yes|
        | + A_IO_L2_in_0_x0_loop_11_A_IO_L2_in_0_x0_loop_13_A_IO_L2_in_0_x0_loop_14    |     16385|     16385|             4|          2|          2|  8192|       yes|
        | + A_IO_L2_in_0_x0_loop_16                                                    |      4108|      4108|          1027|          -|          -|     4|        no|
        |  ++ A_IO_L2_in_0_x0_loop_17_A_IO_L2_in_0_x0_loop_18_A_IO_L2_in_0_x0_loop_19  |      1024|      1024|             2|          2|          2|   512|       yes|
        |  ++ A_IO_L2_in_0_x0_loop_20_A_IO_L2_in_0_x0_loop_21_A_IO_L2_in_0_x0_loop_22  |      1024|      1024|             2|          2|          2|   512|       yes|
        | + A_IO_L2_in_0_x0_loop_23_A_IO_L2_in_0_x0_loop_25_A_IO_L2_in_0_x0_loop_26    |     16385|     16385|             4|          2|          2|  8192|       yes|
        |- A_IO_L2_in_0_x0_loop_28_A_IO_L2_in_0_x0_loop_30_A_IO_L2_in_0_x0_loop_31     |     73728|     73728|             9|          -|          -|  8192|        no|
        | + A_IO_L2_in_0_x0_loop_32                                                    |         4|         4|             2|          2|          2|     2|       yes|
        +------------------------------------------------------------------------------+----------+----------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 2
  * Pipeline-2: initiation interval (II) = 2, depth = 4
  * Pipeline-3: initiation interval (II) = 2, depth = 2
  * Pipeline-4: initiation interval (II) = 2, depth = 2
  * Pipeline-5: initiation interval (II) = 2, depth = 4
  * Pipeline-6: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 7
  Pipeline-0 : II = 2, D = 2, States = { 4 5 }
  Pipeline-1 : II = 2, D = 2, States = { 7 8 }
  Pipeline-2 : II = 2, D = 4, States = { 9 10 11 12 }
  Pipeline-3 : II = 2, D = 2, States = { 15 16 }
  Pipeline-4 : II = 2, D = 2, States = { 18 19 }
  Pipeline-5 : II = 2, D = 4, States = { 20 21 22 23 }
  Pipeline-6 : II = 2, D = 2, States = { 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 14 24 
3 --> 4 7 13 9 
4 --> 6 5 
5 --> 4 
6 --> 3 
7 --> 6 8 
8 --> 7 
9 --> 13 10 
10 --> 11 
11 --> 12 
12 --> 9 
13 --> 2 
14 --> 15 18 13 20 
15 --> 17 16 
16 --> 15 
17 --> 14 
18 --> 17 19 
19 --> 18 
20 --> 13 21 
21 --> 22 
22 --> 23 
23 --> 20 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 29 28 
28 --> 27 
29 --> 24 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_0_0_x025, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_1_x06, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_0_x05, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_0_0_x025, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_1_x06, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_0_x05, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%local_A_ping_V = alloca i64 1" [./dut.cpp:161]   --->   Operation 36 'alloca' 'local_A_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:162]   --->   Operation 37 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln161 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:161]   --->   Operation 38 'specmemcore' 'specmemcore_ln161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:162]   --->   Operation 39 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln171 = br void" [./dut.cpp:171]   --->   Operation 40 'br' 'br_ln171' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten193 = phi i12 0, void, i12 %add_ln890_411, void %.loopexit1242"   --->   Operation 41 'phi' 'indvar_flatten193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten179 = phi i11 0, void, i11 %select_ln890_546, void %.loopexit1242"   --->   Operation 42 'phi' 'indvar_flatten179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1242"   --->   Operation 43 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%arb_40 = phi i1 0, void, i1 %arb, void %.loopexit1242"   --->   Operation 44 'phi' 'arb_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%c2_V = phi i8 0, void, i8 %c2_V_90, void %.loopexit1242"   --->   Operation 45 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.74ns)   --->   "%add_ln890_411 = add i12 %indvar_flatten193, i12 1"   --->   Operation 46 'add' 'add_ln890_411' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.62ns)   --->   "%icmp_ln890 = icmp_eq  i12 %indvar_flatten193, i12 3072"   --->   Operation 47 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split80, void %.preheader67.preheader.preheader"   --->   Operation 48 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_1_A_IO_L2_in_0_x0_loop_2_A_IO_L2_in_0_x0_loop_3_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.61ns)   --->   "%icmp_ln890334 = icmp_eq  i11 %indvar_flatten179, i11 768"   --->   Operation 51 'icmp' 'icmp_ln890334' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln172)   --->   "%or_ln171 = or i1 %icmp_ln890334, i1 %intra_trans_en" [./dut.cpp:171]   --->   Operation 52 'or' 'or_ln171' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.12ns)   --->   "%xor_ln171 = xor i1 %icmp_ln890334, i1 1" [./dut.cpp:171]   --->   Operation 53 'xor' 'xor_ln171' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln172)   --->   "%and_ln171 = and i1 %arb_40, i1 %xor_ln171" [./dut.cpp:171]   --->   Operation 54 'and' 'and_ln171' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.58ns)   --->   "%icmp_ln173 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:173]   --->   Operation 55 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln890)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.12ns)   --->   "%and_ln171_1 = and i1 %icmp_ln173, i1 %xor_ln171" [./dut.cpp:171]   --->   Operation 56 'and' 'and_ln171_1' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_2_A_IO_L2_in_0_x0_loop_3_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln172 = or i1 %and_ln171_1, i1 %or_ln171" [./dut.cpp:172]   --->   Operation 58 'or' 'or_ln172' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln172)   --->   "%xor_ln172 = xor i1 %icmp_ln173, i1 1" [./dut.cpp:172]   --->   Operation 59 'xor' 'xor_ln172' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln172)   --->   "%or_ln172_1 = or i1 %icmp_ln890334, i1 %xor_ln172" [./dut.cpp:172]   --->   Operation 60 'or' 'or_ln172_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln172 = and i1 %and_ln171, i1 %or_ln172_1" [./dut.cpp:172]   --->   Operation 61 'and' 'and_ln172' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1667" [./dut.cpp:173]   --->   Operation 62 'specloopname' 'specloopname_ln173' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %and_ln172, void %.preheader14.preheader, void %.preheader8.preheader" [./dut.cpp:177]   --->   Operation 63 'br' 'br_ln177' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader14"   --->   Operation 64 'br' 'br_ln890' <Predicate = (!icmp_ln890 & !and_ln172)> <Delay = 0.38>
ST_2 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader8"   --->   Operation 65 'br' 'br_ln890' <Predicate = (!icmp_ln890 & and_ln172)> <Delay = 0.38>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%data_split_V_1 = alloca i32 1"   --->   Operation 66 'alloca' 'data_split_V_1' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%data_split_V_1_216 = alloca i32 1"   --->   Operation 67 'alloca' 'data_split_V_1_216' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln325 = br void %.preheader67.preheader" [./dut.cpp:325]   --->   Operation 68 'br' 'br_ln325' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.62>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%c3_V_6 = phi i3 %add_ln691_1535, void %.loopexit1238, i3 0, void %.preheader14.preheader"   --->   Operation 69 'phi' 'c3_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.57ns)   --->   "%add_ln691_1535 = add i3 %c3_V_6, i3 1"   --->   Operation 70 'add' 'add_ln691_1535' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.49ns)   --->   "%icmp_ln890_1572 = icmp_eq  i3 %c3_V_6, i3 4"   --->   Operation 71 'icmp' 'icmp_ln890_1572' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %icmp_ln890_1572, void %.split63, void" [./dut.cpp:179]   --->   Operation 73 'br' 'br_ln179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_406"   --->   Operation 74 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_1572)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.49ns)   --->   "%icmp_ln870_6 = icmp_eq  i3 %c3_V_6, i3 0"   --->   Operation 75 'icmp' 'icmp_ln870_6' <Predicate = (!icmp_ln890_1572)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln182 = br i1 %icmp_ln870_6, void %.preheader11.preheader.preheader, void %.preheader12.preheader.preheader" [./dut.cpp:182]   --->   Operation 76 'br' 'br_ln182' <Predicate = (!icmp_ln890_1572)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader11.preheader"   --->   Operation 77 'br' 'br_ln890' <Predicate = (!icmp_ln890_1572 & !icmp_ln870_6)> <Delay = 0.38>
ST_3 : Operation 78 [1/1] (0.38ns)   --->   "%br_ln183 = br void %.preheader12.preheader" [./dut.cpp:183]   --->   Operation 78 'br' 'br_ln183' <Predicate = (!icmp_ln890_1572 & icmp_ln870_6)> <Delay = 0.38>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %or_ln172, void %.loopexit1242, void %.preheader9.preheader.preheader" [./dut.cpp:219]   --->   Operation 79 'br' 'br_ln219' <Predicate = (icmp_ln890_1572)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln220 = br void %.preheader9.preheader" [./dut.cpp:220]   --->   Operation 80 'br' 'br_ln220' <Predicate = (icmp_ln890_1572 & or_ln172)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 0.72>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i10 %add_ln890_409, void %.preheader11, i10 0, void %.preheader11.preheader.preheader"   --->   Operation 81 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.72ns)   --->   "%add_ln890_409 = add i10 %indvar_flatten33, i10 1"   --->   Operation 82 'add' 'add_ln890_409' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.60ns)   --->   "%icmp_ln890_1578 = icmp_eq  i10 %indvar_flatten33, i10 512"   --->   Operation 83 'icmp' 'icmp_ln890_1578' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1578, void %.preheader11, void %.loopexit1238.loopexit"   --->   Operation 84 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_8_A_IO_L2_in_0_x0_loop_9_A_IO_L2_in_0_x0_loop_10_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_9_A_IO_L2_in_0_x0_loop_10_str"   --->   Operation 87 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln201 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:201]   --->   Operation 88 'specpipeline' 'specpipeline_ln201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln201 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1632" [./dut.cpp:201]   --->   Operation 89 'specloopname' 'specloopname_ln201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.21ns)   --->   "%tmp_871 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 90 'read' 'tmp_871' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 91 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x06, i512 %tmp_871" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 91 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader11.preheader"   --->   Operation 92 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1238"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!icmp_ln870_6)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1238"   --->   Operation 94 'br' 'br_ln0' <Predicate = (icmp_ln870_6)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader14"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 2.29>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i10 %add_ln890_408, void %.preheader12, i10 0, void %.preheader12.preheader.preheader"   --->   Operation 96 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%c4_V_96 = phi i5 %select_ln890_542, void %.preheader12, i5 0, void %.preheader12.preheader.preheader"   --->   Operation 97 'phi' 'c4_V_96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 %select_ln890_545, void %.preheader12, i7 0, void %.preheader12.preheader.preheader"   --->   Operation 98 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%c5_V_156 = phi i2 %select_ln890_544, void %.preheader12, i2 0, void %.preheader12.preheader.preheader"   --->   Operation 99 'phi' 'c5_V_156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%c6_V_143 = phi i5 %add_ln691_1532, void %.preheader12, i5 0, void %.preheader12.preheader.preheader"   --->   Operation 100 'phi' 'c6_V_143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.72ns)   --->   "%add_ln890_408 = add i10 %indvar_flatten13, i10 1"   --->   Operation 101 'add' 'add_ln890_408' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.60ns)   --->   "%icmp_ln890_1577 = icmp_eq  i10 %indvar_flatten13, i10 512"   --->   Operation 102 'icmp' 'icmp_ln890_1577' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1577, void %.preheader12, void %.loopexit1238.loopexit391"   --->   Operation 103 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.70ns)   --->   "%add_ln691_1530 = add i5 %c4_V_96, i5 1"   --->   Operation 104 'add' 'add_ln691_1530' <Predicate = (!icmp_ln890_1577)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.59ns)   --->   "%icmp_ln890_1587 = icmp_eq  i7 %indvar_flatten, i7 32"   --->   Operation 105 'icmp' 'icmp_ln890_1587' <Predicate = (!icmp_ln890_1577)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.27ns)   --->   "%select_ln890_541 = select i1 %icmp_ln890_1587, i2 0, i2 %c5_V_156"   --->   Operation 106 'select' 'select_ln890_541' <Predicate = (!icmp_ln890_1577)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.27ns)   --->   "%select_ln890_542 = select i1 %icmp_ln890_1587, i5 %add_ln691_1530, i5 %c4_V_96"   --->   Operation 107 'select' 'select_ln890_542' <Predicate = (!icmp_ln890_1577)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln193)   --->   "%shl_ln193 = shl i5 %select_ln890_542, i5 1" [./dut.cpp:193]   --->   Operation 108 'shl' 'shl_ln193' <Predicate = (!icmp_ln890_1577)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln890_76)   --->   "%xor_ln890_30 = xor i1 %icmp_ln890_1587, i1 1"   --->   Operation 109 'xor' 'xor_ln890_30' <Predicate = (!icmp_ln890_1577)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.63ns)   --->   "%icmp_ln890_1588 = icmp_eq  i5 %c6_V_143, i5 16"   --->   Operation 110 'icmp' 'icmp_ln890_1588' <Predicate = (!icmp_ln890_1577)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln890_76 = and i1 %icmp_ln890_1588, i1 %xor_ln890_30"   --->   Operation 111 'and' 'and_ln890_76' <Predicate = (!icmp_ln890_1577)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.43ns)   --->   "%add_ln691_1531 = add i2 %select_ln890_541, i2 1"   --->   Operation 112 'add' 'add_ln691_1531' <Predicate = (!icmp_ln890_1577)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_543)   --->   "%or_ln890_28 = or i1 %and_ln890_76, i1 %icmp_ln890_1587"   --->   Operation 113 'or' 'or_ln890_28' <Predicate = (!icmp_ln890_1577)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln890_543 = select i1 %or_ln890_28, i5 0, i5 %c6_V_143"   --->   Operation 114 'select' 'select_ln890_543' <Predicate = (!icmp_ln890_1577)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.27ns)   --->   "%select_ln890_544 = select i1 %and_ln890_76, i2 %add_ln691_1531, i2 %select_ln890_541"   --->   Operation 115 'select' 'select_ln890_544' <Predicate = (!icmp_ln890_1577)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln193)   --->   "%zext_ln193 = zext i2 %select_ln890_544" [./dut.cpp:193]   --->   Operation 116 'zext' 'zext_ln193' <Predicate = (!icmp_ln890_1577)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln193 = add i5 %shl_ln193, i5 %zext_ln193" [./dut.cpp:193]   --->   Operation 117 'add' 'add_ln193' <Predicate = (!icmp_ln890_1577)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.70ns)   --->   "%add_ln890_407 = add i7 %indvar_flatten, i7 1"   --->   Operation 118 'add' 'add_ln890_407' <Predicate = (!icmp_ln890_1577)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.30ns)   --->   "%select_ln890_545 = select i1 %icmp_ln890_1587, i7 1, i7 %add_ln890_407"   --->   Operation 119 'select' 'select_ln890_545' <Predicate = (!icmp_ln890_1577)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 4> <Delay = 2.41>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_5_A_IO_L2_in_0_x0_loop_6_A_IO_L2_in_0_x0_loop_7_str"   --->   Operation 120 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 121 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_6_A_IO_L2_in_0_x0_loop_7_str"   --->   Operation 122 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_1025_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln193, i4 0"   --->   Operation 123 'bitconcatenate' 'tmp_1025_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln193_1 = zext i5 %select_ln890_543" [./dut.cpp:193]   --->   Operation 124 'zext' 'zext_ln193_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.71ns)   --->   "%add_ln193_1 = add i9 %tmp_1025_cast, i9 %zext_ln193_1" [./dut.cpp:193]   --->   Operation 125 'add' 'add_ln193_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln193_2 = zext i9 %add_ln193_1" [./dut.cpp:193]   --->   Operation 126 'zext' 'zext_ln193_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln193_2" [./dut.cpp:193]   --->   Operation 127 'getelementptr' 'local_A_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%specpipeline_ln186 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:186]   --->   Operation 128 'specpipeline' 'specpipeline_ln186' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln186 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1699" [./dut.cpp:186]   --->   Operation 129 'specloopname' 'specloopname_ln186' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 130 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 131 [1/1] (1.20ns)   --->   "%store_ln193 = store i512 %tmp, i9 %local_A_pong_V_addr" [./dut.cpp:193]   --->   Operation 131 'store' 'store_ln193' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_8 : Operation 132 [1/1] (0.70ns)   --->   "%add_ln691_1532 = add i5 %select_ln890_543, i5 1"   --->   Operation 132 'add' 'add_ln691_1532' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader12.preheader"   --->   Operation 133 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 1.29>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%indvar_flatten81 = phi i14 %add_ln890_406, void %.preheader9, i14 0, void %.preheader9.preheader.preheader"   --->   Operation 134 'phi' 'indvar_flatten81' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%c5_V_155 = phi i2 %select_ln890_536, void %.preheader9, i2 0, void %.preheader9.preheader.preheader"   --->   Operation 135 'phi' 'c5_V_155' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%indvar_flatten53 = phi i14 %select_ln890_540, void %.preheader9, i14 0, void %.preheader9.preheader.preheader"   --->   Operation 136 'phi' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%c6_V_141 = phi i6 %select_ln890_538, void %.preheader9, i6 0, void %.preheader9.preheader.preheader"   --->   Operation 137 'phi' 'c6_V_141' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%indvar_flatten41 = phi i9 %select_ln890_539, void %.preheader9, i9 0, void %.preheader9.preheader.preheader"   --->   Operation 138 'phi' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%c8_V_30 = phi i5 %add_ln691_1529, void %.preheader9, i5 0, void %.preheader9.preheader.preheader"   --->   Operation 139 'phi' 'c8_V_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.76ns)   --->   "%add_ln890_406 = add i14 %indvar_flatten81, i14 1"   --->   Operation 140 'add' 'add_ln890_406' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%div_i_i27 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_141, i32 1, i32 4"   --->   Operation 141 'partselect' 'div_i_i27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%empty = trunc i6 %c6_V_141"   --->   Operation 142 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.65ns)   --->   "%icmp_ln890_1576 = icmp_eq  i14 %indvar_flatten81, i14 8192"   --->   Operation 143 'icmp' 'icmp_ln890_1576' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1576, void %.preheader9, void %.loopexit1242.loopexit390"   --->   Operation 144 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.43ns)   --->   "%add_ln691_1527 = add i2 %c5_V_155, i2 1"   --->   Operation 145 'add' 'add_ln691_1527' <Predicate = (!icmp_ln890_1576)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.65ns)   --->   "%icmp_ln890_1584 = icmp_eq  i14 %indvar_flatten53, i14 4096"   --->   Operation 146 'icmp' 'icmp_ln890_1584' <Predicate = (!icmp_ln890_1576)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.29ns)   --->   "%select_ln890_535 = select i1 %icmp_ln890_1584, i6 0, i6 %c6_V_141"   --->   Operation 147 'select' 'select_ln890_535' <Predicate = (!icmp_ln890_1576)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.27ns)   --->   "%select_ln890_536 = select i1 %icmp_ln890_1584, i2 %add_ln691_1527, i2 %c5_V_155"   --->   Operation 148 'select' 'select_ln890_536' <Predicate = (!icmp_ln890_1576)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.12ns)   --->   "%xor_ln890_29 = xor i1 %icmp_ln890_1584, i1 1"   --->   Operation 149 'xor' 'xor_ln890_29' <Predicate = (!icmp_ln890_1576)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.63ns)   --->   "%icmp_ln890_1585 = icmp_eq  i5 %c8_V_30, i5 16"   --->   Operation 150 'icmp' 'icmp_ln890_1585' <Predicate = (!icmp_ln890_1576)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node or_ln223_1)   --->   "%and_ln890_74 = and i1 %icmp_ln890_1585, i1 %xor_ln890_29"   --->   Operation 151 'and' 'and_ln890_74' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.59ns)   --->   "%icmp_ln890_1586 = icmp_eq  i9 %indvar_flatten41, i9 128"   --->   Operation 152 'icmp' 'icmp_ln890_1586' <Predicate = (!icmp_ln890_1576)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.12ns)   --->   "%and_ln890_75 = and i1 %icmp_ln890_1586, i1 %xor_ln890_29"   --->   Operation 153 'and' 'and_ln890_75' <Predicate = (!icmp_ln890_1576)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln223_1)   --->   "%xor_ln221 = xor i1 %icmp_ln890_1586, i1 1" [./dut.cpp:221]   --->   Operation 154 'xor' 'xor_ln221' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln223_1)   --->   "%or_ln221 = or i1 %icmp_ln890_1584, i1 %xor_ln221" [./dut.cpp:221]   --->   Operation 155 'or' 'or_ln221' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln223_1)   --->   "%and_ln221 = and i1 %and_ln890_74, i1 %or_ln221" [./dut.cpp:221]   --->   Operation 156 'and' 'and_ln221' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln223_1)   --->   "%or_ln223 = or i1 %and_ln221, i1 %and_ln890_75" [./dut.cpp:223]   --->   Operation 157 'or' 'or_ln223' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln223_1 = or i1 %or_ln223, i1 %icmp_ln890_1584" [./dut.cpp:223]   --->   Operation 158 'or' 'or_ln223_1' <Predicate = (!icmp_ln890_1576)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln223 = select i1 %or_ln223_1, i5 0, i5 %c8_V_30" [./dut.cpp:223]   --->   Operation 159 'select' 'select_ln223' <Predicate = (!icmp_ln890_1576)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.71ns)   --->   "%add_ln890_404 = add i9 %indvar_flatten41, i9 1"   --->   Operation 160 'add' 'add_ln890_404' <Predicate = (!icmp_ln890_1576)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_539)   --->   "%or_ln890_27 = or i1 %and_ln890_75, i1 %icmp_ln890_1584"   --->   Operation 161 'or' 'or_ln890_27' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln890_539 = select i1 %or_ln890_27, i9 1, i9 %add_ln890_404"   --->   Operation 162 'select' 'select_ln890_539' <Predicate = (!icmp_ln890_1576)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.76ns)   --->   "%add_ln890_405 = add i14 %indvar_flatten53, i14 1"   --->   Operation 163 'add' 'add_ln890_405' <Predicate = (!icmp_ln890_1576)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (0.34ns)   --->   "%select_ln890_540 = select i1 %icmp_ln890_1584, i14 1, i14 %add_ln890_405"   --->   Operation 164 'select' 'select_ln890_540' <Predicate = (!icmp_ln890_1576)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 4> <Delay = 2.25>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln231)   --->   "%zext_ln231 = zext i2 %select_ln890_536" [./dut.cpp:231]   --->   Operation 165 'zext' 'zext_ln231' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln221)   --->   "%select_ln890_537 = select i1 %icmp_ln890_1584, i4 0, i4 %div_i_i27"   --->   Operation 166 'select' 'select_ln890_537' <Predicate = (!icmp_ln890_1576 & !and_ln890_75)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.70ns)   --->   "%add_ln691_1528 = add i6 %select_ln890_535, i6 1"   --->   Operation 167 'add' 'add_ln691_1528' <Predicate = (!icmp_ln890_1576)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln221)   --->   "%div_i_i623_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1528, i32 1, i32 4"   --->   Operation 168 'partselect' 'div_i_i623_mid1' <Predicate = (!icmp_ln890_1576 & and_ln890_75)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln221 = select i1 %and_ln890_75, i4 %div_i_i623_mid1, i4 %select_ln890_537" [./dut.cpp:221]   --->   Operation 169 'select' 'select_ln221' <Predicate = (!icmp_ln890_1576)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.29ns)   --->   "%select_ln890_538 = select i1 %and_ln890_75, i6 %add_ln691_1528, i6 %select_ln890_535"   --->   Operation 170 'select' 'select_ln890_538' <Predicate = (!icmp_ln890_1576)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln231)   --->   "%shl_ln231 = shl i5 %select_ln223, i5 1" [./dut.cpp:231]   --->   Operation 171 'shl' 'shl_ln231' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln231 = add i5 %shl_ln231, i5 %zext_ln231" [./dut.cpp:231]   --->   Operation 172 'add' 'add_ln231' <Predicate = (!icmp_ln890_1576)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln231, i4 %select_ln221" [./dut.cpp:231]   --->   Operation 173 'bitconcatenate' 'or_ln14' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln231_1 = zext i9 %or_ln14" [./dut.cpp:231]   --->   Operation 174 'zext' 'zext_ln231_1' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_16 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln231_1" [./dut.cpp:231]   --->   Operation 175 'getelementptr' 'local_A_ping_V_addr_16' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00>
ST_10 : Operation 176 [2/2] (1.20ns)   --->   "%in_data_V_52 = load i9 %local_A_ping_V_addr_16" [./dut.cpp:231]   --->   Operation 176 'load' 'in_data_V_52' <Predicate = (!icmp_ln890_1576)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_10 : Operation 177 [1/1] (0.70ns)   --->   "%add_ln691_1529 = add i5 %select_ln223, i5 1"   --->   Operation 177 'add' 'add_ln691_1529' <Predicate = (!icmp_ln890_1576)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 5> <Delay = 1.62>
ST_11 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln237)   --->   "%and_ln890_73 = and i1 %empty, i1 %xor_ln890_29"   --->   Operation 178 'and' 'and_ln890_73' <Predicate = (!icmp_ln890_1576 & !and_ln890_75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln237)   --->   "%empty_2550 = trunc i6 %add_ln691_1528"   --->   Operation 179 'trunc' 'empty_2550' <Predicate = (!icmp_ln890_1576 & and_ln890_75)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln237)   --->   "%select_ln221_1 = select i1 %and_ln890_75, i1 %empty_2550, i1 %and_ln890_73" [./dut.cpp:221]   --->   Operation 180 'select' 'select_ln221_1' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 181 [1/2] (1.20ns)   --->   "%in_data_V_52 = load i9 %local_A_ping_V_addr_16" [./dut.cpp:231]   --->   Operation 181 'load' 'in_data_V_52' <Predicate = (!icmp_ln890_1576)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_11 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln237)   --->   "%data_split_V_0_165 = trunc i512 %in_data_V_52"   --->   Operation 182 'trunc' 'data_split_V_0_165' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln237)   --->   "%data_split_V_1_221 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_52, i32 256, i32 511"   --->   Operation 183 'partselect' 'data_split_V_1_221' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln237 = select i1 %select_ln221_1, i256 %data_split_V_1_221, i256 %data_split_V_0_165" [./dut.cpp:237]   --->   Operation 184 'select' 'select_ln237' <Predicate = (!icmp_ln890_1576)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 6> <Delay = 1.21>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_11_A_IO_L2_in_0_x0_loop_13_A_IO_L2_in_0_x0_loop_14_str"   --->   Operation 185 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 186 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_12_A_IO_L2_in_0_x0_loop_13_A_IO_L2_in_0_x0_loop_14_str"   --->   Operation 187 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_13_A_IO_L2_in_0_x0_loop_14_str"   --->   Operation 188 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%specpipeline_ln225 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:225]   --->   Operation 189 'specpipeline' 'specpipeline_ln225' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%specloopname_ln225 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1557" [./dut.cpp:225]   --->   Operation 190 'specloopname' 'specloopname_ln225' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_0_0_x025, i256 %select_ln237" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 191 'write' 'write_ln174' <Predicate = (!icmp_ln890_1576)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9.preheader"   --->   Operation 192 'br' 'br_ln0' <Predicate = (!icmp_ln890_1576)> <Delay = 0.00>

State 13 <SV = 4> <Delay = 1.03>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1242"   --->   Operation 193 'br' 'br_ln0' <Predicate = (!and_ln172 & or_ln172)> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1242"   --->   Operation 194 'br' 'br_ln0' <Predicate = (and_ln172 & or_ln172)> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.12ns)   --->   "%arb = xor i1 %and_ln172, i1 1" [./dut.cpp:313]   --->   Operation 195 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.70ns)   --->   "%add_ln691_1533 = add i8 %c2_V, i8 1"   --->   Operation 196 'add' 'add_ln691_1533' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node c2_V_90)   --->   "%or_ln691 = or i1 %and_ln171_1, i1 %icmp_ln890334"   --->   Operation 197 'or' 'or_ln691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.30ns) (out node of the LUT)   --->   "%c2_V_90 = select i1 %or_ln691, i8 1, i8 %add_ln691_1533"   --->   Operation 198 'select' 'c2_V_90' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (0.73ns)   --->   "%add_ln890_410 = add i11 %indvar_flatten179, i11 1"   --->   Operation 199 'add' 'add_ln890_410' <Predicate = (!icmp_ln890334)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.30ns)   --->   "%select_ln890_546 = select i1 %icmp_ln890334, i11 1, i11 %add_ln890_410"   --->   Operation 200 'select' 'select_ln890_546' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 201 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.62>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%c3_V = phi i3 %add_ln691_1534, void %.loopexit1240, i3 0, void %.preheader8.preheader"   --->   Operation 202 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (0.57ns)   --->   "%add_ln691_1534 = add i3 %c3_V, i3 1"   --->   Operation 203 'add' 'add_ln691_1534' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 204 [1/1] (0.49ns)   --->   "%icmp_ln890_1571 = icmp_eq  i3 %c3_V, i3 4"   --->   Operation 204 'icmp' 'icmp_ln890_1571' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 205 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %icmp_ln890_1571, void %.split39, void" [./dut.cpp:246]   --->   Operation 206 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1244"   --->   Operation 207 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_1571)> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c3_V, i3 0"   --->   Operation 208 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_1571)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %icmp_ln870, void %.preheader5.preheader.preheader, void %.preheader6.preheader.preheader" [./dut.cpp:249]   --->   Operation 209 'br' 'br_ln249' <Predicate = (!icmp_ln890_1571)> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5.preheader"   --->   Operation 210 'br' 'br_ln890' <Predicate = (!icmp_ln890_1571 & !icmp_ln870)> <Delay = 0.38>
ST_14 : Operation 211 [1/1] (0.38ns)   --->   "%br_ln250 = br void %.preheader6.preheader" [./dut.cpp:250]   --->   Operation 211 'br' 'br_ln250' <Predicate = (!icmp_ln890_1571 & icmp_ln870)> <Delay = 0.38>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %or_ln172, void %.loopexit1242, void %.preheader.preheader.preheader" [./dut.cpp:286]   --->   Operation 212 'br' 'br_ln286' <Predicate = (icmp_ln890_1571)> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.38ns)   --->   "%br_ln287 = br void %.preheader.preheader" [./dut.cpp:287]   --->   Operation 213 'br' 'br_ln287' <Predicate = (or_ln172 & icmp_ln890_1571)> <Delay = 0.38>

State 15 <SV = 3> <Delay = 0.72>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%indvar_flatten123 = phi i10 %add_ln890_403, void %.preheader5, i10 0, void %.preheader5.preheader.preheader"   --->   Operation 214 'phi' 'indvar_flatten123' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.72ns)   --->   "%add_ln890_403 = add i10 %indvar_flatten123, i10 1"   --->   Operation 215 'add' 'add_ln890_403' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 216 [1/1] (0.60ns)   --->   "%icmp_ln890_1575 = icmp_eq  i10 %indvar_flatten123, i10 512"   --->   Operation 216 'icmp' 'icmp_ln890_1575' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1575, void %.preheader5, void %.loopexit1240.loopexit"   --->   Operation 217 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 16 <SV = 4> <Delay = 2.43>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_20_A_IO_L2_in_0_x0_loop_21_A_IO_L2_in_0_x0_loop_22_str"   --->   Operation 218 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 219 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_21_A_IO_L2_in_0_x0_loop_22_str"   --->   Operation 220 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%specpipeline_ln268 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:268]   --->   Operation 221 'specpipeline' 'specpipeline_ln268' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln268 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1672" [./dut.cpp:268]   --->   Operation 222 'specloopname' 'specloopname_ln268' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (1.21ns)   --->   "%tmp_873 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 223 'read' 'tmp_873' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_16 : Operation 224 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x06, i512 %tmp_873" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 224 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5.preheader"   --->   Operation 225 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 17 <SV = 4> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1240"   --->   Operation 226 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1240"   --->   Operation 227 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8"   --->   Operation 228 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 18 <SV = 3> <Delay = 2.29>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%indvar_flatten103 = phi i10 %add_ln890_402, void %.preheader6, i10 0, void %.preheader6.preheader.preheader"   --->   Operation 229 'phi' 'indvar_flatten103' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%c4_V = phi i5 %select_ln890_531, void %.preheader6, i5 0, void %.preheader6.preheader.preheader"   --->   Operation 230 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%indvar_flatten89 = phi i7 %select_ln890_534, void %.preheader6, i7 0, void %.preheader6.preheader.preheader"   --->   Operation 231 'phi' 'indvar_flatten89' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%c5_V_154 = phi i2 %select_ln890_533, void %.preheader6, i2 0, void %.preheader6.preheader.preheader"   --->   Operation 232 'phi' 'c5_V_154' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%c6_V_142 = phi i5 %add_ln691_1526, void %.preheader6, i5 0, void %.preheader6.preheader.preheader"   --->   Operation 233 'phi' 'c6_V_142' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.72ns)   --->   "%add_ln890_402 = add i10 %indvar_flatten103, i10 1"   --->   Operation 234 'add' 'add_ln890_402' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 235 [1/1] (0.60ns)   --->   "%icmp_ln890_1574 = icmp_eq  i10 %indvar_flatten103, i10 512"   --->   Operation 235 'icmp' 'icmp_ln890_1574' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1574, void %.preheader6, void %.loopexit1240.loopexit389"   --->   Operation 236 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.70ns)   --->   "%add_ln691_1524 = add i5 %c4_V, i5 1"   --->   Operation 237 'add' 'add_ln691_1524' <Predicate = (!icmp_ln890_1574)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 238 [1/1] (0.59ns)   --->   "%icmp_ln890_1582 = icmp_eq  i7 %indvar_flatten89, i7 32"   --->   Operation 238 'icmp' 'icmp_ln890_1582' <Predicate = (!icmp_ln890_1574)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 239 [1/1] (0.27ns)   --->   "%select_ln890_530 = select i1 %icmp_ln890_1582, i2 0, i2 %c5_V_154"   --->   Operation 239 'select' 'select_ln890_530' <Predicate = (!icmp_ln890_1574)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 240 [1/1] (0.27ns)   --->   "%select_ln890_531 = select i1 %icmp_ln890_1582, i5 %add_ln691_1524, i5 %c4_V"   --->   Operation 240 'select' 'select_ln890_531' <Predicate = (!icmp_ln890_1574)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln260)   --->   "%shl_ln260 = shl i5 %select_ln890_531, i5 1" [./dut.cpp:260]   --->   Operation 241 'shl' 'shl_ln260' <Predicate = (!icmp_ln890_1574)> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln890_72)   --->   "%xor_ln890_28 = xor i1 %icmp_ln890_1582, i1 1"   --->   Operation 242 'xor' 'xor_ln890_28' <Predicate = (!icmp_ln890_1574)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 243 [1/1] (0.63ns)   --->   "%icmp_ln890_1583 = icmp_eq  i5 %c6_V_142, i5 16"   --->   Operation 243 'icmp' 'icmp_ln890_1583' <Predicate = (!icmp_ln890_1574)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 244 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln890_72 = and i1 %icmp_ln890_1583, i1 %xor_ln890_28"   --->   Operation 244 'and' 'and_ln890_72' <Predicate = (!icmp_ln890_1574)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 245 [1/1] (0.43ns)   --->   "%add_ln691_1525 = add i2 %select_ln890_530, i2 1"   --->   Operation 245 'add' 'add_ln691_1525' <Predicate = (!icmp_ln890_1574)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_532)   --->   "%or_ln890_26 = or i1 %and_ln890_72, i1 %icmp_ln890_1582"   --->   Operation 246 'or' 'or_ln890_26' <Predicate = (!icmp_ln890_1574)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 247 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln890_532 = select i1 %or_ln890_26, i5 0, i5 %c6_V_142"   --->   Operation 247 'select' 'select_ln890_532' <Predicate = (!icmp_ln890_1574)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 248 [1/1] (0.27ns)   --->   "%select_ln890_533 = select i1 %and_ln890_72, i2 %add_ln691_1525, i2 %select_ln890_530"   --->   Operation 248 'select' 'select_ln890_533' <Predicate = (!icmp_ln890_1574)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln260)   --->   "%zext_ln260 = zext i2 %select_ln890_533" [./dut.cpp:260]   --->   Operation 249 'zext' 'zext_ln260' <Predicate = (!icmp_ln890_1574)> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln260 = add i5 %shl_ln260, i5 %zext_ln260" [./dut.cpp:260]   --->   Operation 250 'add' 'add_ln260' <Predicate = (!icmp_ln890_1574)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 251 [1/1] (0.70ns)   --->   "%add_ln890_401 = add i7 %indvar_flatten89, i7 1"   --->   Operation 251 'add' 'add_ln890_401' <Predicate = (!icmp_ln890_1574)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 252 [1/1] (0.30ns)   --->   "%select_ln890_534 = select i1 %icmp_ln890_1582, i7 1, i7 %add_ln890_401"   --->   Operation 252 'select' 'select_ln890_534' <Predicate = (!icmp_ln890_1574)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 4> <Delay = 2.41>
ST_19 : Operation 253 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_17_A_IO_L2_in_0_x0_loop_18_A_IO_L2_in_0_x0_loop_19_str"   --->   Operation 253 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 254 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 254 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_18_A_IO_L2_in_0_x0_loop_19_str"   --->   Operation 255 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_1019_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln260, i4 0"   --->   Operation 256 'bitconcatenate' 'tmp_1019_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln260_1 = zext i5 %select_ln890_532" [./dut.cpp:260]   --->   Operation 257 'zext' 'zext_ln260_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 258 [1/1] (0.71ns)   --->   "%add_ln260_1 = add i9 %tmp_1019_cast, i9 %zext_ln260_1" [./dut.cpp:260]   --->   Operation 258 'add' 'add_ln260_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln260_2 = zext i9 %add_ln260_1" [./dut.cpp:260]   --->   Operation 259 'zext' 'zext_ln260_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 260 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_15 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln260_2" [./dut.cpp:260]   --->   Operation 260 'getelementptr' 'local_A_ping_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 261 [1/1] (0.00ns)   --->   "%specpipeline_ln253 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:253]   --->   Operation 261 'specpipeline' 'specpipeline_ln253' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 262 [1/1] (0.00ns)   --->   "%specloopname_ln253 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1257" [./dut.cpp:253]   --->   Operation 262 'specloopname' 'specloopname_ln253' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 263 [1/1] (1.21ns)   --->   "%tmp_872 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 263 'read' 'tmp_872' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_19 : Operation 264 [1/1] (1.20ns)   --->   "%store_ln260 = store i512 %tmp_872, i9 %local_A_ping_V_addr_15" [./dut.cpp:260]   --->   Operation 264 'store' 'store_ln260' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_19 : Operation 265 [1/1] (0.70ns)   --->   "%add_ln691_1526 = add i5 %select_ln890_532, i5 1"   --->   Operation 265 'add' 'add_ln691_1526' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6.preheader"   --->   Operation 266 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 3> <Delay = 1.29>
ST_20 : Operation 267 [1/1] (0.00ns)   --->   "%indvar_flatten171 = phi i14 %add_ln890_400, void %.preheader, i14 0, void %.preheader.preheader.preheader"   --->   Operation 267 'phi' 'indvar_flatten171' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "%c5_V_153 = phi i2 %select_ln890_525, void %.preheader, i2 0, void %.preheader.preheader.preheader"   --->   Operation 268 'phi' 'c5_V_153' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%indvar_flatten143 = phi i14 %select_ln890_529, void %.preheader, i14 0, void %.preheader.preheader.preheader"   --->   Operation 269 'phi' 'indvar_flatten143' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "%c6_V_140 = phi i6 %select_ln890_527, void %.preheader, i6 0, void %.preheader.preheader.preheader"   --->   Operation 270 'phi' 'c6_V_140' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "%indvar_flatten131 = phi i9 %select_ln890_528, void %.preheader, i9 0, void %.preheader.preheader.preheader"   --->   Operation 271 'phi' 'indvar_flatten131' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%c8_V_29 = phi i5 %add_ln691_1523, void %.preheader, i5 0, void %.preheader.preheader.preheader"   --->   Operation 272 'phi' 'c8_V_29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (0.76ns)   --->   "%add_ln890_400 = add i14 %indvar_flatten171, i14 1"   --->   Operation 273 'add' 'add_ln890_400' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.00ns)   --->   "%div_i_i26 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_140, i32 1, i32 4"   --->   Operation 274 'partselect' 'div_i_i26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 275 [1/1] (0.00ns)   --->   "%empty_2551 = trunc i6 %c6_V_140"   --->   Operation 275 'trunc' 'empty_2551' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 276 [1/1] (0.65ns)   --->   "%icmp_ln890_1573 = icmp_eq  i14 %indvar_flatten171, i14 8192"   --->   Operation 276 'icmp' 'icmp_ln890_1573' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1573, void %.preheader, void %.loopexit1242.loopexit"   --->   Operation 277 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 278 [1/1] (0.43ns)   --->   "%add_ln691_1521 = add i2 %c5_V_153, i2 1"   --->   Operation 278 'add' 'add_ln691_1521' <Predicate = (!icmp_ln890_1573)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 279 [1/1] (0.65ns)   --->   "%icmp_ln890_1579 = icmp_eq  i14 %indvar_flatten143, i14 4096"   --->   Operation 279 'icmp' 'icmp_ln890_1579' <Predicate = (!icmp_ln890_1573)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 280 [1/1] (0.29ns)   --->   "%select_ln890_524 = select i1 %icmp_ln890_1579, i6 0, i6 %c6_V_140"   --->   Operation 280 'select' 'select_ln890_524' <Predicate = (!icmp_ln890_1573)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 281 [1/1] (0.27ns)   --->   "%select_ln890_525 = select i1 %icmp_ln890_1579, i2 %add_ln691_1521, i2 %c5_V_153"   --->   Operation 281 'select' 'select_ln890_525' <Predicate = (!icmp_ln890_1573)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 282 [1/1] (0.12ns)   --->   "%xor_ln890_27 = xor i1 %icmp_ln890_1579, i1 1"   --->   Operation 282 'xor' 'xor_ln890_27' <Predicate = (!icmp_ln890_1573)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 283 [1/1] (0.63ns)   --->   "%icmp_ln890_1580 = icmp_eq  i5 %c8_V_29, i5 16"   --->   Operation 283 'icmp' 'icmp_ln890_1580' <Predicate = (!icmp_ln890_1573)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node or_ln290_1)   --->   "%and_ln890_70 = and i1 %icmp_ln890_1580, i1 %xor_ln890_27"   --->   Operation 284 'and' 'and_ln890_70' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 285 [1/1] (0.59ns)   --->   "%icmp_ln890_1581 = icmp_eq  i9 %indvar_flatten131, i9 128"   --->   Operation 285 'icmp' 'icmp_ln890_1581' <Predicate = (!icmp_ln890_1573)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 286 [1/1] (0.12ns)   --->   "%and_ln890_71 = and i1 %icmp_ln890_1581, i1 %xor_ln890_27"   --->   Operation 286 'and' 'and_ln890_71' <Predicate = (!icmp_ln890_1573)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln290_1)   --->   "%xor_ln288 = xor i1 %icmp_ln890_1581, i1 1" [./dut.cpp:288]   --->   Operation 287 'xor' 'xor_ln288' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node or_ln290_1)   --->   "%or_ln288 = or i1 %icmp_ln890_1579, i1 %xor_ln288" [./dut.cpp:288]   --->   Operation 288 'or' 'or_ln288' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node or_ln290_1)   --->   "%and_ln288 = and i1 %and_ln890_70, i1 %or_ln288" [./dut.cpp:288]   --->   Operation 289 'and' 'and_ln288' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node or_ln290_1)   --->   "%or_ln290 = or i1 %and_ln288, i1 %and_ln890_71" [./dut.cpp:290]   --->   Operation 290 'or' 'or_ln290' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 291 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln290_1 = or i1 %or_ln290, i1 %icmp_ln890_1579" [./dut.cpp:290]   --->   Operation 291 'or' 'or_ln290_1' <Predicate = (!icmp_ln890_1573)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 292 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln290 = select i1 %or_ln290_1, i5 0, i5 %c8_V_29" [./dut.cpp:290]   --->   Operation 292 'select' 'select_ln290' <Predicate = (!icmp_ln890_1573)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 293 [1/1] (0.71ns)   --->   "%add_ln890_398 = add i9 %indvar_flatten131, i9 1"   --->   Operation 293 'add' 'add_ln890_398' <Predicate = (!icmp_ln890_1573)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_528)   --->   "%or_ln890_25 = or i1 %and_ln890_71, i1 %icmp_ln890_1579"   --->   Operation 294 'or' 'or_ln890_25' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 295 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln890_528 = select i1 %or_ln890_25, i9 1, i9 %add_ln890_398"   --->   Operation 295 'select' 'select_ln890_528' <Predicate = (!icmp_ln890_1573)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 296 [1/1] (0.76ns)   --->   "%add_ln890_399 = add i14 %indvar_flatten143, i14 1"   --->   Operation 296 'add' 'add_ln890_399' <Predicate = (!icmp_ln890_1573)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 297 [1/1] (0.34ns)   --->   "%select_ln890_529 = select i1 %icmp_ln890_1579, i14 1, i14 %add_ln890_399"   --->   Operation 297 'select' 'select_ln890_529' <Predicate = (!icmp_ln890_1573)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 4> <Delay = 2.25>
ST_21 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln298)   --->   "%zext_ln298 = zext i2 %select_ln890_525" [./dut.cpp:298]   --->   Operation 298 'zext' 'zext_ln298' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00>
ST_21 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln288)   --->   "%select_ln890_526 = select i1 %icmp_ln890_1579, i4 0, i4 %div_i_i26"   --->   Operation 299 'select' 'select_ln890_526' <Predicate = (!icmp_ln890_1573 & !and_ln890_71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 300 [1/1] (0.70ns)   --->   "%add_ln691_1522 = add i6 %select_ln890_524, i6 1"   --->   Operation 300 'add' 'add_ln691_1522' <Predicate = (!icmp_ln890_1573)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln288)   --->   "%div_i_i367_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1522, i32 1, i32 4"   --->   Operation 301 'partselect' 'div_i_i367_mid1' <Predicate = (!icmp_ln890_1573 & and_ln890_71)> <Delay = 0.00>
ST_21 : Operation 302 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln288 = select i1 %and_ln890_71, i4 %div_i_i367_mid1, i4 %select_ln890_526" [./dut.cpp:288]   --->   Operation 302 'select' 'select_ln288' <Predicate = (!icmp_ln890_1573)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 303 [1/1] (0.29ns)   --->   "%select_ln890_527 = select i1 %and_ln890_71, i6 %add_ln691_1522, i6 %select_ln890_524"   --->   Operation 303 'select' 'select_ln890_527' <Predicate = (!icmp_ln890_1573)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node add_ln298)   --->   "%shl_ln298 = shl i5 %select_ln290, i5 1" [./dut.cpp:298]   --->   Operation 304 'shl' 'shl_ln298' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln298 = add i5 %shl_ln298, i5 %zext_ln298" [./dut.cpp:298]   --->   Operation 305 'add' 'add_ln298' <Predicate = (!icmp_ln890_1573)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln298, i4 %select_ln288" [./dut.cpp:298]   --->   Operation 306 'bitconcatenate' 'or_ln13' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00>
ST_21 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln298_1 = zext i9 %or_ln13" [./dut.cpp:298]   --->   Operation 307 'zext' 'zext_ln298_1' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00>
ST_21 : Operation 308 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_8 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln298_1" [./dut.cpp:298]   --->   Operation 308 'getelementptr' 'local_A_pong_V_addr_8' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00>
ST_21 : Operation 309 [2/2] (1.20ns)   --->   "%in_data_V_51 = load i9 %local_A_pong_V_addr_8" [./dut.cpp:298]   --->   Operation 309 'load' 'in_data_V_51' <Predicate = (!icmp_ln890_1573)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_21 : Operation 310 [1/1] (0.70ns)   --->   "%add_ln691_1523 = add i5 %select_ln290, i5 1"   --->   Operation 310 'add' 'add_ln691_1523' <Predicate = (!icmp_ln890_1573)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 5> <Delay = 1.62>
ST_22 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln304)   --->   "%and_ln890_69 = and i1 %empty_2551, i1 %xor_ln890_27"   --->   Operation 311 'and' 'and_ln890_69' <Predicate = (!icmp_ln890_1573 & !and_ln890_71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln304)   --->   "%empty_2552 = trunc i6 %add_ln691_1522"   --->   Operation 312 'trunc' 'empty_2552' <Predicate = (!icmp_ln890_1573 & and_ln890_71)> <Delay = 0.00>
ST_22 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln304)   --->   "%select_ln288_1 = select i1 %and_ln890_71, i1 %empty_2552, i1 %and_ln890_69" [./dut.cpp:288]   --->   Operation 313 'select' 'select_ln288_1' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 314 [1/2] (1.20ns)   --->   "%in_data_V_51 = load i9 %local_A_pong_V_addr_8" [./dut.cpp:298]   --->   Operation 314 'load' 'in_data_V_51' <Predicate = (!icmp_ln890_1573)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_22 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln304)   --->   "%data_split_V_0 = trunc i512 %in_data_V_51"   --->   Operation 315 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00>
ST_22 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln304)   --->   "%data_split_V_1_220 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_51, i32 256, i32 511"   --->   Operation 316 'partselect' 'data_split_V_1_220' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00>
ST_22 : Operation 317 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln304 = select i1 %select_ln288_1, i256 %data_split_V_1_220, i256 %data_split_V_0" [./dut.cpp:304]   --->   Operation 317 'select' 'select_ln304' <Predicate = (!icmp_ln890_1573)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 6> <Delay = 1.21>
ST_23 : Operation 318 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_23_A_IO_L2_in_0_x0_loop_25_A_IO_L2_in_0_x0_loop_26_str"   --->   Operation 318 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00>
ST_23 : Operation 319 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 319 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00>
ST_23 : Operation 320 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_24_A_IO_L2_in_0_x0_loop_25_A_IO_L2_in_0_x0_loop_26_str"   --->   Operation 320 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00>
ST_23 : Operation 321 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_25_A_IO_L2_in_0_x0_loop_26_str"   --->   Operation 321 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00>
ST_23 : Operation 322 [1/1] (0.00ns)   --->   "%specpipeline_ln292 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:292]   --->   Operation 322 'specpipeline' 'specpipeline_ln292' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00>
ST_23 : Operation 323 [1/1] (0.00ns)   --->   "%specloopname_ln292 = specloopname void @_ssdm_op_SpecLoopName, void @empty_652" [./dut.cpp:292]   --->   Operation 323 'specloopname' 'specloopname_ln292' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00>
ST_23 : Operation 324 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_0_0_x025, i256 %select_ln304" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 324 'write' 'write_ln174' <Predicate = (!icmp_ln890_1573)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_23 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 325 'br' 'br_ln0' <Predicate = (!icmp_ln890_1573)> <Delay = 0.00>

State 24 <SV = 2> <Delay = 2.00>
ST_24 : Operation 326 [1/1] (0.00ns)   --->   "%indvar_flatten251 = phi i14 %add_ln890_397, void, i14 0, void %.preheader67.preheader.preheader"   --->   Operation 326 'phi' 'indvar_flatten251' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 327 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %select_ln890_519, void, i2 0, void %.preheader67.preheader.preheader"   --->   Operation 327 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 328 [1/1] (0.00ns)   --->   "%indvar_flatten217 = phi i14 %select_ln890_523, void, i14 0, void %.preheader67.preheader.preheader"   --->   Operation 328 'phi' 'indvar_flatten217' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 329 [1/1] (0.00ns)   --->   "%c6_V = phi i6 %select_ln890_521, void, i6 0, void %.preheader67.preheader.preheader"   --->   Operation 329 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 330 [1/1] (0.00ns)   --->   "%indvar_flatten201 = phi i9 %select_ln890_522, void, i9 0, void %.preheader67.preheader.preheader"   --->   Operation 330 'phi' 'indvar_flatten201' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 331 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_1519, void, i5 0, void %.preheader67.preheader.preheader"   --->   Operation 331 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 332 [1/1] (0.76ns)   --->   "%add_ln890_397 = add i14 %indvar_flatten251, i14 1"   --->   Operation 332 'add' 'add_ln890_397' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 333 [1/1] (0.00ns)   --->   "%div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4"   --->   Operation 333 'partselect' 'div_i_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 334 [1/1] (0.00ns)   --->   "%empty_2553 = trunc i6 %c6_V"   --->   Operation 334 'trunc' 'empty_2553' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 335 [1/1] (0.65ns)   --->   "%icmp_ln890_1567 = icmp_eq  i14 %indvar_flatten251, i14 8192"   --->   Operation 335 'icmp' 'icmp_ln890_1567' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1567, void %.preheader67, void %.loopexit"   --->   Operation 336 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 337 [1/1] (0.43ns)   --->   "%add_ln691 = add i2 %c5_V, i2 1"   --->   Operation 337 'add' 'add_ln691' <Predicate = (!icmp_ln890_1567)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 338 [1/1] (0.65ns)   --->   "%icmp_ln890_1568 = icmp_eq  i14 %indvar_flatten217, i14 4096"   --->   Operation 338 'icmp' 'icmp_ln890_1568' <Predicate = (!icmp_ln890_1567)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 339 [1/1] (0.29ns)   --->   "%select_ln890 = select i1 %icmp_ln890_1568, i6 0, i6 %c6_V"   --->   Operation 339 'select' 'select_ln890' <Predicate = (!icmp_ln890_1567)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 340 [1/1] (0.27ns)   --->   "%select_ln890_519 = select i1 %icmp_ln890_1568, i2 %add_ln691, i2 %c5_V"   --->   Operation 340 'select' 'select_ln890_519' <Predicate = (!icmp_ln890_1567)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln326)   --->   "%select_ln890_520 = select i1 %icmp_ln890_1568, i4 0, i4 %div_i_i"   --->   Operation 341 'select' 'select_ln890_520' <Predicate = (!icmp_ln890_1567)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 342 [1/1] (0.12ns)   --->   "%xor_ln890 = xor i1 %icmp_ln890_1568, i1 1"   --->   Operation 342 'xor' 'xor_ln890' <Predicate = (!icmp_ln890_1567)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_1)   --->   "%and_ln890 = and i1 %empty_2553, i1 %xor_ln890"   --->   Operation 343 'and' 'and_ln890' <Predicate = (!icmp_ln890_1567)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 344 [1/1] (0.63ns)   --->   "%icmp_ln890_1569 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 344 'icmp' 'icmp_ln890_1569' <Predicate = (!icmp_ln890_1567)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node or_ln328_1)   --->   "%and_ln890_67 = and i1 %icmp_ln890_1569, i1 %xor_ln890"   --->   Operation 345 'and' 'and_ln890_67' <Predicate = (!icmp_ln890_1567)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 346 [1/1] (0.59ns)   --->   "%icmp_ln890_1570 = icmp_eq  i9 %indvar_flatten201, i9 128"   --->   Operation 346 'icmp' 'icmp_ln890_1570' <Predicate = (!icmp_ln890_1567)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 347 [1/1] (0.12ns)   --->   "%and_ln890_68 = and i1 %icmp_ln890_1570, i1 %xor_ln890"   --->   Operation 347 'and' 'and_ln890_68' <Predicate = (!icmp_ln890_1567)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 348 [1/1] (0.70ns)   --->   "%add_ln691_1518 = add i6 %select_ln890, i6 1"   --->   Operation 348 'add' 'add_ln691_1518' <Predicate = (!icmp_ln890_1567)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln326)   --->   "%div_i_i203_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1518, i32 1, i32 4"   --->   Operation 349 'partselect' 'div_i_i203_mid1' <Predicate = (!icmp_ln890_1567)> <Delay = 0.00>
ST_24 : Operation 350 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln326 = select i1 %and_ln890_68, i4 %div_i_i203_mid1, i4 %select_ln890_520" [./dut.cpp:326]   --->   Operation 350 'select' 'select_ln326' <Predicate = (!icmp_ln890_1567)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_1)   --->   "%empty_2554 = trunc i6 %add_ln691_1518"   --->   Operation 351 'trunc' 'empty_2554' <Predicate = (!icmp_ln890_1567)> <Delay = 0.00>
ST_24 : Operation 352 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln326_1 = select i1 %and_ln890_68, i1 %empty_2554, i1 %and_ln890" [./dut.cpp:326]   --->   Operation 352 'select' 'select_ln326_1' <Predicate = (!icmp_ln890_1567)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node or_ln328_1)   --->   "%xor_ln326 = xor i1 %icmp_ln890_1570, i1 1" [./dut.cpp:326]   --->   Operation 353 'xor' 'xor_ln326' <Predicate = (!icmp_ln890_1567)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node or_ln328_1)   --->   "%or_ln326 = or i1 %icmp_ln890_1568, i1 %xor_ln326" [./dut.cpp:326]   --->   Operation 354 'or' 'or_ln326' <Predicate = (!icmp_ln890_1567)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node or_ln328_1)   --->   "%and_ln326 = and i1 %and_ln890_67, i1 %or_ln326" [./dut.cpp:326]   --->   Operation 355 'and' 'and_ln326' <Predicate = (!icmp_ln890_1567)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 356 [1/1] (0.29ns)   --->   "%select_ln890_521 = select i1 %and_ln890_68, i6 %add_ln691_1518, i6 %select_ln890"   --->   Operation 356 'select' 'select_ln890_521' <Predicate = (!icmp_ln890_1567)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node or_ln328_1)   --->   "%or_ln328 = or i1 %and_ln326, i1 %and_ln890_68" [./dut.cpp:328]   --->   Operation 357 'or' 'or_ln328' <Predicate = (!icmp_ln890_1567)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 358 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln328_1 = or i1 %or_ln328, i1 %icmp_ln890_1568" [./dut.cpp:328]   --->   Operation 358 'or' 'or_ln328_1' <Predicate = (!icmp_ln890_1567)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 359 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln328 = select i1 %or_ln328_1, i5 0, i5 %c8_V" [./dut.cpp:328]   --->   Operation 359 'select' 'select_ln328' <Predicate = (!icmp_ln890_1567)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 360 [1/1] (0.00ns)   --->   "%ret_ln380 = ret" [./dut.cpp:380]   --->   Operation 360 'ret' 'ret_ln380' <Predicate = (icmp_ln890_1567)> <Delay = 0.00>

State 25 <SV = 3> <Delay = 1.90>
ST_25 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln336)   --->   "%zext_ln336 = zext i2 %select_ln890_519" [./dut.cpp:336]   --->   Operation 361 'zext' 'zext_ln336' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln336)   --->   "%shl_ln336 = shl i5 %select_ln328, i5 1" [./dut.cpp:336]   --->   Operation 362 'shl' 'shl_ln336' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 363 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln336 = add i5 %shl_ln336, i5 %zext_ln336" [./dut.cpp:336]   --->   Operation 363 'add' 'add_ln336' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 364 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln336, i4 %select_ln326" [./dut.cpp:336]   --->   Operation 364 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln336_1 = zext i9 %or_ln" [./dut.cpp:336]   --->   Operation 365 'zext' 'zext_ln336_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 366 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln336_1" [./dut.cpp:336]   --->   Operation 366 'getelementptr' 'local_A_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 367 [2/2] (1.20ns)   --->   "%in_data_V = load i9 %local_A_ping_V_addr" [./dut.cpp:336]   --->   Operation 367 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 26 <SV = 4> <Delay = 1.20>
ST_26 : Operation 368 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_28_A_IO_L2_in_0_x0_loop_30_A_IO_L2_in_0_x0_loop_31_str"   --->   Operation 368 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 369 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 369 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 370 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_29_A_IO_L2_in_0_x0_loop_30_A_IO_L2_in_0_x0_loop_31_str"   --->   Operation 370 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 371 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_30_A_IO_L2_in_0_x0_loop_31_str"   --->   Operation 371 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 372 [1/1] (0.00ns)   --->   "%specloopname_ln330 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1670" [./dut.cpp:330]   --->   Operation 372 'specloopname' 'specloopname_ln330' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 373 [1/2] (1.20ns)   --->   "%in_data_V = load i9 %local_A_ping_V_addr" [./dut.cpp:336]   --->   Operation 373 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_26 : Operation 374 [1/1] (0.38ns)   --->   "%br_ln337 = br void" [./dut.cpp:337]   --->   Operation 374 'br' 'br_ln337' <Predicate = true> <Delay = 0.38>

State 27 <SV = 5> <Delay = 0.77>
ST_27 : Operation 375 [1/1] (0.00ns)   --->   "%n_V = phi i2 0, void %.preheader67, i2 %add_ln691_1520, void %ifFalse"   --->   Operation 375 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 376 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i512 %in_data_V, void %.preheader67, i512 %zext_ln1497, void %ifFalse"   --->   Operation 376 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 377 [1/1] (0.43ns)   --->   "%add_ln691_1520 = add i2 %n_V, i2 1"   --->   Operation 377 'add' 'add_ln691_1520' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 378 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 378 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 379 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 379 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln337 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:337]   --->   Operation 380 'br' 'br_ln337' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 381 [1/1] (0.00ns)   --->   "%data_split_V_0_166 = trunc i512 %p_Val2_s"   --->   Operation 381 'trunc' 'data_split_V_0_166' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_27 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln338 = trunc i2 %n_V" [./dut.cpp:338]   --->   Operation 382 'trunc' 'trunc_ln338' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_27 : Operation 383 [1/1] (0.00ns)   --->   "%r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511"   --->   Operation 383 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_27 : Operation 384 [1/1] (0.34ns)   --->   "%icmp_ln878_75 = icmp_eq  i2 %add_ln691_1520, i2 2"   --->   Operation 384 'icmp' 'icmp_ln878_75' <Predicate = (!icmp_ln878)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 6> <Delay = 2.06>
ST_28 : Operation 385 [1/1] (0.00ns)   --->   "%data_split_V_1_load = load i256 %data_split_V_1" [./dut.cpp:338]   --->   Operation 385 'load' 'data_split_V_1_load' <Predicate = (!trunc_ln338)> <Delay = 0.00>
ST_28 : Operation 386 [1/1] (0.00ns)   --->   "%data_split_V_1_216_load = load i256 %data_split_V_1_216" [./dut.cpp:338]   --->   Operation 386 'load' 'data_split_V_1_216_load' <Predicate = (trunc_ln338)> <Delay = 0.00>
ST_28 : Operation 387 [1/1] (0.00ns)   --->   "%specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536"   --->   Operation 387 'specpipeline' 'specpipeline_ln674' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 388 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1245"   --->   Operation 388 'specloopname' 'specloopname_ln674' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 389 [1/1] (0.42ns)   --->   "%data_split_V_1_218 = select i1 %trunc_ln338, i256 %data_split_V_1_216_load, i256 %data_split_V_0_166" [./dut.cpp:338]   --->   Operation 389 'select' 'data_split_V_1_218' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 390 [1/1] (0.42ns)   --->   "%data_split_V_1_219 = select i1 %trunc_ln338, i256 %data_split_V_0_166, i256 %data_split_V_1_load" [./dut.cpp:338]   --->   Operation 390 'select' 'data_split_V_1_219' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i256 %r"   --->   Operation 391 'zext' 'zext_ln1497' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln878 = br i1 %icmp_ln878_75, void %ifFalse, void %ifTrue"   --->   Operation 392 'br' 'br_ln878' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 393 [1/1] (0.42ns)   --->   "%select_ln342 = select i1 %select_ln326_1, i256 %data_split_V_1_219, i256 %data_split_V_1_218" [./dut.cpp:342]   --->   Operation 393 'select' 'select_ln342' <Predicate = (icmp_ln878_75)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 394 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_0_0_x025, i256 %select_ln342" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 394 'write' 'write_ln174' <Predicate = (icmp_ln878_75)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_28 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 395 'br' 'br_ln0' <Predicate = (icmp_ln878_75)> <Delay = 0.00>
ST_28 : Operation 396 [1/1] (0.00ns)   --->   "%store_ln338 = store i256 %data_split_V_1_218, i256 %data_split_V_1_216" [./dut.cpp:338]   --->   Operation 396 'store' 'store_ln338' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 397 [1/1] (0.00ns)   --->   "%store_ln338 = store i256 %data_split_V_1_219, i256 %data_split_V_1" [./dut.cpp:338]   --->   Operation 397 'store' 'store_ln338' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 398 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 29 <SV = 6> <Delay = 1.10>
ST_29 : Operation 399 [1/1] (0.70ns)   --->   "%add_ln691_1519 = add i5 %select_ln328, i5 1"   --->   Operation 399 'add' 'add_ln691_1519' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 400 [1/1] (0.71ns)   --->   "%add_ln890 = add i9 %indvar_flatten201, i9 1"   --->   Operation 400 'add' 'add_ln890' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_522)   --->   "%or_ln890 = or i1 %and_ln890_68, i1 %icmp_ln890_1568"   --->   Operation 401 'or' 'or_ln890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 402 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln890_522 = select i1 %or_ln890, i9 1, i9 %add_ln890"   --->   Operation 402 'select' 'select_ln890_522' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 403 [1/1] (0.76ns)   --->   "%add_ln890_396 = add i14 %indvar_flatten217, i14 1"   --->   Operation 403 'add' 'add_ln890_396' <Predicate = (!icmp_ln890_1568)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 404 [1/1] (0.34ns)   --->   "%select_ln890_523 = select i1 %icmp_ln890_1568, i14 1, i14 %add_ln890_396"   --->   Operation 404 'select' 'select_ln890_523' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader67.preheader"   --->   Operation 405 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten193') with incoming values : ('add_ln890_411') [16]  (0.387 ns)

 <State 2>: 0.983ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten179') with incoming values : ('select_ln890_546') [17]  (0 ns)
	'icmp' operation ('icmp_ln890334') [27]  (0.617 ns)
	'xor' operation ('xor_ln171', ./dut.cpp:171) [29]  (0.122 ns)
	'and' operation ('and_ln171_1', ./dut.cpp:171) [32]  (0.122 ns)
	'or' operation ('or_ln172', ./dut.cpp:172) [34]  (0.122 ns)

 <State 3>: 0.622ns
The critical path consists of the following:
	'phi' operation ('c3.V') with incoming values : ('add_ln691_1535') [43]  (0 ns)
	'add' operation ('add_ln691_1535') [44]  (0.572 ns)
	blocking operation 0.0495 ns on control path)

 <State 4>: 0.725ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten33') with incoming values : ('add_ln890_409') [55]  (0 ns)
	'add' operation ('add_ln890_409') [56]  (0.725 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_0_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [65]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_1_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [66]  (1.22 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 2.3ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('select_ln890_545') [75]  (0 ns)
	'icmp' operation ('icmp_ln890_1587') [85]  (0.6 ns)
	'select' operation ('select_ln890_541') [86]  (0.278 ns)
	'add' operation ('add_ln691_1531') [92]  (0.436 ns)
	'select' operation ('select_ln890_544') [96]  (0.278 ns)
	'add' operation ('add_ln193', ./dut.cpp:193) [98]  (0.707 ns)

 <State 8>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_0_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [106]  (1.22 ns)
	'store' operation ('store_ln193', ./dut.cpp:193) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:162 [107]  (1.2 ns)

 <State 9>: 1.3ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten53') with incoming values : ('select_ln890_540') [123]  (0 ns)
	'icmp' operation ('icmp_ln890_1584') [136]  (0.652 ns)
	'xor' operation ('xor_ln890_29') [141]  (0.122 ns)
	'and' operation ('and_ln890_75') [146]  (0.122 ns)
	'or' operation ('or_ln223', ./dut.cpp:223) [158]  (0 ns)
	'or' operation ('or_ln223_1', ./dut.cpp:223) [159]  (0.122 ns)
	'select' operation ('select_ln223', ./dut.cpp:223) [160]  (0.278 ns)

 <State 10>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln691_1528') [147]  (0.706 ns)
	'select' operation ('select_ln221', ./dut.cpp:221) [150]  (0.351 ns)
	'getelementptr' operation ('local_A_ping_V_addr_16', ./dut.cpp:231) [165]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:231) on array 'local_A_ping.V', ./dut.cpp:161 [168]  (1.2 ns)

 <State 11>: 1.63ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:231) on array 'local_A_ping.V', ./dut.cpp:161 [168]  (1.2 ns)
	'select' operation ('select_ln237', ./dut.cpp:237) [171]  (0.426 ns)

 <State 12>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_0_0_x025' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [172]  (1.22 ns)

 <State 13>: 1.04ns
The critical path consists of the following:
	'add' operation ('add_ln890_410') [329]  (0.735 ns)
	'select' operation ('select_ln890_546') [330]  (0.301 ns)

 <State 14>: 0.622ns
The critical path consists of the following:
	'phi' operation ('c3.V') with incoming values : ('add_ln691_1534') [185]  (0 ns)
	'add' operation ('add_ln691_1534') [186]  (0.572 ns)
	blocking operation 0.0495 ns on control path)

 <State 15>: 0.725ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten123') with incoming values : ('add_ln890_403') [197]  (0 ns)
	'add' operation ('add_ln890_403') [198]  (0.725 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_0_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [207]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_1_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [208]  (1.22 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 2.3ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten89') with incoming values : ('select_ln890_534') [217]  (0 ns)
	'icmp' operation ('icmp_ln890_1582') [227]  (0.6 ns)
	'select' operation ('select_ln890_530') [228]  (0.278 ns)
	'add' operation ('add_ln691_1525') [234]  (0.436 ns)
	'select' operation ('select_ln890_533') [238]  (0.278 ns)
	'add' operation ('add_ln260', ./dut.cpp:260) [240]  (0.707 ns)

 <State 19>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_0_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [248]  (1.22 ns)
	'store' operation ('store_ln260', ./dut.cpp:260) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:161 [249]  (1.2 ns)

 <State 20>: 1.3ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten143') with incoming values : ('select_ln890_529') [265]  (0 ns)
	'icmp' operation ('icmp_ln890_1579') [278]  (0.652 ns)
	'xor' operation ('xor_ln890_27') [283]  (0.122 ns)
	'and' operation ('and_ln890_71') [288]  (0.122 ns)
	'or' operation ('or_ln290', ./dut.cpp:290) [300]  (0 ns)
	'or' operation ('or_ln290_1', ./dut.cpp:290) [301]  (0.122 ns)
	'select' operation ('select_ln290', ./dut.cpp:290) [302]  (0.278 ns)

 <State 21>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln691_1522') [289]  (0.706 ns)
	'select' operation ('select_ln288', ./dut.cpp:288) [292]  (0.351 ns)
	'getelementptr' operation ('local_A_pong_V_addr_8', ./dut.cpp:298) [307]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:298) on array 'local_A_pong.V', ./dut.cpp:162 [310]  (1.2 ns)

 <State 22>: 1.63ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:298) on array 'local_A_pong.V', ./dut.cpp:162 [310]  (1.2 ns)
	'select' operation ('select_ln304', ./dut.cpp:304) [313]  (0.426 ns)

 <State 23>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_0_0_x025' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [314]  (1.22 ns)

 <State 24>: 2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten217') with incoming values : ('select_ln890_523') [339]  (0 ns)
	'icmp' operation ('icmp_ln890_1568') [352]  (0.652 ns)
	'select' operation ('select_ln890') [353]  (0.293 ns)
	'add' operation ('add_ln691_1518') [363]  (0.706 ns)
	'select' operation ('select_ln326', ./dut.cpp:326) [366]  (0.351 ns)

 <State 25>: 1.91ns
The critical path consists of the following:
	'add' operation ('add_ln336', ./dut.cpp:336) [378]  (0.707 ns)
	'getelementptr' operation ('local_A_ping_V_addr', ./dut.cpp:336) [381]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:336) on array 'local_A_ping.V', ./dut.cpp:161 [383]  (1.2 ns)

 <State 26>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:336) on array 'local_A_ping.V', ./dut.cpp:161 [383]  (1.2 ns)

 <State 27>: 0.779ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_1520') [386]  (0 ns)
	'add' operation ('add_ln691_1520') [388]  (0.436 ns)
	'icmp' operation ('icmp_ln878_75') [403]  (0.343 ns)

 <State 28>: 2.07ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load', ./dut.cpp:338) on local variable 'data_split.V[1]' [393]  (0 ns)
	'select' operation ('data_split.V[1]', ./dut.cpp:338) [400]  (0.426 ns)
	'select' operation ('select_ln342', ./dut.cpp:342) [406]  (0.426 ns)
	fifo write on port 'fifo_A_PE_0_0_x025' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [407]  (1.22 ns)

 <State 29>: 1.11ns
The critical path consists of the following:
	'add' operation ('add_ln890_396') [418]  (0.765 ns)
	'select' operation ('select_ln890_523') [419]  (0.342 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
