// Seed: 361585751
module module_0 (
    input  id_0,
    output id_1,
    input  id_2,
    input  id_3
);
  logic id_4;
  logic id_5;
  logic id_6;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input id_3,
    output id_4,
    input id_5,
    output id_6,
    input logic id_7,
    input logic id_8,
    input logic id_9,
    input id_10,
    output id_11,
    input id_12
);
  supply1 id_13, id_14;
  always id_13[1+:1] <= 1'h0;
endmodule
