/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.28
Hash     : 8b49e6c
Date     : Apr  6 2024
Type     : Engineering
Log Time   : Mon Apr  8 11:07:22 2024 GMT

[ 16:07:22 ] Analysis has started
[ 16:07:22 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/analysis/sp_ram_analyzer.cmd
[ 16:07:23 ] Duration: 77 ms. Max utilization: 43 MB
[ 16:07:23 ] Synthesize has started
[ 16:07:23 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/bin/yosys -s sp_ram.ys -l sp_ram_synth.log
[ 16:07:35 ] Duration: 11943 ms. Max utilization: 55 MB
[ 16:07:35 ] Packing has started
[ 16:07:35 ] Analysis has started
[ 16:07:35 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/fabric_sp_ram_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report sp_ram_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top sp_ram --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/placement/fabric_sp_ram_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/routing/fabric_sp_ram_post_synth.route --pack
[ 16:07:36 ] Duration: 928 ms. Max utilization: 620 MB
[ 16:07:36 ] Placement has started
[ 16:07:36 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv --pcf sp_ram_openfpga.pcf --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/sp_ram_post_synth.eblif --output sp_ram_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/config.json
[ 16:07:36 ] Duration: 65 ms. Max utilization: 54 MB
[ 16:07:36 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/fabric_sp_ram_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report sp_ram_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top sp_ram --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/placement/fabric_sp_ram_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/routing/fabric_sp_ram_post_synth.route --place --fix_clusters sp_ram_pin_loc.place
[ 16:07:38 ] Duration: 1871 ms. Max utilization: 700 MB
[ 16:07:38 ] Route has started
[ 16:07:38 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/fabric_sp_ram_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report sp_ram_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top sp_ram --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/placement/fabric_sp_ram_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/routing/fabric_sp_ram_post_synth.route --route
[ 16:07:39 ] Duration: 1524 ms. Max utilization: 913 MB
[ 16:07:39 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/routing/fabric_sp_ram_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/routing/fabric_sp_ram_post_synthesis.v_
[ 16:07:39 ] Duration: 24 ms. Max utilization: 14 MB
[ 16:07:39 ] Post-PnR Simulation has started
[ 16:07:39 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s sim_route_sp_ram -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./sim/post_route_tb -y ../../../../.././rtl -g2012 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./sim/post_route_tb/sim_route_sp_ram.sv  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/post_pnr_wrapper_sp_ram_post_synth.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/routing/fabric_sp_ram_post_route.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
[ 16:07:40 ] Duration: 400 ms. Max utilization: 4 MB
[ 16:07:40 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
[ 16:07:40 ] Duration: 187 ms. Max utilization: 167 MB
[ 16:07:40 ] TimingAnalysis has started
[ 16:07:40 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/fabric_sp_ram_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report sp_ram_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top sp_ram --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/placement/fabric_sp_ram_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/routing/fabric_sp_ram_post_synth.route --analysis
[ 16:07:41 ] Duration: 885 ms. Max utilization: 699 MB
[ 16:07:41 ] PowerAnalysis has started
[ 16:07:41 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/bin/yosys -s pw_extract.ys -l sp_ram_power.log
[ 16:07:41 ] Duration: 178 ms. Max utilization: 47 MB
[ 16:07:41 ] GenerateBitstream has started
[ 16:07:41 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/bin/openfpga -batch -f sp_ram.openfpga
[ 16:07:49 ] Duration: 8449 ms. Max utilization: 1200 MB
[ 16:07:49 ] Analysis has started
[ 16:08:05 ] Bitstream Simulation has started
[ 16:08:05 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -g2012 ../bitstream/BIT_SIM/fabric_sp_ram_formal_random_top_tb.v ../bitstream/BIT_SIM/fabric_sp_ram_top_formal_verification.v ../bitstream/BIT_SIM/fabric_netlists.v -I../../../../.././rtl  -y ../../../../.././rtl  -y ../../../../.././openfpga-pd-castor-rs/k6n8_TSMC16nm_7.5T/CommonFiles/task/CustomModules/  -y ../bitstream/BIT_SIM  -y ../bitstream/BIT_SIM/lb  -y ../bitstream/BIT_SIM/routing  -I../bitstream -s fabric_sp_ram_top_formal_verification_random_tb
[ 16:09:45 ] Duration: 99809 ms. Max utilization: 4 MB
[ 16:09:45 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_06_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
[ 16:10:52 ] Duration: 67286 ms. Max utilization: 4006 MB
