[13:34:51.560] <TB2>     INFO: *** Welcome to pxar ***
[13:34:51.560] <TB2>     INFO: *** Today: 2016/04/13
[13:34:51.567] <TB2>     INFO: *** Version: b2a7-dirty
[13:34:51.567] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C15.dat
[13:34:51.567] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:34:51.568] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//defaultMaskFile.dat
[13:34:51.568] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters_C15.dat
[13:34:51.646] <TB2>     INFO:         clk: 4
[13:34:51.646] <TB2>     INFO:         ctr: 4
[13:34:51.646] <TB2>     INFO:         sda: 19
[13:34:51.646] <TB2>     INFO:         tin: 9
[13:34:51.646] <TB2>     INFO:         level: 15
[13:34:51.646] <TB2>     INFO:         triggerdelay: 0
[13:34:51.646] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:34:51.646] <TB2>     INFO: Log level: DEBUG
[13:34:51.656] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:34:51.676] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:34:51.679] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:34:51.682] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:34:53.245] <TB2>     INFO: DUT info: 
[13:34:53.245] <TB2>     INFO: The DUT currently contains the following objects:
[13:34:53.245] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:34:53.245] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:34:53.245] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:34:53.245] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:34:53.245] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:53.245] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:53.245] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:53.245] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:53.245] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:53.245] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:53.245] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:53.245] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:53.245] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:53.245] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:53.245] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:53.246] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:53.246] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:53.246] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:53.246] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:53.246] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:34:53.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:34:53.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:34:53.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:34:53.250] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32976896
[13:34:53.250] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1df5f90
[13:34:53.250] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1d6a770
[13:34:53.250] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f7f11d94010
[13:34:53.250] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f7f17fff510
[13:34:53.250] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33042432 fPxarMemory = 0x7f7f11d94010
[13:34:53.251] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 381mA
[13:34:53.252] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.1mA
[13:34:53.252] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[13:34:53.252] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:34:53.653] <TB2>     INFO: enter 'restricted' command line mode
[13:34:53.653] <TB2>     INFO: enter test to run
[13:34:53.653] <TB2>     INFO:   test: FPIXTest no parameter change
[13:34:53.653] <TB2>     INFO:   running: fpixtest
[13:34:53.653] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:34:53.656] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:34:53.656] <TB2>     INFO: ######################################################################
[13:34:53.656] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:34:53.656] <TB2>     INFO: ######################################################################
[13:34:53.659] <TB2>     INFO: ######################################################################
[13:34:53.659] <TB2>     INFO: PixTestPretest::doTest()
[13:34:53.659] <TB2>     INFO: ######################################################################
[13:34:53.662] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:53.662] <TB2>     INFO:    PixTestPretest::programROC() 
[13:34:53.662] <TB2>     INFO:    ----------------------------------------------------------------------
[13:35:11.679] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:35:11.679] <TB2>     INFO: IA differences per ROC:  18.5 20.1 19.3 18.5 19.3 17.7 18.5 18.5 17.7 17.7 19.3 17.7 20.9 17.7 18.5 18.5
[13:35:11.744] <TB2>     INFO:    ----------------------------------------------------------------------
[13:35:11.744] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:35:11.744] <TB2>     INFO:    ----------------------------------------------------------------------
[13:35:11.847] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.0312 mA
[13:35:11.948] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.9688 mA
[13:35:12.049] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.7687 mA
[13:35:12.150] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  74 Ia 24.7687 mA
[13:35:12.251] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  70 Ia 23.1688 mA
[13:35:12.352] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  75 Ia 24.7687 mA
[13:35:12.453] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  71 Ia 23.9688 mA
[13:35:12.554] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 24.7687 mA
[13:35:12.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  74 Ia 23.9688 mA
[13:35:12.758] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.9688 mA
[13:35:12.859] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.7687 mA
[13:35:12.960] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  74 Ia 23.9688 mA
[13:35:13.062] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.1688 mA
[13:35:13.163] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  83 Ia 24.7687 mA
[13:35:13.264] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  79 Ia 23.1688 mA
[13:35:13.365] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  84 Ia 24.7687 mA
[13:35:13.465] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  80 Ia 23.9688 mA
[13:35:13.567] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.9688 mA
[13:35:13.668] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.9688 mA
[13:35:13.769] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.1688 mA
[13:35:13.871] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  83 Ia 23.9688 mA
[13:35:13.973] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.1688 mA
[13:35:14.074] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  83 Ia 24.7687 mA
[13:35:14.174] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  79 Ia 23.9688 mA
[13:35:14.275] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.7687 mA
[13:35:14.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  74 Ia 23.9688 mA
[13:35:14.478] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.1688 mA
[13:35:14.578] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  83 Ia 24.7687 mA
[13:35:14.679] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  79 Ia 23.1688 mA
[13:35:14.780] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  84 Ia 24.7687 mA
[13:35:14.881] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  80 Ia 23.9688 mA
[13:35:14.982] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 26.3688 mA
[13:35:15.082] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  65 Ia 23.1688 mA
[13:35:15.183] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  70 Ia 23.9688 mA
[13:35:15.284] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.1688 mA
[13:35:15.385] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  83 Ia 24.7687 mA
[13:35:15.486] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  79 Ia 23.1688 mA
[13:35:15.586] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  84 Ia 24.7687 mA
[13:35:15.687] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  80 Ia 23.9688 mA
[13:35:15.789] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.1688 mA
[13:35:15.890] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  83 Ia 24.7687 mA
[13:35:15.991] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  79 Ia 23.9688 mA
[13:35:16.093] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.9688 mA
[13:35:16.120] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  78
[13:35:16.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  71
[13:35:16.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  74
[13:35:16.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[13:35:16.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  74
[13:35:16.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  80
[13:35:16.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[13:35:16.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[13:35:16.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  83
[13:35:16.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  79
[13:35:16.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  74
[13:35:16.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  80
[13:35:16.122] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  70
[13:35:16.122] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  80
[13:35:16.122] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  79
[13:35:16.122] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[13:35:17.947] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 381.9 mA = 23.8688 mA/ROC
[13:35:17.947] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  18.5  19.3  20.1  19.3  19.3  19.3  19.3  20.1  18.5  18.5  19.3  20.1  18.5  18.5  18.5
[13:35:17.980] <TB2>     INFO:    ----------------------------------------------------------------------
[13:35:17.980] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:35:17.980] <TB2>     INFO:    ----------------------------------------------------------------------
[13:35:18.115] <TB2>     INFO: Expecting 231680 events.
[13:35:26.192] <TB2>     INFO: 231680 events read in total (7359ms).
[13:35:26.346] <TB2>     INFO: Test took 8363ms.
[13:35:26.547] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 89 and Delta(CalDel) = 62
[13:35:26.550] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 80 and Delta(CalDel) = 61
[13:35:26.554] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 80 and Delta(CalDel) = 59
[13:35:26.558] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 113 and Delta(CalDel) = 63
[13:35:26.562] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 76 and Delta(CalDel) = 73
[13:35:26.565] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:35:26.568] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 76 and Delta(CalDel) = 59
[13:35:26.572] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 83 and Delta(CalDel) = 60
[13:35:26.575] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 123 and Delta(CalDel) = 60
[13:35:26.579] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 89 and Delta(CalDel) = 58
[13:35:26.582] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 72 and Delta(CalDel) = 67
[13:35:26.586] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 94 and Delta(CalDel) = 66
[13:35:26.590] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 90 and Delta(CalDel) = 61
[13:35:26.593] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 82 and Delta(CalDel) = 63
[13:35:26.597] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 104 and Delta(CalDel) = 59
[13:35:26.600] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 86 and Delta(CalDel) = 61
[13:35:26.641] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:35:26.676] <TB2>     INFO:    ----------------------------------------------------------------------
[13:35:26.676] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:35:26.676] <TB2>     INFO:    ----------------------------------------------------------------------
[13:35:26.811] <TB2>     INFO: Expecting 231680 events.
[13:35:34.909] <TB2>     INFO: 231680 events read in total (7383ms).
[13:35:34.915] <TB2>     INFO: Test took 8236ms.
[13:35:34.939] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 31
[13:35:35.250] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 31
[13:35:35.254] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 28.5
[13:35:35.258] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 31
[13:35:35.261] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 183 +/- 36
[13:35:35.265] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31.5
[13:35:35.268] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[13:35:35.272] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 29.5
[13:35:35.275] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 113 +/- 29.5
[13:35:35.279] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 118 +/- 28.5
[13:35:35.282] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 164 +/- 33
[13:35:35.286] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 32.5
[13:35:35.289] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29.5
[13:35:35.293] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[13:35:35.296] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[13:35:35.300] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 31
[13:35:35.340] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:35:35.340] <TB2>     INFO: CalDel:      126   132   121   128   183   138   123   132   113   118   164   153   136   138   125   132
[13:35:35.340] <TB2>     INFO: VthrComp:     51    51    51    54    52    51    51    51    51    51    53    52    51    56    51    51
[13:35:35.344] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C0.dat
[13:35:35.345] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C1.dat
[13:35:35.345] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C2.dat
[13:35:35.345] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C3.dat
[13:35:35.345] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C4.dat
[13:35:35.345] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C5.dat
[13:35:35.345] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C6.dat
[13:35:35.346] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C7.dat
[13:35:35.346] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C8.dat
[13:35:35.346] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C9.dat
[13:35:35.346] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C10.dat
[13:35:35.346] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C11.dat
[13:35:35.346] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C12.dat
[13:35:35.347] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C13.dat
[13:35:35.347] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C14.dat
[13:35:35.347] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters_C15.dat
[13:35:35.347] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:35:35.347] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:35:35.347] <TB2>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[13:35:35.347] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:35:35.434] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:35:35.434] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:35:35.434] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:35:35.434] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:35:35.437] <TB2>     INFO: ######################################################################
[13:35:35.437] <TB2>     INFO: PixTestTiming::doTest()
[13:35:35.437] <TB2>     INFO: ######################################################################
[13:35:35.437] <TB2>     INFO:    ----------------------------------------------------------------------
[13:35:35.437] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:35:35.437] <TB2>     INFO:    ----------------------------------------------------------------------
[13:35:35.437] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:35:37.332] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:35:39.605] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:35:41.878] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:35:44.151] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:35:46.426] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:35:48.699] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:35:50.973] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:35:53.249] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:35:55.522] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:35:57.795] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:36:00.068] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:36:02.341] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:36:04.616] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:36:06.889] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:36:09.162] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:36:11.435] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:36:12.956] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:36:14.476] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:36:15.997] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:36:17.516] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:36:19.036] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:36:20.556] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:36:22.075] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:36:23.595] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:36:25.115] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:36:28.891] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:36:32.667] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:36:36.444] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:36:40.221] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:36:43.996] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:36:47.771] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:36:51.547] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:36:53.067] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:36:54.587] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:36:56.108] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:36:57.628] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:36:59.149] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:37:00.669] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:37:02.189] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:37:03.710] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:37:05.983] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:37:07.504] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:37:09.025] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:37:10.548] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:37:12.068] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:37:13.589] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:37:15.110] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:37:16.631] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:37:18.905] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:37:21.178] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:37:23.451] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:37:25.724] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:37:27.998] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:37:30.272] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:37:32.545] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:37:34.819] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:37:37.091] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:37:39.365] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:37:41.640] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:37:43.913] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:37:46.186] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:37:48.459] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:37:50.733] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:37:53.007] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:37:55.280] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:37:57.553] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:37:59.827] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:38:02.099] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:38:04.374] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:38:06.647] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:38:08.920] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:38:11.194] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:38:12.714] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:38:14.986] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:38:17.260] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:38:19.534] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:38:21.807] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:38:24.081] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:38:26.355] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:38:28.628] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:38:30.523] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:38:32.043] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:38:33.563] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:38:35.083] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:38:36.603] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:38:38.123] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:38:39.642] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:38:41.163] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:38:42.683] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:38:44.204] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:38:45.725] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:38:47.247] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:38:48.768] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:38:50.289] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:38:51.810] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:38:53.331] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:38:54.852] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:38:56.372] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:38:57.893] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:38:59.414] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:39:00.935] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:39:02.456] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:39:03.978] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:39:05.498] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:39:07.772] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:39:20.183] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:39:21.705] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:39:23.227] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:39:24.749] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:39:37.164] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:39:38.687] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:39:40.208] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:39:42.482] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:39:44.755] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:39:47.028] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:39:49.301] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:39:51.574] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:39:53.847] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:39:56.122] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:39:58.394] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:40:00.669] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:40:02.942] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:40:05.214] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:40:07.488] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:40:09.761] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:40:12.599] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:40:14.872] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:40:17.533] <TB2>     INFO: TBM Phase Settings: 224
[13:40:17.533] <TB2>     INFO: 400MHz Phase: 0
[13:40:17.533] <TB2>     INFO: 160MHz Phase: 7
[13:40:17.533] <TB2>     INFO: Functional Phase Area: 3
[13:40:17.536] <TB2>     INFO: Test took 282099 ms.
[13:40:17.536] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:40:17.537] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:17.537] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:40:17.537] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:17.537] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:40:20.745] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:40:23.393] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:40:25.289] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:40:27.750] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:40:29.269] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:40:30.789] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:40:32.308] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:40:33.828] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:40:35.348] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:40:36.868] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:40:38.389] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:40:39.909] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:40:41.430] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:40:42.950] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:40:44.470] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:40:45.990] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:40:47.511] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:40:49.031] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:40:51.304] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:40:53.577] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:40:55.852] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:40:58.127] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:41:00.399] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:41:02.673] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:41:04.192] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:41:05.900] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:41:08.174] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:41:10.447] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:41:12.721] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:41:14.994] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:41:17.267] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:41:19.541] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:41:21.060] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:41:22.579] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:41:24.853] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:41:27.126] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:41:29.400] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:41:31.674] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:41:33.947] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:41:36.221] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:41:37.741] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:41:39.449] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:41:41.724] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:41:43.998] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:41:46.271] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:41:48.544] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:41:50.818] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:41:53.092] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:41:54.611] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:41:56.131] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:41:58.405] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:42:00.679] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:42:02.953] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:42:05.226] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:42:07.500] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:42:09.773] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:42:11.292] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:42:12.001] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:42:15.274] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:42:17.547] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:42:19.820] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:42:22.093] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:42:24.368] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:42:27.023] <TB2>     INFO: ROC Delay Settings: 228
[13:42:27.023] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:42:27.023] <TB2>     INFO: ROC Port 0 Delay: 4
[13:42:27.023] <TB2>     INFO: ROC Port 1 Delay: 4
[13:42:27.023] <TB2>     INFO: Functional ROC Area: 6
[13:42:27.026] <TB2>     INFO: Test took 129490 ms.
[13:42:27.026] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:42:27.026] <TB2>     INFO:    ----------------------------------------------------------------------
[13:42:27.026] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:42:27.026] <TB2>     INFO:    ----------------------------------------------------------------------
[13:42:28.166] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 40c8 40c8 40c8 40c9 40c8 40c8 40c9 40c9 e062 c000 a101 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 
[13:42:28.166] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 40c8 40c9 40c8 40c9 40c8 40c9 40c8 40c9 e022 c000 a102 80c0 40c8 40c8 40c8 40c8 40c9 40c8 40c9 40c9 e022 c000 
[13:42:28.166] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a103 8000 40c9 40c9 40c9 40c9 40c9 40c9 40c9 40c9 e022 c000 
[13:42:28.166] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:42:42.269] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:42.269] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:42:56.331] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:56.331] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:43:10.389] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:10.389] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:43:24.446] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:24.446] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:43:38.511] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:38.511] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:43:52.586] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:52.586] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:44:06.621] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:06.621] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:44:20.634] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:20.634] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:44:34.716] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:34.716] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:44:48.938] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:49.321] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:49.334] <TB2>     INFO: Decoding statistics:
[13:44:49.334] <TB2>     INFO:   General information:
[13:44:49.334] <TB2>     INFO: 	 16bit words read:         240000000
[13:44:49.334] <TB2>     INFO: 	 valid events total:       20000000
[13:44:49.334] <TB2>     INFO: 	 empty events:             20000000
[13:44:49.334] <TB2>     INFO: 	 valid events with pixels: 0
[13:44:49.334] <TB2>     INFO: 	 valid pixel hits:         0
[13:44:49.334] <TB2>     INFO:   Event errors: 	           0
[13:44:49.334] <TB2>     INFO: 	 start marker:             0
[13:44:49.334] <TB2>     INFO: 	 stop marker:              0
[13:44:49.334] <TB2>     INFO: 	 overflow:                 0
[13:44:49.334] <TB2>     INFO: 	 invalid 5bit words:       0
[13:44:49.334] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:44:49.334] <TB2>     INFO:   TBM errors: 		           0
[13:44:49.334] <TB2>     INFO: 	 flawed TBM headers:       0
[13:44:49.334] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:44:49.334] <TB2>     INFO: 	 event ID mismatches:      0
[13:44:49.334] <TB2>     INFO:   ROC errors: 		           0
[13:44:49.334] <TB2>     INFO: 	 missing ROC header(s):    0
[13:44:49.334] <TB2>     INFO: 	 misplaced readback start: 0
[13:44:49.334] <TB2>     INFO:   Pixel decoding errors:	   0
[13:44:49.334] <TB2>     INFO: 	 pixel data incomplete:    0
[13:44:49.334] <TB2>     INFO: 	 pixel address:            0
[13:44:49.334] <TB2>     INFO: 	 pulse height fill bit:    0
[13:44:49.334] <TB2>     INFO: 	 buffer corruption:        0
[13:44:49.334] <TB2>     INFO:    ----------------------------------------------------------------------
[13:44:49.334] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:44:49.334] <TB2>     INFO:    ----------------------------------------------------------------------
[13:44:49.334] <TB2>     INFO:    ----------------------------------------------------------------------
[13:44:49.334] <TB2>     INFO:    Read back bit status: 1
[13:44:49.334] <TB2>     INFO:    ----------------------------------------------------------------------
[13:44:49.334] <TB2>     INFO:    ----------------------------------------------------------------------
[13:44:49.334] <TB2>     INFO:    Timings are good!
[13:44:49.334] <TB2>     INFO:    ----------------------------------------------------------------------
[13:44:49.334] <TB2>     INFO: Test took 142308 ms.
[13:44:49.334] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:44:49.334] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:44:49.335] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:44:49.335] <TB2>     INFO: PixTestTiming::doTest took 553901 ms.
[13:44:49.335] <TB2>     INFO: PixTestTiming::doTest() done
[13:44:49.335] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:44:49.335] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:44:49.335] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:44:49.335] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:44:49.335] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:44:49.336] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:44:49.336] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:44:49.688] <TB2>     INFO: ######################################################################
[13:44:49.688] <TB2>     INFO: PixTestAlive::doTest()
[13:44:49.688] <TB2>     INFO: ######################################################################
[13:44:49.691] <TB2>     INFO:    ----------------------------------------------------------------------
[13:44:49.691] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:44:49.691] <TB2>     INFO:    ----------------------------------------------------------------------
[13:44:49.692] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:44:50.038] <TB2>     INFO: Expecting 41600 events.
[13:44:54.137] <TB2>     INFO: 41600 events read in total (3384ms).
[13:44:54.138] <TB2>     INFO: Test took 4445ms.
[13:44:54.145] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:54.145] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:44:54.145] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:44:54.521] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:44:54.521] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:44:54.521] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:44:54.525] <TB2>     INFO:    ----------------------------------------------------------------------
[13:44:54.525] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:44:54.525] <TB2>     INFO:    ----------------------------------------------------------------------
[13:44:54.527] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:44:54.872] <TB2>     INFO: Expecting 41600 events.
[13:44:57.851] <TB2>     INFO: 41600 events read in total (2264ms).
[13:44:57.851] <TB2>     INFO: Test took 3324ms.
[13:44:57.852] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:57.852] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:44:57.852] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:44:57.852] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:44:58.257] <TB2>     INFO: PixTestAlive::maskTest() done
[13:44:58.257] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:44:58.260] <TB2>     INFO:    ----------------------------------------------------------------------
[13:44:58.260] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:44:58.260] <TB2>     INFO:    ----------------------------------------------------------------------
[13:44:58.261] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:44:58.607] <TB2>     INFO: Expecting 41600 events.
[13:45:02.707] <TB2>     INFO: 41600 events read in total (3385ms).
[13:45:02.709] <TB2>     INFO: Test took 4447ms.
[13:45:02.716] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:02.716] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:45:02.716] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:45:03.089] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:45:03.089] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:45:03.089] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:45:03.089] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:45:03.097] <TB2>     INFO: ######################################################################
[13:45:03.097] <TB2>     INFO: PixTestTrim::doTest()
[13:45:03.097] <TB2>     INFO: ######################################################################
[13:45:03.100] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:03.100] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:45:03.100] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:03.181] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:45:03.182] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:45:03.197] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:45:03.197] <TB2>     INFO:     run 1 of 1
[13:45:03.197] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:03.548] <TB2>     INFO: Expecting 5025280 events.
[13:45:49.143] <TB2>     INFO: 1440992 events read in total (44880ms).
[13:46:33.649] <TB2>     INFO: 2863344 events read in total (89386ms).
[13:47:18.824] <TB2>     INFO: 4294344 events read in total (134562ms).
[13:47:41.545] <TB2>     INFO: 5025280 events read in total (157282ms).
[13:47:41.582] <TB2>     INFO: Test took 158385ms.
[13:47:41.634] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:41.719] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:43.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:44.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:45.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:47.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:48.435] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:49.745] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:51.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:52.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:53.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:55.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:56.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:57.601] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:58.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:00.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:01.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:02.777] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294825984
[13:48:02.781] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.303 minThrLimit = 95.302 minThrNLimit = 116.712 -> result = 95.303 -> 95
[13:48:02.782] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.0072 minThrLimit = 91.998 minThrNLimit = 111.813 -> result = 92.0072 -> 92
[13:48:02.782] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.4292 minThrLimit = 85.3841 minThrNLimit = 107.532 -> result = 85.4292 -> 85
[13:48:02.783] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.646 minThrLimit = 104.618 minThrNLimit = 127.766 -> result = 104.646 -> 104
[13:48:02.783] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3899 minThrLimit = 92.3651 minThrNLimit = 108.476 -> result = 92.3899 -> 92
[13:48:02.784] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4792 minThrLimit = 94.4362 minThrNLimit = 112.781 -> result = 94.4792 -> 94
[13:48:02.784] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0238 minThrLimit = 88.9232 minThrNLimit = 110.102 -> result = 89.0238 -> 89
[13:48:02.785] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9494 minThrLimit = 87.886 minThrNLimit = 110.114 -> result = 87.9494 -> 87
[13:48:02.785] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5459 minThrLimit = 95.5075 minThrNLimit = 117.901 -> result = 95.5459 -> 95
[13:48:02.785] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.6251 minThrLimit = 93.6053 minThrNLimit = 117.086 -> result = 93.6251 -> 93
[13:48:02.786] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6038 minThrLimit = 90.5999 minThrNLimit = 104.628 -> result = 90.6038 -> 90
[13:48:02.786] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4122 minThrLimit = 93.3398 minThrNLimit = 109.584 -> result = 93.4122 -> 93
[13:48:02.787] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.8745 minThrLimit = 82.8706 minThrNLimit = 106.926 -> result = 82.8745 -> 82
[13:48:02.787] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8552 minThrLimit = 90.7641 minThrNLimit = 106.508 -> result = 90.8552 -> 90
[13:48:02.787] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0807 minThrLimit = 95.0382 minThrNLimit = 114.848 -> result = 95.0807 -> 95
[13:48:02.788] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.1881 minThrLimit = 86.175 minThrNLimit = 106.175 -> result = 86.1881 -> 86
[13:48:02.788] <TB2>     INFO: ROC 0 VthrComp = 95
[13:48:02.788] <TB2>     INFO: ROC 1 VthrComp = 92
[13:48:02.788] <TB2>     INFO: ROC 2 VthrComp = 85
[13:48:02.788] <TB2>     INFO: ROC 3 VthrComp = 104
[13:48:02.788] <TB2>     INFO: ROC 4 VthrComp = 92
[13:48:02.788] <TB2>     INFO: ROC 5 VthrComp = 94
[13:48:02.788] <TB2>     INFO: ROC 6 VthrComp = 89
[13:48:02.789] <TB2>     INFO: ROC 7 VthrComp = 87
[13:48:02.789] <TB2>     INFO: ROC 8 VthrComp = 95
[13:48:02.789] <TB2>     INFO: ROC 9 VthrComp = 93
[13:48:02.789] <TB2>     INFO: ROC 10 VthrComp = 90
[13:48:02.789] <TB2>     INFO: ROC 11 VthrComp = 93
[13:48:02.789] <TB2>     INFO: ROC 12 VthrComp = 82
[13:48:02.790] <TB2>     INFO: ROC 13 VthrComp = 90
[13:48:02.790] <TB2>     INFO: ROC 14 VthrComp = 95
[13:48:02.790] <TB2>     INFO: ROC 15 VthrComp = 86
[13:48:02.790] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:48:02.790] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:48:02.803] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:48:02.803] <TB2>     INFO:     run 1 of 1
[13:48:02.803] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:03.147] <TB2>     INFO: Expecting 5025280 events.
[13:48:39.144] <TB2>     INFO: 890680 events read in total (35276ms).
[13:49:14.840] <TB2>     INFO: 1778624 events read in total (70972ms).
[13:49:50.481] <TB2>     INFO: 2665560 events read in total (106613ms).
[13:50:25.952] <TB2>     INFO: 3541776 events read in total (142085ms).
[13:51:02.098] <TB2>     INFO: 4413648 events read in total (178230ms).
[13:51:27.096] <TB2>     INFO: 5025280 events read in total (203228ms).
[13:51:27.162] <TB2>     INFO: Test took 204359ms.
[13:51:27.326] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:27.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:29.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:31.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:32.669] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:34.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:36.057] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:37.714] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:39.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:41.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:42.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:44.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:45.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:47.666] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:49.305] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:50.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:52.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:54.306] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281681920
[13:51:54.309] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.6704 for pixel 24/3 mean/min/max = 44.6811/32.4739/56.8883
[13:51:54.310] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.7353 for pixel 0/7 mean/min/max = 45.9656/32.1184/59.8128
[13:51:54.310] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.8757 for pixel 33/7 mean/min/max = 43.9416/32.3814/55.5019
[13:51:54.310] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 61.3771 for pixel 16/10 mean/min/max = 47.7262/33.8286/61.6238
[13:51:54.311] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 64.6891 for pixel 4/19 mean/min/max = 48.4652/31.5916/65.3388
[13:51:54.311] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.7858 for pixel 51/16 mean/min/max = 45.3094/32.6957/57.9231
[13:51:54.311] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.6472 for pixel 11/43 mean/min/max = 44.6019/33.5036/55.7002
[13:51:54.312] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.0552 for pixel 3/2 mean/min/max = 45.2214/32.3579/58.0848
[13:51:54.312] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.2889 for pixel 4/4 mean/min/max = 45.4362/32.5142/58.3582
[13:51:54.312] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.7636 for pixel 2/2 mean/min/max = 46.2052/32.5065/59.9038
[13:51:54.313] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 62.2276 for pixel 21/15 mean/min/max = 47.8589/33.3878/62.3301
[13:51:54.313] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 64.3339 for pixel 22/4 mean/min/max = 48.3998/32.2331/64.5665
[13:51:54.313] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.844 for pixel 0/14 mean/min/max = 44.1795/33.0946/55.2644
[13:51:54.314] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 65.9252 for pixel 14/0 mean/min/max = 49.4757/32.9768/65.9746
[13:51:54.314] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.8737 for pixel 51/10 mean/min/max = 45.5937/32.2791/58.9084
[13:51:54.314] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.1956 for pixel 21/10 mean/min/max = 43.5826/31.9265/55.2388
[13:51:54.315] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:51:54.446] <TB2>     INFO: Expecting 411648 events.
[13:52:02.108] <TB2>     INFO: 411648 events read in total (6947ms).
[13:52:02.114] <TB2>     INFO: Expecting 411648 events.
[13:52:09.567] <TB2>     INFO: 411648 events read in total (6787ms).
[13:52:09.576] <TB2>     INFO: Expecting 411648 events.
[13:52:17.086] <TB2>     INFO: 411648 events read in total (6841ms).
[13:52:17.099] <TB2>     INFO: Expecting 411648 events.
[13:52:24.557] <TB2>     INFO: 411648 events read in total (6799ms).
[13:52:24.571] <TB2>     INFO: Expecting 411648 events.
[13:52:32.161] <TB2>     INFO: 411648 events read in total (6929ms).
[13:52:32.178] <TB2>     INFO: Expecting 411648 events.
[13:52:39.774] <TB2>     INFO: 411648 events read in total (6935ms).
[13:52:39.792] <TB2>     INFO: Expecting 411648 events.
[13:52:47.415] <TB2>     INFO: 411648 events read in total (6963ms).
[13:52:47.437] <TB2>     INFO: Expecting 411648 events.
[13:52:55.059] <TB2>     INFO: 411648 events read in total (6969ms).
[13:52:55.082] <TB2>     INFO: Expecting 411648 events.
[13:53:02.698] <TB2>     INFO: 411648 events read in total (6961ms).
[13:53:02.724] <TB2>     INFO: Expecting 411648 events.
[13:53:10.383] <TB2>     INFO: 411648 events read in total (7008ms).
[13:53:10.411] <TB2>     INFO: Expecting 411648 events.
[13:53:17.969] <TB2>     INFO: 411648 events read in total (6912ms).
[13:53:17.997] <TB2>     INFO: Expecting 411648 events.
[13:53:25.647] <TB2>     INFO: 411648 events read in total (6999ms).
[13:53:25.681] <TB2>     INFO: Expecting 411648 events.
[13:53:33.353] <TB2>     INFO: 411648 events read in total (7032ms).
[13:53:33.388] <TB2>     INFO: Expecting 411648 events.
[13:53:40.941] <TB2>     INFO: 411648 events read in total (6914ms).
[13:53:40.977] <TB2>     INFO: Expecting 411648 events.
[13:53:48.503] <TB2>     INFO: 411648 events read in total (6886ms).
[13:53:48.542] <TB2>     INFO: Expecting 411648 events.
[13:53:56.071] <TB2>     INFO: 411648 events read in total (6891ms).
[13:53:56.112] <TB2>     INFO: Test took 121797ms.
[13:53:56.608] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.089 < 35 for itrim = 106; old thr = 34.5408 ... break
[13:53:56.638] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3291 < 35 for itrim = 108; old thr = 34.5141 ... break
[13:53:56.684] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0258 < 35 for itrim = 108; old thr = 34.7589 ... break
[13:53:56.719] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1128 < 35 for itrim = 110; old thr = 34.4507 ... break
[13:53:56.741] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2331 < 35 for itrim = 113; old thr = 34.2069 ... break
[13:53:56.769] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2179 < 35 for itrim = 94; old thr = 34.7715 ... break
[13:53:56.808] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8442 < 35 for itrim+1 = 97; old thr = 34.9594 ... break
[13:53:56.837] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0304 < 35 for itrim = 90; old thr = 33.9838 ... break
[13:53:56.870] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6414 < 35 for itrim+1 = 106; old thr = 34.804 ... break
[13:53:56.903] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1972 < 35 for itrim = 107; old thr = 34.433 ... break
[13:53:56.923] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.021 < 35 for itrim = 96; old thr = 34.491 ... break
[13:53:56.953] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0227 < 35 for itrim = 117; old thr = 34.8369 ... break
[13:53:56.989] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.341 < 35 for itrim+1 = 96; old thr = 34.718 ... break
[13:53:57.011] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4513 < 35 for itrim+1 = 117; old thr = 34.5991 ... break
[13:53:57.042] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3074 < 35 for itrim = 99; old thr = 34.1738 ... break
[13:53:57.074] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7232 < 35 for itrim+1 = 86; old thr = 34.5786 ... break
[13:53:57.150] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:53:57.161] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:57.162] <TB2>     INFO:     run 1 of 1
[13:53:57.162] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:57.514] <TB2>     INFO: Expecting 5025280 events.
[13:54:33.261] <TB2>     INFO: 871576 events read in total (35032ms).
[13:55:08.718] <TB2>     INFO: 1741200 events read in total (70489ms).
[13:55:44.136] <TB2>     INFO: 2610696 events read in total (105908ms).
[13:56:19.439] <TB2>     INFO: 3468872 events read in total (141210ms).
[13:56:54.819] <TB2>     INFO: 4323088 events read in total (176590ms).
[13:57:24.410] <TB2>     INFO: 5025280 events read in total (206181ms).
[13:57:24.494] <TB2>     INFO: Test took 207333ms.
[13:57:24.675] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:25.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:26.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:28.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:29.646] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:31.209] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:32.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:34.336] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:35.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:37.386] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:38.926] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:40.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:42.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:43.609] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:45.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:46.709] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:48.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:49.798] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263188480
[13:57:49.800] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 4.500000 .. 50.226714
[13:57:49.877] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 4 .. 60 (-1/-1) hits flags = 528 (plus default)
[13:57:49.887] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:57:49.887] <TB2>     INFO:     run 1 of 1
[13:57:49.887] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:50.238] <TB2>     INFO: Expecting 1896960 events.
[13:58:30.774] <TB2>     INFO: 1134456 events read in total (39821ms).
[13:58:57.274] <TB2>     INFO: 1896960 events read in total (66321ms).
[13:58:57.296] <TB2>     INFO: Test took 67410ms.
[13:58:57.339] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:57.420] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:58.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:59.431] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:00.436] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:01.435] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:02.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:03.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:04.426] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:05.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:06.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:07.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:08.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:09.419] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:10.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:11.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:12.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:13.421] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306528256
[13:59:13.502] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.272331 .. 45.323189
[13:59:13.579] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:59:13.589] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:59:13.589] <TB2>     INFO:     run 1 of 1
[13:59:13.589] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:13.932] <TB2>     INFO: Expecting 1697280 events.
[13:59:54.419] <TB2>     INFO: 1165784 events read in total (39773ms).
[14:00:12.833] <TB2>     INFO: 1697280 events read in total (58187ms).
[14:00:12.854] <TB2>     INFO: Test took 59265ms.
[14:00:12.899] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:12.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:13.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:15.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:16.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:17.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:18.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:19.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:20.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:21.076] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:22.090] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:23.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:24.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:25.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:26.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:27.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:28.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:29.211] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256610304
[14:00:29.294] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.139950 .. 41.721116
[14:00:29.370] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:00:29.380] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:29.380] <TB2>     INFO:     run 1 of 1
[14:00:29.380] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:29.723] <TB2>     INFO: Expecting 1331200 events.
[14:01:11.817] <TB2>     INFO: 1158432 events read in total (41379ms).
[14:01:18.097] <TB2>     INFO: 1331200 events read in total (47659ms).
[14:01:18.110] <TB2>     INFO: Test took 48730ms.
[14:01:18.138] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:18.200] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:19.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:20.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:21.022] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:21.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:22.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:23.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:24.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:25.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:26.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:27.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:28.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:29.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:30.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:31.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:32.223] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:33.161] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 301436928
[14:01:33.244] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.081336 .. 41.721116
[14:01:33.319] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:01:33.329] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:01:33.329] <TB2>     INFO:     run 1 of 1
[14:01:33.329] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:33.671] <TB2>     INFO: Expecting 1231360 events.
[14:02:15.215] <TB2>     INFO: 1128592 events read in total (40829ms).
[14:02:19.201] <TB2>     INFO: 1231360 events read in total (44815ms).
[14:02:19.221] <TB2>     INFO: Test took 45893ms.
[14:02:19.258] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:19.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:20.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:21.317] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:22.267] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:23.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:24.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:25.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:26.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:27.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:28.369] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:29.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:30.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:31.393] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:32.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:33.517] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:34.494] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:35.449] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246525952
[14:02:35.535] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:02:35.535] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:02:35.545] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:35.545] <TB2>     INFO:     run 1 of 1
[14:02:35.545] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:35.893] <TB2>     INFO: Expecting 1364480 events.
[14:03:16.411] <TB2>     INFO: 1075680 events read in total (39803ms).
[14:03:26.985] <TB2>     INFO: 1364480 events read in total (50377ms).
[14:03:26.999] <TB2>     INFO: Test took 51454ms.
[14:03:27.032] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:27.104] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:28.074] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:29.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:30.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:30.995] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:31.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:32.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:33.906] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:34.887] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:35.863] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:36.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:37.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:38.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:39.798] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:40.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:41.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:42.721] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 325308416
[14:03:42.756] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C0.dat
[14:03:42.756] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C1.dat
[14:03:42.756] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C2.dat
[14:03:42.757] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C3.dat
[14:03:42.757] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C4.dat
[14:03:42.757] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C5.dat
[14:03:42.757] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C6.dat
[14:03:42.757] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C7.dat
[14:03:42.757] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C8.dat
[14:03:42.757] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C9.dat
[14:03:42.757] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C10.dat
[14:03:42.758] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C11.dat
[14:03:42.758] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C12.dat
[14:03:42.758] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C13.dat
[14:03:42.758] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C14.dat
[14:03:42.758] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C15.dat
[14:03:42.758] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C0.dat
[14:03:42.765] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C1.dat
[14:03:42.773] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C2.dat
[14:03:42.780] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C3.dat
[14:03:42.787] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C4.dat
[14:03:42.795] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C5.dat
[14:03:42.803] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C6.dat
[14:03:42.810] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C7.dat
[14:03:42.817] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C8.dat
[14:03:42.825] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C9.dat
[14:03:42.832] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C10.dat
[14:03:42.839] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C11.dat
[14:03:42.846] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C12.dat
[14:03:42.854] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C13.dat
[14:03:42.861] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C14.dat
[14:03:42.868] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//trimParameters35_C15.dat
[14:03:42.875] <TB2>     INFO: PixTestTrim::trimTest() done
[14:03:42.876] <TB2>     INFO: vtrim:     106 108 108 110 113  94  97  90 106 107  96 117  96 117  99  86 
[14:03:42.876] <TB2>     INFO: vthrcomp:   95  92  85 104  92  94  89  87  95  93  90  93  82  90  95  86 
[14:03:42.876] <TB2>     INFO: vcal mean:  34.94  35.00  34.98  34.98  34.96  35.00  34.96  34.99  35.02  35.00  34.96  34.98  34.97  34.94  34.98  35.00 
[14:03:42.876] <TB2>     INFO: vcal RMS:    0.84   0.84   0.84   0.86   0.92   0.84   0.78   0.79   0.82   0.87   0.92   0.94   0.78   0.96   0.86   0.83 
[14:03:42.876] <TB2>     INFO: bits mean:   9.80   9.25  10.25   8.82   9.16   9.27   9.72   9.36   9.33   9.32   9.22   9.07   9.63   8.71   9.18  10.35 
[14:03:42.876] <TB2>     INFO: bits RMS:    2.55   2.81   2.38   2.58   2.61   2.72   2.45   2.75   2.74   2.64   2.44   2.64   2.61   2.54   2.85   2.45 
[14:03:42.886] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:42.886] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:03:42.886] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:42.888] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:03:42.888] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:03:42.899] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:03:42.899] <TB2>     INFO:     run 1 of 1
[14:03:42.899] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:43.249] <TB2>     INFO: Expecting 4160000 events.
[14:04:30.970] <TB2>     INFO: 1172320 events read in total (47006ms).
[14:05:17.091] <TB2>     INFO: 2328630 events read in total (93127ms).
[14:06:03.230] <TB2>     INFO: 3466925 events read in total (139266ms).
[14:06:31.186] <TB2>     INFO: 4160000 events read in total (167222ms).
[14:06:31.238] <TB2>     INFO: Test took 168339ms.
[14:06:31.359] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:31.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:33.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:35.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:37.510] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:39.369] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:41.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:43.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:44.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:46.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:48.783] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:50.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:52.561] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:54.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:56.342] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:58.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:00.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:01.999] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 395284480
[14:07:01.000] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:07:02.077] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:07:02.077] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[14:07:02.089] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:07:02.089] <TB2>     INFO:     run 1 of 1
[14:07:02.089] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:02.436] <TB2>     INFO: Expecting 3598400 events.
[14:07:51.210] <TB2>     INFO: 1212490 events read in total (48058ms).
[14:08:38.633] <TB2>     INFO: 2402345 events read in total (95481ms).
[14:09:28.288] <TB2>     INFO: 3578260 events read in total (145136ms).
[14:09:29.432] <TB2>     INFO: 3598400 events read in total (146280ms).
[14:09:29.473] <TB2>     INFO: Test took 147384ms.
[14:09:29.568] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:29.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:31.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:33.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:34.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:36.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:38.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:40.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:41.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:43.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:45.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:47.089] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:48.823] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:50.551] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:52.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:54.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:55.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:57.543] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 395309056
[14:09:57.544] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:09:57.617] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:09:57.617] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[14:09:57.628] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:09:57.628] <TB2>     INFO:     run 1 of 1
[14:09:57.629] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:57.979] <TB2>     INFO: Expecting 3328000 events.
[14:10:48.526] <TB2>     INFO: 1273995 events read in total (49832ms).
[14:11:37.249] <TB2>     INFO: 2515620 events read in total (98555ms).
[14:12:08.966] <TB2>     INFO: 3328000 events read in total (130272ms).
[14:12:09.005] <TB2>     INFO: Test took 131376ms.
[14:12:09.083] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:09.225] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:10.858] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:12.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:14.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:15.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:17.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:18.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:20.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:22.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:23.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:25.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:27.260] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:28.886] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:30.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:32.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:33.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:35.575] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 395309056
[14:12:35.577] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:12:35.655] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:12:35.655] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:12:35.666] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:12:35.666] <TB2>     INFO:     run 1 of 1
[14:12:35.666] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:36.024] <TB2>     INFO: Expecting 3348800 events.
[14:13:24.898] <TB2>     INFO: 1268615 events read in total (48159ms).
[14:14:13.601] <TB2>     INFO: 2505095 events read in total (96863ms).
[14:14:46.657] <TB2>     INFO: 3348800 events read in total (129919ms).
[14:14:46.698] <TB2>     INFO: Test took 131032ms.
[14:14:46.778] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:46.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:48.644] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:50.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:52.147] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:53.829] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:55.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:57.230] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:58.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:00.736] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:02.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:04.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:05.858] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:07.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:09.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:10.003] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:12.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:14.458] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 402874368
[14:15:14.460] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:15:14.535] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:15:14.535] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:15:14.545] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:15:14.545] <TB2>     INFO:     run 1 of 1
[14:15:14.545] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:14.889] <TB2>     INFO: Expecting 3348800 events.
[14:16:05.307] <TB2>     INFO: 1268525 events read in total (49704ms).
[14:16:53.467] <TB2>     INFO: 2504700 events read in total (97864ms).
[14:17:26.846] <TB2>     INFO: 3348800 events read in total (131243ms).
[14:17:26.885] <TB2>     INFO: Test took 132341ms.
[14:17:26.965] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:27.107] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:28.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:30.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:32.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:34.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:35.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:37.469] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:39.242] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:41.006] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:42.709] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:44.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:46.114] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:47.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:49.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:51.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:52.998] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:54.782] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 403103744
[14:17:54.783] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.57387, thr difference RMS: 1.80646
[14:17:54.783] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.65333, thr difference RMS: 1.77909
[14:17:54.784] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.68677, thr difference RMS: 1.27763
[14:17:54.784] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 11.2268, thr difference RMS: 1.32579
[14:17:54.784] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 11.0489, thr difference RMS: 1.40813
[14:17:54.784] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.37846, thr difference RMS: 1.70322
[14:17:54.784] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.98734, thr difference RMS: 1.43175
[14:17:54.785] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.5376, thr difference RMS: 1.48423
[14:17:54.785] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.48442, thr difference RMS: 2.1833
[14:17:54.785] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.84454, thr difference RMS: 1.74515
[14:17:54.785] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 12.2326, thr difference RMS: 1.73671
[14:17:54.786] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 11.1432, thr difference RMS: 1.30683
[14:17:54.786] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.54755, thr difference RMS: 1.16861
[14:17:54.786] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 11.1176, thr difference RMS: 1.36284
[14:17:54.786] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.0706, thr difference RMS: 1.78356
[14:17:54.786] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.44304, thr difference RMS: 1.47065
[14:17:54.787] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.49419, thr difference RMS: 1.79555
[14:17:54.787] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.63184, thr difference RMS: 1.76694
[14:17:54.787] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.60374, thr difference RMS: 1.27112
[14:17:54.787] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 11.249, thr difference RMS: 1.32436
[14:17:54.788] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.7627, thr difference RMS: 1.40056
[14:17:54.788] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.32895, thr difference RMS: 1.66713
[14:17:54.788] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.99255, thr difference RMS: 1.40488
[14:17:54.788] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.52283, thr difference RMS: 1.48647
[14:17:54.788] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.36038, thr difference RMS: 2.1601
[14:17:54.789] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.732, thr difference RMS: 1.77475
[14:17:54.789] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 12.0317, thr difference RMS: 1.71109
[14:17:54.789] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 11.0056, thr difference RMS: 1.29838
[14:17:54.789] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.5468, thr difference RMS: 1.15458
[14:17:54.790] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.9314, thr difference RMS: 1.35073
[14:17:54.790] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.04515, thr difference RMS: 1.74139
[14:17:54.790] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.52179, thr difference RMS: 1.47819
[14:17:54.790] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.56972, thr difference RMS: 1.75265
[14:17:54.790] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.70673, thr difference RMS: 1.77462
[14:17:54.791] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.58064, thr difference RMS: 1.24715
[14:17:54.791] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 11.4267, thr difference RMS: 1.29736
[14:17:54.791] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.747, thr difference RMS: 1.39188
[14:17:54.791] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.38554, thr difference RMS: 1.68533
[14:17:54.792] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.0898, thr difference RMS: 1.41925
[14:17:54.792] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.46952, thr difference RMS: 1.49275
[14:17:54.792] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.32089, thr difference RMS: 2.16297
[14:17:54.792] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.72321, thr difference RMS: 1.76691
[14:17:54.792] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 11.8738, thr difference RMS: 1.77629
[14:17:54.793] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.996, thr difference RMS: 1.2772
[14:17:54.793] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.44741, thr difference RMS: 1.15264
[14:17:54.793] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.9428, thr difference RMS: 1.35461
[14:17:54.793] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.049, thr difference RMS: 1.76431
[14:17:54.794] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.63651, thr difference RMS: 1.44793
[14:17:54.794] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.52318, thr difference RMS: 1.75463
[14:17:54.794] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.75816, thr difference RMS: 1.77926
[14:17:54.794] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.60715, thr difference RMS: 1.26547
[14:17:54.794] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 11.427, thr difference RMS: 1.32226
[14:17:54.795] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.5682, thr difference RMS: 1.4447
[14:17:54.795] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.46015, thr difference RMS: 1.69768
[14:17:54.795] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.21732, thr difference RMS: 1.40709
[14:17:54.795] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.48663, thr difference RMS: 1.50271
[14:17:54.795] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.32776, thr difference RMS: 2.15328
[14:17:54.796] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.7907, thr difference RMS: 1.73864
[14:17:54.796] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 11.5383, thr difference RMS: 1.69213
[14:17:54.796] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.9675, thr difference RMS: 1.30522
[14:17:54.796] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.52689, thr difference RMS: 1.13765
[14:17:54.796] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.8005, thr difference RMS: 1.34344
[14:17:54.797] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.11611, thr difference RMS: 1.77808
[14:17:54.797] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.77733, thr difference RMS: 1.43757
[14:17:54.900] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:17:54.903] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1971 seconds
[14:17:54.903] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:17:55.612] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:17:55.612] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:17:55.615] <TB2>     INFO: ######################################################################
[14:17:55.615] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:17:55.615] <TB2>     INFO: ######################################################################
[14:17:55.615] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:55.615] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:17:55.615] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:55.616] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:17:55.626] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:17:55.626] <TB2>     INFO:     run 1 of 1
[14:17:55.626] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:55.968] <TB2>     INFO: Expecting 59072000 events.
[14:18:25.364] <TB2>     INFO: 1073400 events read in total (28681ms).
[14:18:53.402] <TB2>     INFO: 2142000 events read in total (56719ms).
[14:19:20.385] <TB2>     INFO: 3210400 events read in total (83702ms).
[14:19:48.929] <TB2>     INFO: 4282400 events read in total (112246ms).
[14:20:17.464] <TB2>     INFO: 5350400 events read in total (140781ms).
[14:20:45.811] <TB2>     INFO: 6418800 events read in total (169128ms).
[14:21:14.423] <TB2>     INFO: 7491000 events read in total (197740ms).
[14:21:42.781] <TB2>     INFO: 8559400 events read in total (226098ms).
[14:22:11.080] <TB2>     INFO: 9627200 events read in total (254397ms).
[14:22:39.659] <TB2>     INFO: 10699200 events read in total (282976ms).
[14:23:08.310] <TB2>     INFO: 11768200 events read in total (311627ms).
[14:23:36.972] <TB2>     INFO: 12836800 events read in total (340289ms).
[14:24:05.615] <TB2>     INFO: 13909400 events read in total (368932ms).
[14:24:34.172] <TB2>     INFO: 14977600 events read in total (397489ms).
[14:25:02.689] <TB2>     INFO: 16046200 events read in total (426006ms).
[14:25:31.269] <TB2>     INFO: 17119200 events read in total (454586ms).
[14:25:59.903] <TB2>     INFO: 18188200 events read in total (483220ms).
[14:26:28.534] <TB2>     INFO: 19259400 events read in total (511851ms).
[14:26:57.112] <TB2>     INFO: 20329000 events read in total (540429ms).
[14:27:25.659] <TB2>     INFO: 21397600 events read in total (568976ms).
[14:27:54.281] <TB2>     INFO: 22469200 events read in total (597598ms).
[14:28:22.819] <TB2>     INFO: 23538800 events read in total (626136ms).
[14:28:51.381] <TB2>     INFO: 24607200 events read in total (654698ms).
[14:29:19.839] <TB2>     INFO: 25676200 events read in total (683156ms).
[14:29:48.326] <TB2>     INFO: 26747600 events read in total (711643ms).
[14:30:16.976] <TB2>     INFO: 27816400 events read in total (740293ms).
[14:30:45.604] <TB2>     INFO: 28888600 events read in total (768921ms).
[14:31:14.064] <TB2>     INFO: 29957600 events read in total (797381ms).
[14:31:42.579] <TB2>     INFO: 31025600 events read in total (825896ms).
[14:32:11.112] <TB2>     INFO: 32096000 events read in total (854429ms).
[14:32:39.723] <TB2>     INFO: 33166600 events read in total (883040ms).
[14:33:08.315] <TB2>     INFO: 34235000 events read in total (911632ms).
[14:33:36.772] <TB2>     INFO: 35305800 events read in total (940089ms).
[14:34:05.377] <TB2>     INFO: 36375000 events read in total (968694ms).
[14:34:33.936] <TB2>     INFO: 37443600 events read in total (997253ms).
[14:35:02.604] <TB2>     INFO: 38515200 events read in total (1025921ms).
[14:35:31.264] <TB2>     INFO: 39585400 events read in total (1054581ms).
[14:35:59.797] <TB2>     INFO: 40653600 events read in total (1083114ms).
[14:36:28.418] <TB2>     INFO: 41723600 events read in total (1111735ms).
[14:36:57.060] <TB2>     INFO: 42793000 events read in total (1140377ms).
[14:37:25.627] <TB2>     INFO: 43861000 events read in total (1168944ms).
[14:37:54.328] <TB2>     INFO: 44929800 events read in total (1197645ms).
[14:38:22.888] <TB2>     INFO: 45999800 events read in total (1226205ms).
[14:38:51.464] <TB2>     INFO: 47068400 events read in total (1254781ms).
[14:39:20.114] <TB2>     INFO: 48136000 events read in total (1283431ms).
[14:39:48.705] <TB2>     INFO: 49204800 events read in total (1312022ms).
[14:40:17.258] <TB2>     INFO: 50275200 events read in total (1340575ms).
[14:40:45.925] <TB2>     INFO: 51343200 events read in total (1369242ms).
[14:41:14.558] <TB2>     INFO: 52410800 events read in total (1397875ms).
[14:41:43.079] <TB2>     INFO: 53479800 events read in total (1426396ms).
[14:42:11.705] <TB2>     INFO: 54549600 events read in total (1455022ms).
[14:42:40.301] <TB2>     INFO: 55618200 events read in total (1483618ms).
[14:43:08.810] <TB2>     INFO: 56686200 events read in total (1512127ms).
[14:43:37.400] <TB2>     INFO: 57757800 events read in total (1540717ms).
[14:44:05.613] <TB2>     INFO: 58826200 events read in total (1568930ms).
[14:44:12.419] <TB2>     INFO: 59072000 events read in total (1575736ms).
[14:44:12.440] <TB2>     INFO: Test took 1576814ms.
[14:44:12.499] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:12.627] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:12.627] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:13.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:13.795] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:14.981] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:14.981] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:16.157] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:16.157] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:17.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:17.331] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:18.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:18.521] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:19.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:19.703] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:20.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:44:20.872] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:22.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:44:22.065] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:23.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:44:23.257] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:24.426] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:24.426] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:25.619] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:25.619] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:26.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:44:26.808] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:27.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:44:27.996] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:29.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:44:29.180] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:30.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:44:30.365] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:31.551] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496889856
[14:44:31.582] <TB2>     INFO: PixTestScurves::scurves() done 
[14:44:31.582] <TB2>     INFO: Vcal mean:  35.10  35.06  35.04  35.15  34.98  35.10  35.09  35.10  35.06  35.24  35.08  35.13  35.05  35.03  35.05  35.02 
[14:44:31.583] <TB2>     INFO: Vcal RMS:    0.70   0.72   0.73   0.75   0.80   0.70   0.65   0.67   0.70   0.74   0.79   0.83   0.66   0.84   0.72   0.70 
[14:44:31.583] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:44:31.658] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:44:31.658] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:44:31.658] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:44:31.658] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:44:31.658] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:44:31.658] <TB2>     INFO: ######################################################################
[14:44:31.658] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:44:31.658] <TB2>     INFO: ######################################################################
[14:44:31.668] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:44:32.011] <TB2>     INFO: Expecting 41600 events.
[14:44:36.094] <TB2>     INFO: 41600 events read in total (3360ms).
[14:44:36.095] <TB2>     INFO: Test took 4427ms.
[14:44:36.103] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:36.103] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:44:36.103] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:44:36.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:44:36.112] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:44:36.112] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:44:36.112] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:44:36.451] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:44:36.801] <TB2>     INFO: Expecting 41600 events.
[14:44:40.943] <TB2>     INFO: 41600 events read in total (3427ms).
[14:44:40.944] <TB2>     INFO: Test took 4493ms.
[14:44:40.952] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:40.952] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:44:40.952] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:44:40.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.143
[14:44:40.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 174
[14:44:40.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.468
[14:44:40.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[14:44:40.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.12
[14:44:40.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[14:44:40.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.049
[14:44:40.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 175
[14:44:40.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.392
[14:44:40.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 189
[14:44:40.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.62
[14:44:40.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 187
[14:44:40.958] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.234
[14:44:40.958] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[14:44:40.958] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.206
[14:44:40.958] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[14:44:40.958] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.906
[14:44:40.958] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[14:44:40.958] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.032
[14:44:40.958] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 167
[14:44:40.958] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.256
[14:44:40.958] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 186
[14:44:40.959] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.381
[14:44:40.959] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[14:44:40.959] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.732
[14:44:40.959] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:44:40.959] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.828
[14:44:40.959] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:44:40.959] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.224
[14:44:40.959] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 177
[14:44:40.959] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.166
[14:44:40.959] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 176
[14:44:40.959] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:44:40.959] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:44:40.959] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:44:41.048] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:44:41.396] <TB2>     INFO: Expecting 41600 events.
[14:44:45.575] <TB2>     INFO: 41600 events read in total (3464ms).
[14:44:45.576] <TB2>     INFO: Test took 4528ms.
[14:44:45.584] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:45.584] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:44:45.584] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:44:45.588] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:44:45.588] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 13minph_roc = 7
[14:44:45.589] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.0262
[14:44:45.589] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 68
[14:44:45.589] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2373
[14:44:45.589] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 69
[14:44:45.589] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.2641
[14:44:45.589] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 75
[14:44:45.589] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.6045
[14:44:45.589] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 57
[14:44:45.589] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.5972
[14:44:45.589] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 85
[14:44:45.590] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.1928
[14:44:45.590] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 74
[14:44:45.590] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.8465
[14:44:45.590] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 83
[14:44:45.590] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.5821
[14:44:45.590] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,31] phvalue 70
[14:44:45.590] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.9072
[14:44:45.590] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 61
[14:44:45.590] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.3763
[14:44:45.590] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 64
[14:44:45.590] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.8641
[14:44:45.590] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 86
[14:44:45.591] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.5117
[14:44:45.591] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 60
[14:44:45.591] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.29
[14:44:45.591] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 63
[14:44:45.591] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8674
[14:44:45.591] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,14] phvalue 69
[14:44:45.591] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.5158
[14:44:45.591] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 73
[14:44:45.591] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.0865
[14:44:45.591] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,23] phvalue 76
[14:44:45.593] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 0 0
[14:44:45.998] <TB2>     INFO: Expecting 2560 events.
[14:44:46.955] <TB2>     INFO: 2560 events read in total (242ms).
[14:44:46.956] <TB2>     INFO: Test took 1363ms.
[14:44:46.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:46.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[14:44:47.463] <TB2>     INFO: Expecting 2560 events.
[14:44:48.420] <TB2>     INFO: 2560 events read in total (242ms).
[14:44:48.421] <TB2>     INFO: Test took 1465ms.
[14:44:48.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:48.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 2 2
[14:44:48.928] <TB2>     INFO: Expecting 2560 events.
[14:44:49.885] <TB2>     INFO: 2560 events read in total (242ms).
[14:44:49.886] <TB2>     INFO: Test took 1465ms.
[14:44:49.887] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:49.887] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 3 3
[14:44:50.393] <TB2>     INFO: Expecting 2560 events.
[14:44:51.351] <TB2>     INFO: 2560 events read in total (243ms).
[14:44:51.351] <TB2>     INFO: Test took 1464ms.
[14:44:51.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:51.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 4 4
[14:44:51.859] <TB2>     INFO: Expecting 2560 events.
[14:44:52.818] <TB2>     INFO: 2560 events read in total (244ms).
[14:44:52.818] <TB2>     INFO: Test took 1467ms.
[14:44:52.819] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:52.819] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 5 5
[14:44:53.326] <TB2>     INFO: Expecting 2560 events.
[14:44:54.283] <TB2>     INFO: 2560 events read in total (242ms).
[14:44:54.284] <TB2>     INFO: Test took 1464ms.
[14:44:54.284] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:54.285] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 6 6
[14:44:54.792] <TB2>     INFO: Expecting 2560 events.
[14:44:55.749] <TB2>     INFO: 2560 events read in total (242ms).
[14:44:55.749] <TB2>     INFO: Test took 1464ms.
[14:44:55.750] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:55.750] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 31, 7 7
[14:44:56.257] <TB2>     INFO: Expecting 2560 events.
[14:44:57.215] <TB2>     INFO: 2560 events read in total (243ms).
[14:44:57.215] <TB2>     INFO: Test took 1465ms.
[14:44:57.215] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:57.216] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 8 8
[14:44:57.723] <TB2>     INFO: Expecting 2560 events.
[14:44:58.681] <TB2>     INFO: 2560 events read in total (243ms).
[14:44:58.681] <TB2>     INFO: Test took 1465ms.
[14:44:58.681] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:44:58.681] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 9 9
[14:44:59.188] <TB2>     INFO: Expecting 2560 events.
[14:45:00.146] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:00.146] <TB2>     INFO: Test took 1465ms.
[14:45:00.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:00.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 10 10
[14:45:00.654] <TB2>     INFO: Expecting 2560 events.
[14:45:01.612] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:01.612] <TB2>     INFO: Test took 1466ms.
[14:45:01.613] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:01.613] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 11 11
[14:45:02.120] <TB2>     INFO: Expecting 2560 events.
[14:45:03.077] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:03.077] <TB2>     INFO: Test took 1464ms.
[14:45:03.077] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:03.078] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 12 12
[14:45:03.586] <TB2>     INFO: Expecting 2560 events.
[14:45:04.544] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:04.544] <TB2>     INFO: Test took 1466ms.
[14:45:04.544] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:04.545] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 14, 13 13
[14:45:05.053] <TB2>     INFO: Expecting 2560 events.
[14:45:06.011] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:06.012] <TB2>     INFO: Test took 1467ms.
[14:45:06.012] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:06.012] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 14 14
[14:45:06.519] <TB2>     INFO: Expecting 2560 events.
[14:45:07.477] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:07.477] <TB2>     INFO: Test took 1465ms.
[14:45:07.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:07.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 23, 15 15
[14:45:07.985] <TB2>     INFO: Expecting 2560 events.
[14:45:08.943] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:08.943] <TB2>     INFO: Test took 1465ms.
[14:45:08.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:08.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:45:08.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:45:08.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:45:08.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:45:08.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[14:45:08.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[14:45:08.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:45:08.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[14:45:08.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:45:08.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[14:45:08.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC10
[14:45:08.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:45:08.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:45:08.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:45:08.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[14:45:08.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[14:45:08.947] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:09.453] <TB2>     INFO: Expecting 655360 events.
[14:45:21.134] <TB2>     INFO: 655360 events read in total (10967ms).
[14:45:21.144] <TB2>     INFO: Expecting 655360 events.
[14:45:32.782] <TB2>     INFO: 655360 events read in total (11068ms).
[14:45:32.797] <TB2>     INFO: Expecting 655360 events.
[14:45:44.348] <TB2>     INFO: 655360 events read in total (10994ms).
[14:45:44.369] <TB2>     INFO: Expecting 655360 events.
[14:45:55.881] <TB2>     INFO: 655360 events read in total (10954ms).
[14:45:55.906] <TB2>     INFO: Expecting 655360 events.
[14:46:07.494] <TB2>     INFO: 655360 events read in total (11045ms).
[14:46:07.523] <TB2>     INFO: Expecting 655360 events.
[14:46:19.144] <TB2>     INFO: 655360 events read in total (11078ms).
[14:46:19.177] <TB2>     INFO: Expecting 655360 events.
[14:46:30.723] <TB2>     INFO: 655360 events read in total (11004ms).
[14:46:30.760] <TB2>     INFO: Expecting 655360 events.
[14:46:42.322] <TB2>     INFO: 655360 events read in total (11017ms).
[14:46:42.363] <TB2>     INFO: Expecting 655360 events.
[14:46:53.976] <TB2>     INFO: 655360 events read in total (11072ms).
[14:46:54.025] <TB2>     INFO: Expecting 655360 events.
[14:47:05.615] <TB2>     INFO: 655360 events read in total (11062ms).
[14:47:05.665] <TB2>     INFO: Expecting 655360 events.
[14:47:17.291] <TB2>     INFO: 655360 events read in total (11099ms).
[14:47:17.344] <TB2>     INFO: Expecting 655360 events.
[14:47:28.906] <TB2>     INFO: 655360 events read in total (11034ms).
[14:47:28.965] <TB2>     INFO: Expecting 655360 events.
[14:47:40.574] <TB2>     INFO: 655360 events read in total (11083ms).
[14:47:40.636] <TB2>     INFO: Expecting 655360 events.
[14:47:52.236] <TB2>     INFO: 655360 events read in total (11074ms).
[14:47:52.305] <TB2>     INFO: Expecting 655360 events.
[14:48:03.879] <TB2>     INFO: 655360 events read in total (11047ms).
[14:48:03.949] <TB2>     INFO: Expecting 655360 events.
[14:48:15.416] <TB2>     INFO: 655360 events read in total (10940ms).
[14:48:15.491] <TB2>     INFO: Test took 186544ms.
[14:48:15.585] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:15.893] <TB2>     INFO: Expecting 655360 events.
[14:48:27.446] <TB2>     INFO: 655360 events read in total (10839ms).
[14:48:27.457] <TB2>     INFO: Expecting 655360 events.
[14:48:39.067] <TB2>     INFO: 655360 events read in total (11050ms).
[14:48:39.083] <TB2>     INFO: Expecting 655360 events.
[14:48:50.698] <TB2>     INFO: 655360 events read in total (11048ms).
[14:48:50.717] <TB2>     INFO: Expecting 655360 events.
[14:49:02.388] <TB2>     INFO: 655360 events read in total (11105ms).
[14:49:02.413] <TB2>     INFO: Expecting 655360 events.
[14:49:13.940] <TB2>     INFO: 655360 events read in total (10976ms).
[14:49:13.971] <TB2>     INFO: Expecting 655360 events.
[14:49:25.632] <TB2>     INFO: 655360 events read in total (11099ms).
[14:49:25.665] <TB2>     INFO: Expecting 655360 events.
[14:49:37.297] <TB2>     INFO: 655360 events read in total (11085ms).
[14:49:37.333] <TB2>     INFO: Expecting 655360 events.
[14:49:48.907] <TB2>     INFO: 655360 events read in total (11029ms).
[14:49:48.949] <TB2>     INFO: Expecting 655360 events.
[14:50:00.572] <TB2>     INFO: 655360 events read in total (11091ms).
[14:50:00.618] <TB2>     INFO: Expecting 655360 events.
[14:50:12.287] <TB2>     INFO: 655360 events read in total (11130ms).
[14:50:12.339] <TB2>     INFO: Expecting 655360 events.
[14:50:23.810] <TB2>     INFO: 655360 events read in total (10943ms).
[14:50:23.863] <TB2>     INFO: Expecting 655360 events.
[14:50:35.503] <TB2>     INFO: 655360 events read in total (11094ms).
[14:50:35.561] <TB2>     INFO: Expecting 655360 events.
[14:50:47.237] <TB2>     INFO: 655360 events read in total (11149ms).
[14:50:47.300] <TB2>     INFO: Expecting 655360 events.
[14:50:59.039] <TB2>     INFO: 655360 events read in total (11212ms).
[14:50:59.106] <TB2>     INFO: Expecting 655360 events.
[14:51:10.798] <TB2>     INFO: 655360 events read in total (11166ms).
[14:51:10.868] <TB2>     INFO: Expecting 655360 events.
[14:51:22.539] <TB2>     INFO: 655360 events read in total (11144ms).
[14:51:22.614] <TB2>     INFO: Test took 187029ms.
[14:51:22.786] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:22.787] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:51:22.787] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:22.787] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:51:22.787] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:22.787] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:51:22.787] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:22.788] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:51:22.788] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:22.788] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:51:22.788] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:22.789] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:51:22.789] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:22.789] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:51:22.789] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:22.790] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:51:22.790] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:22.790] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:51:22.790] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:22.790] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:51:22.791] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:22.791] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:51:22.791] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:22.791] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:51:22.791] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:22.792] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:51:22.792] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:22.792] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:51:22.792] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:22.793] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:51:22.793] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:22.793] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:51:22.793] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:22.800] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:22.808] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:22.815] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:22.822] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:22.829] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:22.836] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:22.844] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:22.851] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:22.858] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:22.865] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:22.871] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:22.878] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:22.885] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:22.892] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:22.899] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:22.906] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:51:22.936] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C0.dat
[14:51:22.936] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C1.dat
[14:51:22.937] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C2.dat
[14:51:22.937] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C3.dat
[14:51:22.937] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C4.dat
[14:51:22.937] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C5.dat
[14:51:22.937] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C6.dat
[14:51:22.937] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C7.dat
[14:51:22.937] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C8.dat
[14:51:22.938] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C9.dat
[14:51:22.938] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C10.dat
[14:51:22.938] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C11.dat
[14:51:22.938] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C12.dat
[14:51:22.938] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C13.dat
[14:51:22.938] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C14.dat
[14:51:22.938] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//dacParameters35_C15.dat
[14:51:23.294] <TB2>     INFO: Expecting 41600 events.
[14:51:27.107] <TB2>     INFO: 41600 events read in total (3098ms).
[14:51:27.108] <TB2>     INFO: Test took 4164ms.
[14:51:27.766] <TB2>     INFO: Expecting 41600 events.
[14:51:31.595] <TB2>     INFO: 41600 events read in total (3114ms).
[14:51:31.597] <TB2>     INFO: Test took 4179ms.
[14:51:32.243] <TB2>     INFO: Expecting 41600 events.
[14:51:36.063] <TB2>     INFO: 41600 events read in total (3106ms).
[14:51:36.063] <TB2>     INFO: Test took 4164ms.
[14:51:36.365] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:36.497] <TB2>     INFO: Expecting 2560 events.
[14:51:37.458] <TB2>     INFO: 2560 events read in total (246ms).
[14:51:37.458] <TB2>     INFO: Test took 1094ms.
[14:51:37.460] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:37.967] <TB2>     INFO: Expecting 2560 events.
[14:51:38.925] <TB2>     INFO: 2560 events read in total (243ms).
[14:51:38.926] <TB2>     INFO: Test took 1466ms.
[14:51:38.927] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:39.434] <TB2>     INFO: Expecting 2560 events.
[14:51:40.391] <TB2>     INFO: 2560 events read in total (242ms).
[14:51:40.391] <TB2>     INFO: Test took 1464ms.
[14:51:40.393] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:40.900] <TB2>     INFO: Expecting 2560 events.
[14:51:41.859] <TB2>     INFO: 2560 events read in total (244ms).
[14:51:41.860] <TB2>     INFO: Test took 1467ms.
[14:51:41.862] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:42.368] <TB2>     INFO: Expecting 2560 events.
[14:51:43.325] <TB2>     INFO: 2560 events read in total (242ms).
[14:51:43.325] <TB2>     INFO: Test took 1463ms.
[14:51:43.327] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:43.834] <TB2>     INFO: Expecting 2560 events.
[14:51:44.792] <TB2>     INFO: 2560 events read in total (244ms).
[14:51:44.793] <TB2>     INFO: Test took 1466ms.
[14:51:44.795] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:45.301] <TB2>     INFO: Expecting 2560 events.
[14:51:46.259] <TB2>     INFO: 2560 events read in total (243ms).
[14:51:46.260] <TB2>     INFO: Test took 1465ms.
[14:51:46.261] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:46.768] <TB2>     INFO: Expecting 2560 events.
[14:51:47.727] <TB2>     INFO: 2560 events read in total (244ms).
[14:51:47.727] <TB2>     INFO: Test took 1466ms.
[14:51:47.730] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:48.236] <TB2>     INFO: Expecting 2560 events.
[14:51:49.195] <TB2>     INFO: 2560 events read in total (244ms).
[14:51:49.195] <TB2>     INFO: Test took 1465ms.
[14:51:49.197] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:49.704] <TB2>     INFO: Expecting 2560 events.
[14:51:50.662] <TB2>     INFO: 2560 events read in total (243ms).
[14:51:50.662] <TB2>     INFO: Test took 1465ms.
[14:51:50.664] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:51.171] <TB2>     INFO: Expecting 2560 events.
[14:51:52.128] <TB2>     INFO: 2560 events read in total (243ms).
[14:51:52.128] <TB2>     INFO: Test took 1464ms.
[14:51:52.130] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:52.637] <TB2>     INFO: Expecting 2560 events.
[14:51:53.597] <TB2>     INFO: 2560 events read in total (245ms).
[14:51:53.598] <TB2>     INFO: Test took 1468ms.
[14:51:53.600] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:54.106] <TB2>     INFO: Expecting 2560 events.
[14:51:55.066] <TB2>     INFO: 2560 events read in total (245ms).
[14:51:55.066] <TB2>     INFO: Test took 1466ms.
[14:51:55.068] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:55.575] <TB2>     INFO: Expecting 2560 events.
[14:51:56.531] <TB2>     INFO: 2560 events read in total (242ms).
[14:51:56.531] <TB2>     INFO: Test took 1463ms.
[14:51:56.533] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:57.040] <TB2>     INFO: Expecting 2560 events.
[14:51:57.997] <TB2>     INFO: 2560 events read in total (242ms).
[14:51:57.998] <TB2>     INFO: Test took 1465ms.
[14:51:57.001] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:58.506] <TB2>     INFO: Expecting 2560 events.
[14:51:59.464] <TB2>     INFO: 2560 events read in total (243ms).
[14:51:59.465] <TB2>     INFO: Test took 1464ms.
[14:51:59.467] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:59.973] <TB2>     INFO: Expecting 2560 events.
[14:52:00.932] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:00.933] <TB2>     INFO: Test took 1466ms.
[14:52:00.935] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:01.442] <TB2>     INFO: Expecting 2560 events.
[14:52:02.400] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:02.401] <TB2>     INFO: Test took 1466ms.
[14:52:02.404] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:02.910] <TB2>     INFO: Expecting 2560 events.
[14:52:03.867] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:03.868] <TB2>     INFO: Test took 1465ms.
[14:52:03.870] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:04.376] <TB2>     INFO: Expecting 2560 events.
[14:52:05.335] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:05.335] <TB2>     INFO: Test took 1465ms.
[14:52:05.337] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:05.843] <TB2>     INFO: Expecting 2560 events.
[14:52:06.803] <TB2>     INFO: 2560 events read in total (245ms).
[14:52:06.803] <TB2>     INFO: Test took 1466ms.
[14:52:06.805] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:07.312] <TB2>     INFO: Expecting 2560 events.
[14:52:08.272] <TB2>     INFO: 2560 events read in total (245ms).
[14:52:08.272] <TB2>     INFO: Test took 1467ms.
[14:52:08.274] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:08.781] <TB2>     INFO: Expecting 2560 events.
[14:52:09.738] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:09.738] <TB2>     INFO: Test took 1464ms.
[14:52:09.741] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:10.249] <TB2>     INFO: Expecting 2560 events.
[14:52:11.208] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:11.208] <TB2>     INFO: Test took 1467ms.
[14:52:11.210] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:11.718] <TB2>     INFO: Expecting 2560 events.
[14:52:12.677] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:12.677] <TB2>     INFO: Test took 1467ms.
[14:52:12.680] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:13.186] <TB2>     INFO: Expecting 2560 events.
[14:52:14.143] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:14.143] <TB2>     INFO: Test took 1463ms.
[14:52:14.146] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:14.652] <TB2>     INFO: Expecting 2560 events.
[14:52:15.609] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:15.609] <TB2>     INFO: Test took 1463ms.
[14:52:15.612] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:16.119] <TB2>     INFO: Expecting 2560 events.
[14:52:17.079] <TB2>     INFO: 2560 events read in total (245ms).
[14:52:17.079] <TB2>     INFO: Test took 1467ms.
[14:52:17.081] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:17.588] <TB2>     INFO: Expecting 2560 events.
[14:52:18.545] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:18.545] <TB2>     INFO: Test took 1464ms.
[14:52:18.547] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:19.054] <TB2>     INFO: Expecting 2560 events.
[14:52:20.011] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:20.012] <TB2>     INFO: Test took 1465ms.
[14:52:20.014] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:20.521] <TB2>     INFO: Expecting 2560 events.
[14:52:21.480] <TB2>     INFO: 2560 events read in total (245ms).
[14:52:21.480] <TB2>     INFO: Test took 1466ms.
[14:52:21.483] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:21.989] <TB2>     INFO: Expecting 2560 events.
[14:52:22.947] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:22.948] <TB2>     INFO: Test took 1466ms.
[14:52:23.974] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[14:52:23.974] <TB2>     INFO: PH scale (per ROC):    75  73  86  78  68  79  77  83  78  73  62  70  84  66  74  76
[14:52:23.974] <TB2>     INFO: PH offset (per ROC):  179 179 170 189 172 175 167 175 186 188 174 190 177 186 176 173
[14:52:24.145] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:52:24.148] <TB2>     INFO: ######################################################################
[14:52:24.148] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:52:24.148] <TB2>     INFO: ######################################################################
[14:52:24.148] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:52:24.160] <TB2>     INFO: scanning low vcal = 10
[14:52:24.510] <TB2>     INFO: Expecting 41600 events.
[14:52:28.234] <TB2>     INFO: 41600 events read in total (3010ms).
[14:52:28.234] <TB2>     INFO: Test took 4074ms.
[14:52:28.237] <TB2>     INFO: scanning low vcal = 20
[14:52:28.742] <TB2>     INFO: Expecting 41600 events.
[14:52:32.469] <TB2>     INFO: 41600 events read in total (3012ms).
[14:52:32.469] <TB2>     INFO: Test took 4232ms.
[14:52:32.471] <TB2>     INFO: scanning low vcal = 30
[14:52:32.977] <TB2>     INFO: Expecting 41600 events.
[14:52:36.711] <TB2>     INFO: 41600 events read in total (3019ms).
[14:52:36.712] <TB2>     INFO: Test took 4241ms.
[14:52:36.714] <TB2>     INFO: scanning low vcal = 40
[14:52:37.214] <TB2>     INFO: Expecting 41600 events.
[14:52:41.479] <TB2>     INFO: 41600 events read in total (3550ms).
[14:52:41.480] <TB2>     INFO: Test took 4766ms.
[14:52:41.483] <TB2>     INFO: scanning low vcal = 50
[14:52:41.903] <TB2>     INFO: Expecting 41600 events.
[14:52:46.153] <TB2>     INFO: 41600 events read in total (3535ms).
[14:52:46.153] <TB2>     INFO: Test took 4670ms.
[14:52:46.156] <TB2>     INFO: scanning low vcal = 60
[14:52:46.581] <TB2>     INFO: Expecting 41600 events.
[14:52:50.826] <TB2>     INFO: 41600 events read in total (3531ms).
[14:52:50.826] <TB2>     INFO: Test took 4670ms.
[14:52:50.832] <TB2>     INFO: scanning low vcal = 70
[14:52:51.256] <TB2>     INFO: Expecting 41600 events.
[14:52:55.526] <TB2>     INFO: 41600 events read in total (3556ms).
[14:52:55.527] <TB2>     INFO: Test took 4695ms.
[14:52:55.530] <TB2>     INFO: scanning low vcal = 80
[14:52:55.952] <TB2>     INFO: Expecting 41600 events.
[14:53:00.201] <TB2>     INFO: 41600 events read in total (3535ms).
[14:53:00.202] <TB2>     INFO: Test took 4672ms.
[14:53:00.206] <TB2>     INFO: scanning low vcal = 90
[14:53:00.627] <TB2>     INFO: Expecting 41600 events.
[14:53:04.887] <TB2>     INFO: 41600 events read in total (3545ms).
[14:53:04.888] <TB2>     INFO: Test took 4682ms.
[14:53:04.892] <TB2>     INFO: scanning low vcal = 100
[14:53:05.312] <TB2>     INFO: Expecting 41600 events.
[14:53:09.694] <TB2>     INFO: 41600 events read in total (3667ms).
[14:53:09.695] <TB2>     INFO: Test took 4803ms.
[14:53:09.698] <TB2>     INFO: scanning low vcal = 110
[14:53:10.120] <TB2>     INFO: Expecting 41600 events.
[14:53:14.394] <TB2>     INFO: 41600 events read in total (3559ms).
[14:53:14.395] <TB2>     INFO: Test took 4697ms.
[14:53:14.397] <TB2>     INFO: scanning low vcal = 120
[14:53:14.821] <TB2>     INFO: Expecting 41600 events.
[14:53:19.093] <TB2>     INFO: 41600 events read in total (3557ms).
[14:53:19.093] <TB2>     INFO: Test took 4696ms.
[14:53:19.096] <TB2>     INFO: scanning low vcal = 130
[14:53:19.521] <TB2>     INFO: Expecting 41600 events.
[14:53:23.785] <TB2>     INFO: 41600 events read in total (3548ms).
[14:53:23.786] <TB2>     INFO: Test took 4690ms.
[14:53:23.789] <TB2>     INFO: scanning low vcal = 140
[14:53:24.211] <TB2>     INFO: Expecting 41600 events.
[14:53:28.479] <TB2>     INFO: 41600 events read in total (3553ms).
[14:53:28.480] <TB2>     INFO: Test took 4691ms.
[14:53:28.483] <TB2>     INFO: scanning low vcal = 150
[14:53:28.904] <TB2>     INFO: Expecting 41600 events.
[14:53:33.153] <TB2>     INFO: 41600 events read in total (3534ms).
[14:53:33.155] <TB2>     INFO: Test took 4672ms.
[14:53:33.158] <TB2>     INFO: scanning low vcal = 160
[14:53:33.578] <TB2>     INFO: Expecting 41600 events.
[14:53:37.859] <TB2>     INFO: 41600 events read in total (3566ms).
[14:53:37.860] <TB2>     INFO: Test took 4702ms.
[14:53:37.863] <TB2>     INFO: scanning low vcal = 170
[14:53:38.286] <TB2>     INFO: Expecting 41600 events.
[14:53:42.555] <TB2>     INFO: 41600 events read in total (3554ms).
[14:53:42.556] <TB2>     INFO: Test took 4693ms.
[14:53:42.560] <TB2>     INFO: scanning low vcal = 180
[14:53:42.985] <TB2>     INFO: Expecting 41600 events.
[14:53:47.247] <TB2>     INFO: 41600 events read in total (3547ms).
[14:53:47.247] <TB2>     INFO: Test took 4687ms.
[14:53:47.250] <TB2>     INFO: scanning low vcal = 190
[14:53:47.671] <TB2>     INFO: Expecting 41600 events.
[14:53:51.935] <TB2>     INFO: 41600 events read in total (3549ms).
[14:53:51.936] <TB2>     INFO: Test took 4686ms.
[14:53:51.939] <TB2>     INFO: scanning low vcal = 200
[14:53:52.364] <TB2>     INFO: Expecting 41600 events.
[14:53:56.625] <TB2>     INFO: 41600 events read in total (3546ms).
[14:53:56.626] <TB2>     INFO: Test took 4687ms.
[14:53:56.629] <TB2>     INFO: scanning low vcal = 210
[14:53:57.050] <TB2>     INFO: Expecting 41600 events.
[14:54:01.267] <TB2>     INFO: 41600 events read in total (3503ms).
[14:54:01.268] <TB2>     INFO: Test took 4639ms.
[14:54:01.271] <TB2>     INFO: scanning low vcal = 220
[14:54:01.694] <TB2>     INFO: Expecting 41600 events.
[14:54:05.916] <TB2>     INFO: 41600 events read in total (3507ms).
[14:54:05.917] <TB2>     INFO: Test took 4646ms.
[14:54:05.920] <TB2>     INFO: scanning low vcal = 230
[14:54:06.346] <TB2>     INFO: Expecting 41600 events.
[14:54:10.578] <TB2>     INFO: 41600 events read in total (3517ms).
[14:54:10.578] <TB2>     INFO: Test took 4658ms.
[14:54:10.581] <TB2>     INFO: scanning low vcal = 240
[14:54:11.008] <TB2>     INFO: Expecting 41600 events.
[14:54:15.231] <TB2>     INFO: 41600 events read in total (3509ms).
[14:54:15.231] <TB2>     INFO: Test took 4649ms.
[14:54:15.234] <TB2>     INFO: scanning low vcal = 250
[14:54:15.655] <TB2>     INFO: Expecting 41600 events.
[14:54:19.904] <TB2>     INFO: 41600 events read in total (3534ms).
[14:54:19.904] <TB2>     INFO: Test took 4670ms.
[14:54:19.909] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:54:20.334] <TB2>     INFO: Expecting 41600 events.
[14:54:24.549] <TB2>     INFO: 41600 events read in total (3500ms).
[14:54:24.550] <TB2>     INFO: Test took 4640ms.
[14:54:24.553] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:54:24.978] <TB2>     INFO: Expecting 41600 events.
[14:54:29.219] <TB2>     INFO: 41600 events read in total (3526ms).
[14:54:29.220] <TB2>     INFO: Test took 4667ms.
[14:54:29.223] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:54:29.648] <TB2>     INFO: Expecting 41600 events.
[14:54:33.880] <TB2>     INFO: 41600 events read in total (3516ms).
[14:54:33.881] <TB2>     INFO: Test took 4658ms.
[14:54:33.884] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:54:34.310] <TB2>     INFO: Expecting 41600 events.
[14:54:38.537] <TB2>     INFO: 41600 events read in total (3512ms).
[14:54:38.538] <TB2>     INFO: Test took 4654ms.
[14:54:38.541] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:54:38.962] <TB2>     INFO: Expecting 41600 events.
[14:54:43.220] <TB2>     INFO: 41600 events read in total (3543ms).
[14:54:43.220] <TB2>     INFO: Test took 4679ms.
[14:54:43.768] <TB2>     INFO: PixTestGainPedestal::measure() done 
[14:54:43.771] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:54:43.771] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:54:43.772] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:54:43.772] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:54:43.772] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:54:43.772] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:54:43.772] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:54:43.773] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:54:43.773] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:54:43.773] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:54:43.773] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:54:43.773] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:54:43.774] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:54:43.774] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:54:43.774] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:54:43.774] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:55:23.481] <TB2>     INFO: PixTestGainPedestal::fit() done
[14:55:23.481] <TB2>     INFO: non-linearity mean:  0.957 0.957 0.961 0.955 0.954 0.957 0.955 0.959 0.957 0.956 0.955 0.960 0.956 0.959 0.953 0.958
[14:55:23.481] <TB2>     INFO: non-linearity RMS:   0.006 0.005 0.005 0.006 0.007 0.005 0.006 0.006 0.005 0.006 0.006 0.005 0.006 0.007 0.006 0.006
[14:55:23.482] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:55:23.504] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:55:23.526] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:55:23.548] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:55:23.570] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:55:23.592] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:55:23.614] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:55:23.636] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:55:23.658] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:55:23.680] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:55:23.702] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:55:23.724] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:55:23.747] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:55:23.769] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:55:23.791] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:55:23.813] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-27_FPIXTest-17C-Nebraska-160413-1332_2016-04-13_13h32m_1460572350//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:55:23.835] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[14:55:23.835] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:55:23.842] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:55:23.843] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:55:23.845] <TB2>     INFO: ######################################################################
[14:55:23.845] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:55:23.845] <TB2>     INFO: ######################################################################
[14:55:23.848] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:55:23.858] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:55:23.858] <TB2>     INFO:     run 1 of 1
[14:55:23.859] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:55:24.202] <TB2>     INFO: Expecting 3120000 events.
[14:56:15.391] <TB2>     INFO: 1333240 events read in total (50473ms).
[14:57:05.536] <TB2>     INFO: 2663500 events read in total (100618ms).
[14:57:23.269] <TB2>     INFO: 3120000 events read in total (118351ms).
[14:57:23.303] <TB2>     INFO: Test took 119445ms.
[14:57:23.370] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:23.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:57:24.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:57:26.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:57:27.669] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:57:29.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:57:30.505] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:57:31.906] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:57:33.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:57:34.663] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:57:36.110] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:57:37.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:57:38.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:57:40.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:57:41.667] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:57:43.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:57:44.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:57:45.790] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401723392
[14:57:45.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:57:45.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1269, RMS = 1.02775
[14:57:45.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:57:45.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:57:45.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7249, RMS = 1.17549
[14:57:45.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:57:45.823] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:57:45.823] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0984, RMS = 1.08317
[14:57:45.823] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:57:45.823] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:57:45.823] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5027, RMS = 1.03192
[14:57:45.823] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:57:45.824] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:57:45.824] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6865, RMS = 1.36661
[14:57:45.824] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:57:45.824] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:57:45.824] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7217, RMS = 1.5307
[14:57:45.824] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:57:45.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:57:45.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.5581, RMS = 1.97835
[14:57:45.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:57:45.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:57:45.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.2053, RMS = 2.00214
[14:57:45.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:57:45.827] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:57:45.827] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0071, RMS = 1.11787
[14:57:45.827] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:57:45.827] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:57:45.827] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4214, RMS = 1.3199
[14:57:45.827] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:57:45.828] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:57:45.828] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4475, RMS = 0.900605
[14:57:45.828] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:57:45.828] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:57:45.828] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0094, RMS = 0.995874
[14:57:45.828] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:57:45.829] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:57:45.829] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9095, RMS = 1.00115
[14:57:45.829] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:57:45.829] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:57:45.829] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8758, RMS = 1.23797
[14:57:45.829] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:57:45.830] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:57:45.831] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5079, RMS = 0.868568
[14:57:45.831] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:57:45.831] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:57:45.831] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7851, RMS = 0.932401
[14:57:45.831] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:57:45.832] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:57:45.832] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0481, RMS = 1.60381
[14:57:45.832] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:57:45.832] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:57:45.832] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0948, RMS = 1.22525
[14:57:45.832] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:57:45.833] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:57:45.833] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.578, RMS = 1.2668
[14:57:45.833] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:57:45.833] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:57:45.833] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4551, RMS = 1.15477
[14:57:45.833] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:57:45.834] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:57:45.834] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1871, RMS = 1.31185
[14:57:45.834] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:57:45.834] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:57:45.834] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1768, RMS = 1.92312
[14:57:45.834] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:57:45.835] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:57:45.835] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6073, RMS = 1.20969
[14:57:45.835] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:57:45.835] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:57:45.835] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9568, RMS = 1.15165
[14:57:45.835] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:57:45.836] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:57:45.837] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9106, RMS = 1.23625
[14:57:45.837] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:57:45.837] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:57:45.837] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.9148, RMS = 1.79676
[14:57:45.837] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:57:45.838] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:57:45.838] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.572, RMS = 1.43
[14:57:45.838] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:57:45.838] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:57:45.838] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5862, RMS = 1.84117
[14:57:45.838] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:57:45.839] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:57:45.839] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.2318, RMS = 1.64194
[14:57:45.839] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:57:45.839] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:57:45.839] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6374, RMS = 1.35738
[14:57:45.839] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:57:45.840] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:57:45.840] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7678, RMS = 0.89444
[14:57:45.840] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:57:45.840] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:57:45.840] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3835, RMS = 1.33254
[14:57:45.840] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:57:45.843] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[14:57:45.843] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
[14:57:45.843] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:57:45.942] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:57:45.942] <TB2>     INFO: enter test to run
[14:57:45.942] <TB2>     INFO:   test:  no parameter change
[14:57:45.942] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 384.3mA
[14:57:45.943] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 469.5mA
[14:57:45.943] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[14:57:45.943] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:57:46.408] <TB2>    QUIET: Connection to board 141 closed.
[14:57:46.409] <TB2>     INFO: pXar: this is the end, my friend
[14:57:46.409] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
