{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700172425297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700172425297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 03:37:05 2023 " "Processing started: Fri Nov 17 03:37:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700172425297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172425297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off superscalar -c superscalar " "Command: quartus_map --read_settings_files=on --write_settings_files=off superscalar -c superscalar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172425297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700172425454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700172425454 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "# store_buffer.vhdl(54) " "VHDL syntax error at store_buffer.vhdl(54) near text #" {  } { { "store_buffer.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/store_buffer.vhdl" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433201 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"#\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" store_buffer.vhdl(54) " "VHDL syntax error at store_buffer.vhdl(54) near text \"#\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "store_buffer.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/store_buffer.vhdl" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433201 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "# store_buffer.vhdl(62) " "VHDL syntax error at store_buffer.vhdl(62) near text #" {  } { { "store_buffer.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/store_buffer.vhdl" 62 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store_buffer.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file store_buffer.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433202 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  store_queue.vhdl(87) " "VHDL syntax error at store_queue.vhdl(87) near text \")\"; mismatched closing parenthesis " {  } { { "store_queue.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/store_queue.vhdl" 87 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433202 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" store_queue.vhdl(91) " "VHDL syntax error at store_queue.vhdl(91) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "store_queue.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/store_queue.vhdl" 91 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433202 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" store_queue.vhdl(98) " "VHDL syntax error at store_queue.vhdl(98) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "store_queue.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/store_queue.vhdl" 98 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store_queue.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file store_queue.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433203 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  rob_alt.vhdl(88) " "VHDL syntax error at rob_alt.vhdl(88) near text \")\"; mismatched closing parenthesis " {  } { { "rob_alt.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob_alt.vhdl" 88 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob_alt.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file rob_alt.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433203 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "store_buffer work load_queue.vhdl(7) " "VHDL Primary Unit Declaration error at load_queue.vhdl(7): primary unit \"store_buffer\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "load_queue.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/load_queue.vhdl" 7 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1700172433204 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "store_buffer store_buffer.vhdl(7) " "HDL error at store_buffer.vhdl(7): see declaration for object \"store_buffer\"" {  } { { "store_buffer.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/store_buffer.vhdl" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700172433204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_queue.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file load_queue.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433204 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "rob work rob.vhdl(7) " "VHDL Primary Unit Declaration error at rob.vhdl(7): primary unit \"rob\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 7 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1700172433204 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "rob rob_alt.vhdl(7) " "HDL error at rob_alt.vhdl(7): see declaration for object \"rob\"" {  } { { "rob_alt.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob_alt.vhdl" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700172433204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file rob.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433205 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" superscalar.vhdl(8) " "VHDL syntax error at superscalar.vhdl(8) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "superscalar.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/superscalar.vhdl" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433205 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" superscalar.vhdl(18) " "VHDL syntax error at superscalar.vhdl(18) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "superscalar.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/superscalar.vhdl" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "superscalar.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file superscalar.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433205 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" register_file.vhdl(9) " "VHDL syntax error at register_file.vhdl(9) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433205 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"queue_used1\";  expecting \"end\", or \"begin\", or a declaration statement register_file.vhdl(35) " "VHDL syntax error at register_file.vhdl(35) near text \"queue_used1\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433205 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "register_file register_file.vhdl(5) " "Ignored construct register_file at register_file.vhdl(5) due to previous errors" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1700172433205 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" register_file.vhdl(53) " "VHDL syntax error at register_file.vhdl(53) near text \";\";  expecting \")\", or \",\"" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 53 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" register_file.vhdl(60) " "VHDL syntax error at register_file.vhdl(60) near text \";\";  expecting \")\", or \",\"" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 60 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" register_file.vhdl(66) " "VHDL syntax error at register_file.vhdl(66) near text \";\";  expecting \")\", or \",\"" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 66 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" register_file.vhdl(76) " "VHDL syntax error at register_file.vhdl(76) near text \";\";  expecting \")\", or \",\"" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 76 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" register_file.vhdl(83) " "VHDL syntax error at register_file.vhdl(83) near text \";\";  expecting \")\", or \",\"" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 83 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" register_file.vhdl(89) " "VHDL syntax error at register_file.vhdl(89) near text \";\";  expecting \")\", or \",\"" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 89 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"validity_op1\";  expecting \";\" register_file.vhdl(142) " "VHDL syntax error at register_file.vhdl(142) near text \"validity_op1\";  expecting \";\"" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 142 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"validity_op2\";  expecting \";\" register_file.vhdl(152) " "VHDL syntax error at register_file.vhdl(152) near text \"validity_op2\";  expecting \";\"" {  } { { "register_file.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/register_file.vhdl" 152 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file register_file.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"then\" integer_RS.vhd(103) " "VHDL syntax error at integer_RS.vhd(103) near text \"if\";  expecting \"then\"" {  } { { "integer_RS.vhd" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/integer_RS.vhd" 103 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"loop\" integer_RS.vhd(171) " "VHDL syntax error at integer_RS.vhd(171) near text \"if\";  expecting \"loop\"" {  } { { "integer_RS.vhd" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/integer_RS.vhd" 171 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integer_RS.vhd 0 0 " "Found 0 design units, including 0 entities, in source file integer_RS.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433207 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 26 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 26 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700172433272 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 17 03:37:13 2023 " "Processing ended: Fri Nov 17 03:37:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700172433272 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700172433272 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700172433272 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700172433272 ""}
