Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Programing/ComputerOrganization/P4_tftc/mips_tb_isim_beh.exe -prj D:/Programing/ComputerOrganization/P4_tftc/mips_tb_beh.prj work.mips_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Programing/ComputerOrganization/P4_tftc/NPC.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P4_tftc/MUX.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P4_tftc/IFU.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P4_tftc/GRF.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P4_tftc/EXT.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P4_tftc/DM.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P4_tftc/Controller.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P4_tftc/ALU.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P4_tftc/mips.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P4_tftc/tftc_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/Programing/ComputerOrganization/P4_tftc/mips.v" Line 155: Port in5 is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Programing/ComputerOrganization/P4_tftc/mips.v" Line 156: Port in3 is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 159768 KB
Fuse CPU Usage: 218 ms
Compiling module IFU
Compiling module Controller
Compiling module GRF
Compiling module ALU
Compiling module EXT
Compiling module DM
Compiling module NPC
Compiling module MUX_8_32
Compiling module MUX_4_5
Compiling module MUX_2_32
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 13 Verilog Units
Built simulation executable D:/Programing/ComputerOrganization/P4_tftc/mips_tb_isim_beh.exe
Fuse Memory Usage: 170384 KB
Fuse CPU Usage: 296 ms
