Time resolution is 1 ps
Note: [DEBUG][FSM][WRITE] Data: 65 to Addr: 0
Time: 65 ns  Iteration: 1  Process: /top_level_full_system_tb/uut/u_input/u_bram_fsm/line__43  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [DEBUG][BRAM] Write: 65 @ addr: 0
Time: 75 ns  Iteration: 1  Process: /top_level_full_system_tb/uut/u_input/line__101  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/input_layer_top.vhd
Note: [DEBUG][FSM][READ] Data: 65 from Addr: 0
Time: 105 ns  Iteration: 1  Process: /top_level_full_system_tb/uut/u_input/u_bram_fsm/line__43  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [DEBUG][FSM][WRITE] Data: 65 to Addr: 0
Time: 65 ns  Iteration: 1  Process: /top_level_full_system_tb/uut/u_input/u_bram_fsm/line__43  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [DEBUG][BRAM] Write: 65 @ addr: 0
Time: 75 ns  Iteration: 1  Process: /top_level_full_system_tb/uut/u_input/line__101  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/input_layer_top.vhd
Note: [DEBUG][FSM][READ] Data: 65 from Addr: 0
Time: 105 ns  Iteration: 1  Process: /top_level_full_system_tb/uut/u_input/u_bram_fsm/line__43  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Error: Scenario 1 Failed: LEDs not set to 0x41
Time: 2050 ns  Iteration: 0  Process: /top_level_full_system_tb/stim_proc  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Note: [DEBUG][FSM][WRITE] Data: 66 to Addr: 1
Time: 2075 ns  Iteration: 1  Process: /top_level_full_system_tb/uut/u_input/u_bram_fsm/line__43  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [DEBUG][BRAM] Write: 66 @ addr: 1
Time: 2085 ns  Iteration: 1  Process: /top_level_full_system_tb/uut/u_input/line__101  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/input_layer_top.vhd
Note: [DEBUG][FSM][READ] Data: 66 from Addr: 1
Time: 2115 ns  Iteration: 1  Process: /top_level_full_system_tb/uut/u_input/u_bram_fsm/line__43  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Error: Scenario 2 Failed: Error LED not set
Time: 4060 ns  Iteration: 0  Process: /top_level_full_system_tb/stim_proc  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Note: TEST PASSED
Time: 4060 ns  Iteration: 0  Process: /top_level_full_system_tb/stim_proc  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
