
*** Running vivado
    with args -log base_dlmb_v10_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_dlmb_v10_2.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source base_dlmb_v10_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/cv2PYNQ_vivado'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:audio_codec_ctrl:1.0'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/audio_codec_ctrl_v1.0' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/audio_codec_ctrl_v1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:audio_direct:1.1'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/audio_direct_1.1' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/audio_direct_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:axi_dynclk:1.0'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/axi_dynclk_v1_0' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/axi_dynclk_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:boolean_generator:1.1'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/boolean_generator_1.1' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/boolean_generator_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:debouncer:1.1'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/debouncer_1.1' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/debouncer_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:dff_en_reset_vector:1.0'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/dff_en_reset_vector_1.0' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/dff_en_reset_vector_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:dvi2rgb:1.7'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/dvi2rgb_v1_7' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/dvi2rgb_v1_7
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:fsm_controller:1.0'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/fsm_controller_1.1' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/fsm_controller_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:fsm_io_switch:1.1'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/fsm_io_switch_1.1' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/fsm_io_switch_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:gclk_generator:1.0'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/gclk_generator_1.0' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/gclk_generator_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:interface_switch:1.0'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/interface_switch_1.1' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/interface_switch_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:io_switch:1.1'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/io_switch_1.1' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/io_switch_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mux_vector:1.0'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/mux_vector_1.0' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/mux_vector_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:pattern_controller:1.0'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/pattern_controller_1.1' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/pattern_controller_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.2'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/rgb2dvi_v1_2' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/rgb2dvi_v1_2
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:trace_generator_controller:1.0'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/trace_generator_controller_1.1' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/trace_generator_controller_1.1
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:tmds:1.0'. The one found in location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/if/tmds_v1_0/tmds.xml' will take precedence over the same Interface in location 'c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/if/tmds_v1_0/tmds.xml'
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1061.328 ; gain = 0.000
Command: synth_design -top base_dlmb_v10_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8060
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1061.328 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'base_dlmb_v10_2' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_2/synth/base_dlmb_v10_2.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_2/synth/base_dlmb_v10_2.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13847' bound to instance 'POR_FF_I' of component 'FDS' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:171]
INFO: [Synth 8-6157] synthesizing module 'FDS' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13847]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (1#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13847]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (2#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'base_dlmb_v10_2' (3#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_2/synth/base_dlmb_v10_2.vhd:89]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1061.328 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1061.328 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1061.328 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1061.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_2/base_dlmb_v10_2_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_2/base_dlmb_v10_2_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_dlmb_v10_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_dlmb_v10_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1061.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1062.352 ; gain = 1.023
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1062.352 ; gain = 1.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1062.352 ; gain = 1.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_dlmb_v10_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1062.352 ; gain = 1.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 1062.352 ; gain = 1.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 1062.352 ; gain = 1.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:18 . Memory (MB): peak = 1101.039 ; gain = 39.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:18 . Memory (MB): peak = 1101.039 ; gain = 39.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 1120.160 ; gain = 58.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:39 . Memory (MB): peak = 1125.895 ; gain = 64.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:39 . Memory (MB): peak = 1125.895 ; gain = 64.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:39 . Memory (MB): peak = 1125.895 ; gain = 64.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:39 . Memory (MB): peak = 1125.895 ; gain = 64.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:39 . Memory (MB): peak = 1125.895 ; gain = 64.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:39 . Memory (MB): peak = 1125.895 ; gain = 64.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDS  |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:39 . Memory (MB): peak = 1125.895 ; gain = 64.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:31 . Memory (MB): peak = 1125.895 ; gain = 63.543
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:40 . Memory (MB): peak = 1125.895 ; gain = 64.566
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1125.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1144.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:02:13 . Memory (MB): peak = 1144.613 ; gain = 83.285
INFO: [Common 17-1381] The checkpoint 'C:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_dlmb_v10_2_synth_1/base_dlmb_v10_2.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_dlmb_v10_2, cache-ID = ad206666b9f21fa0
INFO: [Common 17-1381] The checkpoint 'C:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_dlmb_v10_2_synth_1/base_dlmb_v10_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_dlmb_v10_2_utilization_synth.rpt -pb base_dlmb_v10_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 22 21:05:54 2022...
