
*** Running vivado
    with args -log tb_system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_system.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon May 26 22:44:49 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source tb_system.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 619.352 ; gain = 191.316
Command: read_checkpoint -auto_incremental -incremental C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/utils_1/imports/synth_1/tb_system.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/utils_1/imports/synth_1/tb_system.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top tb_system -part xc7s100fgga676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5208
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.469 ; gain = 466.473
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_system' [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:3]
INFO: [Synth 8-251] Starting testbench... [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:69]
WARNING: [Synth 8-11581] system function call 'time' not supported [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:71]
WARNING: [Synth 8-6896] wait statement is inside initial block, initial block items will be ignored [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:73]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:10]
INFO: [Synth 8-6157] synthesizing module 'rgb_to_gray' [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/grayscale_converter.v:3]
	Parameter MEM_FILE bound to: input_image.mem - type: string 
	Parameter TOTAL_BYTES bound to: 10800 - type: integer 
INFO: [Synth 8-251] Loading RGB image from 'input_image.mem' [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/grayscale_converter.v:22]
INFO: [Synth 8-3876] $readmem data file 'input_image.mem' is read successfully [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/grayscale_converter.v:23]
INFO: [Synth 8-251] mem[0]=xx, mem[1]=xx, mem[2]=xx [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/grayscale_converter.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/grayscale_converter.v:39]
INFO: [Synth 8-6155] done synthesizing module 'rgb_to_gray' (0#1) [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/grayscale_converter.v:3]
INFO: [Synth 8-6157] synthesizing module 'median_filter' [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/median_filter.v:3]
	Parameter W bound to: 60 - type: integer 
	Parameter H bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'median_filter' (0#1) [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/median_filter.v:3]
WARNING: [Synth 8-11581] system function call 'time' not supported [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:108]
WARNING: [Synth 8-11581] system function call 'time' not supported [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:113]
WARNING: [Synth 8-11581] system function call 'time' not supported [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:123]
WARNING: [Synth 8-11581] system function call 'time' not supported [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:124]
WARNING: [Synth 8-11581] system function call 'time' not supported [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:128]
WARNING: [Synth 8-11581] system function call 'time' not supported [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:131]
INFO: [Synth 8-6155] done synthesizing module 'tb_system' (0#1) [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:3]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/grayscale_converter.v:36]
WARNING: [Synth 8-6014] Unused sequential element window_reg[0] was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/median_filter.v:29]
WARNING: [Synth 8-6014] Unused sequential element window_reg[1] was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/median_filter.v:29]
WARNING: [Synth 8-6014] Unused sequential element window_reg[2] was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/median_filter.v:29]
WARNING: [Synth 8-6014] Unused sequential element window_reg[3] was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/median_filter.v:29]
WARNING: [Synth 8-6014] Unused sequential element window_reg[4] was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/median_filter.v:29]
WARNING: [Synth 8-6014] Unused sequential element window_reg[5] was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/median_filter.v:29]
WARNING: [Synth 8-6014] Unused sequential element window_reg[6] was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/median_filter.v:29]
WARNING: [Synth 8-6014] Unused sequential element window_reg[7] was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/median_filter.v:29]
WARNING: [Synth 8-6014] Unused sequential element window_reg[8] was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/median_filter.v:29]
WARNING: [Synth 8-6014] Unused sequential element lb2_col_reg was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/median_filter.v:50]
WARNING: [Synth 8-6014] Unused sequential element lb2_col_1_reg was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/median_filter.v:51]
WARNING: [Synth 8-6014] Unused sequential element lb2_col_2_reg was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/median_filter.v:52]
WARNING: [Synth 8-6014] Unused sequential element lb1_col_reg was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/median_filter.v:53]
WARNING: [Synth 8-6014] Unused sequential element lb1_col_1_reg was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/median_filter.v:54]
WARNING: [Synth 8-6014] Unused sequential element lb1_col_2_reg was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/median_filter.v:55]
WARNING: [Synth 8-6014] Unused sequential element gray_first_output_cycle_reg was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:108]
WARNING: [Synth 8-6014] Unused sequential element first_gray_output_seen_reg was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:107]
WARNING: [Synth 8-6014] Unused sequential element gray_pixel_count_reg was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:112]
WARNING: [Synth 8-6014] Unused sequential element gray_last_output_cycle_reg was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:113]
WARNING: [Synth 8-6014] Unused sequential element output_mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element first_output_cycle_reg was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:123]
WARNING: [Synth 8-6014] Unused sequential element filt_first_output_cycle_reg was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:124]
WARNING: [Synth 8-6014] Unused sequential element first_output_seen_reg was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:122]
WARNING: [Synth 8-6014] Unused sequential element filt_last_output_cycle_reg was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:128]
WARNING: [Synth 8-6014] Unused sequential element last_output_cycle_reg was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:131]
WARNING: [Synth 8-6014] Unused sequential element output_index_reg was removed.  [C:/Users/zolil/Verilog_modules2/Verilog_modules2.srcs/sources_1/new/tb.v:119]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1242.258 ; gain = 610.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1242.258 ; gain = 610.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s100fgga676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1242.258 ; gain = 610.262
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s100fgga676-2
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rgb_to_gray'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'rgb_to_gray'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1242.258 ; gain = 610.262
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 125   
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 64    
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (gray_inst/FSM_onehot_state_reg[2]) is unused and will be removed from module tb_system.
WARNING: [Synth 8-3332] Sequential element (gray_inst/FSM_onehot_state_reg[1]) is unused and will be removed from module tb_system.
WARNING: [Synth 8-3332] Sequential element (gray_inst/FSM_onehot_state_reg[0]) is unused and will be removed from module tb_system.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1465.207 ; gain = 833.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rgb_to_gray | mem        | 16384x8       | LUT            | 
|rgb_to_gray | p_0_out    | 16384x8       | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1465.207 ; gain = 833.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1465.207 ; gain = 833.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1587.090 ; gain = 955.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1587.090 ; gain = 955.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1587.090 ; gain = 955.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1587.090 ; gain = 955.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1587.090 ; gain = 955.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1587.090 ; gain = 955.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1587.090 ; gain = 955.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1587.090 ; gain = 955.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1587.090 ; gain = 955.094
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1588.125 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1708.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 180b8fae
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1708.594 ; gain = 1083.812
INFO: [Common 17-1381] The checkpoint 'C:/Users/zolil/Verilog_modules2/Verilog_modules2.runs/synth_1/tb_system.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file tb_system_utilization_synth.rpt -pb tb_system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 26 22:45:44 2025...
