{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "design_1_my_mod_wrap_0_1",
    "cell_name": "my_mod_wrap_0",
    "component_reference": "xilinx.com:module_ref:my_mod_wrap:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../PeakRDL_trial.gen/sources_1/bd/design_1/ip/design_1_my_mod_wrap_0_1",
    "parameters": {
      "component_parameters": {
        "MY_MOD_ADDR_SPACE_SIZE_BYTE": [ { "value": "0x00000040", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "AXI4_LITE_ADDR_BIT_WIDTH": [ { "value": "6", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "AXI4_LITE_DATA_BIT_WIDTH": [ { "value": "32", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "design_1_my_mod_wrap_0_1", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "MY_MOD_ADDR_SPACE_SIZE_BYTE": [ { "value": "0x00000040", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "AXI4_LITE_ADDR_BIT_WIDTH": [ { "value": "6", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "AXI4_LITE_DATA_BIT_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "digilentinc.com:zybo-z7-20:part0:1.1" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z020" } ],
        "PACKAGE": [ { "value": "clg400" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "VERILOG" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../PeakRDL_trial.gen/sources_1/bd/design_1/ip/design_1_my_mod_wrap_0_1" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2023.2" } ],
        "SYNTHESISFLOW": [ { "value": "OOC_HIERARCHICAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "i_clk": [ { "direction": "in" } ],
        "i_sync_rst": [ { "direction": "in" } ],
        "s_axi4_lite_awaddr": [ { "direction": "in", "size_left": "5", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_lite_awprot": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_lite_awvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi4_lite_awready": [ { "direction": "out" } ],
        "s_axi4_lite_wdata": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_lite_wstrb": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "1" } ],
        "s_axi4_lite_wvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi4_lite_wready": [ { "direction": "out" } ],
        "s_axi4_lite_bresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi4_lite_bvalid": [ { "direction": "out" } ],
        "s_axi4_lite_bready": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi4_lite_araddr": [ { "direction": "in", "size_left": "5", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_lite_arprot": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_lite_arvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi4_lite_arready": [ { "direction": "out" } ],
        "s_axi4_lite_rdata": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "s_axi4_lite_rresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi4_lite_rvalid": [ { "direction": "out" } ],
        "s_axi4_lite_rready": [ { "direction": "in", "driver_value": "0" } ]
      },
      "interfaces": {
        "i_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_RESET": [ { "value": "i_sync_rst", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "ASSOCIATED_BUSIF": [ { "value": "s_axi4_lite", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "125000000", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_processing_system7_0_0_FCLK_CLK0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "i_clk" } ]
          }
        },
        "i_sync_rst": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "i_sync_rst" } ]
          }
        },
        "s_axi4_lite": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "slave",
          "memory_map_ref": "s_axi4_lite",
          "parameters": {
            "DATA_WIDTH": [ { "value": "32", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PROTOCOL": [ { "value": "AXI4LITE", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "125000000", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ADDR_WIDTH": [ { "value": "6", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BURST": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_PROT": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_QOS": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_REGION": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "0", "value_src": "auto", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_OUTSTANDING": [ { "value": "1", "value_src": "auto", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "1", "value_src": "auto", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "1", "value_src": "auto", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_processing_system7_0_0_FCLK_CLK0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "4", "value_src": "constant_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "4", "value_src": "constant_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "AWADDR": [ { "physical_name": "s_axi4_lite_awaddr" } ],
            "AWPROT": [ { "physical_name": "s_axi4_lite_awprot" } ],
            "AWVALID": [ { "physical_name": "s_axi4_lite_awvalid" } ],
            "AWREADY": [ { "physical_name": "s_axi4_lite_awready" } ],
            "WDATA": [ { "physical_name": "s_axi4_lite_wdata" } ],
            "WSTRB": [ { "physical_name": "s_axi4_lite_wstrb" } ],
            "WVALID": [ { "physical_name": "s_axi4_lite_wvalid" } ],
            "WREADY": [ { "physical_name": "s_axi4_lite_wready" } ],
            "BRESP": [ { "physical_name": "s_axi4_lite_bresp" } ],
            "BVALID": [ { "physical_name": "s_axi4_lite_bvalid" } ],
            "BREADY": [ { "physical_name": "s_axi4_lite_bready" } ],
            "ARADDR": [ { "physical_name": "s_axi4_lite_araddr" } ],
            "ARPROT": [ { "physical_name": "s_axi4_lite_arprot" } ],
            "ARVALID": [ { "physical_name": "s_axi4_lite_arvalid" } ],
            "ARREADY": [ { "physical_name": "s_axi4_lite_arready" } ],
            "RDATA": [ { "physical_name": "s_axi4_lite_rdata" } ],
            "RRESP": [ { "physical_name": "s_axi4_lite_rresp" } ],
            "RVALID": [ { "physical_name": "s_axi4_lite_rvalid" } ],
            "RREADY": [ { "physical_name": "s_axi4_lite_rready" } ]
          }
        }
      },
      "memory_maps": {
        "s_axi4_lite": {
          "display_name": "s_axi4_lite",
          "address_blocks": {
            "reg0": {
              "base_address": "0x0",
              "range": "4096",
              "display_name": "reg0",
              "usage": "register"
            }
          }
        }
      }
    }
  }
}