{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604274046672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604274046692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 01 18:40:46 2020 " "Processing started: Sun Nov 01 18:40:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604274046692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604274046692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dual_D_Flip_Flop -c Dual_D_Flip_Flop " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dual_D_Flip_Flop -c Dual_D_Flip_Flop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604274046692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604274048018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604274048018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_d_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dual_d_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dual_D_Flip_Flop-behavior " "Found design unit 1: Dual_D_Flip_Flop-behavior" {  } { { "Dual_D_Flip_Flop.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 8/Part 2/Experiment 2/Dual_D_Flip_Flop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604274076521 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dual_D_Flip_Flop " "Found entity 1: Dual_D_Flip_Flop" {  } { { "Dual_D_Flip_Flop.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 8/Part 2/Experiment 2/Dual_D_Flip_Flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604274076521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604274076521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-behavior " "Found design unit 1: Clock_Divider-behavior" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 8/Part 2/Experiment 2/Clock_Divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604274076526 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 8/Part 2/Experiment 2/Clock_Divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604274076526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604274076526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_Flip_Flop-behavior " "Found design unit 1: D_Flip_Flop-behavior" {  } { { "D_Flip_Flop.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 8/Part 2/Experiment 2/D_Flip_Flop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604274076532 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_Flip_Flop " "Found entity 1: D_Flip_Flop" {  } { { "D_Flip_Flop.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 8/Part 2/Experiment 2/D_Flip_Flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604274076532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604274076532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slow_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slow_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Slow_Flip_Flop-behavior " "Found design unit 1: Slow_Flip_Flop-behavior" {  } { { "Slow_Flip_Flop.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 8/Part 2/Experiment 2/Slow_Flip_Flop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604274076539 ""} { "Info" "ISGN_ENTITY_NAME" "1 Slow_Flip_Flop " "Found entity 1: Slow_Flip_Flop" {  } { { "Slow_Flip_Flop.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 8/Part 2/Experiment 2/Slow_Flip_Flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604274076539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604274076539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Dual_D_Flip_Flop " "Elaborating entity \"Dual_D_Flip_Flop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604274076663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Slow_Flip_Flop Slow_Flip_Flop:Z_dff " "Elaborating entity \"Slow_Flip_Flop\" for hierarchy \"Slow_Flip_Flop:Z_dff\"" {  } { { "Dual_D_Flip_Flop.vhd" "Z_dff" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 8/Part 2/Experiment 2/Dual_D_Flip_Flop.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604274076785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Slow_Flip_Flop:Z_dff\|Clock_Divider:cdiv " "Elaborating entity \"Clock_Divider\" for hierarchy \"Slow_Flip_Flop:Z_dff\|Clock_Divider:cdiv\"" {  } { { "slow_flip_flop.vhd" "cdiv" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 8/Part 2/Experiment 2/slow_flip_flop.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604274076788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Flip_Flop Slow_Flip_Flop:Z_dff\|D_Flip_Flop:dff " "Elaborating entity \"D_Flip_Flop\" for hierarchy \"Slow_Flip_Flop:Z_dff\|D_Flip_Flop:dff\"" {  } { { "slow_flip_flop.vhd" "dff" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 8/Part 2/Experiment 2/slow_flip_flop.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604274076792 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1604274077914 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Y2 " "Inserted always-enabled tri-state buffer between \"Y2\" and its non-tri-state driver." {  } { { "Dual_D_Flip_Flop.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 8/Part 2/Experiment 2/Dual_D_Flip_Flop.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1604274078163 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Y1 " "Inserted always-enabled tri-state buffer between \"Y1\" and its non-tri-state driver." {  } { { "Dual_D_Flip_Flop.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 8/Part 2/Experiment 2/Dual_D_Flip_Flop.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1604274078163 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1604274078163 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Y2 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Y2\" is moved to its source" {  } { { "Dual_D_Flip_Flop.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 8/Part 2/Experiment 2/Dual_D_Flip_Flop.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1604274078164 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Y1 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Y1\" is moved to its source" {  } { { "Dual_D_Flip_Flop.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 8/Part 2/Experiment 2/Dual_D_Flip_Flop.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1604274078164 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1604274078164 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Y2~synth " "Node \"Y2~synth\"" {  } { { "Dual_D_Flip_Flop.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 8/Part 2/Experiment 2/Dual_D_Flip_Flop.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604274078258 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Y1~synth " "Node \"Y1~synth\"" {  } { { "Dual_D_Flip_Flop.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Lab 8/Part 2/Experiment 2/Dual_D_Flip_Flop.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604274078258 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1604274078258 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604274078493 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604274080112 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604274080112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604274080364 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604274080364 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1604274080364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604274080364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604274080364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604274080527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 01 18:41:20 2020 " "Processing ended: Sun Nov 01 18:41:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604274080527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604274080527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604274080527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604274080527 ""}
