=== VPSLLD tests ===
  SRC     : 01 00 00 00 02 00 00 00 04 00 00 00 08 00 00 00 
  imm     : 1
  Expected: 02 00 00 00 04 00 00 00 08 00 00 00 10 00 00 00 
  Actual  : 02 00 00 00 04 00 00 00 08 00 00 00 10 00 00 00 
  [PASS] VPSLLD xmm, xmm, 1 (imm)

  SRC     : 01 00 00 00 02 00 00 00 04 00 00 00 08 00 00 00 
  COUNT   : 02 00 00 00 02 00 00 00 02 00 00 00 02 00 00 00 
  Expected: 04 00 00 00 08 00 00 00 10 00 00 00 20 00 00 00 
  Actual  : 04 00 00 00 08 00 00 00 10 00 00 00 20 00 00 00 
  [PASS] VPSLLD xmm, xmm, xmm (count=2)

  SRC     : 01 00 00 00 02 00 00 00 04 00 00 00 08 00 00 00 
  mem_shift: 1
  Expected: 02 00 00 00 04 00 00 00 08 00 00 00 10 00 00 00 
  Actual  : 02 00 00 00 04 00 00 00 08 00 00 00 10 00 00 00 
  [PASS] VPSLLD xmm, xmm, m128 (shift=1)

  SRC     : 01 00 00 00 02 00 00 00 04 00 00 00 08 00 00 00 10 00 00 00 20 00 00 00 40 00 00 00 80 00 00 00 
  mem_shift: 2
  Expected: 04 00 00 00 08 00 00 00 10 00 00 00 20 00 00 00 40 00 00 00 80 00 00 00 00 01 00 00 00 02 00 00 
  Actual  : 04 00 00 00 08 00 00 00 10 00 00 00 20 00 00 00 40 00 00 00 80 00 00 00 00 01 00 00 00 02 00 00 
  [PASS] VPSLLD ymm, ymm, m128 (shift=2)

  SRC     : 01 00 00 00 02 00 00 00 04 00 00 00 08 00 00 00 10 00 00 00 20 00 00 00 40 00 00 00 80 00 00 00 
  imm     : 3
  Expected: 08 00 00 00 10 00 00 00 20 00 00 00 40 00 00 00 80 00 00 00 00 01 00 00 00 02 00 00 00 04 00 00 
  Actual  : 08 00 00 00 10 00 00 00 20 00 00 00 40 00 00 00 80 00 00 00 00 01 00 00 00 02 00 00 00 04 00 00 
  [PASS] VPSLLD ymm, ymm, 3 (imm)

  SRC     : 01 00 00 00 02 00 00 00 04 00 00 00 08 00 00 00 10 00 00 00 20 00 00 00 40 00 00 00 80 00 00 00 
  COUNT   : 04 00 00 00 04 00 00 00 04 00 00 00 04 00 00 00 
  Expected: 10 00 00 00 20 00 00 00 40 00 00 00 80 00 00 00 00 01 00 00 00 02 00 00 00 04 00 00 00 08 00 00 
  Actual  : 10 00 00 00 20 00 00 00 40 00 00 00 80 00 00 00 00 01 00 00 00 02 00 00 00 04 00 00 00 08 00 00 
  [PASS] VPSLLD ymm, ymm, xmm (count=4)

  SRC     : ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff 
  imm     : 31
  Expected: 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 
  Actual  : 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 
  [PASS] VPSLLD xmm, xmm, 31 (imm)

  SRC     : ff ff ff 7f ff ff ff 7f ff ff ff 7f ff ff ff 7f 
  COUNT   : 1f 00 00 00 1f 00 00 00 1f 00 00 00 1f 00 00 00 
  Expected: 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 
  Actual  : 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 
  [PASS] VPSLLD xmm, xmm, xmm (count=31)

  SRC     : 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 
  mem_shift: 31
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLD xmm, xmm, m128 (shift=31)

  SRC     : 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 
  imm     : 32
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLD xmm, xmm, 32 (imm)

  SRC     : 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 
  imm     : 33
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLD xmm, xmm, 33 (imm)

  SRC     : ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff 
  imm     : 31
  Expected: 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 
  Actual  : 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 
  [PASS] VPSLLD ymm, ymm, 31 (imm)

  SRC     : ff ff ff 7f ff ff ff 7f ff ff ff 7f ff ff ff 7f ff ff ff 7f ff ff ff 7f ff ff ff 7f ff ff ff 7f 
  COUNT   : 1f 00 00 00 1f 00 00 00 1f 00 00 00 1f 00 00 00 
  Expected: 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 
  Actual  : 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 
  [PASS] VPSLLD ymm, ymm, xmm (count=31)

  SRC     : 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 00 00 00 80 
  mem_shift: 31
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLD ymm, ymm, m128 (shift=31)

  SRC     : 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 
  imm     : 32
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLD ymm, ymm, 32 (imm)

  SRC     : 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 
  imm     : 33
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLD ymm, ymm, 33 (imm)

  SRC     : 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 
  COUNT   : 20 00 00 00 20 00 00 00 20 00 00 00 20 00 00 00 
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLD xmm, xmm, 32 (reg)

  SRC     : 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 
  COUNT   : 21 00 00 00 21 00 00 00 21 00 00 00 21 00 00 00 
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLD xmm, xmm, 33 (reg)

  SRC     : 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 
  mem_shift: 32
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLD xmm, xmm, 32 (mem)

  SRC     : 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 
  mem_shift: 33
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLD xmm, xmm, 33 (mem)

  SRC     : 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 
  COUNT   : 20 00 00 00 20 00 00 00 20 00 00 00 20 00 00 00 
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLD ymm, ymm, 32 (reg)

  SRC     : 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 
  COUNT   : 21 00 00 00 21 00 00 00 21 00 00 00 21 00 00 00 
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLD ymm, ymm, 33 (reg)

  SRC     : 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 
  mem_shift: 32
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLD ymm, ymm, 32 (mem)

  SRC     : 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 
  mem_shift: 33
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLD ymm, ymm, 33 (mem)

=== VPSLLD tests PASSED ===
