Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../work/sw/tests/test_mm_is.c
cp ./build/bin/test_mm_is ../work/sw/tests/test_mm_is.c/verif
objcopy --srec-len 1 --output-target=srec ../work/sw/tests/test_mm_is.c/verif ../work/sw/tests/test_mm_is.c/verif.s19
scripts/parse_s19.pl ../work/sw/tests/test_mm_is.c/verif.s19 > ../work/sw/tests/test_mm_is.c/verif.txt
python3 scripts/s19tomem.py ../work/sw/tests/test_mm_is.c/verif.txt ../work/sw/tests/test_mm_is.c/stim_instr.txt ../work/sw/tests/test_mm_is.c/stim_data.txt
cd ../work/sw/tests/test_mm_is.c													&& \
cp -sf ../../../../modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../../work work         			
riscv32-unknown-elf-objdump -d -S ../work/sw/tests/test_mm_is.c/verif > ../work/sw/tests/test_mm_is.c/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../work/sw/tests/test_mm_is.c/verif > ../work/sw/tests/test_mm_is.c/verif.objdump
python3 scripts/objdump2itb.py ../work/sw/tests/test_mm_is.c/verif.objdump > ../work/sw/tests/test_mm_is.c/verif.itb
cd /scratch/visachi/magia_sdk/profiling/MAGIA 												&& \
make run test=test_mm_is gui=0 mesh_dv=1
make[1]: Entering directory `/scratch/visachi/magia_sdk/profiling/MAGIA'
riscv32-unknown-elf-gcc -march=rv32imafc -mabi=ilp32f -D__riscv__ -O2 -g -Wextra -Wall -Wno-unused-parameter -Wno-unused-variable -Wno-unused-function -Wundef -fdata-sections -ffunction-sections -MMD -MP -c sw/kernel/crt0.S -o /scratch/visachi/magia_sdk/profiling/MAGIA//work/crt0.o
cd /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c;                                                                \
questa-2023.4 vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a"                               \
+INST_HEX=stim_instr.txt                                                                    \
+DATA_HEX=stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC010000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log                                                                                             \
+itb_file=/scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
Reading pref.tcl

# 2023.4

# vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a" "+INST_HEX=stim_instr.txt" "+DATA_HEX=stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC010000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+itb_file=/scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb" 
# Start time: 17:47:14 on Sep 16,2025
# //  Questa Sim-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_fixture(fast)
# Loading work.magia(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.redmule_pkg(fast)
# Loading work.magia_tile(fast)
# Loading work.data2obi_req(fast)
# Loading work.obi2data_rsp(fast)
# Loading work.obi2hci_req(fast)
# Loading work.hci2obi_rsp(fast)
# Loading work.obi_to_axi(fast)
# Loading work.fifo_v3(fast)
# Loading work.fifo_v3(fast__1)
# Loading work.instr2cache_req(fast)
# Loading work.cache2instr_rsp(fast)
# Loading work.obi2hci_req(fast__1)
# Loading work.hci2obi_rsp(fast__1)
# Loading work.axi_to_obi(fast)
# Loading work.axi_demux_simple(fast)
# Loading work.counter(fast)
# Loading work.delta_counter(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast)
# Loading work.axi_to_detailed_mem_user(fast)
# Loading work.stream_mux(fast)
# Loading work.stream_fork(fast)
# Loading work.stream_fifo(fast)
# Loading work.fifo_v3(fast__2)
# Loading work.stream_fifo(fast__1)
# Loading work.fifo_v3(fast__3)
# Loading work.stream_to_mem(fast)
# Loading work.stream_fifo(fast__2)
# Loading work.fifo_v3(fast__4)
# Loading work.mem_to_banks_detailed(fast)
# Loading work.stream_fifo(fast__3)
# Loading work.fifo_v3(fast__5)
# Loading work.fifo_v3(fast__6)
# Loading work.stream_fifo(fast__4)
# Loading work.fifo_v3(fast__7)
# Loading work.stream_join(fast)
# Loading work.stream_join_dynamic(fast)
# Loading work.stream_fork_dynamic(fast)
# Loading work.stream_fork(fast__1)
# Loading work.axi_to_detailed_mem_user(fast__1)
# Loading work.stream_mux(fast__1)
# Loading work.stream_fifo(fast__5)
# Loading work.fifo_v3(fast__8)
# Loading work.stream_to_mem(fast__1)
# Loading work.stream_fifo(fast__6)
# Loading work.fifo_v3(fast__9)
# Loading work.mem_to_banks_detailed(fast__1)
# Loading work.stream_fifo(fast__7)
# Loading work.fifo_v3(fast__10)
# Loading work.obi_mux(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fifo_v3(fast__11)
# Loading work.tc_clk_gating(fast)
# Loading work.cv32e40x_if_xif(fast__1)
# Loading work.cv32e40x_if_xif(fast__2)
# Loading work.cv32e40x_if_xif(fast__3)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.redmule_top(fast)
# Loading work.hci_core_intf(fast__4)
# Loading work.hwpe_ctrl_intf_periph(fast__1)
# Loading work.redmule_inst_decoder(fast)
# Loading work.tc_clk_gating(fast__1)
# Loading work.hwpe_stream_intf_stream(fast__1)
# Loading work.hwpe_stream_intf_stream(fast__2)
# Loading work.hwpe_stream_intf_stream(fast__3)
# Loading work.redmule_streamer(fast)
# Loading work.hci_core_assign_sv_unit(fast)
# Loading work.hci_core_assign(fast)
# Loading work.hci_core_mux_dynamic_sv_unit(fast)
# Loading work.hci_core_mux_dynamic(fast)
# Loading work.hci_core_sink_sv_unit(fast)
# Loading work.hci_core_sink(fast)
# Loading work.hwpe_stream_intf_stream(fast__4)
# Loading work.hwpe_stream_intf_stream(fast__5)
# Loading work.hci_core_intf(fast__7)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_fifo(fast)
# Loading work.hci_core_assign(fast__1)
# Loading work.hci_core_intf(fast__2)
# Loading work.hci_core_intf(fast__8)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.redmule_castout(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.fpnew_classifier(fast__1)
# Loading work.fpnew_classifier(fast__2)
# Loading work.lzc(fast__1)
# Loading work.fpnew_rounding(fast)
# Loading work.hci_core_fifo_sv_unit(fast)
# Loading work.hci_core_fifo(fast)
# Loading work.hwpe_stream_intf_stream(fast__6)
# Loading work.hwpe_stream_intf_stream(fast__7)
# Loading work.hwpe_stream_intf_stream(fast__8)
# Loading work.hwpe_stream_intf_stream(fast__9)
# Loading work.hwpe_stream_fifo(fast__1)
# Loading work.hwpe_stream_fifo(fast__2)
# Loading work.hci_core_assign(fast__2)
# Loading work.hci_core_mux_dynamic(fast__1)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castin(fast)
# Loading work.hci_core_source_sv_unit(fast)
# Loading work.hci_core_source(fast)
# Loading work.hwpe_stream_intf_stream(fast__10)
# Loading work.hwpe_stream_intf_stream(fast__11)
# Loading work.hwpe_stream_addressgen_v3(fast__1)
# Loading work.hwpe_stream_fifo(fast__3)
# Loading work.hwpe_stream_intf_stream(fast__12)
# Loading work.hwpe_stream_intf_stream(fast__13)
# Loading work.hwpe_stream_fifo(fast__4)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.hwpe_stream_assign(fast)
# Loading work.hwpe_stream_fifo(fast__5)
# Loading work.hwpe_stream_fifo(fast__6)
# Loading work.redmule_x_buffer(fast)
# Loading work.redmule_w_buffer(fast)
# Loading work.redmule_z_buffer(fast)
# Loading work.redmule_engine(fast)
# Loading work.redmule_row(fast)
# Loading work.redmule_ce(fast)
# Loading work.cluster_clock_gating(fast)
# Loading work.tc_clk_gating(fast__2)
# Loading work.redmule_noncomp(fast)
# Loading work.fpnew_classifier(fast__3)
# Loading work.redmule_fma(fast)
# Loading work.fpnew_classifier(fast__4)
# Loading work.lzc(fast__2)
# Loading work.fpnew_rounding(fast__1)
# Loading work.redmule_noncomp(fast__1)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.redmule_ctrl(fast)
# Loading work.hwpe_ctrl_slave(fast)
# Loading work.hwpe_ctrl_regfile(fast)
# Loading work.hwpe_ctrl_regfile_latch_test_wrap(fast)
# Loading work.hwpe_ctrl_regfile_ff(fast)
# Loading work.redmule_tiler(fast)
# Loading work.hwpe_ctrl_seq_mult(fast)
# Loading work.hwpe_ctrl_seq_mult(fast__1)
# Loading work.redmule_scheduler(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_core_log(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.cv32e40x_rvfi_instr_obi(fast)
# Loading work.cv32e40x_rvfi_data_obi(fast)
# Loading work.cv32e40x_rvfi_sim_trace(fast)
# Loading work.cv32e40x_core(fast)
# Loading work.cv32e40x_if_c_obi(fast__1)
# Loading work.cv32e40x_if_c_obi(fast__2)
# Loading work.cv32e40x_sleep_unit(fast)
# Loading work.cv32e40x_clock_gate(fast)
# Loading work.cv32e40x_if_stage(fast)
# Loading work.cv32e40x_prefetch_unit(fast)
# Loading work.cv32e40x_prefetcher(fast)
# Loading work.cv32e40x_alignment_buffer(fast)
# Loading work.cv32e40x_mpu(fast)
# Loading work.cv32e40x_pma(fast)
# Loading work.cv32e40x_instr_obi_interface(fast)
# Loading work.cv32e40x_compressed_decoder(fast)
# Loading work.cv32e40x_sequencer(fast)
# Loading work.cv32e40x_id_stage(fast)
# Loading work.cv32e40x_pc_target(fast)
# Loading work.cv32e40x_decoder(fast)
# Loading work.cv32e40x_i_decoder(fast)
# Loading work.cv32e40x_a_decoder(fast)
# Loading work.cv32e40x_b_decoder(fast)
# Loading work.cv32e40x_m_decoder(fast)
# Loading work.cv32e40x_ex_stage(fast)
# Loading work.cv32e40x_alu(fast)
# Loading work.cv32e40x_ff_one(fast)
# Loading work.cv32e40x_alu_b_cpop(fast)
# Loading work.cv32e40x_div(fast)
# Loading work.cv32e40x_mult(fast)
# Loading work.cv32e40x_load_store_unit(fast)
# Loading work.cv32e40x_wpt(fast)
# Loading work.cv32e40x_mpu(fast__1)
# Loading work.cv32e40x_pma(fast__1)
# Loading work.cv32e40x_align_check(fast)
# Loading work.cv32e40x_lsu_response_filter(fast)
# Loading work.cv32e40x_write_buffer(fast)
# Loading work.cv32e40x_data_obi_interface(fast)
# Loading work.cv32e40x_wb_stage(fast)
# Loading work.cv32e40x_cs_registers(fast)
# Loading work.cv32e40x_csr(fast)
# Loading work.cv32e40x_csr(fast__1)
# Loading work.cv32e40x_csr(fast__2)
# Loading work.cv32e40x_csr(fast__3)
# Loading work.cv32e40x_csr(fast__4)
# Loading work.cv32e40x_csr(fast__5)
# Loading work.cv32e40x_csr(fast__6)
# Loading work.cv32e40x_csr(fast__7)
# Loading work.cv32e40x_debug_triggers(fast)
# Loading work.cv32e40x_csr(fast__8)
# Loading work.cv32e40x_controller(fast)
# Loading work.cv32e40x_controller_fsm(fast)
# Loading work.cv32e40x_controller_bypass(fast)
# Loading work.cv32e40x_int_controller(fast)
# Loading work.cv32e40x_register_file_wrapper(fast)
# Loading work.cv32e40x_register_file(fast)
# Loading work.obi_atop_resolver(fast)
# Loading work.lzc(fast__3)
# Loading work.spill_register(fast)
# Loading work.spill_register_flushable(fast)
# Loading work.fifo_v3(fast__12)
# Loading work.obi_cut(fast)
# Loading work.spill_register(fast__1)
# Loading work.spill_register_flushable(fast__1)
# Loading work.spill_register(fast__2)
# Loading work.spill_register_flushable(fast__2)
# Loading work.obi_xbar(fast)
# Loading work.addr_decode(fast)
# Loading work.addr_decode_dync(fast)
# Loading work.obi_demux(fast)
# Loading work.hci_interconnect_sv_unit(fast)
# Loading work.hci_interconnect(fast)
# Loading work.hci_log_interconnect_l2_sv_unit(fast)
# Loading work.hci_log_interconnect_l2(fast)
# Loading work.XBAR_L2(fast)
# Loading work.ResponseBlock_L2(fast)
# Loading work.ResponseTree_L2(fast)
# Loading work.FanInPrimitive_Resp_L2(fast)
# Loading work.AddressDecoder_Req_L2(fast)
# Loading work.ResponseBlock_L2(fast__1)
# Loading work.AddressDecoder_Req_L2(fast__1)
# Loading work.ResponseBlock_L2(fast__2)
# Loading work.AddressDecoder_Req_L2(fast__2)
# Loading work.RequestBlock_L2_2CH(fast)
# Loading work.ArbitrationTree_L2(fast)
# Loading work.FanInPrimitive_Req_L2(fast)
# Loading work.RR_Flag_Req_L2(fast)
# Loading work.MUX2_REQ_L2(fast)
# Loading work.AddressDecoder_Resp_L2(fast)
# Loading work.hci_hwpe_interconnect(fast)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_assign(fast__3)
# Loading work.hci_hwpe_reorder_sv_unit(fast)
# Loading work.hci_hwpe_reorder(fast)
# Loading work.addr_dec_resp_mux(fast)
# Loading work.hci_shallow_interconnect_sv_unit(fast)
# Loading work.hci_shallow_interconnect(fast)
# Loading work.hci_core_assign(fast__4)
# Loading work.l1_spm(fast)
# Loading work.tc_sram(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_ctrl(fast)
# Loading work.cv32e40x_if_xif(fast__5)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_xif_inst_decoder(fast)
# Loading work.idma_axi_obi_transfer_ch(fast)
# Loading work.idma_reg32_3d(fast)
# Loading work.idma_reg32_3d_reg_top(fast)
# Loading work.prim_subreg(fast)
# Loading work.prim_subreg_arb(fast)
# Loading work.prim_subreg(fast__1)
# Loading work.prim_subreg_arb(fast__1)
# Loading work.prim_subreg(fast__2)
# Loading work.prim_subreg_arb(fast__2)
# Loading work.prim_subreg_ext(fast)
# Loading work.prim_subreg_ext(fast__1)
# Loading work.prim_subreg(fast__3)
# Loading work.prim_subreg_arb(fast__3)
# Loading work.rr_arb_tree(fast__2)
# Loading work.idma_transfer_id_gen(fast)
# Loading work.stream_fifo_optimal_wrap(fast)
# Loading work.spill_register_flushable(fast__3)
# Loading work.idma_nd_midend(fast)
# Loading work.idma_nd_counter(fast)
# Loading work.popcount(fast)
# Loading work.idma_backend_r_axi_w_obi(fast)
# Loading work.idma_legalizer_r_axi_w_obi(fast)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.stream_fifo_optimal_wrap(fast__1)
# Loading work.spill_register_flushable(fast__4)
# Loading work.stream_fifo_optimal_wrap(fast__2)
# Loading work.spill_register_flushable(fast__5)
# Loading work.fall_through_register(fast)
# Loading work.fifo_v3(fast__13)
# Loading work.stream_fifo_optimal_wrap(fast__3)
# Loading work.stream_fifo(fast__8)
# Loading work.fifo_v3(fast__14)
# Loading work.idma_transport_layer_r_axi_w_obi(fast)
# Loading work.idma_axi_read(fast)
# Loading work.idma_dataflow_element(fast)
# Loading work.passthrough_stream_fifo(fast)
# Loading work.idma_obi_write(fast)
# Loading work.stream_fifo_optimal_wrap(fast__4)
# Loading work.spill_register_flushable(fast__6)
# Loading work.idma_axi_obi_transfer_ch(fast__1)
# Loading work.idma_backend_r_obi_w_axi(fast)
# Loading work.idma_legalizer_r_obi_w_axi(fast)
# Loading work.stream_fifo_optimal_wrap(fast__5)
# Loading work.spill_register_flushable(fast__7)
# Loading work.stream_fifo_optimal_wrap(fast__6)
# Loading work.spill_register_flushable(fast__8)
# Loading work.idma_transport_layer_r_obi_w_axi(fast)
# Loading work.idma_obi_read(fast)
# Loading work.idma_axi_write(fast)
# Loading work.fall_through_register(fast__1)
# Loading work.fifo_v3(fast__15)
# Loading work.axi_rw_join(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.spill_register(fast__3)
# Loading work.spill_register_flushable(fast__9)
# Loading work.snitch_icache(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.snitch_icache_l0(fast)
# Loading work.tc_clk_inverter(fast)
# Loading work.plru_tree(fast)
# Loading work.isochronous_spill_register(fast)
# Loading work.isochronous_spill_register(fast__1)
# Loading work.l0_to_bypass(fast)
# Loading work.stream_arbiter(fast)
# Loading work.stream_arbiter_flushable(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.fifo_v3(fast__16)
# Loading work.onehot_to_bin(fast)
# Loading work.stream_demux(fast)
# Loading work.isochronous_spill_register(fast__2)
# Loading work.isochronous_spill_register(fast__3)
# Loading work.multi_accept_rr_arb(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.snitch_icache_lookup_serial(fast)
# Loading work.register_file_1r_1w(fast)
# Loading work.lzc(fast__4)
# Loading work.tc_sram_impl(fast)
# Loading work.tc_sram(fast__1)
# Loading work.snitch_icache_handler(fast)
# Loading work.onehot_to_bin(fast__1)
# Loading work.stream_arbiter(fast__1)
# Loading work.stream_arbiter_flushable(fast__1)
# Loading work.rr_arb_tree(fast__5)
# Loading work.stream_demux(fast__1)
# Loading work.snitch_icache_refill(fast)
# Loading work.fifo_v3(fast__17)
# Loading work.axi_xbar(fast)
# Loading work.axi_xbar_unmuxed(fast)
# Loading work.addr_decode(fast__1)
# Loading work.addr_decode_dync(fast__1)
# Loading work.axi_demux(fast)
# Loading work.spill_register(fast__4)
# Loading work.spill_register_flushable(fast__10)
# Loading work.spill_register(fast__5)
# Loading work.spill_register_flushable(fast__11)
# Loading work.spill_register(fast__6)
# Loading work.spill_register_flushable(fast__12)
# Loading work.spill_register(fast__7)
# Loading work.spill_register_flushable(fast__13)
# Loading work.spill_register(fast__8)
# Loading work.spill_register_flushable(fast__14)
# Loading work.spill_register(fast__9)
# Loading work.spill_register_flushable(fast__15)
# Loading work.axi_demux_simple(fast__1)
# Loading work.axi_demux_id_counters(fast)
# Loading work.delta_counter(fast__1)
# Loading work.counter(fast__1)
# Loading work.rr_arb_tree(fast__6)
# Loading work.lzc(fast__5)
# Loading work.axi_err_slv(fast)
# Loading work.axi_atop_filter(fast)
# Loading work.stream_register(fast)
# Loading work.fifo_v3(fast__18)
# Loading work.fifo_v3(fast__19)
# Loading work.fifo_v3(fast__20)
# Loading work.counter(fast__2)
# Loading work.delta_counter(fast__2)
# Loading work.axi_multicut(fast)
# Loading work.axi_mux(fast)
# Loading work.axi_id_prepend(fast)
# Loading work.rr_arb_tree(fast__7)
# Loading work.fifo_v3(fast__21)
# Loading work.spill_register(fast__10)
# Loading work.spill_register_flushable(fast__16)
# Loading work.spill_register(fast__11)
# Loading work.spill_register_flushable(fast__17)
# Loading work.rr_arb_tree(fast__8)
# Loading work.spill_register(fast__12)
# Loading work.spill_register_flushable(fast__18)
# Loading work.spill_register(fast__13)
# Loading work.spill_register_flushable(fast__19)
# Loading work.floo_axi_chimney(fast)
# Loading work.floo_rob_wrapper(fast)
# Loading work.axi_demux_id_counters(fast__1)
# Loading work.delta_counter(fast__3)
# Loading work.floo_rob_wrapper(fast__1)
# Loading work.floo_route_comp(fast)
# Loading work.addr_decode(fast__2)
# Loading work.addr_decode_dync(fast__2)
# Loading work.floo_wormhole_arbiter(fast)
# Loading work.floo_wormhole_arbiter(fast__1)
# Loading work.floo_meta_buffer(fast)
# Loading work.fifo_v3(fast__22)
# Loading work.lzc(fast__6)
# Loading work.floo_axi_router(fast)
# Loading work.floo_router(fast)
# Loading work.stream_fifo_optimal_wrap(fast__7)
# Loading work.spill_register_flushable(fast__20)
# Loading work.floo_route_select(fast)
# Loading work.floo_wormhole_arbiter(fast__2)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_vc_arbiter(fast)
# Loading work.floo_router(fast__1)
# Loading work.stream_fifo_optimal_wrap(fast__8)
# Loading work.spill_register_flushable(fast__21)
# Loading work.floo_route_select(fast__1)
# Loading work.floo_wormhole_arbiter(fast__3)
# Loading work.floo_vc_arbiter(fast__1)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.fpu_ss(fast)
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpu_ss_compressed_predecoder(fast)
# Loading work.fpu_ss_predecoder(fast)
# Loading work.stream_fifo(fast__9)
# Loading work.fifo_v3(fast__23)
# Loading work.fpu_ss_decoder(fast)
# Loading work.stream_fifo(fast__10)
# Loading work.fifo_v3(fast__24)
# Loading work.fpu_ss_csr(fast)
# Loading work.fpu_ss_controller(fast)
# Loading work.fpu_ss_regfile(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast__5)
# Loading work.lzc(fast__7)
# Loading work.fpnew_rounding(fast__2)
# Loading work.rr_arb_tree(fast__10)
# Loading work.lzc(fast__8)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.fpnew_opgroup_multifmt_slice(fast)
# Loading work.fpnew_divsqrt_th_32(fast)
# Loading work.pa_fdsu_top(fast)
# Loading work.pa_fdsu_special(fast)
# Loading work.pa_fdsu_prepare(fast)
# Loading work.pa_fdsu_ff1(fast)
# Loading work.pa_fdsu_srt_single(fast)
# Loading work.gated_clk_cell(fast)
# Loading work.pa_fdsu_round_single(fast)
# Loading work.pa_fdsu_pack_single(fast)
# Loading work.pa_fdsu_ctrl(fast)
# Loading work.pa_fpu_dp(fast)
# Loading work.pa_fpu_src_type(fast)
# Loading work.pa_fpu_frbus(fast)
# Loading work.rr_arb_tree(fast__11)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.fpnew_opgroup_fmt_slice(fast__1)
# Loading work.fpnew_noncomp(fast)
# Loading work.fpnew_classifier(fast__6)
# Loading work.rr_arb_tree(fast__12)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.fpnew_opgroup_multifmt_slice(fast__1)
# Loading work.fpnew_cast_multi(fast__1)
# Loading work.fpnew_classifier(fast__7)
# Loading work.lzc(fast__9)
# Loading work.fpnew_rounding(fast__3)
# Loading work.rr_arb_tree(fast__13)
# Loading work.fpnew_opgroup_block(fast__4)
# Loading work.rr_arb_tree(fast__14)
# Loading work.rr_arb_tree(fast__15)
# Loading work.lzc(fast__10)
# Loading work.xif_if2struct(fast)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_8x8_pkg(fast)
# Loading work.fractal_sync_8x8(fast)
# Loading work.fractal_sync_neighbor(fast)
# Loading work.fractal_sync_8x8_core(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4_core(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_pipeline(fast)
# Loading work.fractal_sync_1d(fast)
# Loading work.fractal_sync_rx(fast)
# Loading work.fractal_sync_fifo(fast)
# Loading work.fractal_sync_arbiter(fast)
# Loading work.fractal_sync_arbiter_fa(fast)
# Loading work.fractal_sync_tx(fast)
# Loading work.fractal_sync_fifo(fast__1)
# Loading work.fractal_sync_arbiter(fast__1)
# Loading work.fractal_sync_arbiter_fa(fast__1)
# Loading work.fractal_sync_cc(fast)
# Loading work.fractal_sync_1d_rf(fast)
# Loading work.fractal_sync_1d_local_rf(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_1d_remote_rf(fast)
# Loading work.fractal_sync_mp_cam_br(fast)
# Loading work.fractal_sync_mp_cam_line(fast)
# Loading work.fractal_sync_1d(fast__1)
# Loading work.fractal_sync_cc(fast__1)
# Loading work.fractal_sync_pipeline(fast__1)
# Loading work.fractal_sync_2d(fast)
# Loading work.fractal_sync_rx(fast__1)
# Loading work.fractal_sync_fifo(fast__2)
# Loading work.fractal_sync_arbiter(fast__2)
# Loading work.fractal_sync_arbiter_fa(fast__2)
# Loading work.fractal_sync_tx(fast__1)
# Loading work.fractal_sync_fifo(fast__3)
# Loading work.fractal_sync_arbiter(fast__3)
# Loading work.fractal_sync_arbiter_fa(fast__3)
# Loading work.fractal_sync_cc(fast__2)
# Loading work.fractal_sync_2d_rf(fast)
# Loading work.fractal_sync_2d_local_rf(fast)
# Loading work.fractal_sync_2d_remote_rf(fast)
# Loading work.fractal_sync_1d_remote_rf(fast__1)
# Loading work.fractal_sync_mp_cam_br(fast__1)
# Loading work.fractal_sync_mp_cam_line(fast__1)
# Loading work.fractal_sync_2x2_core(fast__1)
# Loading work.fractal_sync_pipeline(fast__2)
# Loading work.fractal_sync_1d(fast__2)
# Loading work.fractal_sync_rx(fast__2)
# Loading work.fractal_sync_fifo(fast__4)
# Loading work.fractal_sync_arbiter(fast__4)
# Loading work.fractal_sync_arbiter_fa(fast__4)
# Loading work.fractal_sync_arbiter(fast__5)
# Loading work.fractal_sync_arbiter_fa(fast__5)
# Loading work.fractal_sync_cc(fast__3)
# Loading work.fractal_sync_1d_rf(fast__1)
# Loading work.fractal_sync_1d_local_rf(fast__1)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__2)
# Loading work.fractal_sync_mp_rf_br(fast)
# Loading work.fractal_sync_1d(fast__3)
# Loading work.fractal_sync_cc(fast__4)
# Loading work.fractal_sync_pipeline(fast__3)
# Loading work.fractal_sync_2d(fast__1)
# Loading work.fractal_sync_rx(fast__3)
# Loading work.fractal_sync_fifo(fast__5)
# Loading work.fractal_sync_arbiter(fast__6)
# Loading work.fractal_sync_arbiter_fa(fast__6)
# Loading work.fractal_sync_arbiter(fast__7)
# Loading work.fractal_sync_arbiter_fa(fast__7)
# Loading work.fractal_sync_cc(fast__5)
# Loading work.fractal_sync_2d_rf(fast__1)
# Loading work.fractal_sync_2d_local_rf(fast__1)
# Loading work.fractal_sync_2d_remote_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__3)
# Loading work.fractal_sync_mp_rf_br(fast__1)
# Loading work.fractal_sync_2x2_core(fast__2)
# Loading work.fractal_sync_pipeline(fast__4)
# Loading work.fractal_sync_1d(fast__4)
# Loading work.fractal_sync_rx(fast__4)
# Loading work.fractal_sync_fifo(fast__6)
# Loading work.fractal_sync_arbiter(fast__8)
# Loading work.fractal_sync_arbiter_fa(fast__8)
# Loading work.fractal_sync_tx(fast__2)
# Loading work.fractal_sync_fifo(fast__7)
# Loading work.fractal_sync_arbiter(fast__9)
# Loading work.fractal_sync_arbiter_fa(fast__9)
# Loading work.fractal_sync_cc(fast__6)
# Loading work.fractal_sync_1d_rf(fast__2)
# Loading work.fractal_sync_1d_local_rf(fast__2)
# Loading work.fractal_sync_mp_rf(fast__2)
# Loading work.fractal_sync_1d_remote_rf(fast__4)
# Loading work.fractal_sync_mp_rf_br(fast__2)
# Loading work.fractal_sync_1d(fast__5)
# Loading work.fractal_sync_cc(fast__7)
# Loading work.fractal_sync_pipeline(fast__5)
# Loading work.fractal_sync_2d(fast__2)
# Loading work.fractal_sync_rx(fast__5)
# Loading work.fractal_sync_fifo(fast__8)
# Loading work.fractal_sync_arbiter(fast__10)
# Loading work.fractal_sync_arbiter_fa(fast__10)
# Loading work.fractal_sync_arbiter(fast__11)
# Loading work.fractal_sync_arbiter_fa(fast__11)
# Loading work.fractal_sync_cc(fast__8)
# Loading work.fractal_sync_2d_rf(fast__2)
# Loading work.fractal_sync_2d_local_rf(fast__2)
# Loading work.fractal_sync_2d_remote_rf(fast__2)
# Loading work.fractal_sync_1d_remote_rf(fast__5)
# Loading work.fractal_sync_mp_rf_br(fast__3)
# Loading work.magia_vip(fast)
# Loading work.clk_rst_gen(fast)
# Loading work.magia_l2_mem_wrapper(fast)
# Loading work.floo_axi_chimney(fast__1)
# Loading work.axi_err_slv(fast__1)
# Loading work.axi_atop_filter(fast__1)
# Loading work.stream_register(fast__2)
# Loading work.fifo_v3(fast__25)
# Loading work.fifo_v3(fast__26)
# Loading work.fifo_v3(fast__27)
# Loading work.counter(fast__3)
# Loading work.delta_counter(fast__4)
# Loading work.floo_rob_wrapper(fast__2)
# Loading work.axi_demux_id_counters(fast__2)
# Loading work.delta_counter(fast__5)
# Loading work.floo_rob_wrapper(fast__3)
# Loading work.floo_route_comp(fast__1)
# Loading work.floo_wormhole_arbiter(fast__4)
# Loading work.rr_arb_tree(fast__16)
# Loading work.floo_wormhole_arbiter(fast__5)
# Loading work.floo_meta_buffer(fast__1)
# Loading work.fifo_v3(fast__28)
# Loading work.axi_sim_mem(fast)
# Loading work.fractal_sync_if(fast__1)
# Loading work.fractal_sync_if(fast__2)
# Loading work.stream_register(fast__3)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__3)
# Loading work.stream_register(fast__1)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_mem_intf(fast__2)
# Loading work.hwpe_stream_intf_tcdm(fast__1)
# Loading work.hwpe_stream_intf_tcdm(fast__2)
# Loading work.hci_core_intf(fast__5)
# Loading work.hci_core_intf(fast__6)
# Loading work.hci_core_intf(fast__9)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_is.c/verif.itb
# RISC-V Trace: Loaded        2366 instructions.
# [mhartid 0] timeslots: 16
# [mhartid 8] timeslots: 16
# [mhartid 16] timeslots: 16
# [mhartid 24] timeslots: 16
# [mhartid 32] timeslots: 16
# [mhartid 40] timeslots: 16
# [mhartid 48] timeslots: 16
# [mhartid 56] timeslots: 16
# [mhartid 1] timeslots: 16
# [mhartid 9] timeslots: 16
# [mhartid 17] timeslots: 16
# [mhartid 25] timeslots: 16
# [mhartid 33] timeslots: 16
# [mhartid 41] timeslots: 16
# [mhartid 49] timeslots: 16
# [mhartid 57] timeslots: 16
# [mhartid 2] timeslots: 16
# [mhartid 10] timeslots: 16
# [mhartid 18] timeslots: 16
# [mhartid 26] timeslots: 16
# [mhartid 34] timeslots: 16
# [mhartid 42] timeslots: 16
# [mhartid 50] timeslots: 16
# [mhartid 58] timeslots: 16
# [mhartid 3] timeslots: 16
# [mhartid 11] timeslots: 16
# [mhartid 19] timeslots: 16
# [mhartid 27] timeslots: 16
# [mhartid 35] timeslots: 16
# [mhartid 43] timeslots: 16
# [mhartid 51] timeslots: 16
# [mhartid 59] timeslots: 16
# [mhartid 4] timeslots: 16
# [mhartid 12] timeslots: 16
# [mhartid 20] timeslots: 16
# [mhartid 28] timeslots: 16
# [mhartid 36] timeslots: 16
# [mhartid 44] timeslots: 16
# [mhartid 52] timeslots: 16
# [mhartid 60] timeslots: 16
# [mhartid 5] timeslots: 16
# [mhartid 13] timeslots: 16
# [mhartid 21] timeslots: 16
# [mhartid 29] timeslots: 16
# [mhartid 37] timeslots: 16
# [mhartid 45] timeslots: 16
# [mhartid 53] timeslots: 16
# [mhartid 61] timeslots: 16
# [mhartid 6] timeslots: 16
# [mhartid 14] timeslots: 16
# [mhartid 22] timeslots: 16
# [mhartid 30] timeslots: 16
# [mhartid 38] timeslots: 16
# [mhartid 46] timeslots: 16
# [mhartid 54] timeslots: 16
# [mhartid 62] timeslots: 16
# [mhartid 7] timeslots: 16
# [mhartid 15] timeslots: 16
# [mhartid 23] timeslots: 16
# [mhartid 31] timeslots: 16
# [mhartid 39] timeslots: 16
# [mhartid 47] timeslots: 16
# [mhartid 55] timeslots: 16
# [mhartid 63] timeslots: 16
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x20000, len=16, std=128, reps=12
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 59665ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc012600, obi_addr=0x820000, len=16, std=128, reps=12
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 60380ns
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc013200, obi_addr=0x1820000, len=16, std=128, reps=12
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x2020000, len=16, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x3020000, len=16, std=128, reps=12
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x1020000, len=16, std=128, reps=12
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e00, obi_addr=0x2820000, len=16, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a00, obi_addr=0x3820000, len=16, std=128, reps=12
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 60845ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 60845ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 60845ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 61050ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 61050ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 61065ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 61425ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1755ns (351 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 62175ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1790ns (358 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 62670ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1820ns (364 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 62670ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1820ns (364 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 62670ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1820ns (364 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 62840ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1770ns (354 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 62850ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 62850ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc012610, obi_addr=0x920000, len=16, std=128, reps=12
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc012010, obi_addr=0x120000, len=16, std=128, reps=12
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 67065ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 67115ns
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e10, obi_addr=0x2920000, len=16, std=128, reps=12
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a10, obi_addr=0x3920000, len=16, std=128, reps=12
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c10, obi_addr=0x1120000, len=16, std=128, reps=12
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc013210, obi_addr=0x1920000, len=16, std=128, reps=12
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc013810, obi_addr=0x2120000, len=16, std=128, reps=12
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc014410, obi_addr=0x3120000, len=16, std=128, reps=12
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 67625ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 67625ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 67680ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 67710ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 67715ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 67715ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 69420ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 2350ns (470 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 69470ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 2350ns (470 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 69935ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 2305ns (461 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 69935ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 2305ns (461 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 70030ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 2345ns (469 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 70045ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 2325ns (465 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 70045ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 2325ns (465 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 70060ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 2345ns (469 clock cycles)
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc012620, obi_addr=0xa20000, len=16, std=128, reps=12
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc012020, obi_addr=0x220000, len=16, std=128, reps=12
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 74560ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 74560ns
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c20, obi_addr=0x1220000, len=16, std=128, reps=12
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc013820, obi_addr=0x2220000, len=16, std=128, reps=12
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc014420, obi_addr=0x3220000, len=16, std=128, reps=12
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc013220, obi_addr=0x1a20000, len=16, std=128, reps=12
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e20, obi_addr=0x2a20000, len=16, std=128, reps=12
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a20, obi_addr=0x3a20000, len=16, std=128, reps=12
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 75030ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 75070ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 75070ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 75095ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 75145ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 75145ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 77460ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 2895ns (579 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 77490ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 2925ns (585 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 77925ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 2890ns (578 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 77985ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 2885ns (577 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 77985ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 2910ns (582 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 77985ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 2910ns (582 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 78040ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 2890ns (578 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 78040ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 2890ns (578 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc012030, obi_addr=0x320000, len=16, std=128, reps=12
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc012630, obi_addr=0xb20000, len=16, std=128, reps=12
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 81920ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 82060ns
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc013830, obi_addr=0x2320000, len=16, std=128, reps=12
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc014430, obi_addr=0x3320000, len=16, std=128, reps=12
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c30, obi_addr=0x1320000, len=16, std=128, reps=12
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc013230, obi_addr=0x1b20000, len=16, std=128, reps=12
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e30, obi_addr=0x2b20000, len=16, std=128, reps=12
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a30, obi_addr=0x3b20000, len=16, std=128, reps=12
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 82565ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 82565ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 82610ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 82610ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 82640ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 82640ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 85415ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 3490ns (698 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 85505ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 3440ns (688 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 86020ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 3450ns (690 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 86020ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 3450ns (690 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 86050ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 3435ns (687 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 86080ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 3465ns (693 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 86080ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 3435ns (687 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 86080ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 3435ns (687 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc012040, obi_addr=0x420000, len=16, std=128, reps=12
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc012640, obi_addr=0xc20000, len=16, std=128, reps=12
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 88845ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 88890ns
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc013240, obi_addr=0x1c20000, len=16, std=128, reps=12
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc013840, obi_addr=0x2420000, len=16, std=128, reps=12
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc014440, obi_addr=0x3420000, len=16, std=128, reps=12
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c40, obi_addr=0x1420000, len=16, std=128, reps=12
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e40, obi_addr=0x2c20000, len=16, std=128, reps=12
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a40, obi_addr=0x3c20000, len=16, std=128, reps=12
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 89435ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 89440ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 89440ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 89595ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 89620ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 89620ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 92900ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 4050ns (810 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 92920ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 4025ns (805 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 93445ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 4005ns (801 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 93485ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 4040ns (808 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 93485ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 4040ns (808 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 93645ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 4045ns (809 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 93680ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 4055ns (811 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 93680ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 4055ns (811 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc012650, obi_addr=0xd20000, len=16, std=128, reps=12
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc012050, obi_addr=0x520000, len=16, std=128, reps=12
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 96405ns
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc013850, obi_addr=0x2520000, len=16, std=128, reps=12
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc014450, obi_addr=0x3520000, len=16, std=128, reps=12
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 96465ns
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc013250, obi_addr=0x1d20000, len=16, std=128, reps=12
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c50, obi_addr=0x1520000, len=16, std=128, reps=12
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e50, obi_addr=0x2d20000, len=16, std=128, reps=12
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a50, obi_addr=0x3d20000, len=16, std=128, reps=12
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 97040ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 97040ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 97080ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 97090ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 97145ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 97145ns
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x200c0, len=8, std=128, reps=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 99995ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 100610ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 101015ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 4605ns (921 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 101030ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 4560ns (912 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x8200c0, len=8, std=128, reps=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 101350ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 101600ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 4555ns (911 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 101600ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 4555ns (911 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 101645ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 4560ns (912 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 101665ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 4570ns (914 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 101740ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 4590ns (918 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 101740ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 4590ns (918 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 101980ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 625ns (125 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x20200c0, len=8, std=128, reps=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x30200c0, len=8, std=128, reps=8
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x18200c0, len=8, std=128, reps=8
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x28200c0, len=8, std=128, reps=8
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x38200c0, len=8, std=128, reps=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 102345ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 102345ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x10200c0, len=8, std=128, reps=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 102405ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 102550ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 102550ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 102615ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 102995ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 645ns (129 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 102995ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 645ns (129 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 103030ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 620ns (124 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 103190ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 635ns (127 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 103190ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 635ns (127 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 103275ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 655ns (131 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc012060, obi_addr=0x620000, len=16, std=128, reps=12
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc012660, obi_addr=0xe20000, len=16, std=128, reps=12
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc013860, obi_addr=0x2620000, len=16, std=128, reps=12
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc014460, obi_addr=0x3620000, len=16, std=128, reps=12
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc013260, obi_addr=0x1e20000, len=16, std=128, reps=12
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 103915ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 103930ns
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e60, obi_addr=0x2e20000, len=16, std=128, reps=12
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a60, obi_addr=0x3e20000, len=16, std=128, reps=12
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c60, obi_addr=0x1620000, len=16, std=128, reps=12
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 104490ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 104490ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 104525ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 104670ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 104670ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 104690ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 109025ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 5105ns (1021 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 109040ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 5105ns (1021 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 109605ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 5110ns (1022 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 109605ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 5110ns (1022 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 109660ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 5130ns (1026 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 109790ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 5115ns (1023 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 109790ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 5115ns (1023 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 109820ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 5125ns (1025 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc012070, obi_addr=0x720000, len=16, std=128, reps=12
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc012670, obi_addr=0xf20000, len=16, std=128, reps=12
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 111145ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 111160ns
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc013870, obi_addr=0x2720000, len=16, std=128, reps=12
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc014470, obi_addr=0x3720000, len=16, std=128, reps=12
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc013270, obi_addr=0x1f20000, len=16, std=128, reps=12
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c70, obi_addr=0x1720000, len=16, std=128, reps=12
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e70, obi_addr=0x2f20000, len=16, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a70, obi_addr=0x3f20000, len=16, std=128, reps=12
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 111900ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 111900ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 111970ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 111995ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 112090ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 112090ns
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc010400, obi_addr=0x9200c0, len=8, std=128, reps=8
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010400, obi_addr=0x1200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 112695ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 112745ns
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc010400, obi_addr=0x21200c0, len=8, std=128, reps=8
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc010400, obi_addr=0x31200c0, len=8, std=128, reps=8
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc010400, obi_addr=0x29200c0, len=8, std=128, reps=8
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc010400, obi_addr=0x39200c0, len=8, std=128, reps=8
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc010400, obi_addr=0x11200c0, len=8, std=128, reps=8
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc010400, obi_addr=0x19200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 113475ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 113520ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 113705ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 113705ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 113735ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 113735ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 113760ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 113780ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 114485ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 114485ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 114515ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 114515ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 114545ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 114565ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 116860ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 5710ns (1142 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 116870ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 5705ns (1141 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 117600ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 5695ns (1139 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 117600ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 5695ns (1139 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 117680ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 5705ns (1141 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 117750ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 5750ns (1150 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 117820ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 5725ns (1145 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 117820ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 5725ns (1145 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010800, obi_addr=0x2200c0, len=8, std=128, reps=8
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc010800, obi_addr=0xa200c0, len=8, std=128, reps=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 124620ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 124690ns
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc010800, obi_addr=0x22200c0, len=8, std=128, reps=8
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc010800, obi_addr=0x32200c0, len=8, std=128, reps=8
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc010800, obi_addr=0x12200c0, len=8, std=128, reps=8
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc010800, obi_addr=0x1a200c0, len=8, std=128, reps=8
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc010800, obi_addr=0x2a200c0, len=8, std=128, reps=8
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc010800, obi_addr=0x3a200c0, len=8, std=128, reps=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 125555ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 125625ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 125675ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 125675ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 125705ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 125745ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 125870ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 125870ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 126620ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 126620ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 126650ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 126680ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 126815ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 126815ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c00, obi_addr=0x3200c0, len=8, std=128, reps=8
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c00, obi_addr=0xb200c0, len=8, std=128, reps=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 136535ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 136640ns
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c00, obi_addr=0x1b200c0, len=8, std=128, reps=8
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c00, obi_addr=0x23200c0, len=8, std=128, reps=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c00, obi_addr=0x33200c0, len=8, std=128, reps=8
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c00, obi_addr=0x2b200c0, len=8, std=128, reps=8
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c00, obi_addr=0x3b200c0, len=8, std=128, reps=8
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c00, obi_addr=0x13200c0, len=8, std=128, reps=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 137640ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 137730ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 137735ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 137740ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 137740ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 137865ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 137865ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 137875ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 138845ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1110ns (222 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 138855ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1110ns (222 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 138855ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1110ns (222 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015000, obi_addr=0x20100, len=8, std=128, reps=12
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 138965ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 138965ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 138995ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1115ns (223 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 139170ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 140010ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc015600, obi_addr=0x820100, len=8, std=128, reps=12
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 141130ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 141970ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc016800, obi_addr=0x2020100, len=8, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc017400, obi_addr=0x3020100, len=8, std=128, reps=12
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc016200, obi_addr=0x1820100, len=8, std=128, reps=12
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c00, obi_addr=0x1020100, len=8, std=128, reps=12
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 142730ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 142730ns
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e00, obi_addr=0x2820100, len=8, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a00, obi_addr=0x3820100, len=8, std=128, reps=12
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 142840ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 142985ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 142990ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 142990ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 143575ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 143575ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 143680ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 143820ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 143840ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 143840ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc011000, obi_addr=0x4200c0, len=8, std=128, reps=8
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc011000, obi_addr=0xc200c0, len=8, std=128, reps=8
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 147865ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 147935ns
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc011000, obi_addr=0x24200c0, len=8, std=128, reps=8
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc011000, obi_addr=0x34200c0, len=8, std=128, reps=8
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc011000, obi_addr=0x1c200c0, len=8, std=128, reps=8
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc011000, obi_addr=0x14200c0, len=8, std=128, reps=8
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc011000, obi_addr=0x2c200c0, len=8, std=128, reps=8
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc011000, obi_addr=0x3c200c0, len=8, std=128, reps=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 149010ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 149010ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 149130ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 149140ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1270ns (254 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 149210ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1270ns (254 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 149290ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 149390ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 149390ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 150295ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1280ns (256 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 150295ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1280ns (256 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 150395ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 150545ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 150665ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1270ns (254 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 150665ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1270ns (254 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc011400, obi_addr=0xd200c0, len=8, std=128, reps=8
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc011400, obi_addr=0x5200c0, len=8, std=128, reps=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 159985ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 160040ns
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc011400, obi_addr=0x25200c0, len=8, std=128, reps=8
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc011400, obi_addr=0x35200c0, len=8, std=128, reps=8
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc011400, obi_addr=0x15200c0, len=8, std=128, reps=8
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc011400, obi_addr=0x1d200c0, len=8, std=128, reps=8
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc011400, obi_addr=0x2d200c0, len=8, std=128, reps=8
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc011400, obi_addr=0x3d200c0, len=8, std=128, reps=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 161190ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 161190ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 161240ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 161365ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 161400ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 161470ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1425ns (285 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 161500ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 161500ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 162605ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 162605ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 162655ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 162790ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 162915ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 162915ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc011800, obi_addr=0x6200c0, len=8, std=128, reps=8
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc011800, obi_addr=0xe200c0, len=8, std=128, reps=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 171915ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 171925ns
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc011800, obi_addr=0x26200c0, len=8, std=128, reps=8
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc011800, obi_addr=0x36200c0, len=8, std=128, reps=8
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc011800, obi_addr=0x1e200c0, len=8, std=128, reps=8
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc011800, obi_addr=0x16200c0, len=8, std=128, reps=8
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc011800, obi_addr=0x2e200c0, len=8, std=128, reps=8
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc011800, obi_addr=0x3e200c0, len=8, std=128, reps=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 173155ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 173155ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 173230ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 173380ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 173380ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 173380ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 173490ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 173500ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 174730ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 174730ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 174805ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 174955ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 174960ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 174960ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20000, w=0x200c0, y=0x20100, m=12, n=8, k=4
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 177370ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 178705ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820000, w=0x8200c0, y=0x820100, m=12, n=8, k=4
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 181125ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 182460ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c00, obi_addr=0x7200c0, len=8, std=128, reps=8
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c00, obi_addr=0xf200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 183705ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 183810ns
# [mhartid 32] RedMulE with parameter: x=0x2020000, w=0x20200c0, y=0x2020100, m=12, n=8, k=4
# [mhartid 48] RedMulE with parameter: x=0x3020000, w=0x30200c0, y=0x3020100, m=12, n=8, k=4
# [mhartid 24] RedMulE with parameter: x=0x1820000, w=0x18200c0, y=0x1820100, m=12, n=8, k=4
# [mhartid 16] RedMulE with parameter: x=0x1020000, w=0x10200c0, y=0x1020100, m=12, n=8, k=4
# [mhartid 40] RedMulE with parameter: x=0x2820000, w=0x28200c0, y=0x2820100, m=12, n=8, k=4
# [mhartid 56] RedMulE with parameter: x=0x3820000, w=0x38200c0, y=0x3820100, m=12, n=8, k=4
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 184455ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 184455ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 184560ns
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c00, obi_addr=0x27200c0, len=8, std=128, reps=8
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c00, obi_addr=0x37200c0, len=8, std=128, reps=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 184680ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 184695ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 184695ns
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c00, obi_addr=0x1f200c0, len=8, std=128, reps=8
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c00, obi_addr=0x17200c0, len=8, std=128, reps=8
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c00, obi_addr=0x2f200c0, len=8, std=128, reps=8
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c00, obi_addr=0x3f200c0, len=8, std=128, reps=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 185140ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 185140ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 185305ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 185325ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 185440ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 185475ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 185475ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 185565ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1750ns (350 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 185790ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 185790ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 185895ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 186015ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 186030ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 186030ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 186875ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 186875ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 187055ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1745ns (349 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 187080ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1750ns (350 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 187210ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 187210ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 1] iDMA 1D with parameter: dir=0, axi_addr=0x20100, obi_addr=0x120100, len=96
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 212060ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 214050ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1985ns (397 clock cycles)
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x820100, obi_addr=0x920100, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 216465ns
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010008, obi_addr=0x200c0, len=8, std=128, reps=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 217660ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 218275ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 218430ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1960ns (392 clock cycles)
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x2020100, obi_addr=0x2120100, len=96
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x3020100, obi_addr=0x3120100, len=96
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1820100, obi_addr=0x1920100, len=96
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x1020100, obi_addr=0x1120100, len=96
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2820100, obi_addr=0x2920100, len=96
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3820100, obi_addr=0x3920100, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 220960ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 220960ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 221030ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 221125ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 221140ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 221140ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc010008, obi_addr=0x8200c0, len=8, std=128, reps=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 222000ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 222620ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 222875ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1910ns (382 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 222875ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1910ns (382 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 222955ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1920ns (384 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 223070ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1940ns (388 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 223085ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1940ns (388 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 223085ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1940ns (388 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc010008, obi_addr=0x20200c0, len=8, std=128, reps=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc010008, obi_addr=0x30200c0, len=8, std=128, reps=8
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc010008, obi_addr=0x18200c0, len=8, std=128, reps=8
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc010008, obi_addr=0x10200c0, len=8, std=128, reps=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 225850ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 225850ns
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc010008, obi_addr=0x28200c0, len=8, std=128, reps=8
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc010008, obi_addr=0x38200c0, len=8, std=128, reps=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 225980ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 226095ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 226110ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 226110ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 226465ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 226465ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 226595ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 226710ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 226725ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 226725ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015008, obi_addr=0x20160, len=8, std=128, reps=12
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 256575ns
# [mhartid 1] RedMulE with parameter: x=0x120000, w=0x1200c0, y=0x120100, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 257300ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 257430ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 258680ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1375ns (275 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc015608, obi_addr=0x820160, len=8, std=128, reps=12
# [mhartid 9] RedMulE with parameter: x=0x920000, w=0x9200c0, y=0x920100, m=12, n=8, k=4
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 261480ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 261670ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 262315ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 263045ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1370ns (274 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc016808, obi_addr=0x2020160, len=8, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc017408, obi_addr=0x3020160, len=8, std=128, reps=12
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc016208, obi_addr=0x1820160, len=8, std=128, reps=12
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 265890ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 265890ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c08, obi_addr=0x1020160, len=8, std=128, reps=12
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e08, obi_addr=0x2820160, len=8, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a08, obi_addr=0x3820160, len=8, std=128, reps=12
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 266005ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 266160ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 266175ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 266175ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 266725ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 266725ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 266840ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 266995ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 267010ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 267010ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [mhartid 33] RedMulE with parameter: x=0x2120000, w=0x21200c0, y=0x2120100, m=12, n=8, k=4
# [mhartid 49] RedMulE with parameter: x=0x3120000, w=0x31200c0, y=0x3120100, m=12, n=8, k=4
# [mhartid 25] RedMulE with parameter: x=0x1920000, w=0x19200c0, y=0x1920100, m=12, n=8, k=4
# [mhartid 17] RedMulE with parameter: x=0x1120000, w=0x11200c0, y=0x1120100, m=12, n=8, k=4
# [mhartid 41] RedMulE with parameter: x=0x2920000, w=0x29200c0, y=0x2920100, m=12, n=8, k=4
# [mhartid 57] RedMulE with parameter: x=0x3920000, w=0x39200c0, y=0x3920100, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 267825ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 267825ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 267930ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 268060ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 268075ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 268075ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 269200ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1370ns (274 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 269200ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1370ns (274 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 269305ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1370ns (274 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 269435ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1370ns (274 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 269450ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1370ns (274 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 269450ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1370ns (274 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20000, w=0x200c0, y=0x20160, m=12, n=8, k=4
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 291890ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 293110ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 2] iDMA 1D with parameter: dir=0, axi_addr=0x120100, obi_addr=0x220100, len=96
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 295850ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 297855ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 2000ns (400 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820000, w=0x8200c0, y=0x820160, m=12, n=8, k=4
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 298525ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 299745ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x920100, obi_addr=0xa20100, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 300230ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010408, obi_addr=0x1200c0, len=8, std=128, reps=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 301830ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 302260ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 2025ns (405 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 302615ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [mhartid 32] RedMulE with parameter: x=0x2020000, w=0x20200c0, y=0x2020160, m=12, n=8, k=4
# [mhartid 48] RedMulE with parameter: x=0x3020000, w=0x30200c0, y=0x3020160, m=12, n=8, k=4
# [mhartid 24] RedMulE with parameter: x=0x1820000, w=0x18200c0, y=0x1820160, m=12, n=8, k=4
# [mhartid 16] RedMulE with parameter: x=0x1020000, w=0x10200c0, y=0x1020160, m=12, n=8, k=4
# [mhartid 40] RedMulE with parameter: x=0x2820000, w=0x28200c0, y=0x2820160, m=12, n=8, k=4
# [mhartid 56] RedMulE with parameter: x=0x3820000, w=0x38200c0, y=0x3820160, m=12, n=8, k=4
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 304695ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 304695ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 304795ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 304925ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 304935ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 304935ns
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc010408, obi_addr=0x9200c0, len=8, std=128, reps=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 305915ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 305915ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 306015ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 306145ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 306155ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 306155ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 306170ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 306945ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x2120100, obi_addr=0x2220100, len=96
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x3120100, obi_addr=0x3220100, len=96
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1920100, obi_addr=0x1a20100, len=96
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0x1120100, obi_addr=0x1220100, len=96
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2920100, obi_addr=0x2a20100, len=96
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3920100, obi_addr=0x3a20100, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 307585ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 307585ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 307725ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 307815ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 307865ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 307865ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 309595ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 2005ns (401 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 309595ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 2005ns (401 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 309720ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1990ns (398 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 309825ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 2005ns (401 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 309860ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1990ns (398 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 309860ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1990ns (398 clock cycles)
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc010408, obi_addr=0x21200c0, len=8, std=128, reps=8
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc010408, obi_addr=0x31200c0, len=8, std=128, reps=8
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc010408, obi_addr=0x19200c0, len=8, std=128, reps=8
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc010408, obi_addr=0x11200c0, len=8, std=128, reps=8
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc010408, obi_addr=0x29200c0, len=8, std=128, reps=8
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc010408, obi_addr=0x39200c0, len=8, std=128, reps=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 312870ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 312870ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 312965ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 313100ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 313105ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 313105ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 313650ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 313650ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 313740ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 313880ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 313880ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 313880ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [mhartid 1] iDMA 1D with parameter: dir=0, axi_addr=0x20160, obi_addr=0x120160, len=96
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 334990ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 336650ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x820160, obi_addr=0x920160, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 339945ns
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010010, obi_addr=0x200c0, len=8, std=128, reps=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 340940ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 341565ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 620ns (124 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 341620ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [mhartid 2] RedMulE with parameter: x=0x220000, w=0x2200c0, y=0x220100, m=12, n=8, k=4
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 345205ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc010010, obi_addr=0x8200c0, len=8, std=128, reps=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 345840ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 346465ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 620ns (124 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 346620ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x2020160, obi_addr=0x2120160, len=96
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x3020160, obi_addr=0x3120160, len=96
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1820160, obi_addr=0x1920160, len=96
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x1020160, obi_addr=0x1120160, len=96
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2820160, obi_addr=0x2920160, len=96
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3820160, obi_addr=0x3920160, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 347740ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 347740ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 347850ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 347970ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 347990ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 347990ns
# [mhartid 10] RedMulE with parameter: x=0xa20000, w=0xa200c0, y=0xa20100, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 349400ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 349400ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 349495ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 349630ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 349635ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 349635ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 349695ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 351115ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc010010, obi_addr=0x18200c0, len=8, std=128, reps=8
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc010010, obi_addr=0x20200c0, len=8, std=128, reps=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc010010, obi_addr=0x30200c0, len=8, std=128, reps=8
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc010010, obi_addr=0x28200c0, len=8, std=128, reps=8
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc010010, obi_addr=0x38200c0, len=8, std=128, reps=8
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc010010, obi_addr=0x10200c0, len=8, std=128, reps=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 353155ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 353155ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 353155ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 353295ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 353295ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 353385ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 353770ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 353775ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 353775ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 353910ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 353910ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 354005ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [mhartid 34] RedMulE with parameter: x=0x2220000, w=0x22200c0, y=0x2220100, m=12, n=8, k=4
# [mhartid 50] RedMulE with parameter: x=0x3220000, w=0x32200c0, y=0x3220100, m=12, n=8, k=4
# [mhartid 18] RedMulE with parameter: x=0x1220000, w=0x12200c0, y=0x1220100, m=12, n=8, k=4
# [mhartid 26] RedMulE with parameter: x=0x1a20000, w=0x1a200c0, y=0x1a20100, m=12, n=8, k=4
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 358745ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 358745ns
# [mhartid 42] RedMulE with parameter: x=0x2a20000, w=0x2a200c0, y=0x2a20100, m=12, n=8, k=4
# [mhartid 58] RedMulE with parameter: x=0x3a20000, w=0x3a200c0, y=0x3a20100, m=12, n=8, k=4
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 358975ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 359030ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 359170ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 359170ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 360160ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 360160ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 360390ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 360445ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 360585ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 360585ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120000, w=0x1200c0, y=0x120160, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 375940ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 377160ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015010, obi_addr=0x20100, len=8, std=128, reps=12
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 379660ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 380495ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [mhartid 9] RedMulE with parameter: x=0x920000, w=0x9200c0, y=0x920160, m=12, n=8, k=4
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 380900ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 382120ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc015610, obi_addr=0x820100, len=8, std=128, reps=12
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 385205ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 386055ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [mhartid 3] iDMA 1D with parameter: dir=0, axi_addr=0x220100, obi_addr=0x320100, len=96
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 387185ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 389290ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 2100ns (420 clock cycles)
# [mhartid 33] RedMulE with parameter: x=0x2120000, w=0x21200c0, y=0x2120160, m=12, n=8, k=4
# [mhartid 49] RedMulE with parameter: x=0x3120000, w=0x31200c0, y=0x3120160, m=12, n=8, k=4
# [mhartid 25] RedMulE with parameter: x=0x1920000, w=0x19200c0, y=0x1920160, m=12, n=8, k=4
# [mhartid 17] RedMulE with parameter: x=0x1120000, w=0x11200c0, y=0x1120160, m=12, n=8, k=4
# [mhartid 41] RedMulE with parameter: x=0x2920000, w=0x29200c0, y=0x2920160, m=12, n=8, k=4
# [mhartid 57] RedMulE with parameter: x=0x3920000, w=0x39200c0, y=0x3920160, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 390395ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 390395ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 390485ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 390620ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 390665ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 390665ns
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0xa20100, obi_addr=0xb20100, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 391615ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 391615ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 391705ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 391750ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 391840ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 391885ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 391885ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc016810, obi_addr=0x2020100, len=8, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc017410, obi_addr=0x3020100, len=8, std=128, reps=12
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc016210, obi_addr=0x1820100, len=8, std=128, reps=12
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e10, obi_addr=0x2820100, len=8, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a10, obi_addr=0x3820100, len=8, std=128, reps=12
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 393090ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 393090ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 393110ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c10, obi_addr=0x1020100, len=8, std=128, reps=12
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 393260ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 393260ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 393380ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010808, obi_addr=0x2200c0, len=8, std=128, reps=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 393925ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 2170ns (434 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 393935ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 393935ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 393950ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 393980ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 394095ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 394095ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 394215ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 394925ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc010808, obi_addr=0xa200c0, len=8, std=128, reps=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 398475ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 399410ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x2220100, obi_addr=0x2320100, len=96
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x3220100, obi_addr=0x3320100, len=96
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0x1220100, obi_addr=0x1320100, len=96
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1a20100, obi_addr=0x1b20100, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 401965ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 401965ns
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2a20100, obi_addr=0x2b20100, len=96
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3a20100, obi_addr=0x3b20100, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 402205ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 402310ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 402455ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 402455ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 404055ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 2085ns (417 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 404055ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 2085ns (417 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 404300ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 2090ns (418 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 404405ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 2090ns (418 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 404550ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 2090ns (418 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 404550ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 2090ns (418 clock cycles)
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc010808, obi_addr=0x22200c0, len=8, std=128, reps=8
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc010808, obi_addr=0x32200c0, len=8, std=128, reps=8
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc010808, obi_addr=0x12200c0, len=8, std=128, reps=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 408020ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 408020ns
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc010808, obi_addr=0x1a200c0, len=8, std=128, reps=8
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc010808, obi_addr=0x2a200c0, len=8, std=128, reps=8
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc010808, obi_addr=0x3a200c0, len=8, std=128, reps=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 408265ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 408375ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 408520ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 408520ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 408955ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 408955ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 409200ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 409310ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 409455ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 409455ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20000, w=0x200c0, y=0x20100, m=12, n=8, k=4
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 414790ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 416010ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820000, w=0x8200c0, y=0x820100, m=12, n=8, k=4
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 422245ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 423465ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 2] iDMA 1D with parameter: dir=0, axi_addr=0x120160, obi_addr=0x220160, len=96
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 430860ns
# [mhartid 32] RedMulE with parameter: x=0x2020000, w=0x20200c0, y=0x2020100, m=12, n=8, k=4
# [mhartid 48] RedMulE with parameter: x=0x3020000, w=0x30200c0, y=0x3020100, m=12, n=8, k=4
# [mhartid 24] RedMulE with parameter: x=0x1820000, w=0x18200c0, y=0x1820100, m=12, n=8, k=4
# [mhartid 40] RedMulE with parameter: x=0x2820000, w=0x28200c0, y=0x2820100, m=12, n=8, k=4
# [mhartid 56] RedMulE with parameter: x=0x3820000, w=0x38200c0, y=0x3820100, m=12, n=8, k=4
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 431730ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 431730ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 431750ns
# [mhartid 16] RedMulE with parameter: x=0x1020000, w=0x10200c0, y=0x1020100, m=12, n=8, k=4
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 431895ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 431895ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 432040ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 432470ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 432950ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 432950ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 432970ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 433115ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 433115ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 433260ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x920160, obi_addr=0xa20160, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 435395ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 437015ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010410, obi_addr=0x1200c0, len=8, std=128, reps=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 437560ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 438345ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320000, w=0x3200c0, y=0x320100, m=12, n=8, k=4
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 440775ns
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc010410, obi_addr=0x9200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 442000ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 442230ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1450ns (290 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 442780ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [mhartid 11] RedMulE with parameter: x=0xb20000, w=0xb200c0, y=0xb20100, m=12, n=8, k=4
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 445515ns
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x2120160, obi_addr=0x2220160, len=96
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x3120160, obi_addr=0x3220160, len=96
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0x1120160, obi_addr=0x1220160, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 446120ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 446120ns
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1920160, obi_addr=0x1a20160, len=96
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2920160, obi_addr=0x2a20160, len=96
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3920160, obi_addr=0x3a20160, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 446380ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 446480ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 446625ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 446625ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 446970ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1450ns (290 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 447755ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 447755ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 448050ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1665ns (333 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 448105ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 448250ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 448250ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc010410, obi_addr=0x21200c0, len=8, std=128, reps=8
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc010410, obi_addr=0x31200c0, len=8, std=128, reps=8
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc010410, obi_addr=0x11200c0, len=8, std=128, reps=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 452185ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 452185ns
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc010410, obi_addr=0x19200c0, len=8, std=128, reps=8
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc010410, obi_addr=0x29200c0, len=8, std=128, reps=8
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc010410, obi_addr=0x39200c0, len=8, std=128, reps=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 452410ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 452545ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 452690ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 452690ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 452970ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 452970ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 453195ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 453320ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 453465ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 453465ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [mhartid 35] RedMulE with parameter: x=0x2320000, w=0x23200c0, y=0x2320100, m=12, n=8, k=4
# [mhartid 51] RedMulE with parameter: x=0x3320000, w=0x33200c0, y=0x3320100, m=12, n=8, k=4
# [mhartid 19] RedMulE with parameter: x=0x1320000, w=0x13200c0, y=0x1320100, m=12, n=8, k=4
# [mhartid 27] RedMulE with parameter: x=0x1b20000, w=0x1b200c0, y=0x1b20100, m=12, n=8, k=4
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 457400ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 457400ns
# [mhartid 43] RedMulE with parameter: x=0x2b20000, w=0x2b200c0, y=0x2b20100, m=12, n=8, k=4
# [mhartid 59] RedMulE with parameter: x=0x3b20000, w=0x3b200c0, y=0x3b20100, m=12, n=8, k=4
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 457645ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 457870ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 458015ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 458015ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 458855ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1450ns (290 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 458855ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1450ns (290 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 459100ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1450ns (290 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 459340ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1465ns (293 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 459485ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1465ns (293 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 459485ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1465ns (293 clock cycles)
# [mhartid 1] iDMA 1D with parameter: dir=0, axi_addr=0x20100, obi_addr=0x120100, len=96
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 470685ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 472325ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [mhartid 2] RedMulE with parameter: x=0x220000, w=0x2200c0, y=0x220160, m=12, n=8, k=4
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 474790ns
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x820100, obi_addr=0x920100, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 475755ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 476010ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010018, obi_addr=0x200c0, len=8, std=128, reps=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 476695ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 477310ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 477385ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [mhartid 10] RedMulE with parameter: x=0xa20000, w=0xa200c0, y=0xa20160, m=12, n=8, k=4
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 479385ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 480605ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc010018, obi_addr=0x8200c0, len=8, std=128, reps=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 481755ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 482370ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x320100, obi_addr=0x420100, len=96
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 486105ns
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x2020100, obi_addr=0x2120100, len=96
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x3020100, obi_addr=0x3120100, len=96
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x1020100, obi_addr=0x1120100, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 487070ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 487070ns
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1820100, obi_addr=0x1920100, len=96
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2820100, obi_addr=0x2920100, len=96
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3820100, obi_addr=0x3920100, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 487310ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 487420ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 487565ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 487565ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 488295ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 2185ns (437 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 488740ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1665ns (333 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 488740ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1665ns (333 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 488960ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 489095ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 489240ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 489240ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0xb20100, obi_addr=0xc20100, len=96
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 490850ns
# [mhartid 34] RedMulE with parameter: x=0x2220000, w=0x22200c0, y=0x2220160, m=12, n=8, k=4
# [mhartid 50] RedMulE with parameter: x=0x3220000, w=0x32200c0, y=0x3220160, m=12, n=8, k=4
# [mhartid 18] RedMulE with parameter: x=0x1220000, w=0x12200c0, y=0x1220160, m=12, n=8, k=4
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 491820ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 491820ns
# [mhartid 26] RedMulE with parameter: x=0x1a20000, w=0x1a200c0, y=0x1a20160, m=12, n=8, k=4
# [mhartid 42] RedMulE with parameter: x=0x2a20000, w=0x2a200c0, y=0x2a20160, m=12, n=8, k=4
# [mhartid 58] RedMulE with parameter: x=0x3a20000, w=0x3a200c0, y=0x3a20160, m=12, n=8, k=4
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 492130ns
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc010018, obi_addr=0x20200c0, len=8, std=128, reps=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc010018, obi_addr=0x30200c0, len=8, std=128, reps=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 492245ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 492390ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 492390ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc010018, obi_addr=0x10200c0, len=8, std=128, reps=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 492490ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 492490ns
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc010018, obi_addr=0x18200c0, len=8, std=128, reps=8
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc010018, obi_addr=0x28200c0, len=8, std=128, reps=8
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc010018, obi_addr=0x38200c0, len=8, std=128, reps=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 492735ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 492805ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 492950ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 492950ns
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c08, obi_addr=0x3200c0, len=8, std=128, reps=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 493040ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 493040ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 493060ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 2205ns (441 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 493105ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 493105ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 493345ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 493350ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 493350ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 493420ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 493465ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 493565ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 493565ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 493610ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 493610ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 494450ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c08, obi_addr=0xb200c0, len=8, std=128, reps=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 498155ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 499260ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x2320100, obi_addr=0x2420100, len=96
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x3320100, obi_addr=0x3420100, len=96
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0x1320100, obi_addr=0x1420100, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 503980ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 503980ns
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1b20100, obi_addr=0x1c20100, len=96
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 504220ns
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2b20100, obi_addr=0x2c20100, len=96
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3b20100, obi_addr=0x3c20100, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 504550ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 504695ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 504695ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 506145ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 2160ns (432 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 506145ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 2160ns (432 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 506385ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 2160ns (432 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 506700ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 2145ns (429 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 506845ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 2145ns (429 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 506845ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 2145ns (429 clock cycles)
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c08, obi_addr=0x23200c0, len=8, std=128, reps=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c08, obi_addr=0x33200c0, len=8, std=128, reps=8
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c08, obi_addr=0x13200c0, len=8, std=128, reps=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 510535ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 510535ns
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c08, obi_addr=0x1b200c0, len=8, std=128, reps=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 510775ns
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c08, obi_addr=0x2b200c0, len=8, std=128, reps=8
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c08, obi_addr=0x3b200c0, len=8, std=128, reps=8
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 511045ns
# [mhartid 1] RedMulE with parameter: x=0x120000, w=0x1200c0, y=0x120100, m=12, n=8, k=4
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 511190ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 511190ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 511400ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 511650ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1110ns (222 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 511650ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1110ns (222 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 511880ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 512160ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1110ns (222 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 512285ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 512285ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 512620ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015018, obi_addr=0x20160, len=8, std=128, reps=12
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 515540ns
# [mhartid 9] RedMulE with parameter: x=0x920000, w=0x9200c0, y=0x920100, m=12, n=8, k=4
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 516375ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 516460ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 517680ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc015618, obi_addr=0x820160, len=8, std=128, reps=12
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 521145ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 521985ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 33] RedMulE with parameter: x=0x2120000, w=0x21200c0, y=0x2120100, m=12, n=8, k=4
# [mhartid 49] RedMulE with parameter: x=0x3120000, w=0x31200c0, y=0x3120100, m=12, n=8, k=4
# [mhartid 17] RedMulE with parameter: x=0x1120000, w=0x11200c0, y=0x1120100, m=12, n=8, k=4
# [mhartid 25] RedMulE with parameter: x=0x1920000, w=0x19200c0, y=0x1920100, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 529530ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 529530ns
# [mhartid 41] RedMulE with parameter: x=0x2920000, w=0x29200c0, y=0x2920100, m=12, n=8, k=4
# [mhartid 57] RedMulE with parameter: x=0x3920000, w=0x39200c0, y=0x3920100, m=12, n=8, k=4
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 529730ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 529820ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 529990ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 529990ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 530750ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 530750ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 530950ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 531040ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 531210ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 531210ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc016818, obi_addr=0x2020160, len=8, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc017418, obi_addr=0x3020160, len=8, std=128, reps=12
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c18, obi_addr=0x1020160, len=8, std=128, reps=12
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 532540ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 532540ns
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc016218, obi_addr=0x1820160, len=8, std=128, reps=12
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e18, obi_addr=0x2820160, len=8, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a18, obi_addr=0x3820160, len=8, std=128, reps=12
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 532795ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 532845ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 532955ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 532955ns
# [mhartid 3] iDMA 1D with parameter: dir=0, axi_addr=0x220160, obi_addr=0x320160, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 533375ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 533375ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 533465ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 533630ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 533685ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 533805ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 533805ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 535055ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0xa20160, obi_addr=0xb20160, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 538360ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 539985ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010810, obi_addr=0x2200c0, len=8, std=128, reps=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 540885ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 541820ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [mhartid 4] RedMulE with parameter: x=0x420000, w=0x4200c0, y=0x420100, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 543960ns
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc010810, obi_addr=0xa200c0, len=8, std=128, reps=8
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 545465ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 545670ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 546620ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [mhartid 12] RedMulE with parameter: x=0xc20000, w=0xc200c0, y=0xc20100, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 548770ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 550270ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1495ns (299 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20000, w=0x200c0, y=0x20160, m=12, n=8, k=4
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 550730ns
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x2220160, obi_addr=0x2320160, len=96
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x3220160, obi_addr=0x3320160, len=96
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0x1220160, obi_addr=0x1320160, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 551905ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 551905ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 551950ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1a20160, obi_addr=0x1b20160, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 552160ns
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2a20160, obi_addr=0x2b20160, len=96
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3a20160, obi_addr=0x3b20160, len=96
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 552485ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 552565ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 552565ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 553535ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 553535ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 553790ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 554110ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 554190ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 554190ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820000, w=0x8200c0, y=0x820160, m=12, n=8, k=4
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 558175ns
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc010810, obi_addr=0x22200c0, len=8, std=128, reps=8
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc010810, obi_addr=0x32200c0, len=8, std=128, reps=8
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc010810, obi_addr=0x12200c0, len=8, std=128, reps=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 558640ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 558640ns
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc010810, obi_addr=0x1a200c0, len=8, std=128, reps=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 558895ns
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc010810, obi_addr=0x2a200c0, len=8, std=128, reps=8
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc010810, obi_addr=0x3a200c0, len=8, std=128, reps=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 559195ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 559285ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 559285ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 559395ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 559580ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 559580ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 559835ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 560140ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 560220ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 560220ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420000, w=0x24200c0, y=0x2420100, m=12, n=8, k=4
# [mhartid 52] RedMulE with parameter: x=0x3420000, w=0x34200c0, y=0x3420100, m=12, n=8, k=4
# [mhartid 20] RedMulE with parameter: x=0x1420000, w=0x14200c0, y=0x1420100, m=12, n=8, k=4
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 563725ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 563725ns
# [mhartid 28] RedMulE with parameter: x=0x1c20000, w=0x1c200c0, y=0x1c20100, m=12, n=8, k=4
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 563980ns
# [mhartid 44] RedMulE with parameter: x=0x2c20000, w=0x2c200c0, y=0x2c20100, m=12, n=8, k=4
# [mhartid 60] RedMulE with parameter: x=0x3c20000, w=0x3c200c0, y=0x3c20100, m=12, n=8, k=4
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 564485ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 564535ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 564535ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 565230ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 565230ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 565485ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 565985ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1495ns (299 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 566045ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1505ns (301 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 566045ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1505ns (301 clock cycles)
# [mhartid 32] RedMulE with parameter: x=0x2020000, w=0x20200c0, y=0x2020160, m=12, n=8, k=4
# [mhartid 48] RedMulE with parameter: x=0x3020000, w=0x30200c0, y=0x3020160, m=12, n=8, k=4
# [mhartid 16] RedMulE with parameter: x=0x1020000, w=0x10200c0, y=0x1020160, m=12, n=8, k=4
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 571170ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 571170ns
# [mhartid 24] RedMulE with parameter: x=0x1820000, w=0x18200c0, y=0x1820160, m=12, n=8, k=4
# [mhartid 40] RedMulE with parameter: x=0x2820000, w=0x28200c0, y=0x2820160, m=12, n=8, k=4
# [mhartid 56] RedMulE with parameter: x=0x3820000, w=0x38200c0, y=0x3820160, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 571425ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 571475ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 571680ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 571680ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 572390ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 572390ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 572645ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 572695ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 572900ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 572900ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 2] iDMA 1D with parameter: dir=0, axi_addr=0x120100, obi_addr=0x220100, len=96
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 577785ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 579430ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320000, w=0x3200c0, y=0x320160, m=12, n=8, k=4
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 580285ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 581505ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x920100, obi_addr=0xa20100, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 582630ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010418, obi_addr=0x1200c0, len=8, std=128, reps=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 584255ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 584445ns
# [mhartid 11] RedMulE with parameter: x=0xb20000, w=0xb200c0, y=0xb20160, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 585230ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 585320ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 586540ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc010418, obi_addr=0x9200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 589220ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 589995ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x420100, obi_addr=0x520100, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 592765ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 595025ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2255ns (451 clock cycles)
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x2120100, obi_addr=0x2220100, len=96
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x3120100, obi_addr=0x3220100, len=96
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0x1120100, obi_addr=0x1220100, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 596725ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 596725ns
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1920100, obi_addr=0x1a20100, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 596980ns
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2920100, obi_addr=0x2a20100, len=96
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3920100, obi_addr=0x3a20100, len=96
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0xc20100, obi_addr=0xd20100, len=96
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 597325ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 597450ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 597450ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 597625ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 598400ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 598400ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 598655ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 598955ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 599085ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 599085ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 599890ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2260ns (452 clock cycles)
# [mhartid 35] RedMulE with parameter: x=0x2320000, w=0x23200c0, y=0x2320160, m=12, n=8, k=4
# [mhartid 51] RedMulE with parameter: x=0x3320000, w=0x33200c0, y=0x3320160, m=12, n=8, k=4
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc011008, obi_addr=0x4200c0, len=8, std=128, reps=8
# [mhartid 19] RedMulE with parameter: x=0x1320000, w=0x13200c0, y=0x1320160, m=12, n=8, k=4
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 600575ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 600575ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 600780ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 600830ns
# [mhartid 27] RedMulE with parameter: x=0x1b20000, w=0x1b200c0, y=0x1b20160, m=12, n=8, k=4
# [mhartid 43] RedMulE with parameter: x=0x2b20000, w=0x2b200c0, y=0x2b20160, m=12, n=8, k=4
# [mhartid 59] RedMulE with parameter: x=0x3b20000, w=0x3b200c0, y=0x3b20160, m=12, n=8, k=4
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 601315ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 601395ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 601395ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 601795ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 601795ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 602040ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 602050ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 602535ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc010418, obi_addr=0x21200c0, len=8, std=128, reps=8
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc010418, obi_addr=0x31200c0, len=8, std=128, reps=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 602615ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 602615ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc010418, obi_addr=0x11200c0, len=8, std=128, reps=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 602885ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 602885ns
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc010418, obi_addr=0x19200c0, len=8, std=128, reps=8
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc010418, obi_addr=0x29200c0, len=8, std=128, reps=8
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc010418, obi_addr=0x39200c0, len=8, std=128, reps=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 603140ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 603365ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 603415ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 603415ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 603660ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 603660ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 603915ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 604140ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 604190ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 604190ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc011008, obi_addr=0xc200c0, len=8, std=128, reps=8
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 605645ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 606910ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x2420100, obi_addr=0x2520100, len=96
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x3420100, obi_addr=0x3520100, len=96
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0x1420100, obi_addr=0x1520100, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 613890ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 613890ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 614145ns
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1c20100, obi_addr=0x1d20100, len=96
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2c20100, obi_addr=0x2d20100, len=96
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3c20100, obi_addr=0x3d20100, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 614705ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 614730ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 614730ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 616140ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2245ns (449 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 616140ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2245ns (449 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 616395ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2245ns (449 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 616940ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2230ns (446 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 616965ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2230ns (446 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 616965ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2230ns (446 clock cycles)
# [mhartid 1] iDMA 1D with parameter: dir=0, axi_addr=0x20160, obi_addr=0x120160, len=96
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 617585ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 619235ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc011008, obi_addr=0x24200c0, len=8, std=128, reps=8
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc011008, obi_addr=0x34200c0, len=8, std=128, reps=8
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc011008, obi_addr=0x14200c0, len=8, std=128, reps=8
# [mhartid 2] RedMulE with parameter: x=0x220000, w=0x2200c0, y=0x220100, m=12, n=8, k=4
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 621150ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 621150ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 621405ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 621430ns
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc011008, obi_addr=0x1c200c0, len=8, std=128, reps=8
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc011008, obi_addr=0x2c200c0, len=8, std=128, reps=8
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc011008, obi_addr=0x3c200c0, len=8, std=128, reps=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 621980ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 622010ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 622010ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 622425ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1270ns (254 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 622425ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1270ns (254 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 622650ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x820160, obi_addr=0x920160, len=96
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 622680ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1270ns (254 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 622950ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 623240ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 623270ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 623270ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x200c0, len=8, std=128, reps=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 623655ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 624275ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 624630ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [mhartid 10] RedMulE with parameter: x=0xa20000, w=0xa200c0, y=0xa20100, m=12, n=8, k=4
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 626350ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 627570ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x8200c0, len=8, std=128, reps=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 628965ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 629580ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x2020160, obi_addr=0x2120160, len=96
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x3020160, obi_addr=0x3120160, len=96
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x1020160, obi_addr=0x1120160, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 637745ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 637745ns
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1820160, obi_addr=0x1920160, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 638000ns
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2820160, obi_addr=0x2920160, len=96
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3820160, obi_addr=0x3920160, len=96
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 638280ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 638345ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 638345ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 639430ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1680ns (336 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 639430ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1680ns (336 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 639685ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1680ns (336 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 639965ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1680ns (336 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 640015ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1665ns (333 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 640015ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1665ns (333 clock cycles)
# [mhartid 34] RedMulE with parameter: x=0x2220000, w=0x22200c0, y=0x2220100, m=12, n=8, k=4
# [mhartid 50] RedMulE with parameter: x=0x3220000, w=0x32200c0, y=0x3220100, m=12, n=8, k=4
# [mhartid 18] RedMulE with parameter: x=0x1220000, w=0x12200c0, y=0x1220100, m=12, n=8, k=4
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 642140ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 642140ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 642395ns
# [mhartid 26] RedMulE with parameter: x=0x1a20000, w=0x1a200c0, y=0x1a20100, m=12, n=8, k=4
# [mhartid 42] RedMulE with parameter: x=0x2a20000, w=0x2a200c0, y=0x2a20100, m=12, n=8, k=4
# [mhartid 58] RedMulE with parameter: x=0x3a20000, w=0x3a200c0, y=0x3a20100, m=12, n=8, k=4
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 642855ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 642955ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 642955ns
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x20200c0, len=8, std=128, reps=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x30200c0, len=8, std=128, reps=8
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x10200c0, len=8, std=128, reps=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 643270ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 643270ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 643360ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 643360ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x18200c0, len=8, std=128, reps=8
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x28200c0, len=8, std=128, reps=8
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x38200c0, len=8, std=128, reps=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 643525ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 643615ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x320160, obi_addr=0x420160, len=96
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 643720ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 643725ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 643725ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 643910ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 635ns (127 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 643910ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 635ns (127 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 644075ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 644110ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 644165ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 635ns (127 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 644175ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 644175ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 644340ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 644340ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 644340ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 645700ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0xb20160, obi_addr=0xc20160, len=96
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 648980ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 650560ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c10, obi_addr=0x3200c0, len=8, std=128, reps=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 652155ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 653260ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [mhartid 5] RedMulE with parameter: x=0x520000, w=0x5200c0, y=0x520100, m=12, n=8, k=4
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 654930ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 656465ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1530ns (306 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c10, obi_addr=0xb200c0, len=8, std=128, reps=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 657110ns
# [mhartid 1] RedMulE with parameter: x=0x120000, w=0x1200c0, y=0x120160, m=12, n=8, k=4
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 658205ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 658290ns
# [mhartid 13] RedMulE with parameter: x=0xd20000, w=0xd200c0, y=0xd20100, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 659510ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 659890ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 661425ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1530ns (306 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015020, obi_addr=0x20100, len=8, std=128, reps=12
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 662505ns
# [mhartid 9] RedMulE with parameter: x=0x920000, w=0x9200c0, y=0x920160, m=12, n=8, k=4
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 663370ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 860ns (172 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 663655ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 664875ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x2320160, obi_addr=0x2420160, len=96
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x3320160, obi_addr=0x3420160, len=96
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0x1320160, obi_addr=0x1420160, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 665735ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 665735ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 665990ns
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1b20160, obi_addr=0x1c20160, len=96
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2b20160, obi_addr=0x2c20160, len=96
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3b20160, obi_addr=0x3c20160, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 666620ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 666650ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 666650ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 667355ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 667355ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 667610ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc015620, obi_addr=0x820100, len=8, std=128, reps=12
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 668260ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 668325ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 668325ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 668385ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 669225ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c10, obi_addr=0x23200c0, len=8, std=128, reps=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c10, obi_addr=0x33200c0, len=8, std=128, reps=8
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c10, obi_addr=0x13200c0, len=8, std=128, reps=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 673185ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 673185ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 673445ns
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c10, obi_addr=0x2b200c0, len=8, std=128, reps=8
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c10, obi_addr=0x3b200c0, len=8, std=128, reps=8
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c10, obi_addr=0x1b200c0, len=8, std=128, reps=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 674110ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 674110ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 674130ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 674290ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 674290ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 674550ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 675210ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 675210ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 675240ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1105ns (221 clock cycles)
# [mhartid 37] RedMulE with parameter: x=0x2520000, w=0x25200c0, y=0x2520100, m=12, n=8, k=4
# [mhartid 53] RedMulE with parameter: x=0x3520000, w=0x35200c0, y=0x3520100, m=12, n=8, k=4
# [mhartid 21] RedMulE with parameter: x=0x1520000, w=0x15200c0, y=0x1520100, m=12, n=8, k=4
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 678010ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 678010ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 678255ns
# [mhartid 45] RedMulE with parameter: x=0x2d20000, w=0x2d200c0, y=0x2d20100, m=12, n=8, k=4
# [mhartid 61] RedMulE with parameter: x=0x3d20000, w=0x3d200c0, y=0x3d20100, m=12, n=8, k=4
# [mhartid 29] RedMulE with parameter: x=0x1d20000, w=0x1d200c0, y=0x1d20100, m=12, n=8, k=4
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 678900ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 678900ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 678920ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 679545ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1530ns (306 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 679545ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1530ns (306 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 679790ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1530ns (306 clock cycles)
# [mhartid 33] RedMulE with parameter: x=0x2120000, w=0x21200c0, y=0x2120160, m=12, n=8, k=4
# [mhartid 49] RedMulE with parameter: x=0x3120000, w=0x31200c0, y=0x3120160, m=12, n=8, k=4
# [mhartid 17] RedMulE with parameter: x=0x1120000, w=0x11200c0, y=0x1120160, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 680245ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 680245ns
# [mhartid 25] RedMulE with parameter: x=0x1920000, w=0x19200c0, y=0x1920160, m=12, n=8, k=4
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 680435ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1530ns (306 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 680435ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1530ns (306 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 680460ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1535ns (307 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 680500ns
# [mhartid 41] RedMulE with parameter: x=0x2920000, w=0x29200c0, y=0x2920160, m=12, n=8, k=4
# [mhartid 57] RedMulE with parameter: x=0x3920000, w=0x39200c0, y=0x3920160, m=12, n=8, k=4
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 680730ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 680835ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 680835ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 681465ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 681465ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 681720ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 681950ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 682055ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 682055ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc016820, obi_addr=0x2020100, len=8, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc017420, obi_addr=0x3020100, len=8, std=128, reps=12
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 683300ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 683300ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c20, obi_addr=0x1020100, len=8, std=128, reps=12
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e20, obi_addr=0x2820100, len=8, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a20, obi_addr=0x3820100, len=8, std=128, reps=12
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc016220, obi_addr=0x1820100, len=8, std=128, reps=12
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 683615ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 683775ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 683775ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 683790ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 684140ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 684140ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 684460ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 684630ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 684630ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 684650ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [mhartid 3] iDMA 1D with parameter: dir=0, axi_addr=0x220100, obi_addr=0x320100, len=96
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 692250ns
# [mhartid 4] RedMulE with parameter: x=0x420000, w=0x4200c0, y=0x420160, m=12, n=8, k=4
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 693845ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 693940ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 695160ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0xa20100, obi_addr=0xb20100, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 697260ns
# [mhartid 0] RedMulE with parameter: x=0x20000, w=0x200c0, y=0x20100, m=12, n=8, k=4
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 697740ns
# [mhartid 12] RedMulE with parameter: x=0xc20000, w=0xc200c0, y=0xc20160, m=12, n=8, k=4
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 698850ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 698870ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 698960ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010818, obi_addr=0x2200c0, len=8, std=128, reps=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 699670ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 700090ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 700605ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc010818, obi_addr=0xa200c0, len=8, std=128, reps=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 704670ns
# [mhartid 8] RedMulE with parameter: x=0x820000, w=0x8200c0, y=0x820100, m=12, n=8, k=4
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 705380ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 705610ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x520100, obi_addr=0x620100, len=96
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 706600ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 706980ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 709310ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2325ns (465 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xd20100, obi_addr=0xe20100, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 711980ns
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x2220100, obi_addr=0x2320100, len=96
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x3220100, obi_addr=0x3320100, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 714325ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2340ns (468 clock cycles)
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0x1220100, obi_addr=0x1320100, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 714470ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 714470ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 714715ns
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc011408, obi_addr=0x5200c0, len=8, std=128, reps=8
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2a20100, obi_addr=0x2b20100, len=96
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3a20100, obi_addr=0x3b20100, len=96
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1a20100, obi_addr=0x1b20100, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 715420ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 715475ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 715475ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 715520ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 716145ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 716145ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 716355ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 716845ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420000, w=0x24200c0, y=0x2420160, m=12, n=8, k=4
# [mhartid 52] RedMulE with parameter: x=0x3420000, w=0x34200c0, y=0x3420160, m=12, n=8, k=4
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 717150ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 717150ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 717155ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [mhartid 20] RedMulE with parameter: x=0x1420000, w=0x14200c0, y=0x1420160, m=12, n=8, k=4
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 717500ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 717500ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 717730ns
# [mhartid 28] RedMulE with parameter: x=0x1c20000, w=0x1c200c0, y=0x1c20160, m=12, n=8, k=4
# [mhartid 44] RedMulE with parameter: x=0x2c20000, w=0x2c200c0, y=0x2c20160, m=12, n=8, k=4
# [mhartid 60] RedMulE with parameter: x=0x3c20000, w=0x3c200c0, y=0x3c20160, m=12, n=8, k=4
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 718495ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 718580ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 718580ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 718720ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 718720ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 718950ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 719715ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 719800ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 719800ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc011408, obi_addr=0xd200c0, len=8, std=128, reps=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 720435ns
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc010818, obi_addr=0x22200c0, len=8, std=128, reps=8
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc010818, obi_addr=0x32200c0, len=8, std=128, reps=8
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc010818, obi_addr=0x12200c0, len=8, std=128, reps=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 721435ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 721435ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 721580ns
# [mhartid 32] RedMulE with parameter: x=0x2020000, w=0x20200c0, y=0x2020100, m=12, n=8, k=4
# [mhartid 48] RedMulE with parameter: x=0x3020000, w=0x30200c0, y=0x3020100, m=12, n=8, k=4
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 721860ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc010818, obi_addr=0x2a200c0, len=8, std=128, reps=8
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc010818, obi_addr=0x3a200c0, len=8, std=128, reps=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 722010ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 722010ns
# [mhartid 16] RedMulE with parameter: x=0x1020000, w=0x10200c0, y=0x1020100, m=12, n=8, k=4
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc010818, obi_addr=0x1a200c0, len=8, std=128, reps=8
# [mhartid 24] RedMulE with parameter: x=0x1820000, w=0x18200c0, y=0x1820100, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 722280ns
# [mhartid 40] RedMulE with parameter: x=0x2820000, w=0x28200c0, y=0x2820100, m=12, n=8, k=4
# [mhartid 56] RedMulE with parameter: x=0x3820000, w=0x38200c0, y=0x3820100, m=12, n=8, k=4
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 722345ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 722345ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 722370ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 722385ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 722385ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 722505ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 722520ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 722550ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 722550ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 723230ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 723230ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 723290ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 723290ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 723315ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 723500ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 723725ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 723770ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 723770ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x2520100, obi_addr=0x2620100, len=96
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x3520100, obi_addr=0x3620100, len=96
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0x1520100, obi_addr=0x1620100, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 731420ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 731420ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 731675ns
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2d20100, obi_addr=0x2e20100, len=96
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3d20100, obi_addr=0x3e20100, len=96
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1d20100, obi_addr=0x1e20100, len=96
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 732415ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 732415ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 732430ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 733720ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2295ns (459 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 733720ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2295ns (459 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 733975ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2295ns (459 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 734745ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2310ns (462 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 734745ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2325ns (465 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 734745ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2325ns (465 clock cycles)
# [mhartid 2] iDMA 1D with parameter: dir=0, axi_addr=0x120160, obi_addr=0x220160, len=96
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 736510ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 738130ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320000, w=0x3200c0, y=0x320100, m=12, n=8, k=4
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc011408, obi_addr=0x25200c0, len=8, std=128, reps=8
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc011408, obi_addr=0x35200c0, len=8, std=128, reps=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 738725ns
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc011408, obi_addr=0x15200c0, len=8, std=128, reps=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 739110ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 739110ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 739360ns
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc011408, obi_addr=0x2d200c0, len=8, std=128, reps=8
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc011408, obi_addr=0x3d200c0, len=8, std=128, reps=8
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc011408, obi_addr=0x1d200c0, len=8, std=128, reps=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 739945ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 740035ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 740035ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 740140ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 740530ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 740530ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 740775ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x920160, obi_addr=0xa20160, len=96
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 741455ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 741455ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 741545ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 741555ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010420, obi_addr=0x1200c0, len=8, std=128, reps=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 743160ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 743210ns
# [mhartid 11] RedMulE with parameter: x=0xb20000, w=0xb200c0, y=0xb20100, m=12, n=8, k=4
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 743820ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 743995ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 745040ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc010420, obi_addr=0x9200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 748250ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 749035ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x2120160, obi_addr=0x2220160, len=96
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x3120160, obi_addr=0x3220160, len=96
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0x1120160, obi_addr=0x1220160, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 759510ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 759510ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 759675ns
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2920160, obi_addr=0x2a20160, len=96
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3920160, obi_addr=0x3a20160, len=96
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1920160, obi_addr=0x1a20160, len=96
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 760430ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 760430ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 760485ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 761150ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 761150ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 761350ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x420160, obi_addr=0x520160, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 761885ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 762070ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 762070ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 762140ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1650ns (330 clock cycles)
# [mhartid 35] RedMulE with parameter: x=0x2320000, w=0x23200c0, y=0x2320100, m=12, n=8, k=4
# [mhartid 51] RedMulE with parameter: x=0x3320000, w=0x33200c0, y=0x3320100, m=12, n=8, k=4
# [mhartid 19] RedMulE with parameter: x=0x1320000, w=0x13200c0, y=0x1320100, m=12, n=8, k=4
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 762855ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 762855ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 763090ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 763465ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 27] RedMulE with parameter: x=0x1b20000, w=0x1b200c0, y=0x1b20100, m=12, n=8, k=4
# [mhartid 43] RedMulE with parameter: x=0x2b20000, w=0x2b200c0, y=0x2b20100, m=12, n=8, k=4
# [mhartid 59] RedMulE with parameter: x=0x3b20000, w=0x3b200c0, y=0x3b20100, m=12, n=8, k=4
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 763990ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 764050ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 764050ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 764075ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 764075ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 764310ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 765210ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 765270ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 765270ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc010420, obi_addr=0x21200c0, len=8, std=128, reps=8
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc010420, obi_addr=0x31200c0, len=8, std=128, reps=8
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc010420, obi_addr=0x11200c0, len=8, std=128, reps=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 765595ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 765595ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 765800ns
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc010420, obi_addr=0x29200c0, len=8, std=128, reps=8
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc010420, obi_addr=0x39200c0, len=8, std=128, reps=8
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc010420, obi_addr=0x19200c0, len=8, std=128, reps=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 766370ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 766370ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 766480ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 766480ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0xc20160, obi_addr=0xd20160, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 766585ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 766630ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 766995ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 767265ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 767265ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 767420ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 785ns (157 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 768585ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc011010, obi_addr=0x4200c0, len=8, std=128, reps=8
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 770715ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 771975ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620000, w=0x6200c0, y=0x620100, m=12, n=8, k=4
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 773365ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 774950ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc011010, obi_addr=0xc200c0, len=8, std=128, reps=8
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 775815ns
# [mhartid 1] iDMA 1D with parameter: dir=0, axi_addr=0x20100, obi_addr=0x120100, len=96
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 776320ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 777085ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1265ns (253 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20000, w=0xe200c0, y=0xe20100, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 777970ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 778445ns
# [mhartid 2] RedMulE with parameter: x=0x220000, w=0x2200c0, y=0x220160, m=12, n=8, k=4
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 780020ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 780120ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 781340ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x820100, obi_addr=0x920100, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 781995ns
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010028, obi_addr=0x200c0, len=8, std=128, reps=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 782375ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 783005ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 625ns (125 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 783675ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [mhartid 10] RedMulE with parameter: x=0xa20000, w=0xa200c0, y=0xa20160, m=12, n=8, k=4
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 785210ns
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x2420160, obi_addr=0x2520160, len=96
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x3420160, obi_addr=0x3520160, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 786430ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0x1420160, obi_addr=0x1520160, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 786845ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 786845ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 787065ns
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2c20160, obi_addr=0x2d20160, len=96
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3c20160, obi_addr=0x3d20160, len=96
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1c20160, obi_addr=0x1d20160, len=96
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc010028, obi_addr=0x8200c0, len=8, std=128, reps=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 787935ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 787935ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 787975ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 788000ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 788500ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1650ns (330 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 788500ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1650ns (330 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 788615ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 788675ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 789580ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 789580ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 789640ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc011010, obi_addr=0x24200c0, len=8, std=128, reps=8
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc011010, obi_addr=0x34200c0, len=8, std=128, reps=8
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc011010, obi_addr=0x14200c0, len=8, std=128, reps=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 795075ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 795075ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 795340ns
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc011010, obi_addr=0x2c200c0, len=8, std=128, reps=8
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc011010, obi_addr=0x3c200c0, len=8, std=128, reps=8
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc011010, obi_addr=0x1c200c0, len=8, std=128, reps=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 795985ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 795985ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 796120ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 796340ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 796340ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 796605ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 797240ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 797240ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 797375ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 38] RedMulE with parameter: x=0x2620000, w=0x26200c0, y=0x2620100, m=12, n=8, k=4
# [mhartid 54] RedMulE with parameter: x=0x3620000, w=0x36200c0, y=0x3620100, m=12, n=8, k=4
# [mhartid 22] RedMulE with parameter: x=0x1620000, w=0x16200c0, y=0x1620100, m=12, n=8, k=4
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 799770ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 799770ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 799980ns
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x2020100, obi_addr=0x2120100, len=96
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x3020100, obi_addr=0x3120100, len=96
# [mhartid 46] RedMulE with parameter: x=0x2e20000, w=0x2e200c0, y=0x2e20100, m=12, n=8, k=4
# [mhartid 62] RedMulE with parameter: x=0x3e20000, w=0x3e200c0, y=0x3e20100, m=12, n=8, k=4
# [mhartid 30] RedMulE with parameter: x=0x1e20000, w=0x1e200c0, y=0x1e20100, m=12, n=8, k=4
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x1020100, obi_addr=0x1120100, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 800450ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 800450ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 800700ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 800875ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 800875ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 800920ns
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2820100, obi_addr=0x2920100, len=96
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3820100, obi_addr=0x3920100, len=96
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1820100, obi_addr=0x1920100, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 801345ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 801345ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 801345ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 801345ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 801560ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 801560ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 802125ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 802125ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 802385ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1680ns (336 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 802450ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 802450ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 802495ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 803010ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 803010ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 803220ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [mhartid 34] RedMulE with parameter: x=0x2220000, w=0x22200c0, y=0x2220160, m=12, n=8, k=4
# [mhartid 50] RedMulE with parameter: x=0x3220000, w=0x32200c0, y=0x3220160, m=12, n=8, k=4
# [mhartid 18] RedMulE with parameter: x=0x1220000, w=0x12200c0, y=0x1220160, m=12, n=8, k=4
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 805005ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 805005ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 805155ns
# [mhartid 42] RedMulE with parameter: x=0x2a20000, w=0x2a200c0, y=0x2a20160, m=12, n=8, k=4
# [mhartid 58] RedMulE with parameter: x=0x3a20000, w=0x3a200c0, y=0x3a20160, m=12, n=8, k=4
# [mhartid 26] RedMulE with parameter: x=0x1a20000, w=0x1a200c0, y=0x1a20160, m=12, n=8, k=4
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc010028, obi_addr=0x20200c0, len=8, std=128, reps=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc010028, obi_addr=0x30200c0, len=8, std=128, reps=8
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc010028, obi_addr=0x10200c0, len=8, std=128, reps=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 805930ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 805930ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 806010ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 806035ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 806035ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 806160ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 806225ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 806225ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 806375ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc010028, obi_addr=0x28200c0, len=8, std=128, reps=8
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc010028, obi_addr=0x38200c0, len=8, std=128, reps=8
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc010028, obi_addr=0x18200c0, len=8, std=128, reps=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 806675ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 635ns (127 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 806675ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 635ns (127 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 806790ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 625ns (125 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 806860ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 806860ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 806900ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 807150ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 807150ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 807230ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 807475ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 807475ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 807535ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 630ns (126 clock cycles)
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x320100, obi_addr=0x420100, len=96
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 813940ns
# [mhartid 5] RedMulE with parameter: x=0x520000, w=0x5200c0, y=0x520160, m=12, n=8, k=4
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 814690ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 815530ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 815910ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120000, w=0x1200c0, y=0x120100, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 817055ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 818275ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0xb20100, obi_addr=0xc20100, len=96
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 819155ns
# [mhartid 13] RedMulE with parameter: x=0xd20000, w=0xd200c0, y=0xd20160, m=12, n=8, k=4
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 819890ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 820750ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015028, obi_addr=0x20160, len=8, std=128, reps=12
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 821110ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 821250ns
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c18, obi_addr=0x3200c0, len=8, std=128, reps=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 822120ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 865ns (173 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 822210ns
# [mhartid 9] RedMulE with parameter: x=0x920000, w=0x9200c0, y=0x920100, m=12, n=8, k=4
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 822795ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 823315ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 824015ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c18, obi_addr=0xb200c0, len=8, std=128, reps=8
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc015628, obi_addr=0x820160, len=8, std=128, reps=12
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 827325ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 827475ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 828325ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 828450ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1120ns (224 clock cycles)
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x620100, obi_addr=0x720100, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 829025ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 831490ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2460ns (492 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xe20100, obi_addr=0xf20100, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 834140ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 836570ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 2425ns (485 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc011808, obi_addr=0x6200c0, len=8, std=128, reps=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 838240ns
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x2320100, obi_addr=0x2420100, len=96
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x3320100, obi_addr=0x3420100, len=96
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0x1320100, obi_addr=0x1420100, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 839620ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 839620ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 839815ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 839870ns
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2b20100, obi_addr=0x2c20100, len=96
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3b20100, obi_addr=0x3c20100, len=96
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1b20100, obi_addr=0x1c20100, len=96
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 840570ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 840570ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 840740ns
# [mhartid 37] RedMulE with parameter: x=0x2520000, w=0x25200c0, y=0x2520160, m=12, n=8, k=4
# [mhartid 53] RedMulE with parameter: x=0x3520000, w=0x35200c0, y=0x3520160, m=12, n=8, k=4
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 841240ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 841240ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 21] RedMulE with parameter: x=0x1520000, w=0x15200c0, y=0x1520160, m=12, n=8, k=4
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 841490ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 841645ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 841645ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 841810ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 842195ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 842195ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 842360ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 45] RedMulE with parameter: x=0x2d20000, w=0x2d200c0, y=0x2d20160, m=12, n=8, k=4
# [mhartid 61] RedMulE with parameter: x=0x3d20000, w=0x3d200c0, y=0x3d20160, m=12, n=8, k=4
# [mhartid 29] RedMulE with parameter: x=0x1d20000, w=0x1d200c0, y=0x1d20160, m=12, n=8, k=4
# [mhartid 33] RedMulE with parameter: x=0x2120000, w=0x21200c0, y=0x2120100, m=12, n=8, k=4
# [mhartid 49] RedMulE with parameter: x=0x3120000, w=0x31200c0, y=0x3120100, m=12, n=8, k=4
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 842855ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 842855ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 842865ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 842865ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc011808, obi_addr=0xe200c0, len=8, std=128, reps=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 842915ns
# [mhartid 17] RedMulE with parameter: x=0x1120000, w=0x11200c0, y=0x1120100, m=12, n=8, k=4
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 843030ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 843050ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 843050ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 843265ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 843365ns
# [mhartid 41] RedMulE with parameter: x=0x2920000, w=0x29200c0, y=0x2920100, m=12, n=8, k=4
# [mhartid 57] RedMulE with parameter: x=0x3920000, w=0x39200c0, y=0x3920100, m=12, n=8, k=4
# [mhartid 25] RedMulE with parameter: x=0x1920000, w=0x19200c0, y=0x1920100, m=12, n=8, k=4
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 843960ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 843960ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 844075ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 844075ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 844105ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 844135ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 844270ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 844270ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 844485ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 844940ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 845180ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 845180ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 845325ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc016828, obi_addr=0x2020160, len=8, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc017428, obi_addr=0x3020160, len=8, std=128, reps=12
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c28, obi_addr=0x1020160, len=8, std=128, reps=12
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 846165ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 846165ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 846325ns
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e28, obi_addr=0x2820160, len=8, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a28, obi_addr=0x3820160, len=8, std=128, reps=12
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc016228, obi_addr=0x1820160, len=8, std=128, reps=12
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c18, obi_addr=0x23200c0, len=8, std=128, reps=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c18, obi_addr=0x33200c0, len=8, std=128, reps=8
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 846935ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 846935ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 847010ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 847010ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c18, obi_addr=0x13200c0, len=8, std=128, reps=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 847045ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 847160ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 847175ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 847175ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 847415ns
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c18, obi_addr=0x2b200c0, len=8, std=128, reps=8
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c18, obi_addr=0x3b200c0, len=8, std=128, reps=8
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 847775ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 847775ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c18, obi_addr=0x1b200c0, len=8, std=128, reps=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 847880ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 848145ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 848145ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 848185ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 848270ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 848270ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 848515ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 849240ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 849240ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 849285ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20000, w=0x200c0, y=0x20160, m=12, n=8, k=4
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x2620100, obi_addr=0x2720100, len=96
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x3620100, obi_addr=0x3720100, len=96
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 856430ns
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0x1620100, obi_addr=0x1720100, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 856825ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 856825ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 857000ns
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2e20100, obi_addr=0x2f20100, len=96
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3e20100, obi_addr=0x3f20100, len=96
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1e20100, obi_addr=0x1f20100, len=96
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 857650ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 857945ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 857945ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 858025ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 859225ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 2395ns (479 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 859225ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 2395ns (479 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 859390ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 2385ns (477 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 860335ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 2385ns (477 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 860335ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2385ns (477 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 860430ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 2400ns (480 clock cycles)
# [mhartid 3] iDMA 1D with parameter: dir=0, axi_addr=0x220160, obi_addr=0x320160, len=96
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 862245ns
# [mhartid 4] RedMulE with parameter: x=0x420000, w=0x4200c0, y=0x420100, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 863340ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 863865ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820000, w=0x8200c0, y=0x820160, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 864560ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 864570ns
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc011808, obi_addr=0x26200c0, len=8, std=128, reps=8
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc011808, obi_addr=0x36200c0, len=8, std=128, reps=8
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc011808, obi_addr=0x16200c0, len=8, std=128, reps=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 865290ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 865290ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 865470ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 865790ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc011808, obi_addr=0x2e200c0, len=8, std=128, reps=8
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc011808, obi_addr=0x3e200c0, len=8, std=128, reps=8
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc011808, obi_addr=0x1e200c0, len=8, std=128, reps=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 866405ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 866405ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 866505ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 866880ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 866880ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 867055ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0xa20160, obi_addr=0xb20160, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 867455ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 867980ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 867980ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 868080ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 12] RedMulE with parameter: x=0xc20000, w=0xc200c0, y=0xc20100, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 868635ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 869060ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010820, obi_addr=0x2200c0, len=8, std=128, reps=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 869755ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 869855ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 870690ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc010820, obi_addr=0xa200c0, len=8, std=128, reps=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 874965ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 875915ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [mhartid 32] RedMulE with parameter: x=0x2020000, w=0x20200c0, y=0x2020160, m=12, n=8, k=4
# [mhartid 48] RedMulE with parameter: x=0x3020000, w=0x30200c0, y=0x3020160, m=12, n=8, k=4
# [mhartid 16] RedMulE with parameter: x=0x1020000, w=0x10200c0, y=0x1020160, m=12, n=8, k=4
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 884905ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 884905ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 885050ns
# [mhartid 40] RedMulE with parameter: x=0x2820000, w=0x28200c0, y=0x2820160, m=12, n=8, k=4
# [mhartid 56] RedMulE with parameter: x=0x3820000, w=0x38200c0, y=0x3820160, m=12, n=8, k=4
# [mhartid 24] RedMulE with parameter: x=0x1820000, w=0x18200c0, y=0x1820160, m=12, n=8, k=4
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 885715ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 885715ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 885745ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 886125ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 886125ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 886270ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 886935ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 886935ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 886965ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x520160, obi_addr=0x620160, len=96
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 887875ns
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x2220160, obi_addr=0x2320160, len=96
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x3220160, obi_addr=0x3320160, len=96
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0x1220160, obi_addr=0x1320160, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 888385ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 888385ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 888710ns
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2a20160, obi_addr=0x2b20160, len=96
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3a20160, obi_addr=0x3b20160, len=96
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1a20160, obi_addr=0x1b20160, len=96
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 889445ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 889445ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 889455ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 889520ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 890060ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 890060ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 890385ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420000, w=0x24200c0, y=0x2420100, m=12, n=8, k=4
# [mhartid 52] RedMulE with parameter: x=0x3420000, w=0x34200c0, y=0x3420100, m=12, n=8, k=4
# [mhartid 20] RedMulE with parameter: x=0x1420000, w=0x14200c0, y=0x1420100, m=12, n=8, k=4
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 890940ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 890940ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 891105ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 891105ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 891160ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 891165ns
# [mhartid 44] RedMulE with parameter: x=0x2c20000, w=0x2c200c0, y=0x2c20100, m=12, n=8, k=4
# [mhartid 60] RedMulE with parameter: x=0x3c20000, w=0x3c200c0, y=0x3c20100, m=12, n=8, k=4
# [mhartid 28] RedMulE with parameter: x=0x1c20000, w=0x1c200c0, y=0x1c20100, m=12, n=8, k=4
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 892040ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 892040ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 892160ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 892160ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 892250ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 892385ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xd20160, obi_addr=0xe20160, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 893055ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 893260ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 893260ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 893470ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 894640ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc010820, obi_addr=0x22200c0, len=8, std=128, reps=8
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc010820, obi_addr=0x32200c0, len=8, std=128, reps=8
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc010820, obi_addr=0x12200c0, len=8, std=128, reps=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 895350ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 895350ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 895685ns
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc010820, obi_addr=0x2a200c0, len=8, std=128, reps=8
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc010820, obi_addr=0x3a200c0, len=8, std=128, reps=8
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc010820, obi_addr=0x1a200c0, len=8, std=128, reps=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 896290ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 896290ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 896365ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 896365ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 896380ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 896620ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc011410, obi_addr=0x5200c0, len=8, std=128, reps=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 897305ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 897305ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 897325ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 897410ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 898825ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 7] RedMulE with parameter: x=0x720000, w=0x7200c0, y=0x720100, m=12, n=8, k=4
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 899700ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 901315ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc011410, obi_addr=0xd200c0, len=8, std=128, reps=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 902595ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 904010ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 15] RedMulE with parameter: x=0xf20000, w=0xf200c0, y=0xf20100, m=12, n=8, k=4
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 904785ns
# [mhartid 2] iDMA 1D with parameter: dir=0, axi_addr=0x120100, obi_addr=0x220100, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 906405ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 906695ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 908360ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320000, w=0x3200c0, y=0x320160, m=12, n=8, k=4
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 908765ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 909985ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x920100, obi_addr=0xa20100, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 911900ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010428, obi_addr=0x1200c0, len=8, std=128, reps=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 913350ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 913570ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1665ns (333 clock cycles)
# [mhartid 11] RedMulE with parameter: x=0xb20000, w=0xb200c0, y=0xb20160, m=12, n=8, k=4
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 914010ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 914130ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 915230ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x2520160, obi_addr=0x2620160, len=96
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x3520160, obi_addr=0x3620160, len=96
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0x1520160, obi_addr=0x1620160, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 916330ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 916330ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 916460ns
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2d20160, obi_addr=0x2e20160, len=96
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3d20160, obi_addr=0x3e20160, len=96
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1d20160, obi_addr=0x1e20160, len=96
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 917485ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 917485ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 917585ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 917945ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 917945ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 918070ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc010428, obi_addr=0x9200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 918615ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 919135ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 919135ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 919250ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 919420ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 800ns (160 clock cycles)
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc011410, obi_addr=0x25200c0, len=8, std=128, reps=8
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc011410, obi_addr=0x35200c0, len=8, std=128, reps=8
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc011410, obi_addr=0x15200c0, len=8, std=128, reps=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 925145ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 925145ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 925325ns
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc011410, obi_addr=0x2d200c0, len=8, std=128, reps=8
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc011410, obi_addr=0x3d200c0, len=8, std=128, reps=8
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc011410, obi_addr=0x1d200c0, len=8, std=128, reps=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 926305ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 926305ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 926430ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 926565ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 926565ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 926745ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 927720ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 927720ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 927845ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 39] RedMulE with parameter: x=0x2720000, w=0x27200c0, y=0x2720100, m=12, n=8, k=4
# [mhartid 55] RedMulE with parameter: x=0x3720000, w=0x37200c0, y=0x3720100, m=12, n=8, k=4
# [mhartid 23] RedMulE with parameter: x=0x1720000, w=0x17200c0, y=0x1720100, m=12, n=8, k=4
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 929515ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 929515ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 929700ns
# [mhartid 47] RedMulE with parameter: x=0x2f20000, w=0x2f200c0, y=0x2f20100, m=12, n=8, k=4
# [mhartid 63] RedMulE with parameter: x=0x3f20000, w=0x3f200c0, y=0x3f20100, m=12, n=8, k=4
# [mhartid 31] RedMulE with parameter: x=0x1f20000, w=0x1f200c0, y=0x1f20100, m=12, n=8, k=4
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 930750ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 930750ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 930820ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 931135ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 931135ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 931315ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 932365ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 932365ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 932440ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x2120100, obi_addr=0x2220100, len=96
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x3120100, obi_addr=0x3220100, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 933420ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 933420ns
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0x1120100, obi_addr=0x1220100, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 933760ns
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2920100, obi_addr=0x2a20100, len=96
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3920100, obi_addr=0x3a20100, len=96
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1920100, obi_addr=0x1a20100, len=96
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 934535ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 934535ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 934540ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 935100ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 935100ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 935425ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 936155ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 936155ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 936180ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [mhartid 35] RedMulE with parameter: x=0x2320000, w=0x23200c0, y=0x2320160, m=12, n=8, k=4
# [mhartid 51] RedMulE with parameter: x=0x3320000, w=0x33200c0, y=0x3320160, m=12, n=8, k=4
# [mhartid 19] RedMulE with parameter: x=0x1320000, w=0x13200c0, y=0x1320160, m=12, n=8, k=4
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 936785ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 936785ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 937115ns
# [mhartid 43] RedMulE with parameter: x=0x2b20000, w=0x2b200c0, y=0x2b20160, m=12, n=8, k=4
# [mhartid 59] RedMulE with parameter: x=0x3b20000, w=0x3b200c0, y=0x3b20160, m=12, n=8, k=4
# [mhartid 27] RedMulE with parameter: x=0x1b20000, w=0x1b200c0, y=0x1b20160, m=12, n=8, k=4
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 937985ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 937985ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 937990ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 938005ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 938005ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 938335ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 939205ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 939205ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 939210ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc010428, obi_addr=0x21200c0, len=8, std=128, reps=8
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc010428, obi_addr=0x31200c0, len=8, std=128, reps=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 939590ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 939590ns
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc010428, obi_addr=0x11200c0, len=8, std=128, reps=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 939910ns
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc010428, obi_addr=0x29200c0, len=8, std=128, reps=8
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc010428, obi_addr=0x39200c0, len=8, std=128, reps=8
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc010428, obi_addr=0x19200c0, len=8, std=128, reps=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 940370ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 940370ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 940580ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 940580ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 940620ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 940685ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 941365ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 941365ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 941405ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620000, w=0x6200c0, y=0x620160, m=12, n=8, k=4
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x420100, obi_addr=0x520100, len=96
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 943665ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 943750ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 944885ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 945330ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 1] iDMA 1D with parameter: dir=0, axi_addr=0x20160, obi_addr=0x120160, len=96
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 946390ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 948065ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20000, w=0xe200c0, y=0xe20160, m=12, n=8, k=4
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0xc20100, obi_addr=0xd20100, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 948910ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 949015ns
# [mhartid 2] RedMulE with parameter: x=0x220000, w=0x2200c0, y=0x220100, m=12, n=8, k=4
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 950130ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 950325ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 950630ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 951545ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x820160, obi_addr=0x920160, len=96
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010030, obi_addr=0x200c0, len=8, std=128, reps=8
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc011018, obi_addr=0x4200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 952350ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 952490ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 952700ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 953125ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 630ns (126 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 953960ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 953985ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [mhartid 10] RedMulE with parameter: x=0xa20000, w=0xa200c0, y=0xa20100, m=12, n=8, k=4
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 955565ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 956785ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc011018, obi_addr=0xc200c0, len=8, std=128, reps=8
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 957895ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc010030, obi_addr=0x8200c0, len=8, std=128, reps=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 958365ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 958995ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 625ns (125 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 959155ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=1, axi_addr=0xcc015000, obi_addr=0x720100, len=8, std=128, reps=12
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 967065ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 968930ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1860ns (372 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc015600, obi_addr=0xf20100, len=8, std=128, reps=12
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 972200ns
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x2420100, obi_addr=0x2520100, len=96
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x3420100, obi_addr=0x3520100, len=96
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0x1420100, obi_addr=0x1520100, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 972805ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 972805ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 973030ns
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2c20100, obi_addr=0x2d20100, len=96
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3c20100, obi_addr=0x3d20100, len=96
# [mhartid 38] RedMulE with parameter: x=0x2620000, w=0x26200c0, y=0x2620160, m=12, n=8, k=4
# [mhartid 54] RedMulE with parameter: x=0x3620000, w=0x36200c0, y=0x3620160, m=12, n=8, k=4
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1c20100, obi_addr=0x1d20100, len=96
# [mhartid 22] RedMulE with parameter: x=0x1620000, w=0x16200c0, y=0x1620160, m=12, n=8, k=4
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 974040ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1835ns (367 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 974060ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 974060ns
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x2020160, obi_addr=0x2120160, len=96
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x3020160, obi_addr=0x3120160, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 974125ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 974125ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 974205ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 974260ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 974415ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 974415ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 974420ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 974420ns
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x1020160, obi_addr=0x1120160, len=96
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 974695ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 974730ns
# [mhartid 46] RedMulE with parameter: x=0x2e20000, w=0x2e200c0, y=0x2e20160, m=12, n=8, k=4
# [mhartid 62] RedMulE with parameter: x=0x3e20000, w=0x3e200c0, y=0x3e20160, m=12, n=8, k=4
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2820160, obi_addr=0x2920160, len=96
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3820160, obi_addr=0x3920160, len=96
# [mhartid 30] RedMulE with parameter: x=0x1e20000, w=0x1e200c0, y=0x1e20160, m=12, n=8, k=4
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1820160, obi_addr=0x1920160, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 975345ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 975345ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 975410ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 975410ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 975435ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 975435ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 975445ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 975480ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 975640ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 975690ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 975690ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 975855ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 976100ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 976100ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 976405ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 976655ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 976655ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 976860ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 977070ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 977070ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 977115ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1665ns (333 clock cycles)
# [mhartid 34] RedMulE with parameter: x=0x2220000, w=0x22200c0, y=0x2220100, m=12, n=8, k=4
# [mhartid 50] RedMulE with parameter: x=0x3220000, w=0x32200c0, y=0x3220100, m=12, n=8, k=4
# [mhartid 18] RedMulE with parameter: x=0x1220000, w=0x12200c0, y=0x1220100, m=12, n=8, k=4
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 978845ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 978845ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 979135ns
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc010030, obi_addr=0x20200c0, len=8, std=128, reps=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc010030, obi_addr=0x30200c0, len=8, std=128, reps=8
# [mhartid 42] RedMulE with parameter: x=0x2a20000, w=0x2a200c0, y=0x2a20100, m=12, n=8, k=4
# [mhartid 58] RedMulE with parameter: x=0x3a20000, w=0x3a200c0, y=0x3a20100, m=12, n=8, k=4
# [mhartid 26] RedMulE with parameter: x=0x1a20000, w=0x1a200c0, y=0x1a20100, m=12, n=8, k=4
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 979940ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 979940ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc010030, obi_addr=0x10200c0, len=8, std=128, reps=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 980045ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 980045ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 980065ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 980065ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 980110ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 980235ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 980355ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 980560ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 980560ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc011018, obi_addr=0x24200c0, len=8, std=128, reps=8
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc011018, obi_addr=0x34200c0, len=8, std=128, reps=8
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc010030, obi_addr=0x28200c0, len=8, std=128, reps=8
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc010030, obi_addr=0x38200c0, len=8, std=128, reps=8
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc010030, obi_addr=0x18200c0, len=8, std=128, reps=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 980850ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc011018, obi_addr=0x14200c0, len=8, std=128, reps=8
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 980955ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 980955ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 981005ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 981080ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 981080ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 981265ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 981265ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 981280ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 981330ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 981585ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 625ns (125 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 981585ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 625ns (125 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 981635ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 625ns (125 clock cycles)
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc011018, obi_addr=0x2c200c0, len=8, std=128, reps=8
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc011018, obi_addr=0x3c200c0, len=8, std=128, reps=8
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc011018, obi_addr=0x1c200c0, len=8, std=128, reps=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 982250ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 982250ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 982345ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 982345ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 982455ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 982545ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 983525ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1270ns (254 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 983525ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1270ns (254 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 983715ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120000, w=0x1200c0, y=0x120160, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 987195ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 988415ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015030, obi_addr=0x20100, len=8, std=128, reps=12
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 991305ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 992140ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [mhartid 9] RedMulE with parameter: x=0x920000, w=0x9200c0, y=0x920160, m=12, n=8, k=4
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 993065ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 994285ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x320160, obi_addr=0x420160, len=96
# [mhartid 5] RedMulE with parameter: x=0x520000, w=0x5200c0, y=0x520100, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 995860ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 996000ns
# [mhartid 39] iDMA 2D with parameter: dir=1, axi_addr=0xcc016800, obi_addr=0x2720100, len=8, std=128, reps=12
# [mhartid 55] iDMA 2D with parameter: dir=1, axi_addr=0xcc017400, obi_addr=0x3720100, len=8, std=128, reps=12
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 997220ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c00, obi_addr=0x1720100, len=8, std=128, reps=12
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 997465ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 997560ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 997560ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc015630, obi_addr=0x820100, len=8, std=128, reps=12
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 997795ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 997880ns
# [mhartid 47] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e00, obi_addr=0x2f20100, len=8, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a00, obi_addr=0x3f20100, len=8, std=128, reps=12
# [mhartid 31] iDMA 2D with parameter: dir=1, axi_addr=0xcc016200, obi_addr=0x1f20100, len=8, std=128, reps=12
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 998715ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 998920ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 998920ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 998930ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 999430ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1865ns (373 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 999430ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1865ns (373 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 999655ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1855ns (371 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0xb20160, obi_addr=0xc20160, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1000795ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1870ns (374 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1000795ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1870ns (374 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1000815ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1880ns (376 clock cycles)
# [mhartid 13] RedMulE with parameter: x=0xd20000, w=0xd200c0, y=0xd20100, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1001090ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1001400ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1002620ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1002680ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c20, obi_addr=0x3200c0, len=8, std=128, reps=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1004150ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1005255ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c20, obi_addr=0xb200c0, len=8, std=128, reps=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1009300ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1010405ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [mhartid 33] RedMulE with parameter: x=0x2120000, w=0x21200c0, y=0x2120160, m=12, n=8, k=4
# [mhartid 49] RedMulE with parameter: x=0x3120000, w=0x31200c0, y=0x3120160, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1016940ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1016940ns
# [mhartid 17] RedMulE with parameter: x=0x1120000, w=0x11200c0, y=0x1120160, m=12, n=8, k=4
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1017285ns
# [mhartid 41] RedMulE with parameter: x=0x2920000, w=0x29200c0, y=0x2920160, m=12, n=8, k=4
# [mhartid 57] RedMulE with parameter: x=0x3920000, w=0x39200c0, y=0x3920160, m=12, n=8, k=4
# [mhartid 25] RedMulE with parameter: x=0x1920000, w=0x19200c0, y=0x1920160, m=12, n=8, k=4
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1017870ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1017870ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1017910ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1018160ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1018160ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1018505ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1019090ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1019090ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1019130ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc016830, obi_addr=0x2020100, len=8, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc017430, obi_addr=0x3020100, len=8, std=128, reps=12
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c30, obi_addr=0x1020100, len=8, std=128, reps=12
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1020070ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1020070ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1020295ns
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc016230, obi_addr=0x1820100, len=8, std=128, reps=12
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e30, obi_addr=0x2820100, len=8, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a30, obi_addr=0x3820100, len=8, std=128, reps=12
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1020910ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1020910ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1021080ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1021085ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1021085ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1021135ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1021915ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1021935ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1021935ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x2320160, obi_addr=0x2420160, len=96
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x3320160, obi_addr=0x3420160, len=96
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0x1320160, obi_addr=0x1420160, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1025535ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1025535ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1025735ns
# [mhartid 0] RedMulE with parameter: x=0x20000, w=0x200c0, y=0x20100, m=12, n=8, k=4
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2b20160, obi_addr=0x2c20160, len=96
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3b20160, obi_addr=0x3c20160, len=96
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1026375ns
# [mhartid 37] RedMulE with parameter: x=0x2520000, w=0x25200c0, y=0x2520100, m=12, n=8, k=4
# [mhartid 53] RedMulE with parameter: x=0x3520000, w=0x35200c0, y=0x3520100, m=12, n=8, k=4
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1b20160, obi_addr=0x1c20160, len=96
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1026795ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1026795ns
# [mhartid 21] RedMulE with parameter: x=0x1520000, w=0x15200c0, y=0x1520100, m=12, n=8, k=4
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1027065ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1027065ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1027080ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1027200ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1027200ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1027360ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1027390ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1650ns (330 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1027595ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 45] RedMulE with parameter: x=0x2d20000, w=0x2d200c0, y=0x2d20100, m=12, n=8, k=4
# [mhartid 61] RedMulE with parameter: x=0x3d20000, w=0x3d200c0, y=0x3d20100, m=12, n=8, k=4
# [mhartid 29] RedMulE with parameter: x=0x1d20000, w=0x1d200c0, y=0x1d20100, m=12, n=8, k=4
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1028285ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1028285ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1028460ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1028460ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1028465ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1028465ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1028580ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1028595ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1028700ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1029685ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1029685ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1029815ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c20, obi_addr=0x23200c0, len=8, std=128, reps=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c20, obi_addr=0x33200c0, len=8, std=128, reps=8
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c08, obi_addr=0x7200c0, len=8, std=128, reps=8
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c20, obi_addr=0x13200c0, len=8, std=128, reps=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1033185ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1033185ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1033370ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1033375ns
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c20, obi_addr=0x2b200c0, len=8, std=128, reps=8
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c20, obi_addr=0x3b200c0, len=8, std=128, reps=8
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c20, obi_addr=0x1b200c0, len=8, std=128, reps=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1034300ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1110ns (222 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1034300ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1110ns (222 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1034360ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1034360ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1034480ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1034510ns
# [mhartid 8] RedMulE with parameter: x=0x820000, w=0x8200c0, y=0x820100, m=12, n=8, k=4
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1034815ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1035105ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1035470ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1105ns (221 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1035470ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1105ns (221 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1035610ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1036035ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c08, obi_addr=0xf200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1038515ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1040250ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 3] iDMA 1D with parameter: dir=0, axi_addr=0x220100, obi_addr=0x320100, len=96
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1044205ns
# [mhartid 4] RedMulE with parameter: x=0x420000, w=0x4200c0, y=0x420160, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1045230ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1045795ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1046450ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0xa20100, obi_addr=0xb20100, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1049400ns
# [mhartid 12] RedMulE with parameter: x=0xc20000, w=0xc200c0, y=0xc20160, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1050530ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1051015ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010828, obi_addr=0x2200c0, len=8, std=128, reps=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1051610ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1051750ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1052545ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc010828, obi_addr=0xa200c0, len=8, std=128, reps=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1056815ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1057770ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 950ns (190 clock cycles)
# [mhartid 32] RedMulE with parameter: x=0x2020000, w=0x20200c0, y=0x2020100, m=12, n=8, k=4
# [mhartid 48] RedMulE with parameter: x=0x3020000, w=0x30200c0, y=0x3020100, m=12, n=8, k=4
# [mhartid 16] RedMulE with parameter: x=0x1020000, w=0x10200c0, y=0x1020100, m=12, n=8, k=4
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1058695ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1058695ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1058940ns
# [mhartid 40] RedMulE with parameter: x=0x2820000, w=0x28200c0, y=0x2820100, m=12, n=8, k=4
# [mhartid 56] RedMulE with parameter: x=0x3820000, w=0x38200c0, y=0x3820100, m=12, n=8, k=4
# [mhartid 24] RedMulE with parameter: x=0x1820000, w=0x18200c0, y=0x1820100, m=12, n=8, k=4
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1059695ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1059695ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1059700ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1059915ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1059915ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1060160ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1060915ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1060915ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1060920ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c08, obi_addr=0x27200c0, len=8, std=128, reps=8
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c08, obi_addr=0x37200c0, len=8, std=128, reps=8
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c08, obi_addr=0x17200c0, len=8, std=128, reps=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1064610ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1064610ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1064845ns
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c08, obi_addr=0x2f200c0, len=8, std=128, reps=8
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c08, obi_addr=0x3f200c0, len=8, std=128, reps=8
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c08, obi_addr=0x1f200c0, len=8, std=128, reps=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1065985ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1065985ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1066030ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1066345ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1066345ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1066580ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1067725ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1735ns (347 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1067725ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1735ns (347 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1067770ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1735ns (347 clock cycles)
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x2220100, obi_addr=0x2320100, len=96
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x3220100, obi_addr=0x3320100, len=96
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0x1220100, obi_addr=0x1320100, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1074465ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1074465ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1074670ns
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2a20100, obi_addr=0x2b20100, len=96
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3a20100, obi_addr=0x3b20100, len=96
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1a20100, obi_addr=0x1b20100, len=96
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1075720ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1075720ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1075865ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1076100ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1076100ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1076330ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420000, w=0x24200c0, y=0x2420160, m=12, n=8, k=4
# [mhartid 52] RedMulE with parameter: x=0x3420000, w=0x34200c0, y=0x3420160, m=12, n=8, k=4
# [mhartid 20] RedMulE with parameter: x=0x1420000, w=0x14200c0, y=0x1420160, m=12, n=8, k=4
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1076875ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1076875ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1077100ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1077355ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1077355ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1077505ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [mhartid 44] RedMulE with parameter: x=0x2c20000, w=0x2c200c0, y=0x2c20160, m=12, n=8, k=4
# [mhartid 60] RedMulE with parameter: x=0x3c20000, w=0x3c200c0, y=0x3c20160, m=12, n=8, k=4
# [mhartid 28] RedMulE with parameter: x=0x1c20000, w=0x1c200c0, y=0x1c20160, m=12, n=8, k=4
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1078095ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1078095ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1078250ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1078250ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1078320ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1078500ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1079470ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1079470ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1079720ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc010828, obi_addr=0x22200c0, len=8, std=128, reps=8
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc010828, obi_addr=0x32200c0, len=8, std=128, reps=8
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc010828, obi_addr=0x12200c0, len=8, std=128, reps=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1081210ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1081210ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1081435ns
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc010828, obi_addr=0x2a200c0, len=8, std=128, reps=8
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc010828, obi_addr=0x3a200c0, len=8, std=128, reps=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1082145ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1082145ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc010828, obi_addr=0x1a200c0, len=8, std=128, reps=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1082375ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1082455ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1082455ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1082615ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1083405ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1083405ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1083555ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x620160, obi_addr=0x720160, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1086140ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1087720ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 2] iDMA 1D with parameter: dir=0, axi_addr=0x120160, obi_addr=0x220160, len=96
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1088415ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1090055ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320000, w=0x3200c0, y=0x320100, m=12, n=8, k=4
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1090625ns
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xe20160, obi_addr=0xf20160, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1091310ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1091845ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1092890ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x920160, obi_addr=0xa20160, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1093705ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010430, obi_addr=0x1200c0, len=8, std=128, reps=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1095205ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1095345ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [mhartid 11] RedMulE with parameter: x=0xb20000, w=0xb200c0, y=0xb20100, m=12, n=8, k=4
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc011810, obi_addr=0x6200c0, len=8, std=128, reps=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1095920ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1095990ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1096390ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1097140ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1097980ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc010430, obi_addr=0x9200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1100375ns
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc011810, obi_addr=0xe200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1101155ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1101575ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1103160ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x2620160, obi_addr=0x2720160, len=96
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x3620160, obi_addr=0x3720160, len=96
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0x1620160, obi_addr=0x1720160, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1118765ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1118765ns
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x2120160, obi_addr=0x2220160, len=96
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x3120160, obi_addr=0x3220160, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1119060ns
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0x1120160, obi_addr=0x1220160, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1119215ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1119215ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1119435ns
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2e20160, obi_addr=0x2f20160, len=96
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3e20160, obi_addr=0x3f20160, len=96
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1e20160, obi_addr=0x1f20160, len=96
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2920160, obi_addr=0x2a20160, len=96
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3920160, obi_addr=0x3a20160, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1120245ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1120245ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1120285ns
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1920160, obi_addr=0x1a20160, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1120360ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1120360ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1120510ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1120510ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1120625ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1120650ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1120840ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1120840ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1121065ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1121840ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1121840ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1121875ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1122160ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1122160ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1122245ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 35] RedMulE with parameter: x=0x2320000, w=0x23200c0, y=0x2320100, m=12, n=8, k=4
# [mhartid 51] RedMulE with parameter: x=0x3320000, w=0x33200c0, y=0x3320100, m=12, n=8, k=4
# [mhartid 19] RedMulE with parameter: x=0x1320000, w=0x13200c0, y=0x1320100, m=12, n=8, k=4
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1122750ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1122750ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1123005ns
# [mhartid 43] RedMulE with parameter: x=0x2b20000, w=0x2b200c0, y=0x2b20100, m=12, n=8, k=4
# [mhartid 59] RedMulE with parameter: x=0x3b20000, w=0x3b200c0, y=0x3b20100, m=12, n=8, k=4
# [mhartid 27] RedMulE with parameter: x=0x1b20000, w=0x1b200c0, y=0x1b20100, m=12, n=8, k=4
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1123970ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1123970ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1124165ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1124165ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1124225ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1124295ns
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc010430, obi_addr=0x21200c0, len=8, std=128, reps=8
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc010430, obi_addr=0x31200c0, len=8, std=128, reps=8
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc010430, obi_addr=0x11200c0, len=8, std=128, reps=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1125375ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1125375ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1125385ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1125385ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1125515ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1125590ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1126150ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1126150ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1126365ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc010430, obi_addr=0x29200c0, len=8, std=128, reps=8
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc010430, obi_addr=0x39200c0, len=8, std=128, reps=8
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc010430, obi_addr=0x19200c0, len=8, std=128, reps=8
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1126665ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1126665ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1126795ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1127445ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1127445ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1127570ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc011810, obi_addr=0x26200c0, len=8, std=128, reps=8
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc011810, obi_addr=0x36200c0, len=8, std=128, reps=8
# [mhartid 1] iDMA 1D with parameter: dir=0, axi_addr=0x20100, obi_addr=0x120100, len=96
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc011810, obi_addr=0x16200c0, len=8, std=128, reps=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1128295ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1128295ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1128335ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1128550ns
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc011810, obi_addr=0x2e200c0, len=8, std=128, reps=8
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc011810, obi_addr=0x3e200c0, len=8, std=128, reps=8
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc011810, obi_addr=0x1e200c0, len=8, std=128, reps=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1129725ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1129725ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1129735ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1129885ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1129885ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1129965ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1130140ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1131310ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1131310ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1131325ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 2] RedMulE with parameter: x=0x220000, w=0x2200c0, y=0x220160, m=12, n=8, k=4
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1131980ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1133200ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x820100, obi_addr=0x920100, len=96
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010038, obi_addr=0x200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1134125ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1134335ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1134950ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1135805ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [mhartid 10] RedMulE with parameter: x=0xa20000, w=0xa200c0, y=0xa20160, m=12, n=8, k=4
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1137355ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1138575ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc010038, obi_addr=0x8200c0, len=8, std=128, reps=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1140140ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1140755ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [mhartid 7] RedMulE with parameter: x=0x720000, w=0x7200c0, y=0x720160, m=12, n=8, k=4
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1144860ns
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x520100, obi_addr=0x620100, len=96
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1145955ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1146080ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1147575ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 15] RedMulE with parameter: x=0xf20000, w=0xf200c0, y=0xf20160, m=12, n=8, k=4
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1150135ns
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xd20100, obi_addr=0xe20100, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1151170ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1151355ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1152780ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc011418, obi_addr=0x5200c0, len=8, std=128, reps=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1155560ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1156975ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x2020100, obi_addr=0x2120100, len=96
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x3020100, obi_addr=0x3120100, len=96
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x1020100, obi_addr=0x1120100, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1160275ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1160275ns
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc011418, obi_addr=0xd200c0, len=8, std=128, reps=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1160505ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1160765ns
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2820100, obi_addr=0x2920100, len=96
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3820100, obi_addr=0x3920100, len=96
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1820100, obi_addr=0x1920100, len=96
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1161555ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1161555ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1161675ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1161915ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1161915ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1162190ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1162200ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1690ns (338 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1163220ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1163220ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1163350ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [mhartid 34] RedMulE with parameter: x=0x2220000, w=0x22200c0, y=0x2220160, m=12, n=8, k=4
# [mhartid 50] RedMulE with parameter: x=0x3220000, w=0x32200c0, y=0x3220160, m=12, n=8, k=4
# [mhartid 18] RedMulE with parameter: x=0x1220000, w=0x12200c0, y=0x1220160, m=12, n=8, k=4
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1164595ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1164595ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1164805ns
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc010038, obi_addr=0x20200c0, len=8, std=128, reps=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc010038, obi_addr=0x30200c0, len=8, std=128, reps=8
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc010038, obi_addr=0x10200c0, len=8, std=128, reps=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1165720ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1165720ns
# [mhartid 42] RedMulE with parameter: x=0x2a20000, w=0x2a200c0, y=0x2a20160, m=12, n=8, k=4
# [mhartid 58] RedMulE with parameter: x=0x3a20000, w=0x3a200c0, y=0x3a20160, m=12, n=8, k=4
# [mhartid 26] RedMulE with parameter: x=0x1a20000, w=0x1a200c0, y=0x1a20160, m=12, n=8, k=4
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1165815ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1165815ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1165905ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1166025ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1166085ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1166085ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1166145ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1166340ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1166340ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1166530ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 620ns (124 clock cycles)
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc010038, obi_addr=0x28200c0, len=8, std=128, reps=8
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc010038, obi_addr=0x38200c0, len=8, std=128, reps=8
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc010038, obi_addr=0x18200c0, len=8, std=128, reps=8
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1167005ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1167005ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1167160ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1167305ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1167305ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1167365ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1167620ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1167620ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1167780ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120000, w=0x1200c0, y=0x120100, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1168970ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1170190ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015038, obi_addr=0x20160, len=8, std=128, reps=12
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1173155ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1173990ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [mhartid 9] RedMulE with parameter: x=0x920000, w=0x9200c0, y=0x920100, m=12, n=8, k=4
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1174800ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1176020ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x2520100, obi_addr=0x2620100, len=96
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x3520100, obi_addr=0x3620100, len=96
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0x1520100, obi_addr=0x1620100, len=96
# [mhartid 39] RedMulE with parameter: x=0x2720000, w=0x27200c0, y=0x2720160, m=12, n=8, k=4
# [mhartid 55] RedMulE with parameter: x=0x3720000, w=0x37200c0, y=0x3720160, m=12, n=8, k=4
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1179170ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1179170ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc015638, obi_addr=0x820160, len=8, std=128, reps=12
# [mhartid 23] RedMulE with parameter: x=0x1720000, w=0x17200c0, y=0x1720160, m=12, n=8, k=4
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1179415ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1179570ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1179595ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1179595ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1179880ns
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1d20100, obi_addr=0x1e20100, len=96
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2d20100, obi_addr=0x2e20100, len=96
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3d20100, obi_addr=0x3e20100, len=96
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1180410ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1180650ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1180650ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1180650ns
# [mhartid 47] RedMulE with parameter: x=0x2f20000, w=0x2f200c0, y=0x2f20160, m=12, n=8, k=4
# [mhartid 63] RedMulE with parameter: x=0x3f20000, w=0x3f200c0, y=0x3f20160, m=12, n=8, k=4
# [mhartid 31] RedMulE with parameter: x=0x1f20000, w=0x1f200c0, y=0x1f20160, m=12, n=8, k=4
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1180775ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1180775ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1180815ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1180815ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1181010ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1181100ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1181225ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1181225ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1181280ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1182255ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1182255ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1182255ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1182445ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1182445ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1182500ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc011418, obi_addr=0x25200c0, len=8, std=128, reps=8
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc011418, obi_addr=0x35200c0, len=8, std=128, reps=8
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc011418, obi_addr=0x15200c0, len=8, std=128, reps=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1188115ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1188115ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1188330ns
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc011418, obi_addr=0x2d200c0, len=8, std=128, reps=8
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc011418, obi_addr=0x3d200c0, len=8, std=128, reps=8
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc011418, obi_addr=0x1d200c0, len=8, std=128, reps=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1189540ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1189540ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1189600ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1189600ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1189605ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1189745ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1191020ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1191020ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1191030ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620000, w=0x6200c0, y=0x620100, m=12, n=8, k=4
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1201180ns
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x420160, obi_addr=0x520160, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1201830ns
# [mhartid 33] RedMulE with parameter: x=0x2120000, w=0x21200c0, y=0x2120100, m=12, n=8, k=4
# [mhartid 49] RedMulE with parameter: x=0x3120000, w=0x31200c0, y=0x3120100, m=12, n=8, k=4
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1202400ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 17] RedMulE with parameter: x=0x1120000, w=0x11200c0, y=0x1120100, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1202645ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1202645ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1202930ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1203425ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 41] RedMulE with parameter: x=0x2920000, w=0x29200c0, y=0x2920100, m=12, n=8, k=4
# [mhartid 57] RedMulE with parameter: x=0x3920000, w=0x39200c0, y=0x3920100, m=12, n=8, k=4
# [mhartid 25] RedMulE with parameter: x=0x1920000, w=0x19200c0, y=0x1920100, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1203865ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1203865ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1203960ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1203960ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1204095ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1204150ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1205180ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1205180ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1205315ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc016838, obi_addr=0x2020160, len=8, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc017438, obi_addr=0x3020160, len=8, std=128, reps=12
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1205700ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1205700ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c38, obi_addr=0x1020160, len=8, std=128, reps=12
# [mhartid 14] RedMulE with parameter: x=0xe20000, w=0xe200c0, y=0xe20100, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1206020ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1206465ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1206555ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1206555ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0xc20160, obi_addr=0xd20160, len=96
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e38, obi_addr=0x2820160, len=8, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a38, obi_addr=0x3820160, len=8, std=128, reps=12
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1206870ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc016238, obi_addr=0x1820160, len=8, std=128, reps=12
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1207050ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1207050ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1207090ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1207175ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1207685ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1207885ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1207885ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1208010ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20000, w=0x200c0, y=0x20160, m=12, n=8, k=4
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1208315ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1208695ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1209535ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc011020, obi_addr=0x4200c0, len=8, std=128, reps=8
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1210810ns
# [mhartid 7] iDMA 2D with parameter: dir=1, axi_addr=0xcc015008, obi_addr=0x720160, len=8, std=128, reps=12
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1211700ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1212075ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1212940ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc011020, obi_addr=0xc200c0, len=8, std=128, reps=8
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1216085ns
# [mhartid 8] RedMulE with parameter: x=0x820000, w=0x8200c0, y=0x820160, m=12, n=8, k=4
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc015608, obi_addr=0xf20160, len=8, std=128, reps=12
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1216530ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1216975ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1217350ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1217750ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1218215ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x2420160, obi_addr=0x2520160, len=96
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x3420160, obi_addr=0x3520160, len=96
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0x1420160, obi_addr=0x1520160, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1235725ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1235725ns
# [mhartid 38] RedMulE with parameter: x=0x2620000, w=0x26200c0, y=0x2620100, m=12, n=8, k=4
# [mhartid 54] RedMulE with parameter: x=0x3620000, w=0x36200c0, y=0x3620100, m=12, n=8, k=4
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1235945ns
# [mhartid 22] RedMulE with parameter: x=0x1620000, w=0x16200c0, y=0x1620100, m=12, n=8, k=4
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1236390ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1236390ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1236605ns
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1c20160, obi_addr=0x1d20160, len=96
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2c20160, obi_addr=0x2d20160, len=96
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3c20160, obi_addr=0x3d20160, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1237295ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1237295ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1237295ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1237365ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1237365ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [mhartid 30] RedMulE with parameter: x=0x1e20000, w=0x1e200c0, y=0x1e20100, m=12, n=8, k=4
# [mhartid 46] RedMulE with parameter: x=0x2e20000, w=0x2e200c0, y=0x2e20100, m=12, n=8, k=4
# [mhartid 62] RedMulE with parameter: x=0x3e20000, w=0x3e200c0, y=0x3e20100, m=12, n=8, k=4
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1237555ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1237610ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1237610ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1237825ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1238000ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1238050ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1238050ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1238920ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1238960ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1238960ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1239220ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1239270ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1239270ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc011020, obi_addr=0x24200c0, len=8, std=128, reps=8
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc011020, obi_addr=0x34200c0, len=8, std=128, reps=8
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc011020, obi_addr=0x14200c0, len=8, std=128, reps=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1244050ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1244050ns
# [mhartid 32] RedMulE with parameter: x=0x2020000, w=0x20200c0, y=0x2020160, m=12, n=8, k=4
# [mhartid 48] RedMulE with parameter: x=0x3020000, w=0x30200c0, y=0x3020160, m=12, n=8, k=4
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1244275ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1244330ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1244330ns
# [mhartid 16] RedMulE with parameter: x=0x1020000, w=0x10200c0, y=0x1020160, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1244650ns
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc011020, obi_addr=0x2c200c0, len=8, std=128, reps=8
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc011020, obi_addr=0x3c200c0, len=8, std=128, reps=8
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc011020, obi_addr=0x1c200c0, len=8, std=128, reps=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1245305ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1245305ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 40] RedMulE with parameter: x=0x2820000, w=0x28200c0, y=0x2820160, m=12, n=8, k=4
# [mhartid 56] RedMulE with parameter: x=0x3820000, w=0x38200c0, y=0x3820160, m=12, n=8, k=4
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1245530ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 24] RedMulE with parameter: x=0x1820000, w=0x18200c0, y=0x1820160, m=12, n=8, k=4
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1245540ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1245540ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1245550ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1245550ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1245585ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1245665ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1245665ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1245795ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1245870ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=1, axi_addr=0xcc016808, obi_addr=0x2720160, len=8, std=128, reps=12
# [mhartid 55] iDMA 2D with parameter: dir=1, axi_addr=0xcc017408, obi_addr=0x3720160, len=8, std=128, reps=12
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1246800ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1246800ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1246840ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c08, obi_addr=0x1720160, len=8, std=128, reps=12
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1246885ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1246885ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1247015ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1247080ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1247080ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1247420ns
# [mhartid 47] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e08, obi_addr=0x2f20160, len=8, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a08, obi_addr=0x3f20160, len=8, std=128, reps=12
# [mhartid 31] iDMA 2D with parameter: dir=1, axi_addr=0xcc016208, obi_addr=0x1f20160, len=8, std=128, reps=12
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1248320ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1248320ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1248665ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1248800ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1248800ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1248810ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1250055ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1250055ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1250060ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x320100, obi_addr=0x420100, len=96
# [mhartid 5] RedMulE with parameter: x=0x520000, w=0x5200c0, y=0x520160, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1253980ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1254100ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1255320ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1255570ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0xb20100, obi_addr=0xc20100, len=96
# [mhartid 13] RedMulE with parameter: x=0xd20000, w=0xd200c0, y=0xd20160, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1259300ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1259455ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1260675ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1260900ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c28, obi_addr=0x3200c0, len=8, std=128, reps=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1262135ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1263235ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c28, obi_addr=0xb200c0, len=8, std=128, reps=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1267440ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1268545ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c10, obi_addr=0x7200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1277185ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1278920ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c10, obi_addr=0xf200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1282470ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1284205ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x2320100, obi_addr=0x2420100, len=96
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x3320100, obi_addr=0x3420100, len=96
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0x1320100, obi_addr=0x1420100, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1288490ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1288490ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1288695ns
# [mhartid 37] RedMulE with parameter: x=0x2520000, w=0x25200c0, y=0x2520160, m=12, n=8, k=4
# [mhartid 53] RedMulE with parameter: x=0x3520000, w=0x35200c0, y=0x3520160, m=12, n=8, k=4
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2b20100, obi_addr=0x2c20100, len=96
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3b20100, obi_addr=0x3c20100, len=96
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1b20100, obi_addr=0x1c20100, len=96
# [mhartid 21] RedMulE with parameter: x=0x1520000, w=0x15200c0, y=0x1520160, m=12, n=8, k=4
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1289990ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1289990ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1290070ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1290070ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1290090ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1290155ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1290155ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1290255ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1290320ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [mhartid 29] RedMulE with parameter: x=0x1d20000, w=0x1d200c0, y=0x1d20160, m=12, n=8, k=4
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1291210ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1291210ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 45] RedMulE with parameter: x=0x2d20000, w=0x2d200c0, y=0x2d20160, m=12, n=8, k=4
# [mhartid 61] RedMulE with parameter: x=0x3d20000, w=0x3d200c0, y=0x3d20160, m=12, n=8, k=4
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1291475ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1291655ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1291710ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1291735ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1291735ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1291775ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1291775ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1292875ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1292995ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1292995ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c28, obi_addr=0x23200c0, len=8, std=128, reps=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c28, obi_addr=0x33200c0, len=8, std=128, reps=8
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c28, obi_addr=0x13200c0, len=8, std=128, reps=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1296035ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1296035ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1296255ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1297140ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1297140ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c28, obi_addr=0x2b200c0, len=8, std=128, reps=8
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c28, obi_addr=0x3b200c0, len=8, std=128, reps=8
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c28, obi_addr=0x1b200c0, len=8, std=128, reps=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1297350ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1297620ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1297620ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1297635ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1298725ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1298725ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1298735ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [mhartid 3] iDMA 1D with parameter: dir=0, axi_addr=0x220160, obi_addr=0x320160, len=96
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1302125ns
# [mhartid 4] RedMulE with parameter: x=0x420000, w=0x4200c0, y=0x420100, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1303355ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1303730ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1304575ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0xa20160, obi_addr=0xb20160, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1307500ns
# [mhartid 12] RedMulE with parameter: x=0xc20000, w=0xc200c0, y=0xc20100, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1308720ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1309095ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010830, obi_addr=0x2200c0, len=8, std=128, reps=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1309615ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1309940ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1310550ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c10, obi_addr=0x27200c0, len=8, std=128, reps=8
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c10, obi_addr=0x37200c0, len=8, std=128, reps=8
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c10, obi_addr=0x17200c0, len=8, std=128, reps=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1313250ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1313250ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1313590ns
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c10, obi_addr=0x2f200c0, len=8, std=128, reps=8
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c10, obi_addr=0x3f200c0, len=8, std=128, reps=8
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c10, obi_addr=0x1f200c0, len=8, std=128, reps=8
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc010830, obi_addr=0xa200c0, len=8, std=128, reps=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1314920ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1314985ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1314985ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1315015ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1315015ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1315040ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1315325ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1315865ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1316750ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1316750ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1316775ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x620100, obi_addr=0x720100, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1329875ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1331455ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xe20100, obi_addr=0xf20100, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1335180ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1336760ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x2220160, obi_addr=0x2320160, len=96
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x3220160, obi_addr=0x3320160, len=96
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0x1220160, obi_addr=0x1320160, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1337205ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1337205ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1337465ns
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1a20160, obi_addr=0x1b20160, len=96
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2a20160, obi_addr=0x2b20160, len=96
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3a20160, obi_addr=0x3b20160, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1338880ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1338880ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1338885ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1338890ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1338890ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1339085ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420000, w=0x24200c0, y=0x2420100, m=12, n=8, k=4
# [mhartid 52] RedMulE with parameter: x=0x3420000, w=0x34200c0, y=0x3420100, m=12, n=8, k=4
# [mhartid 20] RedMulE with parameter: x=0x1420000, w=0x14200c0, y=0x1420100, m=12, n=8, k=4
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc011818, obi_addr=0x6200c0, len=8, std=128, reps=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1339810ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1339810ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1339965ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1340250ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1340565ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1340565ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1340565ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1341030ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1341030ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 28] RedMulE with parameter: x=0x1c20000, w=0x1c200c0, y=0x1c20100, m=12, n=8, k=4
# [mhartid 44] RedMulE with parameter: x=0x2c20000, w=0x2c200c0, y=0x2c20100, m=12, n=8, k=4
# [mhartid 60] RedMulE with parameter: x=0x3c20000, w=0x3c200c0, y=0x3c20100, m=12, n=8, k=4
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1341185ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1341485ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1341555ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1341555ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1341825ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1342705ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1342775ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1342775ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc010830, obi_addr=0x22200c0, len=8, std=128, reps=8
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc010830, obi_addr=0x32200c0, len=8, std=128, reps=8
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc010830, obi_addr=0x12200c0, len=8, std=128, reps=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1344130ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1344130ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1344305ns
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc011818, obi_addr=0xe200c0, len=8, std=128, reps=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1345075ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1345075ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1345250ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc010830, obi_addr=0x1a200c0, len=8, std=128, reps=8
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc010830, obi_addr=0x2a200c0, len=8, std=128, reps=8
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc010830, obi_addr=0x3a200c0, len=8, std=128, reps=8
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1345535ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1345735ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1345735ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1345735ns
# [mhartid 2] iDMA 1D with parameter: dir=0, axi_addr=0x120100, obi_addr=0x220100, len=96
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1346470ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1346670ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1346670ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1346685ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1347120ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1348140ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1665ns (333 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320000, w=0x3200c0, y=0x320160, m=12, n=8, k=4
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1348610ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1349830ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x920100, obi_addr=0xa20100, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1351810ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010438, obi_addr=0x1200c0, len=8, std=128, reps=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1353165ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1353460ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [mhartid 11] RedMulE with parameter: x=0xb20000, w=0xb200c0, y=0xb20160, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1353960ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 790ns (158 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1354020ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1355240ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc010438, obi_addr=0x9200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1358460ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1359235ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x2620100, obi_addr=0x2720100, len=96
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x3620100, obi_addr=0x3720100, len=96
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0x1620100, obi_addr=0x1720100, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1367290ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1367290ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1367665ns
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1e20100, obi_addr=0x1f20100, len=96
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2e20100, obi_addr=0x2f20100, len=96
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3e20100, obi_addr=0x3f20100, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1368870ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1368870ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1369155ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1369160ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1369160ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1369255ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1370755ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1370755ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1370765ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc011818, obi_addr=0x26200c0, len=8, std=128, reps=8
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc011818, obi_addr=0x36200c0, len=8, std=128, reps=8
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc011818, obi_addr=0x16200c0, len=8, std=128, reps=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1376955ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1376955ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1377300ns
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc011818, obi_addr=0x2e200c0, len=8, std=128, reps=8
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc011818, obi_addr=0x3e200c0, len=8, std=128, reps=8
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc011818, obi_addr=0x1e200c0, len=8, std=128, reps=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1378535ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1378535ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1378730ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1378730ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1378770ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1378880ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1380305ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1380305ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1380345ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x2120100, obi_addr=0x2220100, len=96
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x3120100, obi_addr=0x3220100, len=96
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0x1120100, obi_addr=0x1220100, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1382155ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1382155ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1382365ns
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2920100, obi_addr=0x2a20100, len=96
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3920100, obi_addr=0x3a20100, len=96
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1920100, obi_addr=0x1a20100, len=96
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1383810ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1383810ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1383815ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1383815ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1383835ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1384025ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [mhartid 35] RedMulE with parameter: x=0x2320000, w=0x23200c0, y=0x2320160, m=12, n=8, k=4
# [mhartid 51] RedMulE with parameter: x=0x3320000, w=0x33200c0, y=0x3320160, m=12, n=8, k=4
# [mhartid 19] RedMulE with parameter: x=0x1320000, w=0x13200c0, y=0x1320160, m=12, n=8, k=4
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1385445ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1385445ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1385495ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1385585ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1385585ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1385790ns
# [mhartid 1] iDMA 1D with parameter: dir=0, axi_addr=0x20160, obi_addr=0x120160, len=96
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1386235ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1386805ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1386805ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 43] RedMulE with parameter: x=0x2b20000, w=0x2b200c0, y=0x2b20160, m=12, n=8, k=4
# [mhartid 59] RedMulE with parameter: x=0x3b20000, w=0x3b200c0, y=0x3b20160, m=12, n=8, k=4
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1387010ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 27] RedMulE with parameter: x=0x1b20000, w=0x1b200c0, y=0x1b20160, m=12, n=8, k=4
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1387375ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1387375ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1387390ns
# [mhartid 7] RedMulE with parameter: x=0x720000, w=0x7200c0, y=0x720100, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1387885ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1387995ns
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc010438, obi_addr=0x21200c0, len=8, std=128, reps=8
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc010438, obi_addr=0x31200c0, len=8, std=128, reps=8
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc010438, obi_addr=0x11200c0, len=8, std=128, reps=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1388305ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1388305ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1388525ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1388595ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1388595ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1388610ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1389090ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1389090ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1389215ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x520160, obi_addr=0x620160, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1389325ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 795ns (159 clock cycles)
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc010438, obi_addr=0x29200c0, len=8, std=128, reps=8
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc010438, obi_addr=0x39200c0, len=8, std=128, reps=8
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc010438, obi_addr=0x19200c0, len=8, std=128, reps=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1389720ns
# [mhartid 2] RedMulE with parameter: x=0x220000, w=0x2200c0, y=0x220100, m=12, n=8, k=4
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1389860ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1389860ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1389990ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1390105ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1390650ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 785ns (157 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1390650ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 785ns (157 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1390770ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1391315ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1391325ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x820160, obi_addr=0x920160, len=96
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0x200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1392140ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1392310ns
# [mhartid 15] RedMulE with parameter: x=0xf20000, w=0xf200c0, y=0xf20100, m=12, n=8, k=4
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1392935ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 620ns (124 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1393345ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1393805ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1394565ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xd20160, obi_addr=0xe20160, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1395155ns
# [mhartid 10] RedMulE with parameter: x=0xa20000, w=0xa200c0, y=0xa20100, m=12, n=8, k=4
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1395510ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1396730ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1396755ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0x8200c0, len=8, std=128, reps=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1398270ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1398895ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 620ns (124 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc011420, obi_addr=0x5200c0, len=8, std=128, reps=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1399400ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1400835ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1430ns (286 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc011420, obi_addr=0xd200c0, len=8, std=128, reps=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1404745ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1406170ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x2020160, obi_addr=0x2120160, len=96
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x3020160, obi_addr=0x3120160, len=96
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x1020160, obi_addr=0x1120160, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1423190ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1423190ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1423360ns
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2820160, obi_addr=0x2920160, len=96
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3820160, obi_addr=0x3920160, len=96
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1820160, obi_addr=0x1920160, len=96
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1424755ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1424755ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1424810ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1424835ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1424835ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1425030ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1665ns (333 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1426390ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1426390ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1426450ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120000, w=0x1200c0, y=0x120160, m=12, n=8, k=4
# [mhartid 39] RedMulE with parameter: x=0x2720000, w=0x27200c0, y=0x2720100, m=12, n=8, k=4
# [mhartid 55] RedMulE with parameter: x=0x3720000, w=0x37200c0, y=0x3720100, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1426965ns
# [mhartid 34] RedMulE with parameter: x=0x2220000, w=0x22200c0, y=0x2220100, m=12, n=8, k=4
# [mhartid 50] RedMulE with parameter: x=0x3220000, w=0x32200c0, y=0x3220100, m=12, n=8, k=4
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x2520160, obi_addr=0x2620160, len=96
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x3520160, obi_addr=0x3620160, len=96
# [mhartid 23] RedMulE with parameter: x=0x1720000, w=0x17200c0, y=0x1720100, m=12, n=8, k=4
# [mhartid 18] RedMulE with parameter: x=0x1220000, w=0x12200c0, y=0x1220100, m=12, n=8, k=4
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1427490ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1427490ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1427550ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1427550ns
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0x1520160, obi_addr=0x1620160, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1427750ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1427775ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1427775ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1427855ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1428135ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1428185ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0x20200c0, len=8, std=128, reps=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0x30200c0, len=8, std=128, reps=8
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0x10200c0, len=8, std=128, reps=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1428610ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1428610ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1428710ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1428710ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1428770ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1428770ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1428805ns
# [mhartid 42] RedMulE with parameter: x=0x2a20000, w=0x2a200c0, y=0x2a20100, m=12, n=8, k=4
# [mhartid 47] RedMulE with parameter: x=0x2f20000, w=0x2f200c0, y=0x2f20100, m=12, n=8, k=4
# [mhartid 58] RedMulE with parameter: x=0x3a20000, w=0x3a200c0, y=0x3a20100, m=12, n=8, k=4
# [mhartid 63] RedMulE with parameter: x=0x3f20000, w=0x3f200c0, y=0x3f20100, m=12, n=8, k=4
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1428970ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 31] RedMulE with parameter: x=0x1f20000, w=0x1f200c0, y=0x1f20100, m=12, n=8, k=4
# [mhartid 26] RedMulE with parameter: x=0x1a20000, w=0x1a200c0, y=0x1a20100, m=12, n=8, k=4
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1429075ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2d20160, obi_addr=0x2e20160, len=96
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3d20160, obi_addr=0x3e20160, len=96
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1d20160, obi_addr=0x1e20160, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1429225ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1429225ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1429270ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1429270ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1429370ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1429375ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1429375ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1429420ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1429470ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1429470ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1429510ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1429630ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1429630ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1429670ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1429715ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0x28200c0, len=8, std=128, reps=8
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0x38200c0, len=8, std=128, reps=8
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0x18200c0, len=8, std=128, reps=8
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1430165ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1430165ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1430345ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1430490ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1430490ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1430590ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1430690ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1430690ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1430730ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1430780ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1430780ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015040, obi_addr=0x20100, len=8, std=128, reps=12
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1430960ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1431125ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1431220ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1431220ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1431275ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1431970ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 9] RedMulE with parameter: x=0x920000, w=0x9200c0, y=0x920160, m=12, n=8, k=4
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1432845ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1434065ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc011420, obi_addr=0x25200c0, len=8, std=128, reps=8
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc011420, obi_addr=0x35200c0, len=8, std=128, reps=8
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc011420, obi_addr=0x15200c0, len=8, std=128, reps=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1436780ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1436780ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1437100ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc015640, obi_addr=0x820100, len=8, std=128, reps=12
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1437685ns
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc011420, obi_addr=0x2d200c0, len=8, std=128, reps=8
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc011420, obi_addr=0x3d200c0, len=8, std=128, reps=8
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc011420, obi_addr=0x1d200c0, len=8, std=128, reps=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1438205ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1438205ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1438525ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1438530ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1438550ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1438550ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1438595ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1439965ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1439965ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1440020ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620000, w=0x6200c0, y=0x620160, m=12, n=8, k=4
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1444950ns
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x420100, obi_addr=0x520100, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1445765ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1446170ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1447355ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20000, w=0xe200c0, y=0xe20160, m=12, n=8, k=4
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1450450ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0xc20100, obi_addr=0xd20100, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1451170ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1451670ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1452760ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=1, axi_addr=0xcc015010, obi_addr=0x720100, len=8, std=128, reps=12
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc011028, obi_addr=0x4200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1454350ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1454620ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1455595ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1455885ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc015610, obi_addr=0xf20100, len=8, std=128, reps=12
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc011028, obi_addr=0xc200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1459780ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1460080ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1461025ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1461395ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1310ns (262 clock cycles)
# [mhartid 33] RedMulE with parameter: x=0x2120000, w=0x21200c0, y=0x2120160, m=12, n=8, k=4
# [mhartid 49] RedMulE with parameter: x=0x3120000, w=0x31200c0, y=0x3120160, m=12, n=8, k=4
# [mhartid 17] RedMulE with parameter: x=0x1120000, w=0x11200c0, y=0x1120160, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1465625ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1465625ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1465855ns
# [mhartid 0] RedMulE with parameter: x=0x20000, w=0x200c0, y=0x20100, m=12, n=8, k=4
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1466270ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1466845ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1466845ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 41] RedMulE with parameter: x=0x2920000, w=0x29200c0, y=0x2920160, m=12, n=8, k=4
# [mhartid 57] RedMulE with parameter: x=0x3920000, w=0x39200c0, y=0x3920160, m=12, n=8, k=4
# [mhartid 25] RedMulE with parameter: x=0x1920000, w=0x19200c0, y=0x1920160, m=12, n=8, k=4
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1467075ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1467195ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1467195ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1467200ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1467490ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc016840, obi_addr=0x2020100, len=8, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc017440, obi_addr=0x3020100, len=8, std=128, reps=12
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1468415ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1468415ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1468420ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c40, obi_addr=0x1020100, len=8, std=128, reps=12
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1468630ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1468630ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1468880ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1469465ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1469465ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1469720ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e40, obi_addr=0x2820100, len=8, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a40, obi_addr=0x3820100, len=8, std=128, reps=12
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc016240, obi_addr=0x1820100, len=8, std=128, reps=12
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1470260ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1470260ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1470405ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1471095ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1471095ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1471240ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820000, w=0x8200c0, y=0x820100, m=12, n=8, k=4
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1474655ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1475875ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x2420100, obi_addr=0x2520100, len=96
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x3420100, obi_addr=0x3520100, len=96
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0x1420100, obi_addr=0x1520100, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1484425ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1484425ns
# [mhartid 38] RedMulE with parameter: x=0x2620000, w=0x26200c0, y=0x2620160, m=12, n=8, k=4
# [mhartid 54] RedMulE with parameter: x=0x3620000, w=0x36200c0, y=0x3620160, m=12, n=8, k=4
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1484780ns
# [mhartid 22] RedMulE with parameter: x=0x1620000, w=0x16200c0, y=0x1620160, m=12, n=8, k=4
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1485020ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1485020ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1485360ns
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2c20100, obi_addr=0x2d20100, len=96
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3c20100, obi_addr=0x3d20100, len=96
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1c20100, obi_addr=0x1d20100, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1486035ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1486035ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1486240ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1486240ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1486265ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1486265ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1486335ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1486430ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [mhartid 46] RedMulE with parameter: x=0x2e20000, w=0x2e200c0, y=0x2e20160, m=12, n=8, k=4
# [mhartid 62] RedMulE with parameter: x=0x3e20000, w=0x3e200c0, y=0x3e20160, m=12, n=8, k=4
# [mhartid 30] RedMulE with parameter: x=0x1e20000, w=0x1e200c0, y=0x1e20160, m=12, n=8, k=4
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1486580ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1487020ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1487020ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1487045ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1487915ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1487915ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1487980ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1488240ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1488240ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1488265ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc011028, obi_addr=0x24200c0, len=8, std=128, reps=8
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc011028, obi_addr=0x34200c0, len=8, std=128, reps=8
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc011028, obi_addr=0x14200c0, len=8, std=128, reps=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1492685ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1492685ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1493010ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1493940ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1493940ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=1, axi_addr=0xcc016810, obi_addr=0x2720100, len=8, std=128, reps=12
# [mhartid 55] iDMA 2D with parameter: dir=1, axi_addr=0xcc017410, obi_addr=0x3720100, len=8, std=128, reps=12
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc011028, obi_addr=0x2c200c0, len=8, std=128, reps=8
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc011028, obi_addr=0x3c200c0, len=8, std=128, reps=8
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc011028, obi_addr=0x1c200c0, len=8, std=128, reps=8
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1494265ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c10, obi_addr=0x1720100, len=8, std=128, reps=12
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1494495ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1494495ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1494560ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1494565ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1494565ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1495000ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1495750ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1495750ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1495815ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1495820ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1495820ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 47] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e10, obi_addr=0x2f20100, len=8, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a10, obi_addr=0x3f20100, len=8, std=128, reps=12
# [mhartid 31] iDMA 2D with parameter: dir=1, axi_addr=0xcc016210, obi_addr=0x1f20100, len=8, std=128, reps=12
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1496240ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1496625ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1496625ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1496650ns
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x320160, obi_addr=0x420160, len=96
# [mhartid 5] RedMulE with parameter: x=0x520000, w=0x5200c0, y=0x520100, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1497725ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1497875ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1497875ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1497900ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1498085ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1499305ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1499310ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0xb20160, obi_addr=0xc20160, len=96
# [mhartid 13] RedMulE with parameter: x=0xd20000, w=0xd200c0, y=0xd20100, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1503310ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1503555ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1504775ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1504900ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c30, obi_addr=0x3200c0, len=8, std=128, reps=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1505965ns
# [mhartid 32] RedMulE with parameter: x=0x2020000, w=0x20200c0, y=0x2020100, m=12, n=8, k=4
# [mhartid 48] RedMulE with parameter: x=0x3020000, w=0x30200c0, y=0x3020100, m=12, n=8, k=4
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1507060ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1507250ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1507250ns
# [mhartid 16] RedMulE with parameter: x=0x1020000, w=0x10200c0, y=0x1020100, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1507510ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1508470ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1508470ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 40] RedMulE with parameter: x=0x2820000, w=0x28200c0, y=0x2820100, m=12, n=8, k=4
# [mhartid 56] RedMulE with parameter: x=0x3820000, w=0x38200c0, y=0x3820100, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1508730ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 24] RedMulE with parameter: x=0x1820000, w=0x18200c0, y=0x1820100, m=12, n=8, k=4
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1508920ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1508920ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1509040ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1510140ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1510140ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1510260ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c30, obi_addr=0xb200c0, len=8, std=128, reps=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1511475ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1512580ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c18, obi_addr=0x7200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1519845ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1521590ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1740ns (348 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c18, obi_addr=0xf200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1525290ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1527025ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x2320160, obi_addr=0x2420160, len=96
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x3320160, obi_addr=0x3420160, len=96
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0x1320160, obi_addr=0x1420160, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1537070ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1537070ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1537395ns
# [mhartid 37] RedMulE with parameter: x=0x2520000, w=0x25200c0, y=0x2520100, m=12, n=8, k=4
# [mhartid 53] RedMulE with parameter: x=0x3520000, w=0x35200c0, y=0x3520100, m=12, n=8, k=4
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2b20160, obi_addr=0x2c20160, len=96
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3b20160, obi_addr=0x3c20160, len=96
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1b20160, obi_addr=0x1c20160, len=96
# [mhartid 21] RedMulE with parameter: x=0x1520000, w=0x15200c0, y=0x1520100, m=12, n=8, k=4
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1538695ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1538695ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1538730ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1538730ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1538975ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1538975ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1539015ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1539055ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1539075ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1539950ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1539950ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 45] RedMulE with parameter: x=0x2d20000, w=0x2d200c0, y=0x2d20100, m=12, n=8, k=4
# [mhartid 61] RedMulE with parameter: x=0x3d20000, w=0x3d200c0, y=0x3d20100, m=12, n=8, k=4
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1540295ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 29] RedMulE with parameter: x=0x1d20000, w=0x1d200c0, y=0x1d20100, m=12, n=8, k=4
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1540635ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1540640ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1540640ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1540715ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1540715ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1540755ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1541935ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1541935ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1541975ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c30, obi_addr=0x23200c0, len=8, std=128, reps=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c30, obi_addr=0x33200c0, len=8, std=128, reps=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1544620ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1544620ns
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c30, obi_addr=0x13200c0, len=8, std=128, reps=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1545040ns
# [mhartid 3] iDMA 1D with parameter: dir=0, axi_addr=0x220100, obi_addr=0x320100, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1545715ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1545715ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1545970ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1546135ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c30, obi_addr=0x2b200c0, len=8, std=128, reps=8
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c30, obi_addr=0x3b200c0, len=8, std=128, reps=8
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c30, obi_addr=0x1b200c0, len=8, std=128, reps=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1546525ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1546525ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1546560ns
# [mhartid 4] RedMulE with parameter: x=0x420000, w=0x4200c0, y=0x420160, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1547060ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1547580ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1547620ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1547620ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1547655ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1548280ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0xa20100, obi_addr=0xb20100, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1551555ns
# [mhartid 12] RedMulE with parameter: x=0xc20000, w=0xc200c0, y=0xc20160, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1552735ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010838, obi_addr=0x2200c0, len=8, std=128, reps=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1553165ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1553480ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1553955ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1554425ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc010838, obi_addr=0xa200c0, len=8, std=128, reps=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1559000ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1559935ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c18, obi_addr=0x27200c0, len=8, std=128, reps=8
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c18, obi_addr=0x37200c0, len=8, std=128, reps=8
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c18, obi_addr=0x17200c0, len=8, std=128, reps=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1560750ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1560750ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1561170ns
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c18, obi_addr=0x1f200c0, len=8, std=128, reps=8
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c18, obi_addr=0x2f200c0, len=8, std=128, reps=8
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c18, obi_addr=0x3f200c0, len=8, std=128, reps=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1562485ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1562485ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1562870ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1562875ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1562875ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1562905ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1564610ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1735ns (347 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1564610ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1564610ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x620160, obi_addr=0x720160, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1572450ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1574065ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xe20160, obi_addr=0xf20160, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1577950ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1579555ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc011820, obi_addr=0x6200c0, len=8, std=128, reps=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1582875ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1584455ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x2220100, obi_addr=0x2320100, len=96
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x3220100, obi_addr=0x3320100, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1585860ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1585860ns
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0x1220100, obi_addr=0x1320100, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1586300ns
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2a20100, obi_addr=0x2b20100, len=96
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3a20100, obi_addr=0x3b20100, len=96
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1a20100, obi_addr=0x1b20100, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1587535ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1587535ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc011820, obi_addr=0xe200c0, len=8, std=128, reps=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1587875ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1587875ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1587905ns
# [mhartid 36] RedMulE with parameter: x=0x2420000, w=0x24200c0, y=0x2420160, m=12, n=8, k=4
# [mhartid 52] RedMulE with parameter: x=0x3420000, w=0x34200c0, y=0x3420160, m=12, n=8, k=4
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1587975ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [mhartid 20] RedMulE with parameter: x=0x1420000, w=0x14200c0, y=0x1420160, m=12, n=8, k=4
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1588345ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1588390ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1588390ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1588735ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1589510ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1589510ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1589530ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1589610ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1589610ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1589930ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1589955ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 2] iDMA 1D with parameter: dir=0, axi_addr=0x120160, obi_addr=0x220160, len=96
# [mhartid 28] RedMulE with parameter: x=0x1c20000, w=0x1c200c0, y=0x1c20160, m=12, n=8, k=4
# [mhartid 44] RedMulE with parameter: x=0x2c20000, w=0x2c200c0, y=0x2c20160, m=12, n=8, k=4
# [mhartid 60] RedMulE with parameter: x=0x3c20000, w=0x3c200c0, y=0x3c20160, m=12, n=8, k=4
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1590295ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1590430ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1590430ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1590435ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1591650ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1591650ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1591655ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1591935ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320000, w=0x3200c0, y=0x320100, m=12, n=8, k=4
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc010838, obi_addr=0x22200c0, len=8, std=128, reps=8
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc010838, obi_addr=0x32200c0, len=8, std=128, reps=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1592425ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1592705ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1592705ns
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc010838, obi_addr=0x12200c0, len=8, std=128, reps=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1593145ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1593645ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1593650ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1593650ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1594085ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc010838, obi_addr=0x2a200c0, len=8, std=128, reps=8
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc010838, obi_addr=0x3a200c0, len=8, std=128, reps=8
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc010838, obi_addr=0x1a200c0, len=8, std=128, reps=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1594620ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1594620ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1594630ns
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x920160, obi_addr=0xa20160, len=96
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1595570ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1595570ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1595580ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1595845ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010440, obi_addr=0x1200c0, len=8, std=128, reps=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1597075ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1597510ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [mhartid 11] RedMulE with parameter: x=0xb20000, w=0xb200c0, y=0xb20100, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1597850ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1598055ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1599275ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc010440, obi_addr=0x9200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1602565ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1603340ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x2620160, obi_addr=0x2720160, len=96
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x3620160, obi_addr=0x3720160, len=96
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0x1620160, obi_addr=0x1720160, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1614750ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1614750ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1615155ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1616340ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1616340ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1e20160, obi_addr=0x1f20160, len=96
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2e20160, obi_addr=0x2f20160, len=96
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3e20160, obi_addr=0x3f20160, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1616745ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1616950ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1616975ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1616975ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1618530ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1618555ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1618555ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc011820, obi_addr=0x26200c0, len=8, std=128, reps=8
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc011820, obi_addr=0x36200c0, len=8, std=128, reps=8
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc011820, obi_addr=0x16200c0, len=8, std=128, reps=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1624435ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1624435ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1624855ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1626025ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1626025ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc011820, obi_addr=0x1e200c0, len=8, std=128, reps=8
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc011820, obi_addr=0x2e200c0, len=8, std=128, reps=8
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc011820, obi_addr=0x3e200c0, len=8, std=128, reps=8
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1626440ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1626620ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1626640ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1626640ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1628195ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1628215ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1628215ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 1] iDMA 1D with parameter: dir=0, axi_addr=0x20100, obi_addr=0x120100, len=96
# [mhartid 7] RedMulE with parameter: x=0x720000, w=0x7200c0, y=0x720160, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1630180ns
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x2120160, obi_addr=0x2220160, len=96
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x3120160, obi_addr=0x3220160, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1630655ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1630765ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1630765ns
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0x1120160, obi_addr=0x1220160, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1631155ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1631860ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1631875ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x520100, obi_addr=0x620100, len=96
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1920160, obi_addr=0x1a20160, len=96
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2920160, obi_addr=0x2a20160, len=96
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3920160, obi_addr=0x3a20160, len=96
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1632375ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1632430ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1632430ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1632665ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1632695ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1632695ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1632795ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [mhartid 2] RedMulE with parameter: x=0x220000, w=0x2200c0, y=0x220160, m=12, n=8, k=4
# [mhartid 35] RedMulE with parameter: x=0x2320000, w=0x23200c0, y=0x2320100, m=12, n=8, k=4
# [mhartid 51] RedMulE with parameter: x=0x3320000, w=0x33200c0, y=0x3320100, m=12, n=8, k=4
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1633910ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1633955ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1634220ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1634220ns
# [mhartid 19] RedMulE with parameter: x=0x1320000, w=0x13200c0, y=0x1320100, m=12, n=8, k=4
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1634310ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1634345ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1634345ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1634655ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1635130ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1635440ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1635440ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 15] RedMulE with parameter: x=0xf20000, w=0xf200c0, y=0xf20160, m=12, n=8, k=4
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1635875ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 43] RedMulE with parameter: x=0x2b20000, w=0x2b200c0, y=0x2b20100, m=12, n=8, k=4
# [mhartid 59] RedMulE with parameter: x=0x3b20000, w=0x3b200c0, y=0x3b20100, m=12, n=8, k=4
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010048, obi_addr=0x200c0, len=8, std=128, reps=8
# [mhartid 27] RedMulE with parameter: x=0x1b20000, w=0x1b200c0, y=0x1b20100, m=12, n=8, k=4
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x820100, obi_addr=0x920100, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1636180ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1636200ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1636265ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1636315ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1636315ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1636340ns
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc010440, obi_addr=0x21200c0, len=8, std=128, reps=8
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc010440, obi_addr=0x31200c0, len=8, std=128, reps=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1636815ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1636915ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1636915ns
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc010440, obi_addr=0x11200c0, len=8, std=128, reps=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1637360ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1637400ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xd20100, obi_addr=0xe20100, len=96
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1637535ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1637535ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1637560ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1637705ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 785ns (157 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1637705ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 785ns (157 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1637890ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1637920ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1638145ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc010440, obi_addr=0x19200c0, len=8, std=128, reps=8
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc010440, obi_addr=0x29200c0, len=8, std=128, reps=8
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc010440, obi_addr=0x39200c0, len=8, std=128, reps=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1638720ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1638820ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1638820ns
# [mhartid 10] RedMulE with parameter: x=0xa20000, w=0xa200c0, y=0xa20160, m=12, n=8, k=4
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1639500ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1639510ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1639565ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1639615ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 790ns (158 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1639615ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 790ns (158 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1640785ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc011428, obi_addr=0x5200c0, len=8, std=128, reps=8
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc010048, obi_addr=0x8200c0, len=8, std=128, reps=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1642040ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1642260ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1642880ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1643455ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc011428, obi_addr=0xd200c0, len=8, std=128, reps=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1647505ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1648930ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120000, w=0x1200c0, y=0x120100, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1670915ns
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x2020100, obi_addr=0x2120100, len=96
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x3020100, obi_addr=0x3120100, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1671830ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1671830ns
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x1020100, obi_addr=0x1120100, len=96
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1672135ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1672235ns
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1820100, obi_addr=0x1920100, len=96
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2820100, obi_addr=0x2920100, len=96
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3820100, obi_addr=0x3920100, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1673485ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1650ns (330 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1673485ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1650ns (330 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1673600ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1673720ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1673720ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1673920ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1680ns (336 clock cycles)
# [mhartid 39] RedMulE with parameter: x=0x2720000, w=0x27200c0, y=0x2720160, m=12, n=8, k=4
# [mhartid 55] RedMulE with parameter: x=0x3720000, w=0x37200c0, y=0x3720160, m=12, n=8, k=4
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015048, obi_addr=0x20160, len=8, std=128, reps=12
# [mhartid 23] RedMulE with parameter: x=0x1720000, w=0x17200c0, y=0x1720160, m=12, n=8, k=4
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x2520100, obi_addr=0x2620100, len=96
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x3520100, obi_addr=0x3620100, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1674975ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1674975ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1675020ns
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0x1520100, obi_addr=0x1620100, len=96
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1675265ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1675360ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1675360ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1675370ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1675385ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1675385ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1675710ns
# [mhartid 34] RedMulE with parameter: x=0x2220000, w=0x22200c0, y=0x2220160, m=12, n=8, k=4
# [mhartid 50] RedMulE with parameter: x=0x3220000, w=0x32200c0, y=0x3220160, m=12, n=8, k=4
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1675855ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1676175ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1676175ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1676195ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1676195ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 18] RedMulE with parameter: x=0x1220000, w=0x12200c0, y=0x1220160, m=12, n=8, k=4
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1676565ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1676590ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 9] RedMulE with parameter: x=0x920000, w=0x9200c0, y=0x920100, m=12, n=8, k=4
# [mhartid 31] RedMulE with parameter: x=0x1f20000, w=0x1f200c0, y=0x1f20160, m=12, n=8, k=4
# [mhartid 47] RedMulE with parameter: x=0x2f20000, w=0x2f200c0, y=0x2f20160, m=12, n=8, k=4
# [mhartid 63] RedMulE with parameter: x=0x3f20000, w=0x3f200c0, y=0x3f20160, m=12, n=8, k=4
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc010048, obi_addr=0x20200c0, len=8, std=128, reps=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc010048, obi_addr=0x30200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1676930ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1676970ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1676970ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1d20100, obi_addr=0x1e20100, len=96
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2d20100, obi_addr=0x2e20100, len=96
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3d20100, obi_addr=0x3e20100, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1677165ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1677165ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1677255ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1677315ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1677325ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1677325ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc010048, obi_addr=0x10200c0, len=8, std=128, reps=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1677395ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1677395ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1677600ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1677610ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1677610ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1677620ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1677780ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1677780ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1677785ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 26] RedMulE with parameter: x=0x1a20000, w=0x1a200c0, y=0x1a20160, m=12, n=8, k=4
# [mhartid 42] RedMulE with parameter: x=0x2a20000, w=0x2a200c0, y=0x2a20160, m=12, n=8, k=4
# [mhartid 58] RedMulE with parameter: x=0x3a20000, w=0x3a200c0, y=0x3a20160, m=12, n=8, k=4
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1678150ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1678235ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1678240ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1678240ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1678240ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1678475ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1678545ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1678545ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc010048, obi_addr=0x18200c0, len=8, std=128, reps=8
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc010048, obi_addr=0x28200c0, len=8, std=128, reps=8
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc010048, obi_addr=0x38200c0, len=8, std=128, reps=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1679025ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1679135ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1679135ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1679190ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1679255ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1679255ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1679455ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1679460ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1679460ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1679645ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1679750ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1679750ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc015648, obi_addr=0x820160, len=8, std=128, reps=12
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1681710ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1682555ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc011428, obi_addr=0x25200c0, len=8, std=128, reps=8
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc011428, obi_addr=0x35200c0, len=8, std=128, reps=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1684250ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1684250ns
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc011428, obi_addr=0x15200c0, len=8, std=128, reps=8
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1684745ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1685665ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1685665ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc011428, obi_addr=0x2d200c0, len=8, std=128, reps=8
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc011428, obi_addr=0x3d200c0, len=8, std=128, reps=8
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc011428, obi_addr=0x1d200c0, len=8, std=128, reps=8
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1686160ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1686470ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1686470ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1686475ns
# [mhartid 6] RedMulE with parameter: x=0x620000, w=0x6200c0, y=0x620100, m=12, n=8, k=4
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1687580ns
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x420160, obi_addr=0x520160, len=96
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1687885ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1687885ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1687890ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1688340ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1688800ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1689920ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20000, w=0xe200c0, y=0xe20100, m=12, n=8, k=4
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1693200ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0xc20160, obi_addr=0xd20160, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1693825ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1694420ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1695420ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=1, axi_addr=0xcc015018, obi_addr=0x720160, len=8, std=128, reps=12
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc011030, obi_addr=0x4200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1697130ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1697280ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1698380ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1698605ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc015618, obi_addr=0xf20160, len=8, std=128, reps=12
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc011030, obi_addr=0xc200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1702640ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1702790ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1703890ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1704115ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20000, w=0x200c0, y=0x20160, m=12, n=8, k=4
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1710150ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1711370ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 33] RedMulE with parameter: x=0x2120000, w=0x21200c0, y=0x2120100, m=12, n=8, k=4
# [mhartid 49] RedMulE with parameter: x=0x3120000, w=0x31200c0, y=0x3120100, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1714270ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1714270ns
# [mhartid 17] RedMulE with parameter: x=0x1120000, w=0x11200c0, y=0x1120100, m=12, n=8, k=4
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1714685ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1715490ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1715490ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 25] RedMulE with parameter: x=0x1920000, w=0x19200c0, y=0x1920100, m=12, n=8, k=4
# [mhartid 41] RedMulE with parameter: x=0x2920000, w=0x29200c0, y=0x2920100, m=12, n=8, k=4
# [mhartid 57] RedMulE with parameter: x=0x3920000, w=0x39200c0, y=0x3920100, m=12, n=8, k=4
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1715905ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1716075ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1716190ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1716190ns
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc016848, obi_addr=0x2020160, len=8, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc017448, obi_addr=0x3020160, len=8, std=128, reps=12
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1717230ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1717230ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1717295ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1717410ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1717410ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c48, obi_addr=0x1020160, len=8, std=128, reps=12
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1717715ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1718065ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1718065ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820000, w=0x8200c0, y=0x820160, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1718560ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1718695ns
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc016248, obi_addr=0x1820160, len=8, std=128, reps=12
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e48, obi_addr=0x2820160, len=8, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a48, obi_addr=0x3820160, len=8, std=128, reps=12
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1719115ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1719220ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1719220ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1719915ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1719960ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1720055ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1720055ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x2420160, obi_addr=0x2520160, len=96
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x3420160, obi_addr=0x3520160, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1731850ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1731850ns
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0x1420160, obi_addr=0x1520160, len=96
# [mhartid 38] RedMulE with parameter: x=0x2620000, w=0x26200c0, y=0x2620100, m=12, n=8, k=4
# [mhartid 54] RedMulE with parameter: x=0x3620000, w=0x36200c0, y=0x3620100, m=12, n=8, k=4
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1732350ns
# [mhartid 22] RedMulE with parameter: x=0x1620000, w=0x16200c0, y=0x1620100, m=12, n=8, k=4
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1732585ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1732585ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1732995ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1733460ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1733460ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2c20160, obi_addr=0x2d20160, len=96
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3c20160, obi_addr=0x3d20160, len=96
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1c20160, obi_addr=0x1d20160, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1733805ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1733805ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1733965ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1734155ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1734155ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1734170ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1734215ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 30] RedMulE with parameter: x=0x1e20000, w=0x1e200c0, y=0x1e20100, m=12, n=8, k=4
# [mhartid 46] RedMulE with parameter: x=0x2e20000, w=0x2e200c0, y=0x2e20100, m=12, n=8, k=4
# [mhartid 62] RedMulE with parameter: x=0x3e20000, w=0x3e200c0, y=0x3e20100, m=12, n=8, k=4
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1734950ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1734970ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1734970ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1735775ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1735775ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1735835ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1736170ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1736190ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1736190ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc011030, obi_addr=0x24200c0, len=8, std=128, reps=8
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc011030, obi_addr=0x34200c0, len=8, std=128, reps=8
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x320100, obi_addr=0x420100, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1740110ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1740110ns
# [mhartid 5] RedMulE with parameter: x=0x520000, w=0x5200c0, y=0x520160, m=12, n=8, k=4
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc011030, obi_addr=0x14200c0, len=8, std=128, reps=8
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1740525ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1740615ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1740640ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1741370ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1741370ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=1, axi_addr=0xcc016818, obi_addr=0x2720160, len=8, std=128, reps=12
# [mhartid 55] iDMA 2D with parameter: dir=1, axi_addr=0xcc017418, obi_addr=0x3720160, len=8, std=128, reps=12
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1741860ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1741885ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1265ns (253 clock cycles)
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc011030, obi_addr=0x1c200c0, len=8, std=128, reps=8
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc011030, obi_addr=0x2c200c0, len=8, std=128, reps=8
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc011030, obi_addr=0x3c200c0, len=8, std=128, reps=8
# [mhartid 23] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c18, obi_addr=0x1720160, len=8, std=128, reps=12
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1742055ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1742055ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1742120ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1742410ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1742420ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1742420ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1742555ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1743295ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1743295ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1743680ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1265ns (253 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1743685ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1743685ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1743805ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=1, axi_addr=0xcc016218, obi_addr=0x1f20160, len=8, std=128, reps=12
# [mhartid 47] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e18, obi_addr=0x2f20160, len=8, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a18, obi_addr=0x3f20160, len=8, std=128, reps=12
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1744400ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1744510ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1744510ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1745655ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0xb20100, obi_addr=0xc20100, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1745750ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1745750ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 13] RedMulE with parameter: x=0xd20000, w=0xd200c0, y=0xd20160, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1746075ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1746240ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1747460ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1747670ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c38, obi_addr=0x3200c0, len=8, std=128, reps=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1748655ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1749755ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c38, obi_addr=0xb200c0, len=8, std=128, reps=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1754240ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1755335ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 32] RedMulE with parameter: x=0x2020000, w=0x20200c0, y=0x2020160, m=12, n=8, k=4
# [mhartid 48] RedMulE with parameter: x=0x3020000, w=0x30200c0, y=0x3020160, m=12, n=8, k=4
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1755870ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1755870ns
# [mhartid 16] RedMulE with parameter: x=0x1020000, w=0x10200c0, y=0x1020160, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1756330ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1757090ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1757090ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 24] RedMulE with parameter: x=0x1820000, w=0x18200c0, y=0x1820160, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1757550ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 40] RedMulE with parameter: x=0x2820000, w=0x28200c0, y=0x2820160, m=12, n=8, k=4
# [mhartid 56] RedMulE with parameter: x=0x3820000, w=0x38200c0, y=0x3820160, m=12, n=8, k=4
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1757775ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1757850ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1757850ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1758995ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1759070ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1759070ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c20, obi_addr=0x7200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1762600ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1764340ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1735ns (347 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c20, obi_addr=0xf200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1768130ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1769875ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1740ns (348 clock cycles)
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x2320100, obi_addr=0x2420100, len=96
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x3320100, obi_addr=0x3420100, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1784540ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1784540ns
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0x1320100, obi_addr=0x1420100, len=96
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1785070ns
# [mhartid 37] RedMulE with parameter: x=0x2520000, w=0x25200c0, y=0x2520160, m=12, n=8, k=4
# [mhartid 53] RedMulE with parameter: x=0x3520000, w=0x35200c0, y=0x3520160, m=12, n=8, k=4
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1786100ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1786100ns
# [mhartid 21] RedMulE with parameter: x=0x1520000, w=0x15200c0, y=0x1520160, m=12, n=8, k=4
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1786210ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1665ns (333 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1786210ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1665ns (333 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1b20100, obi_addr=0x1c20100, len=96
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2b20100, obi_addr=0x2c20100, len=96
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3b20100, obi_addr=0x3c20100, len=96
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1786610ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1786735ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1786935ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1786965ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1786965ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1787320ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1787320ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1787830ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 45] RedMulE with parameter: x=0x2d20000, w=0x2d200c0, y=0x2d20160, m=12, n=8, k=4
# [mhartid 61] RedMulE with parameter: x=0x3d20000, w=0x3d200c0, y=0x3d20160, m=12, n=8, k=4
# [mhartid 29] RedMulE with parameter: x=0x1d20000, w=0x1d200c0, y=0x1d20160, m=12, n=8, k=4
# [mhartid 3] iDMA 1D with parameter: dir=0, axi_addr=0x220160, obi_addr=0x320160, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1788570ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1788605ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1788605ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1788615ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1788630ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1788630ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1788645ns
# [mhartid 4] RedMulE with parameter: x=0x420000, w=0x4200c0, y=0x420100, m=12, n=8, k=4
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1789850ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1789850ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1789860ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1789865ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1790195ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1791080ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c38, obi_addr=0x23200c0, len=8, std=128, reps=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c38, obi_addr=0x33200c0, len=8, std=128, reps=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1792090ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1792090ns
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c38, obi_addr=0x13200c0, len=8, std=128, reps=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1792615ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1793195ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1793195ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1793720ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0xa20160, obi_addr=0xb20160, len=96
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c38, obi_addr=0x1b200c0, len=8, std=128, reps=8
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c38, obi_addr=0x2b200c0, len=8, std=128, reps=8
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c38, obi_addr=0x3b200c0, len=8, std=128, reps=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1794235ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1794450ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1794500ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1794500ns
# [mhartid 12] RedMulE with parameter: x=0xc20000, w=0xc200c0, y=0xc20100, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1795525ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1795555ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1795600ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1795600ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010840, obi_addr=0x2200c0, len=8, std=128, reps=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1795845ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1796145ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1796745ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1797085ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc010840, obi_addr=0xa200c0, len=8, std=128, reps=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1801705ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1802645ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c20, obi_addr=0x27200c0, len=8, std=128, reps=8
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c20, obi_addr=0x37200c0, len=8, std=128, reps=8
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c20, obi_addr=0x17200c0, len=8, std=128, reps=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1808210ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1808210ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1808725ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1809945ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1809945ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c20, obi_addr=0x1f200c0, len=8, std=128, reps=8
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c20, obi_addr=0x2f200c0, len=8, std=128, reps=8
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c20, obi_addr=0x3f200c0, len=8, std=128, reps=8
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1810460ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1810580ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1810755ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1810755ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1812315ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1812490ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1812490ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x620100, obi_addr=0x720100, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1815250ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1816850ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xe20100, obi_addr=0xf20100, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1820865ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1822470ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc011828, obi_addr=0x6200c0, len=8, std=128, reps=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1825635ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1827225ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc011828, obi_addr=0xe200c0, len=8, std=128, reps=8
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1831200ns
# [mhartid 2] iDMA 1D with parameter: dir=0, axi_addr=0x120100, obi_addr=0x220100, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1832785ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x2220160, obi_addr=0x2320160, len=96
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x3220160, obi_addr=0x3320160, len=96
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1833025ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1833300ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1833300ns
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0x1220160, obi_addr=0x1320160, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1833805ns
# [mhartid 3] RedMulE with parameter: x=0x320000, w=0x3200c0, y=0x320160, m=12, n=8, k=4
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1834680ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1650ns (330 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1834920ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1834920ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1835030ns
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1a20160, obi_addr=0x1b20160, len=96
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2a20160, obi_addr=0x2b20160, len=96
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3a20160, obi_addr=0x3b20160, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1835425ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420000, w=0x24200c0, y=0x2420100, m=12, n=8, k=4
# [mhartid 52] RedMulE with parameter: x=0x3420000, w=0x34200c0, y=0x3420100, m=12, n=8, k=4
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1835695ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1835765ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1835765ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1835880ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1835880ns
# [mhartid 20] RedMulE with parameter: x=0x1420000, w=0x14200c0, y=0x1420100, m=12, n=8, k=4
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1836250ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1836420ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1837100ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1837100ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1837315ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1837445ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1837445ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1837640ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 28] RedMulE with parameter: x=0x1c20000, w=0x1c200c0, y=0x1c20100, m=12, n=8, k=4
# [mhartid 44] RedMulE with parameter: x=0x2c20000, w=0x2c200c0, y=0x2c20100, m=12, n=8, k=4
# [mhartid 60] RedMulE with parameter: x=0x3c20000, w=0x3c200c0, y=0x3c20100, m=12, n=8, k=4
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x920100, obi_addr=0xa20100, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1838350ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1838380ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1838380ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1838590ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010448, obi_addr=0x1200c0, len=8, std=128, reps=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1839570ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1839600ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1839600ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1839730ns
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc010840, obi_addr=0x22200c0, len=8, std=128, reps=8
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc010840, obi_addr=0x32200c0, len=8, std=128, reps=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1840140ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1840140ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1840240ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc010840, obi_addr=0x12200c0, len=8, std=128, reps=8
# [mhartid 11] RedMulE with parameter: x=0xb20000, w=0xb200c0, y=0xb20160, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1840515ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1840645ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1840760ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1841085ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1841085ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1841595ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1841980ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc010840, obi_addr=0x1a200c0, len=8, std=128, reps=8
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc010840, obi_addr=0x2a200c0, len=8, std=128, reps=8
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc010840, obi_addr=0x3a200c0, len=8, std=128, reps=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1842535ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1842615ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1842615ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1843475ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1843550ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1843550ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc010448, obi_addr=0x9200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1845285ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1846065ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x2620100, obi_addr=0x2720100, len=96
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x3620100, obi_addr=0x3720100, len=96
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0x1620100, obi_addr=0x1720100, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1862245ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1862245ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1862755ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1863830ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1863830ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1e20100, obi_addr=0x1f20100, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1864340ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2e20100, obi_addr=0x2f20100, len=96
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3e20100, obi_addr=0x3f20100, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1864720ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1864920ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1864920ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1866310ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1866510ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1866510ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc011828, obi_addr=0x26200c0, len=8, std=128, reps=8
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc011828, obi_addr=0x36200c0, len=8, std=128, reps=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1871915ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1871915ns
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc011828, obi_addr=0x16200c0, len=8, std=128, reps=8
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1872425ns
# [mhartid 1] iDMA 1D with parameter: dir=0, axi_addr=0x20160, obi_addr=0x120160, len=96
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1872795ns
# [mhartid 7] RedMulE with parameter: x=0x720000, w=0x7200c0, y=0x720100, m=12, n=8, k=4
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1873355ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1873500ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1873500ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc011828, obi_addr=0x1e200c0, len=8, std=128, reps=8
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc011828, obi_addr=0x2e200c0, len=8, std=128, reps=8
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc011828, obi_addr=0x3e200c0, len=8, std=128, reps=8
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1874010ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1874355ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1874470ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1874505ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1874505ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1874575ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x520160, obi_addr=0x620160, len=96
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1875135ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1875945ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1876085ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1876085ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 2] RedMulE with parameter: x=0x220000, w=0x2200c0, y=0x220100, m=12, n=8, k=4
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1876640ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1876725ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1877860ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x2120100, obi_addr=0x2220100, len=96
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x3120100, obi_addr=0x3220100, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1878220ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1878220ns
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0x1120100, obi_addr=0x1220100, len=96
# [mhartid 15] RedMulE with parameter: x=0xf20000, w=0xf200c0, y=0xf20100, m=12, n=8, k=4
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010050, obi_addr=0x200c0, len=8, std=128, reps=8
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x820160, obi_addr=0x920160, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1878730ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1878940ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1879025ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1879060ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1879580ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 635ns (127 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1879870ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1879870ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xd20160, obi_addr=0xe20160, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1880280ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1920100, obi_addr=0x1a20100, len=96
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2920100, obi_addr=0x2a20100, len=96
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3920100, obi_addr=0x3a20100, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1880380ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1880655ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1880700ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1880700ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1880710ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1680ns (336 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1880775ns
# [mhartid 35] RedMulE with parameter: x=0x2320000, w=0x23200c0, y=0x2320160, m=12, n=8, k=4
# [mhartid 51] RedMulE with parameter: x=0x3320000, w=0x33200c0, y=0x3320160, m=12, n=8, k=4
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1881630ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1881630ns
# [mhartid 19] RedMulE with parameter: x=0x1320000, w=0x13200c0, y=0x1320160, m=12, n=8, k=4
# [mhartid 10] RedMulE with parameter: x=0xa20000, w=0xa200c0, y=0xa20100, m=12, n=8, k=4
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1882140ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1882255ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1882320ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1882320ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1882335ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1882365ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1882850ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1882850ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1883360ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1883475ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 27] RedMulE with parameter: x=0x1b20000, w=0x1b200c0, y=0x1b20160, m=12, n=8, k=4
# [mhartid 43] RedMulE with parameter: x=0x2b20000, w=0x2b200c0, y=0x2b20160, m=12, n=8, k=4
# [mhartid 59] RedMulE with parameter: x=0x3b20000, w=0x3b200c0, y=0x3b20160, m=12, n=8, k=4
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc010448, obi_addr=0x21200c0, len=8, std=128, reps=8
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc010448, obi_addr=0x31200c0, len=8, std=128, reps=8
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1884120ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1884245ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1884245ns
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc011430, obi_addr=0x5200c0, len=8, std=128, reps=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1884345ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1884345ns
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc010448, obi_addr=0x11200c0, len=8, std=128, reps=8
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc010050, obi_addr=0x8200c0, len=8, std=128, reps=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1884800ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1884855ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1885050ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1885155ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 805ns (161 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1885155ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 805ns (161 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1885340ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1885465ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1885465ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1885665ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 805ns (161 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1885675ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 620ns (124 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1886215ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc010448, obi_addr=0x19200c0, len=8, std=128, reps=8
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc010448, obi_addr=0x29200c0, len=8, std=128, reps=8
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc010448, obi_addr=0x39200c0, len=8, std=128, reps=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1886670ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1886750ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1886750ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1887470ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 795ns (159 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1887525ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1887525ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc011430, obi_addr=0xd200c0, len=8, std=128, reps=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1890325ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1891755ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1425ns (285 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120000, w=0x1200c0, y=0x120160, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1913490ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1914710ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015050, obi_addr=0x20100, len=8, std=128, reps=12
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1917745ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1918580ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x2020160, obi_addr=0x2120160, len=96
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x3020160, obi_addr=0x3120160, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1919225ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1919225ns
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x1020160, obi_addr=0x1120160, len=96
# [mhartid 9] RedMulE with parameter: x=0x920000, w=0x9200c0, y=0x920160, m=12, n=8, k=4
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1919735ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1919785ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1920885ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1920885ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1921005ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1820160, obi_addr=0x1920160, len=96
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2820160, obi_addr=0x2920160, len=96
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3820160, obi_addr=0x3920160, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1921395ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1921540ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1921610ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1921610ns
# [mhartid 39] RedMulE with parameter: x=0x2720000, w=0x27200c0, y=0x2720100, m=12, n=8, k=4
# [mhartid 55] RedMulE with parameter: x=0x3720000, w=0x37200c0, y=0x3720100, m=12, n=8, k=4
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x2520160, obi_addr=0x2620160, len=96
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x3520160, obi_addr=0x3620160, len=96
# [mhartid 23] RedMulE with parameter: x=0x1720000, w=0x17200c0, y=0x1720100, m=12, n=8, k=4
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1922440ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1922440ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1922735ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1922735ns
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0x1520160, obi_addr=0x1620160, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1922950ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1923205ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1923245ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1923255ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1923255ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [mhartid 34] RedMulE with parameter: x=0x2220000, w=0x22200c0, y=0x2220100, m=12, n=8, k=4
# [mhartid 50] RedMulE with parameter: x=0x3220000, w=0x32200c0, y=0x3220100, m=12, n=8, k=4
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1923625ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1923625ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1923660ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1923660ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 18] RedMulE with parameter: x=0x1220000, w=0x12200c0, y=0x1220100, m=12, n=8, k=4
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1924135ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1924170ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc015650, obi_addr=0x820100, len=8, std=128, reps=12
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1924340ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1924340ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc010050, obi_addr=0x20200c0, len=8, std=128, reps=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc010050, obi_addr=0x30200c0, len=8, std=128, reps=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1924495ns
# [mhartid 31] RedMulE with parameter: x=0x1f20000, w=0x1f200c0, y=0x1f20100, m=12, n=8, k=4
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1924700ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1924700ns
# [mhartid 47] RedMulE with parameter: x=0x2f20000, w=0x2f200c0, y=0x2f20100, m=12, n=8, k=4
# [mhartid 63] RedMulE with parameter: x=0x3f20000, w=0x3f200c0, y=0x3f20100, m=12, n=8, k=4
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1d20160, obi_addr=0x1e20160, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1924845ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1924845ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1924850ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2d20160, obi_addr=0x2e20160, len=96
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3d20160, obi_addr=0x3e20160, len=96
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc010050, obi_addr=0x10200c0, len=8, std=128, reps=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1925045ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1925210ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1925240ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1925240ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1925260ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1925330ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1925340ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 635ns (127 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1925340ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 635ns (127 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1925355ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1925410ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1925410ns
# [mhartid 42] RedMulE with parameter: x=0x2a20000, w=0x2a200c0, y=0x2a20100, m=12, n=8, k=4
# [mhartid 58] RedMulE with parameter: x=0x3a20000, w=0x3a200c0, y=0x3a20100, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1925850ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 635ns (127 clock cycles)
# [mhartid 26] RedMulE with parameter: x=0x1a20000, w=0x1a200c0, y=0x1a20100, m=12, n=8, k=4
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1926170ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1926170ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1926255ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1926265ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1926460ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1926460ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc010050, obi_addr=0x18200c0, len=8, std=128, reps=8
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc010050, obi_addr=0x28200c0, len=8, std=128, reps=8
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc010050, obi_addr=0x38200c0, len=8, std=128, reps=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1926845ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1927005ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1927005ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1927020ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1927040ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1927040ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1927390ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1927390ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1927475ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1927645ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 620ns (124 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1927660ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1927660ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620000, w=0x6200c0, y=0x620160, m=12, n=8, k=4
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1930330ns
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x420100, obi_addr=0x520100, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1931170ns
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc011430, obi_addr=0x25200c0, len=8, std=128, reps=8
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc011430, obi_addr=0x35200c0, len=8, std=128, reps=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1931550ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1931685ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1931685ns
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc011430, obi_addr=0x15200c0, len=8, std=128, reps=8
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1932195ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1932760ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1933100ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1933100ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1933610ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc011430, obi_addr=0x1d200c0, len=8, std=128, reps=8
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc011430, obi_addr=0x2d200c0, len=8, std=128, reps=8
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc011430, obi_addr=0x3d200c0, len=8, std=128, reps=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1934230ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1934325ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1934325ns
# [mhartid 14] RedMulE with parameter: x=0xe20000, w=0xe200c0, y=0xe20160, m=12, n=8, k=4
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1935650ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1935745ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1935745ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1936075ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0xc20100, obi_addr=0xd20100, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1936760ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1937295ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1938350ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=1, axi_addr=0xcc015020, obi_addr=0x720100, len=8, std=128, reps=12
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc011038, obi_addr=0x4200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1939770ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1940020ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1941015ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1941315ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1290ns (258 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc015620, obi_addr=0xf20100, len=8, std=128, reps=12
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc011038, obi_addr=0xc200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1945495ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1945600ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1946740ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1946895ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1290ns (258 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20000, w=0x200c0, y=0x20100, m=12, n=8, k=4
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1952875ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1954095ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820000, w=0x8200c0, y=0x820100, m=12, n=8, k=4
# [mhartid 33] RedMulE with parameter: x=0x2120000, w=0x21200c0, y=0x2120160, m=12, n=8, k=4
# [mhartid 49] RedMulE with parameter: x=0x3120000, w=0x31200c0, y=0x3120160, m=12, n=8, k=4
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1961470ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1961695ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1961695ns
# [mhartid 17] RedMulE with parameter: x=0x1120000, w=0x11200c0, y=0x1120160, m=12, n=8, k=4
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1962215ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1962690ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1962915ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1962915ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1963435ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 25] RedMulE with parameter: x=0x1920000, w=0x19200c0, y=0x1920160, m=12, n=8, k=4
# [mhartid 41] RedMulE with parameter: x=0x2920000, w=0x29200c0, y=0x2920160, m=12, n=8, k=4
# [mhartid 57] RedMulE with parameter: x=0x3920000, w=0x39200c0, y=0x3920160, m=12, n=8, k=4
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1964000ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1964105ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1964105ns
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc016850, obi_addr=0x2020100, len=8, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc017450, obi_addr=0x3020100, len=8, std=128, reps=12
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1964720ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1964720ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c50, obi_addr=0x1020100, len=8, std=128, reps=12
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1965220ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1965300ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1965325ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1965325ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1965560ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1965560ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1966140ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc016250, obi_addr=0x1820100, len=8, std=128, reps=12
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e50, obi_addr=0x2820100, len=8, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a50, obi_addr=0x3820100, len=8, std=128, reps=12
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1967080ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1967120ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1967120ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1967915ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1967960ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1967960ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x2420100, obi_addr=0x2520100, len=96
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x3420100, obi_addr=0x3520100, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1979335ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1979335ns
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0x1420100, obi_addr=0x1520100, len=96
# [mhartid 38] RedMulE with parameter: x=0x2620000, w=0x26200c0, y=0x2620160, m=12, n=8, k=4
# [mhartid 54] RedMulE with parameter: x=0x3620000, w=0x36200c0, y=0x3620160, m=12, n=8, k=4
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1979850ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1979995ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1979995ns
# [mhartid 22] RedMulE with parameter: x=0x1620000, w=0x16200c0, y=0x1620160, m=12, n=8, k=4
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1980510ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1981000ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1981000ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1981215ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1981215ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1c20100, obi_addr=0x1d20100, len=96
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1981515ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2c20100, obi_addr=0x2d20100, len=96
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3c20100, obi_addr=0x3d20100, len=96
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1981730ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1981950ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1982025ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1982025ns
# [mhartid 30] RedMulE with parameter: x=0x1e20000, w=0x1e200c0, y=0x1e20160, m=12, n=8, k=4
# [mhartid 46] RedMulE with parameter: x=0x2e20000, w=0x2e200c0, y=0x2e20160, m=12, n=8, k=4
# [mhartid 62] RedMulE with parameter: x=0x3e20000, w=0x3e200c0, y=0x3e20160, m=12, n=8, k=4
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1982610ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1982755ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1982755ns
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x320160, obi_addr=0x420160, len=96
# [mhartid 5] RedMulE with parameter: x=0x520000, w=0x5200c0, y=0x520100, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1983195ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1983480ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1983600ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1983635ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1983635ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1983830ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1983975ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1983975ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1984700ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1984790ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc011038, obi_addr=0x24200c0, len=8, std=128, reps=8
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc011038, obi_addr=0x34200c0, len=8, std=128, reps=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1987580ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1987580ns
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc011038, obi_addr=0x14200c0, len=8, std=128, reps=8
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1988095ns
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0xb20160, obi_addr=0xc20160, len=96
# [mhartid 13] RedMulE with parameter: x=0xd20000, w=0xd200c0, y=0xd20100, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1988820ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1988835ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1988835ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=1, axi_addr=0xcc016820, obi_addr=0x2720100, len=8, std=128, reps=12
# [mhartid 55] iDMA 2D with parameter: dir=1, axi_addr=0xcc017420, obi_addr=0x3720100, len=8, std=128, reps=12
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1989085ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1989350ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1989520ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1989520ns
# [mhartid 23] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c20, obi_addr=0x1720100, len=8, std=128, reps=12
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc011038, obi_addr=0x1c200c0, len=8, std=128, reps=8
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc011038, obi_addr=0x2c200c0, len=8, std=128, reps=8
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc011038, obi_addr=0x3c200c0, len=8, std=128, reps=8
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1990060ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1990185ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1990285ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1990285ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1990305ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1990410ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1990760ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1990760ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c40, obi_addr=0x3200c0, len=8, std=128, reps=8
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1991315ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1991355ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1991440ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1991545ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1991545ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=1, axi_addr=0xcc016220, obi_addr=0x1f20100, len=8, std=128, reps=12
# [mhartid 47] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e20, obi_addr=0x2f20100, len=8, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a20, obi_addr=0x3f20100, len=8, std=128, reps=12
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1992205ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1992415ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1992415ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1992465ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1105ns (221 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1993445ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1993660ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1993660ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c40, obi_addr=0xb200c0, len=8, std=128, reps=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1997025ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1998125ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [mhartid 32] RedMulE with parameter: x=0x2020000, w=0x20200c0, y=0x2020100, m=12, n=8, k=4
# [mhartid 48] RedMulE with parameter: x=0x3020000, w=0x30200c0, y=0x3020100, m=12, n=8, k=4
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2003355ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2003355ns
# [mhartid 16] RedMulE with parameter: x=0x1020000, w=0x10200c0, y=0x1020100, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2003965ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2004575ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2004575ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c28, obi_addr=0x7200c0, len=8, std=128, reps=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2005185ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2005275ns
# [mhartid 24] RedMulE with parameter: x=0x1820000, w=0x18200c0, y=0x1820100, m=12, n=8, k=4
# [mhartid 40] RedMulE with parameter: x=0x2820000, w=0x28200c0, y=0x2820100, m=12, n=8, k=4
# [mhartid 56] RedMulE with parameter: x=0x3820000, w=0x38200c0, y=0x3820100, m=12, n=8, k=4
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2005700ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2005730ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2005730ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2006920ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2006950ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2006950ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2007015ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1735ns (347 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c28, obi_addr=0xf200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2011000ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2012735ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 3] iDMA 1D with parameter: dir=0, axi_addr=0x220100, obi_addr=0x320100, len=96
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2031375ns
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x2320160, obi_addr=0x2420160, len=96
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x3320160, obi_addr=0x3420160, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2031955ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2031955ns
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0x1320160, obi_addr=0x1420160, len=96
# [mhartid 4] RedMulE with parameter: x=0x420000, w=0x4200c0, y=0x420160, m=12, n=8, k=4
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2032495ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2032570ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2032980ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 37] RedMulE with parameter: x=0x2520000, w=0x25200c0, y=0x2520100, m=12, n=8, k=4
# [mhartid 53] RedMulE with parameter: x=0x3520000, w=0x35200c0, y=0x3520100, m=12, n=8, k=4
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2033585ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2033585ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2033700ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2033700ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2033790ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 21] RedMulE with parameter: x=0x1520000, w=0x15200c0, y=0x1520100, m=12, n=8, k=4
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2034135ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1b20160, obi_addr=0x1c20160, len=96
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2034270ns
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2b20160, obi_addr=0x2c20160, len=96
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3b20160, obi_addr=0x3c20160, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2034620ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2034765ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2034765ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2034920ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2034920ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2035490ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 29] RedMulE with parameter: x=0x1d20000, w=0x1d200c0, y=0x1d20100, m=12, n=8, k=4
# [mhartid 45] RedMulE with parameter: x=0x2d20000, w=0x2d200c0, y=0x2d20100, m=12, n=8, k=4
# [mhartid 61] RedMulE with parameter: x=0x3d20000, w=0x3d200c0, y=0x3d20100, m=12, n=8, k=4
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2036240ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2036355ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2036370ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2036370ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2036385ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2036385ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0xa20100, obi_addr=0xb20100, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2037110ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2037575ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2037590ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2037590ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 12] RedMulE with parameter: x=0xc20000, w=0xc200c0, y=0xc20160, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2038235ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010848, obi_addr=0x2200c0, len=8, std=128, reps=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2038750ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2038880ns
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c40, obi_addr=0x23200c0, len=8, std=128, reps=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c40, obi_addr=0x33200c0, len=8, std=128, reps=8
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2039455ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2039515ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2039515ns
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c40, obi_addr=0x13200c0, len=8, std=128, reps=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2039825ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2040135ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2040610ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2040610ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2041230ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c40, obi_addr=0x1b200c0, len=8, std=128, reps=8
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c40, obi_addr=0x2b200c0, len=8, std=128, reps=8
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c40, obi_addr=0x3b200c0, len=8, std=128, reps=8
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2042175ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2042320ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2042320ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2043275ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2043415ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2043415ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc010848, obi_addr=0xa200c0, len=8, std=128, reps=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2044510ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2045455ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c28, obi_addr=0x27200c0, len=8, std=128, reps=8
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c28, obi_addr=0x37200c0, len=8, std=128, reps=8
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c28, obi_addr=0x17200c0, len=8, std=128, reps=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2055745ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2055745ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2056270ns
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x620160, obi_addr=0x720160, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2057480ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2057480ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2057885ns
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c28, obi_addr=0x1f200c0, len=8, std=128, reps=8
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2058005ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c28, obi_addr=0x2f200c0, len=8, std=128, reps=8
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c28, obi_addr=0x3f200c0, len=8, std=128, reps=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2058435ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2058650ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2058650ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2059480ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2060170ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2060385ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2060385ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xe20160, obi_addr=0xf20160, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2063645ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2065260ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc011830, obi_addr=0x6200c0, len=8, std=128, reps=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2068265ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2069840ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc011830, obi_addr=0xe200c0, len=8, std=128, reps=8
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2074070ns
# [mhartid 2] iDMA 1D with parameter: dir=0, axi_addr=0x120160, obi_addr=0x220160, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2075655ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2075710ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2077325ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320000, w=0x3200c0, y=0x320100, m=12, n=8, k=4
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2077825ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2079045ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x2220100, obi_addr=0x2320100, len=96
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x3220100, obi_addr=0x3320100, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2080790ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2080790ns
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0x1220100, obi_addr=0x1320100, len=96
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x920160, obi_addr=0xa20160, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2081370ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2081400ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010450, obi_addr=0x1200c0, len=8, std=128, reps=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2082435ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2082465ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2082465ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420000, w=0x24200c0, y=0x2420160, m=12, n=8, k=4
# [mhartid 52] RedMulE with parameter: x=0x3420000, w=0x34200c0, y=0x3420160, m=12, n=8, k=4
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2083035ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2083060ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1a20100, obi_addr=0x1b20100, len=96
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2083220ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2083290ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2083290ns
# [mhartid 11] RedMulE with parameter: x=0xb20000, w=0xb200c0, y=0xb20100, m=12, n=8, k=4
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2a20100, obi_addr=0x2b20100, len=96
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3a20100, obi_addr=0x3b20100, len=96
# [mhartid 20] RedMulE with parameter: x=0x1420000, w=0x14200c0, y=0x1420160, m=12, n=8, k=4
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2083510ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2083670ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2083685ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2083685ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2083825ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2084510ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2084510ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2084890ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2085045ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2085145ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2085320ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2085320ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [mhartid 28] RedMulE with parameter: x=0x1c20000, w=0x1c200c0, y=0x1c20160, m=12, n=8, k=4
# [mhartid 44] RedMulE with parameter: x=0x2c20000, w=0x2c200c0, y=0x2c20160, m=12, n=8, k=4
# [mhartid 60] RedMulE with parameter: x=0x3c20000, w=0x3c200c0, y=0x3c20160, m=12, n=8, k=4
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2086030ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2086240ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2086240ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2087250ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc010848, obi_addr=0x22200c0, len=8, std=128, reps=8
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc010848, obi_addr=0x32200c0, len=8, std=128, reps=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2087460ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2087460ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2087660ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2087660ns
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc010450, obi_addr=0x9200c0, len=8, std=128, reps=8
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc010848, obi_addr=0x12200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2088085ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2088215ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2088605ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2088605ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2088860ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2089155ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc010848, obi_addr=0x1a200c0, len=8, std=128, reps=8
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc010848, obi_addr=0x2a200c0, len=8, std=128, reps=8
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc010848, obi_addr=0x3a200c0, len=8, std=128, reps=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2090245ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2090420ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2090420ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2091195ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2091375ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 950ns (190 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2091375ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 950ns (190 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x2620160, obi_addr=0x2720160, len=96
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x3620160, obi_addr=0x3720160, len=96
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0x1620160, obi_addr=0x1720160, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2109760ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2109760ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2110275ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2111355ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2111355ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2111860ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1e20160, obi_addr=0x1f20160, len=96
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2e20160, obi_addr=0x2f20160, len=96
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3e20160, obi_addr=0x3f20160, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2112485ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2112740ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2112740ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2114075ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2114320ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2114320ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 1] iDMA 1D with parameter: dir=0, axi_addr=0x20100, obi_addr=0x120100, len=96
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2115525ns
# [mhartid 7] RedMulE with parameter: x=0x720000, w=0x7200c0, y=0x720160, m=12, n=8, k=4
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2116075ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2117155ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x520100, obi_addr=0x620100, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2117295ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2117775ns
# [mhartid 2] RedMulE with parameter: x=0x220000, w=0x2200c0, y=0x220160, m=12, n=8, k=4
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc011830, obi_addr=0x26200c0, len=8, std=128, reps=8
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc011830, obi_addr=0x36200c0, len=8, std=128, reps=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2119270ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2119360ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc011830, obi_addr=0x16200c0, len=8, std=128, reps=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2119470ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2119470ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2119960ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2120490ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2121055ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2121055ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010058, obi_addr=0x200c0, len=8, std=128, reps=8
# [mhartid 15] RedMulE with parameter: x=0xf20000, w=0xf200c0, y=0xf20160, m=12, n=8, k=4
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x820100, obi_addr=0x920100, len=96
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 2121530ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2121545ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc011830, obi_addr=0x1e200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2121790ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2121900ns
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc011830, obi_addr=0x2e200c0, len=8, std=128, reps=8
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc011830, obi_addr=0x3e200c0, len=8, std=128, reps=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 2122155ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 620ns (124 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2122195ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2122415ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2122415ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2123120ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xd20100, obi_addr=0xe20100, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2123425ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2123640ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2123790ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2123990ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2123990ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 10] RedMulE with parameter: x=0xa20000, w=0xa200c0, y=0xa20160, m=12, n=8, k=4
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2125145ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2125230ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x2120160, obi_addr=0x2220160, len=96
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x3120160, obi_addr=0x3220160, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2125695ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2125695ns
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0x1120160, obi_addr=0x1220160, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2126280ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2126365ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc011438, obi_addr=0x5200c0, len=8, std=128, reps=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2127360ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2127360ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2127450ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc010058, obi_addr=0x8200c0, len=8, std=128, reps=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 2127810ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2127910ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1920160, obi_addr=0x1a20160, len=96
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2920160, obi_addr=0x2a20160, len=96
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3920160, obi_addr=0x3a20160, len=96
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2128330ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 2128425ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2128490ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2128490ns
# [mhartid 35] RedMulE with parameter: x=0x2320000, w=0x23200c0, y=0x2320100, m=12, n=8, k=4
# [mhartid 51] RedMulE with parameter: x=0x3320000, w=0x33200c0, y=0x3320100, m=12, n=8, k=4
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2128875ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2129150ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2129150ns
# [mhartid 19] RedMulE with parameter: x=0x1320000, w=0x13200c0, y=0x1320100, m=12, n=8, k=4
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2129735ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2129975ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2130130ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2130130ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2130370ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2130370ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2130955ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc010450, obi_addr=0x21200c0, len=8, std=128, reps=8
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc010450, obi_addr=0x31200c0, len=8, std=128, reps=8
# [mhartid 27] RedMulE with parameter: x=0x1b20000, w=0x1b200c0, y=0x1b20100, m=12, n=8, k=4
# [mhartid 43] RedMulE with parameter: x=0x2b20000, w=0x2b200c0, y=0x2b20100, m=12, n=8, k=4
# [mhartid 59] RedMulE with parameter: x=0x3b20000, w=0x3b200c0, y=0x3b20100, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2131865ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2131865ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2131985ns
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc010450, obi_addr=0x11200c0, len=8, std=128, reps=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2132145ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2132145ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2132330ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2132640ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2132640ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc011438, obi_addr=0xd200c0, len=8, std=128, reps=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2133125ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 790ns (158 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2133205ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2133220ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2133365ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2133365ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc010450, obi_addr=0x19200c0, len=8, std=128, reps=8
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc010450, obi_addr=0x29200c0, len=8, std=128, reps=8
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc010450, obi_addr=0x39200c0, len=8, std=128, reps=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2134385ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2134610ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2134610ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2134650ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1425ns (285 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2135165ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2135390ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2135390ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120000, w=0x1200c0, y=0x120100, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2156175ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2157395ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015058, obi_addr=0x20160, len=8, std=128, reps=12
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 2160405ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 2161250ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 9] RedMulE with parameter: x=0x920000, w=0x9200c0, y=0x920100, m=12, n=8, k=4
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2162480ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2163700ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x2020100, obi_addr=0x2120100, len=96
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x3020100, obi_addr=0x3120100, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2166765ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2166765ns
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x1020100, obi_addr=0x1120100, len=96
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc015658, obi_addr=0x820160, len=8, std=128, reps=12
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 2167260ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2167260ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 2168100ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2168410ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2168410ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2168920ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1820100, obi_addr=0x1920100, len=96
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2820100, obi_addr=0x2920100, len=96
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3820100, obi_addr=0x3920100, len=96
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2169255ns
# [mhartid 39] RedMulE with parameter: x=0x2720000, w=0x27200c0, y=0x2720160, m=12, n=8, k=4
# [mhartid 55] RedMulE with parameter: x=0x3720000, w=0x37200c0, y=0x3720160, m=12, n=8, k=4
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2169480ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2169480ns
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x2520100, obi_addr=0x2620100, len=96
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x3520100, obi_addr=0x3620100, len=96
# [mhartid 23] RedMulE with parameter: x=0x1720000, w=0x17200c0, y=0x1720160, m=12, n=8, k=4
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2169985ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2169985ns
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0x1520100, obi_addr=0x1620100, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2170360ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2170360ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2170505ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2170845ns
# [mhartid 34] RedMulE with parameter: x=0x2220000, w=0x22200c0, y=0x2220160, m=12, n=8, k=4
# [mhartid 50] RedMulE with parameter: x=0x3220000, w=0x32200c0, y=0x3220160, m=12, n=8, k=4
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2170900ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2171170ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1685ns (337 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2171170ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1685ns (337 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2171195ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2171195ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2171205ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2171205ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 18] RedMulE with parameter: x=0x1220000, w=0x12200c0, y=0x1220160, m=12, n=8, k=4
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2171665ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2171725ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc010058, obi_addr=0x20200c0, len=8, std=128, reps=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc010058, obi_addr=0x30200c0, len=8, std=128, reps=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2171965ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2171965ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2172185ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2172185ns
# [mhartid 31] RedMulE with parameter: x=0x1f20000, w=0x1f200c0, y=0x1f20160, m=12, n=8, k=4
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2172415ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2172415ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2172440ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc010058, obi_addr=0x10200c0, len=8, std=128, reps=8
# [mhartid 6] RedMulE with parameter: x=0x620000, w=0x6200c0, y=0x620100, m=12, n=8, k=4
# [mhartid 47] RedMulE with parameter: x=0x2f20000, w=0x2f200c0, y=0x2f20160, m=12, n=8, k=4
# [mhartid 63] RedMulE with parameter: x=0x3f20000, w=0x3f200c0, y=0x3f20160, m=12, n=8, k=4
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1d20100, obi_addr=0x1e20100, len=96
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2172710ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2172800ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2172800ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2172835ns
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2d20100, obi_addr=0x2e20100, len=96
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3d20100, obi_addr=0x3e20100, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2172885ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2172970ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2173085ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2173085ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2173185ns
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x420160, obi_addr=0x520160, len=96
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2173325ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2173340ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2173340ns
# [mhartid 26] RedMulE with parameter: x=0x1a20000, w=0x1a200c0, y=0x1a20160, m=12, n=8, k=4
# [mhartid 42] RedMulE with parameter: x=0x2a20000, w=0x2a200c0, y=0x2a20160, m=12, n=8, k=4
# [mhartid 58] RedMulE with parameter: x=0x3a20000, w=0x3a200c0, y=0x3a20160, m=12, n=8, k=4
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2173755ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2173810ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2174000ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2174000ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2174055ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2174190ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2174305ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2174305ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc010058, obi_addr=0x18200c0, len=8, std=128, reps=8
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc010058, obi_addr=0x28200c0, len=8, std=128, reps=8
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc010058, obi_addr=0x38200c0, len=8, std=128, reps=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2174675ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2174780ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2174870ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2174870ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2174940ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2174940ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2175030ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2175220ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2175220ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2175290ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2175335ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2175485ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2175485ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20000, w=0xe200c0, y=0xe20100, m=12, n=8, k=4
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc011438, obi_addr=0x25200c0, len=8, std=128, reps=8
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc011438, obi_addr=0x35200c0, len=8, std=128, reps=8
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2178935ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0xc20160, obi_addr=0xd20160, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2179250ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2179250ns
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc011438, obi_addr=0x15200c0, len=8, std=128, reps=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2179550ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2179745ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2180155ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2180665ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2180665ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2181160ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2181160ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc011438, obi_addr=0x1d200c0, len=8, std=128, reps=8
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc011438, obi_addr=0x2d200c0, len=8, std=128, reps=8
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc011438, obi_addr=0x3d200c0, len=8, std=128, reps=8
# [mhartid 7] iDMA 2D with parameter: dir=1, axi_addr=0xcc015028, obi_addr=0x720160, len=8, std=128, reps=12
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2182065ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2182240ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2182240ns
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc011040, obi_addr=0x4200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2182500ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2182705ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2183480ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2183660ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2183660ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2183755ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2184010ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1300ns (260 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc015628, obi_addr=0xf20160, len=8, std=128, reps=12
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc011040, obi_addr=0xc200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2188325ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2188545ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2189575ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2189840ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1290ns (258 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20000, w=0x200c0, y=0x20160, m=12, n=8, k=4
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 2195500ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 2196720ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820000, w=0x8200c0, y=0x820160, m=12, n=8, k=4
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 2204205ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 2205425ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 33] RedMulE with parameter: x=0x2120000, w=0x21200c0, y=0x2120100, m=12, n=8, k=4
# [mhartid 49] RedMulE with parameter: x=0x3120000, w=0x31200c0, y=0x3120100, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2209160ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2209160ns
# [mhartid 17] RedMulE with parameter: x=0x1120000, w=0x11200c0, y=0x1120100, m=12, n=8, k=4
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2209725ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2210380ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2210380ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2210945ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 25] RedMulE with parameter: x=0x1920000, w=0x19200c0, y=0x1920100, m=12, n=8, k=4
# [mhartid 41] RedMulE with parameter: x=0x2920000, w=0x29200c0, y=0x2920100, m=12, n=8, k=4
# [mhartid 57] RedMulE with parameter: x=0x3920000, w=0x39200c0, y=0x3920100, m=12, n=8, k=4
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2211670ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2211930ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2211930ns
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc016858, obi_addr=0x2020160, len=8, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc017458, obi_addr=0x3020160, len=8, std=128, reps=12
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2212225ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2212225ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c58, obi_addr=0x1020160, len=8, std=128, reps=12
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2212755ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2212890ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2213060ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2213060ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2213150ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2213150ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2213595ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc016258, obi_addr=0x1820160, len=8, std=128, reps=12
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e58, obi_addr=0x2820160, len=8, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a58, obi_addr=0x3820160, len=8, std=128, reps=12
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2214785ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2214950ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2214950ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2215620ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2215795ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2215795ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x320100, obi_addr=0x420100, len=96
# [mhartid 5] RedMulE with parameter: x=0x520000, w=0x5200c0, y=0x520160, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2225920ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2226040ns
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x2420160, obi_addr=0x2520160, len=96
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x3420160, obi_addr=0x3520160, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2226850ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2226850ns
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0x1420160, obi_addr=0x1520160, len=96
# [mhartid 38] RedMulE with parameter: x=0x2620000, w=0x26200c0, y=0x2620100, m=12, n=8, k=4
# [mhartid 54] RedMulE with parameter: x=0x3620000, w=0x36200c0, y=0x3620100, m=12, n=8, k=4
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2227260ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2227340ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2227510ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 22] RedMulE with parameter: x=0x1620000, w=0x16200c0, y=0x1620100, m=12, n=8, k=4
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2227585ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2227585ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2228070ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2228470ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2228470ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2228805ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2228805ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2228980ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1c20160, obi_addr=0x1d20160, len=96
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2229290ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2c20160, obi_addr=0x2d20160, len=96
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3c20160, obi_addr=0x3d20160, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2229725ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2229920ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2229920ns
# [mhartid 30] RedMulE with parameter: x=0x1e20000, w=0x1e200c0, y=0x1e20100, m=12, n=8, k=4
# [mhartid 46] RedMulE with parameter: x=0x2e20000, w=0x2e200c0, y=0x2e20100, m=12, n=8, k=4
# [mhartid 62] RedMulE with parameter: x=0x3e20000, w=0x3e200c0, y=0x3e20100, m=12, n=8, k=4
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2230530ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2230695ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2230695ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2231355ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0xb20100, obi_addr=0xc20100, len=96
# [mhartid 13] RedMulE with parameter: x=0xd20000, w=0xd200c0, y=0xd20160, m=12, n=8, k=4
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2231535ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2231535ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2231750ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2231785ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2231915ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2231915ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2231925ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2233145ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2233375ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c48, obi_addr=0x3200c0, len=8, std=128, reps=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2234075ns
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc011040, obi_addr=0x24200c0, len=8, std=128, reps=8
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc011040, obi_addr=0x34200c0, len=8, std=128, reps=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2235120ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2235120ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2235175ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc011040, obi_addr=0x14200c0, len=8, std=128, reps=8
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2235655ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2236375ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2236375ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=1, axi_addr=0xcc016828, obi_addr=0x2720160, len=8, std=128, reps=12
# [mhartid 55] iDMA 2D with parameter: dir=1, axi_addr=0xcc017428, obi_addr=0x3720160, len=8, std=128, reps=12
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2236910ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c28, obi_addr=0x1720160, len=8, std=128, reps=12
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2237090ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2237090ns
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc011040, obi_addr=0x1c200c0, len=8, std=128, reps=8
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2237610ns
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc011040, obi_addr=0x2c200c0, len=8, std=128, reps=8
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc011040, obi_addr=0x3c200c0, len=8, std=128, reps=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2238005ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2238175ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2238175ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2238330ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2238330ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2238850ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2239270ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2239430ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2239430ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=1, axi_addr=0xcc016228, obi_addr=0x1f20160, len=8, std=128, reps=12
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c48, obi_addr=0xb200c0, len=8, std=128, reps=8
# [mhartid 47] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e28, obi_addr=0x2f20160, len=8, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a28, obi_addr=0x3f20160, len=8, std=128, reps=12
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2239980ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2239980ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2240265ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2240265ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2241085ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2241220ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2241515ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2241515ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c30, obi_addr=0x7200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2247955ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2249690ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 32] RedMulE with parameter: x=0x2020000, w=0x20200c0, y=0x2020160, m=12, n=8, k=4
# [mhartid 48] RedMulE with parameter: x=0x3020000, w=0x30200c0, y=0x3020160, m=12, n=8, k=4
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2250865ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2250865ns
# [mhartid 16] RedMulE with parameter: x=0x1020000, w=0x10200c0, y=0x1020160, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2251370ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2252085ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2252085ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2252590ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 24] RedMulE with parameter: x=0x1820000, w=0x18200c0, y=0x1820160, m=12, n=8, k=4
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c30, obi_addr=0xf200c0, len=8, std=128, reps=8
# [mhartid 40] RedMulE with parameter: x=0x2820000, w=0x28200c0, y=0x2820160, m=12, n=8, k=4
# [mhartid 56] RedMulE with parameter: x=0x3820000, w=0x38200c0, y=0x3820160, m=12, n=8, k=4
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2253445ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2253600ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2253600ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2253790ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2254665ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2254820ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2254820ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2255530ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1735ns (347 clock cycles)
# [mhartid 3] iDMA 1D with parameter: dir=0, axi_addr=0x220160, obi_addr=0x320160, len=96
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2274060ns
# [mhartid 4] RedMulE with parameter: x=0x420000, w=0x4200c0, y=0x420100, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2275260ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2275650ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2276480ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x2320100, obi_addr=0x2420100, len=96
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x3320100, obi_addr=0x3420100, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2279590ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2279590ns
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0xa20160, obi_addr=0xb20160, len=96
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0x1320100, obi_addr=0x1420100, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2280005ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2280110ns
# [mhartid 37] RedMulE with parameter: x=0x2520000, w=0x25200c0, y=0x2520160, m=12, n=8, k=4
# [mhartid 53] RedMulE with parameter: x=0x3520000, w=0x35200c0, y=0x3520160, m=12, n=8, k=4
# [mhartid 12] RedMulE with parameter: x=0xc20000, w=0xc200c0, y=0xc20100, m=12, n=8, k=4
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2281090ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2281090ns
# [mhartid 21] RedMulE with parameter: x=0x1520000, w=0x15200c0, y=0x1520160, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2281175ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010850, obi_addr=0x2200c0, len=8, std=128, reps=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2281225ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2281225ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2281525ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2281615ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2281620ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2281765ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1650ns (330 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1b20100, obi_addr=0x1c20100, len=96
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2b20100, obi_addr=0x2c20100, len=96
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3b20100, obi_addr=0x3c20100, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2282310ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2282310ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2282395ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2282460ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2282515ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2282715ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2282715ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2282840ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 29] RedMulE with parameter: x=0x1d20000, w=0x1d200c0, y=0x1d20160, m=12, n=8, k=4
# [mhartid 45] RedMulE with parameter: x=0x2d20000, w=0x2d200c0, y=0x2d20160, m=12, n=8, k=4
# [mhartid 61] RedMulE with parameter: x=0x3d20000, w=0x3d200c0, y=0x3d20160, m=12, n=8, k=4
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2284135ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2284180ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2284355ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2284355ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2284380ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2284380ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2285355ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2285600ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2285600ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c48, obi_addr=0x23200c0, len=8, std=128, reps=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c48, obi_addr=0x33200c0, len=8, std=128, reps=8
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc010850, obi_addr=0xa200c0, len=8, std=128, reps=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2287120ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2287120ns
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c48, obi_addr=0x13200c0, len=8, std=128, reps=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2287445ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2287630ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2288220ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2288220ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2288395ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2288725ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c48, obi_addr=0x1b200c0, len=8, std=128, reps=8
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c48, obi_addr=0x2b200c0, len=8, std=128, reps=8
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c48, obi_addr=0x3b200c0, len=8, std=128, reps=8
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2290060ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2290250ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2290250ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2291165ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2291350ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2291350ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x620100, obi_addr=0x720100, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2300630ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2302240ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c30, obi_addr=0x27200c0, len=8, std=128, reps=8
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c30, obi_addr=0x37200c0, len=8, std=128, reps=8
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c30, obi_addr=0x17200c0, len=8, std=128, reps=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2303300ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2303300ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2303755ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2305035ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2305035ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2305490ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c30, obi_addr=0x1f200c0, len=8, std=128, reps=8
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xe20100, obi_addr=0xf20100, len=96
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c30, obi_addr=0x2f200c0, len=8, std=128, reps=8
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c30, obi_addr=0x3f200c0, len=8, std=128, reps=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2306190ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2306475ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2306505ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2306505ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2307925ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2308055ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2308240ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2308240ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc011838, obi_addr=0x6200c0, len=8, std=128, reps=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2310975ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2312560ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc011838, obi_addr=0xe200c0, len=8, std=128, reps=8
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2316850ns
# [mhartid 2] iDMA 1D with parameter: dir=0, axi_addr=0x120100, obi_addr=0x220100, len=96
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2318390ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2318440ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2320050ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320000, w=0x3200c0, y=0x320160, m=12, n=8, k=4
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2320500ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2321720ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x920100, obi_addr=0xa20100, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2324365ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010458, obi_addr=0x1200c0, len=8, std=128, reps=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2325105ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2325890ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2326000ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [mhartid 11] RedMulE with parameter: x=0xb20000, w=0xb200c0, y=0xb20160, m=12, n=8, k=4
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2326555ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2327775ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x2220160, obi_addr=0x2320160, len=96
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x3220160, obi_addr=0x3320160, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2328345ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2328345ns
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0x1220160, obi_addr=0x1320160, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2328845ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2329965ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2329965ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2330465ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420000, w=0x24200c0, y=0x2420100, m=12, n=8, k=4
# [mhartid 52] RedMulE with parameter: x=0x3420000, w=0x34200c0, y=0x3420100, m=12, n=8, k=4
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc010458, obi_addr=0x9200c0, len=8, std=128, reps=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2330890ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2330890ns
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1a20160, obi_addr=0x1b20160, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2331000ns
# [mhartid 20] RedMulE with parameter: x=0x1420000, w=0x14200c0, y=0x1420100, m=12, n=8, k=4
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2a20160, obi_addr=0x2b20160, len=96
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3a20160, obi_addr=0x3b20160, len=96
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2331305ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2331425ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2331515ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2331515ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2331780ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2332110ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2332110ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2332645ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2332925ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2333195ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2333195ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [mhartid 28] RedMulE with parameter: x=0x1c20000, w=0x1c200c0, y=0x1c20100, m=12, n=8, k=4
# [mhartid 44] RedMulE with parameter: x=0x2c20000, w=0x2c200c0, y=0x2c20100, m=12, n=8, k=4
# [mhartid 60] RedMulE with parameter: x=0x3c20000, w=0x3c200c0, y=0x3c20100, m=12, n=8, k=4
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2333960ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2334130ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2334130ns
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc010850, obi_addr=0x22200c0, len=8, std=128, reps=8
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc010850, obi_addr=0x32200c0, len=8, std=128, reps=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2335180ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2335185ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2335185ns
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc010850, obi_addr=0x12200c0, len=8, std=128, reps=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2335350ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2335350ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2335685ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2336130ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2336130ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2336630ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc010850, obi_addr=0x1a200c0, len=8, std=128, reps=8
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc010850, obi_addr=0x2a200c0, len=8, std=128, reps=8
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc010850, obi_addr=0x3a200c0, len=8, std=128, reps=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2338145ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2338365ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2338365ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2339085ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2339300ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2339300ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x2620100, obi_addr=0x2720100, len=96
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x3620100, obi_addr=0x3720100, len=96
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0x1620100, obi_addr=0x1720100, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2357350ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2357350ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2357790ns
# [mhartid 1] iDMA 1D with parameter: dir=0, axi_addr=0x20160, obi_addr=0x120160, len=96
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2358180ns
# [mhartid 7] RedMulE with parameter: x=0x720000, w=0x7200c0, y=0x720100, m=12, n=8, k=4
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2358760ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2358940ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2358940ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2359375ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1e20100, obi_addr=0x1f20100, len=96
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2359820ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2359980ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x520160, obi_addr=0x620160, len=96
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2e20100, obi_addr=0x2f20100, len=96
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3e20100, obi_addr=0x3f20100, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2360330ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2360485ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2360670ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2360670ns
# [mhartid 2] RedMulE with parameter: x=0x220000, w=0x2200c0, y=0x220100, m=12, n=8, k=4
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2361920ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2361970ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2362085ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2362260ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2362260ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2363190ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0x200c0, len=8, std=128, reps=8
# [mhartid 15] RedMulE with parameter: x=0xf20000, w=0xf200c0, y=0xf20100, m=12, n=8, k=4
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 2364210ns
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x820160, obi_addr=0x920160, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2364660ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2364670ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 2364835ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 620ns (124 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2365890ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xd20160, obi_addr=0xe20160, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2366320ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2366430ns
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc011838, obi_addr=0x26200c0, len=8, std=128, reps=8
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc011838, obi_addr=0x36200c0, len=8, std=128, reps=8
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc011838, obi_addr=0x16200c0, len=8, std=128, reps=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2366985ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2366985ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2367460ns
# [mhartid 10] RedMulE with parameter: x=0xa20000, w=0xa200c0, y=0xa20100, m=12, n=8, k=4
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2367980ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2368020ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2368565ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2368565ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2369045ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2369200ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc011838, obi_addr=0x1e200c0, len=8, std=128, reps=8
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc011440, obi_addr=0x5200c0, len=8, std=128, reps=8
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc011838, obi_addr=0x2e200c0, len=8, std=128, reps=8
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc011838, obi_addr=0x3e200c0, len=8, std=128, reps=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2369965ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2370165ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2370255ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2370255ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0x8200c0, len=8, std=128, reps=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 2370740ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 2371355ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2371555ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2371580ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2371835ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2371835ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x2120100, obi_addr=0x2220100, len=96
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x3120100, obi_addr=0x3220100, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2373245ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2373245ns
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0x1120100, obi_addr=0x1220100, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2373765ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2374930ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1680ns (336 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2374930ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1680ns (336 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2375415ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc011440, obi_addr=0xd200c0, len=8, std=128, reps=8
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1920100, obi_addr=0x1a20100, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2376055ns
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2920100, obi_addr=0x2a20100, len=96
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3920100, obi_addr=0x3a20100, len=96
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2376265ns
# [mhartid 35] RedMulE with parameter: x=0x2320000, w=0x23200c0, y=0x2320160, m=12, n=8, k=4
# [mhartid 51] RedMulE with parameter: x=0x3320000, w=0x33200c0, y=0x3320160, m=12, n=8, k=4
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2376450ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2376450ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2376675ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2376675ns
# [mhartid 19] RedMulE with parameter: x=0x1320000, w=0x13200c0, y=0x1320160, m=12, n=8, k=4
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2377175ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2377490ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1430ns (286 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2377895ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2377895ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2377945ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2378070ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2378070ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2378395ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc010458, obi_addr=0x21200c0, len=8, std=128, reps=8
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc010458, obi_addr=0x31200c0, len=8, std=128, reps=8
# [mhartid 27] RedMulE with parameter: x=0x1b20000, w=0x1b200c0, y=0x1b20160, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2379380ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2379380ns
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc010458, obi_addr=0x11200c0, len=8, std=128, reps=8
# [mhartid 43] RedMulE with parameter: x=0x2b20000, w=0x2b200c0, y=0x2b20160, m=12, n=8, k=4
# [mhartid 59] RedMulE with parameter: x=0x3b20000, w=0x3b200c0, y=0x3b20160, m=12, n=8, k=4
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2379730ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2379890ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2379995ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2379995ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2380155ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2380155ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2380700ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 805ns (161 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2380950ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2381215ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2381215ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc010458, obi_addr=0x19200c0, len=8, std=128, reps=8
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc010458, obi_addr=0x29200c0, len=8, std=128, reps=8
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc010458, obi_addr=0x39200c0, len=8, std=128, reps=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2382280ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2382500ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2382500ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2383080ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 795ns (159 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2383275ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2383275ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120000, w=0x1200c0, y=0x120160, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2398870ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2400090ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015060, obi_addr=0x20100, len=8, std=128, reps=12
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 2403070ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 2403910ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 9] RedMulE with parameter: x=0x920000, w=0x9200c0, y=0x920160, m=12, n=8, k=4
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2405475ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2406695ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc015660, obi_addr=0x820100, len=8, std=128, reps=12
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 2410135ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 2410970ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x2020160, obi_addr=0x2120160, len=96
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x3020160, obi_addr=0x3120160, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2414195ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2414195ns
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x1020160, obi_addr=0x1120160, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2414770ns
# [mhartid 6] RedMulE with parameter: x=0x620000, w=0x6200c0, y=0x620160, m=12, n=8, k=4
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2415730ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2415860ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2415860ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x420100, obi_addr=0x520100, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2416430ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2416515ns
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1820160, obi_addr=0x1920160, len=96
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2416950ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 39] RedMulE with parameter: x=0x2720000, w=0x27200c0, y=0x2720100, m=12, n=8, k=4
# [mhartid 55] RedMulE with parameter: x=0x3720000, w=0x37200c0, y=0x3720100, m=12, n=8, k=4
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2820160, obi_addr=0x2920160, len=96
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3820160, obi_addr=0x3920160, len=96
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2417150ns
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x2520160, obi_addr=0x2620160, len=96
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x3520160, obi_addr=0x3620160, len=96
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2417360ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2417360ns
# [mhartid 23] RedMulE with parameter: x=0x1720000, w=0x17200c0, y=0x1720100, m=12, n=8, k=4
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2417565ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2417565ns
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0x1520160, obi_addr=0x1620160, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2417820ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2417820ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2417985ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2418105ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2418280ns
# [mhartid 34] RedMulE with parameter: x=0x2220000, w=0x22200c0, y=0x2220100, m=12, n=8, k=4
# [mhartid 50] RedMulE with parameter: x=0x3220000, w=0x32200c0, y=0x3220100, m=12, n=8, k=4
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2418650ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2418650ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2418785ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2418785ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2418815ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [mhartid 18] RedMulE with parameter: x=0x1220000, w=0x12200c0, y=0x1220100, m=12, n=8, k=4
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2419005ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2419005ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2419170ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2419205ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2419400ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2419400ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0x20200c0, len=8, std=128, reps=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0x30200c0, len=8, std=128, reps=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2419685ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2419685ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2419870ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2419870ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2419885ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0x10200c0, len=8, std=128, reps=8
# [mhartid 31] RedMulE with parameter: x=0x1f20000, w=0x1f200c0, y=0x1f20100, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2420245ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2420305ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2420305ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1d20160, obi_addr=0x1e20160, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2420390ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 47] RedMulE with parameter: x=0x2f20000, w=0x2f200c0, y=0x2f20100, m=12, n=8, k=4
# [mhartid 63] RedMulE with parameter: x=0x3f20000, w=0x3f200c0, y=0x3f20100, m=12, n=8, k=4
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2420655ns
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2d20160, obi_addr=0x2e20160, len=96
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3d20160, obi_addr=0x3e20160, len=96
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2420870ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2420885ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 635ns (127 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2420990ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2420990ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2421160ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2421160ns
# [mhartid 14] RedMulE with parameter: x=0xe20000, w=0xe200c0, y=0xe20160, m=12, n=8, k=4
# [mhartid 26] RedMulE with parameter: x=0x1a20000, w=0x1a200c0, y=0x1a20100, m=12, n=8, k=4
# [mhartid 42] RedMulE with parameter: x=0x2a20000, w=0x2a200c0, y=0x2a20100, m=12, n=8, k=4
# [mhartid 58] RedMulE with parameter: x=0x3a20000, w=0x3a200c0, y=0x3a20100, m=12, n=8, k=4
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2421730ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2421865ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2421875ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2421920ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2421920ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0xc20100, obi_addr=0xd20100, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2422210ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2422210ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0x18200c0, len=8, std=128, reps=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2422455ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2422480ns
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0x28200c0, len=8, std=128, reps=8
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0x38200c0, len=8, std=128, reps=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2422630ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2422755ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2422755ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2422790ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2422790ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2422950ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2423085ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2423140ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2423140ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2423255ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 620ns (124 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2423410ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2423410ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2424080ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=1, axi_addr=0xcc015030, obi_addr=0x720100, len=8, std=128, reps=12
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc011048, obi_addr=0x4200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2425175ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2425425ns
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc011440, obi_addr=0x25200c0, len=8, std=128, reps=8
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc011440, obi_addr=0x35200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2426415ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2426690ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc011440, obi_addr=0x15200c0, len=8, std=128, reps=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2426790ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2426790ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2427230ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2428215ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2428215ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2428645ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc011440, obi_addr=0x1d200c0, len=8, std=128, reps=8
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc011440, obi_addr=0x2d200c0, len=8, std=128, reps=8
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc011440, obi_addr=0x3d200c0, len=8, std=128, reps=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2429840ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2430075ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2430075ns
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc015630, obi_addr=0xf20100, len=8, std=128, reps=12
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc011048, obi_addr=0xc200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2431065ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2431260ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2431325ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2431495ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2431495ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2432310ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2432600ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1270ns (254 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20000, w=0x200c0, y=0x20100, m=12, n=8, k=4
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 2438170ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 2439390ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820000, w=0x8200c0, y=0x820100, m=12, n=8, k=4
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 2447115ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 2448335ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 33] RedMulE with parameter: x=0x2120000, w=0x21200c0, y=0x2120160, m=12, n=8, k=4
# [mhartid 49] RedMulE with parameter: x=0x3120000, w=0x31200c0, y=0x3120160, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2456650ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2456650ns
# [mhartid 17] RedMulE with parameter: x=0x1120000, w=0x11200c0, y=0x1120160, m=12, n=8, k=4
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2457250ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2457870ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2457870ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2458470ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 25] RedMulE with parameter: x=0x1920000, w=0x19200c0, y=0x1920160, m=12, n=8, k=4
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc016860, obi_addr=0x2020100, len=8, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc017460, obi_addr=0x3020100, len=8, std=128, reps=12
# [mhartid 41] RedMulE with parameter: x=0x2920000, w=0x29200c0, y=0x2920160, m=12, n=8, k=4
# [mhartid 57] RedMulE with parameter: x=0x3920000, w=0x39200c0, y=0x3920160, m=12, n=8, k=4
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2459610ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2459690ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2459690ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2459855ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2459855ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c60, obi_addr=0x1020100, len=8, std=128, reps=12
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2460335ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2460535ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2460535ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2460830ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2461075ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2461075ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2461175ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc016260, obi_addr=0x1820100, len=8, std=128, reps=12
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e60, obi_addr=0x2820100, len=8, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a60, obi_addr=0x3820100, len=8, std=128, reps=12
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2462690ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2462870ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2462870ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2463525ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2463710ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2463710ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x320160, obi_addr=0x420160, len=96
# [mhartid 5] RedMulE with parameter: x=0x520000, w=0x5200c0, y=0x520100, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2468555ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2468770ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2469990ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2470145ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x2420100, obi_addr=0x2520100, len=96
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x3420100, obi_addr=0x3520100, len=96
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0xb20160, obi_addr=0xc20160, len=96
# [mhartid 13] RedMulE with parameter: x=0xd20000, w=0xd200c0, y=0xd20100, m=12, n=8, k=4
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0x1420100, obi_addr=0x1520100, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2474465ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2474465ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2474515ns
# [mhartid 38] RedMulE with parameter: x=0x2620000, w=0x26200c0, y=0x2620160, m=12, n=8, k=4
# [mhartid 54] RedMulE with parameter: x=0x3620000, w=0x36200c0, y=0x3620160, m=12, n=8, k=4
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2474840ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2474885ns
# [mhartid 22] RedMulE with parameter: x=0x1620000, w=0x16200c0, y=0x1620160, m=12, n=8, k=4
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2475060ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2475060ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2475545ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2476060ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2476095ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2476135ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1665ns (333 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2476135ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1665ns (333 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2476280ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2476280ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c50, obi_addr=0x3200c0, len=8, std=128, reps=8
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2476550ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2476765ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2476810ns
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1c20100, obi_addr=0x1d20100, len=96
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2c20100, obi_addr=0x2d20100, len=96
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3c20100, obi_addr=0x3d20100, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2477560ns
# [mhartid 30] RedMulE with parameter: x=0x1e20000, w=0x1e200c0, y=0x1e20160, m=12, n=8, k=4
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2477775ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2477775ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2477905ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 46] RedMulE with parameter: x=0x2e20000, w=0x2e200c0, y=0x2e20160, m=12, n=8, k=4
# [mhartid 62] RedMulE with parameter: x=0x3e20000, w=0x3e200c0, y=0x3e20160, m=12, n=8, k=4
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2478220ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2478505ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2478505ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2479210ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2479385ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2479385ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2479440ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2479725ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2479725ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc011048, obi_addr=0x24200c0, len=8, std=128, reps=8
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc011048, obi_addr=0x34200c0, len=8, std=128, reps=8
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c50, obi_addr=0xb200c0, len=8, std=128, reps=8
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc011048, obi_addr=0x14200c0, len=8, std=128, reps=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2482720ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2482720ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2482750ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2483130ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2483850ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2483975ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2483975ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=1, axi_addr=0xcc016830, obi_addr=0x2720100, len=8, std=128, reps=12
# [mhartid 55] iDMA 2D with parameter: dir=1, axi_addr=0xcc017430, obi_addr=0x3720100, len=8, std=128, reps=12
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2484385ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c30, obi_addr=0x1720100, len=8, std=128, reps=12
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2484675ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2484675ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2485095ns
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc011048, obi_addr=0x1c200c0, len=8, std=128, reps=8
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc011048, obi_addr=0x2c200c0, len=8, std=128, reps=8
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc011048, obi_addr=0x3c200c0, len=8, std=128, reps=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2485795ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2485930ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2485930ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2486035ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2486035ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2486350ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2487050ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=1, axi_addr=0xcc016230, obi_addr=0x1f20100, len=8, std=128, reps=12
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2487295ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2487295ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [mhartid 47] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e30, obi_addr=0x2f20100, len=8, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a30, obi_addr=0x3f20100, len=8, std=128, reps=12
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2487815ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2488165ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2488165ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2489055ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2489410ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2489410ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c38, obi_addr=0x7200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2490690ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2492435ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1740ns (348 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c38, obi_addr=0xf200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2496580ns
# [mhartid 32] RedMulE with parameter: x=0x2020000, w=0x20200c0, y=0x2020100, m=12, n=8, k=4
# [mhartid 48] RedMulE with parameter: x=0x3020000, w=0x30200c0, y=0x3020100, m=12, n=8, k=4
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2498300ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2498300ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2498325ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1740ns (348 clock cycles)
# [mhartid 16] RedMulE with parameter: x=0x1020000, w=0x10200c0, y=0x1020100, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2499000ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2499520ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2499520ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2500220ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 24] RedMulE with parameter: x=0x1820000, w=0x18200c0, y=0x1820100, m=12, n=8, k=4
# [mhartid 40] RedMulE with parameter: x=0x2820000, w=0x28200c0, y=0x2820100, m=12, n=8, k=4
# [mhartid 56] RedMulE with parameter: x=0x3820000, w=0x38200c0, y=0x3820100, m=12, n=8, k=4
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2501310ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2501480ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2501480ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2502530ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2502700ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2502700ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 3] iDMA 1D with parameter: dir=0, axi_addr=0x220100, obi_addr=0x320100, len=96
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2516815ns
# [mhartid 4] RedMulE with parameter: x=0x420000, w=0x4200c0, y=0x420160, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2517905ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2518425ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2519125ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0xa20100, obi_addr=0xb20100, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2522825ns
# [mhartid 12] RedMulE with parameter: x=0xc20000, w=0xc200c0, y=0xc20160, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2523935ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010858, obi_addr=0x2200c0, len=8, std=128, reps=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2524325ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2524465ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2525155ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2525270ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x2320160, obi_addr=0x2420160, len=96
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x3320160, obi_addr=0x3420160, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2527090ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2527090ns
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0x1320160, obi_addr=0x1420160, len=96
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2527530ns
# [mhartid 37] RedMulE with parameter: x=0x2520000, w=0x25200c0, y=0x2520100, m=12, n=8, k=4
# [mhartid 53] RedMulE with parameter: x=0x3520000, w=0x35200c0, y=0x3520100, m=12, n=8, k=4
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2528720ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2528720ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2528840ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2528840ns
# [mhartid 21] RedMulE with parameter: x=0x1520000, w=0x15200c0, y=0x1520100, m=12, n=8, k=4
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2529170ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2529305ns
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1b20160, obi_addr=0x1c20160, len=96
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc010858, obi_addr=0xa200c0, len=8, std=128, reps=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2530060ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2530060ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2b20160, obi_addr=0x2c20160, len=96
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3b20160, obi_addr=0x3c20160, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2530225ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2530230ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2530515ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2530515ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2530525ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2531165ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [mhartid 29] RedMulE with parameter: x=0x1d20000, w=0x1d200c0, y=0x1d20100, m=12, n=8, k=4
# [mhartid 45] RedMulE with parameter: x=0x2d20000, w=0x2d200c0, y=0x2d20100, m=12, n=8, k=4
# [mhartid 61] RedMulE with parameter: x=0x3d20000, w=0x3d200c0, y=0x3d20100, m=12, n=8, k=4
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2531850ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2531965ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2532120ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2532120ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2532135ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2532135ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2533185ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2533340ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2533340ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c50, obi_addr=0x23200c0, len=8, std=128, reps=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c50, obi_addr=0x33200c0, len=8, std=128, reps=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2534650ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2534650ns
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c50, obi_addr=0x13200c0, len=8, std=128, reps=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2535170ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2535745ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2535745ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2536265ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c50, obi_addr=0x1b200c0, len=8, std=128, reps=8
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c50, obi_addr=0x2b200c0, len=8, std=128, reps=8
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c50, obi_addr=0x3b200c0, len=8, std=128, reps=8
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2537785ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2538070ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2538070ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2538885ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2539165ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2539165ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x620160, obi_addr=0x720160, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2543295ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2544910ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xe20160, obi_addr=0xf20160, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2549250ns
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c38, obi_addr=0x27200c0, len=8, std=128, reps=8
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c38, obi_addr=0x37200c0, len=8, std=128, reps=8
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c38, obi_addr=0x17200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2550855ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2550880ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2550880ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2551305ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2552615ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2552615ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2553040ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc011840, obi_addr=0x6200c0, len=8, std=128, reps=8
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c38, obi_addr=0x1f200c0, len=8, std=128, reps=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2553720ns
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c38, obi_addr=0x2f200c0, len=8, std=128, reps=8
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c38, obi_addr=0x3f200c0, len=8, std=128, reps=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2554045ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2554400ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2554400ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2555300ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2555780ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2556135ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2556135ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc011840, obi_addr=0xe200c0, len=8, std=128, reps=8
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2559665ns
# [mhartid 2] iDMA 1D with parameter: dir=0, axi_addr=0x120160, obi_addr=0x220160, len=96
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2561140ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2561245ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2562780ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320000, w=0x3200c0, y=0x320100, m=12, n=8, k=4
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2563270ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2564490ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x920160, obi_addr=0xa20160, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2567085ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010460, obi_addr=0x1200c0, len=8, std=128, reps=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2567920ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2568695ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2568695ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 11] RedMulE with parameter: x=0xb20000, w=0xb200c0, y=0xb20100, m=12, n=8, k=4
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2569370ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2570590ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc010460, obi_addr=0x9200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2573810ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2574595ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x2220100, obi_addr=0x2320100, len=96
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x3220100, obi_addr=0x3320100, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2575925ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2575925ns
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0x1220100, obi_addr=0x1320100, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2576435ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2577600ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2577600ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420000, w=0x24200c0, y=0x2420160, m=12, n=8, k=4
# [mhartid 52] RedMulE with parameter: x=0x3420000, w=0x34200c0, y=0x3420160, m=12, n=8, k=4
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2578095ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2578425ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2578425ns
# [mhartid 20] RedMulE with parameter: x=0x1420000, w=0x14200c0, y=0x1420160, m=12, n=8, k=4
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1a20100, obi_addr=0x1b20100, len=96
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2578860ns
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2a20100, obi_addr=0x2b20100, len=96
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3a20100, obi_addr=0x3b20100, len=96
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2579120ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2579435ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2579435ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2579645ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2579645ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2580080ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2580755ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2581070ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2581070ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [mhartid 28] RedMulE with parameter: x=0x1c20000, w=0x1c200c0, y=0x1c20160, m=12, n=8, k=4
# [mhartid 44] RedMulE with parameter: x=0x2c20000, w=0x2c200c0, y=0x2c20160, m=12, n=8, k=4
# [mhartid 60] RedMulE with parameter: x=0x3c20000, w=0x3c200c0, y=0x3c20160, m=12, n=8, k=4
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2581640ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2581990ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2581990ns
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc010858, obi_addr=0x22200c0, len=8, std=128, reps=8
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc010858, obi_addr=0x32200c0, len=8, std=128, reps=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2582795ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2582795ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2582860ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc010858, obi_addr=0x12200c0, len=8, std=128, reps=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2583210ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2583210ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2583250ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2583740ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2583740ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2584190ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc010858, obi_addr=0x1a200c0, len=8, std=128, reps=8
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc010858, obi_addr=0x2a200c0, len=8, std=128, reps=8
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc010858, obi_addr=0x3a200c0, len=8, std=128, reps=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2585855ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2586170ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2586170ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2586805ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2587125ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 950ns (190 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2587125ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 950ns (190 clock cycles)
# [mhartid 1] iDMA 1D with parameter: dir=0, axi_addr=0x20100, obi_addr=0x120100, len=96
# [mhartid 7] RedMulE with parameter: x=0x720000, w=0x7200c0, y=0x720160, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2601025ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2601500ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2602705ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2602720ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x520100, obi_addr=0x620100, len=96
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2603220ns
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x2620160, obi_addr=0x2720160, len=96
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x3620160, obi_addr=0x3720160, len=96
# [mhartid 2] RedMulE with parameter: x=0x220000, w=0x2200c0, y=0x220160, m=12, n=8, k=4
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2604755ns
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0x1620160, obi_addr=0x1720160, len=96
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2604800ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2604895ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2604895ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2605310ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2605975ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2606490ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2606490ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010068, obi_addr=0x200c0, len=8, std=128, reps=8
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2606895ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 15] RedMulE with parameter: x=0xf20000, w=0xf200c0, y=0xf20160, m=12, n=8, k=4
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 2607045ns
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x820100, obi_addr=0x920100, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2607470ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2607550ns
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1e20160, obi_addr=0x1f20160, len=96
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 2607660ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2e20160, obi_addr=0x2f20160, len=96
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3e20160, obi_addr=0x3f20160, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2608095ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2608490ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2608490ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2608690ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xd20100, obi_addr=0xe20100, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2609230ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2609270ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2609685ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2610070ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2610070ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 10] RedMulE with parameter: x=0xa20000, w=0xa200c0, y=0xa20160, m=12, n=8, k=4
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2610730ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2610860ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2611950ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc011448, obi_addr=0x5200c0, len=8, std=128, reps=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2612885ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc010068, obi_addr=0x8200c0, len=8, std=128, reps=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 2613570ns
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc011840, obi_addr=0x26200c0, len=8, std=128, reps=8
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc011840, obi_addr=0x36200c0, len=8, std=128, reps=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 2614195ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 620ns (124 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2614300ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc011840, obi_addr=0x16200c0, len=8, std=128, reps=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2614605ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2614605ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2614995ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2616190ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2616190ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2616580ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc011840, obi_addr=0x1e200c0, len=8, std=128, reps=8
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc011840, obi_addr=0x2e200c0, len=8, std=128, reps=8
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc011840, obi_addr=0x3e200c0, len=8, std=128, reps=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2617805ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2618165ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2618165ns
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc011448, obi_addr=0xd200c0, len=8, std=128, reps=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2618845ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2619400ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2619740ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2619740ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2620260ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x2120160, obi_addr=0x2220160, len=96
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x3120160, obi_addr=0x3220160, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2620830ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2620830ns
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0x1120160, obi_addr=0x1220160, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2621315ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2622495ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2622495ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2622945ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1920160, obi_addr=0x1a20160, len=96
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2920160, obi_addr=0x2a20160, len=96
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3920160, obi_addr=0x3a20160, len=96
# [mhartid 35] RedMulE with parameter: x=0x2320000, w=0x23200c0, y=0x2320100, m=12, n=8, k=4
# [mhartid 51] RedMulE with parameter: x=0x3320000, w=0x33200c0, y=0x3320100, m=12, n=8, k=4
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2623940ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2624240ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2624240ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2624285ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2624285ns
# [mhartid 19] RedMulE with parameter: x=0x1320000, w=0x13200c0, y=0x1320100, m=12, n=8, k=4
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2624770ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2625505ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2625505ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2625585ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2625880ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2625880ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2625990ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc010460, obi_addr=0x21200c0, len=8, std=128, reps=8
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc010460, obi_addr=0x31200c0, len=8, std=128, reps=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2627000ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2627000ns
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc010460, obi_addr=0x11200c0, len=8, std=128, reps=8
# [mhartid 27] RedMulE with parameter: x=0x1b20000, w=0x1b200c0, y=0x1b20100, m=12, n=8, k=4
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2627365ns
# [mhartid 43] RedMulE with parameter: x=0x2b20000, w=0x2b200c0, y=0x2b20100, m=12, n=8, k=4
# [mhartid 59] RedMulE with parameter: x=0x3b20000, w=0x3b200c0, y=0x3b20100, m=12, n=8, k=4
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2627595ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2627775ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2627775ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2627895ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2627895ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2628160ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 790ns (158 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2628815ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2629115ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2629115ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc010460, obi_addr=0x19200c0, len=8, std=128, reps=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2629995ns
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc010460, obi_addr=0x29200c0, len=8, std=128, reps=8
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc010460, obi_addr=0x39200c0, len=8, std=128, reps=8
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2630360ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2630360ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2630775ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2631140ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2631140ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120000, w=0x1200c0, y=0x120100, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2641760ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2642980ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015068, obi_addr=0x20160, len=8, std=128, reps=12
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 2645865ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 2646700ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [mhartid 9] RedMulE with parameter: x=0x920000, w=0x9200c0, y=0x920100, m=12, n=8, k=4
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2648260ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2649480ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc015668, obi_addr=0x820160, len=8, std=128, reps=12
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 2653050ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 2653885ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620000, w=0x6200c0, y=0x620100, m=12, n=8, k=4
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2658425ns
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x420160, obi_addr=0x520160, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2659185ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2659645ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2660765ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x2020100, obi_addr=0x2120100, len=96
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x3020100, obi_addr=0x3120100, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2661900ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2661900ns
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x1020100, obi_addr=0x1120100, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2662295ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2663545ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2663545ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2663955ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20000, w=0xe200c0, y=0xe20100, m=12, n=8, k=4
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1820100, obi_addr=0x1920100, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2664575ns
# [mhartid 39] RedMulE with parameter: x=0x2720000, w=0x27200c0, y=0x2720160, m=12, n=8, k=4
# [mhartid 55] RedMulE with parameter: x=0x3720000, w=0x37200c0, y=0x3720160, m=12, n=8, k=4
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0xc20160, obi_addr=0xd20160, len=96
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2664865ns
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2820100, obi_addr=0x2920100, len=96
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3820100, obi_addr=0x3920100, len=96
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x2520100, obi_addr=0x2620100, len=96
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x3520100, obi_addr=0x3620100, len=96
# [mhartid 23] RedMulE with parameter: x=0x1720000, w=0x17200c0, y=0x1720160, m=12, n=8, k=4
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2665120ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2665120ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2665155ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2665230ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2665230ns
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0x1520100, obi_addr=0x1620100, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2665495ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2665495ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2665540ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2665795ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2665880ns
# [mhartid 34] RedMulE with parameter: x=0x2220000, w=0x22200c0, y=0x2220160, m=12, n=8, k=4
# [mhartid 50] RedMulE with parameter: x=0x3220000, w=0x32200c0, y=0x3220160, m=12, n=8, k=4
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2666330ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2666330ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2666340ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2666340ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 18] RedMulE with parameter: x=0x1220000, w=0x12200c0, y=0x1220160, m=12, n=8, k=4
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2666510ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2666700ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2666760ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2666760ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2666920ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1685ns (337 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2666920ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1685ns (337 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc010068, obi_addr=0x20200c0, len=8, std=128, reps=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc010068, obi_addr=0x30200c0, len=8, std=128, reps=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2667100ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2667100ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2667320ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2667320ns
# [mhartid 7] iDMA 2D with parameter: dir=1, axi_addr=0xcc015038, obi_addr=0x720160, len=8, std=128, reps=12
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2667475ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc010068, obi_addr=0x10200c0, len=8, std=128, reps=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2667550ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2667550ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc011050, obi_addr=0x4200c0, len=8, std=128, reps=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2667745ns
# [mhartid 31] RedMulE with parameter: x=0x1f20000, w=0x1f200c0, y=0x1f20160, m=12, n=8, k=4
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2667920ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2667935ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2667935ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2667975ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2668125ns
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1d20100, obi_addr=0x1e20100, len=96
# [mhartid 47] RedMulE with parameter: x=0x2f20000, w=0x2f200c0, y=0x2f20160, m=12, n=8, k=4
# [mhartid 63] RedMulE with parameter: x=0x3f20000, w=0x3f200c0, y=0x3f20160, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2668360ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2668445ns
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2d20100, obi_addr=0x2e20100, len=96
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3d20100, obi_addr=0x3e20100, len=96
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2668795ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2668835ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2668835ns
# [mhartid 26] RedMulE with parameter: x=0x1a20000, w=0x1a200c0, y=0x1a20160, m=12, n=8, k=4
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2669090ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2669090ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2669225ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [mhartid 42] RedMulE with parameter: x=0x2a20000, w=0x2a200c0, y=0x2a20160, m=12, n=8, k=4
# [mhartid 58] RedMulE with parameter: x=0x3a20000, w=0x3a200c0, y=0x3a20160, m=12, n=8, k=4
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2669420ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2669450ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2669665ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2669750ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2669750ns
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc010068, obi_addr=0x18200c0, len=8, std=128, reps=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2670055ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2670055ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2670285ns
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc010068, obi_addr=0x28200c0, len=8, std=128, reps=8
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc010068, obi_addr=0x38200c0, len=8, std=128, reps=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2670390ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2670620ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2670620ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2670640ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2670690ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2670690ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2670900ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2670970ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2670970ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2671235ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2671235ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc015638, obi_addr=0xf20160, len=8, std=128, reps=12
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc011050, obi_addr=0xc200c0, len=8, std=128, reps=8
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc011448, obi_addr=0x25200c0, len=8, std=128, reps=8
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc011448, obi_addr=0x35200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2673950ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2674145ns
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc011448, obi_addr=0x15200c0, len=8, std=128, reps=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2674385ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2674385ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2674780ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2675195ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2675415ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1265ns (253 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2675800ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2675800ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2676195ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc011448, obi_addr=0x1d200c0, len=8, std=128, reps=8
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc011448, obi_addr=0x2d200c0, len=8, std=128, reps=8
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc011448, obi_addr=0x3d200c0, len=8, std=128, reps=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2677675ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2677990ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2677990ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2679090ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2679410ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2679410ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20000, w=0x200c0, y=0x20160, m=12, n=8, k=4
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 2680995ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 2682215ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820000, w=0x8200c0, y=0x820160, m=12, n=8, k=4
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 2690025ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 2691245ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 33] RedMulE with parameter: x=0x2120000, w=0x21200c0, y=0x2120100, m=12, n=8, k=4
# [mhartid 49] RedMulE with parameter: x=0x3120000, w=0x31200c0, y=0x3120100, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2704295ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2704295ns
# [mhartid 17] RedMulE with parameter: x=0x1120000, w=0x11200c0, y=0x1120100, m=12, n=8, k=4
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2704760ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2705515ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2705515ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2705980ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 25] RedMulE with parameter: x=0x1920000, w=0x19200c0, y=0x1920100, m=12, n=8, k=4
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc016868, obi_addr=0x2020160, len=8, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc017468, obi_addr=0x3020160, len=8, std=128, reps=12
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2707280ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2707360ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2707360ns
# [mhartid 41] RedMulE with parameter: x=0x2920000, w=0x29200c0, y=0x2920100, m=12, n=8, k=4
# [mhartid 57] RedMulE with parameter: x=0x3920000, w=0x39200c0, y=0x3920100, m=12, n=8, k=4
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c68, obi_addr=0x1020160, len=8, std=128, reps=12
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2707680ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2707680ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2707790ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2708195ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2708195ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2708500ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2708630ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2708900ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2708900ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc016268, obi_addr=0x1820160, len=8, std=128, reps=12
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2710395ns
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e68, obi_addr=0x2820160, len=8, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a68, obi_addr=0x3820160, len=8, std=128, reps=12
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2710700ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2710700ns
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x320100, obi_addr=0x420100, len=96
# [mhartid 5] RedMulE with parameter: x=0x520000, w=0x5200c0, y=0x520160, m=12, n=8, k=4
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2711230ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2711370ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2711485ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2711545ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2711545ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2712705ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2712965ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0xb20100, obi_addr=0xc20100, len=96
# [mhartid 13] RedMulE with parameter: x=0xd20000, w=0xd200c0, y=0xd20160, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2717360ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2717525ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2718745ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2718950ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c58, obi_addr=0x3200c0, len=8, std=128, reps=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2719500ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2720600ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x2420160, obi_addr=0x2520160, len=96
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x3420160, obi_addr=0x3520160, len=96
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0x1420160, obi_addr=0x1520160, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2721985ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2721985ns
# [mhartid 38] RedMulE with parameter: x=0x2620000, w=0x26200c0, y=0x2620100, m=12, n=8, k=4
# [mhartid 54] RedMulE with parameter: x=0x3620000, w=0x36200c0, y=0x3620100, m=12, n=8, k=4
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2722375ns
# [mhartid 22] RedMulE with parameter: x=0x1620000, w=0x16200c0, y=0x1620100, m=12, n=8, k=4
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2722720ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2722720ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2723105ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2723605ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2723605ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2723940ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2723940ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2724015ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2724325ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1c20160, obi_addr=0x1d20160, len=96
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c58, obi_addr=0xb200c0, len=8, std=128, reps=8
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2c20160, obi_addr=0x2d20160, len=96
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3c20160, obi_addr=0x3d20160, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2725335ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2725485ns
# [mhartid 30] RedMulE with parameter: x=0x1e20000, w=0x1e200c0, y=0x1e20100, m=12, n=8, k=4
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2725670ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2725670ns
# [mhartid 46] RedMulE with parameter: x=0x2e20000, w=0x2e200c0, y=0x2e20100, m=12, n=8, k=4
# [mhartid 62] RedMulE with parameter: x=0x3e20000, w=0x3e200c0, y=0x3e20100, m=12, n=8, k=4
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2726140ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2726445ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2726445ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2726585ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2726965ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2727285ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2727285ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2727360ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2727665ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2727665ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc011050, obi_addr=0x24200c0, len=8, std=128, reps=8
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc011050, obi_addr=0x34200c0, len=8, std=128, reps=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2730255ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2730255ns
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc011050, obi_addr=0x14200c0, len=8, std=128, reps=8
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2730690ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2731510ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2731510ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=1, axi_addr=0xcc016838, obi_addr=0x2720160, len=8, std=128, reps=12
# [mhartid 55] iDMA 2D with parameter: dir=1, axi_addr=0xcc017438, obi_addr=0x3720160, len=8, std=128, reps=12
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2731945ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c38, obi_addr=0x1720160, len=8, std=128, reps=12
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2732225ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2732225ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2732645ns
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c40, obi_addr=0x7200c0, len=8, std=128, reps=8
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc011050, obi_addr=0x1c200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2733445ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2733465ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2733465ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc011050, obi_addr=0x2c200c0, len=8, std=128, reps=8
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc011050, obi_addr=0x3c200c0, len=8, std=128, reps=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2733615ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2733885ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2733925ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2733925ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2734880ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=1, axi_addr=0xcc016238, obi_addr=0x1f20160, len=8, std=128, reps=12
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2735180ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2735180ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2735185ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1735ns (347 clock cycles)
# [mhartid 47] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e38, obi_addr=0x2f20160, len=8, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a38, obi_addr=0x3f20160, len=8, std=128, reps=12
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2735590ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2736015ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2736015ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2736830ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2737265ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2737265ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c40, obi_addr=0xf200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2739430ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2741165ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 32] RedMulE with parameter: x=0x2020000, w=0x20200c0, y=0x2020160, m=12, n=8, k=4
# [mhartid 48] RedMulE with parameter: x=0x3020000, w=0x30200c0, y=0x3020160, m=12, n=8, k=4
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2746000ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2746000ns
# [mhartid 16] RedMulE with parameter: x=0x1020000, w=0x10200c0, y=0x1020160, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2746405ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2747220ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2747220ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2747625ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 24] RedMulE with parameter: x=0x1820000, w=0x18200c0, y=0x1820160, m=12, n=8, k=4
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2749055ns
# [mhartid 40] RedMulE with parameter: x=0x2820000, w=0x28200c0, y=0x2820160, m=12, n=8, k=4
# [mhartid 56] RedMulE with parameter: x=0x3820000, w=0x38200c0, y=0x3820160, m=12, n=8, k=4
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2749350ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2749350ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2750275ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2750570ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2750570ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 3] iDMA 1D with parameter: dir=0, axi_addr=0x220160, obi_addr=0x320160, len=96
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2759460ns
# [mhartid 4] RedMulE with parameter: x=0x420000, w=0x4200c0, y=0x420100, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2760705ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2761040ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2761925ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0xa20160, obi_addr=0xb20160, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2765530ns
# [mhartid 12] RedMulE with parameter: x=0xc20000, w=0xc200c0, y=0xc20100, m=12, n=8, k=4
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010860, obi_addr=0x2200c0, len=8, std=128, reps=8
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2766765ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2766990ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2767140ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2767930ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2767985ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc010860, obi_addr=0xa200c0, len=8, std=128, reps=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2772970ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2773920ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x2320100, obi_addr=0x2420100, len=96
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x3320100, obi_addr=0x3420100, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2774725ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2774725ns
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0x1320100, obi_addr=0x1420100, len=96
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2775145ns
# [mhartid 37] RedMulE with parameter: x=0x2520000, w=0x25200c0, y=0x2520160, m=12, n=8, k=4
# [mhartid 53] RedMulE with parameter: x=0x3520000, w=0x35200c0, y=0x3520160, m=12, n=8, k=4
# [mhartid 21] RedMulE with parameter: x=0x1520000, w=0x15200c0, y=0x1520160, m=12, n=8, k=4
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2776225ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2776225ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2776360ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2776360ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2776655ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2776800ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1650ns (330 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2777445ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2777445ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1b20100, obi_addr=0x1c20100, len=96
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2777875ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2b20100, obi_addr=0x2c20100, len=96
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3b20100, obi_addr=0x3c20100, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2778125ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2778465ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2778465ns
# [mhartid 29] RedMulE with parameter: x=0x1d20000, w=0x1d200c0, y=0x1d20160, m=12, n=8, k=4
# [mhartid 45] RedMulE with parameter: x=0x2d20000, w=0x2d200c0, y=0x2d20160, m=12, n=8, k=4
# [mhartid 61] RedMulE with parameter: x=0x3d20000, w=0x3d200c0, y=0x3d20160, m=12, n=8, k=4
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2779745ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2779790ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2780105ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2780105ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2780130ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2780130ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2780965ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2781350ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2781350ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c58, obi_addr=0x23200c0, len=8, std=128, reps=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c58, obi_addr=0x33200c0, len=8, std=128, reps=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2782255ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2782255ns
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c58, obi_addr=0x13200c0, len=8, std=128, reps=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2782665ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2783355ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2783355ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2783760ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c58, obi_addr=0x1b200c0, len=8, std=128, reps=8
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x620100, obi_addr=0x720100, len=96
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c58, obi_addr=0x2b200c0, len=8, std=128, reps=8
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c58, obi_addr=0x3b200c0, len=8, std=128, reps=8
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2785670ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2786000ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2786000ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2786095ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2786775ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2787100ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2787100ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2787695ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xe20100, obi_addr=0xf20100, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2792160ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2793740ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc011848, obi_addr=0x6200c0, len=8, std=128, reps=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2796480ns
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c40, obi_addr=0x27200c0, len=8, std=128, reps=8
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c40, obi_addr=0x37200c0, len=8, std=128, reps=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2798070ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c40, obi_addr=0x17200c0, len=8, std=128, reps=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2798435ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2798435ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2798790ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2800170ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2800170ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2800525ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c40, obi_addr=0x1f200c0, len=8, std=128, reps=8
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c40, obi_addr=0x2f200c0, len=8, std=128, reps=8
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c40, obi_addr=0x3f200c0, len=8, std=128, reps=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2801800ns
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc011848, obi_addr=0xe200c0, len=8, std=128, reps=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2802255ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2802255ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2802515ns
# [mhartid 2] iDMA 1D with parameter: dir=0, axi_addr=0x120100, obi_addr=0x220100, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2803535ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2803870ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2803990ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2803990ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2804095ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320000, w=0x3200c0, y=0x320160, m=12, n=8, k=4
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2805525ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1650ns (330 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2805875ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2807095ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x920100, obi_addr=0xa20100, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2809895ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010468, obi_addr=0x1200c0, len=8, std=128, reps=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2810575ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2811360ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2811535ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [mhartid 11] RedMulE with parameter: x=0xb20000, w=0xb200c0, y=0xb20160, m=12, n=8, k=4
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2812060ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2813280ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc010468, obi_addr=0x9200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2816575ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2817370ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 790ns (158 clock cycles)
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x2220160, obi_addr=0x2320160, len=96
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x3220160, obi_addr=0x3320160, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2823480ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2823480ns
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0x1220160, obi_addr=0x1320160, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2823880ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2825100ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2825100ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2825500ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420000, w=0x24200c0, y=0x2420100, m=12, n=8, k=4
# [mhartid 52] RedMulE with parameter: x=0x3420000, w=0x34200c0, y=0x3420100, m=12, n=8, k=4
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2826025ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2826025ns
# [mhartid 20] RedMulE with parameter: x=0x1420000, w=0x14200c0, y=0x1420100, m=12, n=8, k=4
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2826460ns
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1a20160, obi_addr=0x1b20160, len=96
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2a20160, obi_addr=0x2b20160, len=96
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3a20160, obi_addr=0x3b20160, len=96
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2826915ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2827245ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2827245ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2827265ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2827265ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2827680ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2828535ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2828945ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2828945ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [mhartid 28] RedMulE with parameter: x=0x1c20000, w=0x1c200c0, y=0x1c20100, m=12, n=8, k=4
# [mhartid 44] RedMulE with parameter: x=0x2c20000, w=0x2c200c0, y=0x2c20100, m=12, n=8, k=4
# [mhartid 60] RedMulE with parameter: x=0x3c20000, w=0x3c200c0, y=0x3c20100, m=12, n=8, k=4
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2829570ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2829880ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2829880ns
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc010860, obi_addr=0x22200c0, len=8, std=128, reps=8
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc010860, obi_addr=0x32200c0, len=8, std=128, reps=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2830320ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2830320ns
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc010860, obi_addr=0x12200c0, len=8, std=128, reps=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2830720ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2830790ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2831100ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2831100ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2831265ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2831265ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2831665ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc010860, obi_addr=0x1a200c0, len=8, std=128, reps=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2833755ns
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc010860, obi_addr=0x2a200c0, len=8, std=128, reps=8
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc010860, obi_addr=0x3a200c0, len=8, std=128, reps=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2834115ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2834115ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2834695ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2835050ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2835050ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [mhartid 1] iDMA 1D with parameter: dir=0, axi_addr=0x20160, obi_addr=0x120160, len=96
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2843640ns
# [mhartid 7] RedMulE with parameter: x=0x720000, w=0x7200c0, y=0x720100, m=12, n=8, k=4
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2844200ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2845315ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2845420ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x520160, obi_addr=0x620160, len=96
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2845980ns
# [mhartid 2] RedMulE with parameter: x=0x220000, w=0x2200c0, y=0x220100, m=12, n=8, k=4
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2847485ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2847570ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2848705ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010070, obi_addr=0x200c0, len=8, std=128, reps=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 2849785ns
# [mhartid 15] RedMulE with parameter: x=0xf20000, w=0xf200c0, y=0xf20100, m=12, n=8, k=4
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x820160, obi_addr=0x920160, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2850275ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2850385ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 2850425ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 635ns (127 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xd20160, obi_addr=0xe20160, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2851605ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2851895ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x2620100, obi_addr=0x2720100, len=96
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x3620100, obi_addr=0x3720100, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2852080ns
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0x1620100, obi_addr=0x1720100, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2852485ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2852485ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2852825ns
# [mhartid 10] RedMulE with parameter: x=0xa20000, w=0xa200c0, y=0xa20100, m=12, n=8, k=4
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2853555ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2853665ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2854075ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2854075ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2854410ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2854775ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc011450, obi_addr=0x5200c0, len=8, std=128, reps=8
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1e20100, obi_addr=0x1f20100, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2855645ns
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2e20100, obi_addr=0x2f20100, len=96
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3e20100, obi_addr=0x3f20100, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2855940ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc010070, obi_addr=0x8200c0, len=8, std=128, reps=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 2856285ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2856420ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2856420ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 2856915ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 625ns (125 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2857060ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2857530ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2858010ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2858010ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc011450, obi_addr=0xd200c0, len=8, std=128, reps=8
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc011848, obi_addr=0x26200c0, len=8, std=128, reps=8
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc011848, obi_addr=0x36200c0, len=8, std=128, reps=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2861625ns
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc011848, obi_addr=0x16200c0, len=8, std=128, reps=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2862120ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2862120ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2862495ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2863050ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2863700ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2863700ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2864080ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc011848, obi_addr=0x1e200c0, len=8, std=128, reps=8
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc011848, obi_addr=0x2e200c0, len=8, std=128, reps=8
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc011848, obi_addr=0x3e200c0, len=8, std=128, reps=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2865575ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2866005ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2866005ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2867165ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2867585ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2867585ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x2120100, obi_addr=0x2220100, len=96
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x3120100, obi_addr=0x3220100, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2868380ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2868380ns
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0x1120100, obi_addr=0x1220100, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2868800ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2870065ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1680ns (336 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2870065ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1680ns (336 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2870450ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [mhartid 35] RedMulE with parameter: x=0x2320000, w=0x23200c0, y=0x2320160, m=12, n=8, k=4
# [mhartid 51] RedMulE with parameter: x=0x3320000, w=0x33200c0, y=0x3320160, m=12, n=8, k=4
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1920100, obi_addr=0x1a20100, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2871810ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2871810ns
# [mhartid 19] RedMulE with parameter: x=0x1320000, w=0x13200c0, y=0x1320160, m=12, n=8, k=4
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2920100, obi_addr=0x2a20100, len=96
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3920100, obi_addr=0x3a20100, len=96
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2871875ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2872200ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2872200ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2872210ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2873030ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2873030ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2873430ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2873555ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1675ns (335 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2873820ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2873820ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc010468, obi_addr=0x21200c0, len=8, std=128, reps=8
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc010468, obi_addr=0x31200c0, len=8, std=128, reps=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2874515ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2874515ns
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc010468, obi_addr=0x11200c0, len=8, std=128, reps=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2874925ns
# [mhartid 27] RedMulE with parameter: x=0x1b20000, w=0x1b200c0, y=0x1b20160, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2875290ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2875290ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2875340ns
# [mhartid 43] RedMulE with parameter: x=0x2b20000, w=0x2b200c0, y=0x2b20160, m=12, n=8, k=4
# [mhartid 59] RedMulE with parameter: x=0x3b20000, w=0x3b200c0, y=0x3b20160, m=12, n=8, k=4
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2875735ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 805ns (161 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2875745ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2875745ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2876560ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2876965ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2876965ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc010468, obi_addr=0x19200c0, len=8, std=128, reps=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2877890ns
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc010468, obi_addr=0x29200c0, len=8, std=128, reps=8
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc010468, obi_addr=0x39200c0, len=8, std=128, reps=8
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2878250ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2878250ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2878690ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 795ns (159 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2879025ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2879025ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120000, w=0x1200c0, y=0x120160, m=12, n=8, k=4
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2884335ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2885555ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015070, obi_addr=0x20100, len=8, std=128, reps=12
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 2888590ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 2889425ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [mhartid 9] RedMulE with parameter: x=0x920000, w=0x9200c0, y=0x920160, m=12, n=8, k=4
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2890970ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2892190ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc015670, obi_addr=0x820100, len=8, std=128, reps=12
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 2895755ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 2896590ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620000, w=0x6200c0, y=0x620160, m=12, n=8, k=4
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2901175ns
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x420100, obi_addr=0x520100, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2902015ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2902395ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2903605ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20000, w=0xe200c0, y=0xe20160, m=12, n=8, k=4
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2907350ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0xc20100, obi_addr=0xd20100, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2908040ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2908570ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x2020160, obi_addr=0x2120160, len=96
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x3020160, obi_addr=0x3120160, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2909330ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2909330ns
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x1020160, obi_addr=0x1120160, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2909630ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2909805ns
# [mhartid 7] iDMA 2D with parameter: dir=1, axi_addr=0xcc015040, obi_addr=0x720100, len=8, std=128, reps=12
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc011058, obi_addr=0x4200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2910615ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2910865ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2910995ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2910995ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2911465ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2911860ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2912160ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1290ns (258 clock cycles)
# [mhartid 39] RedMulE with parameter: x=0x2720000, w=0x27200c0, y=0x2720100, m=12, n=8, k=4
# [mhartid 55] RedMulE with parameter: x=0x3720000, w=0x37200c0, y=0x3720100, m=12, n=8, k=4
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1820160, obi_addr=0x1920160, len=96
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x2520160, obi_addr=0x2620160, len=96
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x3520160, obi_addr=0x3620160, len=96
# [mhartid 23] RedMulE with parameter: x=0x1720000, w=0x17200c0, y=0x1720100, m=12, n=8, k=4
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2912700ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2912700ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2912760ns
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2820160, obi_addr=0x2920160, len=96
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3820160, obi_addr=0x3920160, len=96
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0x1520160, obi_addr=0x1620160, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2912955ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2912955ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2913020ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2913110ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2913110ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2913315ns
# [mhartid 34] RedMulE with parameter: x=0x2220000, w=0x22200c0, y=0x2220100, m=12, n=8, k=4
# [mhartid 50] RedMulE with parameter: x=0x3220000, w=0x32200c0, y=0x3220100, m=12, n=8, k=4
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2913785ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2913785ns
# [mhartid 18] RedMulE with parameter: x=0x1220000, w=0x12200c0, y=0x1220100, m=12, n=8, k=4
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2913920ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2913920ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2914205ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2914240ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2914425ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2914535ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2914535ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc010070, obi_addr=0x20200c0, len=8, std=128, reps=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc010070, obi_addr=0x30200c0, len=8, std=128, reps=8
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2914755ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2914755ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2914820ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2914820ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2914920ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2915005ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2915005ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc010070, obi_addr=0x10200c0, len=8, std=128, reps=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2915280ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2915425ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2915440ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2915440ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [mhartid 31] RedMulE with parameter: x=0x1f20000, w=0x1f200c0, y=0x1f20100, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2915920ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 635ns (127 clock cycles)
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1d20160, obi_addr=0x1e20160, len=96
# [mhartid 47] RedMulE with parameter: x=0x2f20000, w=0x2f200c0, y=0x2f20100, m=12, n=8, k=4
# [mhartid 63] RedMulE with parameter: x=0x3f20000, w=0x3f200c0, y=0x3f20100, m=12, n=8, k=4
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc015640, obi_addr=0xf20100, len=8, std=128, reps=12
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2916265ns
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2d20160, obi_addr=0x2e20160, len=96
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3d20160, obi_addr=0x3e20160, len=96
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2916480ns
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc011058, obi_addr=0xc200c0, len=8, std=128, reps=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2916740ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2916740ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2916800ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2916905ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2916910ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2916910ns
# [mhartid 26] RedMulE with parameter: x=0x1a20000, w=0x1a200c0, y=0x1a20100, m=12, n=8, k=4
# [mhartid 42] RedMulE with parameter: x=0x2a20000, w=0x2a200c0, y=0x2a20100, m=12, n=8, k=4
# [mhartid 58] RedMulE with parameter: x=0x3a20000, w=0x3a200c0, y=0x3a20100, m=12, n=8, k=4
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2917475ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2917485ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2917670ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2917670ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2917960ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2917960ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc010070, obi_addr=0x18200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2918045ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2918065ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2918200ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1290ns (258 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2918240ns
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc010070, obi_addr=0x28200c0, len=8, std=128, reps=8
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc010070, obi_addr=0x38200c0, len=8, std=128, reps=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2918505ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2918505ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2918540ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2918540ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2918695ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2918865ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 620ns (124 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2918890ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2918890ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2919160ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2919160ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc011450, obi_addr=0x25200c0, len=8, std=128, reps=8
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc011450, obi_addr=0x35200c0, len=8, std=128, reps=8
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc011450, obi_addr=0x15200c0, len=8, std=128, reps=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2921925ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2921925ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2922265ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2923350ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2923350ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20000, w=0x200c0, y=0x20100, m=12, n=8, k=4
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2923680ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 2923720ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 2924940ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc011450, obi_addr=0x1d200c0, len=8, std=128, reps=8
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc011450, obi_addr=0x2d200c0, len=8, std=128, reps=8
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc011450, obi_addr=0x3d200c0, len=8, std=128, reps=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2925450ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2925825ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2925825ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2926870ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2927245ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2927245ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820000, w=0x8200c0, y=0x820100, m=12, n=8, k=4
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 2932685ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 2933905ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 33] RedMulE with parameter: x=0x2120000, w=0x21200c0, y=0x2120160, m=12, n=8, k=4
# [mhartid 49] RedMulE with parameter: x=0x3120000, w=0x31200c0, y=0x3120160, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2951785ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2951785ns
# [mhartid 17] RedMulE with parameter: x=0x1120000, w=0x11200c0, y=0x1120160, m=12, n=8, k=4
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2952285ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2953005ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2953005ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2953505ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x320160, obi_addr=0x420160, len=96
# [mhartid 5] RedMulE with parameter: x=0x520000, w=0x5200c0, y=0x520100, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2954040ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2954325ns
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc016870, obi_addr=0x2020100, len=8, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc017470, obi_addr=0x3020100, len=8, std=128, reps=12
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2954825ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2954825ns
# [mhartid 25] RedMulE with parameter: x=0x1920000, w=0x19200c0, y=0x1920160, m=12, n=8, k=4
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c70, obi_addr=0x1020100, len=8, std=128, reps=12
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2955220ns
# [mhartid 41] RedMulE with parameter: x=0x2920000, w=0x29200c0, y=0x2920160, m=12, n=8, k=4
# [mhartid 57] RedMulE with parameter: x=0x3920000, w=0x39200c0, y=0x3920160, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2955370ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2955545ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2955605ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2955605ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2955635ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2955670ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2955670ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2956210ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2956440ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2956825ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2956825ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc016270, obi_addr=0x1820100, len=8, std=128, reps=12
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2958300ns
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e70, obi_addr=0x2820100, len=8, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a70, obi_addr=0x3820100, len=8, std=128, reps=12
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2958620ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2958620ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2959135ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2959460ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2959460ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0xb20160, obi_addr=0xc20160, len=96
# [mhartid 13] RedMulE with parameter: x=0xd20000, w=0xd200c0, y=0xd20100, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2960115ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2960385ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2961605ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2961710ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c60, obi_addr=0x3200c0, len=8, std=128, reps=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2962200ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2963310ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1105ns (221 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c60, obi_addr=0xb200c0, len=8, std=128, reps=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2968320ns
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x2420100, obi_addr=0x2520100, len=96
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x3420100, obi_addr=0x3520100, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2969420ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0x1420100, obi_addr=0x1520100, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2969600ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2969600ns
# [mhartid 38] RedMulE with parameter: x=0x2620000, w=0x26200c0, y=0x2620160, m=12, n=8, k=4
# [mhartid 54] RedMulE with parameter: x=0x3620000, w=0x36200c0, y=0x3620160, m=12, n=8, k=4
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2969920ns
# [mhartid 22] RedMulE with parameter: x=0x1620000, w=0x16200c0, y=0x1620160, m=12, n=8, k=4
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2970195ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2970195ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2970580ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2971270ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1665ns (333 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2971270ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1665ns (333 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2971415ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2971415ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2971585ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2971800ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1c20100, obi_addr=0x1d20100, len=96
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2c20100, obi_addr=0x2d20100, len=96
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3c20100, obi_addr=0x3d20100, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2973170ns
# [mhartid 30] RedMulE with parameter: x=0x1e20000, w=0x1e200c0, y=0x1e20160, m=12, n=8, k=4
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2973525ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2973525ns
# [mhartid 46] RedMulE with parameter: x=0x2e20000, w=0x2e200c0, y=0x2e20160, m=12, n=8, k=4
# [mhartid 62] RedMulE with parameter: x=0x3e20000, w=0x3e200c0, y=0x3e20160, m=12, n=8, k=4
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2973830ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2974255ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2974255ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2974820ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2975050ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2975135ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2975135ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2975475ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2975475ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c48, obi_addr=0x7200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2976120ns
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc011058, obi_addr=0x24200c0, len=8, std=128, reps=8
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc011058, obi_addr=0x34200c0, len=8, std=128, reps=8
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc011058, obi_addr=0x14200c0, len=8, std=128, reps=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2977855ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2977855ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2977860ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1735ns (347 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2978165ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2979110ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2979110ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=1, axi_addr=0xcc016840, obi_addr=0x2720100, len=8, std=128, reps=12
# [mhartid 55] iDMA 2D with parameter: dir=1, axi_addr=0xcc017440, obi_addr=0x3720100, len=8, std=128, reps=12
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2979420ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c40, obi_addr=0x1720100, len=8, std=128, reps=12
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2979810ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2979810ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2980130ns
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc011058, obi_addr=0x1c200c0, len=8, std=128, reps=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2981065ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2981065ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc011058, obi_addr=0x2c200c0, len=8, std=128, reps=8
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc011058, obi_addr=0x3c200c0, len=8, std=128, reps=8
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2981385ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2981405ns
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c48, obi_addr=0xf200c0, len=8, std=128, reps=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2981785ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2981785ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2982305ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2982660ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=1, axi_addr=0xcc016240, obi_addr=0x1f20100, len=8, std=128, reps=12
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2983045ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2983045ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [mhartid 47] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e40, obi_addr=0x2f20100, len=8, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a40, obi_addr=0x3f20100, len=8, std=128, reps=12
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2983425ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2983915ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2983915ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2984050ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1740ns (348 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2984665ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2985160ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2985160ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [mhartid 32] RedMulE with parameter: x=0x2020000, w=0x20200c0, y=0x2020100, m=12, n=8, k=4
# [mhartid 48] RedMulE with parameter: x=0x3020000, w=0x30200c0, y=0x3020100, m=12, n=8, k=4
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2993435ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2993435ns
# [mhartid 16] RedMulE with parameter: x=0x1020000, w=0x10200c0, y=0x1020100, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2994035ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2994655ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2994655ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2995255ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 24] RedMulE with parameter: x=0x1820000, w=0x18200c0, y=0x1820100, m=12, n=8, k=4
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2996920ns
# [mhartid 40] RedMulE with parameter: x=0x2820000, w=0x28200c0, y=0x2820100, m=12, n=8, k=4
# [mhartid 56] RedMulE with parameter: x=0x3820000, w=0x38200c0, y=0x3820100, m=12, n=8, k=4
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2997230ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2997230ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2998140ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2998450ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2998450ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 3] iDMA 1D with parameter: dir=0, axi_addr=0x220100, obi_addr=0x320100, len=96
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 3002220ns
# [mhartid 4] RedMulE with parameter: x=0x420000, w=0x4200c0, y=0x420160, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 3003415ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 3003825ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 3004635ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0xa20100, obi_addr=0xb20100, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 3008430ns
# [mhartid 12] RedMulE with parameter: x=0xc20000, w=0xc200c0, y=0xc20160, m=12, n=8, k=4
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010868, obi_addr=0x2200c0, len=8, std=128, reps=8
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 3009535ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 3009725ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 3010095ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 3010670ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 3010755ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc010868, obi_addr=0xa200c0, len=8, std=128, reps=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 3015810ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 3016760ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x2320160, obi_addr=0x2420160, len=96
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x3320160, obi_addr=0x3420160, len=96
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0x1320160, obi_addr=0x1420160, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3022225ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3022225ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 3022565ns
# [mhartid 37] RedMulE with parameter: x=0x2520000, w=0x25200c0, y=0x2520100, m=12, n=8, k=4
# [mhartid 53] RedMulE with parameter: x=0x3520000, w=0x35200c0, y=0x3520100, m=12, n=8, k=4
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3023855ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3023855ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [mhartid 21] RedMulE with parameter: x=0x1520000, w=0x15200c0, y=0x1520100, m=12, n=8, k=4
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3023975ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3023975ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 3024205ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3024340ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3025195ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3025195ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1b20160, obi_addr=0x1c20160, len=96
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3025560ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3025840ns
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2b20160, obi_addr=0x2c20160, len=96
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3b20160, obi_addr=0x3c20160, len=96
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3026265ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3026265ns
# [mhartid 29] RedMulE with parameter: x=0x1d20000, w=0x1d200c0, y=0x1d20100, m=12, n=8, k=4
# [mhartid 45] RedMulE with parameter: x=0x2d20000, w=0x2d200c0, y=0x2d20100, m=12, n=8, k=4
# [mhartid 61] RedMulE with parameter: x=0x3d20000, w=0x3d200c0, y=0x3d20100, m=12, n=8, k=4
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3027460ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3027575ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3027870ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3027870ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3027885ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3027885ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x620160, obi_addr=0x720160, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3028730ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3028795ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3029090ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3029090ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c60, obi_addr=0x23200c0, len=8, std=128, reps=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c60, obi_addr=0x33200c0, len=8, std=128, reps=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3029785ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3029785ns
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c60, obi_addr=0x13200c0, len=8, std=128, reps=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 3030205ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3030325ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 3030880ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3030880ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 3031300ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c60, obi_addr=0x1b200c0, len=8, std=128, reps=8
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 3033395ns
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c60, obi_addr=0x2b200c0, len=8, std=128, reps=8
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c60, obi_addr=0x3b200c0, len=8, std=128, reps=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3033820ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3033820ns
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xe20160, obi_addr=0xf20160, len=96
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 3034495ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3034915ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3034915ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3034960ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3036575ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc011850, obi_addr=0x6200c0, len=8, std=128, reps=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 3039110ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 3040685ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc011850, obi_addr=0xe200c0, len=8, std=128, reps=8
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3045385ns
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c48, obi_addr=0x27200c0, len=8, std=128, reps=8
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c48, obi_addr=0x37200c0, len=8, std=128, reps=8
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c48, obi_addr=0x17200c0, len=8, std=128, reps=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3046015ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3046015ns
# [mhartid 2] iDMA 1D with parameter: dir=0, axi_addr=0x120160, obi_addr=0x220160, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3046340ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 3046555ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3046970ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3047750ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3047750ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3048075ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 3048170ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320000, w=0x3200c0, y=0x320100, m=12, n=8, k=4
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 3048670ns
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c48, obi_addr=0x1f200c0, len=8, std=128, reps=8
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c48, obi_addr=0x2f200c0, len=8, std=128, reps=8
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c48, obi_addr=0x3f200c0, len=8, std=128, reps=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3049655ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 3049890ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3050150ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3050150ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3051390ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3051885ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3051885ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x920160, obi_addr=0xa20160, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 3052705ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010470, obi_addr=0x1200c0, len=8, std=128, reps=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 3053280ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 3054065ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 3054315ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 11] RedMulE with parameter: x=0xb20000, w=0xb200c0, y=0xb20100, m=12, n=8, k=4
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 3055005ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 3056225ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 0] LAST TIMESLOT
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc010470, obi_addr=0x9200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 3059420ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 3060205ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [mhartid 8] LAST TIMESLOT
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x2220100, obi_addr=0x2320100, len=96
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x3220100, obi_addr=0x3320100, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3071060ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3071060ns
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0x1220100, obi_addr=0x1320100, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 3071470ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 3072735ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3072735ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 3073130ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420000, w=0x24200c0, y=0x2420160, m=12, n=8, k=4
# [mhartid 52] RedMulE with parameter: x=0x3420000, w=0x34200c0, y=0x3420160, m=12, n=8, k=4
# [mhartid 20] RedMulE with parameter: x=0x1420000, w=0x14200c0, y=0x1420160, m=12, n=8, k=4
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3073560ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3073560ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 3073895ns
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1a20100, obi_addr=0x1b20100, len=96
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 3074730ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3074780ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3074780ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2a20100, obi_addr=0x2b20100, len=96
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3a20100, obi_addr=0x3b20100, len=96
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 3075115ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3075185ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3075185ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 3076365ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3076820ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3076820ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [mhartid 28] RedMulE with parameter: x=0x1c20000, w=0x1c200c0, y=0x1c20160, m=12, n=8, k=4
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3077250ns
# [mhartid 44] RedMulE with parameter: x=0x2c20000, w=0x2c200c0, y=0x2c20160, m=12, n=8, k=4
# [mhartid 60] RedMulE with parameter: x=0x3c20000, w=0x3c200c0, y=0x3c20160, m=12, n=8, k=4
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc010868, obi_addr=0x22200c0, len=8, std=128, reps=8
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc010868, obi_addr=0x32200c0, len=8, std=128, reps=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3077740ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3077740ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 3077930ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 3077930ns
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc010868, obi_addr=0x12200c0, len=8, std=128, reps=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 3078285ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3078470ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 3078875ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 3078875ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3078960ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3078960ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 3079225ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc010868, obi_addr=0x1a200c0, len=8, std=128, reps=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 3081465ns
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc010868, obi_addr=0x2a200c0, len=8, std=128, reps=8
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc010868, obi_addr=0x3a200c0, len=8, std=128, reps=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 3081920ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3081920ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 3082415ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 3082875ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 950ns (190 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3082875ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 950ns (190 clock cycles)
# [mhartid 1] iDMA 1D with parameter: dir=0, axi_addr=0x20100, obi_addr=0x120100, len=96
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 3086360ns
# [mhartid 7] RedMulE with parameter: x=0x720000, w=0x7200c0, y=0x720160, m=12, n=8, k=4
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3086915ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 3088000ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x520100, obi_addr=0x620100, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3088135ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 3088605ns
# [mhartid 2] RedMulE with parameter: x=0x220000, w=0x2200c0, y=0x220160, m=12, n=8, k=4
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 3090125ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 3090215ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 3091345ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 15] RedMulE with parameter: x=0xf20000, w=0xf200c0, y=0xf20160, m=12, n=8, k=4
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x820100, obi_addr=0x920100, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 3093155ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3093220ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3094440ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xd20100, obi_addr=0xe20100, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 3094750ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3094960ns
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010078, obi_addr=0x200c0, len=8, std=128, reps=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 3095655ns
# [mhartid 10] RedMulE with parameter: x=0xa20000, w=0xa200c0, y=0xa20160, m=12, n=8, k=4
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 3096270ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 3096345ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3096570ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 3097565ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc011458, obi_addr=0x5200c0, len=8, std=128, reps=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 3098310ns
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x2620160, obi_addr=0x2720160, len=96
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x3620160, obi_addr=0x3720160, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 3099730ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0x1620160, obi_addr=0x1720160, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3100030ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3100030ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3100345ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3101625ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3101625ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3101930ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc010078, obi_addr=0x8200c0, len=8, std=128, reps=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 3102350ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 3102970ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1e20160, obi_addr=0x1f20160, len=96
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2e20160, obi_addr=0x2f20160, len=96
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3e20160, obi_addr=0x3f20160, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3103705ns
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc011458, obi_addr=0xd200c0, len=8, std=128, reps=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3104240ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3104240ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 3104550ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3105295ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3105820ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3105820ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 3105985ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1430ns (286 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc011850, obi_addr=0x26200c0, len=8, std=128, reps=8
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc011850, obi_addr=0x36200c0, len=8, std=128, reps=8
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc011850, obi_addr=0x16200c0, len=8, std=128, reps=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3109740ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3109740ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3110030ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3111325ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3111325ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3111615ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc011850, obi_addr=0x1e200c0, len=8, std=128, reps=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3113415ns
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc011850, obi_addr=0x2e200c0, len=8, std=128, reps=8
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc011850, obi_addr=0x3e200c0, len=8, std=128, reps=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3113915ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3113915ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3115010ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3115490ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3115490ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x2120160, obi_addr=0x2220160, len=96
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x3120160, obi_addr=0x3220160, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 3115965ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 3115965ns
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0x1120160, obi_addr=0x1220160, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 3116350ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 3117630ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 3117630ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 3117980ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [mhartid 35] RedMulE with parameter: x=0x2320000, w=0x23200c0, y=0x2320100, m=12, n=8, k=4
# [mhartid 51] RedMulE with parameter: x=0x3320000, w=0x33200c0, y=0x3320100, m=12, n=8, k=4
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1920160, obi_addr=0x1a20160, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3119420ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3119420ns
# [mhartid 19] RedMulE with parameter: x=0x1320000, w=0x13200c0, y=0x1320100, m=12, n=8, k=4
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 3119550ns
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2920160, obi_addr=0x2a20160, len=96
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3920160, obi_addr=0x3a20160, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 3119805ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 3119990ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3119990ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 3120640ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3120640ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 3121025ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 3121195ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 3121630ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3121630ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc010470, obi_addr=0x21200c0, len=8, std=128, reps=8
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc010470, obi_addr=0x31200c0, len=8, std=128, reps=8
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc010470, obi_addr=0x11200c0, len=8, std=128, reps=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 3122135ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 3122135ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 3122400ns
# [mhartid 27] RedMulE with parameter: x=0x1b20000, w=0x1b200c0, y=0x1b20100, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 3122910ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 3122910ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 3123195ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 790ns (158 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 3123205ns
# [mhartid 43] RedMulE with parameter: x=0x2b20000, w=0x2b200c0, y=0x2b20100, m=12, n=8, k=4
# [mhartid 59] RedMulE with parameter: x=0x3b20000, w=0x3b200c0, y=0x3b20100, m=12, n=8, k=4
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3123645ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3123645ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 3124425ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3124865ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3124865ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc010470, obi_addr=0x19200c0, len=8, std=128, reps=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 3125605ns
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc010470, obi_addr=0x29200c0, len=8, std=128, reps=8
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc010470, obi_addr=0x39200c0, len=8, std=128, reps=8
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 3126110ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 3126110ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 3126385ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120000, w=0x1200c0, y=0x120100, m=12, n=8, k=4
# [mhartid 32] LAST TIMESLOT
# [mhartid 48] LAST TIMESLOT
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 3126890ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 3126890ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 3127025ns
# [mhartid 16] LAST TIMESLOT
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 3128245ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 24] LAST TIMESLOT
# [mhartid 40] LAST TIMESLOT
# [mhartid 56] LAST TIMESLOT
# [mhartid 9] RedMulE with parameter: x=0x920000, w=0x9200c0, y=0x920100, m=12, n=8, k=4
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 3133795ns
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015078, obi_addr=0x20160, len=8, std=128, reps=12
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 3134555ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 3135015ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 3135395ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc015678, obi_addr=0x820160, len=8, std=128, reps=12
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 3141860ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 3142700ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620000, w=0x6200c0, y=0x620100, m=12, n=8, k=4
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 3143805ns
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x420160, obi_addr=0x520160, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 3144620ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 3145025ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 3146200ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20000, w=0xe200c0, y=0xe20100, m=12, n=8, k=4
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3150260ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0xc20160, obi_addr=0xd20160, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 3150870ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3151480ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 3152470ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=1, axi_addr=0xcc015048, obi_addr=0x720160, len=8, std=128, reps=12
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc011060, obi_addr=0x4200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3153380ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 3153565ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3154635ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 3154875ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1305ns (261 clock cycles)
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x2020100, obi_addr=0x2120100, len=96
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x3020100, obi_addr=0x3120100, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 3157025ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 3157025ns
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x1020100, obi_addr=0x1120100, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 3157330ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 3158645ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 3158645ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 3158945ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc015648, obi_addr=0xf20160, len=8, std=128, reps=12
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc011060, obi_addr=0xc200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3159645ns
# [mhartid 39] RedMulE with parameter: x=0x2720000, w=0x27200c0, y=0x2720160, m=12, n=8, k=4
# [mhartid 55] RedMulE with parameter: x=0x3720000, w=0x37200c0, y=0x3720160, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 3159855ns
# [mhartid 23] RedMulE with parameter: x=0x1720000, w=0x17200c0, y=0x1720160, m=12, n=8, k=4
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x2520100, obi_addr=0x2620100, len=96
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x3520100, obi_addr=0x3620100, len=96
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1820100, obi_addr=0x1920100, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3160305ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3160305ns
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0x1520100, obi_addr=0x1620100, len=96
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 3160485ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3160595ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3160645ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3160645ns
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2820100, obi_addr=0x2920100, len=96
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3820100, obi_addr=0x3920100, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3160895ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3160920ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 3161040ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 3161040ns
# [mhartid 34] RedMulE with parameter: x=0x2220000, w=0x22200c0, y=0x2220160, m=12, n=8, k=4
# [mhartid 50] RedMulE with parameter: x=0x3220000, w=0x32200c0, y=0x3220160, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 3161165ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1305ns (261 clock cycles)
# [mhartid 18] RedMulE with parameter: x=0x1220000, w=0x12200c0, y=0x1220160, m=12, n=8, k=4
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 3161400ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 3161400ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3161525ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3161525ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 3161715ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3161815ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 3162125ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3162240ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3162240ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3162520ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 3162620ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 3162620ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 3162670ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 3162670ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 3162935ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 31] RedMulE with parameter: x=0x1f20000, w=0x1f200c0, y=0x1f20160, m=12, n=8, k=4
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1d20100, obi_addr=0x1e20100, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3164065ns
# [mhartid 47] RedMulE with parameter: x=0x2f20000, w=0x2f200c0, y=0x2f20160, m=12, n=8, k=4
# [mhartid 63] RedMulE with parameter: x=0x3f20000, w=0x3f200c0, y=0x3f20160, m=12, n=8, k=4
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3164385ns
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2d20100, obi_addr=0x2e20100, len=96
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3d20100, obi_addr=0x3e20100, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3164620ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3164620ns
# [mhartid 26] RedMulE with parameter: x=0x1a20000, w=0x1a200c0, y=0x1a20160, m=12, n=8, k=4
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3164890ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3164890ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 3165045ns
# [mhartid 42] RedMulE with parameter: x=0x2a20000, w=0x2a200c0, y=0x2a20160, m=12, n=8, k=4
# [mhartid 58] RedMulE with parameter: x=0x3a20000, w=0x3a200c0, y=0x3a20160, m=12, n=8, k=4
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3165285ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc010078, obi_addr=0x20200c0, len=8, std=128, reps=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc010078, obi_addr=0x30200c0, len=8, std=128, reps=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 3165510ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3165510ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 3165665ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 3165665ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc010078, obi_addr=0x10200c0, len=8, std=128, reps=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3165840ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3165840ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 3165955ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3165975ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 3166265ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 3166290ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 620ns (124 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 3166290ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 620ns (124 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3166480ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3166480ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 3166570ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 610ns (122 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 3166730ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3166730ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc010078, obi_addr=0x18200c0, len=8, std=128, reps=8
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc011458, obi_addr=0x25200c0, len=8, std=128, reps=8
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc011458, obi_addr=0x35200c0, len=8, std=128, reps=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 3169180ns
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc011458, obi_addr=0x15200c0, len=8, std=128, reps=8
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc010078, obi_addr=0x28200c0, len=8, std=128, reps=8
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc010078, obi_addr=0x38200c0, len=8, std=128, reps=8
# [mhartid 0] RedMulE with parameter: x=0x20000, w=0x200c0, y=0x20160, m=12, n=8, k=4
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3169540ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3169540ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 3169645ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 3169645ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 3169730ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 3169805ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 620ns (124 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3169820ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 3170265ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 3170265ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 615ns (123 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 3170950ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3170965ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3170965ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3171240ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc011458, obi_addr=0x1d200c0, len=8, std=128, reps=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3173280ns
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc011458, obi_addr=0x2d200c0, len=8, std=128, reps=8
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc011458, obi_addr=0x3d200c0, len=8, std=128, reps=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3173785ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3173785ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3174705ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3175205ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3175205ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820000, w=0x8200c0, y=0x820160, m=12, n=8, k=4
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 3178855ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 3180075ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x320100, obi_addr=0x420100, len=96
# [mhartid 5] RedMulE with parameter: x=0x520000, w=0x5200c0, y=0x520160, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 3196780ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 3196900ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 3198120ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 3198375ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 33] RedMulE with parameter: x=0x2120000, w=0x21200c0, y=0x2120100, m=12, n=8, k=4
# [mhartid 49] RedMulE with parameter: x=0x3120000, w=0x31200c0, y=0x3120100, m=12, n=8, k=4
# [mhartid 17] RedMulE with parameter: x=0x1120000, w=0x11200c0, y=0x1120100, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 3199440ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 3199440ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 3199700ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 3200660ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 3200660ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 3200920ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 25] RedMulE with parameter: x=0x1920000, w=0x19200c0, y=0x1920100, m=12, n=8, k=4
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0xb20100, obi_addr=0xc20100, len=96
# [mhartid 13] RedMulE with parameter: x=0xd20000, w=0xd200c0, y=0xd20160, m=12, n=8, k=4
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 3202870ns
# [mhartid 41] RedMulE with parameter: x=0x2920000, w=0x29200c0, y=0x2920100, m=12, n=8, k=4
# [mhartid 57] RedMulE with parameter: x=0x3920000, w=0x39200c0, y=0x3920100, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 3203140ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 3203245ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 3203430ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 3203430ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 3204090ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 3204465ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c68, obi_addr=0x3200c0, len=8, std=128, reps=8
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 3204650ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 3204650ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 3204720ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 3204925ns
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc016878, obi_addr=0x2020160, len=8, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc017478, obi_addr=0x3020160, len=8, std=128, reps=12
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 3205725ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 3205725ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c78, obi_addr=0x1020160, len=8, std=128, reps=12
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 3206025ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 3206030ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 3206560ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 3206560ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 830ns (166 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 3206870ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc016278, obi_addr=0x1820160, len=8, std=128, reps=12
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 3209240ns
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e78, obi_addr=0x2820160, len=8, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a78, obi_addr=0x3820160, len=8, std=128, reps=12
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 3209760ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 3209760ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 3210080ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 3210605ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 3210605ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c68, obi_addr=0xb200c0, len=8, std=128, reps=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 3211255ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 3212370ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1110ns (222 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x2420160, obi_addr=0x2520160, len=96
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x3420160, obi_addr=0x3520160, len=96
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0x1420160, obi_addr=0x1520160, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3217145ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3217145ns
# [mhartid 38] RedMulE with parameter: x=0x2620000, w=0x26200c0, y=0x2620100, m=12, n=8, k=4
# [mhartid 54] RedMulE with parameter: x=0x3620000, w=0x36200c0, y=0x3620100, m=12, n=8, k=4
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3217415ns
# [mhartid 22] RedMulE with parameter: x=0x1620000, w=0x16200c0, y=0x1620100, m=12, n=8, k=4
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3217895ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3217895ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3218170ns
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c50, obi_addr=0x7200c0, len=8, std=128, reps=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3218800ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1650ns (330 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3218800ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1650ns (330 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3218875ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3219080ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3219115ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3219115ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3219390ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1c20160, obi_addr=0x1d20160, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3220615ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1735ns (347 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3220970ns
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2c20160, obi_addr=0x2d20160, len=96
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3c20160, obi_addr=0x3d20160, len=96
# [mhartid 30] RedMulE with parameter: x=0x1e20000, w=0x1e200c0, y=0x1e20100, m=12, n=8, k=4
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3221495ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3221495ns
# [mhartid 46] RedMulE with parameter: x=0x2e20000, w=0x2e200c0, y=0x2e20100, m=12, n=8, k=4
# [mhartid 62] RedMulE with parameter: x=0x3e20000, w=0x3e200c0, y=0x3e20100, m=12, n=8, k=4
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3221720ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3222195ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3222195ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3222590ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3222940ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3223105ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3223105ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3223415ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3223415ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c50, obi_addr=0xf200c0, len=8, std=128, reps=8
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc011060, obi_addr=0x24200c0, len=8, std=128, reps=8
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc011060, obi_addr=0x34200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3225160ns
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc011060, obi_addr=0x14200c0, len=8, std=128, reps=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3225485ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3225485ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 3225760ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3226740ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3226740ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=1, axi_addr=0xcc016848, obi_addr=0x2720160, len=8, std=128, reps=12
# [mhartid 55] iDMA 2D with parameter: dir=1, axi_addr=0xcc017448, obi_addr=0x3720160, len=8, std=128, reps=12
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3226905ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1740ns (348 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 3227025ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c48, obi_addr=0x1720160, len=8, std=128, reps=12
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3227425ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3227425ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3227785ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3228670ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3228670ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc011060, obi_addr=0x1c200c0, len=8, std=128, reps=8
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3229025ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3229240ns
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc011060, obi_addr=0x2c200c0, len=8, std=128, reps=8
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc011060, obi_addr=0x3c200c0, len=8, std=128, reps=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3229765ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3229765ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3230505ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=1, axi_addr=0xcc016248, obi_addr=0x1f20160, len=8, std=128, reps=12
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3231025ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3231025ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3231210ns
# [mhartid 47] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e48, obi_addr=0x2f20160, len=8, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a48, obi_addr=0x3f20160, len=8, std=128, reps=12
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3231790ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3231790ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3232450ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3233030ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3233030ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 32] RedMulE with parameter: x=0x2020000, w=0x20200c0, y=0x2020160, m=12, n=8, k=4
# [mhartid 48] RedMulE with parameter: x=0x3020000, w=0x30200c0, y=0x3020160, m=12, n=8, k=4
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 3244360ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 3244360ns
# [mhartid 16] RedMulE with parameter: x=0x1020000, w=0x10200c0, y=0x1020160, m=12, n=8, k=4
# [mhartid 3] iDMA 1D with parameter: dir=0, axi_addr=0x220160, obi_addr=0x320160, len=96
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 3244650ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 3244935ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 3245580ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 3245580ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 4] RedMulE with parameter: x=0x420000, w=0x4200c0, y=0x420100, m=12, n=8, k=4
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 3245870ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 3246130ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 3246525ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 3247350ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 24] RedMulE with parameter: x=0x1820000, w=0x18200c0, y=0x1820160, m=12, n=8, k=4
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 3247860ns
# [mhartid 40] RedMulE with parameter: x=0x2820000, w=0x28200c0, y=0x2820160, m=12, n=8, k=4
# [mhartid 56] RedMulE with parameter: x=0x3820000, w=0x38200c0, y=0x3820160, m=12, n=8, k=4
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 3248410ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 3248410ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 3249080ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 3249630ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 3249630ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0xa20160, obi_addr=0xb20160, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 3251285ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010870, obi_addr=0x2200c0, len=8, std=128, reps=8
# [mhartid 12] RedMulE with parameter: x=0xc20000, w=0xc200c0, y=0xc20100, m=12, n=8, k=4
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 3252400ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 3252550ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 3252875ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 3253355ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 950ns (190 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 3253770ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 1] LAST TIMESLOT
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc010870, obi_addr=0xa200c0, len=8, std=128, reps=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 3258735ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 3259675ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [mhartid 9] LAST TIMESLOT
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x2320100, obi_addr=0x2420100, len=96
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x3320100, obi_addr=0x3420100, len=96
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0x1320100, obi_addr=0x1420100, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3269905ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3269905ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 3270195ns
# [mhartid 37] RedMulE with parameter: x=0x2520000, w=0x25200c0, y=0x2520160, m=12, n=8, k=4
# [mhartid 53] RedMulE with parameter: x=0x3520000, w=0x35200c0, y=0x3520160, m=12, n=8, k=4
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x620100, obi_addr=0x720100, len=96
# [mhartid 21] RedMulE with parameter: x=0x1520000, w=0x15200c0, y=0x1520160, m=12, n=8, k=4
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3271460ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3271460ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3271540ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3271540ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3271570ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3271770ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 3271860ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3272680ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3272680ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3272990ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3273150ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1b20100, obi_addr=0x1c20100, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3273760ns
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2b20100, obi_addr=0x2c20100, len=96
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3b20100, obi_addr=0x3c20100, len=96
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3274280ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3274280ns
# [mhartid 29] RedMulE with parameter: x=0x1d20000, w=0x1d200c0, y=0x1d20160, m=12, n=8, k=4
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3275355ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3275420ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [mhartid 45] RedMulE with parameter: x=0x2d20000, w=0x2d200c0, y=0x2d20160, m=12, n=8, k=4
# [mhartid 61] RedMulE with parameter: x=0x3d20000, w=0x3d200c0, y=0x3d20160, m=12, n=8, k=4
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3275885ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3275885ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3275920ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3275920ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3276575ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c68, obi_addr=0x23200c0, len=8, std=128, reps=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c68, obi_addr=0x33200c0, len=8, std=128, reps=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3277105ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3277105ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xe20100, obi_addr=0xf20100, len=96
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c68, obi_addr=0x13200c0, len=8, std=128, reps=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3277470ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3277470ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 3277755ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3277900ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 3278565ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3278565ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 3278855ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3279480ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c68, obi_addr=0x1b200c0, len=8, std=128, reps=8
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 3281290ns
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c68, obi_addr=0x2b200c0, len=8, std=128, reps=8
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c68, obi_addr=0x3b200c0, len=8, std=128, reps=8
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc011858, obi_addr=0x6200c0, len=8, std=128, reps=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3281795ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3281795ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 3281930ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 3282395ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3282900ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3282900ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 3283510ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc011858, obi_addr=0xe200c0, len=8, std=128, reps=8
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3288280ns
# [mhartid 2] iDMA 1D with parameter: dir=0, axi_addr=0x120100, obi_addr=0x220100, len=96
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 3289255ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3289865ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 3290890ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320000, w=0x3200c0, y=0x320160, m=12, n=8, k=4
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 3291420ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 3292640ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c50, obi_addr=0x27200c0, len=8, std=128, reps=8
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c50, obi_addr=0x37200c0, len=8, std=128, reps=8
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c50, obi_addr=0x17200c0, len=8, std=128, reps=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3293625ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3293625ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3293935ns
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x920100, obi_addr=0xa20100, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3295360ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3295360ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 3295620ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3295670ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c50, obi_addr=0x1f200c0, len=8, std=128, reps=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 3297250ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [mhartid 11] RedMulE with parameter: x=0xb20000, w=0xb200c0, y=0xb20160, m=12, n=8, k=4
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3297435ns
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c50, obi_addr=0x2f200c0, len=8, std=128, reps=8
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c50, obi_addr=0x3f200c0, len=8, std=128, reps=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 3297805ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3297990ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3297990ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 3299025ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3299180ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1740ns (348 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010478, obi_addr=0x1200c0, len=8, std=128, reps=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3299725ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3299725ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 3299875ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 3300655ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc010478, obi_addr=0x9200c0, len=8, std=128, reps=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 3306225ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 3307010ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x2220160, obi_addr=0x2320160, len=96
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x3220160, obi_addr=0x3320160, len=96
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0x1220160, obi_addr=0x1320160, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3318665ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3318665ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 3318980ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 3320285ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3320285ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 3320600ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420000, w=0x24200c0, y=0x2420100, m=12, n=8, k=4
# [mhartid 52] RedMulE with parameter: x=0x3420000, w=0x34200c0, y=0x3420100, m=12, n=8, k=4
# [mhartid 20] RedMulE with parameter: x=0x1420000, w=0x14200c0, y=0x1420100, m=12, n=8, k=4
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3321195ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3321195ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 3321525ns
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1a20160, obi_addr=0x1b20160, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3322415ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3322415ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 3322575ns
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2a20160, obi_addr=0x2b20160, len=96
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3a20160, obi_addr=0x3b20160, len=96
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 3322745ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3323060ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3323060ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 3324250ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1670ns (334 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3324745ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1680ns (336 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3324745ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1680ns (336 clock cycles)
# [mhartid 28] RedMulE with parameter: x=0x1c20000, w=0x1c200c0, y=0x1c20100, m=12, n=8, k=4
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc010870, obi_addr=0x22200c0, len=8, std=128, reps=8
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc010870, obi_addr=0x32200c0, len=8, std=128, reps=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3325185ns
# [mhartid 44] RedMulE with parameter: x=0x2c20000, w=0x2c200c0, y=0x2c20100, m=12, n=8, k=4
# [mhartid 60] RedMulE with parameter: x=0x3c20000, w=0x3c200c0, y=0x3c20100, m=12, n=8, k=4
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc010870, obi_addr=0x12200c0, len=8, std=128, reps=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 3325505ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 3325505ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3325685ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3325685ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 3325820ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3326405ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 3326455ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 3326455ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 3326765ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3326905ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3326905ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc010870, obi_addr=0x1a200c0, len=8, std=128, reps=8
# [mhartid 7] RedMulE with parameter: x=0x720000, w=0x7200c0, y=0x720100, m=12, n=8, k=4
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 3329385ns
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc010870, obi_addr=0x2a200c0, len=8, std=128, reps=8
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc010870, obi_addr=0x3a200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3329675ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 3329915ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3329915ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 3330325ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 3330850ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3330850ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x520160, obi_addr=0x620160, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3330895ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 33] LAST TIMESLOT
# [mhartid 49] LAST TIMESLOT
# [mhartid 17] LAST TIMESLOT
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 3331375ns
# [mhartid 2] RedMulE with parameter: x=0x220000, w=0x2200c0, y=0x220100, m=12, n=8, k=4
# [mhartid 1] iDMA 1D with parameter: dir=0, axi_addr=0x20160, obi_addr=0x120160, len=96
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 3332845ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 3332960ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 3333005ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 3334065ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 3334595ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 25] LAST TIMESLOT
# [mhartid 41] LAST TIMESLOT
# [mhartid 57] LAST TIMESLOT
# [mhartid 15] RedMulE with parameter: x=0xf20000, w=0xf200c0, y=0xf20100, m=12, n=8, k=4
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3336055ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3337275ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xd20160, obi_addr=0xe20160, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3337790ns
# [mhartid 10] RedMulE with parameter: x=0xa20000, w=0xa200c0, y=0xa20100, m=12, n=8, k=4
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 3339245ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3339370ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x820160, obi_addr=0x920160, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 3339980ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 3340465ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc011460, obi_addr=0x5200c0, len=8, std=128, reps=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 3341040ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 3341575ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 3342460ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc011460, obi_addr=0xd200c0, len=8, std=128, reps=8
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x2620100, obi_addr=0x2720100, len=96
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x3620100, obi_addr=0x3720100, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 3347450ns
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0x1620100, obi_addr=0x1720100, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3347690ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3347690ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3347990ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 3348865ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3349280ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3349280ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3349580ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1e20100, obi_addr=0x1f20100, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3351565ns
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2e20100, obi_addr=0x2f20100, len=96
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3e20100, obi_addr=0x3f20100, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3352160ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3352160ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3353155ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3353745ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3353745ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc011858, obi_addr=0x26200c0, len=8, std=128, reps=8
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc011858, obi_addr=0x36200c0, len=8, std=128, reps=8
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc011858, obi_addr=0x16200c0, len=8, std=128, reps=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3357330ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3357330ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3357625ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3358905ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3358905ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3359205ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc011858, obi_addr=0x1e200c0, len=8, std=128, reps=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3361210ns
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc011858, obi_addr=0x2e200c0, len=8, std=128, reps=8
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc011858, obi_addr=0x3e200c0, len=8, std=128, reps=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3361715ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3361715ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3362790ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x2120100, obi_addr=0x2220100, len=96
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x3120100, obi_addr=0x3220100, len=96
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3363300ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3363300ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0x1120100, obi_addr=0x1220100, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 3363575ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 3363575ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 3363895ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 3365165ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 3365165ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 3365480ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 35] RedMulE with parameter: x=0x2320000, w=0x23200c0, y=0x2320160, m=12, n=8, k=4
# [mhartid 51] RedMulE with parameter: x=0x3320000, w=0x33200c0, y=0x3320160, m=12, n=8, k=4
# [mhartid 19] RedMulE with parameter: x=0x1320000, w=0x13200c0, y=0x1320160, m=12, n=8, k=4
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3367005ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3367005ns
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1920100, obi_addr=0x1a20100, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 3367310ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 3367505ns
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2920100, obi_addr=0x2a20100, len=96
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3920100, obi_addr=0x3a20100, len=96
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 3367990ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3367990ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 3368225ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3368225ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 3368530ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 3369095ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 3369590ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3369590ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 27] RedMulE with parameter: x=0x1b20000, w=0x1b200c0, y=0x1b20160, m=12, n=8, k=4
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 3371100ns
# [mhartid 43] RedMulE with parameter: x=0x2b20000, w=0x2b200c0, y=0x2b20160, m=12, n=8, k=4
# [mhartid 59] RedMulE with parameter: x=0x3b20000, w=0x3b200c0, y=0x3b20160, m=12, n=8, k=4
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3371550ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3371550ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 3372320ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3372770ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3372770ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc010478, obi_addr=0x21200c0, len=8, std=128, reps=8
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc010478, obi_addr=0x31200c0, len=8, std=128, reps=8
# [mhartid 1] RedMulE with parameter: x=0x120000, w=0x1200c0, y=0x120160, m=12, n=8, k=4
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc010478, obi_addr=0x11200c0, len=8, std=128, reps=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 3373530ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 3373530ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 3373635ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 3373815ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 3374310ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 3374310ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 3374590ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 3374855ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc010478, obi_addr=0x19200c0, len=8, std=128, reps=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 3377420ns
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc010478, obi_addr=0x29200c0, len=8, std=128, reps=8
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc010478, obi_addr=0x39200c0, len=8, std=128, reps=8
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 3377895ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 3377895ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 3378195ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 3378675ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 3378675ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 775ns (155 clock cycles)
# [mhartid 9] RedMulE with parameter: x=0x920000, w=0x9200c0, y=0x920160, m=12, n=8, k=4
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 3380670ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 3381890ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620000, w=0x6200c0, y=0x620160, m=12, n=8, k=4
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 3386575ns
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x420100, obi_addr=0x520100, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 3387370ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 3387795ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 3388960ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20000, w=0xe200c0, y=0xe20160, m=12, n=8, k=4
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3393050ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0xc20100, obi_addr=0xd20100, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 3393810ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3394270ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 3395400ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=1, axi_addr=0xcc015050, obi_addr=0x720100, len=8, std=128, reps=12
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc011068, obi_addr=0x4200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3396065ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 3396275ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3397315ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 3397575ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1295ns (259 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc015650, obi_addr=0xf20100, len=8, std=128, reps=12
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc011068, obi_addr=0xc200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3402470ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 3402720ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3403710ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 3403985ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [mhartid 39] RedMulE with parameter: x=0x2720000, w=0x27200c0, y=0x2720100, m=12, n=8, k=4
# [mhartid 55] RedMulE with parameter: x=0x3720000, w=0x37200c0, y=0x3720100, m=12, n=8, k=4
# [mhartid 23] RedMulE with parameter: x=0x1720000, w=0x17200c0, y=0x1720100, m=12, n=8, k=4
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x2520160, obi_addr=0x2620160, len=96
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x3520160, obi_addr=0x3620160, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3407880ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3407880ns
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0x1520160, obi_addr=0x1620160, len=96
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x2020160, obi_addr=0x2120160, len=96
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x3020160, obi_addr=0x3120160, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3408155ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3408155ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3408175ns
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x1020160, obi_addr=0x1120160, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 3408430ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 3408430ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3408435ns
# [mhartid 34] RedMulE with parameter: x=0x2220000, w=0x22200c0, y=0x2220100, m=12, n=8, k=4
# [mhartid 50] RedMulE with parameter: x=0x3220000, w=0x32200c0, y=0x3220100, m=12, n=8, k=4
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 3408705ns
# [mhartid 18] RedMulE with parameter: x=0x1220000, w=0x12200c0, y=0x1220100, m=12, n=8, k=4
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 3408885ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 3408885ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3409100ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3409100ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 3409190ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3409395ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3409760ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3409760ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 3410010ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 3410010ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3410015ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 3410105ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 3410105ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 3410290ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 3410410ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 31] RedMulE with parameter: x=0x1f20000, w=0x1f200c0, y=0x1f20100, m=12, n=8, k=4
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1d20160, obi_addr=0x1e20160, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3411900ns
# [mhartid 47] RedMulE with parameter: x=0x2f20000, w=0x2f200c0, y=0x2f20100, m=12, n=8, k=4
# [mhartid 63] RedMulE with parameter: x=0x3f20000, w=0x3f200c0, y=0x3f20100, m=12, n=8, k=4
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1820160, obi_addr=0x1920160, len=96
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3412090ns
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2d20160, obi_addr=0x2e20160, len=96
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3d20160, obi_addr=0x3e20160, len=96
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 3412320ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3412470ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3412470ns
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2820160, obi_addr=0x2920160, len=96
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3820160, obi_addr=0x3920160, len=96
# [mhartid 26] RedMulE with parameter: x=0x1a20000, w=0x1a200c0, y=0x1a20100, m=12, n=8, k=4
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3412595ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3412595ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 3412820ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 3412820ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 3412920ns
# [mhartid 42] RedMulE with parameter: x=0x2a20000, w=0x2a200c0, y=0x2a20100, m=12, n=8, k=4
# [mhartid 58] RedMulE with parameter: x=0x3a20000, w=0x3a200c0, y=0x3a20100, m=12, n=8, k=4
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3413120ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 3413395ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3413395ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3413690ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3413690ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3413695ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 3413905ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 3414140ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3414200ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3414200ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 3414400ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 3414400ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 3414615ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3414615ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc011460, obi_addr=0x25200c0, len=8, std=128, reps=8
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc011460, obi_addr=0x35200c0, len=8, std=128, reps=8
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc011460, obi_addr=0x15200c0, len=8, std=128, reps=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3417095ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3417095ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3417410ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3418515ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3418515ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3418825ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc011460, obi_addr=0x1d200c0, len=8, std=128, reps=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3421020ns
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc011460, obi_addr=0x2d200c0, len=8, std=128, reps=8
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc011460, obi_addr=0x3d200c0, len=8, std=128, reps=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3421535ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3421535ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3422435ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3422955ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3422955ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x320160, obi_addr=0x420160, len=96
# [mhartid 5] RedMulE with parameter: x=0x520000, w=0x5200c0, y=0x520100, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 3439435ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 3439600ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 3440820ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 3441025ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0xb20160, obi_addr=0xc20160, len=96
# [mhartid 13] RedMulE with parameter: x=0xd20000, w=0xd200c0, y=0xd20100, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 3445885ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 3446150ns
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c70, obi_addr=0x3200c0, len=8, std=128, reps=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 3447370ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 3447490ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 3447635ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 3448735ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [mhartid 33] RedMulE with parameter: x=0x2120000, w=0x21200c0, y=0x2120160, m=12, n=8, k=4
# [mhartid 49] RedMulE with parameter: x=0x3120000, w=0x31200c0, y=0x3120160, m=12, n=8, k=4
# [mhartid 17] RedMulE with parameter: x=0x1120000, w=0x11200c0, y=0x1120160, m=12, n=8, k=4
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 3450795ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 3450795ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 3451040ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 3452015ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 3452015ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 3452260ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c70, obi_addr=0xb200c0, len=8, std=128, reps=8
# [mhartid 2] LAST TIMESLOT
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 3454055ns
# [mhartid 25] RedMulE with parameter: x=0x1920000, w=0x19200c0, y=0x1920160, m=12, n=8, k=4
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 3454710ns
# [mhartid 41] RedMulE with parameter: x=0x2920000, w=0x29200c0, y=0x2920160, m=12, n=8, k=4
# [mhartid 57] RedMulE with parameter: x=0x3920000, w=0x39200c0, y=0x3920160, m=12, n=8, k=4
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 3455160ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 3455165ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 3455165ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 3455930ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 3456385ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 3456385ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 10] LAST TIMESLOT
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c58, obi_addr=0x7200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3461600ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3463335ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x2420100, obi_addr=0x2520100, len=96
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x3420100, obi_addr=0x3520100, len=96
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0x1420100, obi_addr=0x1520100, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3464735ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3464735ns
# [mhartid 38] RedMulE with parameter: x=0x2620000, w=0x26200c0, y=0x2620160, m=12, n=8, k=4
# [mhartid 54] RedMulE with parameter: x=0x3620000, w=0x36200c0, y=0x3620160, m=12, n=8, k=4
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3465055ns
# [mhartid 22] RedMulE with parameter: x=0x1620000, w=0x16200c0, y=0x1620160, m=12, n=8, k=4
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3465395ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3465395ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3465665ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3466400ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3466400ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3466615ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3466615ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3466720ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3466885ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c58, obi_addr=0xf200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3467995ns
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1c20100, obi_addr=0x1d20100, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3468715ns
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2c20100, obi_addr=0x2d20100, len=96
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3c20100, obi_addr=0x3d20100, len=96
# [mhartid 30] RedMulE with parameter: x=0x1e20000, w=0x1e200c0, y=0x1e20160, m=12, n=8, k=4
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3469260ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3469260ns
# [mhartid 46] RedMulE with parameter: x=0x2e20000, w=0x2e200c0, y=0x2e20160, m=12, n=8, k=4
# [mhartid 62] RedMulE with parameter: x=0x3e20000, w=0x3e200c0, y=0x3e20160, m=12, n=8, k=4
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3469450ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3469730ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3469950ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3469950ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3470370ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1650ns (330 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3470670ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3470925ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3470925ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3471170ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3471170ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc011068, obi_addr=0x24200c0, len=8, std=128, reps=8
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc011068, obi_addr=0x34200c0, len=8, std=128, reps=8
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc011068, obi_addr=0x14200c0, len=8, std=128, reps=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3472980ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3472980ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 3473300ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3474235ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3474235ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=1, axi_addr=0xcc016850, obi_addr=0x2720100, len=8, std=128, reps=12
# [mhartid 55] iDMA 2D with parameter: dir=1, axi_addr=0xcc017450, obi_addr=0x3720100, len=8, std=128, reps=12
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 3474555ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c50, obi_addr=0x1720100, len=8, std=128, reps=12
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3474970ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3474970ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3475290ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3476210ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3476210ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3476530ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc011068, obi_addr=0x1c200c0, len=8, std=128, reps=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3476955ns
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc011068, obi_addr=0x2c200c0, len=8, std=128, reps=8
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc011068, obi_addr=0x3c200c0, len=8, std=128, reps=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3477510ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3477510ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3478215ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=1, axi_addr=0xcc016250, obi_addr=0x1f20100, len=8, std=128, reps=12
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3478770ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3478770ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3478995ns
# [mhartid 47] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e50, obi_addr=0x2f20100, len=8, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a50, obi_addr=0x3f20100, len=8, std=128, reps=12
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3479625ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3479625ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3480235ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3480880ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3480880ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 3] iDMA 1D with parameter: dir=0, axi_addr=0x220100, obi_addr=0x320100, len=96
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 3487660ns
# [mhartid 4] RedMulE with parameter: x=0x420000, w=0x4200c0, y=0x420160, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 3488775ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 3489310ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 3489995ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0xa20100, obi_addr=0xb20100, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 3494150ns
# [mhartid 12] RedMulE with parameter: x=0xc20000, w=0xc200c0, y=0xc20160, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 3495350ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 3495800ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 3496570ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010878, obi_addr=0x2200c0, len=8, std=128, reps=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 3499640ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 3500580ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc010878, obi_addr=0xa200c0, len=8, std=128, reps=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 3506135ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 3507070ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x620160, obi_addr=0x720160, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3514205ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3515845ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x2320160, obi_addr=0x2420160, len=96
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x3320160, obi_addr=0x3420160, len=96
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0x1320160, obi_addr=0x1420160, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3517355ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3517355ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 3517680ns
# [mhartid 37] RedMulE with parameter: x=0x2520000, w=0x25200c0, y=0x2520100, m=12, n=8, k=4
# [mhartid 53] RedMulE with parameter: x=0x3520000, w=0x35200c0, y=0x3520100, m=12, n=8, k=4
# [mhartid 21] RedMulE with parameter: x=0x1520000, w=0x15200c0, y=0x1520100, m=12, n=8, k=4
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3518985ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3518985ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3519035ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3519035ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 3519320ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3519380ns
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xe20160, obi_addr=0xf20160, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3520255ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3520255ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3520600ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3520670ns
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1b20160, obi_addr=0x1c20160, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3521455ns
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2b20160, obi_addr=0x2c20160, len=96
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3b20160, obi_addr=0x3c20160, len=96
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3521985ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3521985ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3522275ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 29] RedMulE with parameter: x=0x1d20000, w=0x1d200c0, y=0x1d20100, m=12, n=8, k=4
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3523095ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3523120ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [mhartid 45] RedMulE with parameter: x=0x2d20000, w=0x2d200c0, y=0x2d20100, m=12, n=8, k=4
# [mhartid 61] RedMulE with parameter: x=0x3d20000, w=0x3d200c0, y=0x3d20100, m=12, n=8, k=4
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3523605ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3523605ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3523725ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3523725ns
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc011860, obi_addr=0x6200c0, len=8, std=128, reps=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3524315ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c70, obi_addr=0x23200c0, len=8, std=128, reps=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c70, obi_addr=0x33200c0, len=8, std=128, reps=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 3524645ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3524910ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3524910ns
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c70, obi_addr=0x13200c0, len=8, std=128, reps=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3524945ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3524945ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 3525320ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 3526005ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3526005ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 3526220ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 3526415ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c70, obi_addr=0x1b200c0, len=8, std=128, reps=8
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 3529015ns
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c70, obi_addr=0x2b200c0, len=8, std=128, reps=8
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c70, obi_addr=0x3b200c0, len=8, std=128, reps=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3529540ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3529540ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 3530120ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc011860, obi_addr=0xe200c0, len=8, std=128, reps=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3530635ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3530635ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 34] LAST TIMESLOT
# [mhartid 50] LAST TIMESLOT
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3531050ns
# [mhartid 18] LAST TIMESLOT
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3532625ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320000, w=0x3200c0, y=0x320100, m=12, n=8, k=4
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 3534115ns
# [mhartid 26] LAST TIMESLOT
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 3535335ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 42] LAST TIMESLOT
# [mhartid 58] LAST TIMESLOT
# [mhartid 2] iDMA 1D with parameter: dir=0, axi_addr=0x120160, obi_addr=0x220160, len=96
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 3536625ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 3538220ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 11] RedMulE with parameter: x=0xb20000, w=0xb200c0, y=0xb20100, m=12, n=8, k=4
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c58, obi_addr=0x27200c0, len=8, std=128, reps=8
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c58, obi_addr=0x37200c0, len=8, std=128, reps=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 3540695ns
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c58, obi_addr=0x17200c0, len=8, std=128, reps=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3541165ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3541165ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3541455ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 3541915ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x920160, obi_addr=0xa20160, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3542905ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1735ns (347 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3542905ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1735ns (347 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 3543130ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3543190ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c58, obi_addr=0x1f200c0, len=8, std=128, reps=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 3544725ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3545220ns
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c58, obi_addr=0x2f200c0, len=8, std=128, reps=8
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c58, obi_addr=0x3f200c0, len=8, std=128, reps=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3545860ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3545860ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3546955ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3547595ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3547595ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x2220100, obi_addr=0x2320100, len=96
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x3220100, obi_addr=0x3320100, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3566170ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3566170ns
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0x1220100, obi_addr=0x1320100, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 3566550ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 3567775ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3567775ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 3568155ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420000, w=0x24200c0, y=0x2420160, m=12, n=8, k=4
# [mhartid 52] RedMulE with parameter: x=0x3420000, w=0x34200c0, y=0x3420160, m=12, n=8, k=4
# [mhartid 20] RedMulE with parameter: x=0x1420000, w=0x14200c0, y=0x1420160, m=12, n=8, k=4
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3568685ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3568685ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 3568985ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3569905ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3569905ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1a20100, obi_addr=0x1b20100, len=96
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 3570205ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 3570380ns
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2a20100, obi_addr=0x2b20100, len=96
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3a20100, obi_addr=0x3b20100, len=96
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3570890ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3570890ns
# [mhartid 7] RedMulE with parameter: x=0x720000, w=0x7200c0, y=0x720160, m=12, n=8, k=4
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 3571985ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3572380ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3572490ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3572490ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 28] RedMulE with parameter: x=0x1c20000, w=0x1c200c0, y=0x1c20160, m=12, n=8, k=4
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3572965ns
# [mhartid 44] RedMulE with parameter: x=0x2c20000, w=0x2c200c0, y=0x2c20160, m=12, n=8, k=4
# [mhartid 60] RedMulE with parameter: x=0x3c20000, w=0x3c200c0, y=0x3c20160, m=12, n=8, k=4
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3573440ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3573440ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3573600ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x520100, obi_addr=0x620100, len=96
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 3574120ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3574185ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3574660ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3574660ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 3575715ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc010878, obi_addr=0x22200c0, len=8, std=128, reps=8
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc010878, obi_addr=0x32200c0, len=8, std=128, reps=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 3577480ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 3577480ns
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc010878, obi_addr=0x12200c0, len=8, std=128, reps=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 3577905ns
# [mhartid 15] RedMulE with parameter: x=0xf20000, w=0xf200c0, y=0xf20160, m=12, n=8, k=4
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 3578420ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 3578420ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 3578840ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3578865ns
# [mhartid 2] RedMulE with parameter: x=0x220000, w=0x2200c0, y=0x220160, m=12, n=8, k=4
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xd20100, obi_addr=0xe20100, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3580085ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 3580145ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3580560ns
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc010878, obi_addr=0x1a200c0, len=8, std=128, reps=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 3581365ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 3581680ns
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc010878, obi_addr=0x2a200c0, len=8, std=128, reps=8
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc010878, obi_addr=0x3a200c0, len=8, std=128, reps=8
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3582145ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 3582145ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3582145ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 3582615ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 930ns (186 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 3583085ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3583085ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 935ns (187 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc011468, obi_addr=0x5200c0, len=8, std=128, reps=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 3583735ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 3585150ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 10] RedMulE with parameter: x=0xa20000, w=0xa200c0, y=0xa20160, m=12, n=8, k=4
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 3586730ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 3587950ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc011468, obi_addr=0xd200c0, len=8, std=128, reps=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 3590215ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 3591635ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x2620160, obi_addr=0x2720160, len=96
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x3620160, obi_addr=0x3720160, len=96
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0x1620160, obi_addr=0x1720160, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3595130ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3595130ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3595455ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3596720ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3596720ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3597045ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1e20160, obi_addr=0x1f20160, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3599325ns
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2e20160, obi_addr=0x2f20160, len=96
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3e20160, obi_addr=0x3f20160, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3599900ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3599900ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3600905ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3601495ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3601495ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc011860, obi_addr=0x26200c0, len=8, std=128, reps=8
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc011860, obi_addr=0x36200c0, len=8, std=128, reps=8
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc011860, obi_addr=0x16200c0, len=8, std=128, reps=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3604895ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3604895ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3605170ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3606470ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3606470ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3606745ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc011860, obi_addr=0x1e200c0, len=8, std=128, reps=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3608990ns
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc011860, obi_addr=0x2e200c0, len=8, std=128, reps=8
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc011860, obi_addr=0x3e200c0, len=8, std=128, reps=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3609590ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3609590ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3610565ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3611165ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3611165ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 35] RedMulE with parameter: x=0x2320000, w=0x23200c0, y=0x2320100, m=12, n=8, k=4
# [mhartid 51] RedMulE with parameter: x=0x3320000, w=0x33200c0, y=0x3320100, m=12, n=8, k=4
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3614440ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3614440ns
# [mhartid 19] RedMulE with parameter: x=0x1320000, w=0x13200c0, y=0x1320100, m=12, n=8, k=4
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 3614820ns
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x2120160, obi_addr=0x2220160, len=96
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x3120160, obi_addr=0x3220160, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 3615645ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 3615645ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 3615660ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3615660ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0x1120160, obi_addr=0x1220160, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 3616015ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 3616040ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 3617240ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 3617240ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 3617600ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 27] RedMulE with parameter: x=0x1b20000, w=0x1b200c0, y=0x1b20100, m=12, n=8, k=4
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 3618785ns
# [mhartid 43] RedMulE with parameter: x=0x2b20000, w=0x2b200c0, y=0x2b20100, m=12, n=8, k=4
# [mhartid 59] RedMulE with parameter: x=0x3b20000, w=0x3b200c0, y=0x3b20100, m=12, n=8, k=4
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3619270ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3619270ns
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1920160, obi_addr=0x1a20160, len=96
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 3619880ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 3620005ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2920160, obi_addr=0x2a20160, len=96
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3920160, obi_addr=0x3a20160, len=96
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 3620350ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3620350ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3620490ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3620490ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 3621465ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 3621930ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3621930ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620000, w=0x6200c0, y=0x620100, m=12, n=8, k=4
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 3629270ns
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x420160, obi_addr=0x520160, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 3629985ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 3630490ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 3631585ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20000, w=0xe200c0, y=0xe20100, m=12, n=8, k=4
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3635780ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0xc20160, obi_addr=0xd20160, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 3636510ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3637000ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 3638105ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=1, axi_addr=0xcc015058, obi_addr=0x720160, len=8, std=128, reps=12
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc011070, obi_addr=0x4200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3638725ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 3638955ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3639970ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 3640230ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1270ns (254 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc015658, obi_addr=0xf20160, len=8, std=128, reps=12
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc011070, obi_addr=0xc200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3645325ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 3645430ns
# [mhartid 3] LAST TIMESLOT
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3646585ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 3646755ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [mhartid 11] LAST TIMESLOT
# [mhartid 39] RedMulE with parameter: x=0x2720000, w=0x27200c0, y=0x2720160, m=12, n=8, k=4
# [mhartid 55] RedMulE with parameter: x=0x3720000, w=0x37200c0, y=0x3720160, m=12, n=8, k=4
# [mhartid 23] RedMulE with parameter: x=0x1720000, w=0x17200c0, y=0x1720160, m=12, n=8, k=4
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x2520100, obi_addr=0x2620100, len=96
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x3520100, obi_addr=0x3620100, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3655310ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3655310ns
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0x1520100, obi_addr=0x1620100, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3655665ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3655730ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3655730ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3656015ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3656530ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3656530ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3656885ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3657335ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3657335ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3657605ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 31] RedMulE with parameter: x=0x1f20000, w=0x1f200c0, y=0x1f20160, m=12, n=8, k=4
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1d20100, obi_addr=0x1e20100, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3659625ns
# [mhartid 47] RedMulE with parameter: x=0x2f20000, w=0x2f200c0, y=0x2f20160, m=12, n=8, k=4
# [mhartid 63] RedMulE with parameter: x=0x3f20000, w=0x3f200c0, y=0x3f20160, m=12, n=8, k=4
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3659920ns
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2d20100, obi_addr=0x2e20100, len=96
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3d20100, obi_addr=0x3e20100, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3660240ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3660240ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3660495ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3660495ns
# [mhartid 34] RedMulE with parameter: x=0x2220000, w=0x22200c0, y=0x2220160, m=12, n=8, k=4
# [mhartid 50] RedMulE with parameter: x=0x3220000, w=0x32200c0, y=0x3220160, m=12, n=8, k=4
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3660845ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 3660950ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 3660950ns
# [mhartid 18] RedMulE with parameter: x=0x1220000, w=0x12200c0, y=0x1220160, m=12, n=8, k=4
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 3661300ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3661460ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3661460ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3661520ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3662100ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3662100ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 3662170ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 3662170ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 3662520ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc011468, obi_addr=0x25200c0, len=8, std=128, reps=8
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc011468, obi_addr=0x35200c0, len=8, std=128, reps=8
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc011468, obi_addr=0x15200c0, len=8, std=128, reps=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3664665ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3664665ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3664910ns
# [mhartid 26] RedMulE with parameter: x=0x1a20000, w=0x1a200c0, y=0x1a20160, m=12, n=8, k=4
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 3665300ns
# [mhartid 42] RedMulE with parameter: x=0x2a20000, w=0x2a200c0, y=0x2a20160, m=12, n=8, k=4
# [mhartid 58] RedMulE with parameter: x=0x3a20000, w=0x3a200c0, y=0x3a20160, m=12, n=8, k=4
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 3665770ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3665770ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3666080ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3666080ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3666325ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 3666520ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 3666990ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3666990ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc011468, obi_addr=0x1d200c0, len=8, std=128, reps=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3668785ns
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc011468, obi_addr=0x2d200c0, len=8, std=128, reps=8
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc011468, obi_addr=0x3d200c0, len=8, std=128, reps=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3669460ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3669460ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3670210ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3670875ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3670875ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x320100, obi_addr=0x420100, len=96
# [mhartid 5] RedMulE with parameter: x=0x520000, w=0x5200c0, y=0x520160, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 3682135ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 3682275ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 3683495ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 3683760ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0xb20100, obi_addr=0xc20100, len=96
# [mhartid 13] RedMulE with parameter: x=0xd20000, w=0xd200c0, y=0xd20160, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 3688710ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 3688895ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 3690115ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 3690355ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c78, obi_addr=0x3200c0, len=8, std=128, reps=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 3695540ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 3696640ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c78, obi_addr=0xb200c0, len=8, std=128, reps=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 3702060ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 3703155ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c60, obi_addr=0x7200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3704160ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3705895ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c60, obi_addr=0xf200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3710835ns
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x2420160, obi_addr=0x2520160, len=96
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x3420160, obi_addr=0x3520160, len=96
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0x1420160, obi_addr=0x1520160, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3712220ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3712220ns
# [mhartid 38] RedMulE with parameter: x=0x2620000, w=0x26200c0, y=0x2620100, m=12, n=8, k=4
# [mhartid 54] RedMulE with parameter: x=0x3620000, w=0x36200c0, y=0x3620100, m=12, n=8, k=4
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3712480ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3712570ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 22] RedMulE with parameter: x=0x1620000, w=0x16200c0, y=0x1620100, m=12, n=8, k=4
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3712925ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3712925ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3713210ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3713860ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3713860ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3714095ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3714145ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3714145ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3714430ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1c20160, obi_addr=0x1d20160, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3716430ns
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2c20160, obi_addr=0x2d20160, len=96
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3c20160, obi_addr=0x3d20160, len=96
# [mhartid 30] RedMulE with parameter: x=0x1e20000, w=0x1e200c0, y=0x1e20100, m=12, n=8, k=4
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3717105ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3717105ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3717235ns
# [mhartid 46] RedMulE with parameter: x=0x2e20000, w=0x2e200c0, y=0x2e20100, m=12, n=8, k=4
# [mhartid 62] RedMulE with parameter: x=0x3e20000, w=0x3e200c0, y=0x3e20100, m=12, n=8, k=4
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3717815ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3717815ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3718060ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3718455ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3718730ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3718730ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3719035ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3719035ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc011070, obi_addr=0x24200c0, len=8, std=128, reps=8
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc011070, obi_addr=0x34200c0, len=8, std=128, reps=8
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc011070, obi_addr=0x14200c0, len=8, std=128, reps=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3720575ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3720575ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 3720810ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3721840ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3721840ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=1, axi_addr=0xcc016858, obi_addr=0x2720160, len=8, std=128, reps=12
# [mhartid 55] iDMA 2D with parameter: dir=1, axi_addr=0xcc017458, obi_addr=0x3720160, len=8, std=128, reps=12
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 3722075ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c58, obi_addr=0x1720160, len=8, std=128, reps=12
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3722410ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3722410ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3722755ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3723665ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3723665ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3723995ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc011070, obi_addr=0x1c200c0, len=8, std=128, reps=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3724715ns
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc011070, obi_addr=0x2c200c0, len=8, std=128, reps=8
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc011070, obi_addr=0x3c200c0, len=8, std=128, reps=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3725375ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3725375ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3725970ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=1, axi_addr=0xcc016258, obi_addr=0x1f20160, len=8, std=128, reps=12
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3726640ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3726640ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3726735ns
# [mhartid 47] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e58, obi_addr=0x2f20160, len=8, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a58, obi_addr=0x3f20160, len=8, std=128, reps=12
# [mhartid 35] LAST TIMESLOT
# [mhartid 51] LAST TIMESLOT
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3727430ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3727430ns
# [mhartid 19] LAST TIMESLOT
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3727985ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3728680ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3728680ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [mhartid 4] RedMulE with parameter: x=0x420000, w=0x4200c0, y=0x420100, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 3731525ns
# [mhartid 27] LAST TIMESLOT
# [mhartid 43] LAST TIMESLOT
# [mhartid 59] LAST TIMESLOT
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 3732745ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 3] iDMA 1D with parameter: dir=0, axi_addr=0x220160, obi_addr=0x320160, len=96
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 3735680ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 3737265ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 12] RedMulE with parameter: x=0xc20000, w=0xc200c0, y=0xc20100, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 3738195ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 3739415ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0xa20160, obi_addr=0xb20160, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 3742230ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 3743810ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x620100, obi_addr=0x720100, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3756825ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3758405ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xe20100, obi_addr=0xf20100, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3763555ns
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x2320100, obi_addr=0x2420100, len=96
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x3320100, obi_addr=0x3420100, len=96
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0x1320100, obi_addr=0x1420100, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3765000ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3765000ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3765170ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 3765255ns
# [mhartid 37] RedMulE with parameter: x=0x2520000, w=0x25200c0, y=0x2520160, m=12, n=8, k=4
# [mhartid 53] RedMulE with parameter: x=0x3520000, w=0x35200c0, y=0x3520160, m=12, n=8, k=4
# [mhartid 21] RedMulE with parameter: x=0x1520000, w=0x15200c0, y=0x1520160, m=12, n=8, k=4
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3766620ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3766620ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3766650ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3766650ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc011868, obi_addr=0x6200c0, len=8, std=128, reps=8
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3766755ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 3766875ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 3767180ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3767840ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3767840ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3767975ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 3768755ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1b20100, obi_addr=0x1c20100, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3769195ns
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2b20100, obi_addr=0x2c20100, len=96
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3b20100, obi_addr=0x3c20100, len=96
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3769880ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3769880ns
# [mhartid 29] RedMulE with parameter: x=0x1d20000, w=0x1d200c0, y=0x1d20160, m=12, n=8, k=4
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3770815ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3770870ns
# [mhartid 45] RedMulE with parameter: x=0x2d20000, w=0x2d200c0, y=0x2d20160, m=12, n=8, k=4
# [mhartid 61] RedMulE with parameter: x=0x3d20000, w=0x3d200c0, y=0x3d20160, m=12, n=8, k=4
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3771480ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3771480ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3771560ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3771560ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3772090ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3772780ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3772780ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc011868, obi_addr=0xe200c0, len=8, std=128, reps=8
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3773865ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3775440ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c78, obi_addr=0x23200c0, len=8, std=128, reps=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c78, obi_addr=0x33200c0, len=8, std=128, reps=8
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c78, obi_addr=0x13200c0, len=8, std=128, reps=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3777795ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3777795ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 3777960ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 3778890ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3778890ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 3779055ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c78, obi_addr=0x1b200c0, len=8, std=128, reps=8
# [mhartid 3] RedMulE with parameter: x=0x320000, w=0x3200c0, y=0x320160, m=12, n=8, k=4
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 3781900ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 3782090ns
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c78, obi_addr=0x2b200c0, len=8, std=128, reps=8
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c78, obi_addr=0x3b200c0, len=8, std=128, reps=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3782565ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3782565ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 3782995ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 3783310ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3783660ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3783660ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c60, obi_addr=0x27200c0, len=8, std=128, reps=8
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c60, obi_addr=0x37200c0, len=8, std=128, reps=8
# [mhartid 11] RedMulE with parameter: x=0xb20000, w=0xb200c0, y=0xb20160, m=12, n=8, k=4
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c60, obi_addr=0x17200c0, len=8, std=128, reps=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3788635ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3788635ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 3788725ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3788895ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 3789945ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3790370ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3790370ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3790630ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c60, obi_addr=0x1f200c0, len=8, std=128, reps=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3792985ns
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c60, obi_addr=0x2f200c0, len=8, std=128, reps=8
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c60, obi_addr=0x3f200c0, len=8, std=128, reps=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3793650ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3793650ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3794720ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3795385ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3795385ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 7] RedMulE with parameter: x=0x720000, w=0x7200c0, y=0x720100, m=12, n=8, k=4
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3814890ns
# [mhartid 36] RedMulE with parameter: x=0x2420000, w=0x24200c0, y=0x2420100, m=12, n=8, k=4
# [mhartid 52] RedMulE with parameter: x=0x3420000, w=0x34200c0, y=0x3420100, m=12, n=8, k=4
# [mhartid 20] RedMulE with parameter: x=0x1420000, w=0x14200c0, y=0x1420100, m=12, n=8, k=4
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x520160, obi_addr=0x620160, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3816110ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3816345ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3816345ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 3816500ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 3816590ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3817565ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3817565ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 3817720ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 3818175ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x2220160, obi_addr=0x2320160, len=96
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x3220160, obi_addr=0x3320160, len=96
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0x1220160, obi_addr=0x1320160, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3819155ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3819155ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 3819340ns
# [mhartid 28] RedMulE with parameter: x=0x1c20000, w=0x1c200c0, y=0x1c20100, m=12, n=8, k=4
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3820570ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 3820735ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3820735ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 44] RedMulE with parameter: x=0x2c20000, w=0x2c200c0, y=0x2c20100, m=12, n=8, k=4
# [mhartid 60] RedMulE with parameter: x=0x3c20000, w=0x3c200c0, y=0x3c20100, m=12, n=8, k=4
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 3820925ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 15] RedMulE with parameter: x=0xf20000, w=0xf200c0, y=0xf20100, m=12, n=8, k=4
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3821235ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3821235ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3821745ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3821790ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3822455ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3822455ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xd20160, obi_addr=0xe20160, len=96
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1a20160, obi_addr=0x1b20160, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3822965ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3823325ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 3823325ns
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2a20160, obi_addr=0x2b20160, len=96
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3a20160, obi_addr=0x3b20160, len=96
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3823990ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3823990ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3824905ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 3824905ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3825570ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3825570ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc011470, obi_addr=0x5200c0, len=8, std=128, reps=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 3826240ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 3827655ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc011470, obi_addr=0xd200c0, len=8, std=128, reps=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 3832970ns
# [mhartid 4] LAST TIMESLOT
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 3834385ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 12] LAST TIMESLOT
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x2620100, obi_addr=0x2720100, len=96
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x3620100, obi_addr=0x3720100, len=96
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0x1620100, obi_addr=0x1720100, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3842690ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3842690ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3842935ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3844280ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3844280ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3844525ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1e20100, obi_addr=0x1f20100, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3847115ns
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2e20100, obi_addr=0x2f20100, len=96
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3e20100, obi_addr=0x3f20100, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3847780ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3847780ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3848695ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3849360ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3849360ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc011868, obi_addr=0x26200c0, len=8, std=128, reps=8
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc011868, obi_addr=0x36200c0, len=8, std=128, reps=8
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc011868, obi_addr=0x16200c0, len=8, std=128, reps=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3852325ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3852325ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3852525ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3853920ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3853920ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3854110ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc011868, obi_addr=0x1e200c0, len=8, std=128, reps=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3856665ns
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc011868, obi_addr=0x2e200c0, len=8, std=128, reps=8
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc011868, obi_addr=0x3e200c0, len=8, std=128, reps=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3857330ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3857330ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3858240ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3858905ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3858905ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 35] RedMulE with parameter: x=0x2320000, w=0x23200c0, y=0x2320160, m=12, n=8, k=4
# [mhartid 51] RedMulE with parameter: x=0x3320000, w=0x33200c0, y=0x3320160, m=12, n=8, k=4
# [mhartid 19] RedMulE with parameter: x=0x1320000, w=0x13200c0, y=0x1320160, m=12, n=8, k=4
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3867435ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3867435ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 3867615ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 3868655ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3868655ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 3868835ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620000, w=0x6200c0, y=0x620160, m=12, n=8, k=4
# [mhartid 27] RedMulE with parameter: x=0x1b20000, w=0x1b200c0, y=0x1b20160, m=12, n=8, k=4
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 3871725ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 3871750ns
# [mhartid 43] RedMulE with parameter: x=0x2b20000, w=0x2b200c0, y=0x2b20160, m=12, n=8, k=4
# [mhartid 59] RedMulE with parameter: x=0x3b20000, w=0x3b200c0, y=0x3b20160, m=12, n=8, k=4
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x420100, obi_addr=0x520100, len=96
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3872390ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3872390ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 3872555ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 3872945ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 3872970ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3873610ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3873610ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 3874170ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20000, w=0xe200c0, y=0xe20160, m=12, n=8, k=4
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3878560ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0xc20100, obi_addr=0xd20100, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 3879365ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3879780ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=1, axi_addr=0xcc015060, obi_addr=0x720100, len=8, std=128, reps=12
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 3880970ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3881245ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3882495ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc011078, obi_addr=0x4200c0, len=8, std=128, reps=8
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 3887360ns
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc015660, obi_addr=0xf20100, len=8, std=128, reps=12
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3888120ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 3888620ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3889370ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc011078, obi_addr=0xc200c0, len=8, std=128, reps=8
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 3894035ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 3895290ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 39] RedMulE with parameter: x=0x2720000, w=0x27200c0, y=0x2720100, m=12, n=8, k=4
# [mhartid 55] RedMulE with parameter: x=0x3720000, w=0x37200c0, y=0x3720100, m=12, n=8, k=4
# [mhartid 23] RedMulE with parameter: x=0x1720000, w=0x17200c0, y=0x1720100, m=12, n=8, k=4
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x2520160, obi_addr=0x2620160, len=96
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x3520160, obi_addr=0x3620160, len=96
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0x1520160, obi_addr=0x1620160, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3902850ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3902850ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3903085ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3903110ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3903110ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3903310ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3904070ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3904070ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3904305ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3904690ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3904690ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3904915ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 31] RedMulE with parameter: x=0x1f20000, w=0x1f200c0, y=0x1f20100, m=12, n=8, k=4
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1d20160, obi_addr=0x1e20160, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3907385ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3907510ns
# [mhartid 47] RedMulE with parameter: x=0x2f20000, w=0x2f200c0, y=0x2f20100, m=12, n=8, k=4
# [mhartid 63] RedMulE with parameter: x=0x3f20000, w=0x3f200c0, y=0x3f20100, m=12, n=8, k=4
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2d20160, obi_addr=0x2e20160, len=96
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3d20160, obi_addr=0x3e20160, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3908050ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3908050ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3908175ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3908175ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3908605ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3909115ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3909270ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3909270ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3909780ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3909780ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc011470, obi_addr=0x25200c0, len=8, std=128, reps=8
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc011470, obi_addr=0x35200c0, len=8, std=128, reps=8
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc011470, obi_addr=0x15200c0, len=8, std=128, reps=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3912075ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3912075ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3912240ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3913490ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3913490ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3913665ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc011470, obi_addr=0x1d200c0, len=8, std=128, reps=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3916450ns
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc011470, obi_addr=0x2d200c0, len=8, std=128, reps=8
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc011470, obi_addr=0x3d200c0, len=8, std=128, reps=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3917115ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3917115ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3917870ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3918535ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3918535ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [mhartid 36] LAST TIMESLOT
# [mhartid 52] LAST TIMESLOT
# [mhartid 20] LAST TIMESLOT
# [mhartid 28] LAST TIMESLOT
# [mhartid 5] RedMulE with parameter: x=0x520000, w=0x5200c0, y=0x520100, m=12, n=8, k=4
# [mhartid 44] LAST TIMESLOT
# [mhartid 60] LAST TIMESLOT
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 3924790ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 3926010ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x320160, obi_addr=0x420160, len=96
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 3930690ns
# [mhartid 13] RedMulE with parameter: x=0xd20000, w=0xd200c0, y=0xd20100, m=12, n=8, k=4
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 3931710ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 3932270ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 3932930ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0xb20160, obi_addr=0xc20160, len=96
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 3937420ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 3939000ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c68, obi_addr=0x7200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3946695ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3948430ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c68, obi_addr=0xf200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3953600ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3955335ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x2420100, obi_addr=0x2520100, len=96
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x3420100, obi_addr=0x3520100, len=96
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0x1420100, obi_addr=0x1520100, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3959725ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3959725ns
# [mhartid 38] RedMulE with parameter: x=0x2620000, w=0x26200c0, y=0x2620160, m=12, n=8, k=4
# [mhartid 54] RedMulE with parameter: x=0x3620000, w=0x36200c0, y=0x3620160, m=12, n=8, k=4
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3959860ns
# [mhartid 22] RedMulE with parameter: x=0x1620000, w=0x16200c0, y=0x1620160, m=12, n=8, k=4
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3960330ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3960330ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3960540ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3961380ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1650ns (330 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3961380ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1650ns (330 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3961485ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3961550ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3961550ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3961760ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1c20100, obi_addr=0x1d20100, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3964195ns
# [mhartid 30] RedMulE with parameter: x=0x1e20000, w=0x1e200c0, y=0x1e20160, m=12, n=8, k=4
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2c20100, obi_addr=0x2d20100, len=96
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3c20100, obi_addr=0x3d20100, len=96
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3964865ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3964865ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3964870ns
# [mhartid 46] RedMulE with parameter: x=0x2e20000, w=0x2e200c0, y=0x2e20160, m=12, n=8, k=4
# [mhartid 62] RedMulE with parameter: x=0x3e20000, w=0x3e200c0, y=0x3e20160, m=12, n=8, k=4
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3965535ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3965535ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3965830ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3966090ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3966500ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3966500ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3966755ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3966755ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=1, axi_addr=0xcc016860, obi_addr=0x2720100, len=8, std=128, reps=12
# [mhartid 55] iDMA 2D with parameter: dir=1, axi_addr=0xcc017460, obi_addr=0x3720100, len=8, std=128, reps=12
# [mhartid 23] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c60, obi_addr=0x1720100, len=8, std=128, reps=12
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3969905ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3969905ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3970180ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3971155ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3971155ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3971420ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc011078, obi_addr=0x24200c0, len=8, std=128, reps=8
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc011078, obi_addr=0x34200c0, len=8, std=128, reps=8
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc011078, obi_addr=0x14200c0, len=8, std=128, reps=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3973830ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3973830ns
# [mhartid 31] iDMA 2D with parameter: dir=1, axi_addr=0xcc016260, obi_addr=0x1f20100, len=8, std=128, reps=12
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 3973960ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3974460ns
# [mhartid 47] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e60, obi_addr=0x2f20100, len=8, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a60, obi_addr=0x3f20100, len=8, std=128, reps=12
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3975085ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3975085ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3975185ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3975185ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 3975215ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3975705ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3976430ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3976430ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc011078, obi_addr=0x1c200c0, len=8, std=128, reps=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3978225ns
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc011078, obi_addr=0x2c200c0, len=8, std=128, reps=8
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc011078, obi_addr=0x3c200c0, len=8, std=128, reps=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3978900ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3978900ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3979480ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [mhartid 4] RedMulE with parameter: x=0x420000, w=0x4200c0, y=0x420160, m=12, n=8, k=4
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 3980015ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3980160ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3980160ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 3981235ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 12] RedMulE with parameter: x=0xc20000, w=0xc200c0, y=0xc20160, m=12, n=8, k=4
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 3986835ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 3988055ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x620160, obi_addr=0x720160, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3999285ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 4000885ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xe20160, obi_addr=0xf20160, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 4006255ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 4007835ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc011870, obi_addr=0x6200c0, len=8, std=128, reps=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 4009660ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 4011235ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 37] RedMulE with parameter: x=0x2520000, w=0x25200c0, y=0x2520100, m=12, n=8, k=4
# [mhartid 53] RedMulE with parameter: x=0x3520000, w=0x35200c0, y=0x3520100, m=12, n=8, k=4
# [mhartid 21] RedMulE with parameter: x=0x1520000, w=0x15200c0, y=0x1520100, m=12, n=8, k=4
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 4014085ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 4014085ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 4014150ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 4015305ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 4015305ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 4015370ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc011870, obi_addr=0xe200c0, len=8, std=128, reps=8
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 4016610ns
# [mhartid 5] LAST TIMESLOT
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x2320160, obi_addr=0x2420160, len=96
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x3320160, obi_addr=0x3420160, len=96
# [mhartid 29] RedMulE with parameter: x=0x1d20000, w=0x1d200c0, y=0x1d20100, m=12, n=8, k=4
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0x1320160, obi_addr=0x1420160, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 4018185ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 4018415ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 4018415ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 4018560ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 4018575ns
# [mhartid 45] RedMulE with parameter: x=0x2d20000, w=0x2d200c0, y=0x2d20100, m=12, n=8, k=4
# [mhartid 61] RedMulE with parameter: x=0x3d20000, w=0x3d200c0, y=0x3d20100, m=12, n=8, k=4
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 4019280ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 4019280ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 4019780ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 4019995ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 4019995ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 4020160ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 4020500ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 4020500ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1b20160, obi_addr=0x1c20160, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 4022875ns
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2b20160, obi_addr=0x2c20160, len=96
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3b20160, obi_addr=0x3c20160, len=96
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 4023595ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 4023595ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 4024455ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 13] LAST TIMESLOT
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 4025175ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 4025175ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c68, obi_addr=0x27200c0, len=8, std=128, reps=8
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c68, obi_addr=0x37200c0, len=8, std=128, reps=8
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c68, obi_addr=0x17200c0, len=8, std=128, reps=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 4036095ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4036095ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 4036320ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 4037830ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4037830ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 4038055ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c68, obi_addr=0x1f200c0, len=8, std=128, reps=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 4040695ns
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c68, obi_addr=0x2f200c0, len=8, std=128, reps=8
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c68, obi_addr=0x3f200c0, len=8, std=128, reps=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4041415ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4041415ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 4042430ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4043150ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4043150ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 7] RedMulE with parameter: x=0x720000, w=0x7200c0, y=0x720160, m=12, n=8, k=4
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 4057385ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 4058605ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x520100, obi_addr=0x620100, len=96
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 4059125ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 4060755ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [mhartid 15] RedMulE with parameter: x=0xf20000, w=0xf200c0, y=0xf20160, m=12, n=8, k=4
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 4064425ns
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xd20100, obi_addr=0xe20100, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 4065645ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 4066105ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 4067730ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420000, w=0x24200c0, y=0x2420160, m=12, n=8, k=4
# [mhartid 52] RedMulE with parameter: x=0x3420000, w=0x34200c0, y=0x3420160, m=12, n=8, k=4
# [mhartid 20] RedMulE with parameter: x=0x1420000, w=0x14200c0, y=0x1420160, m=12, n=8, k=4
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 4069640ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 4069640ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 4069805ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 4070860ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 4070860ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 4071025ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 28] RedMulE with parameter: x=0x1c20000, w=0x1c200c0, y=0x1c20160, m=12, n=8, k=4
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 4074225ns
# [mhartid 44] RedMulE with parameter: x=0x2c20000, w=0x2c200c0, y=0x2c20160, m=12, n=8, k=4
# [mhartid 60] RedMulE with parameter: x=0x3c20000, w=0x3c200c0, y=0x3c20160, m=12, n=8, k=4
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc011478, obi_addr=0x5200c0, len=8, std=128, reps=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 4074945ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 4074945ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 4075165ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 4075445ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 4076165ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 4076165ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 4076585ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1415ns (283 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc011478, obi_addr=0xd200c0, len=8, std=128, reps=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 4082145ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 4083560ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x2620160, obi_addr=0x2720160, len=96
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x3620160, obi_addr=0x3720160, len=96
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0x1620160, obi_addr=0x1720160, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 4090070ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4090070ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 4090280ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 4091650ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4091650ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 4091880ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1e20160, obi_addr=0x1f20160, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 4094740ns
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2e20160, obi_addr=0x2f20160, len=96
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3e20160, obi_addr=0x3f20160, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4095460ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4095460ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 4096330ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4097050ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4097050ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc011870, obi_addr=0x26200c0, len=8, std=128, reps=8
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc011870, obi_addr=0x36200c0, len=8, std=128, reps=8
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc011870, obi_addr=0x16200c0, len=8, std=128, reps=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 4099735ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 4099735ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 4099965ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 4101310ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 4101310ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 4101540ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc011870, obi_addr=0x1e200c0, len=8, std=128, reps=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 4104375ns
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc011870, obi_addr=0x2e200c0, len=8, std=128, reps=8
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc011870, obi_addr=0x3e200c0, len=8, std=128, reps=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 4105095ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4105095ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 4105950ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 4106670ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 4106670ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 37] LAST TIMESLOT
# [mhartid 53] LAST TIMESLOT
# [mhartid 21] LAST TIMESLOT
# [mhartid 29] LAST TIMESLOT
# [mhartid 45] LAST TIMESLOT
# [mhartid 61] LAST TIMESLOT
# [mhartid 6] RedMulE with parameter: x=0x620000, w=0x6200c0, y=0x620100, m=12, n=8, k=4
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 4114305ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 4115525ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20000, w=0xe200c0, y=0xe20100, m=12, n=8, k=4
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x420160, obi_addr=0x520160, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 4121355ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 4121665ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 4122575ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=1, axi_addr=0xcc015068, obi_addr=0x720160, len=8, std=128, reps=12
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 4123245ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 4123750ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 4124990ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0xc20160, obi_addr=0xd20160, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 4128710ns
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc015668, obi_addr=0xf20160, len=8, std=128, reps=12
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 4130290ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 4130825ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 4132065ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 39] RedMulE with parameter: x=0x2720000, w=0x27200c0, y=0x2720160, m=12, n=8, k=4
# [mhartid 55] RedMulE with parameter: x=0x3720000, w=0x37200c0, y=0x3720160, m=12, n=8, k=4
# [mhartid 23] RedMulE with parameter: x=0x1720000, w=0x17200c0, y=0x1720160, m=12, n=8, k=4
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x2520100, obi_addr=0x2620100, len=96
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x3520100, obi_addr=0x3620100, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 4150245ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4150245ns
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0x1520100, obi_addr=0x1620100, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 4150475ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 4150535ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 4150535ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 4150765ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 4151465ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4151465ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 4151695ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 4152150ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 4152150ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 4152380ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 31] RedMulE with parameter: x=0x1f20000, w=0x1f200c0, y=0x1f20160, m=12, n=8, k=4
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1d20100, obi_addr=0x1e20100, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 4155025ns
# [mhartid 47] RedMulE with parameter: x=0x2f20000, w=0x2f200c0, y=0x2f20160, m=12, n=8, k=4
# [mhartid 63] RedMulE with parameter: x=0x3f20000, w=0x3f200c0, y=0x3f20160, m=12, n=8, k=4
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 4155245ns
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2d20100, obi_addr=0x2e20100, len=96
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3d20100, obi_addr=0x3e20100, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4155745ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4155745ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 4155965ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4155965ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 4156245ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 4156840ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4156965ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4156965ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 4157560ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 4157560ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc011478, obi_addr=0x25200c0, len=8, std=128, reps=8
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc011478, obi_addr=0x35200c0, len=8, std=128, reps=8
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc011478, obi_addr=0x15200c0, len=8, std=128, reps=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 4165900ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 4165900ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 4166130ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 4167315ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 4167315ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 4167545ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc011478, obi_addr=0x1d200c0, len=8, std=128, reps=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 4170580ns
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc011478, obi_addr=0x2d200c0, len=8, std=128, reps=8
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc011478, obi_addr=0x3d200c0, len=8, std=128, reps=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 4171300ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 4171300ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 4171995ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 4172715ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 4172715ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1410ns (282 clock cycles)
# [mhartid 5] RedMulE with parameter: x=0x520000, w=0x5200c0, y=0x520160, m=12, n=8, k=4
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 4173895ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 4175115ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 13] RedMulE with parameter: x=0xd20000, w=0xd200c0, y=0xd20160, m=12, n=8, k=4
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 4181020ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 4182240ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c70, obi_addr=0x7200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 4189155ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 4190890ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c70, obi_addr=0xf200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 4196260ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 4197995ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 6] LAST TIMESLOT
# [mhartid 14] LAST TIMESLOT
# [mhartid 38] RedMulE with parameter: x=0x2620000, w=0x26200c0, y=0x2620100, m=12, n=8, k=4
# [mhartid 54] RedMulE with parameter: x=0x3620000, w=0x36200c0, y=0x3620100, m=12, n=8, k=4
# [mhartid 22] RedMulE with parameter: x=0x1620000, w=0x16200c0, y=0x1620100, m=12, n=8, k=4
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 4207750ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 4207750ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 4207975ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 4208970ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 4208970ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 4209195ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 30] RedMulE with parameter: x=0x1e20000, w=0x1e200c0, y=0x1e20100, m=12, n=8, k=4
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 4212545ns
# [mhartid 46] RedMulE with parameter: x=0x2e20000, w=0x2e200c0, y=0x2e20100, m=12, n=8, k=4
# [mhartid 62] RedMulE with parameter: x=0x3e20000, w=0x3e200c0, y=0x3e20100, m=12, n=8, k=4
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 4213260ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4213260ns
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x2420160, obi_addr=0x2520160, len=96
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x3420160, obi_addr=0x3520160, len=96
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0x1420160, obi_addr=0x1520160, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 4213725ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 4213725ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 4213765ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 4213955ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 4214480ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 4214480ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 4215305ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 4215305ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 4215535ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=1, axi_addr=0xcc016868, obi_addr=0x2720160, len=8, std=128, reps=12
# [mhartid 55] iDMA 2D with parameter: dir=1, axi_addr=0xcc017468, obi_addr=0x3720160, len=8, std=128, reps=12
# [mhartid 23] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c68, obi_addr=0x1720160, len=8, std=128, reps=12
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 4217330ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4217330ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 4217585ns
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1c20160, obi_addr=0x1d20160, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 4218495ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 4218570ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4218570ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2c20160, obi_addr=0x2d20160, len=96
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3c20160, obi_addr=0x3d20160, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 4218825ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 4219220ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 4219220ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 4220075ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 4220800ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 4220800ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=1, axi_addr=0xcc016268, obi_addr=0x1f20160, len=8, std=128, reps=12
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 4222125ns
# [mhartid 47] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e68, obi_addr=0x2f20160, len=8, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a68, obi_addr=0x3f20160, len=8, std=128, reps=12
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4222875ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4222875ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 4223365ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4224115ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4224115ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x620100, obi_addr=0x720100, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 4241775ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 4243385ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xe20100, obi_addr=0xf20100, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 4248930ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 4250550ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc011878, obi_addr=0x6200c0, len=8, std=128, reps=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 4259230ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 4260805ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc011878, obi_addr=0xe200c0, len=8, std=128, reps=8
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 4266355ns
# [mhartid 37] RedMulE with parameter: x=0x2520000, w=0x25200c0, y=0x2520160, m=12, n=8, k=4
# [mhartid 53] RedMulE with parameter: x=0x3520000, w=0x35200c0, y=0x3520160, m=12, n=8, k=4
# [mhartid 21] RedMulE with parameter: x=0x1520000, w=0x15200c0, y=0x1520160, m=12, n=8, k=4
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 4267915ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 4267915ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 4267930ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 4268150ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 4269135ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 4269135ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 4269370ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 29] RedMulE with parameter: x=0x1d20000, w=0x1d200c0, y=0x1d20160, m=12, n=8, k=4
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 4272805ns
# [mhartid 45] RedMulE with parameter: x=0x2d20000, w=0x2d200c0, y=0x2d20160, m=12, n=8, k=4
# [mhartid 61] RedMulE with parameter: x=0x3d20000, w=0x3d200c0, y=0x3d20160, m=12, n=8, k=4
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 4273535ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 4273535ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 4274025ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 4274755ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 4274755ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c70, obi_addr=0x27200c0, len=8, std=128, reps=8
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c70, obi_addr=0x37200c0, len=8, std=128, reps=8
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c70, obi_addr=0x17200c0, len=8, std=128, reps=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 4283420ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4283420ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 4283685ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 4285155ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4285155ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 4285420ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c70, obi_addr=0x1f200c0, len=8, std=128, reps=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 4288260ns
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c70, obi_addr=0x2f200c0, len=8, std=128, reps=8
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c70, obi_addr=0x3f200c0, len=8, std=128, reps=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4289020ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4289020ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 4289995ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4290755ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4290755ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 38] LAST TIMESLOT
# [mhartid 54] LAST TIMESLOT
# [mhartid 22] LAST TIMESLOT
# [mhartid 30] LAST TIMESLOT
# [mhartid 46] LAST TIMESLOT
# [mhartid 62] LAST TIMESLOT
# [mhartid 7] RedMulE with parameter: x=0x720000, w=0x7200c0, y=0x720100, m=12, n=8, k=4
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 4299855ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 4301075ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 15] RedMulE with parameter: x=0xf20000, w=0xf200c0, y=0xf20100, m=12, n=8, k=4
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 4307100ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 4308320ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x520160, obi_addr=0x620160, len=96
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 4308925ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 4310510ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xd20160, obi_addr=0xe20160, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 4316115ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 4317695ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x2620100, obi_addr=0x2720100, len=96
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x3620100, obi_addr=0x3720100, len=96
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0x1620100, obi_addr=0x1720100, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 4337445ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4337445ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 4337710ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 4339065ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4339065ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 4339330ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1e20100, obi_addr=0x1f20100, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 4342350ns
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2e20100, obi_addr=0x2f20100, len=96
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3e20100, obi_addr=0x3f20100, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4343110ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4343110ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 4343940ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4344700ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4344700ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc011878, obi_addr=0x26200c0, len=8, std=128, reps=8
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc011878, obi_addr=0x36200c0, len=8, std=128, reps=8
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc011878, obi_addr=0x16200c0, len=8, std=128, reps=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 4354165ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 4354165ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 4354430ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 4355740ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 4355740ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 4356005ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc011878, obi_addr=0x1e200c0, len=8, std=128, reps=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 4359040ns
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc011878, obi_addr=0x2e200c0, len=8, std=128, reps=8
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc011878, obi_addr=0x3e200c0, len=8, std=128, reps=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 4359800ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4359800ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 4360615ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 4361375ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 4361375ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620000, w=0x6200c0, y=0x620160, m=12, n=8, k=4
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 4364080ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 4365300ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=1, axi_addr=0xcc015070, obi_addr=0x720100, len=8, std=128, reps=12
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 4366170ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 4367410ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20000, w=0xe200c0, y=0xe20160, m=12, n=8, k=4
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 4371355ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 4372575ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc015670, obi_addr=0xf20100, len=8, std=128, reps=12
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 4373440ns
# [mhartid 7] LAST TIMESLOT
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 4374680ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 15] LAST TIMESLOT
# [mhartid 39] RedMulE with parameter: x=0x2720000, w=0x27200c0, y=0x2720100, m=12, n=8, k=4
# [mhartid 55] RedMulE with parameter: x=0x3720000, w=0x37200c0, y=0x3720100, m=12, n=8, k=4
# [mhartid 23] RedMulE with parameter: x=0x1720000, w=0x17200c0, y=0x1720100, m=12, n=8, k=4
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 4397615ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4397615ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 4397880ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 4398835ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4398835ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 4399100ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 31] RedMulE with parameter: x=0x1f20000, w=0x1f200c0, y=0x1f20100, m=12, n=8, k=4
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 4402615ns
# [mhartid 47] RedMulE with parameter: x=0x2f20000, w=0x2f200c0, y=0x2f20100, m=12, n=8, k=4
# [mhartid 63] RedMulE with parameter: x=0x3f20000, w=0x3f200c0, y=0x3f20100, m=12, n=8, k=4
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4403375ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4403375ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 4403835ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4404595ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4404595ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x2520160, obi_addr=0x2620160, len=96
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x3520160, obi_addr=0x3620160, len=96
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0x1520160, obi_addr=0x1620160, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 4405215ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 4405215ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 4405480ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 4406800ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 4406800ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 4407065ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1d20160, obi_addr=0x1e20160, len=96
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 4410175ns
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2d20160, obi_addr=0x2e20160, len=96
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3d20160, obi_addr=0x3e20160, len=96
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 4410935ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4410935ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 4411755ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 4412515ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 4412515ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c78, obi_addr=0x7200c0, len=8, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 4439345ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 4441080ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c78, obi_addr=0xf200c0, len=8, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 4446640ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 4448375ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 38] RedMulE with parameter: x=0x2620000, w=0x26200c0, y=0x2620160, m=12, n=8, k=4
# [mhartid 54] RedMulE with parameter: x=0x3620000, w=0x36200c0, y=0x3620160, m=12, n=8, k=4
# [mhartid 22] RedMulE with parameter: x=0x1620000, w=0x16200c0, y=0x1620160, m=12, n=8, k=4
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 4462400ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 4462400ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 4462665ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 4463620ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 4463620ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 4463885ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=1, axi_addr=0xcc016870, obi_addr=0x2720100, len=8, std=128, reps=12
# [mhartid 55] iDMA 2D with parameter: dir=1, axi_addr=0xcc017470, obi_addr=0x3720100, len=8, std=128, reps=12
# [mhartid 23] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c70, obi_addr=0x1720100, len=8, std=128, reps=12
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 4464635ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4464635ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 4464935ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 4465875ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4465875ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 4466175ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 30] RedMulE with parameter: x=0x1e20000, w=0x1e200c0, y=0x1e20160, m=12, n=8, k=4
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 4467470ns
# [mhartid 46] RedMulE with parameter: x=0x2e20000, w=0x2e200c0, y=0x2e20160, m=12, n=8, k=4
# [mhartid 62] RedMulE with parameter: x=0x3e20000, w=0x3e200c0, y=0x3e20160, m=12, n=8, k=4
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 4468240ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4468240ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 4468690ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=1, axi_addr=0xcc016270, obi_addr=0x1f20100, len=8, std=128, reps=12
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 4469460ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 4469460ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 4469665ns
# [mhartid 47] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e70, obi_addr=0x2f20100, len=8, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a70, obi_addr=0x3f20100, len=8, std=128, reps=12
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4470460ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4470460ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 4470905ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4471700ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4471700ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 39] LAST TIMESLOT
# [mhartid 55] LAST TIMESLOT
# [mhartid 23] LAST TIMESLOT
# [mhartid 31] LAST TIMESLOT
# [mhartid 47] LAST TIMESLOT
# [mhartid 63] LAST TIMESLOT
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x620160, obi_addr=0x720160, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 4492240ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 4493820ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xe20160, obi_addr=0xf20160, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 4499585ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 4501165ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c78, obi_addr=0x27200c0, len=8, std=128, reps=8
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c78, obi_addr=0x37200c0, len=8, std=128, reps=8
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c78, obi_addr=0x17200c0, len=8, std=128, reps=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 4538505ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4538505ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 4538805ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 4540240ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4540240ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 4540540ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c78, obi_addr=0x1f200c0, len=8, std=128, reps=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 4543575ns
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c78, obi_addr=0x2f200c0, len=8, std=128, reps=8
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c78, obi_addr=0x3f200c0, len=8, std=128, reps=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4544370ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4544370ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 4545310ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4546105ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4546105ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [mhartid 7] RedMulE with parameter: x=0x720000, w=0x7200c0, y=0x720160, m=12, n=8, k=4
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 4550305ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 4551525ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 15] RedMulE with parameter: x=0xf20000, w=0xf200c0, y=0xf20160, m=12, n=8, k=4
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 4557725ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 4558945ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x2620160, obi_addr=0x2720160, len=96
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x3620160, obi_addr=0x3720160, len=96
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0x1620160, obi_addr=0x1720160, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 4592790ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4592790ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 4593090ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 4594370ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4594370ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 4594670ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1e20160, obi_addr=0x1f20160, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 4597940ns
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2e20160, obi_addr=0x2f20160, len=96
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3e20160, obi_addr=0x3f20160, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4598735ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4598735ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 4599520ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4600315ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4600315ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=1, axi_addr=0xcc015078, obi_addr=0x720160, len=8, std=128, reps=12
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 4616625ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 4617865ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc015678, obi_addr=0xf20160, len=8, std=128, reps=12
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 4624070ns
# [mhartid 0] Tile 0 returned.
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 4625310ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 1] Tile 1 returned.
# [mhartid 2] Tile 2 returned.
# [mhartid 3] Tile 3 returned.
# [mhartid 4] Tile 4 returned.
# [mhartid 5] Tile 5 returned.
# [mhartid 6] Tile 6 returned.
# [mhartid 8] Tile 8 returned.
# [mhartid 9] Tile 9 returned.
# [mhartid 10] Tile 10 returned.
# [mhartid 11] Tile 11 returned.
# [mhartid 12] Tile 12 returned.
# [mhartid 13] Tile 13 returned.
# [mhartid 14] Tile 14 returned.
# [mhartid 39] RedMulE with parameter: x=0x2720000, w=0x27200c0, y=0x2720160, m=12, n=8, k=4
# [mhartid 55] RedMulE with parameter: x=0x3720000, w=0x37200c0, y=0x3720160, m=12, n=8, k=4
# [mhartid 23] RedMulE with parameter: x=0x1720000, w=0x17200c0, y=0x1720160, m=12, n=8, k=4
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 4652940ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4652940ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 4653240ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 4654160ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4654160ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 4654460ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 31] RedMulE with parameter: x=0x1f20000, w=0x1f200c0, y=0x1f20160, m=12, n=8, k=4
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 4658210ns
# [mhartid 47] RedMulE with parameter: x=0x2f20000, w=0x2f200c0, y=0x2f20160, m=12, n=8, k=4
# [mhartid 63] RedMulE with parameter: x=0x3f20000, w=0x3f200c0, y=0x3f20160, m=12, n=8, k=4
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4659005ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4659005ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 4659430ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4660225ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4660225ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1215ns (243 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=1, axi_addr=0xcc016878, obi_addr=0x2720160, len=8, std=128, reps=12
# [mhartid 55] iDMA 2D with parameter: dir=1, axi_addr=0xcc017478, obi_addr=0x3720160, len=8, std=128, reps=12
# [mhartid 23] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c78, obi_addr=0x1720160, len=8, std=128, reps=12
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 4719955ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4719955ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 4720295ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 4721195ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4721195ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 4721535ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=1, axi_addr=0xcc016278, obi_addr=0x1f20160, len=8, std=128, reps=12
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 4725265ns
# [mhartid 47] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e78, obi_addr=0x2f20160, len=8, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a78, obi_addr=0x3f20160, len=8, std=128, reps=12
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4726100ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4726100ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 4726505ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4727340ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4727340ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1235ns (247 clock cycles)
# [mhartid 32] Tile 32 returned.
# [mhartid 48] Tile 48 returned.
# [mhartid 16] Tile 16 returned.
# [mhartid 33] Tile 33 returned.
# [mhartid 49] Tile 49 returned.
# [mhartid 17] Tile 17 returned.
# [mhartid 34] Tile 34 returned.
# [mhartid 50] Tile 50 returned.
# [mhartid 18] Tile 18 returned.
# [mhartid 35] Tile 35 returned.
# [mhartid 51] Tile 51 returned.
# [mhartid 19] Tile 19 returned.
# [mhartid 36] Tile 36 returned.
# [mhartid 52] Tile 52 returned.
# [mhartid 20] Tile 20 returned.
# [mhartid 37] Tile 37 returned.
# [mhartid 53] Tile 53 returned.
# [mhartid 21] Tile 21 returned.
# [mhartid 38] Tile 38 returned.
# [mhartid 54] Tile 54 returned.
# [mhartid 22] Tile 22 returned.
# [mhartid 24] Tile 24 returned.
# [mhartid 25] Tile 25 returned.
# [mhartid 40] Tile 40 returned.
# [mhartid 56] Tile 56 returned.
# [mhartid 26] Tile 26 returned.
# [mhartid 41] Tile 41 returned.
# [mhartid 57] Tile 57 returned.
# [mhartid 27] Tile 27 returned.
# [mhartid 42] Tile 42 returned.
# [mhartid 58] Tile 58 returned.
# [mhartid 28] Tile 28 returned.
# [mhartid 43] Tile 43 returned.
# [mhartid 59] Tile 59 returned.
# [mhartid 29] Tile 29 returned.
# [mhartid 44] Tile 44 returned.
# [mhartid 60] Tile 60 returned.
# [mhartid 30] Tile 30 returned.
# [mhartid 45] Tile 45 returned.
# [mhartid 61] Tile 61 returned.
# [mhartid 46] Tile 46 returned.
# [mhartid 62] Tile 62 returned.
# [mhartid 7] Number of errors: 768
# [mhartid 15] Number of errors: 768
# [mhartid 7] Tile 7 returned.
# [mhartid 15] Tile 15 returned.
# [mhartid 39] Number of errors: 768
# [mhartid 55] Number of errors: 768
# [mhartid 23] Number of errors: 768
# [mhartid 31] Number of errors: 768
# [mhartid 47] Number of errors: 768
# [mhartid 63] Number of errors: 768
# [mhartid 39] Tile 39 returned.
# [mhartid 55] Tile 55 returned.
# [mhartid 23] Tile 23 returned.
# [mhartid 31] Tile 31 returned.
# [mhartid 47] Tile 47 returned.
# [mhartid 63] Tile 63 returned.
# SIMULATION FINISHED WITH EXIT CODE: b0008000800080008000800080008000b0008000800080008000800080008000b0008000800080008000800080008000b0008000800080008000800080008000b0008000800080008000800080008000b0008000800080008000800080008000b0008000800080008000800080008000b000800080008000800080008000800
# 
# ** Note: $finish    : /scratch/visachi/magia_sdk/profiling/MAGIA/target/sim/src/mesh/magia_tb.sv(51)
#    Time: 5142030 ns  Iteration: 0  Instance: /magia_tb
# End time: 23:17:25 on Sep 16,2025, Elapsed time: 5:30:11
# Errors: 0, Warnings: 64
make[1]: Leaving directory `/scratch/visachi/magia_sdk/profiling/MAGIA'
