
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mv_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004028a0 <.init>:
  4028a0:	stp	x29, x30, [sp, #-16]!
  4028a4:	mov	x29, sp
  4028a8:	bl	403150 <__fxstatat@plt+0x60>
  4028ac:	ldp	x29, x30, [sp], #16
  4028b0:	ret

Disassembly of section .plt:

00000000004028c0 <mbrtowc@plt-0x20>:
  4028c0:	stp	x16, x30, [sp, #-16]!
  4028c4:	adrp	x16, 431000 <__fxstatat@plt+0x2df10>
  4028c8:	ldr	x17, [x16, #4088]
  4028cc:	add	x16, x16, #0xff8
  4028d0:	br	x17
  4028d4:	nop
  4028d8:	nop
  4028dc:	nop

00000000004028e0 <mbrtowc@plt>:
  4028e0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  4028e4:	ldr	x17, [x16]
  4028e8:	add	x16, x16, #0x0
  4028ec:	br	x17

00000000004028f0 <memcpy@plt>:
  4028f0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  4028f4:	ldr	x17, [x16, #8]
  4028f8:	add	x16, x16, #0x8
  4028fc:	br	x17

0000000000402900 <memmove@plt>:
  402900:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402904:	ldr	x17, [x16, #16]
  402908:	add	x16, x16, #0x10
  40290c:	br	x17

0000000000402910 <_exit@plt>:
  402910:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402914:	ldr	x17, [x16, #24]
  402918:	add	x16, x16, #0x18
  40291c:	br	x17

0000000000402920 <strlen@plt>:
  402920:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402924:	ldr	x17, [x16, #32]
  402928:	add	x16, x16, #0x20
  40292c:	br	x17

0000000000402930 <fputs@plt>:
  402930:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402934:	ldr	x17, [x16, #40]
  402938:	add	x16, x16, #0x28
  40293c:	br	x17

0000000000402940 <acl_set_fd@plt>:
  402940:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402944:	ldr	x17, [x16, #48]
  402948:	add	x16, x16, #0x30
  40294c:	br	x17

0000000000402950 <exit@plt>:
  402950:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402954:	ldr	x17, [x16, #56]
  402958:	add	x16, x16, #0x38
  40295c:	br	x17

0000000000402960 <error@plt>:
  402960:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402964:	ldr	x17, [x16, #64]
  402968:	add	x16, x16, #0x40
  40296c:	br	x17

0000000000402970 <fchdir@plt>:
  402970:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402974:	ldr	x17, [x16, #72]
  402978:	add	x16, x16, #0x48
  40297c:	br	x17

0000000000402980 <rpmatch@plt>:
  402980:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402984:	ldr	x17, [x16, #80]
  402988:	add	x16, x16, #0x50
  40298c:	br	x17

0000000000402990 <acl_entries@plt>:
  402990:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402994:	ldr	x17, [x16, #88]
  402998:	add	x16, x16, #0x58
  40299c:	br	x17

00000000004029a0 <geteuid@plt>:
  4029a0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  4029a4:	ldr	x17, [x16, #96]
  4029a8:	add	x16, x16, #0x60
  4029ac:	br	x17

00000000004029b0 <__xmknod@plt>:
  4029b0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  4029b4:	ldr	x17, [x16, #104]
  4029b8:	add	x16, x16, #0x68
  4029bc:	br	x17

00000000004029c0 <linkat@plt>:
  4029c0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  4029c4:	ldr	x17, [x16, #112]
  4029c8:	add	x16, x16, #0x70
  4029cc:	br	x17

00000000004029d0 <readlink@plt>:
  4029d0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  4029d4:	ldr	x17, [x16, #120]
  4029d8:	add	x16, x16, #0x78
  4029dc:	br	x17

00000000004029e0 <ferror_unlocked@plt>:
  4029e0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  4029e4:	ldr	x17, [x16, #128]
  4029e8:	add	x16, x16, #0x80
  4029ec:	br	x17

00000000004029f0 <getuid@plt>:
  4029f0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  4029f4:	ldr	x17, [x16, #136]
  4029f8:	add	x16, x16, #0x88
  4029fc:	br	x17

0000000000402a00 <opendir@plt>:
  402a00:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402a04:	ldr	x17, [x16, #144]
  402a08:	add	x16, x16, #0x90
  402a0c:	br	x17

0000000000402a10 <__cxa_atexit@plt>:
  402a10:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402a14:	ldr	x17, [x16, #152]
  402a18:	add	x16, x16, #0x98
  402a1c:	br	x17

0000000000402a20 <unlinkat@plt>:
  402a20:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402a24:	ldr	x17, [x16, #160]
  402a28:	add	x16, x16, #0xa0
  402a2c:	br	x17

0000000000402a30 <clock_gettime@plt>:
  402a30:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402a34:	ldr	x17, [x16, #168]
  402a38:	add	x16, x16, #0xa8
  402a3c:	br	x17

0000000000402a40 <qsort@plt>:
  402a40:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402a44:	ldr	x17, [x16, #176]
  402a48:	add	x16, x16, #0xb0
  402a4c:	br	x17

0000000000402a50 <setvbuf@plt>:
  402a50:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402a54:	ldr	x17, [x16, #184]
  402a58:	add	x16, x16, #0xb8
  402a5c:	br	x17

0000000000402a60 <pathconf@plt>:
  402a60:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402a64:	ldr	x17, [x16, #192]
  402a68:	add	x16, x16, #0xc0
  402a6c:	br	x17

0000000000402a70 <euidaccess@plt>:
  402a70:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402a74:	ldr	x17, [x16, #200]
  402a78:	add	x16, x16, #0xc8
  402a7c:	br	x17

0000000000402a80 <lseek@plt>:
  402a80:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402a84:	ldr	x17, [x16, #208]
  402a88:	add	x16, x16, #0xd0
  402a8c:	br	x17

0000000000402a90 <mkfifo@plt>:
  402a90:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402a94:	ldr	x17, [x16, #216]
  402a98:	add	x16, x16, #0xd8
  402a9c:	br	x17

0000000000402aa0 <__fpending@plt>:
  402aa0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402aa4:	ldr	x17, [x16, #224]
  402aa8:	add	x16, x16, #0xe0
  402aac:	br	x17

0000000000402ab0 <stpcpy@plt>:
  402ab0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402ab4:	ldr	x17, [x16, #232]
  402ab8:	add	x16, x16, #0xe8
  402abc:	br	x17

0000000000402ac0 <fileno@plt>:
  402ac0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402ac4:	ldr	x17, [x16, #240]
  402ac8:	add	x16, x16, #0xf0
  402acc:	br	x17

0000000000402ad0 <putc_unlocked@plt>:
  402ad0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402ad4:	ldr	x17, [x16, #248]
  402ad8:	add	x16, x16, #0xf8
  402adc:	br	x17

0000000000402ae0 <acl_delete_def_file@plt>:
  402ae0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402ae4:	ldr	x17, [x16, #256]
  402ae8:	add	x16, x16, #0x100
  402aec:	br	x17

0000000000402af0 <fclose@plt>:
  402af0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402af4:	ldr	x17, [x16, #264]
  402af8:	add	x16, x16, #0x108
  402afc:	br	x17

0000000000402b00 <getpid@plt>:
  402b00:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402b04:	ldr	x17, [x16, #272]
  402b08:	add	x16, x16, #0x110
  402b0c:	br	x17

0000000000402b10 <nl_langinfo@plt>:
  402b10:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402b14:	ldr	x17, [x16, #280]
  402b18:	add	x16, x16, #0x118
  402b1c:	br	x17

0000000000402b20 <fopen@plt>:
  402b20:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402b24:	ldr	x17, [x16, #288]
  402b28:	add	x16, x16, #0x120
  402b2c:	br	x17

0000000000402b30 <malloc@plt>:
  402b30:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402b34:	ldr	x17, [x16, #296]
  402b38:	add	x16, x16, #0x128
  402b3c:	br	x17

0000000000402b40 <futimesat@plt>:
  402b40:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402b44:	ldr	x17, [x16, #304]
  402b48:	add	x16, x16, #0x130
  402b4c:	br	x17

0000000000402b50 <chmod@plt>:
  402b50:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402b54:	ldr	x17, [x16, #312]
  402b58:	add	x16, x16, #0x138
  402b5c:	br	x17

0000000000402b60 <open@plt>:
  402b60:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402b64:	ldr	x17, [x16, #320]
  402b68:	add	x16, x16, #0x140
  402b6c:	br	x17

0000000000402b70 <getppid@plt>:
  402b70:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402b74:	ldr	x17, [x16, #328]
  402b78:	add	x16, x16, #0x148
  402b7c:	br	x17

0000000000402b80 <futimens@plt>:
  402b80:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402b84:	ldr	x17, [x16, #336]
  402b88:	add	x16, x16, #0x150
  402b8c:	br	x17

0000000000402b90 <strncmp@plt>:
  402b90:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402b94:	ldr	x17, [x16, #344]
  402b98:	add	x16, x16, #0x158
  402b9c:	br	x17

0000000000402ba0 <bindtextdomain@plt>:
  402ba0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402ba4:	ldr	x17, [x16, #352]
  402ba8:	add	x16, x16, #0x160
  402bac:	br	x17

0000000000402bb0 <__libc_start_main@plt>:
  402bb0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402bb4:	ldr	x17, [x16, #360]
  402bb8:	add	x16, x16, #0x168
  402bbc:	br	x17

0000000000402bc0 <acl_get_tag_type@plt>:
  402bc0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402bc4:	ldr	x17, [x16, #368]
  402bc8:	add	x16, x16, #0x170
  402bcc:	br	x17

0000000000402bd0 <fstatfs@plt>:
  402bd0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402bd4:	ldr	x17, [x16, #376]
  402bd8:	add	x16, x16, #0x178
  402bdc:	br	x17

0000000000402be0 <memset@plt>:
  402be0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402be4:	ldr	x17, [x16, #384]
  402be8:	add	x16, x16, #0x180
  402bec:	br	x17

0000000000402bf0 <fdopen@plt>:
  402bf0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402bf4:	ldr	x17, [x16, #392]
  402bf8:	add	x16, x16, #0x188
  402bfc:	br	x17

0000000000402c00 <gettimeofday@plt>:
  402c00:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402c04:	ldr	x17, [x16, #400]
  402c08:	add	x16, x16, #0x190
  402c0c:	br	x17

0000000000402c10 <fchmod@plt>:
  402c10:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402c14:	ldr	x17, [x16, #408]
  402c18:	add	x16, x16, #0x198
  402c1c:	br	x17

0000000000402c20 <putchar_unlocked@plt>:
  402c20:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402c24:	ldr	x17, [x16, #416]
  402c28:	add	x16, x16, #0x1a0
  402c2c:	br	x17

0000000000402c30 <calloc@plt>:
  402c30:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402c34:	ldr	x17, [x16, #424]
  402c38:	add	x16, x16, #0x1a8
  402c3c:	br	x17

0000000000402c40 <readdir@plt>:
  402c40:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402c44:	ldr	x17, [x16, #432]
  402c48:	add	x16, x16, #0x1b0
  402c4c:	br	x17

0000000000402c50 <realloc@plt>:
  402c50:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402c54:	ldr	x17, [x16, #440]
  402c58:	add	x16, x16, #0x1b8
  402c5c:	br	x17

0000000000402c60 <acl_set_file@plt>:
  402c60:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402c64:	ldr	x17, [x16, #448]
  402c68:	add	x16, x16, #0x1c0
  402c6c:	br	x17

0000000000402c70 <getpagesize@plt>:
  402c70:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402c74:	ldr	x17, [x16, #456]
  402c78:	add	x16, x16, #0x1c8
  402c7c:	br	x17

0000000000402c80 <acl_from_mode@plt>:
  402c80:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402c84:	ldr	x17, [x16, #464]
  402c88:	add	x16, x16, #0x1d0
  402c8c:	br	x17

0000000000402c90 <acl_get_fd@plt>:
  402c90:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402c94:	ldr	x17, [x16, #472]
  402c98:	add	x16, x16, #0x1d8
  402c9c:	br	x17

0000000000402ca0 <closedir@plt>:
  402ca0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402ca4:	ldr	x17, [x16, #480]
  402ca8:	add	x16, x16, #0x1e0
  402cac:	br	x17

0000000000402cb0 <close@plt>:
  402cb0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402cb4:	ldr	x17, [x16, #488]
  402cb8:	add	x16, x16, #0x1e8
  402cbc:	br	x17

0000000000402cc0 <strrchr@plt>:
  402cc0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402cc4:	ldr	x17, [x16, #496]
  402cc8:	add	x16, x16, #0x1f0
  402ccc:	br	x17

0000000000402cd0 <__gmon_start__@plt>:
  402cd0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402cd4:	ldr	x17, [x16, #504]
  402cd8:	add	x16, x16, #0x1f8
  402cdc:	br	x17

0000000000402ce0 <fdopendir@plt>:
  402ce0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402ce4:	ldr	x17, [x16, #512]
  402ce8:	add	x16, x16, #0x200
  402cec:	br	x17

0000000000402cf0 <write@plt>:
  402cf0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402cf4:	ldr	x17, [x16, #520]
  402cf8:	add	x16, x16, #0x208
  402cfc:	br	x17

0000000000402d00 <abort@plt>:
  402d00:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402d04:	ldr	x17, [x16, #528]
  402d08:	add	x16, x16, #0x210
  402d0c:	br	x17

0000000000402d10 <posix_fadvise@plt>:
  402d10:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402d14:	ldr	x17, [x16, #536]
  402d18:	add	x16, x16, #0x218
  402d1c:	br	x17

0000000000402d20 <mbsinit@plt>:
  402d20:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402d24:	ldr	x17, [x16, #544]
  402d28:	add	x16, x16, #0x220
  402d2c:	br	x17

0000000000402d30 <fpathconf@plt>:
  402d30:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402d34:	ldr	x17, [x16, #552]
  402d38:	add	x16, x16, #0x228
  402d3c:	br	x17

0000000000402d40 <fread_unlocked@plt>:
  402d40:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402d44:	ldr	x17, [x16, #560]
  402d48:	add	x16, x16, #0x230
  402d4c:	br	x17

0000000000402d50 <canonicalize_file_name@plt>:
  402d50:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402d54:	ldr	x17, [x16, #568]
  402d58:	add	x16, x16, #0x238
  402d5c:	br	x17

0000000000402d60 <memcmp@plt>:
  402d60:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402d64:	ldr	x17, [x16, #576]
  402d68:	add	x16, x16, #0x240
  402d6c:	br	x17

0000000000402d70 <textdomain@plt>:
  402d70:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402d74:	ldr	x17, [x16, #584]
  402d78:	add	x16, x16, #0x248
  402d7c:	br	x17

0000000000402d80 <getopt_long@plt>:
  402d80:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402d84:	ldr	x17, [x16, #592]
  402d88:	add	x16, x16, #0x250
  402d8c:	br	x17

0000000000402d90 <strcmp@plt>:
  402d90:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402d94:	ldr	x17, [x16, #600]
  402d98:	add	x16, x16, #0x258
  402d9c:	br	x17

0000000000402da0 <__ctype_b_loc@plt>:
  402da0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402da4:	ldr	x17, [x16, #608]
  402da8:	add	x16, x16, #0x260
  402dac:	br	x17

0000000000402db0 <rewinddir@plt>:
  402db0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402db4:	ldr	x17, [x16, #616]
  402db8:	add	x16, x16, #0x268
  402dbc:	br	x17

0000000000402dc0 <rmdir@plt>:
  402dc0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402dc4:	ldr	x17, [x16, #624]
  402dc8:	add	x16, x16, #0x270
  402dcc:	br	x17

0000000000402dd0 <lchown@plt>:
  402dd0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402dd4:	ldr	x17, [x16, #632]
  402dd8:	add	x16, x16, #0x278
  402ddc:	br	x17

0000000000402de0 <acl_get_file@plt>:
  402de0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402de4:	ldr	x17, [x16, #640]
  402de8:	add	x16, x16, #0x280
  402dec:	br	x17

0000000000402df0 <fseeko@plt>:
  402df0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402df4:	ldr	x17, [x16, #648]
  402df8:	add	x16, x16, #0x288
  402dfc:	br	x17

0000000000402e00 <getline@plt>:
  402e00:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402e04:	ldr	x17, [x16, #656]
  402e08:	add	x16, x16, #0x290
  402e0c:	br	x17

0000000000402e10 <free@plt>:
  402e10:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402e14:	ldr	x17, [x16, #664]
  402e18:	add	x16, x16, #0x298
  402e1c:	br	x17

0000000000402e20 <renameat2@plt>:
  402e20:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402e24:	ldr	x17, [x16, #672]
  402e28:	add	x16, x16, #0x2a0
  402e2c:	br	x17

0000000000402e30 <__ctype_get_mb_cur_max@plt>:
  402e30:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402e34:	ldr	x17, [x16, #680]
  402e38:	add	x16, x16, #0x2a8
  402e3c:	br	x17

0000000000402e40 <getgid@plt>:
  402e40:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402e44:	ldr	x17, [x16, #688]
  402e48:	add	x16, x16, #0x2b0
  402e4c:	br	x17

0000000000402e50 <attr_copy_fd@plt>:
  402e50:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402e54:	ldr	x17, [x16, #696]
  402e58:	add	x16, x16, #0x2b8
  402e5c:	br	x17

0000000000402e60 <renameat@plt>:
  402e60:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402e64:	ldr	x17, [x16, #704]
  402e68:	add	x16, x16, #0x2c0
  402e6c:	br	x17

0000000000402e70 <acl_get_entry@plt>:
  402e70:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402e74:	ldr	x17, [x16, #712]
  402e78:	add	x16, x16, #0x2c8
  402e7c:	br	x17

0000000000402e80 <vasprintf@plt>:
  402e80:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402e84:	ldr	x17, [x16, #720]
  402e88:	add	x16, x16, #0x2d0
  402e8c:	br	x17

0000000000402e90 <strspn@plt>:
  402e90:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402e94:	ldr	x17, [x16, #728]
  402e98:	add	x16, x16, #0x2d8
  402e9c:	br	x17

0000000000402ea0 <utimensat@plt>:
  402ea0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402ea4:	ldr	x17, [x16, #736]
  402ea8:	add	x16, x16, #0x2e0
  402eac:	br	x17

0000000000402eb0 <rename@plt>:
  402eb0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402eb4:	ldr	x17, [x16, #744]
  402eb8:	add	x16, x16, #0x2e8
  402ebc:	br	x17

0000000000402ec0 <fcntl@plt>:
  402ec0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402ec4:	ldr	x17, [x16, #752]
  402ec8:	add	x16, x16, #0x2f0
  402ecc:	br	x17

0000000000402ed0 <attr_copy_file@plt>:
  402ed0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402ed4:	ldr	x17, [x16, #760]
  402ed8:	add	x16, x16, #0x2f8
  402edc:	br	x17

0000000000402ee0 <fflush@plt>:
  402ee0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402ee4:	ldr	x17, [x16, #768]
  402ee8:	add	x16, x16, #0x300
  402eec:	br	x17

0000000000402ef0 <attr_copy_check_permissions@plt>:
  402ef0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402ef4:	ldr	x17, [x16, #776]
  402ef8:	add	x16, x16, #0x308
  402efc:	br	x17

0000000000402f00 <strcpy@plt>:
  402f00:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402f04:	ldr	x17, [x16, #784]
  402f08:	add	x16, x16, #0x310
  402f0c:	br	x17

0000000000402f10 <dirfd@plt>:
  402f10:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402f14:	ldr	x17, [x16, #792]
  402f18:	add	x16, x16, #0x318
  402f1c:	br	x17

0000000000402f20 <__lxstat@plt>:
  402f20:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402f24:	ldr	x17, [x16, #800]
  402f28:	add	x16, x16, #0x320
  402f2c:	br	x17

0000000000402f30 <read@plt>:
  402f30:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402f34:	ldr	x17, [x16, #808]
  402f38:	add	x16, x16, #0x328
  402f3c:	br	x17

0000000000402f40 <isatty@plt>:
  402f40:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402f44:	ldr	x17, [x16, #816]
  402f48:	add	x16, x16, #0x330
  402f4c:	br	x17

0000000000402f50 <utimes@plt>:
  402f50:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402f54:	ldr	x17, [x16, #824]
  402f58:	add	x16, x16, #0x338
  402f5c:	br	x17

0000000000402f60 <__fxstat@plt>:
  402f60:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402f64:	ldr	x17, [x16, #832]
  402f68:	add	x16, x16, #0x340
  402f6c:	br	x17

0000000000402f70 <explicit_bzero@plt>:
  402f70:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402f74:	ldr	x17, [x16, #840]
  402f78:	add	x16, x16, #0x348
  402f7c:	br	x17

0000000000402f80 <fputs_unlocked@plt>:
  402f80:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402f84:	ldr	x17, [x16, #848]
  402f88:	add	x16, x16, #0x350
  402f8c:	br	x17

0000000000402f90 <__freading@plt>:
  402f90:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402f94:	ldr	x17, [x16, #856]
  402f98:	add	x16, x16, #0x358
  402f9c:	br	x17

0000000000402fa0 <ftruncate@plt>:
  402fa0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402fa4:	ldr	x17, [x16, #864]
  402fa8:	add	x16, x16, #0x360
  402fac:	br	x17

0000000000402fb0 <symlinkat@plt>:
  402fb0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402fb4:	ldr	x17, [x16, #872]
  402fb8:	add	x16, x16, #0x368
  402fbc:	br	x17

0000000000402fc0 <fallocate@plt>:
  402fc0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402fc4:	ldr	x17, [x16, #880]
  402fc8:	add	x16, x16, #0x370
  402fcc:	br	x17

0000000000402fd0 <iswprint@plt>:
  402fd0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402fd4:	ldr	x17, [x16, #888]
  402fd8:	add	x16, x16, #0x378
  402fdc:	br	x17

0000000000402fe0 <umask@plt>:
  402fe0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402fe4:	ldr	x17, [x16, #896]
  402fe8:	add	x16, x16, #0x380
  402fec:	br	x17

0000000000402ff0 <faccessat@plt>:
  402ff0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  402ff4:	ldr	x17, [x16, #904]
  402ff8:	add	x16, x16, #0x388
  402ffc:	br	x17

0000000000403000 <openat@plt>:
  403000:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  403004:	ldr	x17, [x16, #912]
  403008:	add	x16, x16, #0x390
  40300c:	br	x17

0000000000403010 <printf@plt>:
  403010:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  403014:	ldr	x17, [x16, #920]
  403018:	add	x16, x16, #0x398
  40301c:	br	x17

0000000000403020 <__assert_fail@plt>:
  403020:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  403024:	ldr	x17, [x16, #928]
  403028:	add	x16, x16, #0x3a0
  40302c:	br	x17

0000000000403030 <__errno_location@plt>:
  403030:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  403034:	ldr	x17, [x16, #936]
  403038:	add	x16, x16, #0x3a8
  40303c:	br	x17

0000000000403040 <getenv@plt>:
  403040:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  403044:	ldr	x17, [x16, #944]
  403048:	add	x16, x16, #0x3b0
  40304c:	br	x17

0000000000403050 <__xstat@plt>:
  403050:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  403054:	ldr	x17, [x16, #952]
  403058:	add	x16, x16, #0x3b8
  40305c:	br	x17

0000000000403060 <unlink@plt>:
  403060:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  403064:	ldr	x17, [x16, #960]
  403068:	add	x16, x16, #0x3c0
  40306c:	br	x17

0000000000403070 <gettext@plt>:
  403070:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  403074:	ldr	x17, [x16, #968]
  403078:	add	x16, x16, #0x3c8
  40307c:	br	x17

0000000000403080 <fchown@plt>:
  403080:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  403084:	ldr	x17, [x16, #976]
  403088:	add	x16, x16, #0x3d0
  40308c:	br	x17

0000000000403090 <mkdir@plt>:
  403090:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  403094:	ldr	x17, [x16, #984]
  403098:	add	x16, x16, #0x3d8
  40309c:	br	x17

00000000004030a0 <error_at_line@plt>:
  4030a0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  4030a4:	ldr	x17, [x16, #992]
  4030a8:	add	x16, x16, #0x3e0
  4030ac:	br	x17

00000000004030b0 <fprintf@plt>:
  4030b0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  4030b4:	ldr	x17, [x16, #1000]
  4030b8:	add	x16, x16, #0x3e8
  4030bc:	br	x17

00000000004030c0 <ioctl@plt>:
  4030c0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  4030c4:	ldr	x17, [x16, #1008]
  4030c8:	add	x16, x16, #0x3f0
  4030cc:	br	x17

00000000004030d0 <setlocale@plt>:
  4030d0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  4030d4:	ldr	x17, [x16, #1016]
  4030d8:	add	x16, x16, #0x3f8
  4030dc:	br	x17

00000000004030e0 <acl_free@plt>:
  4030e0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  4030e4:	ldr	x17, [x16, #1024]
  4030e8:	add	x16, x16, #0x400
  4030ec:	br	x17

00000000004030f0 <__fxstatat@plt>:
  4030f0:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  4030f4:	ldr	x17, [x16, #1032]
  4030f8:	add	x16, x16, #0x408
  4030fc:	br	x17

Disassembly of section .text:

0000000000403100 <.text>:
  403100:	mov	x29, #0x0                   	// #0
  403104:	mov	x30, #0x0                   	// #0
  403108:	mov	x5, x0
  40310c:	ldr	x1, [sp]
  403110:	add	x2, sp, #0x8
  403114:	mov	x6, sp
  403118:	movz	x0, #0x0, lsl #48
  40311c:	movk	x0, #0x0, lsl #32
  403120:	movk	x0, #0x40, lsl #16
  403124:	movk	x0, #0x3578
  403128:	movz	x3, #0x0, lsl #48
  40312c:	movk	x3, #0x0, lsl #32
  403130:	movk	x3, #0x41, lsl #16
  403134:	movk	x3, #0xee88
  403138:	movz	x4, #0x0, lsl #48
  40313c:	movk	x4, #0x0, lsl #32
  403140:	movk	x4, #0x41, lsl #16
  403144:	movk	x4, #0xef08
  403148:	bl	402bb0 <__libc_start_main@plt>
  40314c:	bl	402d00 <abort@plt>
  403150:	adrp	x0, 431000 <__fxstatat@plt+0x2df10>
  403154:	ldr	x0, [x0, #4064]
  403158:	cbz	x0, 403160 <__fxstatat@plt+0x70>
  40315c:	b	402cd0 <__gmon_start__@plt>
  403160:	ret
  403164:	nop
  403168:	adrp	x0, 432000 <__fxstatat@plt+0x2ef10>
  40316c:	add	x0, x0, #0x4a0
  403170:	adrp	x1, 432000 <__fxstatat@plt+0x2ef10>
  403174:	add	x1, x1, #0x4a0
  403178:	cmp	x1, x0
  40317c:	b.eq	403194 <__fxstatat@plt+0xa4>  // b.none
  403180:	adrp	x1, 41e000 <__fxstatat@plt+0x1af10>
  403184:	ldr	x1, [x1, #4024]
  403188:	cbz	x1, 403194 <__fxstatat@plt+0xa4>
  40318c:	mov	x16, x1
  403190:	br	x16
  403194:	ret
  403198:	adrp	x0, 432000 <__fxstatat@plt+0x2ef10>
  40319c:	add	x0, x0, #0x4a0
  4031a0:	adrp	x1, 432000 <__fxstatat@plt+0x2ef10>
  4031a4:	add	x1, x1, #0x4a0
  4031a8:	sub	x1, x1, x0
  4031ac:	lsr	x2, x1, #63
  4031b0:	add	x1, x2, x1, asr #3
  4031b4:	cmp	xzr, x1, asr #1
  4031b8:	asr	x1, x1, #1
  4031bc:	b.eq	4031d4 <__fxstatat@plt+0xe4>  // b.none
  4031c0:	adrp	x2, 41e000 <__fxstatat@plt+0x1af10>
  4031c4:	ldr	x2, [x2, #4032]
  4031c8:	cbz	x2, 4031d4 <__fxstatat@plt+0xe4>
  4031cc:	mov	x16, x2
  4031d0:	br	x16
  4031d4:	ret
  4031d8:	stp	x29, x30, [sp, #-32]!
  4031dc:	mov	x29, sp
  4031e0:	str	x19, [sp, #16]
  4031e4:	adrp	x19, 432000 <__fxstatat@plt+0x2ef10>
  4031e8:	ldrb	w0, [x19, #1240]
  4031ec:	cbnz	w0, 4031fc <__fxstatat@plt+0x10c>
  4031f0:	bl	403168 <__fxstatat@plt+0x78>
  4031f4:	mov	w0, #0x1                   	// #1
  4031f8:	strb	w0, [x19, #1240]
  4031fc:	ldr	x19, [sp, #16]
  403200:	ldp	x29, x30, [sp], #32
  403204:	ret
  403208:	b	403198 <__fxstatat@plt+0xa8>
  40320c:	sub	sp, sp, #0x40
  403210:	stp	x29, x30, [sp, #48]
  403214:	add	x29, sp, #0x30
  403218:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40321c:	add	x8, x8, #0x938
  403220:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  403224:	add	x9, x9, #0x4c0
  403228:	stur	w0, [x29, #-4]
  40322c:	ldur	w10, [x29, #-4]
  403230:	stur	x8, [x29, #-16]
  403234:	str	x9, [sp, #24]
  403238:	cbz	w10, 40327c <__fxstatat@plt+0x18c>
  40323c:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  403240:	add	x8, x8, #0x4a8
  403244:	ldr	x0, [x8]
  403248:	adrp	x8, 41e000 <__fxstatat@plt+0x1af10>
  40324c:	add	x8, x8, #0xfc8
  403250:	str	x0, [sp, #16]
  403254:	mov	x0, x8
  403258:	bl	403070 <gettext@plt>
  40325c:	ldur	x8, [x29, #-16]
  403260:	ldr	x2, [x8]
  403264:	ldr	x9, [sp, #16]
  403268:	str	x0, [sp, #8]
  40326c:	mov	x0, x9
  403270:	ldr	x1, [sp, #8]
  403274:	bl	4030b0 <fprintf@plt>
  403278:	b	40335c <__fxstatat@plt+0x26c>
  40327c:	adrp	x0, 41e000 <__fxstatat@plt+0x1af10>
  403280:	add	x0, x0, #0xfef
  403284:	bl	403070 <gettext@plt>
  403288:	ldur	x8, [x29, #-16]
  40328c:	ldr	x1, [x8]
  403290:	ldr	x2, [x8]
  403294:	ldr	x3, [x8]
  403298:	bl	403010 <printf@plt>
  40329c:	adrp	x8, 41f000 <__fxstatat@plt+0x1bf10>
  4032a0:	add	x8, x8, #0x6e
  4032a4:	mov	x0, x8
  4032a8:	bl	403070 <gettext@plt>
  4032ac:	ldr	x8, [sp, #24]
  4032b0:	ldr	x1, [x8]
  4032b4:	bl	402f80 <fputs_unlocked@plt>
  4032b8:	bl	403364 <__fxstatat@plt+0x274>
  4032bc:	adrp	x8, 41f000 <__fxstatat@plt+0x1bf10>
  4032c0:	add	x8, x8, #0xa6
  4032c4:	mov	x0, x8
  4032c8:	bl	403070 <gettext@plt>
  4032cc:	ldr	x8, [sp, #24]
  4032d0:	ldr	x1, [x8]
  4032d4:	bl	402f80 <fputs_unlocked@plt>
  4032d8:	adrp	x8, 41f000 <__fxstatat@plt+0x1bf10>
  4032dc:	add	x8, x8, #0x248
  4032e0:	mov	x0, x8
  4032e4:	bl	403070 <gettext@plt>
  4032e8:	ldr	x8, [sp, #24]
  4032ec:	ldr	x1, [x8]
  4032f0:	bl	402f80 <fputs_unlocked@plt>
  4032f4:	adrp	x8, 41f000 <__fxstatat@plt+0x1bf10>
  4032f8:	add	x8, x8, #0x300
  4032fc:	mov	x0, x8
  403300:	bl	403070 <gettext@plt>
  403304:	ldr	x8, [sp, #24]
  403308:	ldr	x1, [x8]
  40330c:	bl	402f80 <fputs_unlocked@plt>
  403310:	adrp	x8, 41f000 <__fxstatat@plt+0x1bf10>
  403314:	add	x8, x8, #0x50f
  403318:	mov	x0, x8
  40331c:	bl	403070 <gettext@plt>
  403320:	ldr	x8, [sp, #24]
  403324:	ldr	x1, [x8]
  403328:	bl	402f80 <fputs_unlocked@plt>
  40332c:	adrp	x8, 41f000 <__fxstatat@plt+0x1bf10>
  403330:	add	x8, x8, #0x53c
  403334:	mov	x0, x8
  403338:	bl	403070 <gettext@plt>
  40333c:	ldr	x8, [sp, #24]
  403340:	ldr	x1, [x8]
  403344:	bl	402f80 <fputs_unlocked@plt>
  403348:	bl	4033a0 <__fxstatat@plt+0x2b0>
  40334c:	adrp	x8, 41f000 <__fxstatat@plt+0x1bf10>
  403350:	add	x8, x8, #0x572
  403354:	mov	x0, x8
  403358:	bl	403400 <__fxstatat@plt+0x310>
  40335c:	ldur	w0, [x29, #-4]
  403360:	bl	402950 <exit@plt>
  403364:	sub	sp, sp, #0x20
  403368:	stp	x29, x30, [sp, #16]
  40336c:	add	x29, sp, #0x10
  403370:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  403374:	add	x0, x0, #0x72a
  403378:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40337c:	add	x8, x8, #0x4c0
  403380:	str	x8, [sp, #8]
  403384:	bl	403070 <gettext@plt>
  403388:	ldr	x8, [sp, #8]
  40338c:	ldr	x1, [x8]
  403390:	bl	402f80 <fputs_unlocked@plt>
  403394:	ldp	x29, x30, [sp, #16]
  403398:	add	sp, sp, #0x20
  40339c:	ret
  4033a0:	sub	sp, sp, #0x20
  4033a4:	stp	x29, x30, [sp, #16]
  4033a8:	add	x29, sp, #0x10
  4033ac:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  4033b0:	add	x0, x0, #0x775
  4033b4:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  4033b8:	add	x8, x8, #0x4c0
  4033bc:	adrp	x9, 41f000 <__fxstatat@plt+0x1bf10>
  4033c0:	add	x9, x9, #0x852
  4033c4:	str	x8, [sp, #8]
  4033c8:	str	x9, [sp]
  4033cc:	bl	403070 <gettext@plt>
  4033d0:	ldr	x8, [sp, #8]
  4033d4:	ldr	x1, [x8]
  4033d8:	bl	402f80 <fputs_unlocked@plt>
  4033dc:	ldr	x8, [sp]
  4033e0:	mov	x0, x8
  4033e4:	bl	403070 <gettext@plt>
  4033e8:	ldr	x8, [sp, #8]
  4033ec:	ldr	x1, [x8]
  4033f0:	bl	402f80 <fputs_unlocked@plt>
  4033f4:	ldp	x29, x30, [sp, #16]
  4033f8:	add	sp, sp, #0x20
  4033fc:	ret
  403400:	sub	sp, sp, #0xb0
  403404:	stp	x29, x30, [sp, #160]
  403408:	add	x29, sp, #0xa0
  40340c:	adrp	x1, 41f000 <__fxstatat@plt+0x1bf10>
  403410:	add	x1, x1, #0xd18
  403414:	mov	x2, #0x70                  	// #112
  403418:	add	x8, sp, #0x28
  40341c:	stur	x0, [x29, #-8]
  403420:	mov	x0, x8
  403424:	str	x8, [sp, #8]
  403428:	bl	4028f0 <memcpy@plt>
  40342c:	ldur	x8, [x29, #-8]
  403430:	str	x8, [sp, #32]
  403434:	ldr	x8, [sp, #8]
  403438:	str	x8, [sp, #24]
  40343c:	ldr	x8, [sp, #24]
  403440:	ldr	x8, [x8]
  403444:	mov	w9, #0x0                   	// #0
  403448:	str	w9, [sp, #4]
  40344c:	cbz	x8, 403470 <__fxstatat@plt+0x380>
  403450:	ldur	x0, [x29, #-8]
  403454:	ldr	x8, [sp, #24]
  403458:	ldr	x1, [x8]
  40345c:	bl	402d90 <strcmp@plt>
  403460:	cmp	w0, #0x0
  403464:	cset	w9, eq  // eq = none
  403468:	eor	w9, w9, #0x1
  40346c:	str	w9, [sp, #4]
  403470:	ldr	w8, [sp, #4]
  403474:	tbnz	w8, #0, 40347c <__fxstatat@plt+0x38c>
  403478:	b	40348c <__fxstatat@plt+0x39c>
  40347c:	ldr	x8, [sp, #24]
  403480:	add	x8, x8, #0x10
  403484:	str	x8, [sp, #24]
  403488:	b	40343c <__fxstatat@plt+0x34c>
  40348c:	ldr	x8, [sp, #24]
  403490:	ldr	x8, [x8, #8]
  403494:	cbz	x8, 4034a4 <__fxstatat@plt+0x3b4>
  403498:	ldr	x8, [sp, #24]
  40349c:	ldr	x8, [x8, #8]
  4034a0:	str	x8, [sp, #32]
  4034a4:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  4034a8:	add	x0, x0, #0x98f
  4034ac:	bl	403070 <gettext@plt>
  4034b0:	adrp	x1, 41f000 <__fxstatat@plt+0x1bf10>
  4034b4:	add	x1, x1, #0x5eb
  4034b8:	adrp	x2, 41f000 <__fxstatat@plt+0x1bf10>
  4034bc:	add	x2, x2, #0x9a6
  4034c0:	bl	403010 <printf@plt>
  4034c4:	mov	w8, #0x5                   	// #5
  4034c8:	mov	w0, w8
  4034cc:	mov	x9, xzr
  4034d0:	mov	x1, x9
  4034d4:	bl	4030d0 <setlocale@plt>
  4034d8:	str	x0, [sp, #16]
  4034dc:	ldr	x9, [sp, #16]
  4034e0:	cbz	x9, 403518 <__fxstatat@plt+0x428>
  4034e4:	ldr	x0, [sp, #16]
  4034e8:	adrp	x1, 41f000 <__fxstatat@plt+0x1bf10>
  4034ec:	add	x1, x1, #0x9ce
  4034f0:	mov	x2, #0x3                   	// #3
  4034f4:	bl	402b90 <strncmp@plt>
  4034f8:	cbz	w0, 403518 <__fxstatat@plt+0x428>
  4034fc:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  403500:	add	x0, x0, #0x9d2
  403504:	bl	403070 <gettext@plt>
  403508:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40350c:	add	x8, x8, #0x4c0
  403510:	ldr	x1, [x8]
  403514:	bl	402f80 <fputs_unlocked@plt>
  403518:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  40351c:	add	x0, x0, #0xa19
  403520:	bl	403070 <gettext@plt>
  403524:	ldur	x2, [x29, #-8]
  403528:	adrp	x1, 41f000 <__fxstatat@plt+0x1bf10>
  40352c:	add	x1, x1, #0x9a6
  403530:	bl	403010 <printf@plt>
  403534:	adrp	x8, 41f000 <__fxstatat@plt+0x1bf10>
  403538:	add	x8, x8, #0xa34
  40353c:	mov	x0, x8
  403540:	bl	403070 <gettext@plt>
  403544:	ldr	x1, [sp, #32]
  403548:	ldr	x8, [sp, #32]
  40354c:	ldur	x9, [x29, #-8]
  403550:	adrp	x10, 421000 <__fxstatat@plt+0x1df10>
  403554:	add	x10, x10, #0x38a
  403558:	adrp	x11, 41f000 <__fxstatat@plt+0x1bf10>
  40355c:	add	x11, x11, #0x94c
  403560:	cmp	x8, x9
  403564:	csel	x2, x11, x10, eq  // eq = none
  403568:	bl	403010 <printf@plt>
  40356c:	ldp	x29, x30, [sp, #160]
  403570:	add	sp, sp, #0xb0
  403574:	ret
  403578:	stp	x29, x30, [sp, #-32]!
  40357c:	str	x28, [sp, #16]
  403580:	mov	x29, sp
  403584:	sub	sp, sp, #0x200
  403588:	sub	x8, x29, #0x90
  40358c:	mov	w9, #0x0                   	// #0
  403590:	mov	x10, xzr
  403594:	mov	w11, #0x6                   	// #6
  403598:	adrp	x12, 421000 <__fxstatat@plt+0x1df10>
  40359c:	add	x12, x12, #0x38a
  4035a0:	adrp	x13, 41f000 <__fxstatat@plt+0x1bf10>
  4035a4:	add	x13, x13, #0x5ef
  4035a8:	adrp	x14, 41f000 <__fxstatat@plt+0x1bf10>
  4035ac:	add	x14, x14, #0x575
  4035b0:	adrp	x15, 40e000 <__fxstatat@plt+0xaf10>
  4035b4:	add	x15, x15, #0x884
  4035b8:	adrp	x16, 432000 <__fxstatat@plt+0x2ef10>
  4035bc:	add	x16, x16, #0x4b0
  4035c0:	sub	x17, x29, #0x78
  4035c4:	stur	wzr, [x29, #-4]
  4035c8:	stur	w0, [x29, #-8]
  4035cc:	str	x1, [x8, #128]
  4035d0:	sturb	w9, [x29, #-22]
  4035d4:	str	x10, [x8, #112]
  4035d8:	str	x10, [x8, #104]
  4035dc:	str	x10, [x8, #16]
  4035e0:	sturb	w9, [x29, #-129]
  4035e4:	sturb	w9, [x29, #-145]
  4035e8:	ldr	x10, [x8, #128]
  4035ec:	ldr	x0, [x10]
  4035f0:	str	x8, [sp, #216]
  4035f4:	str	w11, [sp, #212]
  4035f8:	str	x12, [sp, #200]
  4035fc:	str	x13, [sp, #192]
  403600:	str	x14, [sp, #184]
  403604:	str	x15, [sp, #176]
  403608:	str	x16, [sp, #168]
  40360c:	str	x17, [sp, #160]
  403610:	bl	41165c <__fxstatat@plt+0xe56c>
  403614:	ldr	w0, [sp, #212]
  403618:	ldr	x1, [sp, #200]
  40361c:	bl	4030d0 <setlocale@plt>
  403620:	ldr	x8, [sp, #192]
  403624:	mov	x0, x8
  403628:	ldr	x1, [sp, #184]
  40362c:	bl	402ba0 <bindtextdomain@plt>
  403630:	ldr	x8, [sp, #192]
  403634:	mov	x0, x8
  403638:	bl	402d70 <textdomain@plt>
  40363c:	ldr	x8, [sp, #176]
  403640:	mov	x0, x8
  403644:	bl	41ef10 <__fxstatat@plt+0x1be20>
  403648:	ldr	x8, [sp, #160]
  40364c:	mov	x0, x8
  403650:	bl	403e80 <__fxstatat@plt+0xd90>
  403654:	bl	41164c <__fxstatat@plt+0xe55c>
  403658:	ldur	w0, [x29, #-8]
  40365c:	ldr	x8, [sp, #216]
  403660:	ldr	x1, [x8, #128]
  403664:	adrp	x2, 41f000 <__fxstatat@plt+0x1bf10>
  403668:	add	x2, x2, #0x587
  40366c:	adrp	x3, 41f000 <__fxstatat@plt+0x1bf10>
  403670:	add	x3, x3, #0xb58
  403674:	mov	x9, xzr
  403678:	mov	x4, x9
  40367c:	bl	402d80 <getopt_long@plt>
  403680:	stur	w0, [x29, #-20]
  403684:	mov	w10, #0xffffffff            	// #-1
  403688:	cmp	w0, w10
  40368c:	b.eq	4039a4 <__fxstatat@plt+0x8b4>  // b.none
  403690:	ldur	w8, [x29, #-20]
  403694:	mov	w9, #0xfffffffd            	// #-3
  403698:	cmp	w8, w9
  40369c:	str	w8, [sp, #156]
  4036a0:	b.eq	403940 <__fxstatat@plt+0x850>  // b.none
  4036a4:	b	4036a8 <__fxstatat@plt+0x5b8>
  4036a8:	mov	w8, #0xfffffffe            	// #-2
  4036ac:	ldr	w9, [sp, #156]
  4036b0:	cmp	w9, w8
  4036b4:	b.eq	403934 <__fxstatat@plt+0x844>  // b.none
  4036b8:	b	4036bc <__fxstatat@plt+0x5cc>
  4036bc:	ldr	w8, [sp, #156]
  4036c0:	cmp	w8, #0x53
  4036c4:	b.eq	4038f4 <__fxstatat@plt+0x804>  // b.none
  4036c8:	b	4036cc <__fxstatat@plt+0x5dc>
  4036cc:	ldr	w8, [sp, #156]
  4036d0:	cmp	w8, #0x54
  4036d4:	b.eq	4038c8 <__fxstatat@plt+0x7d8>  // b.none
  4036d8:	b	4036dc <__fxstatat@plt+0x5ec>
  4036dc:	ldr	w8, [sp, #156]
  4036e0:	cmp	w8, #0x5a
  4036e4:	b.eq	403910 <__fxstatat@plt+0x820>  // b.none
  4036e8:	b	4036ec <__fxstatat@plt+0x5fc>
  4036ec:	ldr	w8, [sp, #156]
  4036f0:	cmp	w8, #0x62
  4036f4:	b.eq	40376c <__fxstatat@plt+0x67c>  // b.none
  4036f8:	b	4036fc <__fxstatat@plt+0x60c>
  4036fc:	ldr	w8, [sp, #156]
  403700:	cmp	w8, #0x66
  403704:	b.eq	403794 <__fxstatat@plt+0x6a4>  // b.none
  403708:	b	40370c <__fxstatat@plt+0x61c>
  40370c:	ldr	w8, [sp, #156]
  403710:	cmp	w8, #0x69
  403714:	b.eq	4037a0 <__fxstatat@plt+0x6b0>  // b.none
  403718:	b	40371c <__fxstatat@plt+0x62c>
  40371c:	ldr	w8, [sp, #156]
  403720:	cmp	w8, #0x6e
  403724:	b.eq	4037ac <__fxstatat@plt+0x6bc>  // b.none
  403728:	b	40372c <__fxstatat@plt+0x63c>
  40372c:	ldr	w8, [sp, #156]
  403730:	cmp	w8, #0x74
  403734:	b.eq	4037cc <__fxstatat@plt+0x6dc>  // b.none
  403738:	b	40373c <__fxstatat@plt+0x64c>
  40373c:	ldr	w8, [sp, #156]
  403740:	cmp	w8, #0x75
  403744:	b.eq	4038d4 <__fxstatat@plt+0x7e4>  // b.none
  403748:	b	40374c <__fxstatat@plt+0x65c>
  40374c:	ldr	w8, [sp, #156]
  403750:	cmp	w8, #0x76
  403754:	b.eq	4038e4 <__fxstatat@plt+0x7f4>  // b.none
  403758:	b	40375c <__fxstatat@plt+0x66c>
  40375c:	ldr	w8, [sp, #156]
  403760:	cmp	w8, #0x100
  403764:	b.eq	4037b8 <__fxstatat@plt+0x6c8>  // b.none
  403768:	b	403998 <__fxstatat@plt+0x8a8>
  40376c:	mov	w8, #0x1                   	// #1
  403770:	sturb	w8, [x29, #-22]
  403774:	ldr	x9, [sp, #168]
  403778:	ldr	x10, [x9]
  40377c:	cbz	x10, 403790 <__fxstatat@plt+0x6a0>
  403780:	ldr	x8, [sp, #168]
  403784:	ldr	x9, [x8]
  403788:	ldr	x10, [sp, #216]
  40378c:	str	x9, [x10, #104]
  403790:	b	4039a0 <__fxstatat@plt+0x8b0>
  403794:	mov	w8, #0x1                   	// #1
  403798:	stur	w8, [x29, #-112]
  40379c:	b	4039a0 <__fxstatat@plt+0x8b0>
  4037a0:	mov	w8, #0x3                   	// #3
  4037a4:	stur	w8, [x29, #-112]
  4037a8:	b	4039a0 <__fxstatat@plt+0x8b0>
  4037ac:	mov	w8, #0x2                   	// #2
  4037b0:	stur	w8, [x29, #-112]
  4037b4:	b	4039a0 <__fxstatat@plt+0x8b0>
  4037b8:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  4037bc:	add	x8, x8, #0x4e0
  4037c0:	mov	w9, #0x1                   	// #1
  4037c4:	strb	w9, [x8]
  4037c8:	b	4039a0 <__fxstatat@plt+0x8b0>
  4037cc:	ldr	x8, [sp, #216]
  4037d0:	ldr	x9, [x8, #16]
  4037d4:	cbz	x9, 403800 <__fxstatat@plt+0x710>
  4037d8:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  4037dc:	add	x0, x0, #0x594
  4037e0:	bl	403070 <gettext@plt>
  4037e4:	mov	w8, #0x1                   	// #1
  4037e8:	str	x0, [sp, #144]
  4037ec:	mov	w0, w8
  4037f0:	mov	w8, wzr
  4037f4:	mov	w1, w8
  4037f8:	ldr	x2, [sp, #144]
  4037fc:	bl	402960 <error@plt>
  403800:	ldr	x8, [sp, #168]
  403804:	ldr	x0, [x8]
  403808:	add	x1, sp, #0xe8
  40380c:	bl	41ef20 <__fxstatat@plt+0x1be30>
  403810:	cbz	w0, 403860 <__fxstatat@plt+0x770>
  403814:	bl	403030 <__errno_location@plt>
  403818:	ldr	w1, [x0]
  40381c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  403820:	add	x0, x0, #0x5ba
  403824:	str	w1, [sp, #140]
  403828:	bl	403070 <gettext@plt>
  40382c:	ldr	x8, [sp, #168]
  403830:	ldr	x1, [x8]
  403834:	mov	w9, #0x4                   	// #4
  403838:	str	x0, [sp, #128]
  40383c:	mov	w0, w9
  403840:	bl	413554 <__fxstatat@plt+0x10464>
  403844:	mov	w9, #0x1                   	// #1
  403848:	str	x0, [sp, #120]
  40384c:	mov	w0, w9
  403850:	ldr	w1, [sp, #140]
  403854:	ldr	x2, [sp, #128]
  403858:	ldr	x3, [sp, #120]
  40385c:	bl	402960 <error@plt>
  403860:	ldr	w8, [sp, #248]
  403864:	and	w8, w8, #0xf000
  403868:	cmp	w8, #0x4, lsl #12
  40386c:	b.eq	4038b4 <__fxstatat@plt+0x7c4>  // b.none
  403870:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  403874:	add	x0, x0, #0x5ce
  403878:	bl	403070 <gettext@plt>
  40387c:	ldr	x8, [sp, #168]
  403880:	ldr	x1, [x8]
  403884:	mov	w9, #0x4                   	// #4
  403888:	str	x0, [sp, #112]
  40388c:	mov	w0, w9
  403890:	bl	413554 <__fxstatat@plt+0x10464>
  403894:	mov	w9, #0x1                   	// #1
  403898:	str	x0, [sp, #104]
  40389c:	mov	w0, w9
  4038a0:	mov	w9, wzr
  4038a4:	mov	w1, w9
  4038a8:	ldr	x2, [sp, #112]
  4038ac:	ldr	x3, [sp, #104]
  4038b0:	bl	402960 <error@plt>
  4038b4:	ldr	x8, [sp, #168]
  4038b8:	ldr	x9, [x8]
  4038bc:	ldr	x10, [sp, #216]
  4038c0:	str	x9, [x10, #16]
  4038c4:	b	4039a0 <__fxstatat@plt+0x8b0>
  4038c8:	mov	w8, #0x1                   	// #1
  4038cc:	sturb	w8, [x29, #-129]
  4038d0:	b	4039a0 <__fxstatat@plt+0x8b0>
  4038d4:	sub	x8, x29, #0x78
  4038d8:	mov	w9, #0x1                   	// #1
  4038dc:	strb	w9, [x8, #45]
  4038e0:	b	4039a0 <__fxstatat@plt+0x8b0>
  4038e4:	sub	x8, x29, #0x78
  4038e8:	mov	w9, #0x1                   	// #1
  4038ec:	strb	w9, [x8, #46]
  4038f0:	b	4039a0 <__fxstatat@plt+0x8b0>
  4038f4:	mov	w8, #0x1                   	// #1
  4038f8:	sturb	w8, [x29, #-22]
  4038fc:	ldr	x9, [sp, #168]
  403900:	ldr	x10, [x9]
  403904:	ldr	x11, [sp, #216]
  403908:	str	x10, [x11, #112]
  40390c:	b	4039a0 <__fxstatat@plt+0x8b0>
  403910:	ldurb	w8, [x29, #-145]
  403914:	tbnz	w8, #0, 40391c <__fxstatat@plt+0x82c>
  403918:	b	403930 <__fxstatat@plt+0x840>
  40391c:	sub	x8, x29, #0x78
  403920:	mov	w9, #0x0                   	// #0
  403924:	strb	w9, [x8, #37]
  403928:	mov	w9, #0x1                   	// #1
  40392c:	strb	w9, [x8, #33]
  403930:	b	4039a0 <__fxstatat@plt+0x8b0>
  403934:	mov	w8, wzr
  403938:	mov	w0, w8
  40393c:	bl	40320c <__fxstatat@plt+0x11c>
  403940:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  403944:	add	x8, x8, #0x4c0
  403948:	ldr	x0, [x8]
  40394c:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  403950:	add	x8, x8, #0x430
  403954:	ldr	x3, [x8]
  403958:	adrp	x1, 41f000 <__fxstatat@plt+0x1bf10>
  40395c:	add	x1, x1, #0x572
  403960:	adrp	x2, 41f000 <__fxstatat@plt+0x1bf10>
  403964:	add	x2, x2, #0x5eb
  403968:	adrp	x4, 41f000 <__fxstatat@plt+0x1bf10>
  40396c:	add	x4, x4, #0x5f9
  403970:	adrp	x5, 41f000 <__fxstatat@plt+0x1bf10>
  403974:	add	x5, x5, #0x605
  403978:	adrp	x6, 41f000 <__fxstatat@plt+0x1bf10>
  40397c:	add	x6, x6, #0x615
  403980:	mov	x8, xzr
  403984:	mov	x7, x8
  403988:	bl	416ce0 <__fxstatat@plt+0x13bf0>
  40398c:	mov	w9, wzr
  403990:	mov	w0, w9
  403994:	bl	402950 <exit@plt>
  403998:	mov	w0, #0x1                   	// #1
  40399c:	bl	40320c <__fxstatat@plt+0x11c>
  4039a0:	b	403658 <__fxstatat@plt+0x568>
  4039a4:	ldur	w8, [x29, #-8]
  4039a8:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  4039ac:	add	x9, x9, #0x4b8
  4039b0:	ldr	w10, [x9]
  4039b4:	subs	w8, w8, w10
  4039b8:	stur	w8, [x29, #-136]
  4039bc:	ldr	x11, [sp, #216]
  4039c0:	ldr	x12, [x11, #128]
  4039c4:	ldrsw	x9, [x9]
  4039c8:	mov	x13, #0x8                   	// #8
  4039cc:	mul	x9, x13, x9
  4039d0:	add	x9, x12, x9
  4039d4:	str	x9, [x11]
  4039d8:	ldur	w8, [x29, #-136]
  4039dc:	ldr	x9, [x11, #16]
  4039e0:	cmp	x9, #0x0
  4039e4:	cset	w10, ne  // ne = any
  4039e8:	eor	w10, w10, #0x1
  4039ec:	and	w10, w10, #0x1
  4039f0:	cmp	w8, w10
  4039f4:	b.gt	403a7c <__fxstatat@plt+0x98c>
  4039f8:	ldur	w8, [x29, #-136]
  4039fc:	cmp	w8, #0x0
  403a00:	cset	w8, gt
  403a04:	tbnz	w8, #0, 403a30 <__fxstatat@plt+0x940>
  403a08:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  403a0c:	add	x0, x0, #0x622
  403a10:	bl	403070 <gettext@plt>
  403a14:	mov	w8, wzr
  403a18:	str	x0, [sp, #96]
  403a1c:	mov	w0, w8
  403a20:	mov	w1, w8
  403a24:	ldr	x2, [sp, #96]
  403a28:	bl	402960 <error@plt>
  403a2c:	b	403a74 <__fxstatat@plt+0x984>
  403a30:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  403a34:	add	x0, x0, #0x637
  403a38:	bl	403070 <gettext@plt>
  403a3c:	ldr	x8, [sp, #216]
  403a40:	ldr	x9, [x8]
  403a44:	ldr	x1, [x9]
  403a48:	mov	w10, #0x4                   	// #4
  403a4c:	str	x0, [sp, #88]
  403a50:	mov	w0, w10
  403a54:	bl	413554 <__fxstatat@plt+0x10464>
  403a58:	mov	w10, wzr
  403a5c:	str	x0, [sp, #80]
  403a60:	mov	w0, w10
  403a64:	mov	w1, w10
  403a68:	ldr	x2, [sp, #88]
  403a6c:	ldr	x3, [sp, #80]
  403a70:	bl	402960 <error@plt>
  403a74:	mov	w0, #0x1                   	// #1
  403a78:	bl	40320c <__fxstatat@plt+0x11c>
  403a7c:	ldurb	w8, [x29, #-129]
  403a80:	tbnz	w8, #0, 403a88 <__fxstatat@plt+0x998>
  403a84:	b	403b1c <__fxstatat@plt+0xa2c>
  403a88:	ldr	x8, [sp, #216]
  403a8c:	ldr	x9, [x8, #16]
  403a90:	cbz	x9, 403abc <__fxstatat@plt+0x9cc>
  403a94:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  403a98:	add	x0, x0, #0x661
  403a9c:	bl	403070 <gettext@plt>
  403aa0:	mov	w8, #0x1                   	// #1
  403aa4:	str	x0, [sp, #72]
  403aa8:	mov	w0, w8
  403aac:	mov	w8, wzr
  403ab0:	mov	w1, w8
  403ab4:	ldr	x2, [sp, #72]
  403ab8:	bl	402960 <error@plt>
  403abc:	ldur	w8, [x29, #-136]
  403ac0:	mov	w9, #0x2                   	// #2
  403ac4:	cmp	w9, w8
  403ac8:	b.ge	403b18 <__fxstatat@plt+0xa28>  // b.tcont
  403acc:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  403ad0:	add	x0, x0, #0x6a7
  403ad4:	bl	403070 <gettext@plt>
  403ad8:	ldr	x8, [sp, #216]
  403adc:	ldr	x9, [x8]
  403ae0:	ldr	x1, [x9, #16]
  403ae4:	mov	w10, #0x4                   	// #4
  403ae8:	str	x0, [sp, #64]
  403aec:	mov	w0, w10
  403af0:	bl	413554 <__fxstatat@plt+0x10464>
  403af4:	mov	w10, wzr
  403af8:	str	x0, [sp, #56]
  403afc:	mov	w0, w10
  403b00:	mov	w1, w10
  403b04:	ldr	x2, [sp, #64]
  403b08:	ldr	x3, [sp, #56]
  403b0c:	bl	402960 <error@plt>
  403b10:	mov	w0, #0x1                   	// #1
  403b14:	bl	40320c <__fxstatat@plt+0x11c>
  403b18:	b	403ca8 <__fxstatat@plt+0xbb8>
  403b1c:	ldr	x8, [sp, #216]
  403b20:	ldr	x9, [x8, #16]
  403b24:	cbnz	x9, 403ca8 <__fxstatat@plt+0xbb8>
  403b28:	ldur	w8, [x29, #-136]
  403b2c:	mov	w9, #0x2                   	// #2
  403b30:	cmp	w9, w8
  403b34:	b.gt	403b3c <__fxstatat@plt+0xa4c>
  403b38:	b	403b5c <__fxstatat@plt+0xa6c>
  403b3c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  403b40:	add	x0, x0, #0x6b8
  403b44:	adrp	x1, 41f000 <__fxstatat@plt+0x1bf10>
  403b48:	add	x1, x1, #0x6c5
  403b4c:	mov	w2, #0x1c9                 	// #457
  403b50:	adrp	x3, 41f000 <__fxstatat@plt+0x1bf10>
  403b54:	add	x3, x3, #0x6ce
  403b58:	bl	403020 <__assert_fail@plt>
  403b5c:	ldur	w8, [x29, #-136]
  403b60:	cmp	w8, #0x2
  403b64:	b.ne	403bb4 <__fxstatat@plt+0xac4>  // b.any
  403b68:	ldr	x8, [sp, #216]
  403b6c:	ldr	x9, [x8]
  403b70:	ldr	x1, [x9]
  403b74:	ldr	x9, [x8]
  403b78:	ldr	x3, [x9, #8]
  403b7c:	mov	w10, #0xffffff9c            	// #-100
  403b80:	mov	w0, w10
  403b84:	mov	w2, w10
  403b88:	mov	w4, #0x1                   	// #1
  403b8c:	bl	413a4c <__fxstatat@plt+0x1095c>
  403b90:	cbz	w0, 403ba4 <__fxstatat@plt+0xab4>
  403b94:	bl	403030 <__errno_location@plt>
  403b98:	ldr	w8, [x0]
  403b9c:	str	w8, [sp, #52]
  403ba0:	b	403bac <__fxstatat@plt+0xabc>
  403ba4:	mov	w8, wzr
  403ba8:	str	w8, [sp, #52]
  403bac:	ldr	w8, [sp, #52]
  403bb0:	stur	w8, [x29, #-68]
  403bb4:	ldur	w8, [x29, #-68]
  403bb8:	cbz	w8, 403c2c <__fxstatat@plt+0xb3c>
  403bbc:	ldr	x8, [sp, #216]
  403bc0:	ldr	x9, [x8]
  403bc4:	ldur	w10, [x29, #-136]
  403bc8:	subs	w10, w10, #0x1
  403bcc:	mov	w0, w10
  403bd0:	sxtw	x11, w0
  403bd4:	mov	x12, #0x8                   	// #8
  403bd8:	mul	x11, x12, x11
  403bdc:	add	x9, x9, x11
  403be0:	ldr	x0, [x9]
  403be4:	bl	40402c <__fxstatat@plt+0xf3c>
  403be8:	tbnz	w0, #0, 403bf0 <__fxstatat@plt+0xb00>
  403bec:	b	403c2c <__fxstatat@plt+0xb3c>
  403bf0:	mov	w8, #0xffffffff            	// #-1
  403bf4:	stur	w8, [x29, #-68]
  403bf8:	ldr	x9, [sp, #216]
  403bfc:	ldr	x10, [x9]
  403c00:	ldur	w8, [x29, #-136]
  403c04:	subs	w8, w8, #0x1
  403c08:	stur	w8, [x29, #-136]
  403c0c:	mov	w0, w8
  403c10:	sxtw	x11, w0
  403c14:	mov	x12, #0x8                   	// #8
  403c18:	mul	x11, x12, x11
  403c1c:	add	x10, x10, x11
  403c20:	ldr	x10, [x10]
  403c24:	str	x10, [x9, #16]
  403c28:	b	403ca8 <__fxstatat@plt+0xbb8>
  403c2c:	ldur	w8, [x29, #-136]
  403c30:	mov	w9, #0x2                   	// #2
  403c34:	cmp	w9, w8
  403c38:	b.ge	403ca8 <__fxstatat@plt+0xbb8>  // b.tcont
  403c3c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  403c40:	add	x0, x0, #0x5ce
  403c44:	bl	403070 <gettext@plt>
  403c48:	ldr	x8, [sp, #216]
  403c4c:	ldr	x9, [x8]
  403c50:	ldur	w10, [x29, #-136]
  403c54:	mov	w11, #0x1                   	// #1
  403c58:	subs	w10, w10, #0x1
  403c5c:	mov	w1, w10
  403c60:	sxtw	x12, w1
  403c64:	mov	x13, #0x8                   	// #8
  403c68:	mul	x12, x13, x12
  403c6c:	add	x9, x9, x12
  403c70:	ldr	x1, [x9]
  403c74:	mov	w10, #0x4                   	// #4
  403c78:	str	x0, [sp, #40]
  403c7c:	mov	w0, w10
  403c80:	str	w11, [sp, #36]
  403c84:	bl	413554 <__fxstatat@plt+0x10464>
  403c88:	ldr	w10, [sp, #36]
  403c8c:	str	x0, [sp, #24]
  403c90:	mov	w0, w10
  403c94:	mov	w11, wzr
  403c98:	mov	w1, w11
  403c9c:	ldr	x2, [sp, #40]
  403ca0:	ldr	x3, [sp, #24]
  403ca4:	bl	402960 <error@plt>
  403ca8:	ldur	w8, [x29, #-112]
  403cac:	cmp	w8, #0x2
  403cb0:	b.ne	403cc0 <__fxstatat@plt+0xbd0>  // b.any
  403cb4:	sub	x8, x29, #0x78
  403cb8:	mov	w9, #0x0                   	// #0
  403cbc:	strb	w9, [x8, #45]
  403cc0:	ldurb	w8, [x29, #-22]
  403cc4:	tbnz	w8, #0, 403ccc <__fxstatat@plt+0xbdc>
  403cc8:	b	403d04 <__fxstatat@plt+0xc14>
  403ccc:	ldur	w8, [x29, #-112]
  403cd0:	cmp	w8, #0x2
  403cd4:	b.ne	403d04 <__fxstatat@plt+0xc14>  // b.any
  403cd8:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  403cdc:	add	x0, x0, #0x6e5
  403ce0:	bl	403070 <gettext@plt>
  403ce4:	mov	w8, wzr
  403ce8:	str	x0, [sp, #16]
  403cec:	mov	w0, w8
  403cf0:	mov	w1, w8
  403cf4:	ldr	x2, [sp, #16]
  403cf8:	bl	402960 <error@plt>
  403cfc:	mov	w0, #0x1                   	// #1
  403d00:	bl	40320c <__fxstatat@plt+0x11c>
  403d04:	ldurb	w8, [x29, #-22]
  403d08:	tbnz	w8, #0, 403d10 <__fxstatat@plt+0xc20>
  403d0c:	b	403d30 <__fxstatat@plt+0xc40>
  403d10:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  403d14:	add	x0, x0, #0x71e
  403d18:	bl	403070 <gettext@plt>
  403d1c:	ldr	x8, [sp, #216]
  403d20:	ldr	x1, [x8, #104]
  403d24:	bl	40e6d4 <__fxstatat@plt+0xb5e4>
  403d28:	str	w0, [sp, #12]
  403d2c:	b	403d38 <__fxstatat@plt+0xc48>
  403d30:	mov	w8, wzr
  403d34:	str	w8, [sp, #12]
  403d38:	ldr	w8, [sp, #12]
  403d3c:	stur	w8, [x29, #-120]
  403d40:	ldr	x9, [sp, #216]
  403d44:	ldr	x0, [x9, #112]
  403d48:	bl	40dc14 <__fxstatat@plt+0xab24>
  403d4c:	bl	40cc70 <__fxstatat@plt+0x9b80>
  403d50:	ldr	x9, [sp, #216]
  403d54:	ldr	x10, [x9, #16]
  403d58:	cbz	x10, 403e18 <__fxstatat@plt+0xd28>
  403d5c:	ldur	w8, [x29, #-136]
  403d60:	mov	w9, #0x2                   	// #2
  403d64:	cmp	w9, w8
  403d68:	b.gt	403d74 <__fxstatat@plt+0xc84>
  403d6c:	sub	x0, x29, #0x78
  403d70:	bl	405dbc <__fxstatat@plt+0x2ccc>
  403d74:	mov	w8, #0x1                   	// #1
  403d78:	sturb	w8, [x29, #-21]
  403d7c:	str	wzr, [sp, #228]
  403d80:	ldr	w8, [sp, #228]
  403d84:	ldur	w9, [x29, #-136]
  403d88:	cmp	w8, w9
  403d8c:	b.ge	403e14 <__fxstatat@plt+0xd24>  // b.tcont
  403d90:	ldr	w8, [sp, #228]
  403d94:	add	w8, w8, #0x1
  403d98:	ldur	w9, [x29, #-136]
  403d9c:	cmp	w8, w9
  403da0:	cset	w8, eq  // eq = none
  403da4:	sub	x10, x29, #0x78
  403da8:	mov	w9, #0x1                   	// #1
  403dac:	and	w8, w8, w9
  403db0:	strb	w8, [x10, #49]
  403db4:	ldr	x11, [sp, #216]
  403db8:	ldr	x12, [x11]
  403dbc:	ldrsw	x13, [sp, #228]
  403dc0:	mov	x14, #0x8                   	// #8
  403dc4:	mul	x13, x14, x13
  403dc8:	add	x12, x12, x13
  403dcc:	ldr	x0, [x12]
  403dd0:	ldr	x1, [x11, #16]
  403dd4:	and	w2, w9, #0x1
  403dd8:	mov	x3, x10
  403ddc:	str	w9, [sp, #8]
  403de0:	bl	404114 <__fxstatat@plt+0x1024>
  403de4:	and	w8, w0, #0x1
  403de8:	ldurb	w9, [x29, #-21]
  403dec:	and	w9, w9, #0x1
  403df0:	tst	w9, w8
  403df4:	cset	w8, ne  // ne = any
  403df8:	ldr	w9, [sp, #8]
  403dfc:	and	w8, w8, w9
  403e00:	sturb	w8, [x29, #-21]
  403e04:	ldr	w8, [sp, #228]
  403e08:	add	w8, w8, #0x1
  403e0c:	str	w8, [sp, #228]
  403e10:	b	403d80 <__fxstatat@plt+0xc90>
  403e14:	b	403e5c <__fxstatat@plt+0xd6c>
  403e18:	sub	x8, x29, #0x78
  403e1c:	mov	w9, #0x1                   	// #1
  403e20:	strb	w9, [x8, #49]
  403e24:	ldr	x10, [sp, #216]
  403e28:	ldr	x11, [x10]
  403e2c:	ldr	x0, [x11]
  403e30:	ldr	x11, [x10]
  403e34:	ldr	x1, [x11, #8]
  403e38:	mov	w9, #0x1                   	// #1
  403e3c:	mov	w12, wzr
  403e40:	and	w2, w12, #0x1
  403e44:	mov	x3, x8
  403e48:	str	w9, [sp, #4]
  403e4c:	bl	404114 <__fxstatat@plt+0x1024>
  403e50:	ldr	w9, [sp, #4]
  403e54:	and	w12, w0, w9
  403e58:	sturb	w12, [x29, #-21]
  403e5c:	ldurb	w8, [x29, #-21]
  403e60:	mov	w9, #0x1                   	// #1
  403e64:	mov	w10, wzr
  403e68:	tst	w8, #0x1
  403e6c:	csel	w0, w10, w9, ne  // ne = any
  403e70:	add	sp, sp, #0x200
  403e74:	ldr	x28, [sp, #16]
  403e78:	ldp	x29, x30, [sp], #32
  403e7c:	ret
  403e80:	sub	sp, sp, #0x40
  403e84:	stp	x29, x30, [sp, #48]
  403e88:	add	x29, sp, #0x30
  403e8c:	mov	w8, #0x0                   	// #0
  403e90:	mov	w9, #0x1                   	// #1
  403e94:	mov	w10, #0x2                   	// #2
  403e98:	mov	w11, #0x4                   	// #4
  403e9c:	mov	w12, #0x1                   	// #1
  403ea0:	mov	w13, wzr
  403ea4:	mov	x14, xzr
  403ea8:	stur	x0, [x29, #-8]
  403eac:	sturb	w8, [x29, #-9]
  403eb0:	ldur	x0, [x29, #-8]
  403eb4:	stur	w8, [x29, #-16]
  403eb8:	stur	w9, [x29, #-20]
  403ebc:	str	w10, [sp, #24]
  403ec0:	str	w11, [sp, #20]
  403ec4:	str	w12, [sp, #16]
  403ec8:	str	w13, [sp, #12]
  403ecc:	str	x14, [sp]
  403ed0:	bl	408b88 <__fxstatat@plt+0x5a98>
  403ed4:	ldur	x14, [x29, #-8]
  403ed8:	ldur	w8, [x29, #-16]
  403edc:	strb	w8, [x14, #20]
  403ee0:	ldur	x14, [x29, #-8]
  403ee4:	ldur	w9, [x29, #-20]
  403ee8:	str	w9, [x14, #56]
  403eec:	ldur	x14, [x29, #-8]
  403ef0:	ldr	w10, [sp, #24]
  403ef4:	str	w10, [x14, #4]
  403ef8:	ldur	x14, [x29, #-8]
  403efc:	strb	w8, [x14, #21]
  403f00:	ldur	x14, [x29, #-8]
  403f04:	strb	w8, [x14, #22]
  403f08:	ldur	x14, [x29, #-8]
  403f0c:	strb	w8, [x14, #23]
  403f10:	ldur	x14, [x29, #-8]
  403f14:	ldr	w11, [sp, #20]
  403f18:	str	w11, [x14, #8]
  403f1c:	ldur	x14, [x29, #-8]
  403f20:	ldr	w12, [sp, #16]
  403f24:	strb	w12, [x14, #24]
  403f28:	ldur	x14, [x29, #-8]
  403f2c:	strb	w8, [x14, #25]
  403f30:	ldur	x14, [x29, #-8]
  403f34:	strb	w8, [x14, #28]
  403f38:	ldur	x14, [x29, #-8]
  403f3c:	strb	w12, [x14, #29]
  403f40:	ldur	x14, [x29, #-8]
  403f44:	strb	w12, [x14, #34]
  403f48:	ldur	x14, [x29, #-8]
  403f4c:	strb	w12, [x14, #30]
  403f50:	ldur	x14, [x29, #-8]
  403f54:	strb	w12, [x14, #31]
  403f58:	ldur	x14, [x29, #-8]
  403f5c:	strb	w8, [x14, #32]
  403f60:	ldurb	w13, [x29, #-9]
  403f64:	ldur	x14, [x29, #-8]
  403f68:	and	w13, w13, w9
  403f6c:	strb	w13, [x14, #37]
  403f70:	ldur	x14, [x29, #-8]
  403f74:	strb	w8, [x14, #33]
  403f78:	ldur	x14, [x29, #-8]
  403f7c:	strb	w8, [x14, #41]
  403f80:	ldur	x14, [x29, #-8]
  403f84:	strb	w12, [x14, #35]
  403f88:	ldur	x14, [x29, #-8]
  403f8c:	strb	w8, [x14, #36]
  403f90:	ldur	x14, [x29, #-8]
  403f94:	strb	w8, [x14, #38]
  403f98:	ldur	x14, [x29, #-8]
  403f9c:	strb	w12, [x14, #39]
  403fa0:	ldur	x14, [x29, #-8]
  403fa4:	strb	w8, [x14, #40]
  403fa8:	ldur	x14, [x29, #-8]
  403fac:	strb	w12, [x14, #42]
  403fb0:	ldur	x14, [x29, #-8]
  403fb4:	str	w10, [x14, #12]
  403fb8:	ldur	x14, [x29, #-8]
  403fbc:	strb	w8, [x14, #44]
  403fc0:	ldur	x14, [x29, #-8]
  403fc4:	strb	w8, [x14, #43]
  403fc8:	ldur	x14, [x29, #-8]
  403fcc:	str	wzr, [x14, #16]
  403fd0:	ldr	w0, [sp, #12]
  403fd4:	bl	402f40 <isatty@plt>
  403fd8:	cmp	w0, #0x0
  403fdc:	cset	w8, ne  // ne = any
  403fe0:	ldur	x14, [x29, #-8]
  403fe4:	ldur	w9, [x29, #-20]
  403fe8:	and	w8, w8, w9
  403fec:	strb	w8, [x14, #47]
  403ff0:	ldur	x14, [x29, #-8]
  403ff4:	ldur	w8, [x29, #-16]
  403ff8:	strb	w8, [x14, #48]
  403ffc:	ldur	x14, [x29, #-8]
  404000:	strb	w8, [x14, #45]
  404004:	ldur	x14, [x29, #-8]
  404008:	strb	w8, [x14, #46]
  40400c:	ldur	x14, [x29, #-8]
  404010:	ldr	x15, [sp]
  404014:	str	x15, [x14, #64]
  404018:	ldur	x14, [x29, #-8]
  40401c:	str	x15, [x14, #72]
  404020:	ldp	x29, x30, [sp, #48]
  404024:	add	sp, sp, #0x40
  404028:	ret
  40402c:	sub	sp, sp, #0xd0
  404030:	stp	x29, x30, [sp, #192]
  404034:	add	x29, sp, #0xc0
  404038:	sub	x8, x29, #0x8
  40403c:	add	x1, sp, #0x38
  404040:	str	x0, [x8]
  404044:	ldr	x0, [x8]
  404048:	str	x8, [sp, #40]
  40404c:	bl	41ef20 <__fxstatat@plt+0x1be30>
  404050:	cbnz	w0, 404060 <__fxstatat@plt+0xf70>
  404054:	mov	w8, wzr
  404058:	str	w8, [sp, #36]
  40405c:	b	40406c <__fxstatat@plt+0xf7c>
  404060:	bl	403030 <__errno_location@plt>
  404064:	ldr	w8, [x0]
  404068:	str	w8, [sp, #36]
  40406c:	ldr	w8, [sp, #36]
  404070:	str	w8, [sp, #52]
  404074:	ldr	w8, [sp, #52]
  404078:	mov	w9, #0x0                   	// #0
  40407c:	str	w9, [sp, #32]
  404080:	cbnz	w8, 404098 <__fxstatat@plt+0xfa8>
  404084:	ldr	w8, [sp, #72]
  404088:	and	w8, w8, #0xf000
  40408c:	cmp	w8, #0x4, lsl #12
  404090:	cset	w8, eq  // eq = none
  404094:	str	w8, [sp, #32]
  404098:	ldr	w8, [sp, #32]
  40409c:	and	w8, w8, #0x1
  4040a0:	strb	w8, [sp, #51]
  4040a4:	ldr	w8, [sp, #52]
  4040a8:	cbz	w8, 404100 <__fxstatat@plt+0x1010>
  4040ac:	ldr	w8, [sp, #52]
  4040b0:	cmp	w8, #0x2
  4040b4:	b.eq	404100 <__fxstatat@plt+0x1010>  // b.none
  4040b8:	ldr	w1, [sp, #52]
  4040bc:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  4040c0:	add	x0, x0, #0x5ba
  4040c4:	str	w1, [sp, #28]
  4040c8:	bl	403070 <gettext@plt>
  4040cc:	ldr	x8, [sp, #40]
  4040d0:	ldr	x1, [x8]
  4040d4:	mov	w9, #0x4                   	// #4
  4040d8:	str	x0, [sp, #16]
  4040dc:	mov	w0, w9
  4040e0:	bl	413554 <__fxstatat@plt+0x10464>
  4040e4:	mov	w9, #0x1                   	// #1
  4040e8:	str	x0, [sp, #8]
  4040ec:	mov	w0, w9
  4040f0:	ldr	w1, [sp, #28]
  4040f4:	ldr	x2, [sp, #16]
  4040f8:	ldr	x3, [sp, #8]
  4040fc:	bl	402960 <error@plt>
  404100:	ldrb	w8, [sp, #51]
  404104:	and	w0, w8, #0x1
  404108:	ldp	x29, x30, [sp, #192]
  40410c:	add	sp, sp, #0xd0
  404110:	ret
  404114:	sub	sp, sp, #0x50
  404118:	stp	x29, x30, [sp, #64]
  40411c:	add	x29, sp, #0x40
  404120:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  404124:	add	x8, x8, #0x4e0
  404128:	stur	x0, [x29, #-8]
  40412c:	stur	x1, [x29, #-16]
  404130:	and	w9, w2, #0x1
  404134:	sturb	w9, [x29, #-17]
  404138:	str	x3, [sp, #32]
  40413c:	ldrb	w9, [x8]
  404140:	tbnz	w9, #0, 404148 <__fxstatat@plt+0x1058>
  404144:	b	404150 <__fxstatat@plt+0x1060>
  404148:	ldur	x0, [x29, #-8]
  40414c:	bl	40edf8 <__fxstatat@plt+0xbd08>
  404150:	ldurb	w8, [x29, #-17]
  404154:	tbnz	w8, #0, 40415c <__fxstatat@plt+0x106c>
  404158:	b	4041b0 <__fxstatat@plt+0x10c0>
  40415c:	ldur	x0, [x29, #-8]
  404160:	bl	40ecd8 <__fxstatat@plt+0xbbe8>
  404164:	str	x0, [sp, #16]
  404168:	ldur	x0, [x29, #-16]
  40416c:	ldr	x1, [sp, #16]
  404170:	mov	x8, xzr
  404174:	mov	x2, x8
  404178:	bl	40f6b8 <__fxstatat@plt+0xc5c8>
  40417c:	str	x0, [sp, #8]
  404180:	ldr	x0, [sp, #8]
  404184:	bl	40edf8 <__fxstatat@plt+0xbd08>
  404188:	ldur	x8, [x29, #-8]
  40418c:	ldr	x1, [sp, #8]
  404190:	ldr	x2, [sp, #32]
  404194:	mov	x0, x8
  404198:	bl	4041dc <__fxstatat@plt+0x10ec>
  40419c:	and	w9, w0, #0x1
  4041a0:	strb	w9, [sp, #31]
  4041a4:	ldr	x0, [sp, #8]
  4041a8:	bl	402e10 <free@plt>
  4041ac:	b	4041c8 <__fxstatat@plt+0x10d8>
  4041b0:	ldur	x0, [x29, #-8]
  4041b4:	ldur	x1, [x29, #-16]
  4041b8:	ldr	x2, [sp, #32]
  4041bc:	bl	4041dc <__fxstatat@plt+0x10ec>
  4041c0:	and	w8, w0, #0x1
  4041c4:	strb	w8, [sp, #31]
  4041c8:	ldrb	w8, [sp, #31]
  4041cc:	and	w0, w8, #0x1
  4041d0:	ldp	x29, x30, [sp, #64]
  4041d4:	add	sp, sp, #0x50
  4041d8:	ret
  4041dc:	sub	sp, sp, #0x80
  4041e0:	stp	x29, x30, [sp, #112]
  4041e4:	add	x29, sp, #0x70
  4041e8:	sub	x4, x29, #0x19
  4041ec:	sub	x5, x29, #0x1a
  4041f0:	stur	x0, [x29, #-8]
  4041f4:	stur	x1, [x29, #-16]
  4041f8:	stur	x2, [x29, #-24]
  4041fc:	ldur	x0, [x29, #-8]
  404200:	ldur	x1, [x29, #-16]
  404204:	ldur	x3, [x29, #-24]
  404208:	mov	w8, #0x1                   	// #1
  40420c:	mov	w9, wzr
  404210:	and	w2, w9, #0x1
  404214:	str	w8, [sp, #12]
  404218:	bl	405e5c <__fxstatat@plt+0x2d6c>
  40421c:	ldr	w8, [sp, #12]
  404220:	and	w9, w0, w8
  404224:	sturb	w9, [x29, #-27]
  404228:	ldurb	w9, [x29, #-27]
  40422c:	tbnz	w9, #0, 404234 <__fxstatat@plt+0x1144>
  404230:	b	404320 <__fxstatat@plt+0x1230>
  404234:	ldurb	w8, [x29, #-25]
  404238:	tbnz	w8, #0, 404240 <__fxstatat@plt+0x1150>
  40423c:	b	404254 <__fxstatat@plt+0x1164>
  404240:	mov	x8, xzr
  404244:	stur	x8, [x29, #-40]
  404248:	mov	w9, #0x0                   	// #0
  40424c:	sturb	w9, [x29, #-27]
  404250:	b	404274 <__fxstatat@plt+0x1184>
  404254:	ldurb	w8, [x29, #-26]
  404258:	tbnz	w8, #0, 404260 <__fxstatat@plt+0x1170>
  40425c:	b	40426c <__fxstatat@plt+0x117c>
  404260:	mov	x8, xzr
  404264:	stur	x8, [x29, #-40]
  404268:	b	404274 <__fxstatat@plt+0x1184>
  40426c:	ldur	x8, [x29, #-8]
  404270:	stur	x8, [x29, #-40]
  404274:	ldur	x8, [x29, #-40]
  404278:	cbz	x8, 404320 <__fxstatat@plt+0x1230>
  40427c:	add	x8, sp, #0x28
  404280:	mov	x0, x8
  404284:	str	x8, [sp]
  404288:	bl	404334 <__fxstatat@plt+0x1244>
  40428c:	ldur	x8, [x29, #-24]
  404290:	ldrb	w9, [x8, #46]
  404294:	and	w9, w9, #0x1
  404298:	ldr	x8, [sp]
  40429c:	strb	w9, [x8, #26]
  4042a0:	ldur	x10, [x29, #-40]
  4042a4:	add	x11, sp, #0x10
  4042a8:	str	x10, [sp, #16]
  4042ac:	mov	x10, xzr
  4042b0:	str	x10, [x11, #8]
  4042b4:	mov	x0, x11
  4042b8:	mov	x1, x8
  4042bc:	bl	404418 <__fxstatat@plt+0x1328>
  4042c0:	str	w0, [sp, #36]
  4042c4:	ldr	w9, [sp, #36]
  4042c8:	cmp	w9, #0x2
  4042cc:	b.eq	4042e8 <__fxstatat@plt+0x11f8>  // b.none
  4042d0:	ldr	w8, [sp, #36]
  4042d4:	cmp	w8, #0x3
  4042d8:	b.eq	4042e8 <__fxstatat@plt+0x11f8>  // b.none
  4042dc:	ldr	w8, [sp, #36]
  4042e0:	cmp	w8, #0x4
  4042e4:	b.ne	4042ec <__fxstatat@plt+0x11fc>  // b.any
  4042e8:	b	40430c <__fxstatat@plt+0x121c>
  4042ec:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  4042f0:	add	x0, x0, #0xad9
  4042f4:	adrp	x1, 41f000 <__fxstatat@plt+0x1bf10>
  4042f8:	add	x1, x1, #0x6c5
  4042fc:	mov	w2, #0xef                  	// #239
  404300:	adrp	x3, 41f000 <__fxstatat@plt+0x1bf10>
  404304:	add	x3, x3, #0xaef
  404308:	bl	403020 <__assert_fail@plt>
  40430c:	ldr	w8, [sp, #36]
  404310:	cmp	w8, #0x4
  404314:	b.ne	404320 <__fxstatat@plt+0x1230>  // b.any
  404318:	mov	w8, #0x0                   	// #0
  40431c:	sturb	w8, [x29, #-27]
  404320:	ldurb	w8, [x29, #-27]
  404324:	and	w0, w8, #0x1
  404328:	ldp	x29, x30, [sp, #112]
  40432c:	add	sp, sp, #0x80
  404330:	ret
  404334:	sub	sp, sp, #0x30
  404338:	stp	x29, x30, [sp, #32]
  40433c:	add	x29, sp, #0x20
  404340:	mov	w8, #0x0                   	// #0
  404344:	mov	w9, #0x1                   	// #1
  404348:	mov	w10, #0x5                   	// #5
  40434c:	adrp	x11, 432000 <__fxstatat@plt+0x2ef10>
  404350:	add	x11, x11, #0x4e8
  404354:	stur	x0, [x29, #-8]
  404358:	ldur	x12, [x29, #-8]
  40435c:	strb	w8, [x12]
  404360:	ldur	x12, [x29, #-8]
  404364:	strb	w9, [x12, #10]
  404368:	ldur	x12, [x29, #-8]
  40436c:	strb	w9, [x12, #9]
  404370:	ldur	x12, [x29, #-8]
  404374:	strb	w8, [x12, #8]
  404378:	ldur	x12, [x29, #-8]
  40437c:	str	w10, [x12, #4]
  404380:	ldur	x12, [x29, #-8]
  404384:	strb	w8, [x12, #25]
  404388:	ldur	x12, [x29, #-8]
  40438c:	strb	w8, [x12, #26]
  404390:	ldur	x12, [x29, #-8]
  404394:	strb	w9, [x12, #27]
  404398:	mov	x0, x11
  40439c:	bl	413e78 <__fxstatat@plt+0x10d88>
  4043a0:	ldur	x11, [x29, #-8]
  4043a4:	str	x0, [x11, #16]
  4043a8:	ldur	x11, [x29, #-8]
  4043ac:	ldr	x11, [x11, #16]
  4043b0:	cbnz	x11, 404400 <__fxstatat@plt+0x1310>
  4043b4:	bl	403030 <__errno_location@plt>
  4043b8:	ldr	w1, [x0]
  4043bc:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  4043c0:	add	x0, x0, #0xb34
  4043c4:	stur	w1, [x29, #-12]
  4043c8:	bl	403070 <gettext@plt>
  4043cc:	mov	w8, #0x4                   	// #4
  4043d0:	str	x0, [sp, #8]
  4043d4:	mov	w0, w8
  4043d8:	adrp	x1, 420000 <__fxstatat@plt+0x1cf10>
  4043dc:	add	x1, x1, #0xe82
  4043e0:	bl	413554 <__fxstatat@plt+0x10464>
  4043e4:	mov	w8, #0x1                   	// #1
  4043e8:	str	x0, [sp]
  4043ec:	mov	w0, w8
  4043f0:	ldur	w1, [x29, #-12]
  4043f4:	ldr	x2, [sp, #8]
  4043f8:	ldr	x3, [sp]
  4043fc:	bl	402960 <error@plt>
  404400:	ldur	x8, [x29, #-8]
  404404:	mov	w9, #0x0                   	// #0
  404408:	strb	w9, [x8, #24]
  40440c:	ldp	x29, x30, [sp, #32]
  404410:	add	sp, sp, #0x30
  404414:	ret
  404418:	sub	sp, sp, #0x60
  40441c:	stp	x29, x30, [sp, #80]
  404420:	add	x29, sp, #0x50
  404424:	mov	w8, #0x2                   	// #2
  404428:	stur	x0, [x29, #-8]
  40442c:	stur	x1, [x29, #-16]
  404430:	stur	w8, [x29, #-20]
  404434:	ldur	x9, [x29, #-8]
  404438:	ldr	x9, [x9]
  40443c:	cbz	x9, 4045a8 <__fxstatat@plt+0x14b8>
  404440:	mov	w8, #0x218                 	// #536
  404444:	stur	w8, [x29, #-24]
  404448:	ldur	x9, [x29, #-16]
  40444c:	ldrb	w8, [x9, #8]
  404450:	tbnz	w8, #0, 404458 <__fxstatat@plt+0x1368>
  404454:	b	404464 <__fxstatat@plt+0x1374>
  404458:	ldur	w8, [x29, #-24]
  40445c:	orr	w8, w8, #0x40
  404460:	stur	w8, [x29, #-24]
  404464:	ldur	x0, [x29, #-8]
  404468:	ldur	w1, [x29, #-24]
  40446c:	mov	x8, xzr
  404470:	mov	x2, x8
  404474:	bl	4172b0 <__fxstatat@plt+0x141c0>
  404478:	stur	x0, [x29, #-32]
  40447c:	ldur	x0, [x29, #-32]
  404480:	bl	4189c0 <__fxstatat@plt+0x158d0>
  404484:	str	x0, [sp, #40]
  404488:	ldr	x8, [sp, #40]
  40448c:	cbnz	x8, 4044d8 <__fxstatat@plt+0x13e8>
  404490:	bl	403030 <__errno_location@plt>
  404494:	ldr	w8, [x0]
  404498:	cbz	w8, 4044d4 <__fxstatat@plt+0x13e4>
  40449c:	bl	403030 <__errno_location@plt>
  4044a0:	ldr	w1, [x0]
  4044a4:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  4044a8:	add	x0, x0, #0xdbc
  4044ac:	str	w1, [sp, #32]
  4044b0:	bl	403070 <gettext@plt>
  4044b4:	mov	w8, wzr
  4044b8:	str	x0, [sp, #24]
  4044bc:	mov	w0, w8
  4044c0:	ldr	w1, [sp, #32]
  4044c4:	ldr	x2, [sp, #24]
  4044c8:	bl	402960 <error@plt>
  4044cc:	mov	w8, #0x4                   	// #4
  4044d0:	stur	w8, [x29, #-20]
  4044d4:	b	404564 <__fxstatat@plt+0x1474>
  4044d8:	ldur	x0, [x29, #-32]
  4044dc:	ldr	x1, [sp, #40]
  4044e0:	ldur	x2, [x29, #-16]
  4044e4:	bl	4045b8 <__fxstatat@plt+0x14c8>
  4044e8:	str	w0, [sp, #36]
  4044ec:	ldr	w8, [sp, #36]
  4044f0:	cmp	w8, #0x2
  4044f4:	b.eq	404510 <__fxstatat@plt+0x1420>  // b.none
  4044f8:	ldr	w8, [sp, #36]
  4044fc:	cmp	w8, #0x3
  404500:	b.eq	404510 <__fxstatat@plt+0x1420>  // b.none
  404504:	ldr	w8, [sp, #36]
  404508:	cmp	w8, #0x4
  40450c:	b.ne	404514 <__fxstatat@plt+0x1424>  // b.any
  404510:	b	404534 <__fxstatat@plt+0x1444>
  404514:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  404518:	add	x0, x0, #0xdcc
  40451c:	adrp	x1, 41f000 <__fxstatat@plt+0x1bf10>
  404520:	add	x1, x1, #0xddd
  404524:	mov	w2, #0x261                 	// #609
  404528:	adrp	x3, 41f000 <__fxstatat@plt+0x1bf10>
  40452c:	add	x3, x3, #0xdea
  404530:	bl	403020 <__assert_fail@plt>
  404534:	ldr	w8, [sp, #36]
  404538:	cmp	w8, #0x4
  40453c:	b.eq	404558 <__fxstatat@plt+0x1468>  // b.none
  404540:	ldr	w8, [sp, #36]
  404544:	cmp	w8, #0x3
  404548:	b.ne	404560 <__fxstatat@plt+0x1470>  // b.any
  40454c:	ldur	w8, [x29, #-20]
  404550:	cmp	w8, #0x2
  404554:	b.ne	404560 <__fxstatat@plt+0x1470>  // b.any
  404558:	ldr	w8, [sp, #36]
  40455c:	stur	w8, [x29, #-20]
  404560:	b	40447c <__fxstatat@plt+0x138c>
  404564:	ldur	x0, [x29, #-32]
  404568:	bl	418748 <__fxstatat@plt+0x15658>
  40456c:	cbz	w0, 4045a8 <__fxstatat@plt+0x14b8>
  404570:	bl	403030 <__errno_location@plt>
  404574:	ldr	w1, [x0]
  404578:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  40457c:	add	x0, x0, #0xe26
  404580:	str	w1, [sp, #20]
  404584:	bl	403070 <gettext@plt>
  404588:	mov	w8, wzr
  40458c:	str	x0, [sp, #8]
  404590:	mov	w0, w8
  404594:	ldr	w1, [sp, #20]
  404598:	ldr	x2, [sp, #8]
  40459c:	bl	402960 <error@plt>
  4045a0:	mov	w8, #0x4                   	// #4
  4045a4:	stur	w8, [x29, #-20]
  4045a8:	ldur	w0, [x29, #-20]
  4045ac:	ldp	x29, x30, [sp, #80]
  4045b0:	add	sp, sp, #0x60
  4045b4:	ret
  4045b8:	stp	x29, x30, [sp, #-32]!
  4045bc:	str	x28, [sp, #16]
  4045c0:	mov	x29, sp
  4045c4:	sub	sp, sp, #0x200
  4045c8:	stur	x0, [x29, #-16]
  4045cc:	stur	x1, [x29, #-24]
  4045d0:	stur	x2, [x29, #-32]
  4045d4:	ldur	x8, [x29, #-24]
  4045d8:	ldrh	w9, [x8, #108]
  4045dc:	subs	w9, w9, #0x1
  4045e0:	mov	w8, w9
  4045e4:	ubfx	x8, x8, #0, #32
  4045e8:	cmp	x8, #0xc
  4045ec:	stur	x8, [x29, #-200]
  4045f0:	b.hi	404cf0 <__fxstatat@plt+0x1c00>  // b.pmore
  4045f4:	adrp	x8, 41f000 <__fxstatat@plt+0x1bf10>
  4045f8:	add	x8, x8, #0xd88
  4045fc:	ldur	x11, [x29, #-200]
  404600:	ldrsw	x10, [x8, x11, lsl #2]
  404604:	add	x9, x8, x10
  404608:	br	x9
  40460c:	ldur	x8, [x29, #-32]
  404610:	ldrb	w9, [x8, #9]
  404614:	tbnz	w9, #0, 4046c8 <__fxstatat@plt+0x15d8>
  404618:	ldur	x8, [x29, #-32]
  40461c:	ldrb	w9, [x8, #10]
  404620:	tbnz	w9, #0, 404628 <__fxstatat@plt+0x1538>
  404624:	b	404640 <__fxstatat@plt+0x1550>
  404628:	ldur	x8, [x29, #-16]
  40462c:	ldr	w0, [x8, #44]
  404630:	ldur	x8, [x29, #-24]
  404634:	ldr	x1, [x8, #48]
  404638:	bl	404d68 <__fxstatat@plt+0x1c78>
  40463c:	tbnz	w0, #0, 4046c8 <__fxstatat@plt+0x15d8>
  404640:	ldur	x8, [x29, #-32]
  404644:	ldrb	w9, [x8, #10]
  404648:	mov	w10, #0x15                  	// #21
  40464c:	mov	w11, #0x27                  	// #39
  404650:	tst	w9, #0x1
  404654:	csel	w9, w11, w10, ne  // ne = any
  404658:	stur	w9, [x29, #-36]
  40465c:	ldur	w1, [x29, #-36]
  404660:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  404664:	add	x0, x0, #0xe37
  404668:	stur	w1, [x29, #-204]
  40466c:	bl	403070 <gettext@plt>
  404670:	ldur	x8, [x29, #-24]
  404674:	ldr	x1, [x8, #56]
  404678:	mov	w9, #0x4                   	// #4
  40467c:	stur	x0, [x29, #-216]
  404680:	mov	w0, w9
  404684:	stur	w9, [x29, #-220]
  404688:	bl	413554 <__fxstatat@plt+0x10464>
  40468c:	mov	w9, wzr
  404690:	stur	x0, [x29, #-232]
  404694:	mov	w0, w9
  404698:	ldur	w1, [x29, #-204]
  40469c:	ldur	x2, [x29, #-216]
  4046a0:	ldur	x3, [x29, #-232]
  4046a4:	bl	402960 <error@plt>
  4046a8:	ldur	x0, [x29, #-24]
  4046ac:	bl	404e54 <__fxstatat@plt+0x1d64>
  4046b0:	ldur	x0, [x29, #-16]
  4046b4:	ldur	x1, [x29, #-24]
  4046b8:	bl	404eb4 <__fxstatat@plt+0x1dc4>
  4046bc:	ldur	w9, [x29, #-220]
  4046c0:	stur	w9, [x29, #-4]
  4046c4:	b	404d54 <__fxstatat@plt+0x1c64>
  4046c8:	ldur	x8, [x29, #-24]
  4046cc:	ldr	x8, [x8, #88]
  4046d0:	cbnz	x8, 404a50 <__fxstatat@plt+0x1960>
  4046d4:	ldur	x8, [x29, #-24]
  4046d8:	ldr	x0, [x8, #48]
  4046dc:	bl	40ecd8 <__fxstatat@plt+0xbbe8>
  4046e0:	bl	404ef4 <__fxstatat@plt+0x1e04>
  4046e4:	tbnz	w0, #0, 4046ec <__fxstatat@plt+0x15fc>
  4046e8:	b	404794 <__fxstatat@plt+0x16a4>
  4046ec:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  4046f0:	add	x0, x0, #0xe48
  4046f4:	bl	403070 <gettext@plt>
  4046f8:	mov	w8, wzr
  4046fc:	stur	x0, [x29, #-240]
  404700:	mov	w0, w8
  404704:	mov	w9, #0x4                   	// #4
  404708:	mov	w1, w9
  40470c:	adrp	x2, 41f000 <__fxstatat@plt+0x1bf10>
  404710:	add	x2, x2, #0xe7c
  404714:	stur	w8, [x29, #-244]
  404718:	stur	w9, [x29, #-248]
  40471c:	bl	413464 <__fxstatat@plt+0x10374>
  404720:	mov	w8, #0x1                   	// #1
  404724:	str	x0, [sp, #256]
  404728:	mov	w0, w8
  40472c:	ldur	w1, [x29, #-248]
  404730:	adrp	x2, 41f000 <__fxstatat@plt+0x1bf10>
  404734:	add	x2, x2, #0xe7b
  404738:	bl	413464 <__fxstatat@plt+0x10374>
  40473c:	ldur	x10, [x29, #-24]
  404740:	ldr	x2, [x10, #56]
  404744:	mov	w8, #0x2                   	// #2
  404748:	str	x0, [sp, #248]
  40474c:	mov	w0, w8
  404750:	ldur	w1, [x29, #-248]
  404754:	bl	413464 <__fxstatat@plt+0x10374>
  404758:	ldur	w8, [x29, #-244]
  40475c:	str	x0, [sp, #240]
  404760:	mov	w0, w8
  404764:	mov	w1, w8
  404768:	ldur	x2, [x29, #-240]
  40476c:	ldr	x3, [sp, #256]
  404770:	ldr	x4, [sp, #248]
  404774:	ldr	x5, [sp, #240]
  404778:	bl	402960 <error@plt>
  40477c:	ldur	x0, [x29, #-16]
  404780:	ldur	x1, [x29, #-24]
  404784:	bl	404eb4 <__fxstatat@plt+0x1dc4>
  404788:	ldur	w8, [x29, #-248]
  40478c:	stur	w8, [x29, #-4]
  404790:	b	404d54 <__fxstatat@plt+0x1c64>
  404794:	ldur	x8, [x29, #-32]
  404798:	ldr	x8, [x8, #16]
  40479c:	cbz	x8, 4048e0 <__fxstatat@plt+0x17f0>
  4047a0:	ldur	x8, [x29, #-24]
  4047a4:	ldr	x8, [x8, #128]
  4047a8:	ldur	x9, [x29, #-32]
  4047ac:	ldr	x9, [x9, #16]
  4047b0:	ldr	x9, [x9]
  4047b4:	cmp	x8, x9
  4047b8:	b.ne	4048e0 <__fxstatat@plt+0x17f0>  // b.any
  4047bc:	ldur	x8, [x29, #-24]
  4047c0:	ldr	x8, [x8, #120]
  4047c4:	ldur	x9, [x29, #-32]
  4047c8:	ldr	x9, [x9, #16]
  4047cc:	ldr	x9, [x9, #8]
  4047d0:	cmp	x8, x9
  4047d4:	b.ne	4048e0 <__fxstatat@plt+0x17f0>  // b.any
  4047d8:	ldur	x8, [x29, #-24]
  4047dc:	ldr	x0, [x8, #56]
  4047e0:	adrp	x1, 420000 <__fxstatat@plt+0x1cf10>
  4047e4:	add	x1, x1, #0xe82
  4047e8:	bl	402d90 <strcmp@plt>
  4047ec:	cbnz	w0, 404834 <__fxstatat@plt+0x1744>
  4047f0:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  4047f4:	add	x0, x0, #0xe7e
  4047f8:	bl	403070 <gettext@plt>
  4047fc:	ldur	x8, [x29, #-24]
  404800:	ldr	x1, [x8, #56]
  404804:	mov	w9, #0x4                   	// #4
  404808:	str	x0, [sp, #232]
  40480c:	mov	w0, w9
  404810:	bl	413554 <__fxstatat@plt+0x10464>
  404814:	mov	w9, wzr
  404818:	str	x0, [sp, #224]
  40481c:	mov	w0, w9
  404820:	mov	w1, w9
  404824:	ldr	x2, [sp, #232]
  404828:	ldr	x3, [sp, #224]
  40482c:	bl	402960 <error@plt>
  404830:	b	4048a4 <__fxstatat@plt+0x17b4>
  404834:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  404838:	add	x0, x0, #0xeab
  40483c:	bl	403070 <gettext@plt>
  404840:	ldur	x8, [x29, #-24]
  404844:	ldr	x2, [x8, #56]
  404848:	mov	w9, wzr
  40484c:	str	x0, [sp, #216]
  404850:	mov	w0, w9
  404854:	mov	w10, #0x4                   	// #4
  404858:	mov	w1, w10
  40485c:	str	w9, [sp, #212]
  404860:	str	w10, [sp, #208]
  404864:	bl	413464 <__fxstatat@plt+0x10374>
  404868:	mov	w9, #0x1                   	// #1
  40486c:	str	x0, [sp, #200]
  404870:	mov	w0, w9
  404874:	ldr	w1, [sp, #208]
  404878:	adrp	x2, 420000 <__fxstatat@plt+0x1cf10>
  40487c:	add	x2, x2, #0xe82
  404880:	bl	413464 <__fxstatat@plt+0x10374>
  404884:	ldr	w9, [sp, #212]
  404888:	str	x0, [sp, #192]
  40488c:	mov	w0, w9
  404890:	mov	w1, w9
  404894:	ldr	x2, [sp, #216]
  404898:	ldr	x3, [sp, #200]
  40489c:	ldr	x4, [sp, #192]
  4048a0:	bl	402960 <error@plt>
  4048a4:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  4048a8:	add	x0, x0, #0xee5
  4048ac:	bl	403070 <gettext@plt>
  4048b0:	mov	w8, wzr
  4048b4:	str	x0, [sp, #184]
  4048b8:	mov	w0, w8
  4048bc:	mov	w1, w8
  4048c0:	ldr	x2, [sp, #184]
  4048c4:	bl	402960 <error@plt>
  4048c8:	ldur	x0, [x29, #-16]
  4048cc:	ldur	x1, [x29, #-24]
  4048d0:	bl	404eb4 <__fxstatat@plt+0x1dc4>
  4048d4:	mov	w8, #0x4                   	// #4
  4048d8:	stur	w8, [x29, #-4]
  4048dc:	b	404d54 <__fxstatat@plt+0x1c64>
  4048e0:	ldur	x8, [x29, #-32]
  4048e4:	ldrb	w9, [x8, #24]
  4048e8:	tbnz	w9, #0, 4048f0 <__fxstatat@plt+0x1800>
  4048ec:	b	404a50 <__fxstatat@plt+0x1960>
  4048f0:	mov	w8, #0x0                   	// #0
  4048f4:	sturb	w8, [x29, #-37]
  4048f8:	ldur	x9, [x29, #-24]
  4048fc:	ldr	x0, [x9, #48]
  404900:	adrp	x1, 41f000 <__fxstatat@plt+0x1bf10>
  404904:	add	x1, x1, #0xe7b
  404908:	mov	x9, xzr
  40490c:	mov	x2, x9
  404910:	bl	40f6b8 <__fxstatat@plt+0xc5c8>
  404914:	stur	x0, [x29, #-48]
  404918:	ldur	x9, [x29, #-48]
  40491c:	cbz	x9, 404930 <__fxstatat@plt+0x1840>
  404920:	ldur	x0, [x29, #-48]
  404924:	sub	x1, x29, #0xb0
  404928:	bl	41ef40 <__fxstatat@plt+0x1be50>
  40492c:	cbz	w0, 4049a4 <__fxstatat@plt+0x18b4>
  404930:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  404934:	add	x0, x0, #0xf16
  404938:	bl	403070 <gettext@plt>
  40493c:	ldur	x2, [x29, #-48]
  404940:	mov	w8, wzr
  404944:	str	x0, [sp, #176]
  404948:	mov	w0, w8
  40494c:	mov	w9, #0x4                   	// #4
  404950:	mov	w1, w9
  404954:	str	w8, [sp, #172]
  404958:	str	w9, [sp, #168]
  40495c:	bl	413464 <__fxstatat@plt+0x10374>
  404960:	ldur	x10, [x29, #-24]
  404964:	ldr	x2, [x10, #48]
  404968:	mov	w8, #0x1                   	// #1
  40496c:	str	x0, [sp, #160]
  404970:	mov	w0, w8
  404974:	ldr	w1, [sp, #168]
  404978:	bl	413464 <__fxstatat@plt+0x10374>
  40497c:	ldr	w8, [sp, #172]
  404980:	str	x0, [sp, #152]
  404984:	mov	w0, w8
  404988:	mov	w1, w8
  40498c:	ldr	x2, [sp, #176]
  404990:	ldr	x3, [sp, #160]
  404994:	ldr	x4, [sp, #152]
  404998:	bl	402960 <error@plt>
  40499c:	mov	w8, #0x1                   	// #1
  4049a0:	sturb	w8, [x29, #-37]
  4049a4:	ldur	x0, [x29, #-48]
  4049a8:	bl	402e10 <free@plt>
  4049ac:	ldurb	w8, [x29, #-37]
  4049b0:	tbnz	w8, #0, 4049c8 <__fxstatat@plt+0x18d8>
  4049b4:	ldur	x8, [x29, #-16]
  4049b8:	ldr	x8, [x8, #24]
  4049bc:	ldur	x9, [x29, #-176]
  4049c0:	cmp	x8, x9
  4049c4:	b.eq	404a50 <__fxstatat@plt+0x1960>  // b.none
  4049c8:	ldurb	w8, [x29, #-37]
  4049cc:	tbnz	w8, #0, 404a38 <__fxstatat@plt+0x1948>
  4049d0:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  4049d4:	add	x0, x0, #0xf35
  4049d8:	bl	403070 <gettext@plt>
  4049dc:	ldur	x8, [x29, #-24]
  4049e0:	ldr	x1, [x8, #56]
  4049e4:	mov	w9, #0x4                   	// #4
  4049e8:	str	x0, [sp, #144]
  4049ec:	mov	w0, w9
  4049f0:	bl	413554 <__fxstatat@plt+0x10464>
  4049f4:	mov	w9, wzr
  4049f8:	str	x0, [sp, #136]
  4049fc:	mov	w0, w9
  404a00:	mov	w1, w9
  404a04:	ldr	x2, [sp, #144]
  404a08:	ldr	x3, [sp, #136]
  404a0c:	str	w9, [sp, #132]
  404a10:	bl	402960 <error@plt>
  404a14:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  404a18:	add	x0, x0, #0xf63
  404a1c:	bl	403070 <gettext@plt>
  404a20:	ldr	w9, [sp, #132]
  404a24:	str	x0, [sp, #120]
  404a28:	mov	w0, w9
  404a2c:	mov	w1, w9
  404a30:	ldr	x2, [sp, #120]
  404a34:	bl	402960 <error@plt>
  404a38:	ldur	x0, [x29, #-16]
  404a3c:	ldur	x1, [x29, #-24]
  404a40:	bl	404eb4 <__fxstatat@plt+0x1dc4>
  404a44:	mov	w8, #0x4                   	// #4
  404a48:	stur	w8, [x29, #-4]
  404a4c:	b	404d54 <__fxstatat@plt+0x1c64>
  404a50:	ldur	x0, [x29, #-16]
  404a54:	ldur	x1, [x29, #-24]
  404a58:	ldur	x3, [x29, #-32]
  404a5c:	mov	w8, #0x1                   	// #1
  404a60:	and	w2, w8, #0x1
  404a64:	mov	w4, #0x2                   	// #2
  404a68:	sub	x5, x29, #0xb4
  404a6c:	bl	404f88 <__fxstatat@plt+0x1e98>
  404a70:	stur	w0, [x29, #-184]
  404a74:	ldur	w8, [x29, #-184]
  404a78:	cmp	w8, #0x2
  404a7c:	b.ne	404ab4 <__fxstatat@plt+0x19c4>  // b.any
  404a80:	ldur	w8, [x29, #-180]
  404a84:	cmp	w8, #0x4
  404a88:	b.ne	404ab4 <__fxstatat@plt+0x19c4>  // b.any
  404a8c:	ldur	x0, [x29, #-16]
  404a90:	ldur	x1, [x29, #-24]
  404a94:	ldur	x2, [x29, #-32]
  404a98:	mov	w8, #0x1                   	// #1
  404a9c:	and	w3, w8, #0x1
  404aa0:	bl	4053fc <__fxstatat@plt+0x230c>
  404aa4:	stur	w0, [x29, #-184]
  404aa8:	ldur	x0, [x29, #-16]
  404aac:	ldur	x1, [x29, #-24]
  404ab0:	bl	404eb4 <__fxstatat@plt+0x1dc4>
  404ab4:	ldur	w8, [x29, #-184]
  404ab8:	cmp	w8, #0x2
  404abc:	b.eq	404ad4 <__fxstatat@plt+0x19e4>  // b.none
  404ac0:	ldur	x0, [x29, #-24]
  404ac4:	bl	404e54 <__fxstatat@plt+0x1d64>
  404ac8:	ldur	x0, [x29, #-16]
  404acc:	ldur	x1, [x29, #-24]
  404ad0:	bl	404eb4 <__fxstatat@plt+0x1dc4>
  404ad4:	ldur	w8, [x29, #-184]
  404ad8:	stur	w8, [x29, #-4]
  404adc:	b	404d54 <__fxstatat@plt+0x1c64>
  404ae0:	ldur	x8, [x29, #-24]
  404ae4:	ldrh	w9, [x8, #108]
  404ae8:	cmp	w9, #0x6
  404aec:	b.ne	404b88 <__fxstatat@plt+0x1a98>  // b.any
  404af0:	ldur	x8, [x29, #-32]
  404af4:	ldrb	w9, [x8, #8]
  404af8:	tbnz	w9, #0, 404b00 <__fxstatat@plt+0x1a10>
  404afc:	b	404b88 <__fxstatat@plt+0x1a98>
  404b00:	ldur	x8, [x29, #-24]
  404b04:	ldr	x8, [x8, #88]
  404b08:	mov	x9, xzr
  404b0c:	cmp	x9, x8
  404b10:	cset	w10, ge  // ge = tcont
  404b14:	tbnz	w10, #0, 404b88 <__fxstatat@plt+0x1a98>
  404b18:	ldur	x8, [x29, #-24]
  404b1c:	ldr	x8, [x8, #120]
  404b20:	ldur	x9, [x29, #-16]
  404b24:	ldr	x9, [x9, #24]
  404b28:	cmp	x8, x9
  404b2c:	b.eq	404b88 <__fxstatat@plt+0x1a98>  // b.none
  404b30:	ldur	x0, [x29, #-24]
  404b34:	bl	404e54 <__fxstatat@plt+0x1d64>
  404b38:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  404b3c:	add	x0, x0, #0xf35
  404b40:	bl	403070 <gettext@plt>
  404b44:	ldur	x8, [x29, #-24]
  404b48:	ldr	x1, [x8, #56]
  404b4c:	mov	w9, #0x4                   	// #4
  404b50:	str	x0, [sp, #112]
  404b54:	mov	w0, w9
  404b58:	str	w9, [sp, #108]
  404b5c:	bl	413554 <__fxstatat@plt+0x10464>
  404b60:	mov	w9, wzr
  404b64:	str	x0, [sp, #96]
  404b68:	mov	w0, w9
  404b6c:	mov	w1, w9
  404b70:	ldr	x2, [sp, #112]
  404b74:	ldr	x3, [sp, #96]
  404b78:	bl	402960 <error@plt>
  404b7c:	ldr	w9, [sp, #108]
  404b80:	stur	w9, [x29, #-4]
  404b84:	b	404d54 <__fxstatat@plt+0x1c64>
  404b88:	ldur	x8, [x29, #-24]
  404b8c:	ldrh	w9, [x8, #108]
  404b90:	mov	w10, #0x1                   	// #1
  404b94:	cmp	w9, #0x6
  404b98:	str	w10, [sp, #92]
  404b9c:	b.eq	404bb4 <__fxstatat@plt+0x1ac4>  // b.none
  404ba0:	ldur	x8, [x29, #-24]
  404ba4:	ldrh	w9, [x8, #108]
  404ba8:	cmp	w9, #0x4
  404bac:	cset	w9, eq  // eq = none
  404bb0:	str	w9, [sp, #92]
  404bb4:	ldr	w8, [sp, #92]
  404bb8:	mov	w9, #0x1                   	// #1
  404bbc:	and	w8, w8, w9
  404bc0:	sturb	w8, [x29, #-185]
  404bc4:	ldur	x0, [x29, #-16]
  404bc8:	ldur	x1, [x29, #-24]
  404bcc:	ldurb	w8, [x29, #-185]
  404bd0:	ldur	x3, [x29, #-32]
  404bd4:	and	w2, w8, #0x1
  404bd8:	mov	w4, #0x3                   	// #3
  404bdc:	mov	x10, xzr
  404be0:	mov	x5, x10
  404be4:	bl	404f88 <__fxstatat@plt+0x1e98>
  404be8:	stur	w0, [x29, #-192]
  404bec:	ldur	w8, [x29, #-192]
  404bf0:	cmp	w8, #0x2
  404bf4:	b.eq	404c04 <__fxstatat@plt+0x1b14>  // b.none
  404bf8:	ldur	w8, [x29, #-192]
  404bfc:	stur	w8, [x29, #-4]
  404c00:	b	404d54 <__fxstatat@plt+0x1c64>
  404c04:	ldur	x0, [x29, #-16]
  404c08:	ldur	x1, [x29, #-24]
  404c0c:	ldur	x2, [x29, #-32]
  404c10:	ldurb	w8, [x29, #-185]
  404c14:	and	w3, w8, #0x1
  404c18:	bl	4053fc <__fxstatat@plt+0x230c>
  404c1c:	stur	w0, [x29, #-4]
  404c20:	b	404d54 <__fxstatat@plt+0x1c64>
  404c24:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  404c28:	add	x0, x0, #0xf88
  404c2c:	bl	403070 <gettext@plt>
  404c30:	ldur	x8, [x29, #-24]
  404c34:	ldr	x2, [x8, #56]
  404c38:	mov	w9, wzr
  404c3c:	str	x0, [sp, #80]
  404c40:	mov	w0, w9
  404c44:	mov	w1, #0x3                   	// #3
  404c48:	str	w9, [sp, #76]
  404c4c:	bl	4136d0 <__fxstatat@plt+0x105e0>
  404c50:	ldr	w9, [sp, #76]
  404c54:	str	x0, [sp, #64]
  404c58:	mov	w0, w9
  404c5c:	mov	w1, w9
  404c60:	ldr	x2, [sp, #80]
  404c64:	ldr	x3, [sp, #64]
  404c68:	bl	402960 <error@plt>
  404c6c:	ldur	x0, [x29, #-16]
  404c70:	ldur	x1, [x29, #-24]
  404c74:	bl	404eb4 <__fxstatat@plt+0x1dc4>
  404c78:	mov	w8, #0x4                   	// #4
  404c7c:	stur	w8, [x29, #-4]
  404c80:	b	404d54 <__fxstatat@plt+0x1c64>
  404c84:	ldur	x8, [x29, #-24]
  404c88:	ldr	w1, [x8, #64]
  404c8c:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  404c90:	add	x0, x0, #0x42
  404c94:	str	w1, [sp, #60]
  404c98:	bl	403070 <gettext@plt>
  404c9c:	ldur	x8, [x29, #-24]
  404ca0:	ldr	x2, [x8, #56]
  404ca4:	mov	w9, wzr
  404ca8:	str	x0, [sp, #48]
  404cac:	mov	w0, w9
  404cb0:	mov	w1, #0x3                   	// #3
  404cb4:	str	w9, [sp, #44]
  404cb8:	bl	4136d0 <__fxstatat@plt+0x105e0>
  404cbc:	ldr	w9, [sp, #44]
  404cc0:	str	x0, [sp, #32]
  404cc4:	mov	w0, w9
  404cc8:	ldr	w1, [sp, #60]
  404ccc:	ldr	x2, [sp, #48]
  404cd0:	ldr	x3, [sp, #32]
  404cd4:	bl	402960 <error@plt>
  404cd8:	ldur	x0, [x29, #-16]
  404cdc:	ldur	x1, [x29, #-24]
  404ce0:	bl	404eb4 <__fxstatat@plt+0x1dc4>
  404ce4:	mov	w9, #0x4                   	// #4
  404ce8:	stur	w9, [x29, #-4]
  404cec:	b	404d54 <__fxstatat@plt+0x1c64>
  404cf0:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  404cf4:	add	x0, x0, #0x57
  404cf8:	bl	403070 <gettext@plt>
  404cfc:	ldur	x8, [x29, #-24]
  404d00:	ldrh	w3, [x8, #108]
  404d04:	ldur	x8, [x29, #-24]
  404d08:	ldr	x2, [x8, #56]
  404d0c:	mov	w9, wzr
  404d10:	str	x0, [sp, #24]
  404d14:	mov	w0, w9
  404d18:	mov	w1, #0x3                   	// #3
  404d1c:	str	w3, [sp, #20]
  404d20:	str	w9, [sp, #16]
  404d24:	bl	4136d0 <__fxstatat@plt+0x105e0>
  404d28:	ldr	w9, [sp, #16]
  404d2c:	str	x0, [sp, #8]
  404d30:	mov	w0, w9
  404d34:	mov	w1, w9
  404d38:	ldr	x2, [sp, #24]
  404d3c:	ldr	w3, [sp, #20]
  404d40:	ldr	x4, [sp, #8]
  404d44:	adrp	x5, 420000 <__fxstatat@plt+0x1cf10>
  404d48:	add	x5, x5, #0x8f
  404d4c:	bl	402960 <error@plt>
  404d50:	bl	402d00 <abort@plt>
  404d54:	ldur	w0, [x29, #-4]
  404d58:	add	sp, sp, #0x200
  404d5c:	ldr	x28, [sp, #16]
  404d60:	ldp	x29, x30, [sp], #32
  404d64:	ret
  404d68:	sub	sp, sp, #0x40
  404d6c:	stp	x29, x30, [sp, #48]
  404d70:	add	x29, sp, #0x30
  404d74:	mov	w2, #0xc900                	// #51456
  404d78:	stur	w0, [x29, #-8]
  404d7c:	stur	x1, [x29, #-16]
  404d80:	ldur	w0, [x29, #-8]
  404d84:	ldur	x1, [x29, #-16]
  404d88:	bl	403000 <openat@plt>
  404d8c:	str	w0, [sp, #8]
  404d90:	ldr	w8, [sp, #8]
  404d94:	cmp	w8, #0x0
  404d98:	cset	w8, ge  // ge = tcont
  404d9c:	tbnz	w8, #0, 404db0 <__fxstatat@plt+0x1cc0>
  404da0:	mov	w8, wzr
  404da4:	and	w8, w8, #0x1
  404da8:	sturb	w8, [x29, #-1]
  404dac:	b	404e40 <__fxstatat@plt+0x1d50>
  404db0:	ldr	w0, [sp, #8]
  404db4:	bl	402ce0 <fdopendir@plt>
  404db8:	str	x0, [sp, #24]
  404dbc:	ldr	x8, [sp, #24]
  404dc0:	cbnz	x8, 404ddc <__fxstatat@plt+0x1cec>
  404dc4:	ldr	w0, [sp, #8]
  404dc8:	bl	402cb0 <close@plt>
  404dcc:	mov	w8, wzr
  404dd0:	and	w8, w8, #0x1
  404dd4:	sturb	w8, [x29, #-1]
  404dd8:	b	404e40 <__fxstatat@plt+0x1d50>
  404ddc:	bl	403030 <__errno_location@plt>
  404de0:	str	wzr, [x0]
  404de4:	ldr	x0, [sp, #24]
  404de8:	bl	405638 <__fxstatat@plt+0x2548>
  404dec:	str	x0, [sp, #16]
  404df0:	bl	403030 <__errno_location@plt>
  404df4:	ldr	w8, [x0]
  404df8:	str	w8, [sp, #12]
  404dfc:	ldr	x0, [sp, #24]
  404e00:	bl	402ca0 <closedir@plt>
  404e04:	ldr	x9, [sp, #16]
  404e08:	cbz	x9, 404e1c <__fxstatat@plt+0x1d2c>
  404e0c:	mov	w8, wzr
  404e10:	and	w8, w8, #0x1
  404e14:	sturb	w8, [x29, #-1]
  404e18:	b	404e40 <__fxstatat@plt+0x1d50>
  404e1c:	ldr	w8, [sp, #12]
  404e20:	mov	w9, wzr
  404e24:	mov	w10, #0x1                   	// #1
  404e28:	cmp	w8, #0x0
  404e2c:	csel	w8, w10, w9, eq  // eq = none
  404e30:	cmp	w8, #0x0
  404e34:	cset	w8, ne  // ne = any
  404e38:	and	w8, w8, #0x1
  404e3c:	sturb	w8, [x29, #-1]
  404e40:	ldurb	w8, [x29, #-1]
  404e44:	and	w0, w8, #0x1
  404e48:	ldp	x29, x30, [sp, #48]
  404e4c:	add	sp, sp, #0x40
  404e50:	ret
  404e54:	sub	sp, sp, #0x10
  404e58:	str	x0, [sp, #8]
  404e5c:	ldr	x8, [sp, #8]
  404e60:	ldr	x8, [x8, #8]
  404e64:	str	x8, [sp]
  404e68:	ldr	x8, [sp]
  404e6c:	ldr	x8, [x8, #88]
  404e70:	mov	x9, xzr
  404e74:	cmp	x9, x8
  404e78:	cset	w10, gt
  404e7c:	tbnz	w10, #0, 404eac <__fxstatat@plt+0x1dbc>
  404e80:	ldr	x8, [sp]
  404e84:	ldr	x8, [x8, #32]
  404e88:	cbz	x8, 404e90 <__fxstatat@plt+0x1da0>
  404e8c:	b	404eac <__fxstatat@plt+0x1dbc>
  404e90:	ldr	x8, [sp]
  404e94:	mov	x9, #0x1                   	// #1
  404e98:	str	x9, [x8, #32]
  404e9c:	ldr	x8, [sp]
  404ea0:	ldr	x8, [x8, #8]
  404ea4:	str	x8, [sp]
  404ea8:	b	404e68 <__fxstatat@plt+0x1d78>
  404eac:	add	sp, sp, #0x10
  404eb0:	ret
  404eb4:	sub	sp, sp, #0x30
  404eb8:	stp	x29, x30, [sp, #32]
  404ebc:	add	x29, sp, #0x20
  404ec0:	mov	w2, #0x4                   	// #4
  404ec4:	stur	x0, [x29, #-8]
  404ec8:	str	x1, [sp, #16]
  404ecc:	ldur	x0, [x29, #-8]
  404ed0:	ldr	x1, [sp, #16]
  404ed4:	bl	41a864 <__fxstatat@plt+0x17774>
  404ed8:	ldur	x8, [x29, #-8]
  404edc:	mov	x0, x8
  404ee0:	bl	4189c0 <__fxstatat@plt+0x158d0>
  404ee4:	str	x0, [sp, #8]
  404ee8:	ldp	x29, x30, [sp, #32]
  404eec:	add	sp, sp, #0x30
  404ef0:	ret
  404ef4:	sub	sp, sp, #0x20
  404ef8:	str	x0, [sp, #16]
  404efc:	ldr	x8, [sp, #16]
  404f00:	ldrb	w9, [x8]
  404f04:	cmp	w9, #0x2e
  404f08:	b.ne	404f6c <__fxstatat@plt+0x1e7c>  // b.any
  404f0c:	ldr	x8, [sp, #16]
  404f10:	ldr	x9, [sp, #16]
  404f14:	ldrb	w10, [x9, #1]
  404f18:	cmp	w10, #0x2e
  404f1c:	cset	w10, eq  // eq = none
  404f20:	and	w10, w10, #0x1
  404f24:	add	w10, w10, #0x1
  404f28:	mov	w0, w10
  404f2c:	sxtw	x9, w0
  404f30:	add	x8, x8, x9
  404f34:	ldrb	w10, [x8]
  404f38:	strb	w10, [sp, #15]
  404f3c:	ldrb	w10, [sp, #15]
  404f40:	mov	w11, #0x1                   	// #1
  404f44:	str	w11, [sp, #8]
  404f48:	cbz	w10, 404f5c <__fxstatat@plt+0x1e6c>
  404f4c:	ldrb	w8, [sp, #15]
  404f50:	cmp	w8, #0x2f
  404f54:	cset	w8, eq  // eq = none
  404f58:	str	w8, [sp, #8]
  404f5c:	ldr	w8, [sp, #8]
  404f60:	and	w8, w8, #0x1
  404f64:	strb	w8, [sp, #31]
  404f68:	b	404f78 <__fxstatat@plt+0x1e88>
  404f6c:	mov	w8, wzr
  404f70:	and	w8, w8, #0x1
  404f74:	strb	w8, [sp, #31]
  404f78:	ldrb	w8, [sp, #31]
  404f7c:	and	w0, w8, #0x1
  404f80:	add	sp, sp, #0x20
  404f84:	ret
  404f88:	sub	sp, sp, #0x170
  404f8c:	stp	x29, x30, [sp, #336]
  404f90:	str	x28, [sp, #352]
  404f94:	add	x29, sp, #0x150
  404f98:	stur	x0, [x29, #-16]
  404f9c:	stur	x1, [x29, #-24]
  404fa0:	and	w8, w2, #0x1
  404fa4:	sturb	w8, [x29, #-25]
  404fa8:	stur	x3, [x29, #-40]
  404fac:	stur	w4, [x29, #-44]
  404fb0:	stur	x5, [x29, #-56]
  404fb4:	ldur	x9, [x29, #-16]
  404fb8:	ldr	w8, [x9, #44]
  404fbc:	stur	w8, [x29, #-60]
  404fc0:	ldur	x9, [x29, #-24]
  404fc4:	ldr	x9, [x9, #56]
  404fc8:	stur	x9, [x29, #-72]
  404fcc:	ldur	x9, [x29, #-24]
  404fd0:	ldr	x9, [x9, #48]
  404fd4:	stur	x9, [x29, #-80]
  404fd8:	ldur	x9, [x29, #-56]
  404fdc:	cbz	x9, 404fec <__fxstatat@plt+0x1efc>
  404fe0:	ldur	x8, [x29, #-56]
  404fe4:	mov	w9, #0x2                   	// #2
  404fe8:	str	w9, [x8]
  404fec:	add	x8, sp, #0x80
  404ff0:	str	x8, [sp, #120]
  404ff4:	ldr	x0, [sp, #120]
  404ff8:	bl	405680 <__fxstatat@plt+0x2590>
  404ffc:	ldurb	w9, [x29, #-25]
  405000:	mov	w10, wzr
  405004:	mov	w11, #0x4                   	// #4
  405008:	tst	w9, #0x1
  40500c:	csel	w9, w11, w10, ne  // ne = any
  405010:	str	w9, [sp, #116]
  405014:	str	wzr, [sp, #112]
  405018:	mov	w9, #0x0                   	// #0
  40501c:	strb	w9, [sp, #111]
  405020:	ldur	x8, [x29, #-56]
  405024:	cbz	x8, 405058 <__fxstatat@plt+0x1f68>
  405028:	ldur	w0, [x29, #-60]
  40502c:	ldur	x1, [x29, #-80]
  405030:	bl	404d68 <__fxstatat@plt+0x1c78>
  405034:	and	w8, w0, #0x1
  405038:	strb	w8, [sp, #111]
  40503c:	ldrb	w8, [sp, #111]
  405040:	mov	w9, #0x3                   	// #3
  405044:	mov	w10, #0x4                   	// #4
  405048:	tst	w8, #0x1
  40504c:	csel	w8, w10, w9, ne  // ne = any
  405050:	ldur	x11, [x29, #-56]
  405054:	str	w8, [x11]
  405058:	ldur	x8, [x29, #-24]
  40505c:	ldr	x8, [x8, #32]
  405060:	cbz	x8, 405070 <__fxstatat@plt+0x1f80>
  405064:	mov	w8, #0x3                   	// #3
  405068:	stur	w8, [x29, #-4]
  40506c:	b	4053e8 <__fxstatat@plt+0x22f8>
  405070:	ldur	x8, [x29, #-40]
  405074:	ldr	w9, [x8, #4]
  405078:	cmp	w9, #0x5
  40507c:	b.ne	40508c <__fxstatat@plt+0x1f9c>  // b.any
  405080:	mov	w8, #0x2                   	// #2
  405084:	stur	w8, [x29, #-4]
  405088:	b	4053e8 <__fxstatat@plt+0x22f8>
  40508c:	str	wzr, [sp, #104]
  405090:	ldur	x8, [x29, #-40]
  405094:	ldrb	w9, [x8]
  405098:	tbnz	w9, #0, 4050e8 <__fxstatat@plt+0x1ff8>
  40509c:	ldur	x8, [x29, #-40]
  4050a0:	ldr	w9, [x8, #4]
  4050a4:	cmp	w9, #0x3
  4050a8:	b.eq	4050bc <__fxstatat@plt+0x1fcc>  // b.none
  4050ac:	ldur	x8, [x29, #-40]
  4050b0:	ldrb	w9, [x8, #25]
  4050b4:	tbnz	w9, #0, 4050bc <__fxstatat@plt+0x1fcc>
  4050b8:	b	4050e8 <__fxstatat@plt+0x1ff8>
  4050bc:	ldr	w8, [sp, #116]
  4050c0:	cmp	w8, #0xa
  4050c4:	b.eq	4050e8 <__fxstatat@plt+0x1ff8>  // b.none
  4050c8:	ldur	w0, [x29, #-60]
  4050cc:	ldur	x1, [x29, #-80]
  4050d0:	ldr	x2, [sp, #120]
  4050d4:	bl	4056a0 <__fxstatat@plt+0x25b0>
  4050d8:	str	w0, [sp, #112]
  4050dc:	bl	403030 <__errno_location@plt>
  4050e0:	ldr	w8, [x0]
  4050e4:	str	w8, [sp, #104]
  4050e8:	ldr	w8, [sp, #112]
  4050ec:	cbnz	w8, 405100 <__fxstatat@plt+0x2010>
  4050f0:	ldur	x8, [x29, #-40]
  4050f4:	ldr	w9, [x8, #4]
  4050f8:	cmp	w9, #0x3
  4050fc:	b.ne	4053e0 <__fxstatat@plt+0x22f0>  // b.any
  405100:	ldr	w8, [sp, #112]
  405104:	mov	w9, wzr
  405108:	cmp	w9, w8
  40510c:	cset	w8, gt
  405110:	tbnz	w8, #0, 405188 <__fxstatat@plt+0x2098>
  405114:	ldr	w8, [sp, #116]
  405118:	cbnz	w8, 405188 <__fxstatat@plt+0x2098>
  40511c:	ldur	w0, [x29, #-60]
  405120:	ldur	x1, [x29, #-80]
  405124:	ldr	x2, [sp, #120]
  405128:	mov	w3, #0x100                 	// #256
  40512c:	bl	405758 <__fxstatat@plt+0x2668>
  405130:	cbnz	w0, 405174 <__fxstatat@plt+0x2084>
  405134:	ldr	x8, [sp, #120]
  405138:	ldr	w9, [x8, #16]
  40513c:	and	w9, w9, #0xf000
  405140:	cmp	w9, #0xa, lsl #12
  405144:	b.ne	405154 <__fxstatat@plt+0x2064>  // b.any
  405148:	mov	w8, #0xa                   	// #10
  40514c:	str	w8, [sp, #116]
  405150:	b	405170 <__fxstatat@plt+0x2080>
  405154:	ldr	x8, [sp, #120]
  405158:	ldr	w9, [x8, #16]
  40515c:	and	w9, w9, #0xf000
  405160:	cmp	w9, #0x4, lsl #12
  405164:	b.ne	405170 <__fxstatat@plt+0x2080>  // b.any
  405168:	mov	w8, #0x4                   	// #4
  40516c:	str	w8, [sp, #116]
  405170:	b	405188 <__fxstatat@plt+0x2098>
  405174:	mov	w8, #0xffffffff            	// #-1
  405178:	str	w8, [sp, #112]
  40517c:	bl	403030 <__errno_location@plt>
  405180:	ldr	w8, [x0]
  405184:	str	w8, [sp, #104]
  405188:	ldr	w8, [sp, #112]
  40518c:	mov	w9, wzr
  405190:	cmp	w9, w8
  405194:	cset	w8, gt
  405198:	tbnz	w8, #0, 40521c <__fxstatat@plt+0x212c>
  40519c:	ldr	w8, [sp, #116]
  4051a0:	cmp	w8, #0x4
  4051a4:	str	w8, [sp, #92]
  4051a8:	b.eq	4051e8 <__fxstatat@plt+0x20f8>  // b.none
  4051ac:	b	4051b0 <__fxstatat@plt+0x20c0>
  4051b0:	ldr	w8, [sp, #92]
  4051b4:	cmp	w8, #0xa
  4051b8:	cset	w9, eq  // eq = none
  4051bc:	eor	w9, w9, #0x1
  4051c0:	tbnz	w9, #0, 40521c <__fxstatat@plt+0x212c>
  4051c4:	b	4051c8 <__fxstatat@plt+0x20d8>
  4051c8:	ldur	x8, [x29, #-40]
  4051cc:	ldr	w9, [x8, #4]
  4051d0:	cmp	w9, #0x3
  4051d4:	b.eq	4051e4 <__fxstatat@plt+0x20f4>  // b.none
  4051d8:	mov	w8, #0x2                   	// #2
  4051dc:	stur	w8, [x29, #-4]
  4051e0:	b	4053e8 <__fxstatat@plt+0x22f8>
  4051e4:	b	40521c <__fxstatat@plt+0x212c>
  4051e8:	ldur	x8, [x29, #-40]
  4051ec:	ldrb	w9, [x8, #9]
  4051f0:	tbnz	w9, #0, 40521c <__fxstatat@plt+0x212c>
  4051f4:	ldur	x8, [x29, #-40]
  4051f8:	ldrb	w9, [x8, #10]
  4051fc:	tbnz	w9, #0, 405204 <__fxstatat@plt+0x2114>
  405200:	b	40520c <__fxstatat@plt+0x211c>
  405204:	ldrb	w8, [sp, #111]
  405208:	tbnz	w8, #0, 40521c <__fxstatat@plt+0x212c>
  40520c:	mov	w8, #0xffffffff            	// #-1
  405210:	str	w8, [sp, #112]
  405214:	mov	w8, #0x15                  	// #21
  405218:	str	w8, [sp, #104]
  40521c:	ldur	x1, [x29, #-72]
  405220:	mov	w0, #0x4                   	// #4
  405224:	bl	413554 <__fxstatat@plt+0x10464>
  405228:	str	x0, [sp, #96]
  40522c:	ldr	w8, [sp, #112]
  405230:	cmp	w8, #0x0
  405234:	cset	w8, ge  // ge = tcont
  405238:	tbnz	w8, #0, 405278 <__fxstatat@plt+0x2188>
  40523c:	ldr	w1, [sp, #104]
  405240:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  405244:	add	x0, x0, #0xe37
  405248:	str	w1, [sp, #88]
  40524c:	bl	403070 <gettext@plt>
  405250:	ldr	x3, [sp, #96]
  405254:	mov	w8, wzr
  405258:	str	x0, [sp, #80]
  40525c:	mov	w0, w8
  405260:	ldr	w1, [sp, #88]
  405264:	ldr	x2, [sp, #80]
  405268:	bl	402960 <error@plt>
  40526c:	mov	w8, #0x4                   	// #4
  405270:	stur	w8, [x29, #-4]
  405274:	b	4053e8 <__fxstatat@plt+0x22f8>
  405278:	ldr	w8, [sp, #116]
  40527c:	cmp	w8, #0x4
  405280:	b.ne	4052f8 <__fxstatat@plt+0x2208>  // b.any
  405284:	ldur	w8, [x29, #-44]
  405288:	cmp	w8, #0x2
  40528c:	b.ne	4052f8 <__fxstatat@plt+0x2208>  // b.any
  405290:	ldrb	w8, [sp, #111]
  405294:	tbnz	w8, #0, 4052f8 <__fxstatat@plt+0x2208>
  405298:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40529c:	add	x8, x8, #0x4a8
  4052a0:	ldr	x0, [x8]
  4052a4:	ldr	w9, [sp, #112]
  4052a8:	str	x0, [sp, #72]
  4052ac:	cbz	w9, 4052c4 <__fxstatat@plt+0x21d4>
  4052b0:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  4052b4:	add	x0, x0, #0xa5
  4052b8:	bl	403070 <gettext@plt>
  4052bc:	str	x0, [sp, #64]
  4052c0:	b	4052d4 <__fxstatat@plt+0x21e4>
  4052c4:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  4052c8:	add	x0, x0, #0xd5
  4052cc:	bl	403070 <gettext@plt>
  4052d0:	str	x0, [sp, #64]
  4052d4:	ldr	x8, [sp, #64]
  4052d8:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  4052dc:	add	x9, x9, #0x938
  4052e0:	ldr	x2, [x9]
  4052e4:	ldr	x3, [sp, #96]
  4052e8:	ldr	x0, [sp, #72]
  4052ec:	mov	x1, x8
  4052f0:	bl	4030b0 <fprintf@plt>
  4052f4:	b	4053cc <__fxstatat@plt+0x22dc>
  4052f8:	ldur	w0, [x29, #-60]
  4052fc:	ldur	x1, [x29, #-80]
  405300:	ldr	x2, [sp, #120]
  405304:	mov	w3, #0x100                 	// #256
  405308:	bl	405758 <__fxstatat@plt+0x2668>
  40530c:	cbz	w0, 405350 <__fxstatat@plt+0x2260>
  405310:	bl	403030 <__errno_location@plt>
  405314:	ldr	w1, [x0]
  405318:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  40531c:	add	x0, x0, #0xe37
  405320:	str	w1, [sp, #60]
  405324:	bl	403070 <gettext@plt>
  405328:	ldr	x3, [sp, #96]
  40532c:	mov	w8, wzr
  405330:	str	x0, [sp, #48]
  405334:	mov	w0, w8
  405338:	ldr	w1, [sp, #60]
  40533c:	ldr	x2, [sp, #48]
  405340:	bl	402960 <error@plt>
  405344:	mov	w8, #0x4                   	// #4
  405348:	stur	w8, [x29, #-4]
  40534c:	b	4053e8 <__fxstatat@plt+0x22f8>
  405350:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  405354:	add	x8, x8, #0x4a8
  405358:	ldr	x0, [x8]
  40535c:	ldr	w9, [sp, #112]
  405360:	str	x0, [sp, #40]
  405364:	cbz	w9, 40537c <__fxstatat@plt+0x228c>
  405368:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40536c:	add	x0, x0, #0xf5
  405370:	bl	403070 <gettext@plt>
  405374:	str	x0, [sp, #32]
  405378:	b	40538c <__fxstatat@plt+0x229c>
  40537c:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  405380:	add	x0, x0, #0x118
  405384:	bl	403070 <gettext@plt>
  405388:	str	x0, [sp, #32]
  40538c:	ldr	x8, [sp, #32]
  405390:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  405394:	add	x9, x9, #0x938
  405398:	ldr	x2, [x9]
  40539c:	ldr	x0, [sp, #120]
  4053a0:	str	x8, [sp, #24]
  4053a4:	str	x2, [sp, #16]
  4053a8:	bl	40f15c <__fxstatat@plt+0xc06c>
  4053ac:	ldr	x4, [sp, #96]
  4053b0:	ldr	x8, [sp, #40]
  4053b4:	str	x0, [sp, #8]
  4053b8:	mov	x0, x8
  4053bc:	ldr	x1, [sp, #24]
  4053c0:	ldr	x2, [sp, #16]
  4053c4:	ldr	x3, [sp, #8]
  4053c8:	bl	4030b0 <fprintf@plt>
  4053cc:	bl	417704 <__fxstatat@plt+0x14614>
  4053d0:	tbnz	w0, #0, 4053e0 <__fxstatat@plt+0x22f0>
  4053d4:	mov	w8, #0x3                   	// #3
  4053d8:	stur	w8, [x29, #-4]
  4053dc:	b	4053e8 <__fxstatat@plt+0x22f8>
  4053e0:	mov	w8, #0x2                   	// #2
  4053e4:	stur	w8, [x29, #-4]
  4053e8:	ldur	w0, [x29, #-4]
  4053ec:	ldr	x28, [sp, #352]
  4053f0:	ldp	x29, x30, [sp, #336]
  4053f4:	add	sp, sp, #0x170
  4053f8:	ret
  4053fc:	sub	sp, sp, #0x100
  405400:	stp	x29, x30, [sp, #240]
  405404:	add	x29, sp, #0xf0
  405408:	mov	w8, #0x200                 	// #512
  40540c:	mov	w9, wzr
  405410:	mov	w10, #0x1                   	// #1
  405414:	stur	x0, [x29, #-16]
  405418:	stur	x1, [x29, #-24]
  40541c:	stur	x2, [x29, #-32]
  405420:	and	w10, w3, w10
  405424:	sturb	w10, [x29, #-33]
  405428:	ldurb	w10, [x29, #-33]
  40542c:	tst	w10, #0x1
  405430:	csel	w8, w8, w9, ne  // ne = any
  405434:	stur	w8, [x29, #-40]
  405438:	ldur	x11, [x29, #-16]
  40543c:	ldr	w0, [x11, #44]
  405440:	ldur	x11, [x29, #-24]
  405444:	ldr	x1, [x11, #48]
  405448:	ldur	w2, [x29, #-40]
  40544c:	bl	402a20 <unlinkat@plt>
  405450:	cbnz	w0, 4054cc <__fxstatat@plt+0x23dc>
  405454:	ldur	x8, [x29, #-32]
  405458:	ldrb	w9, [x8, #26]
  40545c:	tbnz	w9, #0, 405464 <__fxstatat@plt+0x2374>
  405460:	b	4054c0 <__fxstatat@plt+0x23d0>
  405464:	ldurb	w8, [x29, #-33]
  405468:	tbnz	w8, #0, 405470 <__fxstatat@plt+0x2380>
  40546c:	b	405484 <__fxstatat@plt+0x2394>
  405470:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  405474:	add	x0, x0, #0x12b
  405478:	bl	403070 <gettext@plt>
  40547c:	str	x0, [sp, #64]
  405480:	b	405494 <__fxstatat@plt+0x23a4>
  405484:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  405488:	add	x0, x0, #0x141
  40548c:	bl	403070 <gettext@plt>
  405490:	str	x0, [sp, #64]
  405494:	ldr	x8, [sp, #64]
  405498:	ldur	x9, [x29, #-24]
  40549c:	ldr	x1, [x9, #56]
  4054a0:	mov	w0, #0x4                   	// #4
  4054a4:	str	x8, [sp, #56]
  4054a8:	bl	413554 <__fxstatat@plt+0x10464>
  4054ac:	ldr	x8, [sp, #56]
  4054b0:	str	x0, [sp, #48]
  4054b4:	mov	x0, x8
  4054b8:	ldr	x1, [sp, #48]
  4054bc:	bl	403010 <printf@plt>
  4054c0:	mov	w8, #0x2                   	// #2
  4054c4:	stur	w8, [x29, #-4]
  4054c8:	b	405628 <__fxstatat@plt+0x2538>
  4054cc:	bl	403030 <__errno_location@plt>
  4054d0:	ldr	w8, [x0]
  4054d4:	cmp	w8, #0x1e
  4054d8:	b.ne	405514 <__fxstatat@plt+0x2424>  // b.any
  4054dc:	ldur	x8, [x29, #-16]
  4054e0:	ldr	w0, [x8, #44]
  4054e4:	ldur	x8, [x29, #-24]
  4054e8:	ldr	x1, [x8, #48]
  4054ec:	add	x2, sp, #0x48
  4054f0:	bl	414b58 <__fxstatat@plt+0x11a68>
  4054f4:	cbz	w0, 405508 <__fxstatat@plt+0x2418>
  4054f8:	bl	403030 <__errno_location@plt>
  4054fc:	ldr	w8, [x0]
  405500:	cmp	w8, #0x2
  405504:	b.eq	405514 <__fxstatat@plt+0x2424>  // b.none
  405508:	bl	403030 <__errno_location@plt>
  40550c:	mov	w8, #0x1e                  	// #30
  405510:	str	w8, [x0]
  405514:	ldur	x0, [x29, #-32]
  405518:	str	x0, [sp, #40]
  40551c:	bl	403030 <__errno_location@plt>
  405520:	ldr	w1, [x0]
  405524:	ldr	x0, [sp, #40]
  405528:	bl	40580c <__fxstatat@plt+0x271c>
  40552c:	tbnz	w0, #0, 405534 <__fxstatat@plt+0x2444>
  405530:	b	405540 <__fxstatat@plt+0x2450>
  405534:	mov	w8, #0x2                   	// #2
  405538:	stur	w8, [x29, #-4]
  40553c:	b	405628 <__fxstatat@plt+0x2538>
  405540:	ldur	x8, [x29, #-24]
  405544:	ldrh	w9, [x8, #108]
  405548:	cmp	w9, #0x4
  40554c:	b.ne	4055c8 <__fxstatat@plt+0x24d8>  // b.any
  405550:	bl	403030 <__errno_location@plt>
  405554:	ldr	w8, [x0]
  405558:	cmp	w8, #0x27
  40555c:	b.eq	405590 <__fxstatat@plt+0x24a0>  // b.none
  405560:	bl	403030 <__errno_location@plt>
  405564:	ldr	w8, [x0]
  405568:	cmp	w8, #0x15
  40556c:	b.eq	405590 <__fxstatat@plt+0x24a0>  // b.none
  405570:	bl	403030 <__errno_location@plt>
  405574:	ldr	w8, [x0]
  405578:	cmp	w8, #0x14
  40557c:	b.eq	405590 <__fxstatat@plt+0x24a0>  // b.none
  405580:	bl	403030 <__errno_location@plt>
  405584:	ldr	w8, [x0]
  405588:	cmp	w8, #0x11
  40558c:	b.ne	4055c8 <__fxstatat@plt+0x24d8>  // b.any
  405590:	ldur	x8, [x29, #-24]
  405594:	ldr	w9, [x8, #64]
  405598:	cmp	w9, #0x1
  40559c:	b.eq	4055b0 <__fxstatat@plt+0x24c0>  // b.none
  4055a0:	ldur	x8, [x29, #-24]
  4055a4:	ldr	w9, [x8, #64]
  4055a8:	cmp	w9, #0xd
  4055ac:	b.ne	4055c8 <__fxstatat@plt+0x24d8>  // b.any
  4055b0:	ldur	x8, [x29, #-24]
  4055b4:	ldr	w9, [x8, #64]
  4055b8:	str	w9, [sp, #36]
  4055bc:	bl	403030 <__errno_location@plt>
  4055c0:	ldr	w9, [sp, #36]
  4055c4:	str	w9, [x0]
  4055c8:	bl	403030 <__errno_location@plt>
  4055cc:	ldr	w1, [x0]
  4055d0:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  4055d4:	add	x0, x0, #0xe37
  4055d8:	str	w1, [sp, #32]
  4055dc:	bl	403070 <gettext@plt>
  4055e0:	ldur	x8, [x29, #-24]
  4055e4:	ldr	x1, [x8, #56]
  4055e8:	mov	w9, #0x4                   	// #4
  4055ec:	str	x0, [sp, #24]
  4055f0:	mov	w0, w9
  4055f4:	str	w9, [sp, #20]
  4055f8:	bl	413554 <__fxstatat@plt+0x10464>
  4055fc:	mov	w9, wzr
  405600:	str	x0, [sp, #8]
  405604:	mov	w0, w9
  405608:	ldr	w1, [sp, #32]
  40560c:	ldr	x2, [sp, #24]
  405610:	ldr	x3, [sp, #8]
  405614:	bl	402960 <error@plt>
  405618:	ldur	x0, [x29, #-24]
  40561c:	bl	404e54 <__fxstatat@plt+0x1d64>
  405620:	ldr	w9, [sp, #20]
  405624:	stur	w9, [x29, #-4]
  405628:	ldur	w0, [x29, #-4]
  40562c:	ldp	x29, x30, [sp, #240]
  405630:	add	sp, sp, #0x100
  405634:	ret
  405638:	sub	sp, sp, #0x20
  40563c:	stp	x29, x30, [sp, #16]
  405640:	add	x29, sp, #0x10
  405644:	str	x0, [sp, #8]
  405648:	ldr	x0, [sp, #8]
  40564c:	bl	402c40 <readdir@plt>
  405650:	str	x0, [sp]
  405654:	ldr	x8, [sp]
  405658:	cbz	x8, 40566c <__fxstatat@plt+0x257c>
  40565c:	ldr	x8, [sp]
  405660:	add	x0, x8, #0x13
  405664:	bl	404ef4 <__fxstatat@plt+0x1e04>
  405668:	tbnz	w0, #0, 40567c <__fxstatat@plt+0x258c>
  40566c:	ldr	x0, [sp]
  405670:	ldp	x29, x30, [sp, #16]
  405674:	add	sp, sp, #0x20
  405678:	ret
  40567c:	b	405648 <__fxstatat@plt+0x2558>
  405680:	sub	sp, sp, #0x10
  405684:	mov	x8, #0xffffffffffffffff    	// #-1
  405688:	str	x0, [sp, #8]
  40568c:	ldr	x9, [sp, #8]
  405690:	str	x8, [x9, #48]
  405694:	ldr	x0, [sp, #8]
  405698:	add	sp, sp, #0x10
  40569c:	ret
  4056a0:	sub	sp, sp, #0x30
  4056a4:	stp	x29, x30, [sp, #32]
  4056a8:	add	x29, sp, #0x20
  4056ac:	stur	w0, [x29, #-8]
  4056b0:	str	x1, [sp, #16]
  4056b4:	str	x2, [sp, #8]
  4056b8:	bl	416e3c <__fxstatat@plt+0x13d4c>
  4056bc:	tbnz	w0, #0, 4056c4 <__fxstatat@plt+0x25d4>
  4056c0:	b	4056cc <__fxstatat@plt+0x25dc>
  4056c4:	stur	wzr, [x29, #-4]
  4056c8:	b	405748 <__fxstatat@plt+0x2658>
  4056cc:	ldur	w0, [x29, #-8]
  4056d0:	ldr	x1, [sp, #16]
  4056d4:	ldr	x2, [sp, #8]
  4056d8:	mov	w3, #0x100                 	// #256
  4056dc:	bl	405758 <__fxstatat@plt+0x2668>
  4056e0:	cbz	w0, 4056f0 <__fxstatat@plt+0x2600>
  4056e4:	mov	w8, #0xffffffff            	// #-1
  4056e8:	stur	w8, [x29, #-4]
  4056ec:	b	405748 <__fxstatat@plt+0x2658>
  4056f0:	ldr	x8, [sp, #8]
  4056f4:	ldr	w9, [x8, #16]
  4056f8:	and	w9, w9, #0xf000
  4056fc:	cmp	w9, #0xa, lsl #12
  405700:	b.ne	40570c <__fxstatat@plt+0x261c>  // b.any
  405704:	stur	wzr, [x29, #-4]
  405708:	b	405748 <__fxstatat@plt+0x2658>
  40570c:	ldur	w0, [x29, #-8]
  405710:	ldr	x1, [sp, #16]
  405714:	mov	w2, #0x2                   	// #2
  405718:	mov	w3, #0x200                 	// #512
  40571c:	bl	402ff0 <faccessat@plt>
  405720:	cbnz	w0, 40572c <__fxstatat@plt+0x263c>
  405724:	stur	wzr, [x29, #-4]
  405728:	b	405748 <__fxstatat@plt+0x2658>
  40572c:	bl	403030 <__errno_location@plt>
  405730:	ldr	w8, [x0]
  405734:	mov	w9, #0xffffffff            	// #-1
  405738:	mov	w10, #0x1                   	// #1
  40573c:	cmp	w8, #0xd
  405740:	csel	w8, w10, w9, eq  // eq = none
  405744:	stur	w8, [x29, #-4]
  405748:	ldur	w0, [x29, #-4]
  40574c:	ldp	x29, x30, [sp, #32]
  405750:	add	sp, sp, #0x30
  405754:	ret
  405758:	sub	sp, sp, #0x30
  40575c:	stp	x29, x30, [sp, #32]
  405760:	add	x29, sp, #0x20
  405764:	mov	x8, #0xffffffffffffffff    	// #-1
  405768:	stur	w0, [x29, #-8]
  40576c:	str	x1, [sp, #16]
  405770:	str	x2, [sp, #8]
  405774:	str	w3, [sp, #4]
  405778:	ldr	x9, [sp, #8]
  40577c:	ldr	x9, [x9, #48]
  405780:	cmp	x9, x8
  405784:	b.ne	4057bc <__fxstatat@plt+0x26cc>  // b.any
  405788:	ldur	w0, [x29, #-8]
  40578c:	ldr	x1, [sp, #16]
  405790:	ldr	x2, [sp, #8]
  405794:	ldr	w3, [sp, #4]
  405798:	bl	41ef50 <__fxstatat@plt+0x1be60>
  40579c:	cbz	w0, 4057bc <__fxstatat@plt+0x26cc>
  4057a0:	ldr	x8, [sp, #8]
  4057a4:	mov	x9, #0xfffffffffffffffe    	// #-2
  4057a8:	str	x9, [x8, #48]
  4057ac:	bl	403030 <__errno_location@plt>
  4057b0:	ldrsw	x8, [x0]
  4057b4:	ldr	x9, [sp, #8]
  4057b8:	str	x8, [x9, #8]
  4057bc:	ldr	x8, [sp, #8]
  4057c0:	ldr	x8, [x8, #48]
  4057c4:	mov	x9, xzr
  4057c8:	cmp	x9, x8
  4057cc:	cset	w10, gt
  4057d0:	tbnz	w10, #0, 4057dc <__fxstatat@plt+0x26ec>
  4057d4:	stur	wzr, [x29, #-4]
  4057d8:	b	4057fc <__fxstatat@plt+0x270c>
  4057dc:	ldr	x8, [sp, #8]
  4057e0:	ldr	x8, [x8, #8]
  4057e4:	str	w8, [sp]
  4057e8:	bl	403030 <__errno_location@plt>
  4057ec:	ldr	w8, [sp]
  4057f0:	str	w8, [x0]
  4057f4:	mov	w9, #0xffffffff            	// #-1
  4057f8:	stur	w9, [x29, #-4]
  4057fc:	ldur	w0, [x29, #-4]
  405800:	ldp	x29, x30, [sp, #32]
  405804:	add	sp, sp, #0x30
  405808:	ret
  40580c:	sub	sp, sp, #0x20
  405810:	stp	x29, x30, [sp, #16]
  405814:	add	x29, sp, #0x10
  405818:	str	x0, [sp, #8]
  40581c:	str	w1, [sp, #4]
  405820:	ldr	x8, [sp, #8]
  405824:	ldrb	w9, [x8]
  405828:	mov	w10, #0x0                   	// #0
  40582c:	str	w10, [sp]
  405830:	tbnz	w9, #0, 405838 <__fxstatat@plt+0x2748>
  405834:	b	405844 <__fxstatat@plt+0x2754>
  405838:	ldr	w0, [sp, #4]
  40583c:	bl	405858 <__fxstatat@plt+0x2768>
  405840:	str	w0, [sp]
  405844:	ldr	w8, [sp]
  405848:	and	w0, w8, #0x1
  40584c:	ldp	x29, x30, [sp, #16]
  405850:	add	sp, sp, #0x20
  405854:	ret
  405858:	sub	sp, sp, #0x10
  40585c:	str	w0, [sp, #8]
  405860:	ldr	w8, [sp, #8]
  405864:	cmp	w8, #0x2
  405868:	str	w8, [sp, #4]
  40586c:	b.eq	4058ac <__fxstatat@plt+0x27bc>  // b.none
  405870:	b	405874 <__fxstatat@plt+0x2784>
  405874:	ldr	w8, [sp, #4]
  405878:	cmp	w8, #0x14
  40587c:	b.eq	4058ac <__fxstatat@plt+0x27bc>  // b.none
  405880:	b	405884 <__fxstatat@plt+0x2794>
  405884:	ldr	w8, [sp, #4]
  405888:	cmp	w8, #0x16
  40588c:	b.eq	4058ac <__fxstatat@plt+0x27bc>  // b.none
  405890:	b	405894 <__fxstatat@plt+0x27a4>
  405894:	ldr	w8, [sp, #4]
  405898:	cmp	w8, #0x54
  40589c:	cset	w9, eq  // eq = none
  4058a0:	eor	w9, w9, #0x1
  4058a4:	tbnz	w9, #0, 4058bc <__fxstatat@plt+0x27cc>
  4058a8:	b	4058ac <__fxstatat@plt+0x27bc>
  4058ac:	mov	w8, #0x1                   	// #1
  4058b0:	and	w8, w8, #0x1
  4058b4:	strb	w8, [sp, #15]
  4058b8:	b	4058c8 <__fxstatat@plt+0x27d8>
  4058bc:	mov	w8, wzr
  4058c0:	and	w8, w8, #0x1
  4058c4:	strb	w8, [sp, #15]
  4058c8:	ldrb	w8, [sp, #15]
  4058cc:	and	w0, w8, #0x1
  4058d0:	add	sp, sp, #0x10
  4058d4:	ret
  4058d8:	sub	sp, sp, #0xa0
  4058dc:	stp	x29, x30, [sp, #144]
  4058e0:	add	x29, sp, #0x90
  4058e4:	stur	x0, [x29, #-16]
  4058e8:	stur	x1, [x29, #-24]
  4058ec:	stur	w2, [x29, #-28]
  4058f0:	and	w8, w3, #0x1
  4058f4:	sturb	w8, [x29, #-29]
  4058f8:	stur	x4, [x29, #-40]
  4058fc:	ldur	x9, [x29, #-40]
  405900:	ldrb	w8, [x9, #37]
  405904:	tbnz	w8, #0, 40590c <__fxstatat@plt+0x281c>
  405908:	b	405ac4 <__fxstatat@plt+0x29d4>
  40590c:	ldur	x8, [x29, #-40]
  405910:	ldrb	w9, [x8, #35]
  405914:	mov	w10, #0x1                   	// #1
  405918:	stur	w10, [x29, #-60]
  40591c:	tbnz	w9, #0, 405924 <__fxstatat@plt+0x2834>
  405920:	b	405930 <__fxstatat@plt+0x2840>
  405924:	ldur	x8, [x29, #-40]
  405928:	ldrb	w9, [x8, #38]
  40592c:	stur	w9, [x29, #-60]
  405930:	ldur	w8, [x29, #-60]
  405934:	and	w8, w8, #0x1
  405938:	sturb	w8, [x29, #-41]
  40593c:	ldurb	w8, [x29, #-41]
  405940:	mov	w9, #0x0                   	// #0
  405944:	stur	w9, [x29, #-64]
  405948:	tbnz	w8, #0, 40595c <__fxstatat@plt+0x286c>
  40594c:	ldur	x8, [x29, #-40]
  405950:	ldrb	w9, [x8, #41]
  405954:	eor	w9, w9, #0x1
  405958:	stur	w9, [x29, #-64]
  40595c:	ldur	w8, [x29, #-64]
  405960:	and	w8, w8, #0x1
  405964:	sturb	w8, [x29, #-42]
  405968:	ldur	x0, [x29, #-16]
  40596c:	sub	x1, x29, #0x38
  405970:	bl	414760 <__fxstatat@plt+0x11670>
  405974:	mov	w8, wzr
  405978:	cmp	w8, w0
  40597c:	cset	w8, gt
  405980:	tbnz	w8, #0, 405a34 <__fxstatat@plt+0x2944>
  405984:	ldur	x0, [x29, #-56]
  405988:	bl	4146a0 <__fxstatat@plt+0x115b0>
  40598c:	cmp	w0, #0x0
  405990:	cset	w8, ge  // ge = tcont
  405994:	tbnz	w8, #0, 405a28 <__fxstatat@plt+0x2938>
  405998:	ldurb	w8, [x29, #-41]
  40599c:	tbnz	w8, #0, 4059bc <__fxstatat@plt+0x28cc>
  4059a0:	ldurb	w8, [x29, #-42]
  4059a4:	tbnz	w8, #0, 4059ac <__fxstatat@plt+0x28bc>
  4059a8:	b	405a00 <__fxstatat@plt+0x2910>
  4059ac:	bl	403030 <__errno_location@plt>
  4059b0:	ldr	w0, [x0]
  4059b4:	bl	405b70 <__fxstatat@plt+0x2a80>
  4059b8:	tbnz	w0, #0, 405a00 <__fxstatat@plt+0x2910>
  4059bc:	bl	403030 <__errno_location@plt>
  4059c0:	ldr	w1, [x0]
  4059c4:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  4059c8:	add	x0, x0, #0x14d
  4059cc:	stur	w1, [x29, #-68]
  4059d0:	bl	403070 <gettext@plt>
  4059d4:	ldur	x8, [x29, #-56]
  4059d8:	str	x0, [sp, #64]
  4059dc:	mov	x0, x8
  4059e0:	bl	413934 <__fxstatat@plt+0x10844>
  4059e4:	mov	w9, wzr
  4059e8:	str	x0, [sp, #56]
  4059ec:	mov	w0, w9
  4059f0:	ldur	w1, [x29, #-68]
  4059f4:	ldr	x2, [sp, #64]
  4059f8:	ldr	x3, [sp, #56]
  4059fc:	bl	402960 <error@plt>
  405a00:	ldur	x8, [x29, #-40]
  405a04:	ldrb	w9, [x8, #38]
  405a08:	tbnz	w9, #0, 405a10 <__fxstatat@plt+0x2920>
  405a0c:	b	405a28 <__fxstatat@plt+0x2938>
  405a10:	ldur	x0, [x29, #-56]
  405a14:	bl	414654 <__fxstatat@plt+0x11564>
  405a18:	mov	w8, wzr
  405a1c:	and	w8, w8, #0x1
  405a20:	sturb	w8, [x29, #-1]
  405a24:	b	405b5c <__fxstatat@plt+0x2a6c>
  405a28:	ldur	x0, [x29, #-56]
  405a2c:	bl	414654 <__fxstatat@plt+0x11564>
  405a30:	b	405ac0 <__fxstatat@plt+0x29d0>
  405a34:	ldurb	w8, [x29, #-41]
  405a38:	tbnz	w8, #0, 405a58 <__fxstatat@plt+0x2968>
  405a3c:	ldurb	w8, [x29, #-42]
  405a40:	tbnz	w8, #0, 405a48 <__fxstatat@plt+0x2958>
  405a44:	b	405aa0 <__fxstatat@plt+0x29b0>
  405a48:	bl	403030 <__errno_location@plt>
  405a4c:	ldr	w0, [x0]
  405a50:	bl	405b70 <__fxstatat@plt+0x2a80>
  405a54:	tbnz	w0, #0, 405aa0 <__fxstatat@plt+0x29b0>
  405a58:	bl	403030 <__errno_location@plt>
  405a5c:	ldr	w1, [x0]
  405a60:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  405a64:	add	x0, x0, #0x17f
  405a68:	str	w1, [sp, #52]
  405a6c:	bl	403070 <gettext@plt>
  405a70:	ldur	x1, [x29, #-16]
  405a74:	mov	w8, #0x4                   	// #4
  405a78:	str	x0, [sp, #40]
  405a7c:	mov	w0, w8
  405a80:	bl	413554 <__fxstatat@plt+0x10464>
  405a84:	mov	w8, wzr
  405a88:	str	x0, [sp, #32]
  405a8c:	mov	w0, w8
  405a90:	ldr	w1, [sp, #52]
  405a94:	ldr	x2, [sp, #40]
  405a98:	ldr	x3, [sp, #32]
  405a9c:	bl	402960 <error@plt>
  405aa0:	ldur	x8, [x29, #-40]
  405aa4:	ldrb	w9, [x8, #38]
  405aa8:	tbnz	w9, #0, 405ab0 <__fxstatat@plt+0x29c0>
  405aac:	b	405ac0 <__fxstatat@plt+0x29d0>
  405ab0:	mov	w8, wzr
  405ab4:	and	w8, w8, #0x1
  405ab8:	sturb	w8, [x29, #-1]
  405abc:	b	405b5c <__fxstatat@plt+0x2a6c>
  405ac0:	b	405b50 <__fxstatat@plt+0x2a60>
  405ac4:	ldur	x8, [x29, #-40]
  405ac8:	ldrb	w9, [x8, #33]
  405acc:	tbnz	w9, #0, 405ad4 <__fxstatat@plt+0x29e4>
  405ad0:	b	405b50 <__fxstatat@plt+0x2a60>
  405ad4:	ldurb	w8, [x29, #-29]
  405ad8:	tbnz	w8, #0, 405ae0 <__fxstatat@plt+0x29f0>
  405adc:	b	405b50 <__fxstatat@plt+0x2a60>
  405ae0:	ldur	x0, [x29, #-24]
  405ae4:	ldur	w1, [x29, #-28]
  405ae8:	bl	405bac <__fxstatat@plt+0x2abc>
  405aec:	cmp	w0, #0x0
  405af0:	cset	w8, ge  // ge = tcont
  405af4:	tbnz	w8, #0, 405b50 <__fxstatat@plt+0x2a60>
  405af8:	bl	403030 <__errno_location@plt>
  405afc:	ldr	w0, [x0]
  405b00:	bl	405bec <__fxstatat@plt+0x2afc>
  405b04:	tbnz	w0, #0, 405b50 <__fxstatat@plt+0x2a60>
  405b08:	bl	403030 <__errno_location@plt>
  405b0c:	ldr	w1, [x0]
  405b10:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  405b14:	add	x0, x0, #0x1a4
  405b18:	str	w1, [sp, #28]
  405b1c:	bl	403070 <gettext@plt>
  405b20:	ldur	x1, [x29, #-24]
  405b24:	mov	w8, #0x4                   	// #4
  405b28:	str	x0, [sp, #16]
  405b2c:	mov	w0, w8
  405b30:	bl	413554 <__fxstatat@plt+0x10464>
  405b34:	mov	w8, wzr
  405b38:	str	x0, [sp, #8]
  405b3c:	mov	w0, w8
  405b40:	ldr	w1, [sp, #28]
  405b44:	ldr	x2, [sp, #16]
  405b48:	ldr	x3, [sp, #8]
  405b4c:	bl	402960 <error@plt>
  405b50:	mov	w8, #0x1                   	// #1
  405b54:	and	w8, w8, #0x1
  405b58:	sturb	w8, [x29, #-1]
  405b5c:	ldurb	w8, [x29, #-1]
  405b60:	and	w0, w8, #0x1
  405b64:	ldp	x29, x30, [sp, #144]
  405b68:	add	sp, sp, #0xa0
  405b6c:	ret
  405b70:	sub	sp, sp, #0x10
  405b74:	str	w0, [sp, #12]
  405b78:	ldr	w8, [sp, #12]
  405b7c:	mov	w9, #0x1                   	// #1
  405b80:	cmp	w8, #0x5f
  405b84:	str	w9, [sp, #8]
  405b88:	b.eq	405b9c <__fxstatat@plt+0x2aac>  // b.none
  405b8c:	ldr	w8, [sp, #12]
  405b90:	cmp	w8, #0x3d
  405b94:	cset	w8, eq  // eq = none
  405b98:	str	w8, [sp, #8]
  405b9c:	ldr	w8, [sp, #8]
  405ba0:	and	w0, w8, #0x1
  405ba4:	add	sp, sp, #0x10
  405ba8:	ret
  405bac:	sub	sp, sp, #0x30
  405bb0:	stp	x29, x30, [sp, #32]
  405bb4:	add	x29, sp, #0x20
  405bb8:	mov	w8, #0x5f                  	// #95
  405bbc:	mov	w9, #0xffffffff            	// #-1
  405bc0:	stur	x0, [x29, #-8]
  405bc4:	stur	w1, [x29, #-12]
  405bc8:	str	w8, [sp, #16]
  405bcc:	str	w9, [sp, #12]
  405bd0:	bl	403030 <__errno_location@plt>
  405bd4:	ldr	w8, [sp, #16]
  405bd8:	str	w8, [x0]
  405bdc:	ldr	w0, [sp, #12]
  405be0:	ldp	x29, x30, [sp, #32]
  405be4:	add	sp, sp, #0x30
  405be8:	ret
  405bec:	sub	sp, sp, #0x10
  405bf0:	str	w0, [sp, #12]
  405bf4:	ldr	w8, [sp, #12]
  405bf8:	mov	w9, #0x1                   	// #1
  405bfc:	cmp	w8, #0x5f
  405c00:	str	w9, [sp, #8]
  405c04:	b.eq	405c18 <__fxstatat@plt+0x2b28>  // b.none
  405c08:	ldr	w8, [sp, #12]
  405c0c:	cmp	w8, #0x3d
  405c10:	cset	w8, eq  // eq = none
  405c14:	str	w8, [sp, #8]
  405c18:	ldr	w8, [sp, #8]
  405c1c:	and	w0, w8, #0x1
  405c20:	add	sp, sp, #0x10
  405c24:	ret
  405c28:	sub	sp, sp, #0x60
  405c2c:	stp	x29, x30, [sp, #80]
  405c30:	add	x29, sp, #0x50
  405c34:	stur	x0, [x29, #-16]
  405c38:	mov	w8, #0x1                   	// #1
  405c3c:	and	w8, w1, w8
  405c40:	sturb	w8, [x29, #-17]
  405c44:	and	w8, w2, #0x1
  405c48:	sturb	w8, [x29, #-18]
  405c4c:	stur	x3, [x29, #-32]
  405c50:	ldur	x9, [x29, #-32]
  405c54:	ldrb	w8, [x9, #35]
  405c58:	mov	w10, #0x1                   	// #1
  405c5c:	str	w10, [sp, #40]
  405c60:	tbnz	w8, #0, 405c68 <__fxstatat@plt+0x2b78>
  405c64:	b	405c74 <__fxstatat@plt+0x2b84>
  405c68:	ldur	x8, [x29, #-32]
  405c6c:	ldrb	w9, [x8, #38]
  405c70:	str	w9, [sp, #40]
  405c74:	ldr	w8, [sp, #40]
  405c78:	and	w8, w8, #0x1
  405c7c:	sturb	w8, [x29, #-33]
  405c80:	ldurb	w8, [x29, #-33]
  405c84:	mov	w9, #0x0                   	// #0
  405c88:	str	w9, [sp, #36]
  405c8c:	tbnz	w8, #0, 405ca0 <__fxstatat@plt+0x2bb0>
  405c90:	ldur	x8, [x29, #-32]
  405c94:	ldrb	w9, [x8, #41]
  405c98:	eor	w9, w9, #0x1
  405c9c:	str	w9, [sp, #36]
  405ca0:	ldr	w8, [sp, #36]
  405ca4:	mov	w9, #0x1                   	// #1
  405ca8:	and	w8, w8, w9
  405cac:	sturb	w8, [x29, #-34]
  405cb0:	ldur	x0, [x29, #-16]
  405cb4:	ldurb	w8, [x29, #-18]
  405cb8:	ldurb	w9, [x29, #-17]
  405cbc:	and	w1, w8, #0x1
  405cc0:	and	w2, w9, #0x1
  405cc4:	bl	405d70 <__fxstatat@plt+0x2c80>
  405cc8:	tbnz	w0, #0, 405d50 <__fxstatat@plt+0x2c60>
  405ccc:	ldurb	w8, [x29, #-33]
  405cd0:	tbnz	w8, #0, 405cf0 <__fxstatat@plt+0x2c00>
  405cd4:	ldurb	w8, [x29, #-34]
  405cd8:	tbnz	w8, #0, 405ce0 <__fxstatat@plt+0x2bf0>
  405cdc:	b	405d40 <__fxstatat@plt+0x2c50>
  405ce0:	bl	403030 <__errno_location@plt>
  405ce4:	ldr	w0, [x0]
  405ce8:	bl	405b70 <__fxstatat@plt+0x2a80>
  405cec:	tbnz	w0, #0, 405d40 <__fxstatat@plt+0x2c50>
  405cf0:	bl	403030 <__errno_location@plt>
  405cf4:	ldr	w1, [x0]
  405cf8:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  405cfc:	add	x0, x0, #0x1d7
  405d00:	str	w1, [sp, #32]
  405d04:	bl	403070 <gettext@plt>
  405d08:	ldur	x2, [x29, #-16]
  405d0c:	mov	w8, wzr
  405d10:	str	x0, [sp, #24]
  405d14:	mov	w0, w8
  405d18:	mov	w1, #0x4                   	// #4
  405d1c:	str	w8, [sp, #20]
  405d20:	bl	413464 <__fxstatat@plt+0x10374>
  405d24:	ldr	w8, [sp, #20]
  405d28:	str	x0, [sp, #8]
  405d2c:	mov	w0, w8
  405d30:	ldr	w1, [sp, #32]
  405d34:	ldr	x2, [sp, #24]
  405d38:	ldr	x3, [sp, #8]
  405d3c:	bl	402960 <error@plt>
  405d40:	mov	w8, wzr
  405d44:	and	w8, w8, #0x1
  405d48:	sturb	w8, [x29, #-1]
  405d4c:	b	405d5c <__fxstatat@plt+0x2c6c>
  405d50:	mov	w8, #0x1                   	// #1
  405d54:	and	w8, w8, #0x1
  405d58:	sturb	w8, [x29, #-1]
  405d5c:	ldurb	w8, [x29, #-1]
  405d60:	and	w0, w8, #0x1
  405d64:	ldp	x29, x30, [sp, #80]
  405d68:	add	sp, sp, #0x60
  405d6c:	ret
  405d70:	sub	sp, sp, #0x20
  405d74:	stp	x29, x30, [sp, #16]
  405d78:	add	x29, sp, #0x10
  405d7c:	mov	w8, #0x5f                  	// #95
  405d80:	str	x0, [sp, #8]
  405d84:	mov	w9, #0x1                   	// #1
  405d88:	and	w10, w1, w9
  405d8c:	strb	w10, [sp, #7]
  405d90:	and	w9, w2, w9
  405d94:	strb	w9, [sp, #6]
  405d98:	str	w8, [sp]
  405d9c:	bl	403030 <__errno_location@plt>
  405da0:	ldr	w8, [sp]
  405da4:	str	w8, [x0]
  405da8:	mov	w9, wzr
  405dac:	and	w0, w9, #0x1
  405db0:	ldp	x29, x30, [sp, #16]
  405db4:	add	sp, sp, #0x20
  405db8:	ret
  405dbc:	sub	sp, sp, #0x20
  405dc0:	stp	x29, x30, [sp, #16]
  405dc4:	add	x29, sp, #0x10
  405dc8:	mov	x8, #0x3d                  	// #61
  405dcc:	mov	x9, xzr
  405dd0:	adrp	x2, 411000 <__fxstatat@plt+0xdf10>
  405dd4:	add	x2, x2, #0x368
  405dd8:	adrp	x3, 411000 <__fxstatat@plt+0xdf10>
  405ddc:	add	x3, x3, #0x3f8
  405de0:	adrp	x4, 411000 <__fxstatat@plt+0xdf10>
  405de4:	add	x4, x4, #0x550
  405de8:	str	x0, [sp, #8]
  405dec:	mov	x0, x8
  405df0:	mov	x1, x9
  405df4:	bl	4100c8 <__fxstatat@plt+0xcfd8>
  405df8:	ldr	x8, [sp, #8]
  405dfc:	str	x0, [x8, #64]
  405e00:	ldp	x29, x30, [sp, #16]
  405e04:	add	sp, sp, #0x20
  405e08:	ret
  405e0c:	sub	sp, sp, #0x20
  405e10:	stp	x29, x30, [sp, #16]
  405e14:	add	x29, sp, #0x10
  405e18:	mov	x8, #0x3d                  	// #61
  405e1c:	mov	x9, xzr
  405e20:	adrp	x2, 411000 <__fxstatat@plt+0xdf10>
  405e24:	add	x2, x2, #0x3c4
  405e28:	adrp	x3, 411000 <__fxstatat@plt+0xdf10>
  405e2c:	add	x3, x3, #0x3f8
  405e30:	adrp	x4, 411000 <__fxstatat@plt+0xdf10>
  405e34:	add	x4, x4, #0x550
  405e38:	str	x0, [sp, #8]
  405e3c:	mov	x0, x8
  405e40:	mov	x1, x9
  405e44:	bl	4100c8 <__fxstatat@plt+0xcfd8>
  405e48:	ldr	x8, [sp, #8]
  405e4c:	str	x0, [x8, #72]
  405e50:	ldp	x29, x30, [sp, #16]
  405e54:	add	sp, sp, #0x20
  405e58:	ret
  405e5c:	sub	sp, sp, #0x60
  405e60:	stp	x29, x30, [sp, #80]
  405e64:	add	x29, sp, #0x50
  405e68:	stur	x0, [x29, #-8]
  405e6c:	stur	x1, [x29, #-16]
  405e70:	and	w8, w2, #0x1
  405e74:	sturb	w8, [x29, #-17]
  405e78:	stur	x3, [x29, #-32]
  405e7c:	str	x4, [sp, #40]
  405e80:	str	x5, [sp, #32]
  405e84:	ldur	x0, [x29, #-32]
  405e88:	bl	405f38 <__fxstatat@plt+0x2e48>
  405e8c:	tbnz	w0, #0, 405e94 <__fxstatat@plt+0x2da4>
  405e90:	b	405e98 <__fxstatat@plt+0x2da8>
  405e94:	b	405eb8 <__fxstatat@plt+0x2dc8>
  405e98:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  405e9c:	add	x0, x0, #0x200
  405ea0:	adrp	x1, 420000 <__fxstatat@plt+0x1cf10>
  405ea4:	add	x1, x1, #0x218
  405ea8:	mov	w2, #0xb9f                 	// #2975
  405eac:	adrp	x3, 420000 <__fxstatat@plt+0x1cf10>
  405eb0:	add	x3, x3, #0x223
  405eb4:	bl	403020 <__assert_fail@plt>
  405eb8:	ldur	x8, [x29, #-8]
  405ebc:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  405ec0:	add	x9, x9, #0x4f8
  405ec4:	str	x8, [x9]
  405ec8:	ldur	x8, [x29, #-16]
  405ecc:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  405ed0:	add	x9, x9, #0x500
  405ed4:	str	x8, [x9]
  405ed8:	add	x7, sp, #0x1f
  405edc:	mov	w10, #0x0                   	// #0
  405ee0:	strb	w10, [sp, #31]
  405ee4:	ldur	x0, [x29, #-8]
  405ee8:	ldur	x1, [x29, #-16]
  405eec:	ldurb	w10, [x29, #-17]
  405ef0:	ldur	x5, [x29, #-32]
  405ef4:	ldr	x8, [sp, #40]
  405ef8:	ldr	x9, [sp, #32]
  405efc:	mov	w11, #0x1                   	// #1
  405f00:	and	w2, w10, #0x1
  405f04:	mov	x12, xzr
  405f08:	mov	x3, x12
  405f0c:	mov	x4, x12
  405f10:	and	w6, w11, #0x1
  405f14:	mov	x12, sp
  405f18:	str	x8, [x12]
  405f1c:	mov	x8, sp
  405f20:	str	x9, [x8, #8]
  405f24:	bl	4060cc <__fxstatat@plt+0x2fdc>
  405f28:	and	w0, w0, #0x1
  405f2c:	ldp	x29, x30, [sp, #80]
  405f30:	add	sp, sp, #0x60
  405f34:	ret
  405f38:	sub	sp, sp, #0x30
  405f3c:	stp	x29, x30, [sp, #32]
  405f40:	add	x29, sp, #0x20
  405f44:	adrp	x8, 420000 <__fxstatat@plt+0x1cf10>
  405f48:	add	x8, x8, #0x218
  405f4c:	adrp	x9, 420000 <__fxstatat@plt+0x1cf10>
  405f50:	add	x9, x9, #0x289
  405f54:	stur	x0, [x29, #-8]
  405f58:	ldur	x10, [x29, #-8]
  405f5c:	str	x8, [sp, #16]
  405f60:	str	x9, [sp, #8]
  405f64:	cbz	x10, 405f6c <__fxstatat@plt+0x2e7c>
  405f68:	b	405f84 <__fxstatat@plt+0x2e94>
  405f6c:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  405f70:	add	x0, x0, #0x27e
  405f74:	ldr	x1, [sp, #16]
  405f78:	mov	w2, #0xb86                 	// #2950
  405f7c:	ldr	x3, [sp, #8]
  405f80:	bl	403020 <__assert_fail@plt>
  405f84:	ldur	x8, [x29, #-8]
  405f88:	ldr	w9, [x8]
  405f8c:	cmp	w9, #0x3
  405f90:	b.hi	405f98 <__fxstatat@plt+0x2ea8>  // b.pmore
  405f94:	b	405fb0 <__fxstatat@plt+0x2ec0>
  405f98:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  405f9c:	add	x0, x0, #0x2b8
  405fa0:	ldr	x1, [sp, #16]
  405fa4:	mov	w2, #0xb87                 	// #2951
  405fa8:	ldr	x3, [sp, #8]
  405fac:	bl	403020 <__assert_fail@plt>
  405fb0:	ldur	x8, [x29, #-8]
  405fb4:	ldr	w9, [x8, #12]
  405fb8:	cmp	w9, #0x1
  405fbc:	b.eq	405fe0 <__fxstatat@plt+0x2ef0>  // b.none
  405fc0:	ldur	x8, [x29, #-8]
  405fc4:	ldr	w9, [x8, #12]
  405fc8:	cmp	w9, #0x2
  405fcc:	b.eq	405fe0 <__fxstatat@plt+0x2ef0>  // b.none
  405fd0:	ldur	x8, [x29, #-8]
  405fd4:	ldr	w9, [x8, #12]
  405fd8:	cmp	w9, #0x3
  405fdc:	b.ne	405fe4 <__fxstatat@plt+0x2ef4>  // b.any
  405fe0:	b	405ffc <__fxstatat@plt+0x2f0c>
  405fe4:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  405fe8:	add	x0, x0, #0x2dc
  405fec:	ldr	x1, [sp, #16]
  405ff0:	mov	w2, #0xb88                 	// #2952
  405ff4:	ldr	x3, [sp, #8]
  405ff8:	bl	403020 <__assert_fail@plt>
  405ffc:	ldur	x8, [x29, #-8]
  406000:	ldr	w9, [x8, #56]
  406004:	cbz	w9, 406028 <__fxstatat@plt+0x2f38>
  406008:	ldur	x8, [x29, #-8]
  40600c:	ldr	w9, [x8, #56]
  406010:	cmp	w9, #0x1
  406014:	b.eq	406028 <__fxstatat@plt+0x2f38>  // b.none
  406018:	ldur	x8, [x29, #-8]
  40601c:	ldr	w9, [x8, #56]
  406020:	cmp	w9, #0x2
  406024:	b.ne	40602c <__fxstatat@plt+0x2f3c>  // b.any
  406028:	b	406044 <__fxstatat@plt+0x2f54>
  40602c:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  406030:	add	x0, x0, #0x300
  406034:	ldr	x1, [sp, #16]
  406038:	mov	w2, #0xb89                 	// #2953
  40603c:	ldr	x3, [sp, #8]
  406040:	bl	403020 <__assert_fail@plt>
  406044:	ldur	x8, [x29, #-8]
  406048:	ldrb	w9, [x8, #23]
  40604c:	tbnz	w9, #0, 406054 <__fxstatat@plt+0x2f64>
  406050:	b	406060 <__fxstatat@plt+0x2f70>
  406054:	ldur	x8, [x29, #-8]
  406058:	ldrb	w9, [x8, #44]
  40605c:	tbnz	w9, #0, 406064 <__fxstatat@plt+0x2f74>
  406060:	b	40607c <__fxstatat@plt+0x2f8c>
  406064:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  406068:	add	x0, x0, #0x326
  40606c:	ldr	x1, [sp, #16]
  406070:	mov	w2, #0xb8a                 	// #2954
  406074:	ldr	x3, [sp, #8]
  406078:	bl	403020 <__assert_fail@plt>
  40607c:	ldur	x8, [x29, #-8]
  406080:	ldr	w9, [x8, #56]
  406084:	cmp	w9, #0x2
  406088:	b.ne	40609c <__fxstatat@plt+0x2fac>  // b.any
  40608c:	ldur	x8, [x29, #-8]
  406090:	ldr	w9, [x8, #12]
  406094:	cmp	w9, #0x2
  406098:	b.ne	4060a0 <__fxstatat@plt+0x2fb0>  // b.any
  40609c:	b	4060b8 <__fxstatat@plt+0x2fc8>
  4060a0:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  4060a4:	add	x0, x0, #0x34c
  4060a8:	ldr	x1, [sp, #16]
  4060ac:	mov	w2, #0xb8d                 	// #2957
  4060b0:	ldr	x3, [sp, #8]
  4060b4:	bl	403020 <__assert_fail@plt>
  4060b8:	mov	w8, #0x1                   	// #1
  4060bc:	and	w0, w8, #0x1
  4060c0:	ldp	x29, x30, [sp, #32]
  4060c4:	add	sp, sp, #0x30
  4060c8:	ret
  4060cc:	stp	x29, x30, [sp, #-32]!
  4060d0:	stp	x28, x19, [sp, #16]
  4060d4:	mov	x29, sp
  4060d8:	sub	sp, sp, #0x8e0
  4060dc:	mov	x19, sp
  4060e0:	add	x8, x19, #0x540
  4060e4:	ldr	x9, [x29, #32]
  4060e8:	ldr	x10, [x29, #40]
  4060ec:	mov	w11, #0x0                   	// #0
  4060f0:	mov	x12, xzr
  4060f4:	mov	w13, #0x1                   	// #1
  4060f8:	adrp	x14, 420000 <__fxstatat@plt+0x1cf10>
  4060fc:	add	x14, x14, #0x395
  406100:	adrp	x15, 432000 <__fxstatat@plt+0x2ef10>
  406104:	add	x15, x15, #0x4f8
  406108:	str	x0, [x8, #912]
  40610c:	str	x1, [x8, #904]
  406110:	and	w16, w2, w13
  406114:	sturb	w16, [x29, #-25]
  406118:	str	x3, [x8, #888]
  40611c:	str	x4, [x8, #880]
  406120:	str	x5, [x8, #872]
  406124:	and	w13, w6, w13
  406128:	sturb	w13, [x29, #-57]
  40612c:	str	x7, [x8, #856]
  406130:	str	x9, [x8, #848]
  406134:	str	x10, [x8, #840]
  406138:	strb	w11, [x19, #1911]
  40613c:	str	x12, [x8, #552]
  406140:	str	x12, [x8, #544]
  406144:	strb	w11, [x19, #1886]
  406148:	strb	w11, [x19, #1885]
  40614c:	strb	w11, [x19, #1884]
  406150:	ldr	x9, [x8, #848]
  406154:	strb	w11, [x9]
  406158:	ldr	x9, [x8, #872]
  40615c:	ldr	w11, [x9, #52]
  406160:	str	w11, [x19, #1880]
  406164:	ldr	x9, [x8, #872]
  406168:	ldrb	w11, [x9, #24]
  40616c:	str	x8, [x19, #1136]
  406170:	str	x14, [x19, #1128]
  406174:	str	x15, [x19, #1120]
  406178:	tbnz	w11, #0, 406180 <__fxstatat@plt+0x3090>
  40617c:	b	406208 <__fxstatat@plt+0x3118>
  406180:	ldr	w8, [x19, #1880]
  406184:	cmp	w8, #0x0
  406188:	cset	w8, ge  // ge = tcont
  40618c:	tbnz	w8, #0, 4061d4 <__fxstatat@plt+0x30e4>
  406190:	ldr	x8, [x19, #1136]
  406194:	ldr	x1, [x8, #912]
  406198:	ldr	x3, [x8, #904]
  40619c:	mov	w9, #0xffffff9c            	// #-100
  4061a0:	mov	w0, w9
  4061a4:	mov	w2, w9
  4061a8:	mov	w4, #0x1                   	// #1
  4061ac:	bl	413a4c <__fxstatat@plt+0x1095c>
  4061b0:	cbz	w0, 4061c4 <__fxstatat@plt+0x30d4>
  4061b4:	bl	403030 <__errno_location@plt>
  4061b8:	ldr	w8, [x0]
  4061bc:	str	w8, [x19, #1116]
  4061c0:	b	4061cc <__fxstatat@plt+0x30dc>
  4061c4:	mov	w8, wzr
  4061c8:	str	w8, [x19, #1116]
  4061cc:	ldr	w8, [x19, #1116]
  4061d0:	str	w8, [x19, #1880]
  4061d4:	ldr	w8, [x19, #1880]
  4061d8:	cmp	w8, #0x0
  4061dc:	cset	w8, eq  // eq = none
  4061e0:	and	w8, w8, #0x1
  4061e4:	sturb	w8, [x29, #-25]
  4061e8:	ldr	x9, [x19, #1136]
  4061ec:	ldr	x10, [x9, #840]
  4061f0:	cbz	x10, 406208 <__fxstatat@plt+0x3118>
  4061f4:	ldurb	w8, [x29, #-25]
  4061f8:	ldr	x9, [x19, #1136]
  4061fc:	ldr	x10, [x9, #840]
  406200:	and	w8, w8, #0x1
  406204:	strb	w8, [x10]
  406208:	ldr	w8, [x19, #1880]
  40620c:	cbnz	w8, 406224 <__fxstatat@plt+0x3134>
  406210:	ldr	x8, [x19, #1136]
  406214:	ldr	x9, [x8, #872]
  406218:	ldrb	w10, [x9, #49]
  40621c:	tbnz	w10, #0, 4063b0 <__fxstatat@plt+0x32c0>
  406220:	b	406244 <__fxstatat@plt+0x3154>
  406224:	ldr	w8, [x19, #1880]
  406228:	cmp	w8, #0x11
  40622c:	b.ne	406244 <__fxstatat@plt+0x3154>  // b.any
  406230:	ldr	x8, [x19, #1136]
  406234:	ldr	x9, [x8, #872]
  406238:	ldr	w10, [x9, #8]
  40623c:	cmp	w10, #0x2
  406240:	b.eq	4063b0 <__fxstatat@plt+0x32c0>  // b.none
  406244:	ldr	w8, [x19, #1880]
  406248:	cbnz	w8, 40625c <__fxstatat@plt+0x316c>
  40624c:	ldr	x8, [x19, #1136]
  406250:	ldr	x9, [x8, #904]
  406254:	str	x9, [x19, #1104]
  406258:	b	406268 <__fxstatat@plt+0x3178>
  40625c:	ldr	x8, [x19, #1136]
  406260:	ldr	x9, [x8, #912]
  406264:	str	x9, [x19, #1104]
  406268:	ldr	x8, [x19, #1104]
  40626c:	ldr	x9, [x19, #1136]
  406270:	str	x8, [x9, #528]
  406274:	ldr	x8, [x9, #872]
  406278:	ldr	w10, [x8, #4]
  40627c:	cmp	w10, #0x2
  406280:	b.ne	40629c <__fxstatat@plt+0x31ac>  // b.any
  406284:	ldr	x8, [x19, #1136]
  406288:	ldr	x0, [x8, #528]
  40628c:	sub	x1, x29, #0xd8
  406290:	bl	41ef40 <__fxstatat@plt+0x1be50>
  406294:	str	w0, [x19, #1100]
  406298:	b	4062b0 <__fxstatat@plt+0x31c0>
  40629c:	ldr	x8, [x19, #1136]
  4062a0:	ldr	x0, [x8, #528]
  4062a4:	sub	x1, x29, #0xd8
  4062a8:	bl	41ef20 <__fxstatat@plt+0x1be30>
  4062ac:	str	w0, [x19, #1100]
  4062b0:	ldr	w8, [x19, #1100]
  4062b4:	cbz	w8, 406310 <__fxstatat@plt+0x3220>
  4062b8:	bl	403030 <__errno_location@plt>
  4062bc:	ldr	w1, [x0]
  4062c0:	ldr	x0, [x19, #1128]
  4062c4:	str	w1, [x19, #1096]
  4062c8:	bl	403070 <gettext@plt>
  4062cc:	ldr	x8, [x19, #1136]
  4062d0:	ldr	x1, [x8, #528]
  4062d4:	mov	w9, #0x4                   	// #4
  4062d8:	str	x0, [x19, #1088]
  4062dc:	mov	w0, w9
  4062e0:	bl	413554 <__fxstatat@plt+0x10464>
  4062e4:	mov	w9, wzr
  4062e8:	str	x0, [x19, #1080]
  4062ec:	mov	w0, w9
  4062f0:	ldr	w1, [x19, #1096]
  4062f4:	ldr	x2, [x19, #1088]
  4062f8:	ldr	x3, [x19, #1080]
  4062fc:	bl	402960 <error@plt>
  406300:	mov	w9, wzr
  406304:	and	w9, w9, #0x1
  406308:	sturb	w9, [x29, #-1]
  40630c:	b	408b70 <__fxstatat@plt+0x5a80>
  406310:	ldur	w8, [x29, #-200]
  406314:	str	w8, [x19, #1924]
  406318:	ldr	w8, [x19, #1924]
  40631c:	and	w8, w8, #0xf000
  406320:	cmp	w8, #0x4, lsl #12
  406324:	b.ne	4063b0 <__fxstatat@plt+0x32c0>  // b.any
  406328:	ldr	x8, [x19, #1136]
  40632c:	ldr	x9, [x8, #872]
  406330:	ldrb	w10, [x9, #42]
  406334:	tbnz	w10, #0, 4063b0 <__fxstatat@plt+0x32c0>
  406338:	ldr	x8, [x19, #1136]
  40633c:	ldr	x9, [x8, #872]
  406340:	ldrb	w10, [x9, #25]
  406344:	tbnz	w10, #0, 40635c <__fxstatat@plt+0x326c>
  406348:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40634c:	add	x0, x0, #0x3a4
  406350:	bl	403070 <gettext@plt>
  406354:	str	x0, [x19, #1072]
  406358:	b	40636c <__fxstatat@plt+0x327c>
  40635c:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  406360:	add	x0, x0, #0x3b6
  406364:	bl	403070 <gettext@plt>
  406368:	str	x0, [x19, #1072]
  40636c:	ldr	x8, [x19, #1072]
  406370:	ldr	x9, [x19, #1136]
  406374:	ldr	x1, [x9, #912]
  406378:	mov	w0, #0x4                   	// #4
  40637c:	str	x8, [x19, #1064]
  406380:	bl	413554 <__fxstatat@plt+0x10464>
  406384:	mov	w10, wzr
  406388:	str	x0, [x19, #1056]
  40638c:	mov	w0, w10
  406390:	mov	w1, w10
  406394:	ldr	x2, [x19, #1064]
  406398:	ldr	x3, [x19, #1056]
  40639c:	bl	402960 <error@plt>
  4063a0:	mov	w10, wzr
  4063a4:	and	w10, w10, #0x1
  4063a8:	sturb	w10, [x29, #-1]
  4063ac:	b	408b70 <__fxstatat@plt+0x5a80>
  4063b0:	ldurb	w8, [x29, #-57]
  4063b4:	tbnz	w8, #0, 4063bc <__fxstatat@plt+0x32cc>
  4063b8:	b	406474 <__fxstatat@plt+0x3384>
  4063bc:	ldr	x8, [x19, #1136]
  4063c0:	ldr	x9, [x8, #872]
  4063c4:	ldr	x9, [x9, #72]
  4063c8:	cbz	x9, 406474 <__fxstatat@plt+0x3384>
  4063cc:	ldr	w8, [x19, #1924]
  4063d0:	and	w8, w8, #0xf000
  4063d4:	cmp	w8, #0x4, lsl #12
  4063d8:	b.eq	40645c <__fxstatat@plt+0x336c>  // b.none
  4063dc:	ldr	x8, [x19, #1136]
  4063e0:	ldr	x9, [x8, #872]
  4063e4:	ldr	w10, [x9]
  4063e8:	cbnz	w10, 40645c <__fxstatat@plt+0x336c>
  4063ec:	ldr	x8, [x19, #1136]
  4063f0:	ldr	x9, [x8, #872]
  4063f4:	ldr	x0, [x9, #72]
  4063f8:	ldr	x1, [x8, #912]
  4063fc:	sub	x2, x29, #0xd8
  406400:	bl	40f0d0 <__fxstatat@plt+0xbfe0>
  406404:	tbnz	w0, #0, 40640c <__fxstatat@plt+0x331c>
  406408:	b	40645c <__fxstatat@plt+0x336c>
  40640c:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  406410:	add	x0, x0, #0x3cc
  406414:	bl	403070 <gettext@plt>
  406418:	ldr	x8, [x19, #1136]
  40641c:	ldr	x1, [x8, #912]
  406420:	mov	w9, #0x4                   	// #4
  406424:	str	x0, [x19, #1048]
  406428:	mov	w0, w9
  40642c:	bl	413554 <__fxstatat@plt+0x10464>
  406430:	mov	w9, wzr
  406434:	str	x0, [x19, #1040]
  406438:	mov	w0, w9
  40643c:	mov	w1, w9
  406440:	ldr	x2, [x19, #1048]
  406444:	ldr	x3, [x19, #1040]
  406448:	bl	402960 <error@plt>
  40644c:	mov	w9, #0x1                   	// #1
  406450:	and	w9, w9, #0x1
  406454:	sturb	w9, [x29, #-1]
  406458:	b	408b70 <__fxstatat@plt+0x5a80>
  40645c:	ldr	x8, [x19, #1136]
  406460:	ldr	x9, [x8, #872]
  406464:	ldr	x0, [x9, #72]
  406468:	ldr	x1, [x8, #912]
  40646c:	sub	x2, x29, #0xd8
  406470:	bl	40f030 <__fxstatat@plt+0xbf40>
  406474:	ldr	x8, [x19, #1136]
  406478:	ldr	x0, [x8, #872]
  40647c:	ldurb	w9, [x29, #-57]
  406480:	mov	w10, #0x1                   	// #1
  406484:	and	w1, w9, #0x1
  406488:	str	w10, [x19, #1036]
  40648c:	bl	408ca8 <__fxstatat@plt+0x5bb8>
  406490:	ldr	w9, [x19, #1036]
  406494:	and	w10, w0, w9
  406498:	strb	w10, [x19, #1871]
  40649c:	ldurb	w10, [x29, #-25]
  4064a0:	tbnz	w10, #0, 406ff4 <__fxstatat@plt+0x3f04>
  4064a4:	ldr	w8, [x19, #1880]
  4064a8:	cmp	w8, #0x11
  4064ac:	b.ne	4064c4 <__fxstatat@plt+0x33d4>  // b.any
  4064b0:	ldr	x8, [x19, #1136]
  4064b4:	ldr	x9, [x8, #872]
  4064b8:	ldr	w10, [x9, #8]
  4064bc:	cmp	w10, #0x2
  4064c0:	b.eq	406680 <__fxstatat@plt+0x3590>  // b.none
  4064c4:	ldr	w8, [x19, #1924]
  4064c8:	and	w8, w8, #0xf000
  4064cc:	cmp	w8, #0x8, lsl #12
  4064d0:	b.eq	406520 <__fxstatat@plt+0x3430>  // b.none
  4064d4:	ldr	x8, [x19, #1136]
  4064d8:	ldr	x9, [x8, #872]
  4064dc:	ldrb	w10, [x9, #20]
  4064e0:	mov	w11, #0x1                   	// #1
  4064e4:	str	w11, [x19, #1032]
  4064e8:	tbnz	w10, #0, 4064f0 <__fxstatat@plt+0x3400>
  4064ec:	b	406590 <__fxstatat@plt+0x34a0>
  4064f0:	ldr	w8, [x19, #1924]
  4064f4:	and	w8, w8, #0xf000
  4064f8:	mov	w9, #0x1                   	// #1
  4064fc:	cmp	w8, #0x4, lsl #12
  406500:	str	w9, [x19, #1032]
  406504:	b.eq	406590 <__fxstatat@plt+0x34a0>  // b.none
  406508:	ldr	w8, [x19, #1924]
  40650c:	and	w8, w8, #0xf000
  406510:	mov	w9, #0x1                   	// #1
  406514:	cmp	w8, #0xa, lsl #12
  406518:	str	w9, [x19, #1032]
  40651c:	b.eq	406590 <__fxstatat@plt+0x34a0>  // b.none
  406520:	ldr	x8, [x19, #1136]
  406524:	ldr	x9, [x8, #872]
  406528:	ldrb	w10, [x9, #24]
  40652c:	mov	w11, #0x1                   	// #1
  406530:	str	w11, [x19, #1032]
  406534:	tbnz	w10, #0, 406590 <__fxstatat@plt+0x34a0>
  406538:	ldr	x8, [x19, #1136]
  40653c:	ldr	x9, [x8, #872]
  406540:	ldrb	w10, [x9, #44]
  406544:	mov	w11, #0x1                   	// #1
  406548:	str	w11, [x19, #1032]
  40654c:	tbnz	w10, #0, 406590 <__fxstatat@plt+0x34a0>
  406550:	ldr	x8, [x19, #1136]
  406554:	ldr	x9, [x8, #872]
  406558:	ldrb	w10, [x9, #23]
  40655c:	mov	w11, #0x1                   	// #1
  406560:	str	w11, [x19, #1032]
  406564:	tbnz	w10, #0, 406590 <__fxstatat@plt+0x34a0>
  406568:	ldr	x8, [x19, #1136]
  40656c:	ldr	x9, [x8, #872]
  406570:	ldr	w10, [x9]
  406574:	mov	w11, #0x1                   	// #1
  406578:	str	w11, [x19, #1032]
  40657c:	cbnz	w10, 406590 <__fxstatat@plt+0x34a0>
  406580:	ldr	x8, [x19, #1136]
  406584:	ldr	x9, [x8, #872]
  406588:	ldrb	w10, [x9, #21]
  40658c:	str	w10, [x19, #1032]
  406590:	ldr	w8, [x19, #1032]
  406594:	and	w8, w8, #0x1
  406598:	strb	w8, [x19, #1870]
  40659c:	ldrb	w8, [x19, #1870]
  4065a0:	mov	w9, #0x100                 	// #256
  4065a4:	mov	w10, wzr
  4065a8:	tst	w8, #0x1
  4065ac:	csel	w8, w9, w10, ne  // ne = any
  4065b0:	str	w8, [x19, #1864]
  4065b4:	ldr	x11, [x19, #1136]
  4065b8:	ldr	x1, [x11, #904]
  4065bc:	ldr	w3, [x19, #1864]
  4065c0:	mov	w0, #0xffffff9c            	// #-100
  4065c4:	add	x2, x19, #0x788
  4065c8:	bl	41ef50 <__fxstatat@plt+0x1be60>
  4065cc:	cbnz	w0, 4065e8 <__fxstatat@plt+0x34f8>
  4065d0:	ldrb	w8, [x19, #1870]
  4065d4:	and	w8, w8, #0x1
  4065d8:	strb	w8, [x19, #1884]
  4065dc:	mov	w8, #0x11                  	// #17
  4065e0:	str	w8, [x19, #1880]
  4065e4:	b	406680 <__fxstatat@plt+0x3590>
  4065e8:	bl	403030 <__errno_location@plt>
  4065ec:	ldr	w8, [x0]
  4065f0:	cmp	w8, #0x28
  4065f4:	b.ne	406610 <__fxstatat@plt+0x3520>  // b.any
  4065f8:	ldr	x8, [x19, #1136]
  4065fc:	ldr	x9, [x8, #872]
  406600:	ldrb	w10, [x9, #22]
  406604:	tbnz	w10, #0, 40660c <__fxstatat@plt+0x351c>
  406608:	b	406610 <__fxstatat@plt+0x3520>
  40660c:	b	406680 <__fxstatat@plt+0x3590>
  406610:	bl	403030 <__errno_location@plt>
  406614:	ldr	w8, [x0]
  406618:	cmp	w8, #0x2
  40661c:	b.eq	406678 <__fxstatat@plt+0x3588>  // b.none
  406620:	bl	403030 <__errno_location@plt>
  406624:	ldr	w1, [x0]
  406628:	ldr	x0, [x19, #1128]
  40662c:	str	w1, [x19, #1028]
  406630:	bl	403070 <gettext@plt>
  406634:	ldr	x8, [x19, #1136]
  406638:	ldr	x1, [x8, #904]
  40663c:	mov	w9, #0x4                   	// #4
  406640:	str	x0, [x19, #1016]
  406644:	mov	w0, w9
  406648:	bl	413554 <__fxstatat@plt+0x10464>
  40664c:	mov	w9, wzr
  406650:	str	x0, [x19, #1008]
  406654:	mov	w0, w9
  406658:	ldr	w1, [x19, #1028]
  40665c:	ldr	x2, [x19, #1016]
  406660:	ldr	x3, [x19, #1008]
  406664:	bl	402960 <error@plt>
  406668:	mov	w9, wzr
  40666c:	and	w9, w9, #0x1
  406670:	sturb	w9, [x29, #-1]
  406674:	b	408b70 <__fxstatat@plt+0x5a80>
  406678:	mov	w8, #0x1                   	// #1
  40667c:	sturb	w8, [x29, #-25]
  406680:	ldr	w8, [x19, #1880]
  406684:	cmp	w8, #0x11
  406688:	b.ne	406ff4 <__fxstatat@plt+0x3f04>  // b.any
  40668c:	mov	w8, #0x0                   	// #0
  406690:	strb	w8, [x19, #1863]
  406694:	ldr	x9, [x19, #1136]
  406698:	ldr	x10, [x9, #872]
  40669c:	ldr	w8, [x10, #8]
  4066a0:	cmp	w8, #0x2
  4066a4:	b.eq	40674c <__fxstatat@plt+0x365c>  // b.none
  4066a8:	ldr	x8, [x19, #1136]
  4066ac:	ldr	x0, [x8, #912]
  4066b0:	ldr	x2, [x8, #904]
  4066b4:	ldr	x4, [x8, #872]
  4066b8:	sub	x1, x29, #0xd8
  4066bc:	add	x3, x19, #0x788
  4066c0:	add	x5, x19, #0x747
  4066c4:	bl	408d08 <__fxstatat@plt+0x5c18>
  4066c8:	tbnz	w0, #0, 40674c <__fxstatat@plt+0x365c>
  4066cc:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  4066d0:	add	x0, x0, #0x3fd
  4066d4:	bl	403070 <gettext@plt>
  4066d8:	ldr	x8, [x19, #1136]
  4066dc:	ldr	x2, [x8, #912]
  4066e0:	mov	w9, wzr
  4066e4:	str	x0, [x19, #1000]
  4066e8:	mov	w0, w9
  4066ec:	mov	w10, #0x4                   	// #4
  4066f0:	mov	w1, w10
  4066f4:	str	w9, [x19, #996]
  4066f8:	str	w10, [x19, #992]
  4066fc:	bl	413464 <__fxstatat@plt+0x10374>
  406700:	ldr	x8, [x19, #1136]
  406704:	ldr	x2, [x8, #904]
  406708:	mov	w9, #0x1                   	// #1
  40670c:	str	x0, [x19, #984]
  406710:	mov	w0, w9
  406714:	ldr	w1, [x19, #992]
  406718:	bl	413464 <__fxstatat@plt+0x10374>
  40671c:	ldr	w9, [x19, #996]
  406720:	str	x0, [x19, #976]
  406724:	mov	w0, w9
  406728:	mov	w1, w9
  40672c:	ldr	x2, [x19, #1000]
  406730:	ldr	x3, [x19, #984]
  406734:	ldr	x4, [x19, #976]
  406738:	bl	402960 <error@plt>
  40673c:	mov	w9, wzr
  406740:	and	w9, w9, #0x1
  406744:	sturb	w9, [x29, #-1]
  406748:	b	408b70 <__fxstatat@plt+0x5a80>
  40674c:	ldr	x8, [x19, #1136]
  406750:	ldr	x9, [x8, #872]
  406754:	ldrb	w10, [x9, #45]
  406758:	tbnz	w10, #0, 406760 <__fxstatat@plt+0x3670>
  40675c:	b	406894 <__fxstatat@plt+0x37a4>
  406760:	ldr	w8, [x19, #1924]
  406764:	and	w8, w8, #0xf000
  406768:	cmp	w8, #0x4, lsl #12
  40676c:	b.eq	406894 <__fxstatat@plt+0x37a4>  // b.none
  406770:	ldr	x8, [x19, #1136]
  406774:	ldr	x9, [x8, #872]
  406778:	ldrb	w10, [x9, #31]
  40677c:	mov	w11, #0x0                   	// #0
  406780:	str	w11, [x19, #972]
  406784:	tbnz	w10, #0, 40678c <__fxstatat@plt+0x369c>
  406788:	b	4067cc <__fxstatat@plt+0x36dc>
  40678c:	ldr	x8, [x19, #1136]
  406790:	ldr	x9, [x8, #872]
  406794:	ldrb	w10, [x9, #24]
  406798:	mov	w11, #0x0                   	// #0
  40679c:	str	w11, [x19, #968]
  4067a0:	tbnz	w10, #0, 4067a8 <__fxstatat@plt+0x36b8>
  4067a4:	b	4067c0 <__fxstatat@plt+0x36d0>
  4067a8:	ldr	x8, [x19, #1136]
  4067ac:	ldr	x9, [x8, #584]
  4067b0:	ldr	x10, [x8, #712]
  4067b4:	cmp	x9, x10
  4067b8:	cset	w11, eq  // eq = none
  4067bc:	str	w11, [x19, #968]
  4067c0:	ldr	w8, [x19, #968]
  4067c4:	eor	w8, w8, #0x1
  4067c8:	str	w8, [x19, #972]
  4067cc:	ldr	w8, [x19, #972]
  4067d0:	mov	w9, #0x1                   	// #1
  4067d4:	mov	w10, wzr
  4067d8:	tst	w8, #0x1
  4067dc:	csel	w8, w9, w10, ne  // ne = any
  4067e0:	str	w8, [x19, #1856]
  4067e4:	ldr	x11, [x19, #1136]
  4067e8:	ldr	x0, [x11, #904]
  4067ec:	ldr	w3, [x19, #1856]
  4067f0:	add	x1, x19, #0x788
  4067f4:	sub	x2, x29, #0xd8
  4067f8:	str	w10, [x19, #964]
  4067fc:	bl	4150a0 <__fxstatat@plt+0x11fb0>
  406800:	ldr	w8, [x19, #964]
  406804:	cmp	w8, w0
  406808:	cset	w9, gt
  40680c:	tbnz	w9, #0, 406894 <__fxstatat@plt+0x37a4>
  406810:	ldr	x8, [x19, #1136]
  406814:	ldr	x9, [x8, #840]
  406818:	cbz	x9, 40682c <__fxstatat@plt+0x373c>
  40681c:	ldr	x8, [x19, #1136]
  406820:	ldr	x9, [x8, #840]
  406824:	mov	w10, #0x1                   	// #1
  406828:	strb	w10, [x9]
  40682c:	ldr	x8, [x19, #1136]
  406830:	ldr	x0, [x8, #904]
  406834:	ldr	x1, [x8, #720]
  406838:	ldr	x2, [x8, #712]
  40683c:	bl	40cbb4 <__fxstatat@plt+0x9ac4>
  406840:	ldr	x8, [x19, #1136]
  406844:	str	x0, [x8, #552]
  406848:	ldr	x9, [x8, #552]
  40684c:	cbz	x9, 406884 <__fxstatat@plt+0x3794>
  406850:	ldr	x8, [x19, #1136]
  406854:	ldr	x0, [x8, #552]
  406858:	ldr	x1, [x8, #904]
  40685c:	ldr	x9, [x8, #872]
  406860:	ldrb	w10, [x9, #46]
  406864:	ldrb	w11, [x19, #1871]
  406868:	mov	w12, #0x1                   	// #1
  40686c:	and	w2, w12, #0x1
  406870:	and	w3, w10, #0x1
  406874:	and	w4, w11, #0x1
  406878:	bl	40940c <__fxstatat@plt+0x631c>
  40687c:	tbnz	w0, #0, 406884 <__fxstatat@plt+0x3794>
  406880:	b	408a48 <__fxstatat@plt+0x5958>
  406884:	mov	w8, #0x1                   	// #1
  406888:	and	w8, w8, #0x1
  40688c:	sturb	w8, [x29, #-1]
  406890:	b	408b70 <__fxstatat@plt+0x5a80>
  406894:	ldr	x8, [x19, #1136]
  406898:	ldr	x9, [x8, #872]
  40689c:	ldrb	w10, [x9, #24]
  4068a0:	tbnz	w10, #0, 4068a8 <__fxstatat@plt+0x37b8>
  4068a4:	b	4068f4 <__fxstatat@plt+0x3804>
  4068a8:	ldr	x8, [x19, #1136]
  4068ac:	ldr	x0, [x8, #872]
  4068b0:	ldr	x1, [x8, #904]
  4068b4:	add	x2, x19, #0x788
  4068b8:	bl	409580 <__fxstatat@plt+0x6490>
  4068bc:	tbnz	w0, #0, 4068c4 <__fxstatat@plt+0x37d4>
  4068c0:	b	4068f0 <__fxstatat@plt+0x3800>
  4068c4:	ldr	x8, [x19, #1136]
  4068c8:	ldr	x9, [x8, #840]
  4068cc:	cbz	x9, 4068e0 <__fxstatat@plt+0x37f0>
  4068d0:	ldr	x8, [x19, #1136]
  4068d4:	ldr	x9, [x8, #840]
  4068d8:	mov	w10, #0x1                   	// #1
  4068dc:	strb	w10, [x9]
  4068e0:	mov	w8, #0x1                   	// #1
  4068e4:	and	w8, w8, #0x1
  4068e8:	sturb	w8, [x29, #-1]
  4068ec:	b	408b70 <__fxstatat@plt+0x5a80>
  4068f0:	b	406954 <__fxstatat@plt+0x3864>
  4068f4:	ldr	w8, [x19, #1924]
  4068f8:	and	w8, w8, #0xf000
  4068fc:	cmp	w8, #0x4, lsl #12
  406900:	b.eq	406954 <__fxstatat@plt+0x3864>  // b.none
  406904:	ldr	x8, [x19, #1136]
  406908:	ldr	x9, [x8, #872]
  40690c:	ldr	w10, [x9, #8]
  406910:	cmp	w10, #0x2
  406914:	b.eq	406944 <__fxstatat@plt+0x3854>  // b.none
  406918:	ldr	x8, [x19, #1136]
  40691c:	ldr	x9, [x8, #872]
  406920:	ldr	w10, [x9, #8]
  406924:	cmp	w10, #0x3
  406928:	b.ne	406954 <__fxstatat@plt+0x3864>  // b.any
  40692c:	ldr	x8, [x19, #1136]
  406930:	ldr	x0, [x8, #872]
  406934:	ldr	x1, [x8, #904]
  406938:	add	x2, x19, #0x788
  40693c:	bl	409674 <__fxstatat@plt+0x6584>
  406940:	tbnz	w0, #0, 406954 <__fxstatat@plt+0x3864>
  406944:	mov	w8, #0x1                   	// #1
  406948:	and	w8, w8, #0x1
  40694c:	sturb	w8, [x29, #-1]
  406950:	b	408b70 <__fxstatat@plt+0x5a80>
  406954:	ldrb	w8, [x19, #1863]
  406958:	tbnz	w8, #0, 406960 <__fxstatat@plt+0x3870>
  40695c:	b	406970 <__fxstatat@plt+0x3880>
  406960:	mov	w8, #0x1                   	// #1
  406964:	and	w8, w8, #0x1
  406968:	sturb	w8, [x29, #-1]
  40696c:	b	408b70 <__fxstatat@plt+0x5a80>
  406970:	ldr	w8, [x19, #1944]
  406974:	and	w8, w8, #0xf000
  406978:	cmp	w8, #0x4, lsl #12
  40697c:	b.eq	406af8 <__fxstatat@plt+0x3a08>  // b.none
  406980:	ldr	w8, [x19, #1924]
  406984:	and	w8, w8, #0xf000
  406988:	cmp	w8, #0x4, lsl #12
  40698c:	b.ne	406a38 <__fxstatat@plt+0x3948>  // b.any
  406990:	ldr	x8, [x19, #1136]
  406994:	ldr	x9, [x8, #872]
  406998:	ldrb	w10, [x9, #24]
  40699c:	tbnz	w10, #0, 4069a4 <__fxstatat@plt+0x38b4>
  4069a0:	b	4069b8 <__fxstatat@plt+0x38c8>
  4069a4:	ldr	x8, [x19, #1136]
  4069a8:	ldr	x9, [x8, #872]
  4069ac:	ldr	w10, [x9]
  4069b0:	cbz	w10, 4069b8 <__fxstatat@plt+0x38c8>
  4069b4:	b	406a38 <__fxstatat@plt+0x3948>
  4069b8:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  4069bc:	add	x0, x0, #0x419
  4069c0:	bl	403070 <gettext@plt>
  4069c4:	ldr	x8, [x19, #1136]
  4069c8:	ldr	x2, [x8, #904]
  4069cc:	mov	w9, wzr
  4069d0:	str	x0, [x19, #952]
  4069d4:	mov	w0, w9
  4069d8:	mov	w10, #0x4                   	// #4
  4069dc:	mov	w1, w10
  4069e0:	str	w9, [x19, #948]
  4069e4:	str	w10, [x19, #944]
  4069e8:	bl	413464 <__fxstatat@plt+0x10374>
  4069ec:	ldr	x8, [x19, #1136]
  4069f0:	ldr	x2, [x8, #912]
  4069f4:	mov	w9, #0x1                   	// #1
  4069f8:	str	x0, [x19, #936]
  4069fc:	mov	w0, w9
  406a00:	ldr	w1, [x19, #944]
  406a04:	bl	413464 <__fxstatat@plt+0x10374>
  406a08:	ldr	w9, [x19, #948]
  406a0c:	str	x0, [x19, #928]
  406a10:	mov	w0, w9
  406a14:	mov	w1, w9
  406a18:	ldr	x2, [x19, #952]
  406a1c:	ldr	x3, [x19, #936]
  406a20:	ldr	x4, [x19, #928]
  406a24:	bl	402960 <error@plt>
  406a28:	mov	w9, wzr
  406a2c:	and	w9, w9, #0x1
  406a30:	sturb	w9, [x29, #-1]
  406a34:	b	408b70 <__fxstatat@plt+0x5a80>
  406a38:	ldurb	w8, [x29, #-57]
  406a3c:	tbnz	w8, #0, 406a44 <__fxstatat@plt+0x3954>
  406a40:	b	406af8 <__fxstatat@plt+0x3a08>
  406a44:	ldr	x8, [x19, #1136]
  406a48:	ldr	x9, [x8, #872]
  406a4c:	ldr	w10, [x9]
  406a50:	cmp	w10, #0x3
  406a54:	b.eq	406af8 <__fxstatat@plt+0x3a08>  // b.none
  406a58:	ldr	x8, [x19, #1136]
  406a5c:	ldr	x9, [x8, #872]
  406a60:	ldr	x0, [x9, #64]
  406a64:	ldr	x1, [x8, #904]
  406a68:	add	x2, x19, #0x788
  406a6c:	bl	40f0d0 <__fxstatat@plt+0xbfe0>
  406a70:	tbnz	w0, #0, 406a78 <__fxstatat@plt+0x3988>
  406a74:	b	406af8 <__fxstatat@plt+0x3a08>
  406a78:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  406a7c:	add	x0, x0, #0x44d
  406a80:	bl	403070 <gettext@plt>
  406a84:	ldr	x8, [x19, #1136]
  406a88:	ldr	x2, [x8, #904]
  406a8c:	mov	w9, wzr
  406a90:	str	x0, [x19, #920]
  406a94:	mov	w0, w9
  406a98:	mov	w10, #0x4                   	// #4
  406a9c:	mov	w1, w10
  406aa0:	str	w9, [x19, #916]
  406aa4:	str	w10, [x19, #912]
  406aa8:	bl	413464 <__fxstatat@plt+0x10374>
  406aac:	ldr	x8, [x19, #1136]
  406ab0:	ldr	x2, [x8, #912]
  406ab4:	mov	w9, #0x1                   	// #1
  406ab8:	str	x0, [x19, #904]
  406abc:	mov	w0, w9
  406ac0:	ldr	w1, [x19, #912]
  406ac4:	bl	413464 <__fxstatat@plt+0x10374>
  406ac8:	ldr	w9, [x19, #916]
  406acc:	str	x0, [x19, #896]
  406ad0:	mov	w0, w9
  406ad4:	mov	w1, w9
  406ad8:	ldr	x2, [x19, #920]
  406adc:	ldr	x3, [x19, #904]
  406ae0:	ldr	x4, [x19, #896]
  406ae4:	bl	402960 <error@plt>
  406ae8:	mov	w9, wzr
  406aec:	and	w9, w9, #0x1
  406af0:	sturb	w9, [x29, #-1]
  406af4:	b	408b70 <__fxstatat@plt+0x5a80>
  406af8:	ldr	w8, [x19, #1924]
  406afc:	and	w8, w8, #0xf000
  406b00:	cmp	w8, #0x4, lsl #12
  406b04:	b.eq	406b90 <__fxstatat@plt+0x3aa0>  // b.none
  406b08:	ldr	w8, [x19, #1944]
  406b0c:	and	w8, w8, #0xf000
  406b10:	cmp	w8, #0x4, lsl #12
  406b14:	b.ne	406b90 <__fxstatat@plt+0x3aa0>  // b.any
  406b18:	ldr	x8, [x19, #1136]
  406b1c:	ldr	x9, [x8, #872]
  406b20:	ldrb	w10, [x9, #24]
  406b24:	tbnz	w10, #0, 406b2c <__fxstatat@plt+0x3a3c>
  406b28:	b	406b40 <__fxstatat@plt+0x3a50>
  406b2c:	ldr	x8, [x19, #1136]
  406b30:	ldr	x9, [x8, #872]
  406b34:	ldr	w10, [x9]
  406b38:	cbz	w10, 406b40 <__fxstatat@plt+0x3a50>
  406b3c:	b	406b90 <__fxstatat@plt+0x3aa0>
  406b40:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  406b44:	add	x0, x0, #0x478
  406b48:	bl	403070 <gettext@plt>
  406b4c:	ldr	x8, [x19, #1136]
  406b50:	ldr	x1, [x8, #904]
  406b54:	mov	w9, #0x4                   	// #4
  406b58:	str	x0, [x19, #888]
  406b5c:	mov	w0, w9
  406b60:	bl	413554 <__fxstatat@plt+0x10464>
  406b64:	mov	w9, wzr
  406b68:	str	x0, [x19, #880]
  406b6c:	mov	w0, w9
  406b70:	mov	w1, w9
  406b74:	ldr	x2, [x19, #888]
  406b78:	ldr	x3, [x19, #880]
  406b7c:	bl	402960 <error@plt>
  406b80:	mov	w9, wzr
  406b84:	and	w9, w9, #0x1
  406b88:	sturb	w9, [x29, #-1]
  406b8c:	b	408b70 <__fxstatat@plt+0x5a80>
  406b90:	ldr	x8, [x19, #1136]
  406b94:	ldr	x9, [x8, #872]
  406b98:	ldrb	w10, [x9, #24]
  406b9c:	tbnz	w10, #0, 406ba4 <__fxstatat@plt+0x3ab4>
  406ba0:	b	406c54 <__fxstatat@plt+0x3b64>
  406ba4:	ldur	w8, [x29, #-200]
  406ba8:	and	w8, w8, #0xf000
  406bac:	cmp	w8, #0x4, lsl #12
  406bb0:	b.ne	406c54 <__fxstatat@plt+0x3b64>  // b.any
  406bb4:	ldr	w8, [x19, #1944]
  406bb8:	and	w8, w8, #0xf000
  406bbc:	cmp	w8, #0x4, lsl #12
  406bc0:	b.eq	406c54 <__fxstatat@plt+0x3b64>  // b.none
  406bc4:	ldr	x8, [x19, #1136]
  406bc8:	ldr	x9, [x8, #872]
  406bcc:	ldr	w10, [x9]
  406bd0:	cbnz	w10, 406c54 <__fxstatat@plt+0x3b64>
  406bd4:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  406bd8:	add	x0, x0, #0x4a9
  406bdc:	bl	403070 <gettext@plt>
  406be0:	ldr	x8, [x19, #1136]
  406be4:	ldr	x2, [x8, #912]
  406be8:	mov	w9, wzr
  406bec:	str	x0, [x19, #872]
  406bf0:	mov	w0, w9
  406bf4:	mov	w10, #0x3                   	// #3
  406bf8:	mov	w1, w10
  406bfc:	str	w9, [x19, #868]
  406c00:	str	w10, [x19, #864]
  406c04:	bl	4136d0 <__fxstatat@plt+0x105e0>
  406c08:	ldr	x8, [x19, #1136]
  406c0c:	ldr	x2, [x8, #904]
  406c10:	ldr	w9, [x19, #868]
  406c14:	str	x0, [x19, #856]
  406c18:	mov	w0, w9
  406c1c:	ldr	w1, [x19, #864]
  406c20:	bl	4136d0 <__fxstatat@plt+0x105e0>
  406c24:	ldr	w9, [x19, #868]
  406c28:	str	x0, [x19, #848]
  406c2c:	mov	w0, w9
  406c30:	mov	w1, w9
  406c34:	ldr	x2, [x19, #872]
  406c38:	ldr	x3, [x19, #856]
  406c3c:	ldr	x4, [x19, #848]
  406c40:	bl	402960 <error@plt>
  406c44:	mov	w9, wzr
  406c48:	and	w9, w9, #0x1
  406c4c:	sturb	w9, [x29, #-1]
  406c50:	b	408b70 <__fxstatat@plt+0x5a80>
  406c54:	ldr	x8, [x19, #1136]
  406c58:	ldr	x9, [x8, #872]
  406c5c:	ldr	w10, [x9]
  406c60:	cbz	w10, 406eac <__fxstatat@plt+0x3dbc>
  406c64:	ldr	x8, [x19, #1136]
  406c68:	ldr	x0, [x8, #912]
  406c6c:	bl	40ecd8 <__fxstatat@plt+0xbbe8>
  406c70:	ldr	x8, [x19, #1136]
  406c74:	str	x0, [x8, #504]
  406c78:	bl	4097f4 <__fxstatat@plt+0x6704>
  406c7c:	tbnz	w0, #0, 406eac <__fxstatat@plt+0x3dbc>
  406c80:	ldr	x8, [x19, #1136]
  406c84:	ldr	x9, [x8, #872]
  406c88:	ldrb	w10, [x9, #24]
  406c8c:	tbnz	w10, #0, 406ca0 <__fxstatat@plt+0x3bb0>
  406c90:	ldr	w8, [x19, #1944]
  406c94:	and	w8, w8, #0xf000
  406c98:	cmp	w8, #0x4, lsl #12
  406c9c:	b.eq	406eac <__fxstatat@plt+0x3dbc>  // b.none
  406ca0:	ldr	x8, [x19, #1136]
  406ca4:	ldr	x9, [x8, #872]
  406ca8:	ldr	w10, [x9]
  406cac:	cmp	w10, #0x3
  406cb0:	b.eq	406d8c <__fxstatat@plt+0x3c9c>  // b.none
  406cb4:	ldr	x8, [x19, #1136]
  406cb8:	ldr	x0, [x8, #504]
  406cbc:	ldr	x2, [x8, #904]
  406cc0:	sub	x1, x29, #0xd8
  406cc4:	bl	409888 <__fxstatat@plt+0x6798>
  406cc8:	tbnz	w0, #0, 406cd0 <__fxstatat@plt+0x3be0>
  406ccc:	b	406d8c <__fxstatat@plt+0x3c9c>
  406cd0:	ldr	x8, [x19, #1136]
  406cd4:	ldr	x9, [x8, #872]
  406cd8:	ldrb	w10, [x9, #24]
  406cdc:	tbnz	w10, #0, 406ce4 <__fxstatat@plt+0x3bf4>
  406ce0:	b	406cf8 <__fxstatat@plt+0x3c08>
  406ce4:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  406ce8:	add	x0, x0, #0x4dc
  406cec:	bl	403070 <gettext@plt>
  406cf0:	str	x0, [x19, #840]
  406cf4:	b	406d08 <__fxstatat@plt+0x3c18>
  406cf8:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  406cfc:	add	x0, x0, #0x50e
  406d00:	bl	403070 <gettext@plt>
  406d04:	str	x0, [x19, #840]
  406d08:	ldr	x8, [x19, #840]
  406d0c:	ldr	x9, [x19, #1136]
  406d10:	str	x8, [x9, #496]
  406d14:	ldr	x2, [x9, #496]
  406d18:	ldr	x8, [x9, #904]
  406d1c:	mov	w10, wzr
  406d20:	mov	w0, w10
  406d24:	mov	w11, #0x4                   	// #4
  406d28:	mov	w1, w11
  406d2c:	str	x2, [x19, #832]
  406d30:	mov	x2, x8
  406d34:	str	w10, [x19, #828]
  406d38:	str	w11, [x19, #824]
  406d3c:	bl	413464 <__fxstatat@plt+0x10374>
  406d40:	ldr	x8, [x19, #1136]
  406d44:	ldr	x2, [x8, #912]
  406d48:	mov	w10, #0x1                   	// #1
  406d4c:	str	x0, [x19, #816]
  406d50:	mov	w0, w10
  406d54:	ldr	w1, [x19, #824]
  406d58:	bl	413464 <__fxstatat@plt+0x10374>
  406d5c:	ldr	w10, [x19, #828]
  406d60:	str	x0, [x19, #808]
  406d64:	mov	w0, w10
  406d68:	mov	w1, w10
  406d6c:	ldr	x2, [x19, #832]
  406d70:	ldr	x3, [x19, #816]
  406d74:	ldr	x4, [x19, #808]
  406d78:	bl	402960 <error@plt>
  406d7c:	mov	w10, wzr
  406d80:	and	w10, w10, #0x1
  406d84:	sturb	w10, [x29, #-1]
  406d88:	b	408b70 <__fxstatat@plt+0x5a80>
  406d8c:	ldr	x8, [x19, #1136]
  406d90:	ldr	x1, [x8, #904]
  406d94:	ldr	x9, [x8, #872]
  406d98:	ldr	w2, [x9]
  406d9c:	mov	w0, #0xffffff9c            	// #-100
  406da0:	bl	40e5c4 <__fxstatat@plt+0xb4d4>
  406da4:	ldr	x8, [x19, #1136]
  406da8:	str	x0, [x8, #488]
  406dac:	ldr	x9, [x8, #488]
  406db0:	cbz	x9, 406e34 <__fxstatat@plt+0x3d44>
  406db4:	ldr	x8, [x19, #1136]
  406db8:	ldr	x9, [x8, #488]
  406dbc:	str	x9, [x8, #480]
  406dc0:	ldr	x0, [x8, #480]
  406dc4:	bl	402920 <strlen@plt>
  406dc8:	mov	x8, #0x1                   	// #1
  406dcc:	add	x9, x0, #0x1
  406dd0:	ldr	x10, [x19, #1136]
  406dd4:	str	x9, [x10, #472]
  406dd8:	ldr	x9, [x10, #472]
  406ddc:	mul	x8, x9, x8
  406de0:	add	x8, x8, #0xf
  406de4:	and	x8, x8, #0xfffffffffffffff0
  406de8:	mov	x9, sp
  406dec:	subs	x8, x9, x8
  406df0:	mov	sp, x8
  406df4:	str	x8, [x10, #464]
  406df8:	ldr	x8, [x10, #464]
  406dfc:	ldr	x1, [x10, #480]
  406e00:	ldr	x2, [x10, #472]
  406e04:	mov	x0, x8
  406e08:	str	x8, [x19, #800]
  406e0c:	bl	4028f0 <memcpy@plt>
  406e10:	ldr	x8, [x19, #800]
  406e14:	ldr	x9, [x19, #1136]
  406e18:	str	x8, [x9, #456]
  406e1c:	ldr	x10, [x9, #456]
  406e20:	str	x10, [x9, #544]
  406e24:	ldr	x8, [x19, #1136]
  406e28:	ldr	x0, [x8, #488]
  406e2c:	bl	402e10 <free@plt>
  406e30:	b	406ea0 <__fxstatat@plt+0x3db0>
  406e34:	bl	403030 <__errno_location@plt>
  406e38:	ldr	w8, [x0]
  406e3c:	cmp	w8, #0x2
  406e40:	b.eq	406ea0 <__fxstatat@plt+0x3db0>  // b.none
  406e44:	bl	403030 <__errno_location@plt>
  406e48:	ldr	w1, [x0]
  406e4c:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  406e50:	add	x0, x0, #0x541
  406e54:	str	w1, [x19, #796]
  406e58:	bl	403070 <gettext@plt>
  406e5c:	ldr	x8, [x19, #1136]
  406e60:	ldr	x1, [x8, #904]
  406e64:	mov	w9, #0x4                   	// #4
  406e68:	str	x0, [x19, #784]
  406e6c:	mov	w0, w9
  406e70:	bl	413554 <__fxstatat@plt+0x10464>
  406e74:	mov	w9, wzr
  406e78:	str	x0, [x19, #776]
  406e7c:	mov	w0, w9
  406e80:	ldr	w1, [x19, #796]
  406e84:	ldr	x2, [x19, #784]
  406e88:	ldr	x3, [x19, #776]
  406e8c:	bl	402960 <error@plt>
  406e90:	mov	w9, wzr
  406e94:	and	w9, w9, #0x1
  406e98:	sturb	w9, [x29, #-1]
  406e9c:	b	408b70 <__fxstatat@plt+0x5a80>
  406ea0:	mov	w8, #0x1                   	// #1
  406ea4:	sturb	w8, [x29, #-25]
  406ea8:	b	406ff4 <__fxstatat@plt+0x3f04>
  406eac:	ldr	w8, [x19, #1944]
  406eb0:	and	w8, w8, #0xf000
  406eb4:	cmp	w8, #0x4, lsl #12
  406eb8:	b.eq	406ff4 <__fxstatat@plt+0x3f04>  // b.none
  406ebc:	ldr	x8, [x19, #1136]
  406ec0:	ldr	x9, [x8, #872]
  406ec4:	ldrb	w10, [x9, #24]
  406ec8:	tbnz	w10, #0, 406ff4 <__fxstatat@plt+0x3f04>
  406ecc:	ldr	x8, [x19, #1136]
  406ed0:	ldr	x9, [x8, #872]
  406ed4:	ldrb	w10, [x9, #21]
  406ed8:	tbnz	w10, #0, 406f24 <__fxstatat@plt+0x3e34>
  406edc:	ldr	x8, [x19, #1136]
  406ee0:	ldr	x9, [x8, #872]
  406ee4:	ldrb	w10, [x9, #34]
  406ee8:	tbnz	w10, #0, 406ef0 <__fxstatat@plt+0x3e00>
  406eec:	b	406f00 <__fxstatat@plt+0x3e10>
  406ef0:	ldr	w8, [x19, #1948]
  406ef4:	mov	w9, #0x1                   	// #1
  406ef8:	cmp	w9, w8
  406efc:	b.cc	406f24 <__fxstatat@plt+0x3e34>  // b.lo, b.ul, b.last
  406f00:	ldr	x8, [x19, #1136]
  406f04:	ldr	x9, [x8, #872]
  406f08:	ldr	w10, [x9, #4]
  406f0c:	cmp	w10, #0x2
  406f10:	b.ne	406ff4 <__fxstatat@plt+0x3f04>  // b.any
  406f14:	ldur	w8, [x29, #-200]
  406f18:	and	w8, w8, #0xf000
  406f1c:	cmp	w8, #0x8, lsl #12
  406f20:	b.eq	406ff4 <__fxstatat@plt+0x3f04>  // b.none
  406f24:	ldr	x8, [x19, #1136]
  406f28:	ldr	x0, [x8, #904]
  406f2c:	bl	403060 <unlink@plt>
  406f30:	cbz	w0, 406fa0 <__fxstatat@plt+0x3eb0>
  406f34:	bl	403030 <__errno_location@plt>
  406f38:	ldr	w8, [x0]
  406f3c:	cmp	w8, #0x2
  406f40:	b.eq	406fa0 <__fxstatat@plt+0x3eb0>  // b.none
  406f44:	bl	403030 <__errno_location@plt>
  406f48:	ldr	w1, [x0]
  406f4c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  406f50:	add	x0, x0, #0xe37
  406f54:	str	w1, [x19, #772]
  406f58:	bl	403070 <gettext@plt>
  406f5c:	ldr	x8, [x19, #1136]
  406f60:	ldr	x1, [x8, #904]
  406f64:	mov	w9, #0x4                   	// #4
  406f68:	str	x0, [x19, #760]
  406f6c:	mov	w0, w9
  406f70:	bl	413554 <__fxstatat@plt+0x10464>
  406f74:	mov	w9, wzr
  406f78:	str	x0, [x19, #752]
  406f7c:	mov	w0, w9
  406f80:	ldr	w1, [x19, #772]
  406f84:	ldr	x2, [x19, #760]
  406f88:	ldr	x3, [x19, #752]
  406f8c:	bl	402960 <error@plt>
  406f90:	mov	w9, wzr
  406f94:	and	w9, w9, #0x1
  406f98:	sturb	w9, [x29, #-1]
  406f9c:	b	408b70 <__fxstatat@plt+0x5a80>
  406fa0:	mov	w8, #0x1                   	// #1
  406fa4:	sturb	w8, [x29, #-25]
  406fa8:	ldr	x9, [x19, #1136]
  406fac:	ldr	x10, [x9, #872]
  406fb0:	ldrb	w8, [x10, #46]
  406fb4:	tbnz	w8, #0, 406fbc <__fxstatat@plt+0x3ecc>
  406fb8:	b	406ff4 <__fxstatat@plt+0x3f04>
  406fbc:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  406fc0:	add	x0, x0, #0x141
  406fc4:	bl	403070 <gettext@plt>
  406fc8:	ldr	x8, [x19, #1136]
  406fcc:	ldr	x1, [x8, #904]
  406fd0:	mov	w9, #0x4                   	// #4
  406fd4:	str	x0, [x19, #744]
  406fd8:	mov	w0, w9
  406fdc:	bl	413554 <__fxstatat@plt+0x10464>
  406fe0:	ldr	x1, [x19, #744]
  406fe4:	str	x0, [x19, #736]
  406fe8:	mov	x0, x1
  406fec:	ldr	x1, [x19, #736]
  406ff0:	bl	403010 <printf@plt>
  406ff4:	ldurb	w8, [x29, #-57]
  406ff8:	tbnz	w8, #0, 407000 <__fxstatat@plt+0x3f10>
  406ffc:	b	407144 <__fxstatat@plt+0x4054>
  407000:	ldr	x8, [x19, #1136]
  407004:	ldr	x9, [x8, #872]
  407008:	ldr	x9, [x9, #64]
  40700c:	cbz	x9, 407144 <__fxstatat@plt+0x4054>
  407010:	ldr	x8, [x19, #1136]
  407014:	ldr	x9, [x8, #872]
  407018:	ldrb	w10, [x9, #24]
  40701c:	tbnz	w10, #0, 407144 <__fxstatat@plt+0x4054>
  407020:	ldr	x8, [x19, #1136]
  407024:	ldr	x9, [x8, #872]
  407028:	ldr	w10, [x9]
  40702c:	cbnz	w10, 407144 <__fxstatat@plt+0x4054>
  407030:	mov	w8, #0x1                   	// #1
  407034:	strb	w8, [x19, #1799]
  407038:	ldrb	w8, [x19, #1884]
  40703c:	tbnz	w8, #0, 407044 <__fxstatat@plt+0x3f54>
  407040:	b	407054 <__fxstatat@plt+0x3f64>
  407044:	add	x8, x19, #0x788
  407048:	ldr	x9, [x19, #1136]
  40704c:	str	x8, [x9, #312]
  407050:	b	407080 <__fxstatat@plt+0x3f90>
  407054:	ldr	x8, [x19, #1136]
  407058:	ldr	x0, [x8, #904]
  40705c:	add	x1, x19, #0x680
  407060:	bl	41ef40 <__fxstatat@plt+0x1be50>
  407064:	cbnz	w0, 407078 <__fxstatat@plt+0x3f88>
  407068:	add	x8, x19, #0x680
  40706c:	ldr	x9, [x19, #1136]
  407070:	str	x8, [x9, #312]
  407074:	b	407080 <__fxstatat@plt+0x3f90>
  407078:	mov	w8, #0x0                   	// #0
  40707c:	strb	w8, [x19, #1799]
  407080:	ldrb	w8, [x19, #1799]
  407084:	tbnz	w8, #0, 40708c <__fxstatat@plt+0x3f9c>
  407088:	b	407144 <__fxstatat@plt+0x4054>
  40708c:	ldr	x8, [x19, #1136]
  407090:	ldr	x9, [x8, #312]
  407094:	ldr	w10, [x9, #16]
  407098:	and	w10, w10, #0xf000
  40709c:	cmp	w10, #0xa, lsl #12
  4070a0:	b.ne	407144 <__fxstatat@plt+0x4054>  // b.any
  4070a4:	ldr	x8, [x19, #1136]
  4070a8:	ldr	x9, [x8, #872]
  4070ac:	ldr	x0, [x9, #64]
  4070b0:	ldr	x1, [x8, #904]
  4070b4:	ldr	x2, [x8, #312]
  4070b8:	bl	40f0d0 <__fxstatat@plt+0xbfe0>
  4070bc:	tbnz	w0, #0, 4070c4 <__fxstatat@plt+0x3fd4>
  4070c0:	b	407144 <__fxstatat@plt+0x4054>
  4070c4:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  4070c8:	add	x0, x0, #0x552
  4070cc:	bl	403070 <gettext@plt>
  4070d0:	ldr	x8, [x19, #1136]
  4070d4:	ldr	x2, [x8, #912]
  4070d8:	mov	w9, wzr
  4070dc:	str	x0, [x19, #728]
  4070e0:	mov	w0, w9
  4070e4:	mov	w10, #0x4                   	// #4
  4070e8:	mov	w1, w10
  4070ec:	str	w9, [x19, #724]
  4070f0:	str	w10, [x19, #720]
  4070f4:	bl	413464 <__fxstatat@plt+0x10374>
  4070f8:	ldr	x8, [x19, #1136]
  4070fc:	ldr	x2, [x8, #904]
  407100:	mov	w9, #0x1                   	// #1
  407104:	str	x0, [x19, #712]
  407108:	mov	w0, w9
  40710c:	ldr	w1, [x19, #720]
  407110:	bl	413464 <__fxstatat@plt+0x10374>
  407114:	ldr	w9, [x19, #724]
  407118:	str	x0, [x19, #704]
  40711c:	mov	w0, w9
  407120:	mov	w1, w9
  407124:	ldr	x2, [x19, #728]
  407128:	ldr	x3, [x19, #712]
  40712c:	ldr	x4, [x19, #704]
  407130:	bl	402960 <error@plt>
  407134:	mov	w9, wzr
  407138:	and	w9, w9, #0x1
  40713c:	sturb	w9, [x29, #-1]
  407140:	b	408b70 <__fxstatat@plt+0x5a80>
  407144:	ldr	x8, [x19, #1136]
  407148:	ldr	x9, [x8, #872]
  40714c:	ldrb	w10, [x9, #46]
  407150:	tbnz	w10, #0, 407158 <__fxstatat@plt+0x4068>
  407154:	b	40718c <__fxstatat@plt+0x409c>
  407158:	ldr	x8, [x19, #1136]
  40715c:	ldr	x9, [x8, #872]
  407160:	ldrb	w10, [x9, #24]
  407164:	tbnz	w10, #0, 40718c <__fxstatat@plt+0x409c>
  407168:	ldr	w8, [x19, #1924]
  40716c:	and	w8, w8, #0xf000
  407170:	cmp	w8, #0x4, lsl #12
  407174:	b.eq	40718c <__fxstatat@plt+0x409c>  // b.none
  407178:	ldr	x8, [x19, #1136]
  40717c:	ldr	x0, [x8, #912]
  407180:	ldr	x1, [x8, #904]
  407184:	ldr	x2, [x8, #544]
  407188:	bl	409a60 <__fxstatat@plt+0x6970>
  40718c:	ldr	w8, [x19, #1880]
  407190:	cbnz	w8, 4071a4 <__fxstatat@plt+0x40b4>
  407194:	mov	x8, xzr
  407198:	ldr	x9, [x19, #1136]
  40719c:	str	x8, [x9, #552]
  4071a0:	b	4072d0 <__fxstatat@plt+0x41e0>
  4071a4:	ldr	x8, [x19, #1136]
  4071a8:	ldr	x9, [x8, #872]
  4071ac:	ldrb	w10, [x9, #42]
  4071b0:	tbnz	w10, #0, 4071b8 <__fxstatat@plt+0x40c8>
  4071b4:	b	407210 <__fxstatat@plt+0x4120>
  4071b8:	ldr	w8, [x19, #1924]
  4071bc:	and	w8, w8, #0xf000
  4071c0:	cmp	w8, #0x4, lsl #12
  4071c4:	b.ne	407210 <__fxstatat@plt+0x4120>  // b.any
  4071c8:	ldurb	w8, [x29, #-57]
  4071cc:	tbnz	w8, #0, 4071d4 <__fxstatat@plt+0x40e4>
  4071d0:	b	4071f4 <__fxstatat@plt+0x4104>
  4071d4:	ldr	x8, [x19, #1136]
  4071d8:	ldr	x0, [x8, #904]
  4071dc:	ldr	x1, [x8, #720]
  4071e0:	ldr	x2, [x8, #712]
  4071e4:	bl	40cbb4 <__fxstatat@plt+0x9ac4>
  4071e8:	ldr	x8, [x19, #1136]
  4071ec:	str	x0, [x8, #552]
  4071f0:	b	40720c <__fxstatat@plt+0x411c>
  4071f4:	ldr	x8, [x19, #1136]
  4071f8:	ldr	x0, [x8, #720]
  4071fc:	ldr	x1, [x8, #712]
  407200:	bl	40cb40 <__fxstatat@plt+0x9a50>
  407204:	ldr	x8, [x19, #1136]
  407208:	str	x0, [x8, #552]
  40720c:	b	4072d0 <__fxstatat@plt+0x41e0>
  407210:	ldr	x8, [x19, #1136]
  407214:	ldr	x9, [x8, #872]
  407218:	ldrb	w10, [x9, #24]
  40721c:	tbnz	w10, #0, 407224 <__fxstatat@plt+0x4134>
  407220:	b	40724c <__fxstatat@plt+0x415c>
  407224:	ldur	w8, [x29, #-196]
  407228:	cmp	w8, #0x1
  40722c:	b.ne	40724c <__fxstatat@plt+0x415c>  // b.any
  407230:	ldr	x8, [x19, #1136]
  407234:	ldr	x0, [x8, #720]
  407238:	ldr	x1, [x8, #712]
  40723c:	bl	40cb40 <__fxstatat@plt+0x9a50>
  407240:	ldr	x8, [x19, #1136]
  407244:	str	x0, [x8, #552]
  407248:	b	4072d0 <__fxstatat@plt+0x41e0>
  40724c:	ldr	x8, [x19, #1136]
  407250:	ldr	x9, [x8, #872]
  407254:	ldrb	w10, [x9, #34]
  407258:	tbnz	w10, #0, 407260 <__fxstatat@plt+0x4170>
  40725c:	b	4072d0 <__fxstatat@plt+0x41e0>
  407260:	ldr	x8, [x19, #1136]
  407264:	ldr	x9, [x8, #872]
  407268:	ldrb	w10, [x9, #23]
  40726c:	tbnz	w10, #0, 4072d0 <__fxstatat@plt+0x41e0>
  407270:	ldur	w8, [x29, #-196]
  407274:	mov	w9, #0x1                   	// #1
  407278:	cmp	w9, w8
  40727c:	b.cc	4072b4 <__fxstatat@plt+0x41c4>  // b.lo, b.ul, b.last
  407280:	ldurb	w8, [x29, #-57]
  407284:	tbnz	w8, #0, 40728c <__fxstatat@plt+0x419c>
  407288:	b	4072a0 <__fxstatat@plt+0x41b0>
  40728c:	ldr	x8, [x19, #1136]
  407290:	ldr	x9, [x8, #872]
  407294:	ldr	w10, [x9, #4]
  407298:	cmp	w10, #0x3
  40729c:	b.eq	4072b4 <__fxstatat@plt+0x41c4>  // b.none
  4072a0:	ldr	x8, [x19, #1136]
  4072a4:	ldr	x9, [x8, #872]
  4072a8:	ldr	w10, [x9, #4]
  4072ac:	cmp	w10, #0x4
  4072b0:	b.ne	4072d0 <__fxstatat@plt+0x41e0>  // b.any
  4072b4:	ldr	x8, [x19, #1136]
  4072b8:	ldr	x0, [x8, #904]
  4072bc:	ldr	x1, [x8, #720]
  4072c0:	ldr	x2, [x8, #712]
  4072c4:	bl	40cbb4 <__fxstatat@plt+0x9ac4>
  4072c8:	ldr	x8, [x19, #1136]
  4072cc:	str	x0, [x8, #552]
  4072d0:	ldr	x8, [x19, #1136]
  4072d4:	ldr	x9, [x8, #552]
  4072d8:	cbz	x9, 407518 <__fxstatat@plt+0x4428>
  4072dc:	ldr	w8, [x19, #1924]
  4072e0:	and	w8, w8, #0xf000
  4072e4:	cmp	w8, #0x4, lsl #12
  4072e8:	b.ne	4074d4 <__fxstatat@plt+0x43e4>  // b.any
  4072ec:	ldr	x8, [x19, #1136]
  4072f0:	ldr	x0, [x8, #912]
  4072f4:	ldr	x1, [x8, #552]
  4072f8:	bl	413f88 <__fxstatat@plt+0x10e98>
  4072fc:	tbnz	w0, #0, 407304 <__fxstatat@plt+0x4214>
  407300:	b	40738c <__fxstatat@plt+0x429c>
  407304:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  407308:	add	x0, x0, #0x583
  40730c:	bl	403070 <gettext@plt>
  407310:	ldr	x8, [x19, #1120]
  407314:	ldr	x2, [x8]
  407318:	mov	w9, wzr
  40731c:	str	x0, [x19, #696]
  407320:	mov	w0, w9
  407324:	mov	w10, #0x4                   	// #4
  407328:	mov	w1, w10
  40732c:	str	w9, [x19, #692]
  407330:	str	w10, [x19, #688]
  407334:	bl	413464 <__fxstatat@plt+0x10374>
  407338:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40733c:	add	x8, x8, #0x500
  407340:	ldr	x2, [x8]
  407344:	mov	w9, #0x1                   	// #1
  407348:	str	x0, [x19, #680]
  40734c:	mov	w0, w9
  407350:	ldr	w1, [x19, #688]
  407354:	bl	413464 <__fxstatat@plt+0x10374>
  407358:	ldr	w9, [x19, #692]
  40735c:	str	x0, [x19, #672]
  407360:	mov	w0, w9
  407364:	mov	w1, w9
  407368:	ldr	x2, [x19, #696]
  40736c:	ldr	x3, [x19, #680]
  407370:	ldr	x4, [x19, #672]
  407374:	bl	402960 <error@plt>
  407378:	ldr	x8, [x19, #1136]
  40737c:	ldr	x11, [x8, #848]
  407380:	mov	w9, #0x1                   	// #1
  407384:	strb	w9, [x11]
  407388:	b	408a48 <__fxstatat@plt+0x5958>
  40738c:	ldr	x8, [x19, #1136]
  407390:	ldr	x0, [x8, #904]
  407394:	ldr	x1, [x8, #552]
  407398:	bl	413f88 <__fxstatat@plt+0x10e98>
  40739c:	tbnz	w0, #0, 4073a4 <__fxstatat@plt+0x42b4>
  4073a0:	b	407424 <__fxstatat@plt+0x4334>
  4073a4:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  4073a8:	add	x0, x0, #0x5b0
  4073ac:	bl	403070 <gettext@plt>
  4073b0:	ldr	x8, [x19, #1120]
  4073b4:	ldr	x1, [x8]
  4073b8:	mov	w9, #0x4                   	// #4
  4073bc:	str	x0, [x19, #664]
  4073c0:	mov	w0, w9
  4073c4:	bl	413554 <__fxstatat@plt+0x10464>
  4073c8:	mov	w9, wzr
  4073cc:	str	x0, [x19, #656]
  4073d0:	mov	w0, w9
  4073d4:	mov	w1, w9
  4073d8:	ldr	x2, [x19, #664]
  4073dc:	ldr	x3, [x19, #656]
  4073e0:	bl	402960 <error@plt>
  4073e4:	ldr	x8, [x19, #1136]
  4073e8:	ldr	x10, [x8, #872]
  4073ec:	ldrb	w9, [x10, #24]
  4073f0:	tbnz	w9, #0, 4073f8 <__fxstatat@plt+0x4308>
  4073f4:	b	407414 <__fxstatat@plt+0x4324>
  4073f8:	ldr	x8, [x19, #1136]
  4073fc:	ldr	x9, [x8, #840]
  407400:	cbz	x9, 407414 <__fxstatat@plt+0x4324>
  407404:	ldr	x8, [x19, #1136]
  407408:	ldr	x9, [x8, #840]
  40740c:	mov	w10, #0x1                   	// #1
  407410:	strb	w10, [x9]
  407414:	mov	w8, #0x1                   	// #1
  407418:	and	w8, w8, #0x1
  40741c:	sturb	w8, [x29, #-1]
  407420:	b	408b70 <__fxstatat@plt+0x5a80>
  407424:	ldr	x8, [x19, #1136]
  407428:	ldr	x9, [x8, #872]
  40742c:	ldr	w10, [x9, #4]
  407430:	cmp	w10, #0x4
  407434:	b.eq	407458 <__fxstatat@plt+0x4368>  // b.none
  407438:	ldurb	w8, [x29, #-57]
  40743c:	tbnz	w8, #0, 407444 <__fxstatat@plt+0x4354>
  407440:	b	40745c <__fxstatat@plt+0x436c>
  407444:	ldr	x8, [x19, #1136]
  407448:	ldr	x9, [x8, #872]
  40744c:	ldr	w10, [x9, #4]
  407450:	cmp	w10, #0x3
  407454:	b.ne	40745c <__fxstatat@plt+0x436c>  // b.any
  407458:	b	4074d0 <__fxstatat@plt+0x43e0>
  40745c:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  407460:	add	x0, x0, #0x5e6
  407464:	bl	403070 <gettext@plt>
  407468:	ldr	x8, [x19, #1136]
  40746c:	ldr	x2, [x8, #904]
  407470:	mov	w9, wzr
  407474:	str	x0, [x19, #648]
  407478:	mov	w0, w9
  40747c:	mov	w10, #0x4                   	// #4
  407480:	mov	w1, w10
  407484:	str	w9, [x19, #644]
  407488:	str	w10, [x19, #640]
  40748c:	bl	413464 <__fxstatat@plt+0x10374>
  407490:	ldr	x8, [x19, #1136]
  407494:	ldr	x2, [x8, #552]
  407498:	mov	w9, #0x1                   	// #1
  40749c:	str	x0, [x19, #632]
  4074a0:	mov	w0, w9
  4074a4:	ldr	w1, [x19, #640]
  4074a8:	bl	413464 <__fxstatat@plt+0x10374>
  4074ac:	ldr	w9, [x19, #644]
  4074b0:	str	x0, [x19, #624]
  4074b4:	mov	w0, w9
  4074b8:	mov	w1, w9
  4074bc:	ldr	x2, [x19, #648]
  4074c0:	ldr	x3, [x19, #632]
  4074c4:	ldr	x4, [x19, #624]
  4074c8:	bl	402960 <error@plt>
  4074cc:	b	408a48 <__fxstatat@plt+0x5958>
  4074d0:	b	407518 <__fxstatat@plt+0x4428>
  4074d4:	ldr	x8, [x19, #1136]
  4074d8:	ldr	x0, [x8, #552]
  4074dc:	ldr	x1, [x8, #904]
  4074e0:	ldr	x9, [x8, #872]
  4074e4:	ldrb	w10, [x9, #46]
  4074e8:	ldrb	w11, [x19, #1871]
  4074ec:	mov	w12, #0x1                   	// #1
  4074f0:	and	w2, w12, #0x1
  4074f4:	and	w3, w10, #0x1
  4074f8:	and	w4, w11, #0x1
  4074fc:	bl	40940c <__fxstatat@plt+0x631c>
  407500:	tbnz	w0, #0, 407508 <__fxstatat@plt+0x4418>
  407504:	b	408a48 <__fxstatat@plt+0x5958>
  407508:	mov	w8, #0x1                   	// #1
  40750c:	and	w8, w8, #0x1
  407510:	sturb	w8, [x29, #-1]
  407514:	b	408b70 <__fxstatat@plt+0x5a80>
  407518:	ldr	x8, [x19, #1136]
  40751c:	ldr	x9, [x8, #872]
  407520:	ldrb	w10, [x9, #24]
  407524:	tbnz	w10, #0, 40752c <__fxstatat@plt+0x443c>
  407528:	b	4078c4 <__fxstatat@plt+0x47d4>
  40752c:	ldr	w8, [x19, #1880]
  407530:	cmp	w8, #0x11
  407534:	b.ne	40756c <__fxstatat@plt+0x447c>  // b.any
  407538:	ldr	x8, [x19, #1136]
  40753c:	ldr	x0, [x8, #912]
  407540:	ldr	x1, [x8, #904]
  407544:	bl	402eb0 <rename@plt>
  407548:	cbnz	w0, 407558 <__fxstatat@plt+0x4468>
  40754c:	mov	w8, wzr
  407550:	str	w8, [x19, #620]
  407554:	b	407564 <__fxstatat@plt+0x4474>
  407558:	bl	403030 <__errno_location@plt>
  40755c:	ldr	w8, [x0]
  407560:	str	w8, [x19, #620]
  407564:	ldr	w8, [x19, #620]
  407568:	str	w8, [x19, #1880]
  40756c:	ldr	w8, [x19, #1880]
  407570:	cbnz	w8, 407644 <__fxstatat@plt+0x4554>
  407574:	ldr	x8, [x19, #1136]
  407578:	ldr	x9, [x8, #872]
  40757c:	ldrb	w10, [x9, #46]
  407580:	tbnz	w10, #0, 407588 <__fxstatat@plt+0x4498>
  407584:	b	4075b0 <__fxstatat@plt+0x44c0>
  407588:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40758c:	add	x0, x0, #0x613
  407590:	bl	403070 <gettext@plt>
  407594:	bl	403010 <printf@plt>
  407598:	ldr	x8, [x19, #1136]
  40759c:	ldr	x9, [x8, #912]
  4075a0:	ldr	x1, [x8, #904]
  4075a4:	ldr	x2, [x8, #544]
  4075a8:	mov	x0, x9
  4075ac:	bl	409a60 <__fxstatat@plt+0x6970>
  4075b0:	ldr	x8, [x19, #1136]
  4075b4:	ldr	x9, [x8, #872]
  4075b8:	ldrb	w10, [x9, #33]
  4075bc:	tbnz	w10, #0, 4075c4 <__fxstatat@plt+0x44d4>
  4075c0:	b	4075e4 <__fxstatat@plt+0x44f4>
  4075c4:	ldr	x8, [x19, #1136]
  4075c8:	ldr	x0, [x8, #904]
  4075cc:	ldr	x3, [x8, #872]
  4075d0:	mov	w9, #0x1                   	// #1
  4075d4:	mov	w10, wzr
  4075d8:	and	w1, w10, #0x1
  4075dc:	and	w2, w9, #0x1
  4075e0:	bl	405c28 <__fxstatat@plt+0x2b38>
  4075e4:	ldr	x8, [x19, #1136]
  4075e8:	ldr	x9, [x8, #840]
  4075ec:	cbz	x9, 407600 <__fxstatat@plt+0x4510>
  4075f0:	ldr	x8, [x19, #1136]
  4075f4:	ldr	x9, [x8, #840]
  4075f8:	mov	w10, #0x1                   	// #1
  4075fc:	strb	w10, [x9]
  407600:	ldurb	w8, [x29, #-57]
  407604:	tbnz	w8, #0, 40760c <__fxstatat@plt+0x451c>
  407608:	b	407634 <__fxstatat@plt+0x4544>
  40760c:	ldr	x8, [x19, #1136]
  407610:	ldr	x9, [x8, #872]
  407614:	ldrb	w10, [x9, #49]
  407618:	tbnz	w10, #0, 407634 <__fxstatat@plt+0x4544>
  40761c:	ldr	x8, [x19, #1136]
  407620:	ldr	x9, [x8, #872]
  407624:	ldr	x0, [x9, #64]
  407628:	ldr	x1, [x8, #904]
  40762c:	sub	x2, x29, #0xd8
  407630:	bl	40f030 <__fxstatat@plt+0xbf40>
  407634:	mov	w8, #0x1                   	// #1
  407638:	and	w8, w8, #0x1
  40763c:	sturb	w8, [x29, #-1]
  407640:	b	408b70 <__fxstatat@plt+0x5a80>
  407644:	ldr	w8, [x19, #1880]
  407648:	cmp	w8, #0x16
  40764c:	b.ne	4076e4 <__fxstatat@plt+0x45f4>  // b.any
  407650:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  407654:	add	x0, x0, #0x61c
  407658:	bl	403070 <gettext@plt>
  40765c:	ldr	x8, [x19, #1120]
  407660:	ldr	x2, [x8]
  407664:	mov	w9, wzr
  407668:	str	x0, [x19, #608]
  40766c:	mov	w0, w9
  407670:	mov	w10, #0x4                   	// #4
  407674:	mov	w1, w10
  407678:	str	w9, [x19, #604]
  40767c:	str	w10, [x19, #600]
  407680:	bl	413464 <__fxstatat@plt+0x10374>
  407684:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  407688:	add	x8, x8, #0x500
  40768c:	ldr	x2, [x8]
  407690:	mov	w9, #0x1                   	// #1
  407694:	str	x0, [x19, #592]
  407698:	mov	w0, w9
  40769c:	ldr	w1, [x19, #600]
  4076a0:	bl	413464 <__fxstatat@plt+0x10374>
  4076a4:	ldr	w9, [x19, #604]
  4076a8:	str	x0, [x19, #584]
  4076ac:	mov	w0, w9
  4076b0:	mov	w1, w9
  4076b4:	ldr	x2, [x19, #608]
  4076b8:	ldr	x3, [x19, #592]
  4076bc:	ldr	x4, [x19, #584]
  4076c0:	bl	402960 <error@plt>
  4076c4:	ldr	x8, [x19, #1136]
  4076c8:	ldr	x11, [x8, #848]
  4076cc:	mov	w9, #0x1                   	// #1
  4076d0:	strb	w9, [x11]
  4076d4:	mov	w9, #0x1                   	// #1
  4076d8:	and	w9, w9, #0x1
  4076dc:	sturb	w9, [x29, #-1]
  4076e0:	b	408b70 <__fxstatat@plt+0x5a80>
  4076e4:	ldr	w8, [x19, #1880]
  4076e8:	cmp	w8, #0x12
  4076ec:	b.eq	407788 <__fxstatat@plt+0x4698>  // b.none
  4076f0:	ldr	w1, [x19, #1880]
  4076f4:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  4076f8:	add	x0, x0, #0x64b
  4076fc:	str	w1, [x19, #580]
  407700:	bl	403070 <gettext@plt>
  407704:	ldr	x8, [x19, #1136]
  407708:	ldr	x2, [x8, #912]
  40770c:	mov	w9, wzr
  407710:	str	x0, [x19, #568]
  407714:	mov	w0, w9
  407718:	mov	w10, #0x4                   	// #4
  40771c:	mov	w1, w10
  407720:	str	w9, [x19, #564]
  407724:	str	w10, [x19, #560]
  407728:	bl	413464 <__fxstatat@plt+0x10374>
  40772c:	ldr	x8, [x19, #1136]
  407730:	ldr	x2, [x8, #904]
  407734:	mov	w9, #0x1                   	// #1
  407738:	str	x0, [x19, #552]
  40773c:	mov	w0, w9
  407740:	ldr	w1, [x19, #560]
  407744:	bl	413464 <__fxstatat@plt+0x10374>
  407748:	ldr	w9, [x19, #564]
  40774c:	str	x0, [x19, #544]
  407750:	mov	w0, w9
  407754:	ldr	w1, [x19, #580]
  407758:	ldr	x2, [x19, #568]
  40775c:	ldr	x3, [x19, #552]
  407760:	ldr	x4, [x19, #544]
  407764:	bl	402960 <error@plt>
  407768:	ldr	x8, [x19, #1136]
  40776c:	ldr	x0, [x8, #720]
  407770:	ldr	x1, [x8, #712]
  407774:	bl	40caa4 <__fxstatat@plt+0x99b4>
  407778:	mov	w9, wzr
  40777c:	and	w9, w9, #0x1
  407780:	sturb	w9, [x29, #-1]
  407784:	b	408b70 <__fxstatat@plt+0x5a80>
  407788:	ldr	w8, [x19, #1924]
  40778c:	and	w8, w8, #0xf000
  407790:	cmp	w8, #0x4, lsl #12
  407794:	b.ne	4077ac <__fxstatat@plt+0x46bc>  // b.any
  407798:	ldr	x8, [x19, #1136]
  40779c:	ldr	x0, [x8, #904]
  4077a0:	bl	402dc0 <rmdir@plt>
  4077a4:	str	w0, [x19, #540]
  4077a8:	b	4077bc <__fxstatat@plt+0x46cc>
  4077ac:	ldr	x8, [x19, #1136]
  4077b0:	ldr	x0, [x8, #904]
  4077b4:	bl	403060 <unlink@plt>
  4077b8:	str	w0, [x19, #540]
  4077bc:	ldr	w8, [x19, #540]
  4077c0:	cbz	w8, 407870 <__fxstatat@plt+0x4780>
  4077c4:	bl	403030 <__errno_location@plt>
  4077c8:	ldr	w8, [x0]
  4077cc:	cmp	w8, #0x2
  4077d0:	b.eq	407870 <__fxstatat@plt+0x4780>  // b.none
  4077d4:	bl	403030 <__errno_location@plt>
  4077d8:	ldr	w1, [x0]
  4077dc:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  4077e0:	add	x0, x0, #0x660
  4077e4:	str	w1, [x19, #536]
  4077e8:	bl	403070 <gettext@plt>
  4077ec:	ldr	x8, [x19, #1136]
  4077f0:	ldr	x2, [x8, #912]
  4077f4:	mov	w9, wzr
  4077f8:	str	x0, [x19, #528]
  4077fc:	mov	w0, w9
  407800:	mov	w10, #0x4                   	// #4
  407804:	mov	w1, w10
  407808:	str	w9, [x19, #524]
  40780c:	str	w10, [x19, #520]
  407810:	bl	413464 <__fxstatat@plt+0x10374>
  407814:	ldr	x8, [x19, #1136]
  407818:	ldr	x2, [x8, #904]
  40781c:	mov	w9, #0x1                   	// #1
  407820:	str	x0, [x19, #512]
  407824:	mov	w0, w9
  407828:	ldr	w1, [x19, #520]
  40782c:	bl	413464 <__fxstatat@plt+0x10374>
  407830:	ldr	w9, [x19, #524]
  407834:	str	x0, [x19, #504]
  407838:	mov	w0, w9
  40783c:	ldr	w1, [x19, #536]
  407840:	ldr	x2, [x19, #528]
  407844:	ldr	x3, [x19, #512]
  407848:	ldr	x4, [x19, #504]
  40784c:	bl	402960 <error@plt>
  407850:	ldr	x8, [x19, #1136]
  407854:	ldr	x0, [x8, #720]
  407858:	ldr	x1, [x8, #712]
  40785c:	bl	40caa4 <__fxstatat@plt+0x99b4>
  407860:	mov	w9, wzr
  407864:	and	w9, w9, #0x1
  407868:	sturb	w9, [x29, #-1]
  40786c:	b	408b70 <__fxstatat@plt+0x5a80>
  407870:	ldr	x8, [x19, #1136]
  407874:	ldr	x9, [x8, #872]
  407878:	ldrb	w10, [x9, #46]
  40787c:	tbnz	w10, #0, 407884 <__fxstatat@plt+0x4794>
  407880:	b	4078bc <__fxstatat@plt+0x47cc>
  407884:	ldr	w8, [x19, #1924]
  407888:	and	w8, w8, #0xf000
  40788c:	cmp	w8, #0x4, lsl #12
  407890:	b.eq	4078bc <__fxstatat@plt+0x47cc>  // b.none
  407894:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  407898:	add	x0, x0, #0x69c
  40789c:	bl	403070 <gettext@plt>
  4078a0:	bl	403010 <printf@plt>
  4078a4:	ldr	x8, [x19, #1136]
  4078a8:	ldr	x9, [x8, #912]
  4078ac:	ldr	x1, [x8, #904]
  4078b0:	ldr	x2, [x8, #544]
  4078b4:	mov	x0, x9
  4078b8:	bl	409a60 <__fxstatat@plt+0x6970>
  4078bc:	mov	w8, #0x1                   	// #1
  4078c0:	sturb	w8, [x29, #-25]
  4078c4:	ldr	x8, [x19, #1136]
  4078c8:	ldr	x9, [x8, #872]
  4078cc:	ldrb	w10, [x9, #43]
  4078d0:	tbnz	w10, #0, 4078d8 <__fxstatat@plt+0x47e8>
  4078d4:	b	4078ec <__fxstatat@plt+0x47fc>
  4078d8:	ldr	x8, [x19, #1136]
  4078dc:	ldr	x9, [x8, #872]
  4078e0:	ldr	w10, [x9, #16]
  4078e4:	str	w10, [x19, #500]
  4078e8:	b	4078f4 <__fxstatat@plt+0x4804>
  4078ec:	ldr	w8, [x19, #1924]
  4078f0:	str	w8, [x19, #500]
  4078f4:	ldr	w8, [x19, #500]
  4078f8:	and	w8, w8, #0xfff
  4078fc:	str	w8, [x19, #1916]
  407900:	ldr	w8, [x19, #1916]
  407904:	ldr	x9, [x19, #1136]
  407908:	ldr	x10, [x9, #872]
  40790c:	ldrb	w11, [x10, #29]
  407910:	str	w8, [x19, #496]
  407914:	tbnz	w11, #0, 40791c <__fxstatat@plt+0x482c>
  407918:	b	407928 <__fxstatat@plt+0x4838>
  40791c:	mov	w8, #0x3f                  	// #63
  407920:	str	w8, [x19, #492]
  407924:	b	407944 <__fxstatat@plt+0x4854>
  407928:	ldr	w8, [x19, #1924]
  40792c:	and	w8, w8, #0xf000
  407930:	mov	w9, #0x12                  	// #18
  407934:	mov	w10, wzr
  407938:	cmp	w8, #0x4, lsl #12
  40793c:	csel	w8, w9, w10, eq  // eq = none
  407940:	str	w8, [x19, #492]
  407944:	ldr	w8, [x19, #492]
  407948:	ldr	w9, [x19, #496]
  40794c:	and	w8, w9, w8
  407950:	str	w8, [x19, #1912]
  407954:	mov	w8, #0x1                   	// #1
  407958:	strb	w8, [x19, #1887]
  40795c:	ldr	x10, [x19, #1136]
  407960:	ldr	x0, [x10, #912]
  407964:	ldr	x1, [x10, #904]
  407968:	ldr	w2, [x19, #1924]
  40796c:	ldurb	w8, [x29, #-25]
  407970:	ldr	x4, [x10, #872]
  407974:	and	w3, w8, #0x1
  407978:	bl	4058d8 <__fxstatat@plt+0x27e8>
  40797c:	tbnz	w0, #0, 407990 <__fxstatat@plt+0x48a0>
  407980:	mov	w8, wzr
  407984:	and	w8, w8, #0x1
  407988:	sturb	w8, [x29, #-1]
  40798c:	b	408b70 <__fxstatat@plt+0x5a80>
  407990:	ldr	w8, [x19, #1924]
  407994:	and	w8, w8, #0xf000
  407998:	cmp	w8, #0x4, lsl #12
  40799c:	b.ne	407d3c <__fxstatat@plt+0x4c4c>  // b.any
  4079a0:	ldr	x8, [x19, #1136]
  4079a4:	ldr	x1, [x8, #880]
  4079a8:	sub	x0, x29, #0xd8
  4079ac:	bl	409b28 <__fxstatat@plt+0x6a38>
  4079b0:	tbnz	w0, #0, 4079b8 <__fxstatat@plt+0x48c8>
  4079b4:	b	4079fc <__fxstatat@plt+0x490c>
  4079b8:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  4079bc:	add	x0, x0, #0x6a4
  4079c0:	bl	403070 <gettext@plt>
  4079c4:	ldr	x8, [x19, #1136]
  4079c8:	ldr	x1, [x8, #912]
  4079cc:	mov	w9, #0x4                   	// #4
  4079d0:	str	x0, [x19, #480]
  4079d4:	mov	w0, w9
  4079d8:	bl	413554 <__fxstatat@plt+0x10464>
  4079dc:	mov	w9, wzr
  4079e0:	str	x0, [x19, #472]
  4079e4:	mov	w0, w9
  4079e8:	mov	w1, w9
  4079ec:	ldr	x2, [x19, #480]
  4079f0:	ldr	x3, [x19, #472]
  4079f4:	bl	402960 <error@plt>
  4079f8:	b	408a48 <__fxstatat@plt+0x5958>
  4079fc:	mov	x8, sp
  407a00:	subs	x8, x8, #0x20
  407a04:	mov	sp, x8
  407a08:	ldr	x9, [x19, #1136]
  407a0c:	str	x8, [x9, #304]
  407a10:	ldr	x8, [x9, #880]
  407a14:	ldr	x10, [x9, #304]
  407a18:	str	x8, [x10]
  407a1c:	ldr	x8, [x9, #720]
  407a20:	ldr	x10, [x9, #304]
  407a24:	str	x8, [x10, #8]
  407a28:	ldr	x8, [x9, #712]
  407a2c:	ldr	x10, [x9, #304]
  407a30:	str	x8, [x10, #16]
  407a34:	ldurb	w11, [x29, #-25]
  407a38:	tbnz	w11, #0, 407a4c <__fxstatat@plt+0x495c>
  407a3c:	ldr	w8, [x19, #1944]
  407a40:	and	w8, w8, #0xf000
  407a44:	cmp	w8, #0x4, lsl #12
  407a48:	b.eq	407c54 <__fxstatat@plt+0x4b64>  // b.none
  407a4c:	ldr	x8, [x19, #1136]
  407a50:	ldr	x0, [x8, #904]
  407a54:	ldr	w9, [x19, #1916]
  407a58:	ldr	w10, [x19, #1912]
  407a5c:	bic	w1, w9, w10
  407a60:	bl	403090 <mkdir@plt>
  407a64:	cbz	w0, 407ab8 <__fxstatat@plt+0x49c8>
  407a68:	bl	403030 <__errno_location@plt>
  407a6c:	ldr	w1, [x0]
  407a70:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  407a74:	add	x0, x0, #0x6c8
  407a78:	str	w1, [x19, #468]
  407a7c:	bl	403070 <gettext@plt>
  407a80:	ldr	x8, [x19, #1136]
  407a84:	ldr	x1, [x8, #904]
  407a88:	mov	w9, #0x4                   	// #4
  407a8c:	str	x0, [x19, #456]
  407a90:	mov	w0, w9
  407a94:	bl	413554 <__fxstatat@plt+0x10464>
  407a98:	mov	w9, wzr
  407a9c:	str	x0, [x19, #448]
  407aa0:	mov	w0, w9
  407aa4:	ldr	w1, [x19, #468]
  407aa8:	ldr	x2, [x19, #456]
  407aac:	ldr	x3, [x19, #448]
  407ab0:	bl	402960 <error@plt>
  407ab4:	b	408a48 <__fxstatat@plt+0x5958>
  407ab8:	ldr	x8, [x19, #1136]
  407abc:	ldr	x0, [x8, #904]
  407ac0:	add	x1, x19, #0x788
  407ac4:	bl	41ef40 <__fxstatat@plt+0x1be50>
  407ac8:	cbz	w0, 407b18 <__fxstatat@plt+0x4a28>
  407acc:	bl	403030 <__errno_location@plt>
  407ad0:	ldr	w1, [x0]
  407ad4:	ldr	x0, [x19, #1128]
  407ad8:	str	w1, [x19, #444]
  407adc:	bl	403070 <gettext@plt>
  407ae0:	ldr	x8, [x19, #1136]
  407ae4:	ldr	x1, [x8, #904]
  407ae8:	mov	w9, #0x4                   	// #4
  407aec:	str	x0, [x19, #432]
  407af0:	mov	w0, w9
  407af4:	bl	413554 <__fxstatat@plt+0x10464>
  407af8:	mov	w9, wzr
  407afc:	str	x0, [x19, #424]
  407b00:	mov	w0, w9
  407b04:	ldr	w1, [x19, #444]
  407b08:	ldr	x2, [x19, #432]
  407b0c:	ldr	x3, [x19, #424]
  407b10:	bl	402960 <error@plt>
  407b14:	b	408a48 <__fxstatat@plt+0x5958>
  407b18:	ldr	w8, [x19, #1944]
  407b1c:	and	w8, w8, #0x1c0
  407b20:	cmp	w8, #0x1c0
  407b24:	b.eq	407ba0 <__fxstatat@plt+0x4ab0>  // b.none
  407b28:	ldr	w8, [x19, #1944]
  407b2c:	str	w8, [x19, #1920]
  407b30:	mov	w8, #0x1                   	// #1
  407b34:	strb	w8, [x19, #1911]
  407b38:	ldr	x9, [x19, #1136]
  407b3c:	ldr	x0, [x9, #904]
  407b40:	ldr	w8, [x19, #1920]
  407b44:	orr	w1, w8, #0x1c0
  407b48:	bl	402b50 <chmod@plt>
  407b4c:	cbz	w0, 407ba0 <__fxstatat@plt+0x4ab0>
  407b50:	bl	403030 <__errno_location@plt>
  407b54:	ldr	w1, [x0]
  407b58:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  407b5c:	add	x0, x0, #0x6e3
  407b60:	str	w1, [x19, #420]
  407b64:	bl	403070 <gettext@plt>
  407b68:	ldr	x8, [x19, #1136]
  407b6c:	ldr	x1, [x8, #904]
  407b70:	mov	w9, #0x4                   	// #4
  407b74:	str	x0, [x19, #408]
  407b78:	mov	w0, w9
  407b7c:	bl	413554 <__fxstatat@plt+0x10464>
  407b80:	mov	w9, wzr
  407b84:	str	x0, [x19, #400]
  407b88:	mov	w0, w9
  407b8c:	ldr	w1, [x19, #420]
  407b90:	ldr	x2, [x19, #408]
  407b94:	ldr	x3, [x19, #400]
  407b98:	bl	402960 <error@plt>
  407b9c:	b	408a48 <__fxstatat@plt+0x5958>
  407ba0:	ldr	x8, [x19, #1136]
  407ba4:	ldr	x9, [x8, #856]
  407ba8:	ldrb	w10, [x9]
  407bac:	tbnz	w10, #0, 407bd4 <__fxstatat@plt+0x4ae4>
  407bb0:	ldr	x8, [x19, #1136]
  407bb4:	ldr	x0, [x8, #904]
  407bb8:	ldr	x1, [x8, #592]
  407bbc:	ldr	x2, [x8, #584]
  407bc0:	bl	40cbb4 <__fxstatat@plt+0x9ac4>
  407bc4:	ldr	x8, [x19, #1136]
  407bc8:	ldr	x9, [x8, #856]
  407bcc:	mov	w10, #0x1                   	// #1
  407bd0:	strb	w10, [x9]
  407bd4:	ldr	x8, [x19, #1136]
  407bd8:	ldr	x9, [x8, #872]
  407bdc:	ldrb	w10, [x9, #46]
  407be0:	tbnz	w10, #0, 407be8 <__fxstatat@plt+0x4af8>
  407be4:	b	407c50 <__fxstatat@plt+0x4b60>
  407be8:	ldr	x8, [x19, #1136]
  407bec:	ldr	x9, [x8, #872]
  407bf0:	ldrb	w10, [x9, #24]
  407bf4:	tbnz	w10, #0, 407bfc <__fxstatat@plt+0x4b0c>
  407bf8:	b	407c38 <__fxstatat@plt+0x4b48>
  407bfc:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  407c00:	add	x0, x0, #0x6fe
  407c04:	bl	403070 <gettext@plt>
  407c08:	ldr	x8, [x19, #1136]
  407c0c:	ldr	x1, [x8, #904]
  407c10:	mov	w9, #0x4                   	// #4
  407c14:	str	x0, [x19, #392]
  407c18:	mov	w0, w9
  407c1c:	bl	413554 <__fxstatat@plt+0x10464>
  407c20:	ldr	x1, [x19, #392]
  407c24:	str	x0, [x19, #384]
  407c28:	mov	x0, x1
  407c2c:	ldr	x1, [x19, #384]
  407c30:	bl	403010 <printf@plt>
  407c34:	b	407c50 <__fxstatat@plt+0x4b60>
  407c38:	ldr	x8, [x19, #1136]
  407c3c:	ldr	x0, [x8, #912]
  407c40:	ldr	x1, [x8, #904]
  407c44:	mov	x9, xzr
  407c48:	mov	x2, x9
  407c4c:	bl	409a60 <__fxstatat@plt+0x6970>
  407c50:	b	407cbc <__fxstatat@plt+0x4bcc>
  407c54:	str	wzr, [x19, #1912]
  407c58:	ldr	x8, [x19, #1136]
  407c5c:	ldr	x9, [x8, #872]
  407c60:	ldrb	w10, [x9, #33]
  407c64:	tbnz	w10, #0, 407c7c <__fxstatat@plt+0x4b8c>
  407c68:	ldr	x8, [x19, #1136]
  407c6c:	ldr	x9, [x8, #872]
  407c70:	ldrb	w10, [x9, #37]
  407c74:	tbnz	w10, #0, 407c7c <__fxstatat@plt+0x4b8c>
  407c78:	b	407cbc <__fxstatat@plt+0x4bcc>
  407c7c:	ldr	x8, [x19, #1136]
  407c80:	ldr	x0, [x8, #904]
  407c84:	ldr	x9, [x8, #872]
  407c88:	ldrb	w10, [x9, #37]
  407c8c:	ldr	x3, [x8, #872]
  407c90:	and	w1, w10, #0x1
  407c94:	mov	w10, wzr
  407c98:	and	w2, w10, #0x1
  407c9c:	bl	405c28 <__fxstatat@plt+0x2b38>
  407ca0:	tbnz	w0, #0, 407cbc <__fxstatat@plt+0x4bcc>
  407ca4:	ldr	x8, [x19, #1136]
  407ca8:	ldr	x9, [x8, #872]
  407cac:	ldrb	w10, [x9, #38]
  407cb0:	tbnz	w10, #0, 407cb8 <__fxstatat@plt+0x4bc8>
  407cb4:	b	407cbc <__fxstatat@plt+0x4bcc>
  407cb8:	b	408a48 <__fxstatat@plt+0x5958>
  407cbc:	ldr	x8, [x19, #1136]
  407cc0:	ldr	x9, [x8, #872]
  407cc4:	ldrb	w10, [x9, #28]
  407cc8:	tbnz	w10, #0, 407cd0 <__fxstatat@plt+0x4be0>
  407ccc:	b	407cf8 <__fxstatat@plt+0x4c08>
  407cd0:	ldr	x8, [x19, #1136]
  407cd4:	ldr	x9, [x8, #888]
  407cd8:	cbz	x9, 407cf8 <__fxstatat@plt+0x4c08>
  407cdc:	ldr	x8, [x19, #1136]
  407ce0:	ldr	x9, [x8, #888]
  407ce4:	ldr	x9, [x9]
  407ce8:	ldr	x10, [x8, #712]
  407cec:	cmp	x9, x10
  407cf0:	b.eq	407cf8 <__fxstatat@plt+0x4c08>  // b.none
  407cf4:	b	407d38 <__fxstatat@plt+0x4c48>
  407cf8:	ldr	x8, [x19, #1136]
  407cfc:	ldr	x0, [x8, #912]
  407d00:	ldr	x1, [x8, #904]
  407d04:	ldurb	w9, [x29, #-25]
  407d08:	ldr	x4, [x8, #304]
  407d0c:	ldr	x5, [x8, #872]
  407d10:	ldr	x6, [x8, #856]
  407d14:	ldr	x7, [x8, #848]
  407d18:	mov	w10, #0x1                   	// #1
  407d1c:	and	w2, w9, #0x1
  407d20:	sub	x3, x29, #0xd8
  407d24:	str	w10, [x19, #380]
  407d28:	bl	409ba8 <__fxstatat@plt+0x6ab8>
  407d2c:	ldr	w9, [x19, #380]
  407d30:	and	w10, w0, w9
  407d34:	strb	w10, [x19, #1887]
  407d38:	b	40842c <__fxstatat@plt+0x533c>
  407d3c:	ldr	x8, [x19, #1136]
  407d40:	ldr	x9, [x8, #872]
  407d44:	ldrb	w10, [x9, #44]
  407d48:	tbnz	w10, #0, 407d50 <__fxstatat@plt+0x4c60>
  407d4c:	b	407f38 <__fxstatat@plt+0x4e48>
  407d50:	mov	w8, #0x1                   	// #1
  407d54:	strb	w8, [x19, #1885]
  407d58:	ldr	x9, [x19, #1136]
  407d5c:	ldr	x10, [x9, #912]
  407d60:	ldrb	w8, [x10]
  407d64:	cmp	w8, #0x2f
  407d68:	b.eq	407e7c <__fxstatat@plt+0x4d8c>  // b.none
  407d6c:	ldr	x8, [x19, #1136]
  407d70:	ldr	x0, [x8, #904]
  407d74:	bl	40eb14 <__fxstatat@plt+0xba24>
  407d78:	ldr	x8, [x19, #1136]
  407d7c:	str	x0, [x8, #40]
  407d80:	ldr	x1, [x8, #40]
  407d84:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  407d88:	add	x0, x0, #0xe7c
  407d8c:	bl	402d90 <strcmp@plt>
  407d90:	mov	w9, #0x1                   	// #1
  407d94:	str	w9, [x19, #376]
  407d98:	cbz	w0, 407e10 <__fxstatat@plt+0x4d20>
  407d9c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  407da0:	add	x0, x0, #0xe7c
  407da4:	add	x1, x19, #0x5f0
  407da8:	bl	41ef20 <__fxstatat@plt+0x1be30>
  407dac:	mov	w8, #0x1                   	// #1
  407db0:	str	w8, [x19, #376]
  407db4:	cbnz	w0, 407e10 <__fxstatat@plt+0x4d20>
  407db8:	ldr	x8, [x19, #1136]
  407dbc:	ldr	x0, [x8, #40]
  407dc0:	add	x1, x19, #0x570
  407dc4:	bl	41ef20 <__fxstatat@plt+0x1be30>
  407dc8:	mov	w9, #0x1                   	// #1
  407dcc:	str	w9, [x19, #376]
  407dd0:	cbnz	w0, 407e10 <__fxstatat@plt+0x4d20>
  407dd4:	ldr	x8, [x19, #1136]
  407dd8:	ldr	x9, [x8, #184]
  407ddc:	ldr	x10, [x8, #56]
  407de0:	mov	w11, #0x0                   	// #0
  407de4:	cmp	x9, x10
  407de8:	str	w11, [x19, #372]
  407dec:	b.ne	407e08 <__fxstatat@plt+0x4d18>  // b.any
  407df0:	ldr	x8, [x19, #1136]
  407df4:	ldr	x9, [x8, #176]
  407df8:	ldr	x10, [x8, #48]
  407dfc:	cmp	x9, x10
  407e00:	cset	w11, eq  // eq = none
  407e04:	str	w11, [x19, #372]
  407e08:	ldr	w8, [x19, #372]
  407e0c:	str	w8, [x19, #376]
  407e10:	ldr	w8, [x19, #376]
  407e14:	and	w8, w8, #0x1
  407e18:	strb	w8, [x19, #1383]
  407e1c:	ldr	x9, [x19, #1136]
  407e20:	ldr	x0, [x9, #40]
  407e24:	bl	402e10 <free@plt>
  407e28:	ldrb	w8, [x19, #1383]
  407e2c:	tbnz	w8, #0, 407e7c <__fxstatat@plt+0x4d8c>
  407e30:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  407e34:	add	x0, x0, #0x714
  407e38:	bl	403070 <gettext@plt>
  407e3c:	ldr	x8, [x19, #1136]
  407e40:	ldr	x2, [x8, #904]
  407e44:	mov	w9, wzr
  407e48:	str	x0, [x19, #360]
  407e4c:	mov	w0, w9
  407e50:	mov	w1, #0x3                   	// #3
  407e54:	str	w9, [x19, #356]
  407e58:	bl	4136d0 <__fxstatat@plt+0x105e0>
  407e5c:	ldr	w9, [x19, #356]
  407e60:	str	x0, [x19, #344]
  407e64:	mov	w0, w9
  407e68:	mov	w1, w9
  407e6c:	ldr	x2, [x19, #360]
  407e70:	ldr	x3, [x19, #344]
  407e74:	bl	402960 <error@plt>
  407e78:	b	408a48 <__fxstatat@plt+0x5958>
  407e7c:	ldr	x8, [x19, #1136]
  407e80:	ldr	x0, [x8, #912]
  407e84:	ldr	x2, [x8, #904]
  407e88:	ldr	x9, [x8, #872]
  407e8c:	ldrb	w10, [x9, #22]
  407e90:	mov	w1, #0xffffff9c            	// #-100
  407e94:	and	w3, w10, #0x1
  407e98:	mov	w4, #0xffffffff            	// #-1
  407e9c:	bl	40d708 <__fxstatat@plt+0xa618>
  407ea0:	str	w0, [x19, #1376]
  407ea4:	ldr	w10, [x19, #1376]
  407ea8:	mov	w11, wzr
  407eac:	cmp	w11, w10
  407eb0:	cset	w10, ge  // ge = tcont
  407eb4:	tbnz	w10, #0, 407f34 <__fxstatat@plt+0x4e44>
  407eb8:	ldr	w1, [x19, #1376]
  407ebc:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  407ec0:	add	x0, x0, #0x753
  407ec4:	str	w1, [x19, #340]
  407ec8:	bl	403070 <gettext@plt>
  407ecc:	ldr	x8, [x19, #1136]
  407ed0:	ldr	x2, [x8, #904]
  407ed4:	mov	w9, wzr
  407ed8:	str	x0, [x19, #328]
  407edc:	mov	w0, w9
  407ee0:	mov	w10, #0x4                   	// #4
  407ee4:	mov	w1, w10
  407ee8:	str	w9, [x19, #324]
  407eec:	str	w10, [x19, #320]
  407ef0:	bl	413464 <__fxstatat@plt+0x10374>
  407ef4:	ldr	x8, [x19, #1136]
  407ef8:	ldr	x2, [x8, #912]
  407efc:	mov	w9, #0x1                   	// #1
  407f00:	str	x0, [x19, #312]
  407f04:	mov	w0, w9
  407f08:	ldr	w1, [x19, #320]
  407f0c:	bl	413464 <__fxstatat@plt+0x10374>
  407f10:	ldr	w9, [x19, #324]
  407f14:	str	x0, [x19, #304]
  407f18:	mov	w0, w9
  407f1c:	ldr	w1, [x19, #340]
  407f20:	ldr	x2, [x19, #328]
  407f24:	ldr	x3, [x19, #312]
  407f28:	ldr	x4, [x19, #304]
  407f2c:	bl	402960 <error@plt>
  407f30:	b	408a48 <__fxstatat@plt+0x5958>
  407f34:	b	40842c <__fxstatat@plt+0x533c>
  407f38:	ldr	x8, [x19, #1136]
  407f3c:	ldr	x9, [x8, #872]
  407f40:	ldrb	w10, [x9, #23]
  407f44:	tbnz	w10, #0, 407f4c <__fxstatat@plt+0x4e5c>
  407f48:	b	407fc0 <__fxstatat@plt+0x4ed0>
  407f4c:	ldr	x8, [x19, #1136]
  407f50:	ldr	x9, [x8, #872]
  407f54:	ldrb	w10, [x9, #22]
  407f58:	mov	w11, #0x1                   	// #1
  407f5c:	str	w11, [x19, #300]
  407f60:	tbnz	w10, #0, 407f7c <__fxstatat@plt+0x4e8c>
  407f64:	ldr	x8, [x19, #1136]
  407f68:	ldr	x9, [x8, #872]
  407f6c:	ldr	w10, [x9, #8]
  407f70:	cmp	w10, #0x3
  407f74:	cset	w10, eq  // eq = none
  407f78:	str	w10, [x19, #300]
  407f7c:	ldr	w8, [x19, #300]
  407f80:	mov	w9, #0x1                   	// #1
  407f84:	and	w8, w8, w9
  407f88:	strb	w8, [x19, #1375]
  407f8c:	ldr	x10, [x19, #1136]
  407f90:	ldr	x0, [x10, #912]
  407f94:	ldr	x1, [x10, #904]
  407f98:	ldrb	w8, [x19, #1375]
  407f9c:	ldrb	w9, [x19, #1871]
  407fa0:	and	w2, w8, #0x1
  407fa4:	mov	w8, wzr
  407fa8:	and	w3, w8, #0x1
  407fac:	and	w4, w9, #0x1
  407fb0:	bl	40940c <__fxstatat@plt+0x631c>
  407fb4:	tbnz	w0, #0, 407fbc <__fxstatat@plt+0x4ecc>
  407fb8:	b	408a48 <__fxstatat@plt+0x5958>
  407fbc:	b	40842c <__fxstatat@plt+0x533c>
  407fc0:	ldr	w8, [x19, #1924]
  407fc4:	and	w8, w8, #0xf000
  407fc8:	cmp	w8, #0x8, lsl #12
  407fcc:	b.eq	407ff4 <__fxstatat@plt+0x4f04>  // b.none
  407fd0:	ldr	x8, [x19, #1136]
  407fd4:	ldr	x9, [x8, #872]
  407fd8:	ldrb	w10, [x9, #20]
  407fdc:	tbnz	w10, #0, 407fe4 <__fxstatat@plt+0x4ef4>
  407fe0:	b	408030 <__fxstatat@plt+0x4f40>
  407fe4:	ldr	w8, [x19, #1924]
  407fe8:	and	w8, w8, #0xf000
  407fec:	cmp	w8, #0xa, lsl #12
  407ff0:	b.eq	408030 <__fxstatat@plt+0x4f40>  // b.none
  407ff4:	mov	w8, #0x1                   	// #1
  407ff8:	strb	w8, [x19, #1886]
  407ffc:	ldr	x9, [x19, #1136]
  408000:	ldr	x0, [x9, #912]
  408004:	ldr	x1, [x9, #904]
  408008:	ldr	x2, [x9, #872]
  40800c:	ldr	w8, [x19, #1916]
  408010:	and	w3, w8, #0x1ff
  408014:	ldr	w4, [x19, #1912]
  408018:	sub	x5, x29, #0x19
  40801c:	sub	x6, x29, #0xd8
  408020:	bl	409e50 <__fxstatat@plt+0x6d60>
  408024:	tbnz	w0, #0, 40802c <__fxstatat@plt+0x4f3c>
  408028:	b	408a48 <__fxstatat@plt+0x5958>
  40802c:	b	40842c <__fxstatat@plt+0x533c>
  408030:	ldr	w8, [x19, #1924]
  408034:	and	w8, w8, #0xf000
  408038:	cmp	w8, #0x1, lsl #12
  40803c:	b.ne	4080d8 <__fxstatat@plt+0x4fe8>  // b.any
  408040:	ldr	x8, [x19, #1136]
  408044:	ldr	x0, [x8, #904]
  408048:	ldr	w9, [x19, #1924]
  40804c:	ldr	w10, [x19, #1912]
  408050:	bic	w1, w9, w10
  408054:	mov	x11, xzr
  408058:	mov	x2, x11
  40805c:	bl	41b160 <__fxstatat@plt+0x18070>
  408060:	cbz	w0, 4080d4 <__fxstatat@plt+0x4fe4>
  408064:	ldr	x8, [x19, #1136]
  408068:	ldr	x0, [x8, #904]
  40806c:	ldr	w9, [x19, #1924]
  408070:	and	w9, w9, #0xffffefff
  408074:	ldr	w10, [x19, #1912]
  408078:	bic	w1, w9, w10
  40807c:	bl	402a90 <mkfifo@plt>
  408080:	cbz	w0, 4080d4 <__fxstatat@plt+0x4fe4>
  408084:	bl	403030 <__errno_location@plt>
  408088:	ldr	w1, [x0]
  40808c:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  408090:	add	x0, x0, #0x778
  408094:	str	w1, [x19, #296]
  408098:	bl	403070 <gettext@plt>
  40809c:	ldr	x8, [x19, #1136]
  4080a0:	ldr	x1, [x8, #904]
  4080a4:	mov	w9, #0x4                   	// #4
  4080a8:	str	x0, [x19, #288]
  4080ac:	mov	w0, w9
  4080b0:	bl	413554 <__fxstatat@plt+0x10464>
  4080b4:	mov	w9, wzr
  4080b8:	str	x0, [x19, #280]
  4080bc:	mov	w0, w9
  4080c0:	ldr	w1, [x19, #296]
  4080c4:	ldr	x2, [x19, #288]
  4080c8:	ldr	x3, [x19, #280]
  4080cc:	bl	402960 <error@plt>
  4080d0:	b	408a48 <__fxstatat@plt+0x5958>
  4080d4:	b	40842c <__fxstatat@plt+0x533c>
  4080d8:	ldr	w8, [x19, #1924]
  4080dc:	and	w8, w8, #0xf000
  4080e0:	cmp	w8, #0x6, lsl #12
  4080e4:	b.eq	408108 <__fxstatat@plt+0x5018>  // b.none
  4080e8:	ldr	w8, [x19, #1924]
  4080ec:	and	w8, w8, #0xf000
  4080f0:	cmp	w8, #0x2, lsl #12
  4080f4:	b.eq	408108 <__fxstatat@plt+0x5018>  // b.none
  4080f8:	ldr	w8, [x19, #1924]
  4080fc:	and	w8, w8, #0xf000
  408100:	cmp	w8, #0xc, lsl #12
  408104:	b.ne	40817c <__fxstatat@plt+0x508c>  // b.any
  408108:	ldr	x8, [x19, #1136]
  40810c:	ldr	x0, [x8, #904]
  408110:	ldr	w9, [x19, #1924]
  408114:	ldr	w10, [x19, #1912]
  408118:	bic	w1, w9, w10
  40811c:	ldr	x2, [x8, #744]
  408120:	bl	41b160 <__fxstatat@plt+0x18070>
  408124:	cbz	w0, 408178 <__fxstatat@plt+0x5088>
  408128:	bl	403030 <__errno_location@plt>
  40812c:	ldr	w1, [x0]
  408130:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  408134:	add	x0, x0, #0x78e
  408138:	str	w1, [x19, #276]
  40813c:	bl	403070 <gettext@plt>
  408140:	ldr	x8, [x19, #1136]
  408144:	ldr	x1, [x8, #904]
  408148:	mov	w9, #0x4                   	// #4
  40814c:	str	x0, [x19, #264]
  408150:	mov	w0, w9
  408154:	bl	413554 <__fxstatat@plt+0x10464>
  408158:	mov	w9, wzr
  40815c:	str	x0, [x19, #256]
  408160:	mov	w0, w9
  408164:	ldr	w1, [x19, #276]
  408168:	ldr	x2, [x19, #264]
  40816c:	ldr	x3, [x19, #256]
  408170:	bl	402960 <error@plt>
  408174:	b	408a48 <__fxstatat@plt+0x5958>
  408178:	b	40842c <__fxstatat@plt+0x533c>
  40817c:	ldr	w8, [x19, #1924]
  408180:	and	w8, w8, #0xf000
  408184:	cmp	w8, #0xa, lsl #12
  408188:	b.ne	4083e8 <__fxstatat@plt+0x52f8>  // b.any
  40818c:	ldr	x8, [x19, #1136]
  408190:	ldr	x0, [x8, #912]
  408194:	ldr	x1, [x8, #760]
  408198:	bl	40da5c <__fxstatat@plt+0xa96c>
  40819c:	ldr	x8, [x19, #1136]
  4081a0:	str	x0, [x8, #16]
  4081a4:	mov	w9, #0x1                   	// #1
  4081a8:	strb	w9, [x19, #1885]
  4081ac:	ldr	x10, [x8, #16]
  4081b0:	cbnz	x10, 408204 <__fxstatat@plt+0x5114>
  4081b4:	bl	403030 <__errno_location@plt>
  4081b8:	ldr	w1, [x0]
  4081bc:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  4081c0:	add	x0, x0, #0x7ac
  4081c4:	str	w1, [x19, #252]
  4081c8:	bl	403070 <gettext@plt>
  4081cc:	ldr	x8, [x19, #1136]
  4081d0:	ldr	x1, [x8, #912]
  4081d4:	mov	w9, #0x4                   	// #4
  4081d8:	str	x0, [x19, #240]
  4081dc:	mov	w0, w9
  4081e0:	bl	413554 <__fxstatat@plt+0x10464>
  4081e4:	mov	w9, wzr
  4081e8:	str	x0, [x19, #232]
  4081ec:	mov	w0, w9
  4081f0:	ldr	w1, [x19, #252]
  4081f4:	ldr	x2, [x19, #240]
  4081f8:	ldr	x3, [x19, #232]
  4081fc:	bl	402960 <error@plt>
  408200:	b	408a48 <__fxstatat@plt+0x5958>
  408204:	ldr	x8, [x19, #1136]
  408208:	ldr	x0, [x8, #16]
  40820c:	ldr	x2, [x8, #904]
  408210:	ldr	x9, [x8, #872]
  408214:	ldrb	w10, [x9, #22]
  408218:	mov	w1, #0xffffff9c            	// #-100
  40821c:	and	w3, w10, #0x1
  408220:	mov	w4, #0xffffffff            	// #-1
  408224:	bl	40d708 <__fxstatat@plt+0xa618>
  408228:	str	w0, [x19, #1356]
  40822c:	ldr	w10, [x19, #1356]
  408230:	mov	w11, wzr
  408234:	cmp	w11, w10
  408238:	cset	w10, ge  // ge = tcont
  40823c:	tbnz	w10, #0, 4082d0 <__fxstatat@plt+0x51e0>
  408240:	ldr	x8, [x19, #1136]
  408244:	ldr	x9, [x8, #872]
  408248:	ldrb	w10, [x9, #45]
  40824c:	tbnz	w10, #0, 408254 <__fxstatat@plt+0x5164>
  408250:	b	4082d0 <__fxstatat@plt+0x51e0>
  408254:	ldurb	w8, [x29, #-25]
  408258:	tbnz	w8, #0, 4082d0 <__fxstatat@plt+0x51e0>
  40825c:	ldr	w8, [x19, #1944]
  408260:	and	w8, w8, #0xf000
  408264:	cmp	w8, #0xa, lsl #12
  408268:	b.ne	4082d0 <__fxstatat@plt+0x51e0>  // b.any
  40826c:	ldr	x8, [x19, #1136]
  408270:	ldr	x9, [x8, #632]
  408274:	ldr	x0, [x8, #16]
  408278:	str	x9, [x19, #224]
  40827c:	bl	402920 <strlen@plt>
  408280:	ldr	x8, [x19, #224]
  408284:	cmp	x8, x0
  408288:	b.ne	4082d0 <__fxstatat@plt+0x51e0>  // b.any
  40828c:	ldr	x8, [x19, #1136]
  408290:	ldr	x0, [x8, #904]
  408294:	ldr	x1, [x8, #632]
  408298:	bl	40da5c <__fxstatat@plt+0xa96c>
  40829c:	ldr	x8, [x19, #1136]
  4082a0:	str	x0, [x8]
  4082a4:	ldr	x9, [x8]
  4082a8:	cbz	x9, 4082d0 <__fxstatat@plt+0x51e0>
  4082ac:	ldr	x8, [x19, #1136]
  4082b0:	ldr	x0, [x8]
  4082b4:	ldr	x1, [x8, #16]
  4082b8:	bl	402d90 <strcmp@plt>
  4082bc:	cbnz	w0, 4082c4 <__fxstatat@plt+0x51d4>
  4082c0:	str	wzr, [x19, #1356]
  4082c4:	ldr	x8, [x19, #1136]
  4082c8:	ldr	x0, [x8]
  4082cc:	bl	402e10 <free@plt>
  4082d0:	ldr	x8, [x19, #1136]
  4082d4:	ldr	x0, [x8, #16]
  4082d8:	bl	402e10 <free@plt>
  4082dc:	ldr	w9, [x19, #1356]
  4082e0:	mov	w10, wzr
  4082e4:	cmp	w10, w9
  4082e8:	cset	w9, ge  // ge = tcont
  4082ec:	tbnz	w9, #0, 40833c <__fxstatat@plt+0x524c>
  4082f0:	ldr	w1, [x19, #1356]
  4082f4:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  4082f8:	add	x0, x0, #0x7c9
  4082fc:	str	w1, [x19, #220]
  408300:	bl	403070 <gettext@plt>
  408304:	ldr	x8, [x19, #1136]
  408308:	ldr	x1, [x8, #904]
  40830c:	mov	w9, #0x4                   	// #4
  408310:	str	x0, [x19, #208]
  408314:	mov	w0, w9
  408318:	bl	413554 <__fxstatat@plt+0x10464>
  40831c:	mov	w9, wzr
  408320:	str	x0, [x19, #200]
  408324:	mov	w0, w9
  408328:	ldr	w1, [x19, #220]
  40832c:	ldr	x2, [x19, #208]
  408330:	ldr	x3, [x19, #200]
  408334:	bl	402960 <error@plt>
  408338:	b	408a48 <__fxstatat@plt+0x5958>
  40833c:	ldr	x8, [x19, #1136]
  408340:	ldr	x9, [x8, #872]
  408344:	ldrb	w10, [x9, #37]
  408348:	tbnz	w10, #0, 408350 <__fxstatat@plt+0x5260>
  40834c:	b	408354 <__fxstatat@plt+0x5264>
  408350:	bl	40af58 <__fxstatat@plt+0x7e68>
  408354:	ldr	x8, [x19, #1136]
  408358:	ldr	x9, [x8, #872]
  40835c:	ldrb	w10, [x9, #29]
  408360:	tbnz	w10, #0, 408368 <__fxstatat@plt+0x5278>
  408364:	b	4083e4 <__fxstatat@plt+0x52f4>
  408368:	ldr	x8, [x19, #1136]
  40836c:	ldr	x0, [x8, #904]
  408370:	ldur	w1, [x29, #-192]
  408374:	ldur	w2, [x29, #-188]
  408378:	bl	402dd0 <lchown@plt>
  40837c:	cbz	w0, 4083e4 <__fxstatat@plt+0x52f4>
  408380:	ldr	x8, [x19, #1136]
  408384:	ldr	x0, [x8, #872]
  408388:	bl	408bf4 <__fxstatat@plt+0x5b04>
  40838c:	tbnz	w0, #0, 4083e4 <__fxstatat@plt+0x52f4>
  408390:	bl	403030 <__errno_location@plt>
  408394:	ldr	w1, [x0]
  408398:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40839c:	add	x0, x0, #0x7e8
  4083a0:	str	w1, [x19, #196]
  4083a4:	bl	403070 <gettext@plt>
  4083a8:	ldr	x8, [x19, #1136]
  4083ac:	ldr	x3, [x8, #904]
  4083b0:	mov	w9, wzr
  4083b4:	str	x0, [x19, #184]
  4083b8:	mov	w0, w9
  4083bc:	ldr	w1, [x19, #196]
  4083c0:	ldr	x2, [x19, #184]
  4083c4:	bl	402960 <error@plt>
  4083c8:	ldr	x8, [x19, #1136]
  4083cc:	ldr	x10, [x8, #872]
  4083d0:	ldrb	w9, [x10, #36]
  4083d4:	tbnz	w9, #0, 4083dc <__fxstatat@plt+0x52ec>
  4083d8:	b	4083e0 <__fxstatat@plt+0x52f0>
  4083dc:	b	408a48 <__fxstatat@plt+0x5958>
  4083e0:	b	4083e4 <__fxstatat@plt+0x52f4>
  4083e4:	b	40842c <__fxstatat@plt+0x533c>
  4083e8:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  4083ec:	add	x0, x0, #0x80c
  4083f0:	bl	403070 <gettext@plt>
  4083f4:	ldr	x8, [x19, #1136]
  4083f8:	ldr	x1, [x8, #912]
  4083fc:	mov	w9, #0x4                   	// #4
  408400:	str	x0, [x19, #176]
  408404:	mov	w0, w9
  408408:	bl	413554 <__fxstatat@plt+0x10464>
  40840c:	mov	w9, wzr
  408410:	str	x0, [x19, #168]
  408414:	mov	w0, w9
  408418:	mov	w1, w9
  40841c:	ldr	x2, [x19, #176]
  408420:	ldr	x3, [x19, #168]
  408424:	bl	402960 <error@plt>
  408428:	b	408a48 <__fxstatat@plt+0x5958>
  40842c:	ldurb	w8, [x29, #-25]
  408430:	tbnz	w8, #0, 4084b8 <__fxstatat@plt+0x53c8>
  408434:	ldr	x8, [x19, #1136]
  408438:	ldr	x9, [x8, #872]
  40843c:	ldrb	w10, [x9, #20]
  408440:	tbnz	w10, #0, 4084b8 <__fxstatat@plt+0x53c8>
  408444:	ldr	w8, [x19, #1924]
  408448:	and	w8, w8, #0xf000
  40844c:	cmp	w8, #0x4, lsl #12
  408450:	b.eq	4084b8 <__fxstatat@plt+0x53c8>  // b.none
  408454:	ldr	x8, [x19, #1136]
  408458:	ldr	x9, [x8, #872]
  40845c:	ldrb	w10, [x9, #33]
  408460:	tbnz	w10, #0, 408478 <__fxstatat@plt+0x5388>
  408464:	ldr	x8, [x19, #1136]
  408468:	ldr	x9, [x8, #872]
  40846c:	ldrb	w10, [x9, #37]
  408470:	tbnz	w10, #0, 408478 <__fxstatat@plt+0x5388>
  408474:	b	4084b8 <__fxstatat@plt+0x53c8>
  408478:	ldr	x8, [x19, #1136]
  40847c:	ldr	x0, [x8, #904]
  408480:	ldr	x9, [x8, #872]
  408484:	ldrb	w10, [x9, #37]
  408488:	ldr	x3, [x8, #872]
  40848c:	and	w1, w10, #0x1
  408490:	mov	w10, wzr
  408494:	and	w2, w10, #0x1
  408498:	bl	405c28 <__fxstatat@plt+0x2b38>
  40849c:	tbnz	w0, #0, 4084b8 <__fxstatat@plt+0x53c8>
  4084a0:	ldr	x8, [x19, #1136]
  4084a4:	ldr	x9, [x8, #872]
  4084a8:	ldrb	w10, [x9, #38]
  4084ac:	tbnz	w10, #0, 4084b4 <__fxstatat@plt+0x53c4>
  4084b0:	b	4084b8 <__fxstatat@plt+0x53c8>
  4084b4:	b	408a48 <__fxstatat@plt+0x5958>
  4084b8:	ldurb	w8, [x29, #-57]
  4084bc:	tbnz	w8, #0, 4084c4 <__fxstatat@plt+0x53d4>
  4084c0:	b	408500 <__fxstatat@plt+0x5410>
  4084c4:	ldr	x8, [x19, #1136]
  4084c8:	ldr	x9, [x8, #872]
  4084cc:	ldr	x9, [x9, #64]
  4084d0:	cbz	x9, 408500 <__fxstatat@plt+0x5410>
  4084d4:	ldr	x8, [x19, #1136]
  4084d8:	ldr	x0, [x8, #904]
  4084dc:	add	x1, x19, #0x4c0
  4084e0:	bl	41ef40 <__fxstatat@plt+0x1be50>
  4084e4:	cbnz	w0, 408500 <__fxstatat@plt+0x5410>
  4084e8:	ldr	x8, [x19, #1136]
  4084ec:	ldr	x9, [x8, #872]
  4084f0:	ldr	x0, [x9, #64]
  4084f4:	ldr	x1, [x8, #904]
  4084f8:	add	x2, x19, #0x4c0
  4084fc:	bl	40f030 <__fxstatat@plt+0xbf40>
  408500:	ldr	x8, [x19, #1136]
  408504:	ldr	x9, [x8, #872]
  408508:	ldrb	w10, [x9, #23]
  40850c:	tbnz	w10, #0, 408514 <__fxstatat@plt+0x5424>
  408510:	b	408534 <__fxstatat@plt+0x5444>
  408514:	ldr	w8, [x19, #1924]
  408518:	and	w8, w8, #0xf000
  40851c:	cmp	w8, #0x4, lsl #12
  408520:	b.eq	408534 <__fxstatat@plt+0x5444>  // b.none
  408524:	ldrb	w8, [x19, #1887]
  408528:	and	w8, w8, #0x1
  40852c:	sturb	w8, [x29, #-1]
  408530:	b	408b70 <__fxstatat@plt+0x5a80>
  408534:	ldrb	w8, [x19, #1886]
  408538:	tbnz	w8, #0, 408540 <__fxstatat@plt+0x5450>
  40853c:	b	408550 <__fxstatat@plt+0x5460>
  408540:	ldrb	w8, [x19, #1887]
  408544:	and	w8, w8, #0x1
  408548:	sturb	w8, [x29, #-1]
  40854c:	b	408b70 <__fxstatat@plt+0x5a80>
  408550:	ldr	x8, [x19, #1136]
  408554:	ldr	x9, [x8, #872]
  408558:	ldrb	w10, [x9, #31]
  40855c:	tbnz	w10, #0, 408564 <__fxstatat@plt+0x5474>
  408560:	b	40864c <__fxstatat@plt+0x555c>
  408564:	sub	x8, x29, #0xd8
  408568:	mov	x0, x8
  40856c:	str	x8, [x19, #160]
  408570:	bl	414a74 <__fxstatat@plt+0x11984>
  408574:	str	x0, [x19, #1168]
  408578:	str	x1, [x19, #1176]
  40857c:	ldr	q0, [x19, #1168]
  408580:	str	q0, [x19, #1184]
  408584:	ldr	x0, [x19, #160]
  408588:	bl	414abc <__fxstatat@plt+0x119cc>
  40858c:	str	x0, [x19, #1152]
  408590:	str	x1, [x19, #1160]
  408594:	ldr	q0, [x19, #1152]
  408598:	str	q0, [x19, #1200]
  40859c:	ldrb	w9, [x19, #1885]
  4085a0:	tbnz	w9, #0, 4085a8 <__fxstatat@plt+0x54b8>
  4085a4:	b	4085c0 <__fxstatat@plt+0x54d0>
  4085a8:	ldr	x8, [x19, #1136]
  4085ac:	ldr	x0, [x8, #904]
  4085b0:	add	x1, x19, #0x4a0
  4085b4:	bl	40afb0 <__fxstatat@plt+0x7ec0>
  4085b8:	str	w0, [x19, #156]
  4085bc:	b	4085d4 <__fxstatat@plt+0x54e4>
  4085c0:	ldr	x8, [x19, #1136]
  4085c4:	ldr	x0, [x8, #904]
  4085c8:	add	x1, x19, #0x4a0
  4085cc:	bl	416280 <__fxstatat@plt+0x13190>
  4085d0:	str	w0, [x19, #156]
  4085d4:	ldr	w8, [x19, #156]
  4085d8:	cbz	w8, 40864c <__fxstatat@plt+0x555c>
  4085dc:	bl	403030 <__errno_location@plt>
  4085e0:	ldr	w1, [x0]
  4085e4:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  4085e8:	add	x0, x0, #0x825
  4085ec:	str	w1, [x19, #152]
  4085f0:	bl	403070 <gettext@plt>
  4085f4:	ldr	x8, [x19, #1136]
  4085f8:	ldr	x1, [x8, #904]
  4085fc:	mov	w9, #0x4                   	// #4
  408600:	str	x0, [x19, #144]
  408604:	mov	w0, w9
  408608:	bl	413554 <__fxstatat@plt+0x10464>
  40860c:	mov	w9, wzr
  408610:	str	x0, [x19, #136]
  408614:	mov	w0, w9
  408618:	ldr	w1, [x19, #152]
  40861c:	ldr	x2, [x19, #144]
  408620:	ldr	x3, [x19, #136]
  408624:	bl	402960 <error@plt>
  408628:	ldr	x8, [x19, #1136]
  40862c:	ldr	x10, [x8, #872]
  408630:	ldrb	w9, [x10, #36]
  408634:	tbnz	w9, #0, 40863c <__fxstatat@plt+0x554c>
  408638:	b	40864c <__fxstatat@plt+0x555c>
  40863c:	mov	w8, wzr
  408640:	and	w8, w8, #0x1
  408644:	sturb	w8, [x29, #-1]
  408648:	b	408b70 <__fxstatat@plt+0x5a80>
  40864c:	ldrb	w8, [x19, #1885]
  408650:	tbnz	w8, #0, 4086f8 <__fxstatat@plt+0x5608>
  408654:	ldr	x8, [x19, #1136]
  408658:	ldr	x9, [x8, #872]
  40865c:	ldrb	w10, [x9, #29]
  408660:	tbnz	w10, #0, 408668 <__fxstatat@plt+0x5578>
  408664:	b	4086f8 <__fxstatat@plt+0x5608>
  408668:	ldurb	w8, [x29, #-25]
  40866c:	tbnz	w8, #0, 408690 <__fxstatat@plt+0x55a0>
  408670:	ldur	w8, [x29, #-192]
  408674:	ldr	w9, [x19, #1952]
  408678:	cmp	w8, w9
  40867c:	b.ne	408690 <__fxstatat@plt+0x55a0>  // b.any
  408680:	ldur	w8, [x29, #-188]
  408684:	ldr	w9, [x19, #1956]
  408688:	cmp	w8, w9
  40868c:	b.eq	4086f8 <__fxstatat@plt+0x5608>  // b.none
  408690:	ldr	x8, [x19, #1136]
  408694:	ldr	x0, [x8, #872]
  408698:	ldr	x1, [x8, #904]
  40869c:	ldurb	w9, [x29, #-25]
  4086a0:	mov	w10, #0xffffffff            	// #-1
  4086a4:	mov	w2, w10
  4086a8:	sub	x3, x29, #0xd8
  4086ac:	and	w4, w9, #0x1
  4086b0:	add	x5, x19, #0x788
  4086b4:	str	w10, [x19, #132]
  4086b8:	bl	40b000 <__fxstatat@plt+0x7f10>
  4086bc:	ldr	w9, [x19, #132]
  4086c0:	cmp	w0, w9
  4086c4:	str	w0, [x19, #128]
  4086c8:	b.eq	4086dc <__fxstatat@plt+0x55ec>  // b.none
  4086cc:	b	4086d0 <__fxstatat@plt+0x55e0>
  4086d0:	ldr	w8, [x19, #128]
  4086d4:	cbz	w8, 4086ec <__fxstatat@plt+0x55fc>
  4086d8:	b	4086f8 <__fxstatat@plt+0x5608>
  4086dc:	mov	w8, wzr
  4086e0:	and	w8, w8, #0x1
  4086e4:	sturb	w8, [x29, #-1]
  4086e8:	b	408b70 <__fxstatat@plt+0x5a80>
  4086ec:	ldr	w8, [x19, #1924]
  4086f0:	and	w8, w8, #0xfffff1ff
  4086f4:	str	w8, [x19, #1924]
  4086f8:	ldr	x8, [x19, #1136]
  4086fc:	ldr	x9, [x8, #872]
  408700:	ldrb	w10, [x9, #39]
  408704:	tbnz	w10, #0, 40870c <__fxstatat@plt+0x561c>
  408708:	b	408754 <__fxstatat@plt+0x5664>
  40870c:	ldr	x8, [x19, #1136]
  408710:	ldr	x0, [x8, #912]
  408714:	ldr	x2, [x8, #904]
  408718:	ldr	x4, [x8, #872]
  40871c:	mov	w9, #0xffffffff            	// #-1
  408720:	mov	w1, w9
  408724:	mov	w3, w9
  408728:	bl	40b2d8 <__fxstatat@plt+0x81e8>
  40872c:	tbnz	w0, #0, 408754 <__fxstatat@plt+0x5664>
  408730:	ldr	x8, [x19, #1136]
  408734:	ldr	x9, [x8, #872]
  408738:	ldrb	w10, [x9, #40]
  40873c:	tbnz	w10, #0, 408744 <__fxstatat@plt+0x5654>
  408740:	b	408754 <__fxstatat@plt+0x5664>
  408744:	mov	w8, wzr
  408748:	and	w8, w8, #0x1
  40874c:	sturb	w8, [x29, #-1]
  408750:	b	408b70 <__fxstatat@plt+0x5a80>
  408754:	ldrb	w8, [x19, #1885]
  408758:	tbnz	w8, #0, 408760 <__fxstatat@plt+0x5670>
  40875c:	b	408770 <__fxstatat@plt+0x5680>
  408760:	ldrb	w8, [x19, #1887]
  408764:	and	w8, w8, #0x1
  408768:	sturb	w8, [x29, #-1]
  40876c:	b	408b70 <__fxstatat@plt+0x5a80>
  408770:	ldr	x8, [x19, #1136]
  408774:	ldr	x0, [x8, #904]
  408778:	mov	w1, #0xffffffff            	// #-1
  40877c:	sub	x2, x29, #0xd8
  408780:	bl	40b4fc <__fxstatat@plt+0x840c>
  408784:	ldr	x8, [x19, #1136]
  408788:	ldr	x9, [x8, #872]
  40878c:	ldrb	w10, [x9, #30]
  408790:	tbnz	w10, #0, 4087a8 <__fxstatat@plt+0x56b8>
  408794:	ldr	x8, [x19, #1136]
  408798:	ldr	x9, [x8, #872]
  40879c:	ldrb	w10, [x9, #24]
  4087a0:	tbnz	w10, #0, 4087a8 <__fxstatat@plt+0x56b8>
  4087a4:	b	4087f4 <__fxstatat@plt+0x5704>
  4087a8:	ldr	x8, [x19, #1136]
  4087ac:	ldr	x0, [x8, #912]
  4087b0:	ldr	x2, [x8, #904]
  4087b4:	ldr	w4, [x19, #1924]
  4087b8:	mov	w9, #0xffffffff            	// #-1
  4087bc:	mov	w1, w9
  4087c0:	mov	w3, w9
  4087c4:	bl	40d8d4 <__fxstatat@plt+0xa7e4>
  4087c8:	cbz	w0, 4087f0 <__fxstatat@plt+0x5700>
  4087cc:	ldr	x8, [x19, #1136]
  4087d0:	ldr	x9, [x8, #872]
  4087d4:	ldrb	w10, [x9, #36]
  4087d8:	tbnz	w10, #0, 4087e0 <__fxstatat@plt+0x56f0>
  4087dc:	b	4087f0 <__fxstatat@plt+0x5700>
  4087e0:	mov	w8, wzr
  4087e4:	and	w8, w8, #0x1
  4087e8:	sturb	w8, [x29, #-1]
  4087ec:	b	408b70 <__fxstatat@plt+0x5a80>
  4087f0:	b	408a38 <__fxstatat@plt+0x5948>
  4087f4:	ldr	x8, [x19, #1136]
  4087f8:	ldr	x9, [x8, #872]
  4087fc:	ldrb	w10, [x9, #43]
  408800:	tbnz	w10, #0, 408808 <__fxstatat@plt+0x5718>
  408804:	b	408838 <__fxstatat@plt+0x5748>
  408808:	ldr	x8, [x19, #1136]
  40880c:	ldr	x0, [x8, #904]
  408810:	ldr	x9, [x8, #872]
  408814:	ldr	w2, [x9, #16]
  408818:	mov	w1, #0xffffffff            	// #-1
  40881c:	bl	40d9d4 <__fxstatat@plt+0xa8e4>
  408820:	cbz	w0, 408834 <__fxstatat@plt+0x5744>
  408824:	mov	w8, wzr
  408828:	and	w8, w8, #0x1
  40882c:	sturb	w8, [x29, #-1]
  408830:	b	408b70 <__fxstatat@plt+0x5a80>
  408834:	b	408a38 <__fxstatat@plt+0x5948>
  408838:	ldr	x8, [x19, #1136]
  40883c:	ldr	x9, [x8, #872]
  408840:	ldrb	w10, [x9, #32]
  408844:	tbnz	w10, #0, 40884c <__fxstatat@plt+0x575c>
  408848:	b	4088e0 <__fxstatat@plt+0x57f0>
  40884c:	ldurb	w8, [x29, #-25]
  408850:	tbnz	w8, #0, 408858 <__fxstatat@plt+0x5768>
  408854:	b	4088e0 <__fxstatat@plt+0x57f0>
  408858:	ldr	w8, [x19, #1924]
  40885c:	and	w8, w8, #0xf000
  408860:	mov	w9, #0x1                   	// #1
  408864:	cmp	w8, #0x4, lsl #12
  408868:	str	w9, [x19, #124]
  40886c:	b.eq	408884 <__fxstatat@plt+0x5794>  // b.none
  408870:	ldr	w8, [x19, #1924]
  408874:	and	w8, w8, #0xf000
  408878:	cmp	w8, #0xc, lsl #12
  40887c:	cset	w8, eq  // eq = none
  408880:	str	w8, [x19, #124]
  408884:	ldr	w8, [x19, #124]
  408888:	mov	w9, #0x1b6                 	// #438
  40888c:	mov	w10, #0x1ff                 	// #511
  408890:	tst	w8, #0x1
  408894:	csel	w8, w10, w9, ne  // ne = any
  408898:	str	w8, [x19, #1148]
  40889c:	ldr	x11, [x19, #1136]
  4088a0:	ldr	x0, [x11, #904]
  4088a4:	ldr	w8, [x19, #1148]
  4088a8:	str	x0, [x19, #112]
  4088ac:	str	w8, [x19, #108]
  4088b0:	bl	408c50 <__fxstatat@plt+0x5b60>
  4088b4:	mov	w1, #0xffffffff            	// #-1
  4088b8:	ldr	w8, [x19, #108]
  4088bc:	bic	w2, w8, w0
  4088c0:	ldr	x0, [x19, #112]
  4088c4:	bl	40d9d4 <__fxstatat@plt+0xa8e4>
  4088c8:	cbz	w0, 4088dc <__fxstatat@plt+0x57ec>
  4088cc:	mov	w8, wzr
  4088d0:	and	w8, w8, #0x1
  4088d4:	sturb	w8, [x29, #-1]
  4088d8:	b	408b70 <__fxstatat@plt+0x5a80>
  4088dc:	b	408a38 <__fxstatat@plt+0x5948>
  4088e0:	ldr	w8, [x19, #1912]
  4088e4:	cbz	w8, 4089a0 <__fxstatat@plt+0x58b0>
  4088e8:	bl	408c50 <__fxstatat@plt+0x5b60>
  4088ec:	ldr	w8, [x19, #1912]
  4088f0:	bic	w8, w8, w0
  4088f4:	str	w8, [x19, #1912]
  4088f8:	ldr	w8, [x19, #1912]
  4088fc:	cbz	w8, 4089a0 <__fxstatat@plt+0x58b0>
  408900:	ldrb	w8, [x19, #1911]
  408904:	tbnz	w8, #0, 4089a0 <__fxstatat@plt+0x58b0>
  408908:	ldurb	w8, [x29, #-25]
  40890c:	tbnz	w8, #0, 408914 <__fxstatat@plt+0x5824>
  408910:	b	408980 <__fxstatat@plt+0x5890>
  408914:	ldr	x8, [x19, #1136]
  408918:	ldr	x0, [x8, #904]
  40891c:	add	x1, x19, #0x788
  408920:	bl	41ef40 <__fxstatat@plt+0x1be50>
  408924:	cbz	w0, 408980 <__fxstatat@plt+0x5890>
  408928:	bl	403030 <__errno_location@plt>
  40892c:	ldr	w1, [x0]
  408930:	ldr	x0, [x19, #1128]
  408934:	str	w1, [x19, #104]
  408938:	bl	403070 <gettext@plt>
  40893c:	ldr	x8, [x19, #1136]
  408940:	ldr	x1, [x8, #904]
  408944:	mov	w9, #0x4                   	// #4
  408948:	str	x0, [x19, #96]
  40894c:	mov	w0, w9
  408950:	bl	413554 <__fxstatat@plt+0x10464>
  408954:	mov	w9, wzr
  408958:	str	x0, [x19, #88]
  40895c:	mov	w0, w9
  408960:	ldr	w1, [x19, #104]
  408964:	ldr	x2, [x19, #96]
  408968:	ldr	x3, [x19, #88]
  40896c:	bl	402960 <error@plt>
  408970:	mov	w9, wzr
  408974:	and	w9, w9, #0x1
  408978:	sturb	w9, [x29, #-1]
  40897c:	b	408b70 <__fxstatat@plt+0x5a80>
  408980:	ldr	w8, [x19, #1944]
  408984:	str	w8, [x19, #1920]
  408988:	ldr	w8, [x19, #1912]
  40898c:	ldr	w9, [x19, #1920]
  408990:	bic	w8, w8, w9
  408994:	cbz	w8, 4089a0 <__fxstatat@plt+0x58b0>
  408998:	mov	w8, #0x1                   	// #1
  40899c:	strb	w8, [x19, #1911]
  4089a0:	ldrb	w8, [x19, #1911]
  4089a4:	tbnz	w8, #0, 4089ac <__fxstatat@plt+0x58bc>
  4089a8:	b	408a38 <__fxstatat@plt+0x5948>
  4089ac:	ldr	x8, [x19, #1136]
  4089b0:	ldr	x0, [x8, #904]
  4089b4:	ldr	w9, [x19, #1920]
  4089b8:	ldr	w10, [x19, #1912]
  4089bc:	orr	w1, w9, w10
  4089c0:	bl	402b50 <chmod@plt>
  4089c4:	cbz	w0, 408a38 <__fxstatat@plt+0x5948>
  4089c8:	bl	403030 <__errno_location@plt>
  4089cc:	ldr	w1, [x0]
  4089d0:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  4089d4:	add	x0, x0, #0x83d
  4089d8:	str	w1, [x19, #84]
  4089dc:	bl	403070 <gettext@plt>
  4089e0:	ldr	x8, [x19, #1136]
  4089e4:	ldr	x1, [x8, #904]
  4089e8:	mov	w9, #0x4                   	// #4
  4089ec:	str	x0, [x19, #72]
  4089f0:	mov	w0, w9
  4089f4:	bl	413554 <__fxstatat@plt+0x10464>
  4089f8:	mov	w9, wzr
  4089fc:	str	x0, [x19, #64]
  408a00:	mov	w0, w9
  408a04:	ldr	w1, [x19, #84]
  408a08:	ldr	x2, [x19, #72]
  408a0c:	ldr	x3, [x19, #64]
  408a10:	bl	402960 <error@plt>
  408a14:	ldr	x8, [x19, #1136]
  408a18:	ldr	x10, [x8, #872]
  408a1c:	ldrb	w9, [x10, #36]
  408a20:	tbnz	w9, #0, 408a28 <__fxstatat@plt+0x5938>
  408a24:	b	408a38 <__fxstatat@plt+0x5948>
  408a28:	mov	w8, wzr
  408a2c:	and	w8, w8, #0x1
  408a30:	sturb	w8, [x29, #-1]
  408a34:	b	408b70 <__fxstatat@plt+0x5a80>
  408a38:	ldrb	w8, [x19, #1887]
  408a3c:	and	w8, w8, #0x1
  408a40:	sturb	w8, [x29, #-1]
  408a44:	b	408b70 <__fxstatat@plt+0x5a80>
  408a48:	ldr	x8, [x19, #1136]
  408a4c:	ldr	x9, [x8, #872]
  408a50:	ldrb	w10, [x9, #37]
  408a54:	tbnz	w10, #0, 408a5c <__fxstatat@plt+0x596c>
  408a58:	b	408a60 <__fxstatat@plt+0x5970>
  408a5c:	bl	40af58 <__fxstatat@plt+0x7e68>
  408a60:	ldr	x8, [x19, #1136]
  408a64:	ldr	x9, [x8, #552]
  408a68:	cbnz	x9, 408a7c <__fxstatat@plt+0x598c>
  408a6c:	ldr	x8, [x19, #1136]
  408a70:	ldr	x0, [x8, #720]
  408a74:	ldr	x1, [x8, #712]
  408a78:	bl	40caa4 <__fxstatat@plt+0x99b4>
  408a7c:	ldr	x8, [x19, #1136]
  408a80:	ldr	x9, [x8, #544]
  408a84:	cbz	x9, 408b64 <__fxstatat@plt+0x5a74>
  408a88:	ldr	x8, [x19, #1136]
  408a8c:	ldr	x0, [x8, #544]
  408a90:	ldr	x1, [x8, #904]
  408a94:	bl	402eb0 <rename@plt>
  408a98:	cbz	w0, 408aec <__fxstatat@plt+0x59fc>
  408a9c:	bl	403030 <__errno_location@plt>
  408aa0:	ldr	w1, [x0]
  408aa4:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  408aa8:	add	x0, x0, #0x85b
  408aac:	str	w1, [x19, #60]
  408ab0:	bl	403070 <gettext@plt>
  408ab4:	ldr	x8, [x19, #1136]
  408ab8:	ldr	x1, [x8, #904]
  408abc:	mov	w9, #0x4                   	// #4
  408ac0:	str	x0, [x19, #48]
  408ac4:	mov	w0, w9
  408ac8:	bl	413554 <__fxstatat@plt+0x10464>
  408acc:	mov	w9, wzr
  408ad0:	str	x0, [x19, #40]
  408ad4:	mov	w0, w9
  408ad8:	ldr	w1, [x19, #60]
  408adc:	ldr	x2, [x19, #48]
  408ae0:	ldr	x3, [x19, #40]
  408ae4:	bl	402960 <error@plt>
  408ae8:	b	408b64 <__fxstatat@plt+0x5a74>
  408aec:	ldr	x8, [x19, #1136]
  408af0:	ldr	x9, [x8, #872]
  408af4:	ldrb	w10, [x9, #46]
  408af8:	tbnz	w10, #0, 408b00 <__fxstatat@plt+0x5a10>
  408afc:	b	408b64 <__fxstatat@plt+0x5a74>
  408b00:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  408b04:	add	x0, x0, #0x86f
  408b08:	bl	403070 <gettext@plt>
  408b0c:	ldr	x8, [x19, #1136]
  408b10:	ldr	x2, [x8, #544]
  408b14:	mov	w9, wzr
  408b18:	str	x0, [x19, #32]
  408b1c:	mov	w0, w9
  408b20:	mov	w9, #0x4                   	// #4
  408b24:	mov	w1, w9
  408b28:	str	w9, [x19, #28]
  408b2c:	bl	413464 <__fxstatat@plt+0x10374>
  408b30:	ldr	x8, [x19, #1136]
  408b34:	ldr	x2, [x8, #904]
  408b38:	mov	w9, #0x1                   	// #1
  408b3c:	str	x0, [x19, #16]
  408b40:	mov	w0, w9
  408b44:	ldr	w1, [x19, #28]
  408b48:	bl	413464 <__fxstatat@plt+0x10374>
  408b4c:	ldr	x2, [x19, #32]
  408b50:	str	x0, [x19, #8]
  408b54:	mov	x0, x2
  408b58:	ldr	x1, [x19, #16]
  408b5c:	ldr	x2, [x19, #8]
  408b60:	bl	403010 <printf@plt>
  408b64:	mov	w8, wzr
  408b68:	and	w8, w8, #0x1
  408b6c:	sturb	w8, [x29, #-1]
  408b70:	ldurb	w8, [x29, #-1]
  408b74:	and	w0, w8, #0x1
  408b78:	mov	sp, x29
  408b7c:	ldp	x28, x19, [sp, #16]
  408b80:	ldp	x29, x30, [sp], #32
  408b84:	ret
  408b88:	sub	sp, sp, #0x20
  408b8c:	stp	x29, x30, [sp, #16]
  408b90:	add	x29, sp, #0x10
  408b94:	mov	x2, #0x50                  	// #80
  408b98:	mov	w8, wzr
  408b9c:	mov	w9, #0xffffffff            	// #-1
  408ba0:	str	x0, [sp, #8]
  408ba4:	ldr	x0, [sp, #8]
  408ba8:	mov	w1, w8
  408bac:	str	w9, [sp, #4]
  408bb0:	bl	402be0 <memset@plt>
  408bb4:	bl	4029a0 <geteuid@plt>
  408bb8:	cmp	w0, #0x0
  408bbc:	cset	w8, eq  // eq = none
  408bc0:	ldr	x10, [sp, #8]
  408bc4:	mov	w9, #0x1                   	// #1
  408bc8:	and	w9, w8, w9
  408bcc:	strb	w9, [x10, #27]
  408bd0:	ldr	x10, [sp, #8]
  408bd4:	and	w8, w8, #0x1
  408bd8:	strb	w8, [x10, #26]
  408bdc:	ldr	x10, [sp, #8]
  408be0:	ldr	w8, [sp, #4]
  408be4:	str	w8, [x10, #52]
  408be8:	ldp	x29, x30, [sp, #16]
  408bec:	add	sp, sp, #0x20
  408bf0:	ret
  408bf4:	sub	sp, sp, #0x20
  408bf8:	stp	x29, x30, [sp, #16]
  408bfc:	add	x29, sp, #0x10
  408c00:	str	x0, [sp, #8]
  408c04:	bl	403030 <__errno_location@plt>
  408c08:	ldr	w8, [x0]
  408c0c:	cmp	w8, #0x1
  408c10:	b.eq	408c2c <__fxstatat@plt+0x5b3c>  // b.none
  408c14:	bl	403030 <__errno_location@plt>
  408c18:	ldr	w8, [x0]
  408c1c:	mov	w9, #0x0                   	// #0
  408c20:	cmp	w8, #0x16
  408c24:	str	w9, [sp, #4]
  408c28:	b.ne	408c3c <__fxstatat@plt+0x5b4c>  // b.any
  408c2c:	ldr	x8, [sp, #8]
  408c30:	ldrb	w9, [x8, #26]
  408c34:	eor	w9, w9, #0x1
  408c38:	str	w9, [sp, #4]
  408c3c:	ldr	w8, [sp, #4]
  408c40:	and	w0, w8, #0x1
  408c44:	ldp	x29, x30, [sp, #16]
  408c48:	add	sp, sp, #0x20
  408c4c:	ret
  408c50:	sub	sp, sp, #0x20
  408c54:	stp	x29, x30, [sp, #16]
  408c58:	add	x29, sp, #0x10
  408c5c:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  408c60:	add	x8, x8, #0x420
  408c64:	mov	w9, #0xffffffff            	// #-1
  408c68:	ldr	w10, [x8]
  408c6c:	cmp	w10, w9
  408c70:	str	x8, [sp, #8]
  408c74:	b.ne	408c94 <__fxstatat@plt+0x5ba4>  // b.any
  408c78:	mov	w8, wzr
  408c7c:	mov	w0, w8
  408c80:	bl	402fe0 <umask@plt>
  408c84:	ldr	x9, [sp, #8]
  408c88:	str	w0, [x9]
  408c8c:	ldr	w0, [x9]
  408c90:	bl	402fe0 <umask@plt>
  408c94:	ldr	x8, [sp, #8]
  408c98:	ldr	w0, [x8]
  408c9c:	ldp	x29, x30, [sp, #16]
  408ca0:	add	sp, sp, #0x20
  408ca4:	ret
  408ca8:	sub	sp, sp, #0x20
  408cac:	str	x0, [sp, #24]
  408cb0:	and	w8, w1, #0x1
  408cb4:	strb	w8, [sp, #23]
  408cb8:	ldr	x9, [sp, #24]
  408cbc:	ldr	w8, [x9, #4]
  408cc0:	mov	w10, #0x1                   	// #1
  408cc4:	cmp	w8, #0x4
  408cc8:	str	w10, [sp, #16]
  408ccc:	b.eq	408cf8 <__fxstatat@plt+0x5c08>  // b.none
  408cd0:	ldr	x8, [sp, #24]
  408cd4:	ldr	w9, [x8, #4]
  408cd8:	mov	w10, #0x0                   	// #0
  408cdc:	cmp	w9, #0x3
  408ce0:	str	w10, [sp, #12]
  408ce4:	b.ne	408cf0 <__fxstatat@plt+0x5c00>  // b.any
  408ce8:	ldrb	w8, [sp, #23]
  408cec:	str	w8, [sp, #12]
  408cf0:	ldr	w8, [sp, #12]
  408cf4:	str	w8, [sp, #16]
  408cf8:	ldr	w8, [sp, #16]
  408cfc:	and	w0, w8, #0x1
  408d00:	add	sp, sp, #0x20
  408d04:	ret
  408d08:	sub	sp, sp, #0x1a0
  408d0c:	stp	x29, x30, [sp, #384]
  408d10:	str	x28, [sp, #400]
  408d14:	add	x29, sp, #0x180
  408d18:	add	x8, sp, #0xb8
  408d1c:	str	x0, [x8, #184]
  408d20:	str	x1, [x8, #176]
  408d24:	str	x2, [x8, #168]
  408d28:	str	x3, [x8, #160]
  408d2c:	str	x4, [x8, #152]
  408d30:	str	x5, [x8, #144]
  408d34:	ldr	x9, [x8, #176]
  408d38:	ldr	x9, [x9, #8]
  408d3c:	ldr	x10, [x8, #160]
  408d40:	ldr	x10, [x10, #8]
  408d44:	mov	w11, #0x0                   	// #0
  408d48:	cmp	x9, x10
  408d4c:	str	x8, [sp, #24]
  408d50:	str	w11, [sp, #20]
  408d54:	b.ne	408d78 <__fxstatat@plt+0x5c88>  // b.any
  408d58:	ldr	x8, [sp, #24]
  408d5c:	ldr	x9, [x8, #176]
  408d60:	ldr	x9, [x9]
  408d64:	ldr	x10, [x8, #160]
  408d68:	ldr	x10, [x10]
  408d6c:	cmp	x9, x10
  408d70:	cset	w11, eq  // eq = none
  408d74:	str	w11, [sp, #20]
  408d78:	ldr	w8, [sp, #20]
  408d7c:	and	w8, w8, #0x1
  408d80:	strb	w8, [sp, #54]
  408d84:	ldr	x9, [sp, #24]
  408d88:	ldr	x10, [x9, #144]
  408d8c:	mov	w8, #0x0                   	// #0
  408d90:	strb	w8, [x10]
  408d94:	ldrb	w8, [sp, #54]
  408d98:	tbnz	w8, #0, 408da0 <__fxstatat@plt+0x5cb0>
  408d9c:	b	408dd4 <__fxstatat@plt+0x5ce4>
  408da0:	ldr	x8, [sp, #24]
  408da4:	ldr	x9, [x8, #152]
  408da8:	ldrb	w10, [x9, #23]
  408dac:	tbnz	w10, #0, 408db4 <__fxstatat@plt+0x5cc4>
  408db0:	b	408dd4 <__fxstatat@plt+0x5ce4>
  408db4:	ldr	x8, [sp, #24]
  408db8:	ldr	x9, [x8, #144]
  408dbc:	mov	w10, #0x1                   	// #1
  408dc0:	strb	w10, [x9]
  408dc4:	mov	w10, #0x1                   	// #1
  408dc8:	and	w10, w10, #0x1
  408dcc:	sturb	w10, [x29, #-1]
  408dd0:	b	4093f4 <__fxstatat@plt+0x6304>
  408dd4:	ldr	x8, [sp, #24]
  408dd8:	ldr	x9, [x8, #152]
  408ddc:	ldr	w10, [x9, #4]
  408de0:	cmp	w10, #0x2
  408de4:	b.ne	408ecc <__fxstatat@plt+0x5ddc>  // b.any
  408de8:	ldrb	w8, [sp, #54]
  408dec:	and	w8, w8, #0x1
  408df0:	strb	w8, [sp, #55]
  408df4:	ldr	x9, [sp, #24]
  408df8:	ldr	x10, [x9, #176]
  408dfc:	ldr	w8, [x10, #16]
  408e00:	and	w8, w8, #0xf000
  408e04:	cmp	w8, #0xa, lsl #12
  408e08:	b.ne	408eb4 <__fxstatat@plt+0x5dc4>  // b.any
  408e0c:	ldr	x8, [sp, #24]
  408e10:	ldr	x9, [x8, #160]
  408e14:	ldr	w10, [x9, #16]
  408e18:	and	w10, w10, #0xf000
  408e1c:	cmp	w10, #0xa, lsl #12
  408e20:	b.ne	408eb4 <__fxstatat@plt+0x5dc4>  // b.any
  408e24:	ldr	x8, [sp, #24]
  408e28:	ldr	x0, [x8, #184]
  408e2c:	ldr	x1, [x8, #168]
  408e30:	bl	413f88 <__fxstatat@plt+0x10e98>
  408e34:	and	w9, w0, #0x1
  408e38:	strb	w9, [sp, #53]
  408e3c:	ldrb	w9, [sp, #53]
  408e40:	tbnz	w9, #0, 408e9c <__fxstatat@plt+0x5dac>
  408e44:	ldr	x8, [sp, #24]
  408e48:	ldr	x9, [x8, #152]
  408e4c:	ldr	w10, [x9]
  408e50:	cbz	w10, 408e64 <__fxstatat@plt+0x5d74>
  408e54:	mov	w8, #0x1                   	// #1
  408e58:	and	w8, w8, #0x1
  408e5c:	sturb	w8, [x29, #-1]
  408e60:	b	4093f4 <__fxstatat@plt+0x6304>
  408e64:	ldrb	w8, [sp, #55]
  408e68:	tbnz	w8, #0, 408e70 <__fxstatat@plt+0x5d80>
  408e6c:	b	408e9c <__fxstatat@plt+0x5dac>
  408e70:	ldr	x8, [sp, #24]
  408e74:	ldr	x9, [x8, #144]
  408e78:	mov	w10, #0x1                   	// #1
  408e7c:	strb	w10, [x9]
  408e80:	ldr	x9, [x8, #152]
  408e84:	ldrb	w10, [x9, #24]
  408e88:	mov	w11, #0x1                   	// #1
  408e8c:	eor	w10, w10, #0x1
  408e90:	and	w10, w10, w11
  408e94:	sturb	w10, [x29, #-1]
  408e98:	b	4093f4 <__fxstatat@plt+0x6304>
  408e9c:	ldrb	w8, [sp, #53]
  408ea0:	mov	w9, #0x1                   	// #1
  408ea4:	eor	w8, w8, #0x1
  408ea8:	and	w8, w8, w9
  408eac:	sturb	w8, [x29, #-1]
  408eb0:	b	4093f4 <__fxstatat@plt+0x6304>
  408eb4:	ldr	x8, [sp, #24]
  408eb8:	ldr	x9, [x8, #176]
  408ebc:	str	x9, [x8, #136]
  408ec0:	ldr	x9, [x8, #160]
  408ec4:	str	x9, [x8, #128]
  408ec8:	b	408fd0 <__fxstatat@plt+0x5ee0>
  408ecc:	ldrb	w8, [sp, #54]
  408ed0:	tbnz	w8, #0, 408ee4 <__fxstatat@plt+0x5df4>
  408ed4:	mov	w8, #0x1                   	// #1
  408ed8:	and	w8, w8, #0x1
  408edc:	sturb	w8, [x29, #-1]
  408ee0:	b	4093f4 <__fxstatat@plt+0x6304>
  408ee4:	ldr	x8, [sp, #24]
  408ee8:	ldr	x0, [x8, #168]
  408eec:	add	x1, sp, #0xb8
  408ef0:	bl	41ef40 <__fxstatat@plt+0x1be50>
  408ef4:	cbnz	w0, 408f0c <__fxstatat@plt+0x5e1c>
  408ef8:	ldr	x8, [sp, #24]
  408efc:	ldr	x0, [x8, #184]
  408f00:	add	x1, sp, #0x38
  408f04:	bl	41ef40 <__fxstatat@plt+0x1be50>
  408f08:	cbz	w0, 408f1c <__fxstatat@plt+0x5e2c>
  408f0c:	mov	w8, #0x1                   	// #1
  408f10:	and	w8, w8, #0x1
  408f14:	sturb	w8, [x29, #-1]
  408f18:	b	4093f4 <__fxstatat@plt+0x6304>
  408f1c:	add	x8, sp, #0x38
  408f20:	ldr	x9, [sp, #24]
  408f24:	str	x8, [x9, #136]
  408f28:	add	x8, sp, #0xb8
  408f2c:	str	x8, [x9, #128]
  408f30:	ldr	x8, [x9, #136]
  408f34:	ldr	x8, [x8, #8]
  408f38:	ldr	x10, [x9, #128]
  408f3c:	ldr	x10, [x10, #8]
  408f40:	mov	w11, #0x0                   	// #0
  408f44:	cmp	x8, x10
  408f48:	str	w11, [sp, #16]
  408f4c:	b.ne	408f70 <__fxstatat@plt+0x5e80>  // b.any
  408f50:	ldr	x8, [sp, #24]
  408f54:	ldr	x9, [x8, #136]
  408f58:	ldr	x9, [x9]
  408f5c:	ldr	x10, [x8, #128]
  408f60:	ldr	x10, [x10]
  408f64:	cmp	x9, x10
  408f68:	cset	w11, eq  // eq = none
  408f6c:	str	w11, [sp, #16]
  408f70:	ldr	w8, [sp, #16]
  408f74:	and	w8, w8, #0x1
  408f78:	strb	w8, [sp, #55]
  408f7c:	ldr	x9, [sp, #24]
  408f80:	ldr	x10, [x9, #136]
  408f84:	ldr	w8, [x10, #16]
  408f88:	and	w8, w8, #0xf000
  408f8c:	cmp	w8, #0xa, lsl #12
  408f90:	b.ne	408fd0 <__fxstatat@plt+0x5ee0>  // b.any
  408f94:	ldr	x8, [sp, #24]
  408f98:	ldr	x9, [x8, #128]
  408f9c:	ldr	w10, [x9, #16]
  408fa0:	and	w10, w10, #0xf000
  408fa4:	cmp	w10, #0xa, lsl #12
  408fa8:	b.ne	408fd0 <__fxstatat@plt+0x5ee0>  // b.any
  408fac:	ldr	x8, [sp, #24]
  408fb0:	ldr	x9, [x8, #152]
  408fb4:	ldrb	w10, [x9, #21]
  408fb8:	tbnz	w10, #0, 408fc0 <__fxstatat@plt+0x5ed0>
  408fbc:	b	408fd0 <__fxstatat@plt+0x5ee0>
  408fc0:	mov	w8, #0x1                   	// #1
  408fc4:	and	w8, w8, #0x1
  408fc8:	sturb	w8, [x29, #-1]
  408fcc:	b	4093f4 <__fxstatat@plt+0x6304>
  408fd0:	ldr	x8, [sp, #24]
  408fd4:	ldr	x9, [x8, #152]
  408fd8:	ldr	w10, [x9]
  408fdc:	cbz	w10, 409080 <__fxstatat@plt+0x5f90>
  408fe0:	ldrb	w8, [sp, #55]
  408fe4:	tbnz	w8, #0, 40905c <__fxstatat@plt+0x5f6c>
  408fe8:	ldr	x8, [sp, #24]
  408fec:	ldr	x9, [x8, #152]
  408ff0:	ldrb	w10, [x9, #24]
  408ff4:	tbnz	w10, #0, 40904c <__fxstatat@plt+0x5f5c>
  408ff8:	ldr	x8, [sp, #24]
  408ffc:	ldr	x9, [x8, #152]
  409000:	ldr	w10, [x9, #4]
  409004:	cmp	w10, #0x2
  409008:	b.eq	40904c <__fxstatat@plt+0x5f5c>  // b.none
  40900c:	ldr	x8, [sp, #24]
  409010:	ldr	x9, [x8, #136]
  409014:	ldr	w10, [x9, #16]
  409018:	and	w10, w10, #0xf000
  40901c:	cmp	w10, #0xa, lsl #12
  409020:	b.ne	40904c <__fxstatat@plt+0x5f5c>  // b.any
  409024:	ldr	x8, [sp, #24]
  409028:	ldr	x9, [x8, #128]
  40902c:	ldr	w10, [x9, #16]
  409030:	and	w10, w10, #0xf000
  409034:	cmp	w10, #0xa, lsl #12
  409038:	b.eq	40904c <__fxstatat@plt+0x5f5c>  // b.none
  40903c:	mov	w8, wzr
  409040:	and	w8, w8, #0x1
  409044:	sturb	w8, [x29, #-1]
  409048:	b	4093f4 <__fxstatat@plt+0x6304>
  40904c:	mov	w8, #0x1                   	// #1
  409050:	and	w8, w8, #0x1
  409054:	sturb	w8, [x29, #-1]
  409058:	b	4093f4 <__fxstatat@plt+0x6304>
  40905c:	ldr	x8, [sp, #24]
  409060:	ldr	x0, [x8, #184]
  409064:	ldr	x1, [x8, #168]
  409068:	bl	413f88 <__fxstatat@plt+0x10e98>
  40906c:	mov	w9, #0x1                   	// #1
  409070:	eor	w10, w0, #0x1
  409074:	and	w9, w10, w9
  409078:	sturb	w9, [x29, #-1]
  40907c:	b	4093f4 <__fxstatat@plt+0x6304>
  409080:	ldr	x8, [sp, #24]
  409084:	ldr	x9, [x8, #152]
  409088:	ldrb	w10, [x9, #24]
  40908c:	tbnz	w10, #0, 4090a4 <__fxstatat@plt+0x5fb4>
  409090:	ldr	x8, [sp, #24]
  409094:	ldr	x9, [x8, #152]
  409098:	ldrb	w10, [x9, #21]
  40909c:	tbnz	w10, #0, 4090a4 <__fxstatat@plt+0x5fb4>
  4090a0:	b	409124 <__fxstatat@plt+0x6034>
  4090a4:	ldr	x8, [sp, #24]
  4090a8:	ldr	x9, [x8, #128]
  4090ac:	ldr	w10, [x9, #16]
  4090b0:	and	w10, w10, #0xf000
  4090b4:	cmp	w10, #0xa, lsl #12
  4090b8:	b.ne	4090cc <__fxstatat@plt+0x5fdc>  // b.any
  4090bc:	mov	w8, #0x1                   	// #1
  4090c0:	and	w8, w8, #0x1
  4090c4:	sturb	w8, [x29, #-1]
  4090c8:	b	4093f4 <__fxstatat@plt+0x6304>
  4090cc:	ldrb	w8, [sp, #55]
  4090d0:	tbnz	w8, #0, 4090d8 <__fxstatat@plt+0x5fe8>
  4090d4:	b	409124 <__fxstatat@plt+0x6034>
  4090d8:	ldr	x8, [sp, #24]
  4090dc:	ldr	x9, [x8, #128]
  4090e0:	ldr	w10, [x9, #20]
  4090e4:	mov	w11, #0x1                   	// #1
  4090e8:	cmp	w11, w10
  4090ec:	b.cs	409124 <__fxstatat@plt+0x6034>  // b.hs, b.nlast
  4090f0:	ldr	x8, [sp, #24]
  4090f4:	ldr	x0, [x8, #184]
  4090f8:	ldr	x1, [x8, #168]
  4090fc:	bl	413f88 <__fxstatat@plt+0x10e98>
  409100:	tbnz	w0, #0, 409124 <__fxstatat@plt+0x6034>
  409104:	ldr	x8, [sp, #24]
  409108:	ldr	x9, [x8, #152]
  40910c:	ldrb	w10, [x9, #24]
  409110:	mov	w11, #0x1                   	// #1
  409114:	eor	w10, w10, #0x1
  409118:	and	w10, w10, w11
  40911c:	sturb	w10, [x29, #-1]
  409120:	b	4093f4 <__fxstatat@plt+0x6304>
  409124:	ldr	x8, [sp, #24]
  409128:	ldr	x9, [x8, #136]
  40912c:	ldr	w10, [x9, #16]
  409130:	and	w10, w10, #0xf000
  409134:	cmp	w10, #0xa, lsl #12
  409138:	b.eq	4091d0 <__fxstatat@plt+0x60e0>  // b.none
  40913c:	ldr	x8, [sp, #24]
  409140:	ldr	x9, [x8, #128]
  409144:	ldr	w10, [x9, #16]
  409148:	and	w10, w10, #0xf000
  40914c:	cmp	w10, #0xa, lsl #12
  409150:	b.eq	4091d0 <__fxstatat@plt+0x60e0>  // b.none
  409154:	ldr	x8, [sp, #24]
  409158:	ldr	x9, [x8, #136]
  40915c:	ldr	x9, [x9, #8]
  409160:	ldr	x10, [x8, #128]
  409164:	ldr	x10, [x10, #8]
  409168:	cmp	x9, x10
  40916c:	b.ne	40918c <__fxstatat@plt+0x609c>  // b.any
  409170:	ldr	x8, [sp, #24]
  409174:	ldr	x9, [x8, #136]
  409178:	ldr	x9, [x9]
  40917c:	ldr	x10, [x8, #128]
  409180:	ldr	x10, [x10]
  409184:	cmp	x9, x10
  409188:	b.eq	40919c <__fxstatat@plt+0x60ac>  // b.none
  40918c:	mov	w8, #0x1                   	// #1
  409190:	and	w8, w8, #0x1
  409194:	sturb	w8, [x29, #-1]
  409198:	b	4093f4 <__fxstatat@plt+0x6304>
  40919c:	ldr	x8, [sp, #24]
  4091a0:	ldr	x9, [x8, #152]
  4091a4:	ldrb	w10, [x9, #23]
  4091a8:	tbnz	w10, #0, 4091b0 <__fxstatat@plt+0x60c0>
  4091ac:	b	4091d0 <__fxstatat@plt+0x60e0>
  4091b0:	ldr	x8, [sp, #24]
  4091b4:	ldr	x9, [x8, #144]
  4091b8:	mov	w10, #0x1                   	// #1
  4091bc:	strb	w10, [x9]
  4091c0:	mov	w10, #0x1                   	// #1
  4091c4:	and	w10, w10, #0x1
  4091c8:	sturb	w10, [x29, #-1]
  4091cc:	b	4093f4 <__fxstatat@plt+0x6304>
  4091d0:	ldr	x8, [sp, #24]
  4091d4:	ldr	x9, [x8, #152]
  4091d8:	ldrb	w10, [x9, #24]
  4091dc:	tbnz	w10, #0, 4091e4 <__fxstatat@plt+0x60f4>
  4091e0:	b	40926c <__fxstatat@plt+0x617c>
  4091e4:	ldr	x8, [sp, #24]
  4091e8:	ldr	x9, [x8, #176]
  4091ec:	ldr	w10, [x9, #16]
  4091f0:	and	w10, w10, #0xf000
  4091f4:	cmp	w10, #0xa, lsl #12
  4091f8:	b.ne	40926c <__fxstatat@plt+0x617c>  // b.any
  4091fc:	ldr	x8, [sp, #24]
  409200:	ldr	x9, [x8, #128]
  409204:	ldr	w10, [x9, #20]
  409208:	mov	w11, #0x1                   	// #1
  40920c:	cmp	w11, w10
  409210:	b.cs	40926c <__fxstatat@plt+0x617c>  // b.hs, b.nlast
  409214:	ldr	x8, [sp, #24]
  409218:	ldr	x0, [x8, #184]
  40921c:	bl	402d50 <canonicalize_file_name@plt>
  409220:	str	x0, [sp, #40]
  409224:	ldr	x8, [sp, #40]
  409228:	cbz	x8, 40926c <__fxstatat@plt+0x617c>
  40922c:	ldr	x0, [sp, #40]
  409230:	ldr	x8, [sp, #24]
  409234:	ldr	x1, [x8, #168]
  409238:	bl	413f88 <__fxstatat@plt+0x10e98>
  40923c:	mov	w9, #0x1                   	// #1
  409240:	eor	w10, w0, #0x1
  409244:	and	w10, w10, w9
  409248:	strb	w10, [sp, #39]
  40924c:	ldr	x0, [sp, #40]
  409250:	str	w9, [sp, #12]
  409254:	bl	402e10 <free@plt>
  409258:	ldrb	w9, [sp, #39]
  40925c:	ldr	w10, [sp, #12]
  409260:	and	w9, w9, w10
  409264:	sturb	w9, [x29, #-1]
  409268:	b	4093f4 <__fxstatat@plt+0x6304>
  40926c:	ldr	x8, [sp, #24]
  409270:	ldr	x9, [x8, #152]
  409274:	ldrb	w10, [x9, #44]
  409278:	tbnz	w10, #0, 409280 <__fxstatat@plt+0x6190>
  40927c:	b	4092a8 <__fxstatat@plt+0x61b8>
  409280:	ldr	x8, [sp, #24]
  409284:	ldr	x9, [x8, #128]
  409288:	ldr	w10, [x9, #16]
  40928c:	and	w10, w10, #0xf000
  409290:	cmp	w10, #0xa, lsl #12
  409294:	b.ne	4092a8 <__fxstatat@plt+0x61b8>  // b.any
  409298:	mov	w8, #0x1                   	// #1
  40929c:	and	w8, w8, #0x1
  4092a0:	sturb	w8, [x29, #-1]
  4092a4:	b	4093f4 <__fxstatat@plt+0x6304>
  4092a8:	ldr	x8, [sp, #24]
  4092ac:	ldr	x9, [x8, #152]
  4092b0:	ldr	w10, [x9, #4]
  4092b4:	cmp	w10, #0x2
  4092b8:	b.ne	4093e8 <__fxstatat@plt+0x62f8>  // b.any
  4092bc:	ldr	x8, [sp, #24]
  4092c0:	ldr	x9, [x8, #136]
  4092c4:	ldr	w10, [x9, #16]
  4092c8:	and	w10, w10, #0xf000
  4092cc:	cmp	w10, #0xa, lsl #12
  4092d0:	b.eq	4092ec <__fxstatat@plt+0x61fc>  // b.none
  4092d4:	ldr	x8, [sp, #24]
  4092d8:	ldr	x1, [x8, #136]
  4092dc:	add	x0, sp, #0x38
  4092e0:	mov	x2, #0x80                  	// #128
  4092e4:	bl	4028f0 <memcpy@plt>
  4092e8:	b	409310 <__fxstatat@plt+0x6220>
  4092ec:	ldr	x8, [sp, #24]
  4092f0:	ldr	x0, [x8, #184]
  4092f4:	add	x1, sp, #0x38
  4092f8:	bl	41ef20 <__fxstatat@plt+0x1be30>
  4092fc:	cbz	w0, 409310 <__fxstatat@plt+0x6220>
  409300:	mov	w8, #0x1                   	// #1
  409304:	and	w8, w8, #0x1
  409308:	sturb	w8, [x29, #-1]
  40930c:	b	4093f4 <__fxstatat@plt+0x6304>
  409310:	ldr	x8, [sp, #24]
  409314:	ldr	x9, [x8, #128]
  409318:	ldr	w10, [x9, #16]
  40931c:	and	w10, w10, #0xf000
  409320:	cmp	w10, #0xa, lsl #12
  409324:	b.eq	409340 <__fxstatat@plt+0x6250>  // b.none
  409328:	ldr	x8, [sp, #24]
  40932c:	ldr	x1, [x8, #128]
  409330:	add	x0, sp, #0xb8
  409334:	mov	x2, #0x80                  	// #128
  409338:	bl	4028f0 <memcpy@plt>
  40933c:	b	409364 <__fxstatat@plt+0x6274>
  409340:	ldr	x8, [sp, #24]
  409344:	ldr	x0, [x8, #168]
  409348:	add	x1, sp, #0xb8
  40934c:	bl	41ef20 <__fxstatat@plt+0x1be30>
  409350:	cbz	w0, 409364 <__fxstatat@plt+0x6274>
  409354:	mov	w8, #0x1                   	// #1
  409358:	and	w8, w8, #0x1
  40935c:	sturb	w8, [x29, #-1]
  409360:	b	4093f4 <__fxstatat@plt+0x6304>
  409364:	ldr	x8, [sp, #64]
  409368:	ldr	x9, [sp, #24]
  40936c:	ldr	x10, [x9, #8]
  409370:	cmp	x8, x10
  409374:	b.ne	40938c <__fxstatat@plt+0x629c>  // b.any
  409378:	ldr	x8, [sp, #56]
  40937c:	ldr	x9, [sp, #24]
  409380:	ldr	x10, [x9]
  409384:	cmp	x8, x10
  409388:	b.eq	40939c <__fxstatat@plt+0x62ac>  // b.none
  40938c:	mov	w8, #0x1                   	// #1
  409390:	and	w8, w8, #0x1
  409394:	sturb	w8, [x29, #-1]
  409398:	b	4093f4 <__fxstatat@plt+0x6304>
  40939c:	ldr	x8, [sp, #24]
  4093a0:	ldr	x9, [x8, #152]
  4093a4:	ldrb	w10, [x9, #23]
  4093a8:	tbnz	w10, #0, 4093b0 <__fxstatat@plt+0x62c0>
  4093ac:	b	4093e8 <__fxstatat@plt+0x62f8>
  4093b0:	ldr	x8, [sp, #24]
  4093b4:	ldr	x9, [x8, #128]
  4093b8:	ldr	w10, [x9, #16]
  4093bc:	and	w10, w10, #0xf000
  4093c0:	cmp	w10, #0xa, lsl #12
  4093c4:	cset	w10, eq  // eq = none
  4093c8:	mov	w11, #0x1                   	// #1
  4093cc:	eor	w10, w10, #0x1
  4093d0:	ldr	x9, [x8, #144]
  4093d4:	and	w10, w10, w11
  4093d8:	strb	w10, [x9]
  4093dc:	and	w10, w11, w11
  4093e0:	sturb	w10, [x29, #-1]
  4093e4:	b	4093f4 <__fxstatat@plt+0x6304>
  4093e8:	mov	w8, wzr
  4093ec:	and	w8, w8, #0x1
  4093f0:	sturb	w8, [x29, #-1]
  4093f4:	ldurb	w8, [x29, #-1]
  4093f8:	and	w0, w8, #0x1
  4093fc:	ldr	x28, [sp, #400]
  409400:	ldp	x29, x30, [sp, #384]
  409404:	add	sp, sp, #0x1a0
  409408:	ret
  40940c:	sub	sp, sp, #0x70
  409410:	stp	x29, x30, [sp, #96]
  409414:	add	x29, sp, #0x60
  409418:	mov	w8, #0x400                 	// #1024
  40941c:	mov	w9, wzr
  409420:	mov	w10, #0xffffff9c            	// #-100
  409424:	mov	w6, #0xffffffff            	// #-1
  409428:	mov	w11, #0x1                   	// #1
  40942c:	stur	x0, [x29, #-16]
  409430:	stur	x1, [x29, #-24]
  409434:	and	w12, w2, w11
  409438:	sturb	w12, [x29, #-25]
  40943c:	and	w12, w3, w11
  409440:	sturb	w12, [x29, #-26]
  409444:	and	w11, w4, w11
  409448:	sturb	w11, [x29, #-27]
  40944c:	ldur	x1, [x29, #-16]
  409450:	ldur	x3, [x29, #-24]
  409454:	ldurb	w11, [x29, #-27]
  409458:	tst	w11, #0x1
  40945c:	csel	w4, w8, w9, ne  // ne = any
  409460:	ldurb	w8, [x29, #-25]
  409464:	mov	w0, w10
  409468:	mov	w2, w10
  40946c:	and	w5, w8, #0x1
  409470:	stur	w9, [x29, #-36]
  409474:	bl	40d444 <__fxstatat@plt+0xa354>
  409478:	stur	w0, [x29, #-32]
  40947c:	ldur	w8, [x29, #-32]
  409480:	ldur	w9, [x29, #-36]
  409484:	cmp	w9, w8
  409488:	cset	w8, ge  // ge = tcont
  40948c:	tbnz	w8, #0, 409510 <__fxstatat@plt+0x6420>
  409490:	ldur	w1, [x29, #-32]
  409494:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  409498:	add	x0, x0, #0x884
  40949c:	stur	w1, [x29, #-40]
  4094a0:	bl	403070 <gettext@plt>
  4094a4:	ldur	x2, [x29, #-24]
  4094a8:	mov	w8, wzr
  4094ac:	str	x0, [sp, #48]
  4094b0:	mov	w0, w8
  4094b4:	mov	w9, #0x4                   	// #4
  4094b8:	mov	w1, w9
  4094bc:	str	w8, [sp, #44]
  4094c0:	str	w9, [sp, #40]
  4094c4:	bl	413464 <__fxstatat@plt+0x10374>
  4094c8:	ldur	x2, [x29, #-16]
  4094cc:	mov	w8, #0x1                   	// #1
  4094d0:	str	x0, [sp, #32]
  4094d4:	mov	w0, w8
  4094d8:	ldr	w1, [sp, #40]
  4094dc:	bl	413464 <__fxstatat@plt+0x10374>
  4094e0:	ldr	w8, [sp, #44]
  4094e4:	str	x0, [sp, #24]
  4094e8:	mov	w0, w8
  4094ec:	ldur	w1, [x29, #-40]
  4094f0:	ldr	x2, [sp, #48]
  4094f4:	ldr	x3, [sp, #32]
  4094f8:	ldr	x4, [sp, #24]
  4094fc:	bl	402960 <error@plt>
  409500:	mov	w8, wzr
  409504:	and	w8, w8, #0x1
  409508:	sturb	w8, [x29, #-1]
  40950c:	b	40956c <__fxstatat@plt+0x647c>
  409510:	ldur	w8, [x29, #-32]
  409514:	cmp	w8, #0x0
  409518:	cset	w8, ge  // ge = tcont
  40951c:	tbnz	w8, #0, 409560 <__fxstatat@plt+0x6470>
  409520:	ldurb	w8, [x29, #-26]
  409524:	tbnz	w8, #0, 40952c <__fxstatat@plt+0x643c>
  409528:	b	409560 <__fxstatat@plt+0x6470>
  40952c:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  409530:	add	x0, x0, #0x141
  409534:	bl	403070 <gettext@plt>
  409538:	ldur	x1, [x29, #-24]
  40953c:	mov	w8, #0x4                   	// #4
  409540:	str	x0, [sp, #16]
  409544:	mov	w0, w8
  409548:	bl	413554 <__fxstatat@plt+0x10464>
  40954c:	ldr	x1, [sp, #16]
  409550:	str	x0, [sp, #8]
  409554:	mov	x0, x1
  409558:	ldr	x1, [sp, #8]
  40955c:	bl	403010 <printf@plt>
  409560:	mov	w8, #0x1                   	// #1
  409564:	and	w8, w8, #0x1
  409568:	sturb	w8, [x29, #-1]
  40956c:	ldurb	w8, [x29, #-1]
  409570:	and	w0, w8, #0x1
  409574:	ldp	x29, x30, [sp, #96]
  409578:	add	sp, sp, #0x70
  40957c:	ret
  409580:	sub	sp, sp, #0x30
  409584:	stp	x29, x30, [sp, #32]
  409588:	add	x29, sp, #0x20
  40958c:	stur	x0, [x29, #-8]
  409590:	str	x1, [sp, #16]
  409594:	str	x2, [sp, #8]
  409598:	ldur	x8, [x29, #-8]
  40959c:	ldrb	w9, [x8, #24]
  4095a0:	tbnz	w9, #0, 4095a8 <__fxstatat@plt+0x64b8>
  4095a4:	b	4095ac <__fxstatat@plt+0x64bc>
  4095a8:	b	4095cc <__fxstatat@plt+0x64dc>
  4095ac:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  4095b0:	add	x0, x0, #0x8a5
  4095b4:	adrp	x1, 420000 <__fxstatat@plt+0x1cf10>
  4095b8:	add	x1, x1, #0x218
  4095bc:	mov	w2, #0x6d2                 	// #1746
  4095c0:	adrp	x3, 420000 <__fxstatat@plt+0x1cf10>
  4095c4:	add	x3, x3, #0x8b2
  4095c8:	bl	403020 <__assert_fail@plt>
  4095cc:	ldur	x8, [x29, #-8]
  4095d0:	ldr	w9, [x8, #8]
  4095d4:	mov	w10, #0x1                   	// #1
  4095d8:	cmp	w9, #0x2
  4095dc:	str	w10, [sp, #4]
  4095e0:	b.eq	409660 <__fxstatat@plt+0x6570>  // b.none
  4095e4:	ldur	x8, [x29, #-8]
  4095e8:	ldr	w9, [x8, #8]
  4095ec:	cmp	w9, #0x3
  4095f0:	b.eq	409640 <__fxstatat@plt+0x6550>  // b.none
  4095f4:	ldur	x8, [x29, #-8]
  4095f8:	ldr	w9, [x8, #8]
  4095fc:	mov	w10, #0x0                   	// #0
  409600:	cmp	w9, #0x4
  409604:	str	w10, [sp]
  409608:	b.ne	409658 <__fxstatat@plt+0x6568>  // b.any
  40960c:	ldur	x8, [x29, #-8]
  409610:	ldrb	w9, [x8, #47]
  409614:	mov	w10, #0x0                   	// #0
  409618:	str	w10, [sp]
  40961c:	tbnz	w9, #0, 409624 <__fxstatat@plt+0x6534>
  409620:	b	409658 <__fxstatat@plt+0x6568>
  409624:	ldr	x0, [sp, #16]
  409628:	ldr	x8, [sp, #8]
  40962c:	ldr	w1, [x8, #16]
  409630:	bl	40b514 <__fxstatat@plt+0x8424>
  409634:	mov	w9, #0x0                   	// #0
  409638:	str	w9, [sp]
  40963c:	tbnz	w0, #0, 409658 <__fxstatat@plt+0x6568>
  409640:	ldur	x0, [x29, #-8]
  409644:	ldr	x1, [sp, #16]
  409648:	ldr	x2, [sp, #8]
  40964c:	bl	409674 <__fxstatat@plt+0x6584>
  409650:	eor	w8, w0, #0x1
  409654:	str	w8, [sp]
  409658:	ldr	w8, [sp]
  40965c:	str	w8, [sp, #4]
  409660:	ldr	w8, [sp, #4]
  409664:	and	w0, w8, #0x1
  409668:	ldp	x29, x30, [sp, #32]
  40966c:	add	sp, sp, #0x30
  409670:	ret
  409674:	sub	sp, sp, #0x90
  409678:	stp	x29, x30, [sp, #128]
  40967c:	add	x29, sp, #0x80
  409680:	stur	x0, [x29, #-8]
  409684:	stur	x1, [x29, #-16]
  409688:	stur	x2, [x29, #-24]
  40968c:	ldur	x0, [x29, #-16]
  409690:	ldur	x8, [x29, #-24]
  409694:	ldr	w1, [x8, #16]
  409698:	bl	40b514 <__fxstatat@plt+0x8424>
  40969c:	tbnz	w0, #0, 409780 <__fxstatat@plt+0x6690>
  4096a0:	ldur	x8, [x29, #-24]
  4096a4:	ldr	w0, [x8, #16]
  4096a8:	sub	x8, x29, #0x24
  4096ac:	mov	x1, x8
  4096b0:	stur	x8, [x29, #-48]
  4096b4:	bl	40f350 <__fxstatat@plt+0xc260>
  4096b8:	mov	w9, #0x0                   	// #0
  4096bc:	ldur	x8, [x29, #-48]
  4096c0:	strb	w9, [x8, #10]
  4096c4:	adrp	x10, 432000 <__fxstatat@plt+0x2ef10>
  4096c8:	add	x10, x10, #0x4a8
  4096cc:	ldr	x0, [x10]
  4096d0:	ldur	x10, [x29, #-8]
  4096d4:	ldrb	w9, [x10, #24]
  4096d8:	stur	x0, [x29, #-56]
  4096dc:	tbnz	w9, #0, 4096fc <__fxstatat@plt+0x660c>
  4096e0:	ldur	x8, [x29, #-8]
  4096e4:	ldrb	w9, [x8, #21]
  4096e8:	tbnz	w9, #0, 4096fc <__fxstatat@plt+0x660c>
  4096ec:	ldur	x8, [x29, #-8]
  4096f0:	ldrb	w9, [x8, #22]
  4096f4:	tbnz	w9, #0, 4096fc <__fxstatat@plt+0x660c>
  4096f8:	b	409710 <__fxstatat@plt+0x6620>
  4096fc:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  409700:	add	x0, x0, #0x903
  409704:	bl	403070 <gettext@plt>
  409708:	str	x0, [sp, #64]
  40970c:	b	409720 <__fxstatat@plt+0x6630>
  409710:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  409714:	add	x0, x0, #0x930
  409718:	bl	403070 <gettext@plt>
  40971c:	str	x0, [sp, #64]
  409720:	ldr	x8, [sp, #64]
  409724:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  409728:	add	x9, x9, #0x938
  40972c:	ldr	x2, [x9]
  409730:	ldur	x1, [x29, #-16]
  409734:	mov	w0, #0x4                   	// #4
  409738:	str	x8, [sp, #56]
  40973c:	str	x2, [sp, #48]
  409740:	bl	413554 <__fxstatat@plt+0x10464>
  409744:	ldur	x8, [x29, #-24]
  409748:	ldr	w10, [x8, #16]
  40974c:	and	w10, w10, #0xfff
  409750:	mov	w8, w10
  409754:	ubfx	x4, x8, #0, #32
  409758:	sub	x8, x29, #0x24
  40975c:	add	x5, x8, #0x1
  409760:	ldur	x8, [x29, #-56]
  409764:	str	x0, [sp, #40]
  409768:	mov	x0, x8
  40976c:	ldr	x1, [sp, #56]
  409770:	ldr	x2, [sp, #48]
  409774:	ldr	x3, [sp, #40]
  409778:	bl	4030b0 <fprintf@plt>
  40977c:	b	4097e0 <__fxstatat@plt+0x66f0>
  409780:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  409784:	add	x8, x8, #0x4a8
  409788:	ldr	x0, [x8]
  40978c:	adrp	x8, 420000 <__fxstatat@plt+0x1cf10>
  409790:	add	x8, x8, #0x961
  409794:	str	x0, [sp, #32]
  409798:	mov	x0, x8
  40979c:	bl	403070 <gettext@plt>
  4097a0:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  4097a4:	add	x8, x8, #0x938
  4097a8:	ldr	x2, [x8]
  4097ac:	ldur	x1, [x29, #-16]
  4097b0:	mov	w9, #0x4                   	// #4
  4097b4:	str	x0, [sp, #24]
  4097b8:	mov	w0, w9
  4097bc:	str	x2, [sp, #16]
  4097c0:	bl	413554 <__fxstatat@plt+0x10464>
  4097c4:	ldr	x8, [sp, #32]
  4097c8:	str	x0, [sp, #8]
  4097cc:	mov	x0, x8
  4097d0:	ldr	x1, [sp, #24]
  4097d4:	ldr	x2, [sp, #16]
  4097d8:	ldr	x3, [sp, #8]
  4097dc:	bl	4030b0 <fprintf@plt>
  4097e0:	bl	417704 <__fxstatat@plt+0x14614>
  4097e4:	and	w0, w0, #0x1
  4097e8:	ldp	x29, x30, [sp, #128]
  4097ec:	add	sp, sp, #0x90
  4097f0:	ret
  4097f4:	sub	sp, sp, #0x20
  4097f8:	str	x0, [sp, #16]
  4097fc:	ldr	x8, [sp, #16]
  409800:	ldrb	w9, [x8]
  409804:	cmp	w9, #0x2e
  409808:	b.ne	40986c <__fxstatat@plt+0x677c>  // b.any
  40980c:	ldr	x8, [sp, #16]
  409810:	ldr	x9, [sp, #16]
  409814:	ldrb	w10, [x9, #1]
  409818:	cmp	w10, #0x2e
  40981c:	cset	w10, eq  // eq = none
  409820:	and	w10, w10, #0x1
  409824:	add	w10, w10, #0x1
  409828:	mov	w0, w10
  40982c:	sxtw	x9, w0
  409830:	add	x8, x8, x9
  409834:	ldrb	w10, [x8]
  409838:	strb	w10, [sp, #15]
  40983c:	ldrb	w10, [sp, #15]
  409840:	mov	w11, #0x1                   	// #1
  409844:	str	w11, [sp, #8]
  409848:	cbz	w10, 40985c <__fxstatat@plt+0x676c>
  40984c:	ldrb	w8, [sp, #15]
  409850:	cmp	w8, #0x2f
  409854:	cset	w8, eq  // eq = none
  409858:	str	w8, [sp, #8]
  40985c:	ldr	w8, [sp, #8]
  409860:	and	w8, w8, #0x1
  409864:	strb	w8, [sp, #31]
  409868:	b	409878 <__fxstatat@plt+0x6788>
  40986c:	mov	w8, wzr
  409870:	and	w8, w8, #0x1
  409874:	strb	w8, [sp, #31]
  409878:	ldrb	w8, [sp, #31]
  40987c:	and	w0, w8, #0x1
  409880:	add	sp, sp, #0x20
  409884:	ret
  409888:	sub	sp, sp, #0x120
  40988c:	stp	x29, x30, [sp, #256]
  409890:	str	x28, [sp, #272]
  409894:	add	x29, sp, #0x100
  409898:	sub	x8, x29, #0x50
  40989c:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  4098a0:	add	x9, x9, #0x918
  4098a4:	str	x0, [x8, #64]
  4098a8:	str	x1, [x8, #56]
  4098ac:	str	x2, [x8, #48]
  4098b0:	ldr	x0, [x8, #64]
  4098b4:	str	x8, [sp, #32]
  4098b8:	str	x9, [sp, #24]
  4098bc:	bl	402920 <strlen@plt>
  4098c0:	ldr	x8, [sp, #32]
  4098c4:	str	x0, [x8, #40]
  4098c8:	ldr	x0, [x8, #48]
  4098cc:	bl	40ecd8 <__fxstatat@plt+0xbbe8>
  4098d0:	ldr	x8, [sp, #32]
  4098d4:	str	x0, [x8, #32]
  4098d8:	ldr	x0, [x8, #32]
  4098dc:	bl	402920 <strlen@plt>
  4098e0:	ldr	x8, [sp, #32]
  4098e4:	str	x0, [x8, #24]
  4098e8:	ldr	x9, [sp, #24]
  4098ec:	ldr	x0, [x9]
  4098f0:	bl	402920 <strlen@plt>
  4098f4:	ldr	x8, [sp, #32]
  4098f8:	str	x0, [x8, #16]
  4098fc:	ldr	x9, [x8, #40]
  409900:	ldr	x10, [x8, #24]
  409904:	ldr	x11, [x8, #16]
  409908:	add	x10, x10, x11
  40990c:	cmp	x9, x10
  409910:	b.ne	40994c <__fxstatat@plt+0x685c>  // b.any
  409914:	ldr	x8, [sp, #32]
  409918:	ldr	x0, [x8, #64]
  40991c:	ldr	x1, [x8, #32]
  409920:	ldr	x2, [x8, #24]
  409924:	bl	402d60 <memcmp@plt>
  409928:	cbnz	w0, 40994c <__fxstatat@plt+0x685c>
  40992c:	ldr	x8, [sp, #32]
  409930:	ldr	x9, [x8, #64]
  409934:	ldr	x10, [x8, #24]
  409938:	add	x0, x9, x10
  40993c:	ldr	x9, [sp, #24]
  409940:	ldr	x1, [x9]
  409944:	bl	402d90 <strcmp@plt>
  409948:	cbz	w0, 40995c <__fxstatat@plt+0x686c>
  40994c:	mov	w8, wzr
  409950:	and	w8, w8, #0x1
  409954:	sturb	w8, [x29, #-1]
  409958:	b	409a48 <__fxstatat@plt+0x6958>
  40995c:	ldr	x8, [sp, #32]
  409960:	ldr	x0, [x8, #48]
  409964:	bl	402920 <strlen@plt>
  409968:	ldr	x8, [sp, #32]
  40996c:	str	x0, [x8, #8]
  409970:	ldr	x9, [x8, #8]
  409974:	ldr	x10, [x8, #16]
  409978:	add	x9, x9, x10
  40997c:	add	x0, x9, #0x1
  409980:	bl	416f04 <__fxstatat@plt+0x13e14>
  409984:	ldr	x8, [sp, #32]
  409988:	str	x0, [x8]
  40998c:	ldr	x9, [x8]
  409990:	ldr	x1, [x8, #48]
  409994:	ldr	x10, [x8, #8]
  409998:	mov	x0, x9
  40999c:	mov	x2, x10
  4099a0:	str	x9, [sp, #16]
  4099a4:	str	x10, [sp, #8]
  4099a8:	bl	4028f0 <memcpy@plt>
  4099ac:	ldr	x8, [sp, #16]
  4099b0:	ldr	x9, [sp, #8]
  4099b4:	add	x0, x8, x9
  4099b8:	ldr	x10, [sp, #24]
  4099bc:	ldr	x1, [x10]
  4099c0:	bl	402f00 <strcpy@plt>
  4099c4:	ldr	x8, [sp, #32]
  4099c8:	ldr	x9, [x8]
  4099cc:	mov	x0, x9
  4099d0:	add	x1, sp, #0x30
  4099d4:	bl	41ef20 <__fxstatat@plt+0x1be30>
  4099d8:	str	w0, [sp, #44]
  4099dc:	ldr	x8, [sp, #32]
  4099e0:	ldr	x0, [x8]
  4099e4:	bl	402e10 <free@plt>
  4099e8:	ldr	w11, [sp, #44]
  4099ec:	mov	w12, #0x0                   	// #0
  4099f0:	str	w12, [sp, #4]
  4099f4:	cbnz	w11, 409a3c <__fxstatat@plt+0x694c>
  4099f8:	ldr	x8, [sp, #32]
  4099fc:	ldr	x9, [x8, #56]
  409a00:	ldr	x9, [x9, #8]
  409a04:	ldr	x10, [sp, #56]
  409a08:	mov	w11, #0x0                   	// #0
  409a0c:	cmp	x9, x10
  409a10:	str	w11, [sp]
  409a14:	b.ne	409a34 <__fxstatat@plt+0x6944>  // b.any
  409a18:	ldr	x8, [sp, #32]
  409a1c:	ldr	x9, [x8, #56]
  409a20:	ldr	x9, [x9]
  409a24:	ldr	x10, [sp, #48]
  409a28:	cmp	x9, x10
  409a2c:	cset	w11, eq  // eq = none
  409a30:	str	w11, [sp]
  409a34:	ldr	w8, [sp]
  409a38:	str	w8, [sp, #4]
  409a3c:	ldr	w8, [sp, #4]
  409a40:	and	w8, w8, #0x1
  409a44:	sturb	w8, [x29, #-1]
  409a48:	ldurb	w8, [x29, #-1]
  409a4c:	and	w0, w8, #0x1
  409a50:	ldr	x28, [sp, #272]
  409a54:	ldp	x29, x30, [sp, #256]
  409a58:	add	sp, sp, #0x120
  409a5c:	ret
  409a60:	sub	sp, sp, #0x60
  409a64:	stp	x29, x30, [sp, #80]
  409a68:	add	x29, sp, #0x50
  409a6c:	mov	w8, wzr
  409a70:	mov	w9, #0x4                   	// #4
  409a74:	mov	w10, #0x1                   	// #1
  409a78:	adrp	x11, 420000 <__fxstatat@plt+0x1cf10>
  409a7c:	add	x11, x11, #0x4d3
  409a80:	stur	x0, [x29, #-8]
  409a84:	stur	x1, [x29, #-16]
  409a88:	stur	x2, [x29, #-24]
  409a8c:	ldur	x2, [x29, #-8]
  409a90:	mov	w0, w8
  409a94:	mov	w1, w9
  409a98:	stur	w9, [x29, #-28]
  409a9c:	stur	w10, [x29, #-32]
  409aa0:	str	x11, [sp, #40]
  409aa4:	bl	413464 <__fxstatat@plt+0x10374>
  409aa8:	ldur	x2, [x29, #-16]
  409aac:	ldur	w8, [x29, #-32]
  409ab0:	str	x0, [sp, #32]
  409ab4:	mov	w0, w8
  409ab8:	ldur	w1, [x29, #-28]
  409abc:	bl	413464 <__fxstatat@plt+0x10374>
  409ac0:	ldr	x11, [sp, #40]
  409ac4:	str	x0, [sp, #24]
  409ac8:	mov	x0, x11
  409acc:	ldr	x1, [sp, #32]
  409ad0:	ldr	x2, [sp, #24]
  409ad4:	bl	403010 <printf@plt>
  409ad8:	ldur	x11, [x29, #-24]
  409adc:	cbz	x11, 409b14 <__fxstatat@plt+0x6a24>
  409ae0:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  409ae4:	add	x0, x0, #0x974
  409ae8:	bl	403070 <gettext@plt>
  409aec:	ldur	x1, [x29, #-24]
  409af0:	mov	w8, #0x4                   	// #4
  409af4:	str	x0, [sp, #16]
  409af8:	mov	w0, w8
  409afc:	bl	413554 <__fxstatat@plt+0x10464>
  409b00:	ldr	x1, [sp, #16]
  409b04:	str	x0, [sp, #8]
  409b08:	mov	x0, x1
  409b0c:	ldr	x1, [sp, #8]
  409b10:	bl	403010 <printf@plt>
  409b14:	mov	w0, #0xa                   	// #10
  409b18:	bl	402c20 <putchar_unlocked@plt>
  409b1c:	ldp	x29, x30, [sp, #80]
  409b20:	add	sp, sp, #0x60
  409b24:	ret
  409b28:	sub	sp, sp, #0x20
  409b2c:	str	x0, [sp, #16]
  409b30:	str	x1, [sp, #8]
  409b34:	ldr	x8, [sp, #8]
  409b38:	cbz	x8, 409b8c <__fxstatat@plt+0x6a9c>
  409b3c:	ldr	x8, [sp, #8]
  409b40:	ldr	x8, [x8, #8]
  409b44:	ldr	x9, [sp, #16]
  409b48:	ldr	x9, [x9, #8]
  409b4c:	cmp	x8, x9
  409b50:	b.ne	409b7c <__fxstatat@plt+0x6a8c>  // b.any
  409b54:	ldr	x8, [sp, #8]
  409b58:	ldr	x8, [x8, #16]
  409b5c:	ldr	x9, [sp, #16]
  409b60:	ldr	x9, [x9]
  409b64:	cmp	x8, x9
  409b68:	b.ne	409b7c <__fxstatat@plt+0x6a8c>  // b.any
  409b6c:	mov	w8, #0x1                   	// #1
  409b70:	and	w8, w8, #0x1
  409b74:	strb	w8, [sp, #31]
  409b78:	b	409b98 <__fxstatat@plt+0x6aa8>
  409b7c:	ldr	x8, [sp, #8]
  409b80:	ldr	x8, [x8]
  409b84:	str	x8, [sp, #8]
  409b88:	b	409b34 <__fxstatat@plt+0x6a44>
  409b8c:	mov	w8, wzr
  409b90:	and	w8, w8, #0x1
  409b94:	strb	w8, [sp, #31]
  409b98:	ldrb	w8, [sp, #31]
  409b9c:	and	w0, w8, #0x1
  409ba0:	add	sp, sp, #0x20
  409ba4:	ret
  409ba8:	sub	sp, sp, #0x140
  409bac:	stp	x29, x30, [sp, #288]
  409bb0:	str	x28, [sp, #304]
  409bb4:	add	x29, sp, #0x120
  409bb8:	sub	x8, x29, #0x40
  409bbc:	mov	x9, #0x50                  	// #80
  409bc0:	mov	w10, #0x1                   	// #1
  409bc4:	mov	w11, #0x2                   	// #2
  409bc8:	add	x12, sp, #0x78
  409bcc:	str	x0, [x8, #48]
  409bd0:	str	x1, [x8, #40]
  409bd4:	and	w13, w2, #0x1
  409bd8:	sturb	w13, [x29, #-25]
  409bdc:	str	x3, [x8, #24]
  409be0:	str	x4, [x8, #16]
  409be4:	str	x5, [x8, #8]
  409be8:	str	x6, [x8]
  409bec:	stur	x7, [x29, #-72]
  409bf0:	ldr	x1, [x8, #8]
  409bf4:	mov	x0, x12
  409bf8:	mov	x2, x9
  409bfc:	str	x8, [sp, #80]
  409c00:	str	w10, [sp, #76]
  409c04:	str	w11, [sp, #72]
  409c08:	bl	4028f0 <memcpy@plt>
  409c0c:	ldr	w10, [sp, #76]
  409c10:	strb	w10, [sp, #119]
  409c14:	ldr	x8, [sp, #80]
  409c18:	ldr	x0, [x8, #48]
  409c1c:	ldr	w1, [sp, #72]
  409c20:	bl	4144c8 <__fxstatat@plt+0x113d8>
  409c24:	stur	x0, [x29, #-80]
  409c28:	ldur	x8, [x29, #-80]
  409c2c:	cbnz	x8, 409c8c <__fxstatat@plt+0x6b9c>
  409c30:	bl	403030 <__errno_location@plt>
  409c34:	ldr	w1, [x0]
  409c38:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  409c3c:	add	x0, x0, #0x982
  409c40:	str	w1, [sp, #68]
  409c44:	bl	403070 <gettext@plt>
  409c48:	ldr	x8, [sp, #80]
  409c4c:	ldr	x1, [x8, #48]
  409c50:	mov	w9, #0x4                   	// #4
  409c54:	str	x0, [sp, #56]
  409c58:	mov	w0, w9
  409c5c:	bl	413554 <__fxstatat@plt+0x10464>
  409c60:	mov	w9, wzr
  409c64:	str	x0, [sp, #48]
  409c68:	mov	w0, w9
  409c6c:	ldr	w1, [sp, #68]
  409c70:	ldr	x2, [sp, #56]
  409c74:	ldr	x3, [sp, #48]
  409c78:	bl	402960 <error@plt>
  409c7c:	mov	w9, wzr
  409c80:	and	w9, w9, #0x1
  409c84:	sturb	w9, [x29, #-1]
  409c88:	b	409e38 <__fxstatat@plt+0x6d48>
  409c8c:	ldr	x8, [sp, #80]
  409c90:	ldr	x9, [x8, #8]
  409c94:	ldr	w10, [x9, #4]
  409c98:	cmp	w10, #0x3
  409c9c:	b.ne	409ca8 <__fxstatat@plt+0x6bb8>  // b.any
  409ca0:	mov	w8, #0x2                   	// #2
  409ca4:	str	w8, [sp, #124]
  409ca8:	mov	w8, #0x0                   	// #0
  409cac:	strb	w8, [sp, #118]
  409cb0:	ldur	x9, [x29, #-80]
  409cb4:	stur	x9, [x29, #-88]
  409cb8:	ldur	x8, [x29, #-88]
  409cbc:	ldrb	w9, [x8]
  409cc0:	cbz	w9, 409e0c <__fxstatat@plt+0x6d1c>
  409cc4:	ldr	x8, [sp, #80]
  409cc8:	ldr	x0, [x8, #48]
  409ccc:	ldur	x1, [x29, #-88]
  409cd0:	mov	x9, xzr
  409cd4:	mov	x2, x9
  409cd8:	str	x2, [sp, #40]
  409cdc:	str	x9, [sp, #32]
  409ce0:	bl	40f6b8 <__fxstatat@plt+0xc5c8>
  409ce4:	str	x0, [sp, #104]
  409ce8:	ldr	x8, [sp, #80]
  409cec:	ldr	x0, [x8, #40]
  409cf0:	ldur	x1, [x29, #-88]
  409cf4:	ldr	x2, [sp, #40]
  409cf8:	bl	40f6b8 <__fxstatat@plt+0xc5c8>
  409cfc:	str	x0, [sp, #96]
  409d00:	ldr	x8, [sp, #80]
  409d04:	ldr	x9, [x8]
  409d08:	ldrb	w10, [x9]
  409d0c:	mov	w11, #0x1                   	// #1
  409d10:	and	w10, w10, w11
  409d14:	add	x7, sp, #0x5f
  409d18:	strb	w10, [sp, #95]
  409d1c:	ldr	x0, [sp, #104]
  409d20:	ldr	x1, [sp, #96]
  409d24:	ldurb	w10, [x29, #-25]
  409d28:	ldr	x3, [x8, #24]
  409d2c:	ldr	x4, [x8, #16]
  409d30:	and	w2, w10, #0x1
  409d34:	add	x5, sp, #0x78
  409d38:	mov	w10, wzr
  409d3c:	and	w6, w10, #0x1
  409d40:	mov	x9, sp
  409d44:	add	x12, sp, #0x75
  409d48:	str	x12, [x9]
  409d4c:	mov	x9, sp
  409d50:	ldr	x12, [sp, #32]
  409d54:	str	x12, [x9, #8]
  409d58:	str	w11, [sp, #28]
  409d5c:	bl	4060cc <__fxstatat@plt+0x2fdc>
  409d60:	and	w10, w0, #0x1
  409d64:	ldrb	w11, [sp, #119]
  409d68:	and	w11, w11, #0x1
  409d6c:	tst	w11, w10
  409d70:	cset	w10, ne  // ne = any
  409d74:	ldr	w11, [sp, #28]
  409d78:	and	w10, w10, w11
  409d7c:	strb	w10, [sp, #119]
  409d80:	ldrb	w10, [sp, #117]
  409d84:	and	w10, w10, #0x1
  409d88:	ldur	x8, [x29, #-72]
  409d8c:	ldrb	w13, [x8]
  409d90:	and	w13, w13, #0x1
  409d94:	orr	w10, w13, w10
  409d98:	cmp	w10, #0x0
  409d9c:	cset	w10, ne  // ne = any
  409da0:	and	w10, w10, w11
  409da4:	strb	w10, [x8]
  409da8:	ldr	x0, [sp, #96]
  409dac:	bl	402e10 <free@plt>
  409db0:	ldr	x0, [sp, #104]
  409db4:	bl	402e10 <free@plt>
  409db8:	ldrb	w10, [sp, #117]
  409dbc:	tbnz	w10, #0, 409dc4 <__fxstatat@plt+0x6cd4>
  409dc0:	b	409dc8 <__fxstatat@plt+0x6cd8>
  409dc4:	b	409e0c <__fxstatat@plt+0x6d1c>
  409dc8:	ldrb	w8, [sp, #95]
  409dcc:	mov	w9, #0x1                   	// #1
  409dd0:	and	w8, w8, #0x1
  409dd4:	ldrb	w10, [sp, #118]
  409dd8:	and	w10, w10, #0x1
  409ddc:	orr	w8, w10, w8
  409de0:	cmp	w8, #0x0
  409de4:	cset	w8, ne  // ne = any
  409de8:	and	w8, w8, w9
  409dec:	strb	w8, [sp, #118]
  409df0:	ldur	x0, [x29, #-88]
  409df4:	bl	402920 <strlen@plt>
  409df8:	add	x11, x0, #0x1
  409dfc:	ldur	x12, [x29, #-88]
  409e00:	add	x11, x12, x11
  409e04:	stur	x11, [x29, #-88]
  409e08:	b	409cb8 <__fxstatat@plt+0x6bc8>
  409e0c:	ldur	x0, [x29, #-80]
  409e10:	bl	402e10 <free@plt>
  409e14:	ldrb	w8, [sp, #118]
  409e18:	ldr	x9, [sp, #80]
  409e1c:	ldr	x10, [x9]
  409e20:	mov	w11, #0x1                   	// #1
  409e24:	and	w8, w8, w11
  409e28:	strb	w8, [x10]
  409e2c:	ldrb	w8, [sp, #119]
  409e30:	and	w8, w8, #0x1
  409e34:	sturb	w8, [x29, #-1]
  409e38:	ldurb	w8, [x29, #-1]
  409e3c:	and	w0, w8, #0x1
  409e40:	ldr	x28, [sp, #304]
  409e44:	ldp	x29, x30, [sp, #288]
  409e48:	add	sp, sp, #0x140
  409e4c:	ret
  409e50:	stp	x29, x30, [sp, #-32]!
  409e54:	str	x28, [sp, #16]
  409e58:	mov	x29, sp
  409e5c:	sub	sp, sp, #0x580
  409e60:	add	x8, sp, #0x2d8
  409e64:	mov	x9, xzr
  409e68:	mov	w10, #0x1                   	// #1
  409e6c:	mov	w11, #0x8000                	// #32768
  409e70:	mov	w12, wzr
  409e74:	mov	w13, #0x1                   	// #1
  409e78:	str	x0, [x8, #664]
  409e7c:	str	x1, [x8, #656]
  409e80:	str	x2, [x8, #648]
  409e84:	str	w3, [x8, #644]
  409e88:	str	w4, [x8, #640]
  409e8c:	str	x5, [x8, #632]
  409e90:	str	x6, [x8, #624]
  409e94:	str	x9, [x8, #608]
  409e98:	str	x9, [x8, #600]
  409e9c:	ldr	x9, [x8, #624]
  409ea0:	ldr	w14, [x9, #16]
  409ea4:	str	w14, [x8, #584]
  409ea8:	strb	w10, [sp, #1055]
  409eac:	ldr	x9, [x8, #648]
  409eb0:	ldrb	w10, [x9, #35]
  409eb4:	and	w10, w10, w13
  409eb8:	strb	w10, [sp, #1054]
  409ebc:	ldr	x0, [x8, #664]
  409ec0:	ldr	x9, [x8, #648]
  409ec4:	ldr	w10, [x9, #4]
  409ec8:	cmp	w10, #0x2
  409ecc:	csel	w10, w11, w12, eq  // eq = none
  409ed0:	orr	w1, w12, w10
  409ed4:	str	x8, [sp, #496]
  409ed8:	bl	40ef04 <__fxstatat@plt+0xbe14>
  409edc:	ldr	x8, [sp, #496]
  409ee0:	str	w0, [x8, #588]
  409ee4:	ldr	w10, [x8, #588]
  409ee8:	cmp	w10, #0x0
  409eec:	cset	w10, ge  // ge = tcont
  409ef0:	tbnz	w10, #0, 409f50 <__fxstatat@plt+0x6e60>
  409ef4:	bl	403030 <__errno_location@plt>
  409ef8:	ldr	w1, [x0]
  409efc:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  409f00:	add	x0, x0, #0x993
  409f04:	str	w1, [sp, #492]
  409f08:	bl	403070 <gettext@plt>
  409f0c:	ldr	x8, [sp, #496]
  409f10:	ldr	x1, [x8, #664]
  409f14:	mov	w9, #0x4                   	// #4
  409f18:	str	x0, [sp, #480]
  409f1c:	mov	w0, w9
  409f20:	bl	413554 <__fxstatat@plt+0x10464>
  409f24:	mov	w9, wzr
  409f28:	str	x0, [sp, #472]
  409f2c:	mov	w0, w9
  409f30:	ldr	w1, [sp, #492]
  409f34:	ldr	x2, [sp, #480]
  409f38:	ldr	x3, [sp, #472]
  409f3c:	bl	402960 <error@plt>
  409f40:	mov	w9, wzr
  409f44:	and	w9, w9, #0x1
  409f48:	sturb	w9, [x29, #-1]
  409f4c:	b	40af40 <__fxstatat@plt+0x7e50>
  409f50:	ldr	x8, [sp, #496]
  409f54:	ldr	w0, [x8, #588]
  409f58:	add	x1, sp, #0x420
  409f5c:	bl	41ef30 <__fxstatat@plt+0x1be40>
  409f60:	cbz	w0, 409fbc <__fxstatat@plt+0x6ecc>
  409f64:	bl	403030 <__errno_location@plt>
  409f68:	ldr	w1, [x0]
  409f6c:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  409f70:	add	x0, x0, #0x9ae
  409f74:	str	w1, [sp, #468]
  409f78:	bl	403070 <gettext@plt>
  409f7c:	ldr	x8, [sp, #496]
  409f80:	ldr	x1, [x8, #664]
  409f84:	mov	w9, #0x4                   	// #4
  409f88:	str	x0, [sp, #456]
  409f8c:	mov	w0, w9
  409f90:	bl	413554 <__fxstatat@plt+0x10464>
  409f94:	mov	w9, wzr
  409f98:	str	x0, [sp, #448]
  409f9c:	mov	w0, w9
  409fa0:	ldr	w1, [sp, #468]
  409fa4:	ldr	x2, [sp, #456]
  409fa8:	ldr	x3, [sp, #448]
  409fac:	bl	402960 <error@plt>
  409fb0:	mov	w9, #0x0                   	// #0
  409fb4:	strb	w9, [sp, #1055]
  409fb8:	b	40aeb0 <__fxstatat@plt+0x7dc0>
  409fbc:	ldr	x8, [sp, #496]
  409fc0:	ldr	x9, [x8, #624]
  409fc4:	ldr	x9, [x9, #8]
  409fc8:	ldr	x10, [x8, #336]
  409fcc:	cmp	x9, x10
  409fd0:	b.ne	409fec <__fxstatat@plt+0x6efc>  // b.any
  409fd4:	ldr	x8, [sp, #496]
  409fd8:	ldr	x9, [x8, #624]
  409fdc:	ldr	x9, [x9]
  409fe0:	ldr	x10, [x8, #328]
  409fe4:	cmp	x9, x10
  409fe8:	b.eq	40a038 <__fxstatat@plt+0x6f48>  // b.none
  409fec:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  409ff0:	add	x0, x0, #0x9be
  409ff4:	bl	403070 <gettext@plt>
  409ff8:	ldr	x8, [sp, #496]
  409ffc:	ldr	x1, [x8, #664]
  40a000:	mov	w9, #0x4                   	// #4
  40a004:	str	x0, [sp, #440]
  40a008:	mov	w0, w9
  40a00c:	bl	413554 <__fxstatat@plt+0x10464>
  40a010:	mov	w9, wzr
  40a014:	str	x0, [sp, #432]
  40a018:	mov	w0, w9
  40a01c:	mov	w1, w9
  40a020:	ldr	x2, [sp, #440]
  40a024:	ldr	x3, [sp, #432]
  40a028:	bl	402960 <error@plt>
  40a02c:	mov	w9, #0x0                   	// #0
  40a030:	strb	w9, [sp, #1055]
  40a034:	b	40aeb0 <__fxstatat@plt+0x7dc0>
  40a038:	ldr	x8, [sp, #496]
  40a03c:	ldr	x9, [x8, #632]
  40a040:	ldrb	w10, [x9]
  40a044:	tbnz	w10, #0, 40a244 <__fxstatat@plt+0x7154>
  40a048:	ldr	x8, [sp, #496]
  40a04c:	ldr	x9, [x8, #648]
  40a050:	ldrb	w10, [x9, #35]
  40a054:	mov	w11, #0x200                 	// #512
  40a058:	mov	w12, wzr
  40a05c:	tst	w10, #0x1
  40a060:	csel	w10, w11, w12, ne  // ne = any
  40a064:	mov	w11, #0x1                   	// #1
  40a068:	orr	w10, w11, w10
  40a06c:	str	w10, [x8, #320]
  40a070:	ldr	x0, [x8, #656]
  40a074:	ldr	w1, [x8, #320]
  40a078:	bl	40ef04 <__fxstatat@plt+0xbe14>
  40a07c:	ldr	x8, [sp, #496]
  40a080:	str	w0, [x8, #596]
  40a084:	bl	403030 <__errno_location@plt>
  40a088:	ldr	w10, [x0]
  40a08c:	ldr	x8, [sp, #496]
  40a090:	str	w10, [x8, #592]
  40a094:	ldr	x9, [x8, #648]
  40a098:	ldrb	w10, [x9, #33]
  40a09c:	tbnz	w10, #0, 40a0b4 <__fxstatat@plt+0x6fc4>
  40a0a0:	ldr	x8, [sp, #496]
  40a0a4:	ldr	x9, [x8, #648]
  40a0a8:	ldrb	w10, [x9, #37]
  40a0ac:	tbnz	w10, #0, 40a0b4 <__fxstatat@plt+0x6fc4>
  40a0b0:	b	40a114 <__fxstatat@plt+0x7024>
  40a0b4:	ldr	x8, [sp, #496]
  40a0b8:	ldr	w9, [x8, #596]
  40a0bc:	mov	w10, wzr
  40a0c0:	cmp	w10, w9
  40a0c4:	cset	w9, gt
  40a0c8:	tbnz	w9, #0, 40a114 <__fxstatat@plt+0x7024>
  40a0cc:	ldr	x8, [sp, #496]
  40a0d0:	ldr	x0, [x8, #656]
  40a0d4:	ldr	x9, [x8, #648]
  40a0d8:	ldrb	w10, [x9, #37]
  40a0dc:	ldr	x3, [x8, #648]
  40a0e0:	and	w1, w10, #0x1
  40a0e4:	mov	w10, wzr
  40a0e8:	and	w2, w10, #0x1
  40a0ec:	bl	405c28 <__fxstatat@plt+0x2b38>
  40a0f0:	tbnz	w0, #0, 40a114 <__fxstatat@plt+0x7024>
  40a0f4:	ldr	x8, [sp, #496]
  40a0f8:	ldr	x9, [x8, #648]
  40a0fc:	ldrb	w10, [x9, #38]
  40a100:	tbnz	w10, #0, 40a108 <__fxstatat@plt+0x7018>
  40a104:	b	40a114 <__fxstatat@plt+0x7024>
  40a108:	mov	w8, #0x0                   	// #0
  40a10c:	strb	w8, [sp, #1055]
  40a110:	b	40ae44 <__fxstatat@plt+0x7d54>
  40a114:	ldr	x8, [sp, #496]
  40a118:	ldr	w9, [x8, #596]
  40a11c:	cmp	w9, #0x0
  40a120:	cset	w9, ge  // ge = tcont
  40a124:	tbnz	w9, #0, 40a244 <__fxstatat@plt+0x7154>
  40a128:	ldr	x8, [sp, #496]
  40a12c:	ldr	x9, [x8, #648]
  40a130:	ldrb	w10, [x9, #22]
  40a134:	tbnz	w10, #0, 40a13c <__fxstatat@plt+0x704c>
  40a138:	b	40a244 <__fxstatat@plt+0x7154>
  40a13c:	ldr	x8, [sp, #496]
  40a140:	ldr	x0, [x8, #656]
  40a144:	bl	403060 <unlink@plt>
  40a148:	cbz	w0, 40a1a4 <__fxstatat@plt+0x70b4>
  40a14c:	bl	403030 <__errno_location@plt>
  40a150:	ldr	w1, [x0]
  40a154:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  40a158:	add	x0, x0, #0xe37
  40a15c:	str	w1, [sp, #428]
  40a160:	bl	403070 <gettext@plt>
  40a164:	ldr	x8, [sp, #496]
  40a168:	ldr	x1, [x8, #656]
  40a16c:	mov	w9, #0x4                   	// #4
  40a170:	str	x0, [sp, #416]
  40a174:	mov	w0, w9
  40a178:	bl	413554 <__fxstatat@plt+0x10464>
  40a17c:	mov	w9, wzr
  40a180:	str	x0, [sp, #408]
  40a184:	mov	w0, w9
  40a188:	ldr	w1, [sp, #428]
  40a18c:	ldr	x2, [sp, #416]
  40a190:	ldr	x3, [sp, #408]
  40a194:	bl	402960 <error@plt>
  40a198:	mov	w9, #0x0                   	// #0
  40a19c:	strb	w9, [sp, #1055]
  40a1a0:	b	40aeb0 <__fxstatat@plt+0x7dc0>
  40a1a4:	ldr	x8, [sp, #496]
  40a1a8:	ldr	x9, [x8, #648]
  40a1ac:	ldrb	w10, [x9, #46]
  40a1b0:	tbnz	w10, #0, 40a1b8 <__fxstatat@plt+0x70c8>
  40a1b4:	b	40a1f0 <__fxstatat@plt+0x7100>
  40a1b8:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40a1bc:	add	x0, x0, #0x141
  40a1c0:	bl	403070 <gettext@plt>
  40a1c4:	ldr	x8, [sp, #496]
  40a1c8:	ldr	x1, [x8, #656]
  40a1cc:	mov	w9, #0x4                   	// #4
  40a1d0:	str	x0, [sp, #400]
  40a1d4:	mov	w0, w9
  40a1d8:	bl	413554 <__fxstatat@plt+0x10464>
  40a1dc:	ldr	x1, [sp, #400]
  40a1e0:	str	x0, [sp, #392]
  40a1e4:	mov	x0, x1
  40a1e8:	ldr	x1, [sp, #392]
  40a1ec:	bl	403010 <printf@plt>
  40a1f0:	ldr	x8, [sp, #496]
  40a1f4:	ldr	x9, [x8, #632]
  40a1f8:	mov	w10, #0x1                   	// #1
  40a1fc:	strb	w10, [x9]
  40a200:	ldr	x9, [x8, #648]
  40a204:	ldrb	w10, [x9, #33]
  40a208:	tbnz	w10, #0, 40a210 <__fxstatat@plt+0x7120>
  40a20c:	b	40a244 <__fxstatat@plt+0x7154>
  40a210:	ldr	x8, [sp, #496]
  40a214:	ldr	x0, [x8, #664]
  40a218:	ldr	x1, [x8, #656]
  40a21c:	ldr	w2, [x8, #644]
  40a220:	ldr	x9, [x8, #632]
  40a224:	ldrb	w10, [x9]
  40a228:	ldr	x4, [x8, #648]
  40a22c:	and	w3, w10, #0x1
  40a230:	bl	4058d8 <__fxstatat@plt+0x27e8>
  40a234:	tbnz	w0, #0, 40a244 <__fxstatat@plt+0x7154>
  40a238:	mov	w8, #0x0                   	// #0
  40a23c:	strb	w8, [sp, #1055]
  40a240:	b	40aeb0 <__fxstatat@plt+0x7dc0>
  40a244:	ldr	x8, [sp, #496]
  40a248:	ldr	x9, [x8, #632]
  40a24c:	ldrb	w10, [x9]
  40a250:	tbnz	w10, #0, 40a258 <__fxstatat@plt+0x7168>
  40a254:	b	40a3f4 <__fxstatat@plt+0x7304>
  40a258:	mov	w8, #0x41                  	// #65
  40a25c:	ldr	x9, [sp, #496]
  40a260:	str	w8, [x9, #316]
  40a264:	ldr	x0, [x9, #656]
  40a268:	ldr	w8, [x9, #316]
  40a26c:	orr	w1, w8, #0x80
  40a270:	ldr	w8, [x9, #644]
  40a274:	ldr	w10, [x9, #640]
  40a278:	bic	w2, w8, w10
  40a27c:	bl	40ef04 <__fxstatat@plt+0xbe14>
  40a280:	ldr	x9, [sp, #496]
  40a284:	str	w0, [x9, #596]
  40a288:	bl	403030 <__errno_location@plt>
  40a28c:	ldr	w8, [x0]
  40a290:	ldr	x9, [sp, #496]
  40a294:	str	w8, [x9, #592]
  40a298:	ldr	w8, [x9, #596]
  40a29c:	cmp	w8, #0x0
  40a2a0:	cset	w8, ge  // ge = tcont
  40a2a4:	tbnz	w8, #0, 40a388 <__fxstatat@plt+0x7298>
  40a2a8:	ldr	x8, [sp, #496]
  40a2ac:	ldr	w9, [x8, #592]
  40a2b0:	cmp	w9, #0x11
  40a2b4:	b.ne	40a388 <__fxstatat@plt+0x7298>  // b.any
  40a2b8:	ldr	x8, [sp, #496]
  40a2bc:	ldr	x9, [x8, #648]
  40a2c0:	ldrb	w10, [x9, #24]
  40a2c4:	tbnz	w10, #0, 40a388 <__fxstatat@plt+0x7298>
  40a2c8:	ldr	x8, [sp, #496]
  40a2cc:	ldr	x0, [x8, #656]
  40a2d0:	add	x1, sp, #0x390
  40a2d4:	bl	41ef40 <__fxstatat@plt+0x1be50>
  40a2d8:	cbnz	w0, 40a388 <__fxstatat@plt+0x7298>
  40a2dc:	ldr	x8, [sp, #496]
  40a2e0:	ldr	w9, [x8, #200]
  40a2e4:	and	w9, w9, #0xf000
  40a2e8:	cmp	w9, #0xa, lsl #12
  40a2ec:	b.ne	40a388 <__fxstatat@plt+0x7298>  // b.any
  40a2f0:	ldr	x8, [sp, #496]
  40a2f4:	ldr	x9, [x8, #648]
  40a2f8:	ldrb	w10, [x9, #48]
  40a2fc:	tbnz	w10, #0, 40a304 <__fxstatat@plt+0x7214>
  40a300:	b	40a33c <__fxstatat@plt+0x724c>
  40a304:	ldr	x8, [sp, #496]
  40a308:	ldr	x0, [x8, #656]
  40a30c:	ldr	w1, [x8, #316]
  40a310:	ldr	w9, [x8, #644]
  40a314:	ldr	w10, [x8, #640]
  40a318:	bic	w2, w9, w10
  40a31c:	bl	40ef04 <__fxstatat@plt+0xbe14>
  40a320:	ldr	x8, [sp, #496]
  40a324:	str	w0, [x8, #596]
  40a328:	bl	403030 <__errno_location@plt>
  40a32c:	ldr	w9, [x0]
  40a330:	ldr	x8, [sp, #496]
  40a334:	str	w9, [x8, #592]
  40a338:	b	40a388 <__fxstatat@plt+0x7298>
  40a33c:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40a340:	add	x0, x0, #0x9f6
  40a344:	bl	403070 <gettext@plt>
  40a348:	ldr	x8, [sp, #496]
  40a34c:	ldr	x1, [x8, #656]
  40a350:	mov	w9, #0x4                   	// #4
  40a354:	str	x0, [sp, #384]
  40a358:	mov	w0, w9
  40a35c:	bl	413554 <__fxstatat@plt+0x10464>
  40a360:	mov	w9, wzr
  40a364:	str	x0, [sp, #376]
  40a368:	mov	w0, w9
  40a36c:	mov	w1, w9
  40a370:	ldr	x2, [sp, #384]
  40a374:	ldr	x3, [sp, #376]
  40a378:	bl	402960 <error@plt>
  40a37c:	mov	w9, #0x0                   	// #0
  40a380:	strb	w9, [sp, #1055]
  40a384:	b	40aeb0 <__fxstatat@plt+0x7dc0>
  40a388:	ldr	x8, [sp, #496]
  40a38c:	ldr	w9, [x8, #596]
  40a390:	cmp	w9, #0x0
  40a394:	cset	w9, ge  // ge = tcont
  40a398:	tbnz	w9, #0, 40a3f0 <__fxstatat@plt+0x7300>
  40a39c:	ldr	x8, [sp, #496]
  40a3a0:	ldr	w9, [x8, #592]
  40a3a4:	cmp	w9, #0x15
  40a3a8:	b.ne	40a3f0 <__fxstatat@plt+0x7300>  // b.any
  40a3ac:	ldr	x8, [sp, #496]
  40a3b0:	ldr	x9, [x8, #656]
  40a3b4:	ldrb	w10, [x9]
  40a3b8:	cbz	w10, 40a3f0 <__fxstatat@plt+0x7300>
  40a3bc:	ldr	x8, [sp, #496]
  40a3c0:	ldr	x9, [x8, #656]
  40a3c4:	ldr	x0, [x8, #656]
  40a3c8:	str	x9, [sp, #368]
  40a3cc:	bl	402920 <strlen@plt>
  40a3d0:	subs	x8, x0, #0x1
  40a3d4:	ldr	x9, [sp, #368]
  40a3d8:	ldrb	w10, [x9, x8]
  40a3dc:	cmp	w10, #0x2f
  40a3e0:	b.ne	40a3f0 <__fxstatat@plt+0x7300>  // b.any
  40a3e4:	mov	w8, #0x14                  	// #20
  40a3e8:	ldr	x9, [sp, #496]
  40a3ec:	str	w8, [x9, #592]
  40a3f0:	b	40a3fc <__fxstatat@plt+0x730c>
  40a3f4:	ldr	x8, [sp, #496]
  40a3f8:	str	wzr, [x8, #640]
  40a3fc:	ldr	x8, [sp, #496]
  40a400:	ldr	w9, [x8, #596]
  40a404:	cmp	w9, #0x0
  40a408:	cset	w9, ge  // ge = tcont
  40a40c:	tbnz	w9, #0, 40a4ac <__fxstatat@plt+0x73bc>
  40a410:	ldr	x8, [sp, #496]
  40a414:	ldr	w9, [x8, #592]
  40a418:	cmp	w9, #0x2
  40a41c:	b.ne	40a454 <__fxstatat@plt+0x7364>  // b.any
  40a420:	ldr	x8, [sp, #496]
  40a424:	ldr	x9, [x8, #632]
  40a428:	ldrb	w10, [x9]
  40a42c:	tbnz	w10, #0, 40a454 <__fxstatat@plt+0x7364>
  40a430:	ldr	x8, [sp, #496]
  40a434:	ldr	x9, [x8, #648]
  40a438:	ldrb	w10, [x9, #24]
  40a43c:	tbnz	w10, #0, 40a454 <__fxstatat@plt+0x7364>
  40a440:	ldr	x8, [sp, #496]
  40a444:	ldr	x9, [x8, #632]
  40a448:	mov	w10, #0x1                   	// #1
  40a44c:	strb	w10, [x9]
  40a450:	b	40a258 <__fxstatat@plt+0x7168>
  40a454:	ldr	x8, [sp, #496]
  40a458:	ldr	w1, [x8, #592]
  40a45c:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40a460:	add	x0, x0, #0xa1e
  40a464:	str	w1, [sp, #364]
  40a468:	bl	403070 <gettext@plt>
  40a46c:	ldr	x8, [sp, #496]
  40a470:	ldr	x1, [x8, #656]
  40a474:	mov	w9, #0x4                   	// #4
  40a478:	str	x0, [sp, #352]
  40a47c:	mov	w0, w9
  40a480:	bl	413554 <__fxstatat@plt+0x10464>
  40a484:	mov	w9, wzr
  40a488:	str	x0, [sp, #344]
  40a48c:	mov	w0, w9
  40a490:	ldr	w1, [sp, #364]
  40a494:	ldr	x2, [sp, #352]
  40a498:	ldr	x3, [sp, #344]
  40a49c:	bl	402960 <error@plt>
  40a4a0:	mov	w9, #0x0                   	// #0
  40a4a4:	strb	w9, [sp, #1055]
  40a4a8:	b	40aeb0 <__fxstatat@plt+0x7dc0>
  40a4ac:	ldr	x8, [sp, #496]
  40a4b0:	ldr	w0, [x8, #596]
  40a4b4:	sub	x1, x29, #0xe0
  40a4b8:	bl	41ef30 <__fxstatat@plt+0x1be40>
  40a4bc:	cbz	w0, 40a518 <__fxstatat@plt+0x7428>
  40a4c0:	bl	403030 <__errno_location@plt>
  40a4c4:	ldr	w1, [x0]
  40a4c8:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40a4cc:	add	x0, x0, #0x9ae
  40a4d0:	str	w1, [sp, #340]
  40a4d4:	bl	403070 <gettext@plt>
  40a4d8:	ldr	x8, [sp, #496]
  40a4dc:	ldr	x1, [x8, #656]
  40a4e0:	mov	w9, #0x4                   	// #4
  40a4e4:	str	x0, [sp, #328]
  40a4e8:	mov	w0, w9
  40a4ec:	bl	413554 <__fxstatat@plt+0x10464>
  40a4f0:	mov	w9, wzr
  40a4f4:	str	x0, [sp, #320]
  40a4f8:	mov	w0, w9
  40a4fc:	ldr	w1, [sp, #340]
  40a500:	ldr	x2, [sp, #328]
  40a504:	ldr	x3, [sp, #320]
  40a508:	bl	402960 <error@plt>
  40a50c:	mov	w9, #0x0                   	// #0
  40a510:	strb	w9, [sp, #1055]
  40a514:	b	40ae44 <__fxstatat@plt+0x7d54>
  40a518:	ldrb	w8, [sp, #1054]
  40a51c:	tbnz	w8, #0, 40a524 <__fxstatat@plt+0x7434>
  40a520:	b	40a608 <__fxstatat@plt+0x7518>
  40a524:	ldr	x8, [sp, #496]
  40a528:	ldr	x9, [x8, #648]
  40a52c:	ldr	w10, [x9, #56]
  40a530:	cbz	w10, 40a608 <__fxstatat@plt+0x7518>
  40a534:	ldr	x8, [sp, #496]
  40a538:	ldr	w0, [x8, #596]
  40a53c:	ldr	w1, [x8, #588]
  40a540:	bl	40b57c <__fxstatat@plt+0x848c>
  40a544:	cmp	w0, #0x0
  40a548:	cset	w9, eq  // eq = none
  40a54c:	and	w9, w9, #0x1
  40a550:	strb	w9, [sp, #911]
  40a554:	ldrb	w9, [sp, #911]
  40a558:	tbnz	w9, #0, 40a570 <__fxstatat@plt+0x7480>
  40a55c:	ldr	x8, [sp, #496]
  40a560:	ldr	x9, [x8, #648]
  40a564:	ldr	w10, [x9, #56]
  40a568:	cmp	w10, #0x2
  40a56c:	b.ne	40a608 <__fxstatat@plt+0x7518>  // b.any
  40a570:	ldrb	w8, [sp, #911]
  40a574:	tbnz	w8, #0, 40a600 <__fxstatat@plt+0x7510>
  40a578:	bl	403030 <__errno_location@plt>
  40a57c:	ldr	w1, [x0]
  40a580:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40a584:	add	x0, x0, #0xa3c
  40a588:	str	w1, [sp, #316]
  40a58c:	bl	403070 <gettext@plt>
  40a590:	ldr	x8, [sp, #496]
  40a594:	ldr	x2, [x8, #656]
  40a598:	mov	w9, wzr
  40a59c:	str	x0, [sp, #304]
  40a5a0:	mov	w0, w9
  40a5a4:	mov	w10, #0x4                   	// #4
  40a5a8:	mov	w1, w10
  40a5ac:	str	w9, [sp, #300]
  40a5b0:	str	w10, [sp, #296]
  40a5b4:	bl	413464 <__fxstatat@plt+0x10374>
  40a5b8:	ldr	x8, [sp, #496]
  40a5bc:	ldr	x2, [x8, #664]
  40a5c0:	mov	w9, #0x1                   	// #1
  40a5c4:	str	x0, [sp, #288]
  40a5c8:	mov	w0, w9
  40a5cc:	ldr	w1, [sp, #296]
  40a5d0:	bl	413464 <__fxstatat@plt+0x10374>
  40a5d4:	ldr	w9, [sp, #300]
  40a5d8:	str	x0, [sp, #280]
  40a5dc:	mov	w0, w9
  40a5e0:	ldr	w1, [sp, #316]
  40a5e4:	ldr	x2, [sp, #304]
  40a5e8:	ldr	x3, [sp, #288]
  40a5ec:	ldr	x4, [sp, #280]
  40a5f0:	bl	402960 <error@plt>
  40a5f4:	mov	w9, #0x0                   	// #0
  40a5f8:	strb	w9, [sp, #1055]
  40a5fc:	b	40ae44 <__fxstatat@plt+0x7d54>
  40a600:	mov	w8, #0x0                   	// #0
  40a604:	strb	w8, [sp, #1054]
  40a608:	ldrb	w8, [sp, #1054]
  40a60c:	tbnz	w8, #0, 40a614 <__fxstatat@plt+0x7524>
  40a610:	b	40aa48 <__fxstatat@plt+0x7958>
  40a614:	bl	402c70 <getpagesize@plt>
  40a618:	mov	w1, w0
  40a61c:	sxtw	x8, w1
  40a620:	ldr	x9, [sp, #496]
  40a624:	str	x8, [x9, #168]
  40a628:	add	x8, sp, #0x2f8
  40a62c:	mov	x0, x8
  40a630:	sub	x1, x29, #0xe0
  40a634:	mov	x2, #0x80                  	// #128
  40a638:	str	x8, [sp, #272]
  40a63c:	bl	4028f0 <memcpy@plt>
  40a640:	ldr	x0, [sp, #272]
  40a644:	bl	40b5b4 <__fxstatat@plt+0x84c4>
  40a648:	ldr	x8, [sp, #496]
  40a64c:	str	x0, [x8, #160]
  40a650:	ldr	w10, [x8, #512]
  40a654:	mov	w11, wzr
  40a658:	cmp	w11, w10
  40a65c:	cset	w10, ge  // ge = tcont
  40a660:	tbnz	w10, #0, 40a688 <__fxstatat@plt+0x7598>
  40a664:	ldr	x8, [sp, #496]
  40a668:	ldrsw	x9, [x8, #512]
  40a66c:	mov	x10, #0x2000000000000000    	// #2305843009213693952
  40a670:	cmp	x9, x10
  40a674:	b.hi	40a688 <__fxstatat@plt+0x7598>  // b.pmore
  40a678:	ldr	x8, [sp, #496]
  40a67c:	ldr	w9, [x8, #512]
  40a680:	str	w9, [sp, #268]
  40a684:	b	40a690 <__fxstatat@plt+0x75a0>
  40a688:	mov	w8, #0x200                 	// #512
  40a68c:	str	w8, [sp, #268]
  40a690:	ldr	w8, [sp, #268]
  40a694:	mov	w0, w8
  40a698:	sxtw	x9, w0
  40a69c:	ldr	x10, [sp, #496]
  40a6a0:	str	x9, [x10, #24]
  40a6a4:	ldr	w0, [x10, #588]
  40a6a8:	mov	x9, xzr
  40a6ac:	mov	x1, x9
  40a6b0:	mov	x2, x9
  40a6b4:	mov	w3, #0x2                   	// #2
  40a6b8:	bl	40ee80 <__fxstatat@plt+0xbd90>
  40a6bc:	mov	w8, #0x0                   	// #0
  40a6c0:	strb	w8, [sp, #751]
  40a6c4:	add	x0, sp, #0x420
  40a6c8:	bl	40b678 <__fxstatat@plt+0x8588>
  40a6cc:	and	w8, w0, #0x1
  40a6d0:	strb	w8, [sp, #750]
  40a6d4:	ldr	x9, [sp, #496]
  40a6d8:	ldr	w8, [x9, #472]
  40a6dc:	and	w8, w8, #0xf000
  40a6e0:	cmp	w8, #0x8, lsl #12
  40a6e4:	b.ne	40a72c <__fxstatat@plt+0x763c>  // b.any
  40a6e8:	ldr	x8, [sp, #496]
  40a6ec:	ldr	x9, [x8, #648]
  40a6f0:	ldr	w10, [x9, #12]
  40a6f4:	cmp	w10, #0x3
  40a6f8:	b.ne	40a704 <__fxstatat@plt+0x7614>  // b.any
  40a6fc:	mov	w8, #0x1                   	// #1
  40a700:	strb	w8, [sp, #751]
  40a704:	ldr	x8, [sp, #496]
  40a708:	ldr	x9, [x8, #648]
  40a70c:	ldr	w10, [x9, #12]
  40a710:	cmp	w10, #0x2
  40a714:	b.ne	40a72c <__fxstatat@plt+0x763c>  // b.any
  40a718:	ldrb	w8, [sp, #750]
  40a71c:	tbnz	w8, #0, 40a724 <__fxstatat@plt+0x7634>
  40a720:	b	40a72c <__fxstatat@plt+0x763c>
  40a724:	mov	w8, #0x1                   	// #1
  40a728:	strb	w8, [sp, #751]
  40a72c:	ldrb	w8, [sp, #751]
  40a730:	tbnz	w8, #0, 40a814 <__fxstatat@plt+0x7724>
  40a734:	ldr	x8, [sp, #496]
  40a738:	ldr	x9, [x8, #168]
  40a73c:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  40a740:	subs	x9, x10, x9
  40a744:	str	x9, [x8, #8]
  40a748:	add	x9, sp, #0x258
  40a74c:	mov	x0, x9
  40a750:	add	x1, sp, #0x420
  40a754:	mov	x2, #0x80                  	// #128
  40a758:	str	x9, [sp, #256]
  40a75c:	bl	4028f0 <memcpy@plt>
  40a760:	ldr	x0, [sp, #256]
  40a764:	bl	40b5b4 <__fxstatat@plt+0x84c4>
  40a768:	ldr	x8, [sp, #496]
  40a76c:	ldr	x1, [x8, #160]
  40a770:	ldr	x2, [x8, #8]
  40a774:	bl	40e748 <__fxstatat@plt+0xb658>
  40a778:	ldr	x8, [sp, #496]
  40a77c:	str	x0, [x8]
  40a780:	ldr	w11, [x8, #344]
  40a784:	and	w11, w11, #0xf000
  40a788:	cmp	w11, #0x8, lsl #12
  40a78c:	b.ne	40a7b4 <__fxstatat@plt+0x76c4>  // b.any
  40a790:	ldr	x8, [sp, #496]
  40a794:	ldr	x9, [x8, #376]
  40a798:	ldr	x10, [x8, #160]
  40a79c:	cmp	x9, x10
  40a7a0:	b.cs	40a7b4 <__fxstatat@plt+0x76c4>  // b.hs, b.nlast
  40a7a4:	ldr	x8, [sp, #496]
  40a7a8:	ldr	x9, [x8, #376]
  40a7ac:	add	x9, x9, #0x1
  40a7b0:	str	x9, [x8, #160]
  40a7b4:	ldr	x8, [sp, #496]
  40a7b8:	ldr	x9, [x8]
  40a7bc:	subs	x9, x9, #0x1
  40a7c0:	ldr	x10, [x8, #160]
  40a7c4:	add	x9, x10, x9
  40a7c8:	str	x9, [x8, #160]
  40a7cc:	ldr	x9, [x8, #160]
  40a7d0:	ldr	x10, [x8]
  40a7d4:	udiv	x11, x9, x10
  40a7d8:	mul	x10, x11, x10
  40a7dc:	subs	x9, x9, x10
  40a7e0:	ldr	x10, [x8, #160]
  40a7e4:	subs	x9, x10, x9
  40a7e8:	str	x9, [x8, #160]
  40a7ec:	ldr	x9, [x8, #160]
  40a7f0:	cbz	x9, 40a808 <__fxstatat@plt+0x7718>
  40a7f4:	ldr	x8, [sp, #496]
  40a7f8:	ldr	x9, [x8, #8]
  40a7fc:	ldr	x10, [x8, #160]
  40a800:	cmp	x9, x10
  40a804:	b.cs	40a814 <__fxstatat@plt+0x7724>  // b.hs, b.nlast
  40a808:	ldr	x8, [sp, #496]
  40a80c:	ldr	x9, [x8]
  40a810:	str	x9, [x8, #160]
  40a814:	ldr	x8, [sp, #496]
  40a818:	ldr	x9, [x8, #160]
  40a81c:	ldr	x10, [x8, #168]
  40a820:	add	x0, x9, x10
  40a824:	bl	416f04 <__fxstatat@plt+0x13e14>
  40a828:	ldr	x8, [sp, #496]
  40a82c:	str	x0, [x8, #608]
  40a830:	ldr	x0, [x8, #608]
  40a834:	ldr	x1, [x8, #168]
  40a838:	bl	40b6d0 <__fxstatat@plt+0x85e0>
  40a83c:	ldr	x8, [sp, #496]
  40a840:	str	x0, [x8, #616]
  40a844:	ldrb	w11, [sp, #750]
  40a848:	tbnz	w11, #0, 40a850 <__fxstatat@plt+0x7760>
  40a84c:	b	40a910 <__fxstatat@plt+0x7820>
  40a850:	ldr	x8, [sp, #496]
  40a854:	ldr	w0, [x8, #588]
  40a858:	ldr	w1, [x8, #596]
  40a85c:	ldr	x2, [x8, #616]
  40a860:	ldr	x3, [x8, #160]
  40a864:	ldr	x4, [x8, #24]
  40a868:	ldr	x5, [x8, #376]
  40a86c:	ldrb	w9, [sp, #751]
  40a870:	str	w0, [sp, #252]
  40a874:	str	w1, [sp, #248]
  40a878:	str	x2, [sp, #240]
  40a87c:	str	x3, [sp, #232]
  40a880:	str	x4, [sp, #224]
  40a884:	str	x5, [sp, #216]
  40a888:	tbnz	w9, #0, 40a890 <__fxstatat@plt+0x77a0>
  40a88c:	b	40a8a4 <__fxstatat@plt+0x77b4>
  40a890:	ldr	x8, [sp, #496]
  40a894:	ldr	x9, [x8, #648]
  40a898:	ldr	w10, [x9, #12]
  40a89c:	str	w10, [sp, #212]
  40a8a0:	b	40a8ac <__fxstatat@plt+0x77bc>
  40a8a4:	mov	w8, #0x1                   	// #1
  40a8a8:	str	w8, [sp, #212]
  40a8ac:	ldr	w8, [sp, #212]
  40a8b0:	ldr	x9, [sp, #496]
  40a8b4:	ldr	x7, [x9, #664]
  40a8b8:	ldr	x10, [x9, #656]
  40a8bc:	ldr	w0, [sp, #252]
  40a8c0:	ldr	w1, [sp, #248]
  40a8c4:	ldr	x2, [sp, #240]
  40a8c8:	ldr	x3, [sp, #232]
  40a8cc:	ldr	x4, [sp, #224]
  40a8d0:	ldr	x5, [sp, #216]
  40a8d4:	mov	w6, w8
  40a8d8:	mov	x11, sp
  40a8dc:	str	x10, [x11]
  40a8e0:	mov	x10, sp
  40a8e4:	add	x11, sp, #0x257
  40a8e8:	str	x11, [x10, #8]
  40a8ec:	bl	40b728 <__fxstatat@plt+0x8638>
  40a8f0:	tbnz	w0, #0, 40a8f8 <__fxstatat@plt+0x7808>
  40a8f4:	b	40a8fc <__fxstatat@plt+0x780c>
  40a8f8:	b	40aa48 <__fxstatat@plt+0x7958>
  40a8fc:	ldrb	w8, [sp, #599]
  40a900:	tbnz	w8, #0, 40a910 <__fxstatat@plt+0x7820>
  40a904:	mov	w8, #0x0                   	// #0
  40a908:	strb	w8, [sp, #1055]
  40a90c:	b	40ae44 <__fxstatat@plt+0x7d54>
  40a910:	ldr	x8, [sp, #496]
  40a914:	ldr	w0, [x8, #588]
  40a918:	ldr	w1, [x8, #596]
  40a91c:	ldr	x2, [x8, #616]
  40a920:	ldr	x3, [x8, #160]
  40a924:	ldrb	w9, [sp, #751]
  40a928:	str	w0, [sp, #208]
  40a92c:	str	w1, [sp, #204]
  40a930:	str	x2, [sp, #192]
  40a934:	str	x3, [sp, #184]
  40a938:	tbnz	w9, #0, 40a940 <__fxstatat@plt+0x7850>
  40a93c:	b	40a950 <__fxstatat@plt+0x7860>
  40a940:	ldr	x8, [sp, #496]
  40a944:	ldr	x9, [x8, #24]
  40a948:	str	x9, [sp, #176]
  40a94c:	b	40a958 <__fxstatat@plt+0x7868>
  40a950:	mov	x8, xzr
  40a954:	str	x8, [sp, #176]
  40a958:	ldr	x8, [sp, #176]
  40a95c:	ldr	x9, [sp, #496]
  40a960:	ldr	x10, [x9, #648]
  40a964:	ldr	w11, [x10, #12]
  40a968:	cmp	w11, #0x3
  40a96c:	cset	w11, eq  // eq = none
  40a970:	ldr	x6, [x9, #664]
  40a974:	ldr	x7, [x9, #656]
  40a978:	ldr	w0, [sp, #208]
  40a97c:	ldr	w1, [sp, #204]
  40a980:	ldr	x2, [sp, #192]
  40a984:	ldr	x3, [sp, #184]
  40a988:	mov	x4, x8
  40a98c:	and	w5, w11, #0x1
  40a990:	mov	x8, sp
  40a994:	mov	x10, #0xffffffffffffffff    	// #-1
  40a998:	str	x10, [x8]
  40a99c:	mov	x8, sp
  40a9a0:	add	x10, sp, #0x248
  40a9a4:	str	x10, [x8, #8]
  40a9a8:	mov	x8, sp
  40a9ac:	add	x10, sp, #0x247
  40a9b0:	str	x10, [x8, #16]
  40a9b4:	bl	40be54 <__fxstatat@plt+0x8d64>
  40a9b8:	tbnz	w0, #0, 40a9c8 <__fxstatat@plt+0x78d8>
  40a9bc:	mov	w8, #0x0                   	// #0
  40a9c0:	strb	w8, [sp, #1055]
  40a9c4:	b	40ae44 <__fxstatat@plt+0x7d54>
  40a9c8:	ldrb	w8, [sp, #583]
  40a9cc:	tbnz	w8, #0, 40a9d4 <__fxstatat@plt+0x78e4>
  40a9d0:	b	40aa48 <__fxstatat@plt+0x7958>
  40a9d4:	ldr	x8, [sp, #496]
  40a9d8:	ldr	w0, [x8, #596]
  40a9dc:	ldr	x1, [sp, #584]
  40a9e0:	bl	402fa0 <ftruncate@plt>
  40a9e4:	cmp	w0, #0x0
  40a9e8:	cset	w9, ge  // ge = tcont
  40a9ec:	tbnz	w9, #0, 40aa48 <__fxstatat@plt+0x7958>
  40a9f0:	bl	403030 <__errno_location@plt>
  40a9f4:	ldr	w1, [x0]
  40a9f8:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40a9fc:	add	x0, x0, #0xa57
  40aa00:	str	w1, [sp, #172]
  40aa04:	bl	403070 <gettext@plt>
  40aa08:	ldr	x8, [sp, #496]
  40aa0c:	ldr	x1, [x8, #656]
  40aa10:	mov	w9, #0x4                   	// #4
  40aa14:	str	x0, [sp, #160]
  40aa18:	mov	w0, w9
  40aa1c:	bl	413554 <__fxstatat@plt+0x10464>
  40aa20:	mov	w9, wzr
  40aa24:	str	x0, [sp, #152]
  40aa28:	mov	w0, w9
  40aa2c:	ldr	w1, [sp, #172]
  40aa30:	ldr	x2, [sp, #160]
  40aa34:	ldr	x3, [sp, #152]
  40aa38:	bl	402960 <error@plt>
  40aa3c:	mov	w9, #0x0                   	// #0
  40aa40:	strb	w9, [sp, #1055]
  40aa44:	b	40ae44 <__fxstatat@plt+0x7d54>
  40aa48:	ldr	x8, [sp, #496]
  40aa4c:	ldr	x9, [x8, #648]
  40aa50:	ldrb	w10, [x9, #31]
  40aa54:	tbnz	w10, #0, 40aa5c <__fxstatat@plt+0x796c>
  40aa58:	b	40ab20 <__fxstatat@plt+0x7a30>
  40aa5c:	ldr	x8, [sp, #496]
  40aa60:	ldr	x0, [x8, #624]
  40aa64:	bl	414a74 <__fxstatat@plt+0x11984>
  40aa68:	str	x0, [sp, #528]
  40aa6c:	str	x1, [sp, #536]
  40aa70:	ldr	q0, [sp, #528]
  40aa74:	add	x2, sp, #0x220
  40aa78:	str	q0, [sp, #544]
  40aa7c:	ldr	x8, [sp, #496]
  40aa80:	ldr	x0, [x8, #624]
  40aa84:	str	x2, [sp, #144]
  40aa88:	bl	414abc <__fxstatat@plt+0x119cc>
  40aa8c:	str	x0, [sp, #512]
  40aa90:	str	x1, [sp, #520]
  40aa94:	ldr	q0, [sp, #512]
  40aa98:	str	q0, [sp, #560]
  40aa9c:	ldr	x8, [sp, #496]
  40aaa0:	ldr	w0, [x8, #596]
  40aaa4:	ldr	x1, [x8, #656]
  40aaa8:	ldr	x2, [sp, #144]
  40aaac:	bl	415a14 <__fxstatat@plt+0x12924>
  40aab0:	cbz	w0, 40ab20 <__fxstatat@plt+0x7a30>
  40aab4:	bl	403030 <__errno_location@plt>
  40aab8:	ldr	w1, [x0]
  40aabc:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40aac0:	add	x0, x0, #0x825
  40aac4:	str	w1, [sp, #140]
  40aac8:	bl	403070 <gettext@plt>
  40aacc:	ldr	x8, [sp, #496]
  40aad0:	ldr	x1, [x8, #656]
  40aad4:	mov	w9, #0x4                   	// #4
  40aad8:	str	x0, [sp, #128]
  40aadc:	mov	w0, w9
  40aae0:	bl	413554 <__fxstatat@plt+0x10464>
  40aae4:	mov	w9, wzr
  40aae8:	str	x0, [sp, #120]
  40aaec:	mov	w0, w9
  40aaf0:	ldr	w1, [sp, #140]
  40aaf4:	ldr	x2, [sp, #128]
  40aaf8:	ldr	x3, [sp, #120]
  40aafc:	bl	402960 <error@plt>
  40ab00:	ldr	x8, [sp, #496]
  40ab04:	ldr	x10, [x8, #648]
  40ab08:	ldrb	w9, [x10, #36]
  40ab0c:	tbnz	w9, #0, 40ab14 <__fxstatat@plt+0x7a24>
  40ab10:	b	40ab20 <__fxstatat@plt+0x7a30>
  40ab14:	mov	w8, #0x0                   	// #0
  40ab18:	strb	w8, [sp, #1055]
  40ab1c:	b	40ae44 <__fxstatat@plt+0x7d54>
  40ab20:	ldr	x8, [sp, #496]
  40ab24:	ldr	x9, [x8, #648]
  40ab28:	ldrb	w10, [x9, #29]
  40ab2c:	tbnz	w10, #0, 40ab34 <__fxstatat@plt+0x7a44>
  40ab30:	b	40abc8 <__fxstatat@plt+0x7ad8>
  40ab34:	ldr	x8, [sp, #496]
  40ab38:	ldr	x9, [x8, #624]
  40ab3c:	ldr	w10, [x9, #24]
  40ab40:	ldr	w11, [x8, #480]
  40ab44:	cmp	w10, w11
  40ab48:	b.ne	40ab64 <__fxstatat@plt+0x7a74>  // b.any
  40ab4c:	ldr	x8, [sp, #496]
  40ab50:	ldr	x9, [x8, #624]
  40ab54:	ldr	w10, [x9, #28]
  40ab58:	ldr	w11, [x8, #484]
  40ab5c:	cmp	w10, w11
  40ab60:	b.eq	40abc8 <__fxstatat@plt+0x7ad8>  // b.none
  40ab64:	ldr	x8, [sp, #496]
  40ab68:	ldr	x0, [x8, #648]
  40ab6c:	ldr	x1, [x8, #656]
  40ab70:	ldr	w2, [x8, #596]
  40ab74:	ldr	x3, [x8, #624]
  40ab78:	ldr	x9, [x8, #632]
  40ab7c:	ldrb	w10, [x9]
  40ab80:	and	w4, w10, #0x1
  40ab84:	sub	x5, x29, #0xe0
  40ab88:	bl	40b000 <__fxstatat@plt+0x7f10>
  40ab8c:	mov	w10, #0xffffffff            	// #-1
  40ab90:	cmp	w0, w10
  40ab94:	str	w0, [sp, #116]
  40ab98:	b.eq	40abac <__fxstatat@plt+0x7abc>  // b.none
  40ab9c:	b	40aba0 <__fxstatat@plt+0x7ab0>
  40aba0:	ldr	w8, [sp, #116]
  40aba4:	cbz	w8, 40abb8 <__fxstatat@plt+0x7ac8>
  40aba8:	b	40abc8 <__fxstatat@plt+0x7ad8>
  40abac:	mov	w8, #0x0                   	// #0
  40abb0:	strb	w8, [sp, #1055]
  40abb4:	b	40ae44 <__fxstatat@plt+0x7d54>
  40abb8:	ldr	x8, [sp, #496]
  40abbc:	ldr	w9, [x8, #584]
  40abc0:	and	w9, w9, #0xfffff1ff
  40abc4:	str	w9, [x8, #584]
  40abc8:	ldr	x8, [sp, #496]
  40abcc:	ldr	x9, [x8, #648]
  40abd0:	ldrb	w10, [x9, #39]
  40abd4:	tbnz	w10, #0, 40abdc <__fxstatat@plt+0x7aec>
  40abd8:	b	40ac84 <__fxstatat@plt+0x7b94>
  40abdc:	mov	w8, #0x0                   	// #0
  40abe0:	strb	w8, [sp, #511]
  40abe4:	ldr	x9, [sp, #496]
  40abe8:	ldr	w8, [x9, #472]
  40abec:	and	w8, w8, #0x80
  40abf0:	cbnz	w8, 40ac20 <__fxstatat@plt+0x7b30>
  40abf4:	bl	4029a0 <geteuid@plt>
  40abf8:	cbz	w0, 40ac20 <__fxstatat@plt+0x7b30>
  40abfc:	ldr	x8, [sp, #496]
  40ac00:	ldr	w0, [x8, #596]
  40ac04:	ldr	x1, [x8, #656]
  40ac08:	mov	w2, #0x180                 	// #384
  40ac0c:	bl	40c308 <__fxstatat@plt+0x9218>
  40ac10:	cmp	w0, #0x0
  40ac14:	cset	w9, eq  // eq = none
  40ac18:	and	w9, w9, #0x1
  40ac1c:	strb	w9, [sp, #511]
  40ac20:	ldr	x8, [sp, #496]
  40ac24:	ldr	x0, [x8, #664]
  40ac28:	ldr	w1, [x8, #588]
  40ac2c:	ldr	x2, [x8, #656]
  40ac30:	ldr	w3, [x8, #596]
  40ac34:	ldr	x4, [x8, #648]
  40ac38:	bl	40b2d8 <__fxstatat@plt+0x81e8>
  40ac3c:	tbnz	w0, #0, 40ac5c <__fxstatat@plt+0x7b6c>
  40ac40:	ldr	x8, [sp, #496]
  40ac44:	ldr	x9, [x8, #648]
  40ac48:	ldrb	w10, [x9, #40]
  40ac4c:	tbnz	w10, #0, 40ac54 <__fxstatat@plt+0x7b64>
  40ac50:	b	40ac5c <__fxstatat@plt+0x7b6c>
  40ac54:	mov	w8, #0x0                   	// #0
  40ac58:	strb	w8, [sp, #1055]
  40ac5c:	ldrb	w8, [sp, #511]
  40ac60:	tbnz	w8, #0, 40ac68 <__fxstatat@plt+0x7b78>
  40ac64:	b	40ac84 <__fxstatat@plt+0x7b94>
  40ac68:	ldr	x8, [sp, #496]
  40ac6c:	ldr	w0, [x8, #596]
  40ac70:	ldr	x1, [x8, #656]
  40ac74:	ldr	w9, [x8, #644]
  40ac78:	ldr	w10, [x8, #640]
  40ac7c:	bic	w2, w9, w10
  40ac80:	bl	40c308 <__fxstatat@plt+0x9218>
  40ac84:	ldr	x8, [sp, #496]
  40ac88:	ldr	x0, [x8, #656]
  40ac8c:	ldr	w1, [x8, #596]
  40ac90:	ldr	x2, [x8, #624]
  40ac94:	bl	40b4fc <__fxstatat@plt+0x840c>
  40ac98:	ldr	x8, [sp, #496]
  40ac9c:	ldr	x9, [x8, #648]
  40aca0:	ldrb	w10, [x9, #30]
  40aca4:	tbnz	w10, #0, 40acbc <__fxstatat@plt+0x7bcc>
  40aca8:	ldr	x8, [sp, #496]
  40acac:	ldr	x9, [x8, #648]
  40acb0:	ldrb	w10, [x9, #24]
  40acb4:	tbnz	w10, #0, 40acbc <__fxstatat@plt+0x7bcc>
  40acb8:	b	40acfc <__fxstatat@plt+0x7c0c>
  40acbc:	ldr	x8, [sp, #496]
  40acc0:	ldr	x0, [x8, #664]
  40acc4:	ldr	w1, [x8, #588]
  40acc8:	ldr	x2, [x8, #656]
  40accc:	ldr	w3, [x8, #596]
  40acd0:	ldr	w4, [x8, #584]
  40acd4:	bl	40d8d4 <__fxstatat@plt+0xa7e4>
  40acd8:	cbz	w0, 40acf8 <__fxstatat@plt+0x7c08>
  40acdc:	ldr	x8, [sp, #496]
  40ace0:	ldr	x9, [x8, #648]
  40ace4:	ldrb	w10, [x9, #36]
  40ace8:	tbnz	w10, #0, 40acf0 <__fxstatat@plt+0x7c00>
  40acec:	b	40acf8 <__fxstatat@plt+0x7c08>
  40acf0:	mov	w8, #0x0                   	// #0
  40acf4:	strb	w8, [sp, #1055]
  40acf8:	b	40ae44 <__fxstatat@plt+0x7d54>
  40acfc:	ldr	x8, [sp, #496]
  40ad00:	ldr	x9, [x8, #648]
  40ad04:	ldrb	w10, [x9, #43]
  40ad08:	tbnz	w10, #0, 40ad10 <__fxstatat@plt+0x7c20>
  40ad0c:	b	40ad38 <__fxstatat@plt+0x7c48>
  40ad10:	ldr	x8, [sp, #496]
  40ad14:	ldr	x0, [x8, #656]
  40ad18:	ldr	w1, [x8, #596]
  40ad1c:	ldr	x9, [x8, #648]
  40ad20:	ldr	w2, [x9, #16]
  40ad24:	bl	40d9d4 <__fxstatat@plt+0xa8e4>
  40ad28:	cbz	w0, 40ad34 <__fxstatat@plt+0x7c44>
  40ad2c:	mov	w8, #0x0                   	// #0
  40ad30:	strb	w8, [sp, #1055]
  40ad34:	b	40ae44 <__fxstatat@plt+0x7d54>
  40ad38:	ldr	x8, [sp, #496]
  40ad3c:	ldr	x9, [x8, #648]
  40ad40:	ldrb	w10, [x9, #32]
  40ad44:	tbnz	w10, #0, 40ad4c <__fxstatat@plt+0x7c5c>
  40ad48:	b	40ad9c <__fxstatat@plt+0x7cac>
  40ad4c:	ldr	x8, [sp, #496]
  40ad50:	ldr	x9, [x8, #632]
  40ad54:	ldrb	w10, [x9]
  40ad58:	tbnz	w10, #0, 40ad60 <__fxstatat@plt+0x7c70>
  40ad5c:	b	40ad9c <__fxstatat@plt+0x7cac>
  40ad60:	ldr	x8, [sp, #496]
  40ad64:	ldr	x0, [x8, #656]
  40ad68:	ldr	w1, [x8, #596]
  40ad6c:	str	x0, [sp, #104]
  40ad70:	str	w1, [sp, #100]
  40ad74:	bl	408c50 <__fxstatat@plt+0x5b60>
  40ad78:	mov	w9, #0x1b6                 	// #438
  40ad7c:	bic	w2, w9, w0
  40ad80:	ldr	x0, [sp, #104]
  40ad84:	ldr	w1, [sp, #100]
  40ad88:	bl	40d9d4 <__fxstatat@plt+0xa8e4>
  40ad8c:	cbz	w0, 40ad98 <__fxstatat@plt+0x7ca8>
  40ad90:	mov	w8, #0x0                   	// #0
  40ad94:	strb	w8, [sp, #1055]
  40ad98:	b	40ae44 <__fxstatat@plt+0x7d54>
  40ad9c:	ldr	x8, [sp, #496]
  40ada0:	ldr	w9, [x8, #640]
  40ada4:	cbz	w9, 40ae44 <__fxstatat@plt+0x7d54>
  40ada8:	bl	408c50 <__fxstatat@plt+0x5b60>
  40adac:	ldr	x8, [sp, #496]
  40adb0:	ldr	w9, [x8, #640]
  40adb4:	bic	w9, w9, w0
  40adb8:	str	w9, [x8, #640]
  40adbc:	ldr	w9, [x8, #640]
  40adc0:	cbz	w9, 40ae44 <__fxstatat@plt+0x7d54>
  40adc4:	ldr	x8, [sp, #496]
  40adc8:	ldr	w0, [x8, #596]
  40adcc:	ldr	x1, [x8, #656]
  40add0:	ldr	w2, [x8, #644]
  40add4:	bl	40c308 <__fxstatat@plt+0x9218>
  40add8:	cbz	w0, 40ae44 <__fxstatat@plt+0x7d54>
  40addc:	bl	403030 <__errno_location@plt>
  40ade0:	ldr	w1, [x0]
  40ade4:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40ade8:	add	x0, x0, #0x83d
  40adec:	str	w1, [sp, #96]
  40adf0:	bl	403070 <gettext@plt>
  40adf4:	ldr	x8, [sp, #496]
  40adf8:	ldr	x1, [x8, #656]
  40adfc:	mov	w9, #0x4                   	// #4
  40ae00:	str	x0, [sp, #88]
  40ae04:	mov	w0, w9
  40ae08:	bl	413554 <__fxstatat@plt+0x10464>
  40ae0c:	mov	w9, wzr
  40ae10:	str	x0, [sp, #80]
  40ae14:	mov	w0, w9
  40ae18:	ldr	w1, [sp, #96]
  40ae1c:	ldr	x2, [sp, #88]
  40ae20:	ldr	x3, [sp, #80]
  40ae24:	bl	402960 <error@plt>
  40ae28:	ldr	x8, [sp, #496]
  40ae2c:	ldr	x10, [x8, #648]
  40ae30:	ldrb	w9, [x10, #36]
  40ae34:	tbnz	w9, #0, 40ae3c <__fxstatat@plt+0x7d4c>
  40ae38:	b	40ae44 <__fxstatat@plt+0x7d54>
  40ae3c:	mov	w8, #0x0                   	// #0
  40ae40:	strb	w8, [sp, #1055]
  40ae44:	ldr	x8, [sp, #496]
  40ae48:	ldr	w0, [x8, #596]
  40ae4c:	bl	402cb0 <close@plt>
  40ae50:	cmp	w0, #0x0
  40ae54:	cset	w9, ge  // ge = tcont
  40ae58:	tbnz	w9, #0, 40aeb0 <__fxstatat@plt+0x7dc0>
  40ae5c:	bl	403030 <__errno_location@plt>
  40ae60:	ldr	w1, [x0]
  40ae64:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40ae68:	add	x0, x0, #0xa6b
  40ae6c:	str	w1, [sp, #76]
  40ae70:	bl	403070 <gettext@plt>
  40ae74:	ldr	x8, [sp, #496]
  40ae78:	ldr	x1, [x8, #656]
  40ae7c:	mov	w9, #0x4                   	// #4
  40ae80:	str	x0, [sp, #64]
  40ae84:	mov	w0, w9
  40ae88:	bl	413554 <__fxstatat@plt+0x10464>
  40ae8c:	mov	w9, wzr
  40ae90:	str	x0, [sp, #56]
  40ae94:	mov	w0, w9
  40ae98:	ldr	w1, [sp, #76]
  40ae9c:	ldr	x2, [sp, #64]
  40aea0:	ldr	x3, [sp, #56]
  40aea4:	bl	402960 <error@plt>
  40aea8:	mov	w9, #0x0                   	// #0
  40aeac:	strb	w9, [sp, #1055]
  40aeb0:	ldr	x8, [sp, #496]
  40aeb4:	ldr	w0, [x8, #588]
  40aeb8:	bl	402cb0 <close@plt>
  40aebc:	cmp	w0, #0x0
  40aec0:	cset	w9, ge  // ge = tcont
  40aec4:	tbnz	w9, #0, 40af1c <__fxstatat@plt+0x7e2c>
  40aec8:	bl	403030 <__errno_location@plt>
  40aecc:	ldr	w1, [x0]
  40aed0:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40aed4:	add	x0, x0, #0xa6b
  40aed8:	str	w1, [sp, #52]
  40aedc:	bl	403070 <gettext@plt>
  40aee0:	ldr	x8, [sp, #496]
  40aee4:	ldr	x1, [x8, #664]
  40aee8:	mov	w9, #0x4                   	// #4
  40aeec:	str	x0, [sp, #40]
  40aef0:	mov	w0, w9
  40aef4:	bl	413554 <__fxstatat@plt+0x10464>
  40aef8:	mov	w9, wzr
  40aefc:	str	x0, [sp, #32]
  40af00:	mov	w0, w9
  40af04:	ldr	w1, [sp, #52]
  40af08:	ldr	x2, [sp, #40]
  40af0c:	ldr	x3, [sp, #32]
  40af10:	bl	402960 <error@plt>
  40af14:	mov	w9, #0x0                   	// #0
  40af18:	strb	w9, [sp, #1055]
  40af1c:	ldr	x8, [sp, #496]
  40af20:	ldr	x0, [x8, #608]
  40af24:	bl	402e10 <free@plt>
  40af28:	ldr	x8, [sp, #496]
  40af2c:	ldr	x0, [x8, #600]
  40af30:	bl	402e10 <free@plt>
  40af34:	ldrb	w9, [sp, #1055]
  40af38:	and	w9, w9, #0x1
  40af3c:	sturb	w9, [x29, #-1]
  40af40:	ldurb	w8, [x29, #-1]
  40af44:	and	w0, w8, #0x1
  40af48:	add	sp, sp, #0x580
  40af4c:	ldr	x28, [sp, #16]
  40af50:	ldp	x29, x30, [sp], #32
  40af54:	ret
  40af58:	sub	sp, sp, #0x20
  40af5c:	stp	x29, x30, [sp, #16]
  40af60:	add	x29, sp, #0x10
  40af64:	mov	x8, xzr
  40af68:	mov	x0, x8
  40af6c:	bl	4146a0 <__fxstatat@plt+0x115b0>
  40af70:	cbz	w0, 40afa4 <__fxstatat@plt+0x7eb4>
  40af74:	bl	403030 <__errno_location@plt>
  40af78:	ldr	w1, [x0]
  40af7c:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40af80:	add	x0, x0, #0xb0a
  40af84:	stur	w1, [x29, #-4]
  40af88:	bl	403070 <gettext@plt>
  40af8c:	mov	w8, #0x1                   	// #1
  40af90:	str	x0, [sp]
  40af94:	mov	w0, w8
  40af98:	ldur	w1, [x29, #-4]
  40af9c:	ldr	x2, [sp]
  40afa0:	bl	402960 <error@plt>
  40afa4:	ldp	x29, x30, [sp, #16]
  40afa8:	add	sp, sp, #0x20
  40afac:	ret
  40afb0:	sub	sp, sp, #0x30
  40afb4:	stp	x29, x30, [sp, #32]
  40afb8:	add	x29, sp, #0x20
  40afbc:	stur	x0, [x29, #-8]
  40afc0:	str	x1, [sp, #16]
  40afc4:	ldur	x0, [x29, #-8]
  40afc8:	ldr	x1, [sp, #16]
  40afcc:	bl	4162b4 <__fxstatat@plt+0x131c4>
  40afd0:	str	w0, [sp, #12]
  40afd4:	ldr	w8, [sp, #12]
  40afd8:	cbz	w8, 40aff0 <__fxstatat@plt+0x7f00>
  40afdc:	bl	403030 <__errno_location@plt>
  40afe0:	ldr	w8, [x0]
  40afe4:	cmp	w8, #0x26
  40afe8:	b.ne	40aff0 <__fxstatat@plt+0x7f00>  // b.any
  40afec:	str	wzr, [sp, #12]
  40aff0:	ldr	w0, [sp, #12]
  40aff4:	ldp	x29, x30, [sp, #32]
  40aff8:	add	sp, sp, #0x30
  40affc:	ret
  40b000:	sub	sp, sp, #0xb0
  40b004:	stp	x29, x30, [sp, #160]
  40b008:	add	x29, sp, #0xa0
  40b00c:	mov	w8, #0x1                   	// #1
  40b010:	stur	x0, [x29, #-16]
  40b014:	stur	x1, [x29, #-24]
  40b018:	stur	w2, [x29, #-28]
  40b01c:	stur	x3, [x29, #-40]
  40b020:	and	w8, w4, w8
  40b024:	sturb	w8, [x29, #-41]
  40b028:	stur	x5, [x29, #-56]
  40b02c:	ldur	x9, [x29, #-40]
  40b030:	ldr	w8, [x9, #24]
  40b034:	stur	w8, [x29, #-60]
  40b038:	ldur	x9, [x29, #-40]
  40b03c:	ldr	w8, [x9, #28]
  40b040:	stur	w8, [x29, #-64]
  40b044:	ldurb	w8, [x29, #-41]
  40b048:	tbnz	w8, #0, 40b158 <__fxstatat@plt+0x8068>
  40b04c:	ldur	x8, [x29, #-16]
  40b050:	ldrb	w9, [x8, #30]
  40b054:	tbnz	w9, #0, 40b074 <__fxstatat@plt+0x7f84>
  40b058:	ldur	x8, [x29, #-16]
  40b05c:	ldrb	w9, [x8, #24]
  40b060:	tbnz	w9, #0, 40b074 <__fxstatat@plt+0x7f84>
  40b064:	ldur	x8, [x29, #-16]
  40b068:	ldrb	w9, [x8, #43]
  40b06c:	tbnz	w9, #0, 40b074 <__fxstatat@plt+0x7f84>
  40b070:	b	40b158 <__fxstatat@plt+0x8068>
  40b074:	ldur	x8, [x29, #-56]
  40b078:	ldr	w9, [x8, #16]
  40b07c:	stur	w9, [x29, #-68]
  40b080:	ldur	x8, [x29, #-16]
  40b084:	ldrb	w9, [x8, #30]
  40b088:	tbnz	w9, #0, 40b09c <__fxstatat@plt+0x7fac>
  40b08c:	ldur	x8, [x29, #-16]
  40b090:	ldrb	w9, [x8, #24]
  40b094:	tbnz	w9, #0, 40b09c <__fxstatat@plt+0x7fac>
  40b098:	b	40b0ac <__fxstatat@plt+0x7fbc>
  40b09c:	ldur	x8, [x29, #-40]
  40b0a0:	ldr	w9, [x8, #16]
  40b0a4:	str	w9, [sp, #64]
  40b0a8:	b	40b0b8 <__fxstatat@plt+0x7fc8>
  40b0ac:	ldur	x8, [x29, #-16]
  40b0b0:	ldr	w9, [x8, #16]
  40b0b4:	str	w9, [sp, #64]
  40b0b8:	ldr	w8, [sp, #64]
  40b0bc:	stur	w8, [x29, #-72]
  40b0c0:	ldur	w8, [x29, #-68]
  40b0c4:	ldur	w9, [x29, #-72]
  40b0c8:	and	w8, w8, w9
  40b0cc:	and	w8, w8, #0x1c0
  40b0d0:	stur	w8, [x29, #-76]
  40b0d4:	ldur	x0, [x29, #-24]
  40b0d8:	ldur	w1, [x29, #-28]
  40b0dc:	ldur	w2, [x29, #-76]
  40b0e0:	bl	4117f0 <__fxstatat@plt+0xe700>
  40b0e4:	cbz	w0, 40b158 <__fxstatat@plt+0x8068>
  40b0e8:	ldur	x0, [x29, #-16]
  40b0ec:	bl	40c7e4 <__fxstatat@plt+0x96f4>
  40b0f0:	tbnz	w0, #0, 40b13c <__fxstatat@plt+0x804c>
  40b0f4:	bl	403030 <__errno_location@plt>
  40b0f8:	ldr	w1, [x0]
  40b0fc:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40b100:	add	x0, x0, #0xb3e
  40b104:	str	w1, [sp, #60]
  40b108:	bl	403070 <gettext@plt>
  40b10c:	ldur	x1, [x29, #-24]
  40b110:	mov	w8, #0x4                   	// #4
  40b114:	str	x0, [sp, #48]
  40b118:	mov	w0, w8
  40b11c:	bl	413554 <__fxstatat@plt+0x10464>
  40b120:	mov	w8, wzr
  40b124:	str	x0, [sp, #40]
  40b128:	mov	w0, w8
  40b12c:	ldr	w1, [sp, #60]
  40b130:	ldr	x2, [sp, #48]
  40b134:	ldr	x3, [sp, #40]
  40b138:	bl	402960 <error@plt>
  40b13c:	ldur	x8, [x29, #-16]
  40b140:	ldrb	w9, [x8, #36]
  40b144:	and	w9, w9, #0x1
  40b148:	mov	w10, wzr
  40b14c:	subs	w9, w10, w9
  40b150:	stur	w9, [x29, #-4]
  40b154:	b	40b2c8 <__fxstatat@plt+0x81d8>
  40b158:	ldur	w8, [x29, #-28]
  40b15c:	mov	w9, #0xffffffff            	// #-1
  40b160:	cmp	w8, w9
  40b164:	b.eq	40b1e0 <__fxstatat@plt+0x80f0>  // b.none
  40b168:	ldur	w0, [x29, #-28]
  40b16c:	ldur	w1, [x29, #-60]
  40b170:	ldur	w2, [x29, #-64]
  40b174:	bl	403080 <fchown@plt>
  40b178:	cbnz	w0, 40b188 <__fxstatat@plt+0x8098>
  40b17c:	mov	w8, #0x1                   	// #1
  40b180:	stur	w8, [x29, #-4]
  40b184:	b	40b2c8 <__fxstatat@plt+0x81d8>
  40b188:	bl	403030 <__errno_location@plt>
  40b18c:	ldr	w8, [x0]
  40b190:	cmp	w8, #0x1
  40b194:	b.eq	40b1a8 <__fxstatat@plt+0x80b8>  // b.none
  40b198:	bl	403030 <__errno_location@plt>
  40b19c:	ldr	w8, [x0]
  40b1a0:	cmp	w8, #0x16
  40b1a4:	b.ne	40b1dc <__fxstatat@plt+0x80ec>  // b.any
  40b1a8:	bl	403030 <__errno_location@plt>
  40b1ac:	ldr	w8, [x0]
  40b1b0:	str	w8, [sp, #80]
  40b1b4:	ldur	w0, [x29, #-28]
  40b1b8:	ldur	w2, [x29, #-64]
  40b1bc:	mov	w1, #0xffffffff            	// #-1
  40b1c0:	bl	403080 <fchown@plt>
  40b1c4:	str	w0, [sp, #76]
  40b1c8:	ldr	w8, [sp, #80]
  40b1cc:	str	w8, [sp, #36]
  40b1d0:	bl	403030 <__errno_location@plt>
  40b1d4:	ldr	w8, [sp, #36]
  40b1d8:	str	w8, [x0]
  40b1dc:	b	40b254 <__fxstatat@plt+0x8164>
  40b1e0:	ldur	x0, [x29, #-24]
  40b1e4:	ldur	w1, [x29, #-60]
  40b1e8:	ldur	w2, [x29, #-64]
  40b1ec:	bl	402dd0 <lchown@plt>
  40b1f0:	cbnz	w0, 40b200 <__fxstatat@plt+0x8110>
  40b1f4:	mov	w8, #0x1                   	// #1
  40b1f8:	stur	w8, [x29, #-4]
  40b1fc:	b	40b2c8 <__fxstatat@plt+0x81d8>
  40b200:	bl	403030 <__errno_location@plt>
  40b204:	ldr	w8, [x0]
  40b208:	cmp	w8, #0x1
  40b20c:	b.eq	40b220 <__fxstatat@plt+0x8130>  // b.none
  40b210:	bl	403030 <__errno_location@plt>
  40b214:	ldr	w8, [x0]
  40b218:	cmp	w8, #0x16
  40b21c:	b.ne	40b254 <__fxstatat@plt+0x8164>  // b.any
  40b220:	bl	403030 <__errno_location@plt>
  40b224:	ldr	w8, [x0]
  40b228:	str	w8, [sp, #72]
  40b22c:	ldur	x0, [x29, #-24]
  40b230:	ldur	w2, [x29, #-64]
  40b234:	mov	w1, #0xffffffff            	// #-1
  40b238:	bl	402dd0 <lchown@plt>
  40b23c:	str	w0, [sp, #68]
  40b240:	ldr	w8, [sp, #72]
  40b244:	str	w8, [sp, #32]
  40b248:	bl	403030 <__errno_location@plt>
  40b24c:	ldr	w8, [sp, #32]
  40b250:	str	w8, [x0]
  40b254:	ldur	x0, [x29, #-16]
  40b258:	bl	408bf4 <__fxstatat@plt+0x5b04>
  40b25c:	tbnz	w0, #0, 40b2c4 <__fxstatat@plt+0x81d4>
  40b260:	bl	403030 <__errno_location@plt>
  40b264:	ldr	w1, [x0]
  40b268:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40b26c:	add	x0, x0, #0x7e8
  40b270:	str	w1, [sp, #28]
  40b274:	bl	403070 <gettext@plt>
  40b278:	ldur	x1, [x29, #-24]
  40b27c:	mov	w8, #0x4                   	// #4
  40b280:	str	x0, [sp, #16]
  40b284:	mov	w0, w8
  40b288:	bl	413554 <__fxstatat@plt+0x10464>
  40b28c:	mov	w8, wzr
  40b290:	str	x0, [sp, #8]
  40b294:	mov	w0, w8
  40b298:	ldr	w1, [sp, #28]
  40b29c:	ldr	x2, [sp, #16]
  40b2a0:	ldr	x3, [sp, #8]
  40b2a4:	bl	402960 <error@plt>
  40b2a8:	ldur	x9, [x29, #-16]
  40b2ac:	ldrb	w8, [x9, #36]
  40b2b0:	tbnz	w8, #0, 40b2b8 <__fxstatat@plt+0x81c8>
  40b2b4:	b	40b2c4 <__fxstatat@plt+0x81d4>
  40b2b8:	mov	w8, #0xffffffff            	// #-1
  40b2bc:	stur	w8, [x29, #-4]
  40b2c0:	b	40b2c8 <__fxstatat@plt+0x81d8>
  40b2c4:	stur	wzr, [x29, #-4]
  40b2c8:	ldur	w0, [x29, #-4]
  40b2cc:	ldp	x29, x30, [sp, #160]
  40b2d0:	add	sp, sp, #0xb0
  40b2d4:	ret
  40b2d8:	sub	sp, sp, #0xc0
  40b2dc:	stp	x29, x30, [sp, #176]
  40b2e0:	add	x29, sp, #0xb0
  40b2e4:	stur	x0, [x29, #-8]
  40b2e8:	stur	w1, [x29, #-12]
  40b2ec:	stur	x2, [x29, #-24]
  40b2f0:	stur	w3, [x29, #-28]
  40b2f4:	stur	x4, [x29, #-40]
  40b2f8:	ldur	x8, [x29, #-40]
  40b2fc:	ldrb	w9, [x8, #35]
  40b300:	mov	w10, #0x1                   	// #1
  40b304:	stur	w10, [x29, #-76]
  40b308:	tbnz	w9, #0, 40b310 <__fxstatat@plt+0x8220>
  40b30c:	b	40b31c <__fxstatat@plt+0x822c>
  40b310:	ldur	x8, [x29, #-40]
  40b314:	ldrb	w9, [x8, #40]
  40b318:	stur	w9, [x29, #-76]
  40b31c:	ldur	w8, [x29, #-76]
  40b320:	and	w8, w8, #0x1
  40b324:	sturb	w8, [x29, #-45]
  40b328:	ldurb	w8, [x29, #-45]
  40b32c:	mov	w9, #0x0                   	// #0
  40b330:	stur	w9, [x29, #-80]
  40b334:	tbnz	w8, #0, 40b348 <__fxstatat@plt+0x8258>
  40b338:	ldur	x8, [x29, #-40]
  40b33c:	ldrb	w9, [x8, #41]
  40b340:	eor	w9, w9, #0x1
  40b344:	stur	w9, [x29, #-80]
  40b348:	ldur	w8, [x29, #-80]
  40b34c:	and	w8, w8, #0x1
  40b350:	sturb	w8, [x29, #-46]
  40b354:	ldur	x9, [x29, #-40]
  40b358:	ldrb	w8, [x9, #37]
  40b35c:	mov	w10, #0x1                   	// #1
  40b360:	stur	w10, [x29, #-84]
  40b364:	tbnz	w8, #0, 40b374 <__fxstatat@plt+0x8284>
  40b368:	ldur	x8, [x29, #-40]
  40b36c:	ldrb	w9, [x8, #33]
  40b370:	stur	w9, [x29, #-84]
  40b374:	ldur	w8, [x29, #-84]
  40b378:	and	w8, w8, #0x1
  40b37c:	sturb	w8, [x29, #-47]
  40b380:	ldurb	w8, [x29, #-45]
  40b384:	adrp	x9, 40c000 <__fxstatat@plt+0x8f10>
  40b388:	add	x9, x9, #0x910
  40b38c:	adrp	x10, 40c000 <__fxstatat@plt+0x8f10>
  40b390:	add	x10, x10, #0x840
  40b394:	tst	w8, #0x1
  40b398:	csel	x9, x10, x9, ne  // ne = any
  40b39c:	sub	x10, x29, #0x48
  40b3a0:	stur	x9, [x29, #-72]
  40b3a4:	adrp	x9, 40c000 <__fxstatat@plt+0x8f10>
  40b3a8:	add	x9, x9, #0x9fc
  40b3ac:	str	x9, [x10, #8]
  40b3b0:	adrp	x9, 40c000 <__fxstatat@plt+0x8f10>
  40b3b4:	add	x9, x9, #0xa2c
  40b3b8:	str	x9, [x10, #16]
  40b3bc:	ldur	w8, [x29, #-12]
  40b3c0:	mov	w11, wzr
  40b3c4:	cmp	w11, w8
  40b3c8:	cset	w8, gt
  40b3cc:	tbnz	w8, #0, 40b470 <__fxstatat@plt+0x8380>
  40b3d0:	ldur	w8, [x29, #-28]
  40b3d4:	mov	w9, wzr
  40b3d8:	cmp	w9, w8
  40b3dc:	cset	w8, gt
  40b3e0:	tbnz	w8, #0, 40b470 <__fxstatat@plt+0x8380>
  40b3e4:	ldur	x0, [x29, #-8]
  40b3e8:	ldur	w1, [x29, #-12]
  40b3ec:	ldur	x2, [x29, #-24]
  40b3f0:	ldur	w3, [x29, #-28]
  40b3f4:	ldurb	w8, [x29, #-47]
  40b3f8:	mov	x9, xzr
  40b3fc:	adrp	x10, 40c000 <__fxstatat@plt+0x8f10>
  40b400:	add	x10, x10, #0xa40
  40b404:	tst	w8, #0x1
  40b408:	csel	x4, x10, x9, ne  // ne = any
  40b40c:	ldurb	w8, [x29, #-45]
  40b410:	str	x0, [sp, #80]
  40b414:	str	w1, [sp, #76]
  40b418:	str	x2, [sp, #64]
  40b41c:	str	w3, [sp, #60]
  40b420:	str	x4, [sp, #48]
  40b424:	tbnz	w8, #0, 40b434 <__fxstatat@plt+0x8344>
  40b428:	ldurb	w8, [x29, #-46]
  40b42c:	tbnz	w8, #0, 40b434 <__fxstatat@plt+0x8344>
  40b430:	b	40b440 <__fxstatat@plt+0x8350>
  40b434:	sub	x8, x29, #0x48
  40b438:	str	x8, [sp, #40]
  40b43c:	b	40b448 <__fxstatat@plt+0x8358>
  40b440:	mov	x8, xzr
  40b444:	str	x8, [sp, #40]
  40b448:	ldr	x8, [sp, #40]
  40b44c:	ldr	x0, [sp, #80]
  40b450:	ldr	w1, [sp, #76]
  40b454:	ldr	x2, [sp, #64]
  40b458:	ldr	w3, [sp, #60]
  40b45c:	ldr	x4, [sp, #48]
  40b460:	mov	x5, x8
  40b464:	bl	402e50 <attr_copy_fd@plt>
  40b468:	stur	w0, [x29, #-44]
  40b46c:	b	40b4e0 <__fxstatat@plt+0x83f0>
  40b470:	ldur	x0, [x29, #-8]
  40b474:	ldur	x1, [x29, #-24]
  40b478:	ldurb	w8, [x29, #-47]
  40b47c:	mov	x9, xzr
  40b480:	adrp	x10, 40c000 <__fxstatat@plt+0x8f10>
  40b484:	add	x10, x10, #0xa40
  40b488:	tst	w8, #0x1
  40b48c:	csel	x2, x10, x9, ne  // ne = any
  40b490:	ldurb	w8, [x29, #-45]
  40b494:	str	x0, [sp, #32]
  40b498:	str	x1, [sp, #24]
  40b49c:	str	x2, [sp, #16]
  40b4a0:	tbnz	w8, #0, 40b4b0 <__fxstatat@plt+0x83c0>
  40b4a4:	ldurb	w8, [x29, #-46]
  40b4a8:	tbnz	w8, #0, 40b4b0 <__fxstatat@plt+0x83c0>
  40b4ac:	b	40b4bc <__fxstatat@plt+0x83cc>
  40b4b0:	sub	x8, x29, #0x48
  40b4b4:	str	x8, [sp, #8]
  40b4b8:	b	40b4c4 <__fxstatat@plt+0x83d4>
  40b4bc:	mov	x8, xzr
  40b4c0:	str	x8, [sp, #8]
  40b4c4:	ldr	x8, [sp, #8]
  40b4c8:	ldr	x0, [sp, #32]
  40b4cc:	ldr	x1, [sp, #24]
  40b4d0:	ldr	x2, [sp, #16]
  40b4d4:	mov	x3, x8
  40b4d8:	bl	402ed0 <attr_copy_file@plt>
  40b4dc:	stur	w0, [x29, #-44]
  40b4e0:	ldur	w8, [x29, #-44]
  40b4e4:	cmp	w8, #0x0
  40b4e8:	cset	w8, eq  // eq = none
  40b4ec:	and	w0, w8, #0x1
  40b4f0:	ldp	x29, x30, [sp, #176]
  40b4f4:	add	sp, sp, #0xc0
  40b4f8:	ret
  40b4fc:	sub	sp, sp, #0x20
  40b500:	str	x0, [sp, #24]
  40b504:	str	w1, [sp, #20]
  40b508:	str	x2, [sp, #8]
  40b50c:	add	sp, sp, #0x20
  40b510:	ret
  40b514:	sub	sp, sp, #0x20
  40b518:	stp	x29, x30, [sp, #16]
  40b51c:	add	x29, sp, #0x10
  40b520:	str	x0, [sp, #8]
  40b524:	str	w1, [sp, #4]
  40b528:	ldr	w8, [sp, #4]
  40b52c:	and	w8, w8, #0xf000
  40b530:	mov	w9, #0x1                   	// #1
  40b534:	cmp	w8, #0xa, lsl #12
  40b538:	str	w9, [sp]
  40b53c:	b.eq	40b568 <__fxstatat@plt+0x8478>  // b.none
  40b540:	bl	416e3c <__fxstatat@plt+0x13d4c>
  40b544:	mov	w8, #0x1                   	// #1
  40b548:	str	w8, [sp]
  40b54c:	tbnz	w0, #0, 40b568 <__fxstatat@plt+0x8478>
  40b550:	ldr	x0, [sp, #8]
  40b554:	mov	w1, #0x2                   	// #2
  40b558:	bl	402a70 <euidaccess@plt>
  40b55c:	cmp	w0, #0x0
  40b560:	cset	w8, eq  // eq = none
  40b564:	str	w8, [sp]
  40b568:	ldr	w8, [sp]
  40b56c:	and	w0, w8, #0x1
  40b570:	ldp	x29, x30, [sp, #16]
  40b574:	add	sp, sp, #0x20
  40b578:	ret
  40b57c:	sub	sp, sp, #0x20
  40b580:	stp	x29, x30, [sp, #16]
  40b584:	add	x29, sp, #0x10
  40b588:	mov	x8, #0x9409                	// #37897
  40b58c:	movk	x8, #0x4004, lsl #16
  40b590:	stur	w0, [x29, #-4]
  40b594:	str	w1, [sp, #8]
  40b598:	ldur	w0, [x29, #-4]
  40b59c:	ldr	w2, [sp, #8]
  40b5a0:	mov	x1, x8
  40b5a4:	bl	4030c0 <ioctl@plt>
  40b5a8:	ldp	x29, x30, [sp, #16]
  40b5ac:	add	sp, sp, #0x20
  40b5b0:	ret
  40b5b4:	sub	sp, sp, #0x20
  40b5b8:	mov	w8, wzr
  40b5bc:	ldr	w9, [x0, #56]
  40b5c0:	cmp	w8, w9
  40b5c4:	cset	w8, ge  // ge = tcont
  40b5c8:	str	x0, [sp, #24]
  40b5cc:	tbnz	w8, #0, 40b5f4 <__fxstatat@plt+0x8504>
  40b5d0:	ldr	x8, [sp, #24]
  40b5d4:	ldrsw	x9, [x8, #56]
  40b5d8:	mov	x10, #0x2000000000000000    	// #2305843009213693952
  40b5dc:	cmp	x9, x10
  40b5e0:	b.hi	40b5f4 <__fxstatat@plt+0x8504>  // b.pmore
  40b5e4:	ldr	x8, [sp, #24]
  40b5e8:	ldr	w9, [x8, #56]
  40b5ec:	str	w9, [sp, #20]
  40b5f0:	b	40b5fc <__fxstatat@plt+0x850c>
  40b5f4:	mov	w8, #0x200                 	// #512
  40b5f8:	str	w8, [sp, #20]
  40b5fc:	ldr	w8, [sp, #20]
  40b600:	mov	w9, #0x20000               	// #131072
  40b604:	cmp	w9, w8
  40b608:	b.le	40b618 <__fxstatat@plt+0x8528>
  40b60c:	mov	w8, #0x20000               	// #131072
  40b610:	str	w8, [sp, #16]
  40b614:	b	40b664 <__fxstatat@plt+0x8574>
  40b618:	ldr	x8, [sp, #24]
  40b61c:	ldr	w9, [x8, #56]
  40b620:	mov	w10, wzr
  40b624:	cmp	w10, w9
  40b628:	cset	w9, ge  // ge = tcont
  40b62c:	tbnz	w9, #0, 40b654 <__fxstatat@plt+0x8564>
  40b630:	ldr	x8, [sp, #24]
  40b634:	ldrsw	x9, [x8, #56]
  40b638:	mov	x10, #0x2000000000000000    	// #2305843009213693952
  40b63c:	cmp	x9, x10
  40b640:	b.hi	40b654 <__fxstatat@plt+0x8564>  // b.pmore
  40b644:	ldr	x8, [sp, #24]
  40b648:	ldr	w9, [x8, #56]
  40b64c:	str	w9, [sp, #12]
  40b650:	b	40b65c <__fxstatat@plt+0x856c>
  40b654:	mov	w8, #0x200                 	// #512
  40b658:	str	w8, [sp, #12]
  40b65c:	ldr	w8, [sp, #12]
  40b660:	str	w8, [sp, #16]
  40b664:	ldr	w8, [sp, #16]
  40b668:	mov	w0, w8
  40b66c:	sxtw	x0, w0
  40b670:	add	sp, sp, #0x20
  40b674:	ret
  40b678:	sub	sp, sp, #0x10
  40b67c:	str	x0, [sp, #8]
  40b680:	ldr	x8, [sp, #8]
  40b684:	ldr	w9, [x8, #16]
  40b688:	and	w9, w9, #0xf000
  40b68c:	mov	w10, #0x0                   	// #0
  40b690:	cmp	w9, #0x8, lsl #12
  40b694:	str	w10, [sp, #4]
  40b698:	b.ne	40b6c0 <__fxstatat@plt+0x85d0>  // b.any
  40b69c:	ldr	x8, [sp, #8]
  40b6a0:	ldr	x8, [x8, #64]
  40b6a4:	ldr	x9, [sp, #8]
  40b6a8:	ldr	x9, [x9, #48]
  40b6ac:	mov	x10, #0x200                 	// #512
  40b6b0:	sdiv	x9, x9, x10
  40b6b4:	cmp	x8, x9
  40b6b8:	cset	w11, lt  // lt = tstop
  40b6bc:	str	w11, [sp, #4]
  40b6c0:	ldr	w8, [sp, #4]
  40b6c4:	and	w0, w8, #0x1
  40b6c8:	add	sp, sp, #0x10
  40b6cc:	ret
  40b6d0:	sub	sp, sp, #0x20
  40b6d4:	mov	x8, xzr
  40b6d8:	str	x0, [sp, #24]
  40b6dc:	str	x1, [sp, #16]
  40b6e0:	ldr	x9, [sp, #24]
  40b6e4:	str	x9, [sp, #8]
  40b6e8:	ldr	x9, [sp, #8]
  40b6ec:	ldr	x10, [sp, #16]
  40b6f0:	add	x9, x9, x10
  40b6f4:	mov	x10, #0xffffffffffffffff    	// #-1
  40b6f8:	add	x9, x9, x10
  40b6fc:	str	x9, [sp]
  40b700:	ldr	x9, [sp]
  40b704:	ldr	x10, [sp]
  40b708:	ldr	x11, [sp, #16]
  40b70c:	udiv	x12, x10, x11
  40b710:	mul	x11, x12, x11
  40b714:	subs	x10, x10, x11
  40b718:	subs	x8, x8, x10
  40b71c:	add	x0, x9, x8
  40b720:	add	sp, sp, #0x20
  40b724:	ret
  40b728:	sub	sp, sp, #0x1d0
  40b72c:	stp	x29, x30, [sp, #432]
  40b730:	str	x28, [sp, #448]
  40b734:	add	x29, sp, #0x1b0
  40b738:	sub	x8, x29, #0x48
  40b73c:	ldr	x9, [x29, #32]
  40b740:	ldr	x10, [x29, #40]
  40b744:	mov	w11, #0x0                   	// #0
  40b748:	mov	w12, #0x1                   	// #1
  40b74c:	sub	x13, x29, #0x80
  40b750:	str	w0, [x8, #64]
  40b754:	str	w1, [x8, #60]
  40b758:	str	x2, [x8, #48]
  40b75c:	str	x3, [x8, #40]
  40b760:	str	x4, [x8, #32]
  40b764:	str	x5, [x8, #24]
  40b768:	str	w6, [x8, #20]
  40b76c:	str	x7, [x8, #8]
  40b770:	str	x9, [x8]
  40b774:	stur	x10, [x29, #-80]
  40b778:	stur	xzr, [x29, #-136]
  40b77c:	stur	xzr, [x29, #-144]
  40b780:	stur	xzr, [x29, #-152]
  40b784:	ldr	w0, [x8, #64]
  40b788:	mov	x1, x13
  40b78c:	str	x8, [sp, #216]
  40b790:	str	w11, [sp, #212]
  40b794:	str	w12, [sp, #208]
  40b798:	bl	40cda4 <__fxstatat@plt+0x9cb4>
  40b79c:	ldur	x8, [x29, #-80]
  40b7a0:	ldr	w11, [sp, #212]
  40b7a4:	strb	w11, [x8]
  40b7a8:	ldr	w12, [sp, #208]
  40b7ac:	sturb	w12, [x29, #-153]
  40b7b0:	sub	x0, x29, #0x80
  40b7b4:	bl	40ce38 <__fxstatat@plt+0x9d48>
  40b7b8:	and	w8, w0, #0x1
  40b7bc:	sturb	w8, [x29, #-154]
  40b7c0:	ldurb	w8, [x29, #-154]
  40b7c4:	tbnz	w8, #0, 40b86c <__fxstatat@plt+0x877c>
  40b7c8:	sub	x8, x29, #0x80
  40b7cc:	ldrb	w9, [x8, #33]
  40b7d0:	tbnz	w9, #0, 40b7d8 <__fxstatat@plt+0x86e8>
  40b7d4:	b	40b7dc <__fxstatat@plt+0x86ec>
  40b7d8:	b	40bcc8 <__fxstatat@plt+0x8bd8>
  40b7dc:	sub	x8, x29, #0x80
  40b7e0:	ldrb	w9, [x8, #32]
  40b7e4:	tbnz	w9, #0, 40b7ec <__fxstatat@plt+0x86fc>
  40b7e8:	b	40b808 <__fxstatat@plt+0x8718>
  40b7ec:	ldur	x8, [x29, #-80]
  40b7f0:	mov	w9, #0x1                   	// #1
  40b7f4:	strb	w9, [x8]
  40b7f8:	mov	w9, wzr
  40b7fc:	and	w9, w9, #0x1
  40b800:	sturb	w9, [x29, #-1]
  40b804:	b	40be3c <__fxstatat@plt+0x8d4c>
  40b808:	bl	403030 <__errno_location@plt>
  40b80c:	ldr	w1, [x0]
  40b810:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40b814:	add	x0, x0, #0xa7e
  40b818:	str	w1, [sp, #204]
  40b81c:	bl	403070 <gettext@plt>
  40b820:	ldr	x8, [sp, #216]
  40b824:	ldr	x2, [x8, #8]
  40b828:	mov	w9, wzr
  40b82c:	str	x0, [sp, #192]
  40b830:	mov	w0, w9
  40b834:	mov	w1, #0x3                   	// #3
  40b838:	str	w9, [sp, #188]
  40b83c:	bl	4136d0 <__fxstatat@plt+0x105e0>
  40b840:	ldr	w9, [sp, #188]
  40b844:	str	x0, [sp, #176]
  40b848:	mov	w0, w9
  40b84c:	ldr	w1, [sp, #204]
  40b850:	ldr	x2, [sp, #192]
  40b854:	ldr	x3, [sp, #176]
  40b858:	bl	402960 <error@plt>
  40b85c:	mov	w9, wzr
  40b860:	and	w9, w9, #0x1
  40b864:	sturb	w9, [x29, #-1]
  40b868:	b	40be3c <__fxstatat@plt+0x8d4c>
  40b86c:	mov	w8, #0x0                   	// #0
  40b870:	sturb	w8, [x29, #-155]
  40b874:	stur	wzr, [x29, #-160]
  40b878:	ldur	w8, [x29, #-160]
  40b87c:	mov	w9, w8
  40b880:	ldur	x10, [x29, #-104]
  40b884:	mov	w8, #0x1                   	// #1
  40b888:	cmp	x9, x10
  40b88c:	str	w8, [sp, #172]
  40b890:	b.cc	40b89c <__fxstatat@plt+0x87ac>  // b.lo, b.ul, b.last
  40b894:	ldurb	w8, [x29, #-155]
  40b898:	str	w8, [sp, #172]
  40b89c:	ldr	w8, [sp, #172]
  40b8a0:	tbnz	w8, #0, 40b8a8 <__fxstatat@plt+0x87b8>
  40b8a4:	b	40bcb0 <__fxstatat@plt+0x8bc0>
  40b8a8:	ldur	w8, [x29, #-160]
  40b8ac:	mov	w9, w8
  40b8b0:	ldur	x10, [x29, #-104]
  40b8b4:	cmp	x9, x10
  40b8b8:	b.cs	40b8fc <__fxstatat@plt+0x880c>  // b.hs, b.nlast
  40b8bc:	sub	x8, x29, #0x80
  40b8c0:	ldr	x9, [x8, #40]
  40b8c4:	ldur	w10, [x29, #-160]
  40b8c8:	mov	w11, w10
  40b8cc:	mov	x12, #0x18                  	// #24
  40b8d0:	mul	x11, x12, x11
  40b8d4:	ldr	x9, [x9, x11]
  40b8d8:	stur	x9, [x29, #-168]
  40b8dc:	ldr	x8, [x8, #40]
  40b8e0:	ldur	w10, [x29, #-160]
  40b8e4:	mov	w9, w10
  40b8e8:	mul	x9, x12, x9
  40b8ec:	add	x8, x8, x9
  40b8f0:	ldr	x8, [x8, #8]
  40b8f4:	stur	x8, [x29, #-176]
  40b8f8:	b	40b938 <__fxstatat@plt+0x8848>
  40b8fc:	ldur	w8, [x29, #-160]
  40b900:	subs	w8, w8, #0x1
  40b904:	stur	w8, [x29, #-160]
  40b908:	ldur	x9, [x29, #-136]
  40b90c:	sub	x10, x29, #0x80
  40b910:	ldr	x10, [x10, #40]
  40b914:	ldur	w8, [x29, #-160]
  40b918:	mov	w11, w8
  40b91c:	mov	x12, #0x18                  	// #24
  40b920:	mul	x11, x12, x11
  40b924:	add	x10, x10, x11
  40b928:	ldr	x10, [x10, #8]
  40b92c:	add	x9, x9, x10
  40b930:	stur	x9, [x29, #-168]
  40b934:	stur	xzr, [x29, #-176]
  40b938:	ldr	x8, [sp, #216]
  40b93c:	ldr	x9, [x8, #24]
  40b940:	ldur	x10, [x29, #-168]
  40b944:	ldur	x11, [x29, #-176]
  40b948:	add	x10, x10, x11
  40b94c:	cmp	x9, x10
  40b950:	b.ge	40b988 <__fxstatat@plt+0x8898>  // b.tcont
  40b954:	ldr	x8, [sp, #216]
  40b958:	ldr	x9, [x8, #24]
  40b95c:	ldur	x10, [x29, #-168]
  40b960:	cmp	x9, x10
  40b964:	b.ge	40b974 <__fxstatat@plt+0x8884>  // b.tcont
  40b968:	ldr	x8, [sp, #216]
  40b96c:	ldr	x9, [x8, #24]
  40b970:	stur	x9, [x29, #-168]
  40b974:	ldr	x8, [sp, #216]
  40b978:	ldr	x9, [x8, #24]
  40b97c:	ldur	x10, [x29, #-168]
  40b980:	subs	x9, x9, x10
  40b984:	stur	x9, [x29, #-176]
  40b988:	ldur	x8, [x29, #-168]
  40b98c:	ldur	x9, [x29, #-136]
  40b990:	subs	x8, x8, x9
  40b994:	ldur	x9, [x29, #-144]
  40b998:	subs	x8, x8, x9
  40b99c:	stur	x8, [x29, #-184]
  40b9a0:	mov	w10, #0x0                   	// #0
  40b9a4:	sturb	w10, [x29, #-153]
  40b9a8:	ldur	x8, [x29, #-184]
  40b9ac:	cbz	x8, 40bb9c <__fxstatat@plt+0x8aac>
  40b9b0:	ldr	x8, [sp, #216]
  40b9b4:	ldr	w0, [x8, #64]
  40b9b8:	ldur	x1, [x29, #-168]
  40b9bc:	mov	w9, wzr
  40b9c0:	mov	w2, w9
  40b9c4:	bl	402a80 <lseek@plt>
  40b9c8:	cmp	x0, #0x0
  40b9cc:	cset	w9, ge  // ge = tcont
  40b9d0:	tbnz	w9, #0, 40ba38 <__fxstatat@plt+0x8948>
  40b9d4:	bl	403030 <__errno_location@plt>
  40b9d8:	ldr	w1, [x0]
  40b9dc:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40b9e0:	add	x0, x0, #0xa9d
  40b9e4:	str	w1, [sp, #168]
  40b9e8:	bl	403070 <gettext@plt>
  40b9ec:	ldr	x8, [sp, #216]
  40b9f0:	ldr	x1, [x8, #8]
  40b9f4:	mov	w9, #0x4                   	// #4
  40b9f8:	str	x0, [sp, #160]
  40b9fc:	mov	w0, w9
  40ba00:	bl	413554 <__fxstatat@plt+0x10464>
  40ba04:	mov	w9, wzr
  40ba08:	str	x0, [sp, #152]
  40ba0c:	mov	w0, w9
  40ba10:	ldr	w1, [sp, #168]
  40ba14:	ldr	x2, [sp, #160]
  40ba18:	ldr	x3, [sp, #152]
  40ba1c:	bl	402960 <error@plt>
  40ba20:	sub	x0, x29, #0x80
  40ba24:	bl	40c368 <__fxstatat@plt+0x9278>
  40ba28:	mov	w8, wzr
  40ba2c:	and	w8, w8, #0x1
  40ba30:	sturb	w8, [x29, #-1]
  40ba34:	b	40be3c <__fxstatat@plt+0x8d4c>
  40ba38:	ldurb	w8, [x29, #-155]
  40ba3c:	tbnz	w8, #0, 40ba44 <__fxstatat@plt+0x8954>
  40ba40:	b	40ba54 <__fxstatat@plt+0x8964>
  40ba44:	ldr	x8, [sp, #216]
  40ba48:	ldr	w9, [x8, #20]
  40ba4c:	cmp	w9, #0x3
  40ba50:	b.eq	40ba6c <__fxstatat@plt+0x897c>  // b.none
  40ba54:	ldurb	w8, [x29, #-155]
  40ba58:	tbnz	w8, #0, 40baa4 <__fxstatat@plt+0x89b4>
  40ba5c:	ldr	x8, [sp, #216]
  40ba60:	ldr	w9, [x8, #20]
  40ba64:	cmp	w9, #0x1
  40ba68:	b.eq	40baa4 <__fxstatat@plt+0x89b4>  // b.none
  40ba6c:	ldr	x8, [sp, #216]
  40ba70:	ldr	w0, [x8, #60]
  40ba74:	ldr	x1, [x8]
  40ba78:	ldr	w9, [x8, #20]
  40ba7c:	cmp	w9, #0x3
  40ba80:	cset	w9, eq  // eq = none
  40ba84:	ldur	x3, [x29, #-184]
  40ba88:	and	w2, w9, #0x1
  40ba8c:	bl	40c3ac <__fxstatat@plt+0x92bc>
  40ba90:	tbnz	w0, #0, 40ba98 <__fxstatat@plt+0x89a8>
  40ba94:	b	40ba20 <__fxstatat@plt+0x8930>
  40ba98:	mov	w8, #0x1                   	// #1
  40ba9c:	sturb	w8, [x29, #-153]
  40baa0:	b	40bb9c <__fxstatat@plt+0x8aac>
  40baa4:	ldur	x8, [x29, #-184]
  40baa8:	stur	x8, [x29, #-192]
  40baac:	ldurb	w9, [x29, #-155]
  40bab0:	tbnz	w9, #0, 40bab8 <__fxstatat@plt+0x89c8>
  40bab4:	b	40bafc <__fxstatat@plt+0x8a0c>
  40bab8:	ldr	x8, [sp, #216]
  40babc:	ldr	x9, [x8, #24]
  40bac0:	ldur	x10, [x29, #-152]
  40bac4:	subs	x9, x9, x10
  40bac8:	ldur	x10, [x29, #-184]
  40bacc:	cmp	x9, x10
  40bad0:	b.ge	40baec <__fxstatat@plt+0x89fc>  // b.tcont
  40bad4:	ldr	x8, [sp, #216]
  40bad8:	ldr	x9, [x8, #24]
  40badc:	ldur	x10, [x29, #-152]
  40bae0:	subs	x9, x9, x10
  40bae4:	str	x9, [sp, #144]
  40bae8:	b	40baf4 <__fxstatat@plt+0x8a04>
  40baec:	ldur	x8, [x29, #-184]
  40baf0:	str	x8, [sp, #144]
  40baf4:	ldr	x8, [sp, #144]
  40baf8:	stur	x8, [x29, #-192]
  40bafc:	ldr	x8, [sp, #216]
  40bb00:	ldr	w0, [x8, #60]
  40bb04:	ldur	x1, [x29, #-192]
  40bb08:	bl	40c4f4 <__fxstatat@plt+0x9404>
  40bb0c:	tbnz	w0, #0, 40bb68 <__fxstatat@plt+0x8a78>
  40bb10:	bl	403030 <__errno_location@plt>
  40bb14:	ldr	w1, [x0]
  40bb18:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40bb1c:	add	x0, x0, #0xaad
  40bb20:	str	w1, [sp, #140]
  40bb24:	bl	403070 <gettext@plt>
  40bb28:	ldr	x8, [sp, #216]
  40bb2c:	ldr	x2, [x8]
  40bb30:	mov	w9, wzr
  40bb34:	str	x0, [sp, #128]
  40bb38:	mov	w0, w9
  40bb3c:	mov	w1, #0x3                   	// #3
  40bb40:	str	w9, [sp, #124]
  40bb44:	bl	4136d0 <__fxstatat@plt+0x105e0>
  40bb48:	ldr	w9, [sp, #124]
  40bb4c:	str	x0, [sp, #112]
  40bb50:	mov	w0, w9
  40bb54:	ldr	w1, [sp, #140]
  40bb58:	ldr	x2, [sp, #128]
  40bb5c:	ldr	x3, [sp, #112]
  40bb60:	bl	402960 <error@plt>
  40bb64:	b	40ba20 <__fxstatat@plt+0x8930>
  40bb68:	ldr	x8, [sp, #216]
  40bb6c:	ldr	x9, [x8, #24]
  40bb70:	ldur	x10, [x29, #-168]
  40bb74:	cmp	x9, x10
  40bb78:	b.ge	40bb8c <__fxstatat@plt+0x8a9c>  // b.tcont
  40bb7c:	ldr	x8, [sp, #216]
  40bb80:	ldr	x9, [x8, #24]
  40bb84:	str	x9, [sp, #104]
  40bb88:	b	40bb94 <__fxstatat@plt+0x8aa4>
  40bb8c:	ldur	x8, [x29, #-168]
  40bb90:	str	x8, [sp, #104]
  40bb94:	ldr	x8, [sp, #104]
  40bb98:	stur	x8, [x29, #-152]
  40bb9c:	ldur	x8, [x29, #-168]
  40bba0:	stur	x8, [x29, #-136]
  40bba4:	mov	w9, #0x0                   	// #0
  40bba8:	sturb	w9, [x29, #-155]
  40bbac:	ldur	x8, [x29, #-176]
  40bbb0:	stur	x8, [x29, #-144]
  40bbb4:	ldr	x8, [sp, #216]
  40bbb8:	ldr	w0, [x8, #64]
  40bbbc:	ldr	w1, [x8, #60]
  40bbc0:	ldr	x2, [x8, #48]
  40bbc4:	ldr	x3, [x8, #40]
  40bbc8:	ldr	w9, [x8, #20]
  40bbcc:	cmp	w9, #0x3
  40bbd0:	str	w0, [sp, #100]
  40bbd4:	str	w1, [sp, #96]
  40bbd8:	str	x2, [sp, #88]
  40bbdc:	str	x3, [sp, #80]
  40bbe0:	b.ne	40bbf4 <__fxstatat@plt+0x8b04>  // b.any
  40bbe4:	ldr	x8, [sp, #216]
  40bbe8:	ldr	x9, [x8, #32]
  40bbec:	str	x9, [sp, #72]
  40bbf0:	b	40bbfc <__fxstatat@plt+0x8b0c>
  40bbf4:	mov	x8, xzr
  40bbf8:	str	x8, [sp, #72]
  40bbfc:	ldr	x8, [sp, #72]
  40bc00:	ldr	x9, [sp, #216]
  40bc04:	ldr	x6, [x9, #8]
  40bc08:	ldr	x7, [x9]
  40bc0c:	ldur	x10, [x29, #-176]
  40bc10:	ldr	w0, [sp, #100]
  40bc14:	ldr	w1, [sp, #96]
  40bc18:	ldr	x2, [sp, #88]
  40bc1c:	ldr	x3, [sp, #80]
  40bc20:	mov	x4, x8
  40bc24:	mov	w11, #0x1                   	// #1
  40bc28:	and	w5, w11, #0x1
  40bc2c:	mov	x8, sp
  40bc30:	str	x10, [x8]
  40bc34:	mov	x8, sp
  40bc38:	sub	x10, x29, #0xc8
  40bc3c:	str	x10, [x8, #8]
  40bc40:	mov	x8, sp
  40bc44:	sub	x10, x29, #0xc9
  40bc48:	str	x10, [x8, #16]
  40bc4c:	bl	40be54 <__fxstatat@plt+0x8d64>
  40bc50:	tbnz	w0, #0, 40bc58 <__fxstatat@plt+0x8b68>
  40bc54:	b	40ba20 <__fxstatat@plt+0x8930>
  40bc58:	ldur	x8, [x29, #-168]
  40bc5c:	ldur	x9, [x29, #-200]
  40bc60:	add	x8, x8, x9
  40bc64:	stur	x8, [x29, #-152]
  40bc68:	ldur	x8, [x29, #-200]
  40bc6c:	cbz	x8, 40bc7c <__fxstatat@plt+0x8b8c>
  40bc70:	ldurb	w8, [x29, #-201]
  40bc74:	and	w8, w8, #0x1
  40bc78:	sturb	w8, [x29, #-153]
  40bc7c:	ldur	x8, [x29, #-152]
  40bc80:	ldr	x9, [sp, #216]
  40bc84:	ldr	x10, [x9, #24]
  40bc88:	cmp	x8, x10
  40bc8c:	b.ne	40bca0 <__fxstatat@plt+0x8bb0>  // b.any
  40bc90:	sub	x8, x29, #0x80
  40bc94:	mov	w9, #0x1                   	// #1
  40bc98:	strb	w9, [x8, #33]
  40bc9c:	b	40bcb0 <__fxstatat@plt+0x8bc0>
  40bca0:	ldur	w8, [x29, #-160]
  40bca4:	add	w8, w8, #0x1
  40bca8:	stur	w8, [x29, #-160]
  40bcac:	b	40b878 <__fxstatat@plt+0x8788>
  40bcb0:	sub	x0, x29, #0x80
  40bcb4:	bl	40c368 <__fxstatat@plt+0x9278>
  40bcb8:	sub	x8, x29, #0x80
  40bcbc:	ldrb	w9, [x8, #33]
  40bcc0:	eor	w9, w9, #0x1
  40bcc4:	tbnz	w9, #0, 40b7b0 <__fxstatat@plt+0x86c0>
  40bcc8:	ldur	x8, [x29, #-152]
  40bccc:	ldr	x9, [sp, #216]
  40bcd0:	ldr	x10, [x9, #24]
  40bcd4:	cmp	x8, x10
  40bcd8:	b.lt	40bce8 <__fxstatat@plt+0x8bf8>  // b.tstop
  40bcdc:	ldurb	w8, [x29, #-153]
  40bce0:	tbnz	w8, #0, 40bce8 <__fxstatat@plt+0x8bf8>
  40bce4:	b	40bd88 <__fxstatat@plt+0x8c98>
  40bce8:	ldr	x8, [sp, #216]
  40bcec:	ldr	w9, [x8, #20]
  40bcf0:	cmp	w9, #0x1
  40bcf4:	b.eq	40bd10 <__fxstatat@plt+0x8c20>  // b.none
  40bcf8:	ldr	x8, [sp, #216]
  40bcfc:	ldr	w0, [x8, #60]
  40bd00:	ldr	x1, [x8, #24]
  40bd04:	bl	402fa0 <ftruncate@plt>
  40bd08:	cbnz	w0, 40bd2c <__fxstatat@plt+0x8c3c>
  40bd0c:	b	40bd88 <__fxstatat@plt+0x8c98>
  40bd10:	ldr	x8, [sp, #216]
  40bd14:	ldr	w0, [x8, #60]
  40bd18:	ldr	x9, [x8, #24]
  40bd1c:	ldur	x10, [x29, #-152]
  40bd20:	subs	x1, x9, x10
  40bd24:	bl	40c4f4 <__fxstatat@plt+0x9404>
  40bd28:	tbnz	w0, #0, 40bd88 <__fxstatat@plt+0x8c98>
  40bd2c:	bl	403030 <__errno_location@plt>
  40bd30:	ldr	w1, [x0]
  40bd34:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40bd38:	add	x0, x0, #0xa57
  40bd3c:	str	w1, [sp, #68]
  40bd40:	bl	403070 <gettext@plt>
  40bd44:	ldr	x8, [sp, #216]
  40bd48:	ldr	x1, [x8]
  40bd4c:	mov	w9, #0x4                   	// #4
  40bd50:	str	x0, [sp, #56]
  40bd54:	mov	w0, w9
  40bd58:	bl	413554 <__fxstatat@plt+0x10464>
  40bd5c:	mov	w9, wzr
  40bd60:	str	x0, [sp, #48]
  40bd64:	mov	w0, w9
  40bd68:	ldr	w1, [sp, #68]
  40bd6c:	ldr	x2, [sp, #56]
  40bd70:	ldr	x3, [sp, #48]
  40bd74:	bl	402960 <error@plt>
  40bd78:	mov	w9, wzr
  40bd7c:	and	w9, w9, #0x1
  40bd80:	sturb	w9, [x29, #-1]
  40bd84:	b	40be3c <__fxstatat@plt+0x8d4c>
  40bd88:	ldr	x8, [sp, #216]
  40bd8c:	ldr	w9, [x8, #20]
  40bd90:	cmp	w9, #0x3
  40bd94:	b.ne	40be30 <__fxstatat@plt+0x8d40>  // b.any
  40bd98:	ldur	x8, [x29, #-152]
  40bd9c:	ldr	x9, [sp, #216]
  40bda0:	ldr	x10, [x9, #24]
  40bda4:	cmp	x8, x10
  40bda8:	b.ge	40be30 <__fxstatat@plt+0x8d40>  // b.tcont
  40bdac:	ldr	x8, [sp, #216]
  40bdb0:	ldr	w0, [x8, #60]
  40bdb4:	ldur	x1, [x29, #-152]
  40bdb8:	ldr	x9, [x8, #24]
  40bdbc:	ldur	x10, [x29, #-152]
  40bdc0:	subs	x2, x9, x10
  40bdc4:	bl	40c604 <__fxstatat@plt+0x9514>
  40bdc8:	cmp	w0, #0x0
  40bdcc:	cset	w11, ge  // ge = tcont
  40bdd0:	tbnz	w11, #0, 40be30 <__fxstatat@plt+0x8d40>
  40bdd4:	bl	403030 <__errno_location@plt>
  40bdd8:	ldr	w1, [x0]
  40bddc:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40bde0:	add	x0, x0, #0xabe
  40bde4:	str	w1, [sp, #44]
  40bde8:	bl	403070 <gettext@plt>
  40bdec:	ldr	x8, [sp, #216]
  40bdf0:	ldr	x1, [x8]
  40bdf4:	mov	w9, #0x4                   	// #4
  40bdf8:	str	x0, [sp, #32]
  40bdfc:	mov	w0, w9
  40be00:	bl	413554 <__fxstatat@plt+0x10464>
  40be04:	mov	w9, wzr
  40be08:	str	x0, [sp, #24]
  40be0c:	mov	w0, w9
  40be10:	ldr	w1, [sp, #44]
  40be14:	ldr	x2, [sp, #32]
  40be18:	ldr	x3, [sp, #24]
  40be1c:	bl	402960 <error@plt>
  40be20:	mov	w9, wzr
  40be24:	and	w9, w9, #0x1
  40be28:	sturb	w9, [x29, #-1]
  40be2c:	b	40be3c <__fxstatat@plt+0x8d4c>
  40be30:	mov	w8, #0x1                   	// #1
  40be34:	and	w8, w8, #0x1
  40be38:	sturb	w8, [x29, #-1]
  40be3c:	ldurb	w8, [x29, #-1]
  40be40:	and	w0, w8, #0x1
  40be44:	ldr	x28, [sp, #448]
  40be48:	ldp	x29, x30, [sp, #432]
  40be4c:	add	sp, sp, #0x1d0
  40be50:	ret
  40be54:	sub	sp, sp, #0x130
  40be58:	stp	x29, x30, [sp, #272]
  40be5c:	str	x28, [sp, #288]
  40be60:	add	x29, sp, #0x110
  40be64:	sub	x8, x29, #0x8
  40be68:	ldr	x9, [x29, #32]
  40be6c:	ldr	x10, [x29, #40]
  40be70:	ldr	x11, [x29, #48]
  40be74:	mov	w12, #0x0                   	// #0
  40be78:	str	w0, [x8]
  40be7c:	stur	w1, [x29, #-12]
  40be80:	stur	x2, [x29, #-24]
  40be84:	stur	x3, [x29, #-32]
  40be88:	stur	x4, [x29, #-40]
  40be8c:	and	w13, w5, #0x1
  40be90:	sturb	w13, [x29, #-41]
  40be94:	stur	x6, [x29, #-56]
  40be98:	stur	x7, [x29, #-64]
  40be9c:	stur	x9, [x29, #-72]
  40bea0:	stur	x10, [x29, #-80]
  40bea4:	stur	x11, [x29, #-88]
  40bea8:	ldur	x9, [x29, #-88]
  40beac:	strb	w12, [x9]
  40beb0:	ldur	x9, [x29, #-80]
  40beb4:	str	xzr, [x9]
  40beb8:	sturb	w12, [x29, #-89]
  40bebc:	stur	xzr, [x29, #-104]
  40bec0:	str	x8, [sp, #120]
  40bec4:	ldur	x8, [x29, #-72]
  40bec8:	cbz	x8, 40c2ac <__fxstatat@plt+0x91bc>
  40becc:	ldr	x8, [sp, #120]
  40bed0:	ldr	w0, [x8]
  40bed4:	ldur	x1, [x29, #-24]
  40bed8:	ldur	x9, [x29, #-72]
  40bedc:	ldur	x10, [x29, #-32]
  40bee0:	cmp	x9, x10
  40bee4:	str	w0, [sp, #116]
  40bee8:	str	x1, [sp, #104]
  40beec:	b.cs	40befc <__fxstatat@plt+0x8e0c>  // b.hs, b.nlast
  40bef0:	ldur	x8, [x29, #-72]
  40bef4:	str	x8, [sp, #96]
  40bef8:	b	40bf04 <__fxstatat@plt+0x8e14>
  40befc:	ldur	x8, [x29, #-32]
  40bf00:	str	x8, [sp, #96]
  40bf04:	ldr	x8, [sp, #96]
  40bf08:	ldr	w0, [sp, #116]
  40bf0c:	ldr	x1, [sp, #104]
  40bf10:	mov	x2, x8
  40bf14:	bl	402f30 <read@plt>
  40bf18:	stur	x0, [x29, #-112]
  40bf1c:	ldur	x8, [x29, #-112]
  40bf20:	cmp	x8, #0x0
  40bf24:	cset	w9, ge  // ge = tcont
  40bf28:	tbnz	w9, #0, 40bf98 <__fxstatat@plt+0x8ea8>
  40bf2c:	bl	403030 <__errno_location@plt>
  40bf30:	ldr	w8, [x0]
  40bf34:	cmp	w8, #0x4
  40bf38:	b.ne	40bf40 <__fxstatat@plt+0x8e50>  // b.any
  40bf3c:	b	40bec4 <__fxstatat@plt+0x8dd4>
  40bf40:	bl	403030 <__errno_location@plt>
  40bf44:	ldr	w1, [x0]
  40bf48:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40bf4c:	add	x0, x0, #0xad4
  40bf50:	str	w1, [sp, #92]
  40bf54:	bl	403070 <gettext@plt>
  40bf58:	ldur	x1, [x29, #-56]
  40bf5c:	mov	w8, #0x4                   	// #4
  40bf60:	str	x0, [sp, #80]
  40bf64:	mov	w0, w8
  40bf68:	bl	413554 <__fxstatat@plt+0x10464>
  40bf6c:	mov	w8, wzr
  40bf70:	str	x0, [sp, #72]
  40bf74:	mov	w0, w8
  40bf78:	ldr	w1, [sp, #92]
  40bf7c:	ldr	x2, [sp, #80]
  40bf80:	ldr	x3, [sp, #72]
  40bf84:	bl	402960 <error@plt>
  40bf88:	mov	w8, wzr
  40bf8c:	and	w8, w8, #0x1
  40bf90:	sturb	w8, [x29, #-1]
  40bf94:	b	40c2f0 <__fxstatat@plt+0x9200>
  40bf98:	ldur	x8, [x29, #-112]
  40bf9c:	cbnz	x8, 40bfa4 <__fxstatat@plt+0x8eb4>
  40bfa0:	b	40c2ac <__fxstatat@plt+0x91bc>
  40bfa4:	ldur	x8, [x29, #-112]
  40bfa8:	ldur	x9, [x29, #-72]
  40bfac:	subs	x8, x9, x8
  40bfb0:	stur	x8, [x29, #-72]
  40bfb4:	ldur	x8, [x29, #-112]
  40bfb8:	ldur	x9, [x29, #-80]
  40bfbc:	ldr	x10, [x9]
  40bfc0:	add	x8, x10, x8
  40bfc4:	str	x8, [x9]
  40bfc8:	ldur	x8, [x29, #-40]
  40bfcc:	cbz	x8, 40bfdc <__fxstatat@plt+0x8eec>
  40bfd0:	ldur	x8, [x29, #-40]
  40bfd4:	str	x8, [sp, #64]
  40bfd8:	b	40bfe4 <__fxstatat@plt+0x8ef4>
  40bfdc:	ldur	x8, [x29, #-32]
  40bfe0:	str	x8, [sp, #64]
  40bfe4:	ldr	x8, [sp, #64]
  40bfe8:	stur	x8, [x29, #-120]
  40bfec:	ldur	x8, [x29, #-24]
  40bff0:	stur	x8, [x29, #-128]
  40bff4:	ldur	x8, [x29, #-24]
  40bff8:	str	x8, [sp, #136]
  40bffc:	ldur	x8, [x29, #-112]
  40c000:	cbz	x8, 40c298 <__fxstatat@plt+0x91a8>
  40c004:	ldurb	w8, [x29, #-89]
  40c008:	and	w8, w8, #0x1
  40c00c:	strb	w8, [sp, #135]
  40c010:	ldur	x9, [x29, #-120]
  40c014:	ldur	x10, [x29, #-112]
  40c018:	cmp	x9, x10
  40c01c:	b.cs	40c02c <__fxstatat@plt+0x8f3c>  // b.hs, b.nlast
  40c020:	ldur	x8, [x29, #-120]
  40c024:	str	x8, [sp, #56]
  40c028:	b	40c034 <__fxstatat@plt+0x8f44>
  40c02c:	ldur	x8, [x29, #-112]
  40c030:	str	x8, [sp, #56]
  40c034:	ldr	x8, [sp, #56]
  40c038:	stur	x8, [x29, #-120]
  40c03c:	ldur	x8, [x29, #-40]
  40c040:	cbz	x8, 40c060 <__fxstatat@plt+0x8f70>
  40c044:	ldur	x8, [x29, #-120]
  40c048:	cbz	x8, 40c060 <__fxstatat@plt+0x8f70>
  40c04c:	ldur	x0, [x29, #-128]
  40c050:	ldur	x1, [x29, #-120]
  40c054:	bl	40c6b4 <__fxstatat@plt+0x95c4>
  40c058:	and	w8, w0, #0x1
  40c05c:	sturb	w8, [x29, #-89]
  40c060:	ldurb	w8, [x29, #-89]
  40c064:	and	w8, w8, #0x1
  40c068:	ldrb	w9, [sp, #135]
  40c06c:	and	w9, w9, #0x1
  40c070:	mov	w10, #0x0                   	// #0
  40c074:	cmp	w8, w9
  40c078:	str	w10, [sp, #52]
  40c07c:	b.eq	40c090 <__fxstatat@plt+0x8fa0>  // b.none
  40c080:	ldur	x8, [x29, #-104]
  40c084:	cmp	x8, #0x0
  40c088:	cset	w9, ne  // ne = any
  40c08c:	str	w9, [sp, #52]
  40c090:	ldr	w8, [sp, #52]
  40c094:	and	w8, w8, #0x1
  40c098:	strb	w8, [sp, #134]
  40c09c:	ldur	x9, [x29, #-112]
  40c0a0:	ldur	x10, [x29, #-120]
  40c0a4:	cmp	x9, x10
  40c0a8:	b.ne	40c0c0 <__fxstatat@plt+0x8fd0>  // b.any
  40c0ac:	ldurb	w8, [x29, #-89]
  40c0b0:	mov	w9, #0x1                   	// #1
  40c0b4:	str	w9, [sp, #48]
  40c0b8:	tbnz	w8, #0, 40c0c0 <__fxstatat@plt+0x8fd0>
  40c0bc:	b	40c0d4 <__fxstatat@plt+0x8fe4>
  40c0c0:	ldur	x8, [x29, #-120]
  40c0c4:	cmp	x8, #0x0
  40c0c8:	cset	w9, ne  // ne = any
  40c0cc:	eor	w9, w9, #0x1
  40c0d0:	str	w9, [sp, #48]
  40c0d4:	ldr	w8, [sp, #48]
  40c0d8:	and	w8, w8, #0x1
  40c0dc:	strb	w8, [sp, #133]
  40c0e0:	ldrb	w8, [sp, #134]
  40c0e4:	tbnz	w8, #0, 40c0f4 <__fxstatat@plt+0x9004>
  40c0e8:	ldrb	w8, [sp, #133]
  40c0ec:	tbnz	w8, #0, 40c0f4 <__fxstatat@plt+0x9004>
  40c0f0:	b	40c1fc <__fxstatat@plt+0x910c>
  40c0f4:	ldrb	w8, [sp, #134]
  40c0f8:	tbnz	w8, #0, 40c10c <__fxstatat@plt+0x901c>
  40c0fc:	ldur	x8, [x29, #-120]
  40c100:	ldur	x9, [x29, #-104]
  40c104:	add	x8, x9, x8
  40c108:	stur	x8, [x29, #-104]
  40c10c:	ldrb	w8, [sp, #135]
  40c110:	tbnz	w8, #0, 40c18c <__fxstatat@plt+0x909c>
  40c114:	ldur	w0, [x29, #-12]
  40c118:	ldr	x1, [sp, #136]
  40c11c:	ldur	x2, [x29, #-104]
  40c120:	bl	40f8c0 <__fxstatat@plt+0xc7d0>
  40c124:	ldur	x8, [x29, #-104]
  40c128:	cmp	x0, x8
  40c12c:	b.eq	40c188 <__fxstatat@plt+0x9098>  // b.none
  40c130:	bl	403030 <__errno_location@plt>
  40c134:	ldr	w1, [x0]
  40c138:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40c13c:	add	x0, x0, #0xae5
  40c140:	str	w1, [sp, #44]
  40c144:	bl	403070 <gettext@plt>
  40c148:	ldur	x1, [x29, #-64]
  40c14c:	mov	w8, #0x4                   	// #4
  40c150:	str	x0, [sp, #32]
  40c154:	mov	w0, w8
  40c158:	bl	413554 <__fxstatat@plt+0x10464>
  40c15c:	mov	w8, wzr
  40c160:	str	x0, [sp, #24]
  40c164:	mov	w0, w8
  40c168:	ldr	w1, [sp, #44]
  40c16c:	ldr	x2, [sp, #32]
  40c170:	ldr	x3, [sp, #24]
  40c174:	bl	402960 <error@plt>
  40c178:	mov	w8, wzr
  40c17c:	and	w8, w8, #0x1
  40c180:	sturb	w8, [x29, #-1]
  40c184:	b	40c2f0 <__fxstatat@plt+0x9200>
  40c188:	b	40c1b8 <__fxstatat@plt+0x90c8>
  40c18c:	ldur	w0, [x29, #-12]
  40c190:	ldur	x1, [x29, #-64]
  40c194:	ldurb	w8, [x29, #-41]
  40c198:	ldur	x3, [x29, #-104]
  40c19c:	and	w2, w8, #0x1
  40c1a0:	bl	40c3ac <__fxstatat@plt+0x92bc>
  40c1a4:	tbnz	w0, #0, 40c1b8 <__fxstatat@plt+0x90c8>
  40c1a8:	mov	w8, wzr
  40c1ac:	and	w8, w8, #0x1
  40c1b0:	sturb	w8, [x29, #-1]
  40c1b4:	b	40c2f0 <__fxstatat@plt+0x9200>
  40c1b8:	ldur	x8, [x29, #-128]
  40c1bc:	str	x8, [sp, #136]
  40c1c0:	ldur	x8, [x29, #-120]
  40c1c4:	stur	x8, [x29, #-104]
  40c1c8:	ldrb	w9, [sp, #133]
  40c1cc:	tbnz	w9, #0, 40c1d4 <__fxstatat@plt+0x90e4>
  40c1d0:	b	40c1f8 <__fxstatat@plt+0x9108>
  40c1d4:	ldur	x8, [x29, #-120]
  40c1d8:	cbnz	x8, 40c1e0 <__fxstatat@plt+0x90f0>
  40c1dc:	stur	xzr, [x29, #-112]
  40c1e0:	ldrb	w8, [sp, #134]
  40c1e4:	tbnz	w8, #0, 40c1ec <__fxstatat@plt+0x90fc>
  40c1e8:	b	40c1f4 <__fxstatat@plt+0x9104>
  40c1ec:	stur	xzr, [x29, #-120]
  40c1f0:	b	40c1f8 <__fxstatat@plt+0x9108>
  40c1f4:	stur	xzr, [x29, #-104]
  40c1f8:	b	40c274 <__fxstatat@plt+0x9184>
  40c1fc:	ldur	x8, [x29, #-104]
  40c200:	ldur	x9, [x29, #-120]
  40c204:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  40c208:	subs	x9, x10, x9
  40c20c:	cmp	x8, x9
  40c210:	b.hi	40c228 <__fxstatat@plt+0x9138>  // b.pmore
  40c214:	ldur	x8, [x29, #-120]
  40c218:	ldur	x9, [x29, #-104]
  40c21c:	add	x8, x9, x8
  40c220:	stur	x8, [x29, #-104]
  40c224:	b	40c274 <__fxstatat@plt+0x9184>
  40c228:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40c22c:	add	x0, x0, #0xaf6
  40c230:	bl	403070 <gettext@plt>
  40c234:	ldur	x1, [x29, #-56]
  40c238:	mov	w8, #0x4                   	// #4
  40c23c:	str	x0, [sp, #16]
  40c240:	mov	w0, w8
  40c244:	bl	413554 <__fxstatat@plt+0x10464>
  40c248:	mov	w8, wzr
  40c24c:	str	x0, [sp, #8]
  40c250:	mov	w0, w8
  40c254:	mov	w1, w8
  40c258:	ldr	x2, [sp, #16]
  40c25c:	ldr	x3, [sp, #8]
  40c260:	bl	402960 <error@plt>
  40c264:	mov	w8, wzr
  40c268:	and	w8, w8, #0x1
  40c26c:	sturb	w8, [x29, #-1]
  40c270:	b	40c2f0 <__fxstatat@plt+0x9200>
  40c274:	ldur	x8, [x29, #-120]
  40c278:	ldur	x9, [x29, #-112]
  40c27c:	subs	x8, x9, x8
  40c280:	stur	x8, [x29, #-112]
  40c284:	ldur	x8, [x29, #-120]
  40c288:	ldur	x9, [x29, #-128]
  40c28c:	add	x8, x9, x8
  40c290:	stur	x8, [x29, #-128]
  40c294:	b	40bffc <__fxstatat@plt+0x8f0c>
  40c298:	ldurb	w8, [x29, #-89]
  40c29c:	ldur	x9, [x29, #-88]
  40c2a0:	and	w8, w8, #0x1
  40c2a4:	strb	w8, [x9]
  40c2a8:	b	40bec4 <__fxstatat@plt+0x8dd4>
  40c2ac:	ldurb	w8, [x29, #-89]
  40c2b0:	tbnz	w8, #0, 40c2b8 <__fxstatat@plt+0x91c8>
  40c2b4:	b	40c2e4 <__fxstatat@plt+0x91f4>
  40c2b8:	ldur	w0, [x29, #-12]
  40c2bc:	ldur	x1, [x29, #-64]
  40c2c0:	ldurb	w8, [x29, #-41]
  40c2c4:	ldur	x3, [x29, #-104]
  40c2c8:	and	w2, w8, #0x1
  40c2cc:	bl	40c3ac <__fxstatat@plt+0x92bc>
  40c2d0:	tbnz	w0, #0, 40c2e4 <__fxstatat@plt+0x91f4>
  40c2d4:	mov	w8, wzr
  40c2d8:	and	w8, w8, #0x1
  40c2dc:	sturb	w8, [x29, #-1]
  40c2e0:	b	40c2f0 <__fxstatat@plt+0x9200>
  40c2e4:	mov	w8, #0x1                   	// #1
  40c2e8:	and	w8, w8, #0x1
  40c2ec:	sturb	w8, [x29, #-1]
  40c2f0:	ldurb	w8, [x29, #-1]
  40c2f4:	and	w0, w8, #0x1
  40c2f8:	ldr	x28, [sp, #288]
  40c2fc:	ldp	x29, x30, [sp, #272]
  40c300:	add	sp, sp, #0x130
  40c304:	ret
  40c308:	sub	sp, sp, #0x30
  40c30c:	stp	x29, x30, [sp, #32]
  40c310:	add	x29, sp, #0x20
  40c314:	mov	w8, wzr
  40c318:	stur	w0, [x29, #-8]
  40c31c:	str	x1, [sp, #16]
  40c320:	str	w2, [sp, #12]
  40c324:	ldur	w9, [x29, #-8]
  40c328:	cmp	w8, w9
  40c32c:	cset	w8, gt
  40c330:	tbnz	w8, #0, 40c348 <__fxstatat@plt+0x9258>
  40c334:	ldur	w0, [x29, #-8]
  40c338:	ldr	w1, [sp, #12]
  40c33c:	bl	402c10 <fchmod@plt>
  40c340:	stur	w0, [x29, #-4]
  40c344:	b	40c358 <__fxstatat@plt+0x9268>
  40c348:	ldr	x0, [sp, #16]
  40c34c:	ldr	w1, [sp, #12]
  40c350:	bl	402b50 <chmod@plt>
  40c354:	stur	w0, [x29, #-4]
  40c358:	ldur	w0, [x29, #-4]
  40c35c:	ldp	x29, x30, [sp, #32]
  40c360:	add	sp, sp, #0x30
  40c364:	ret
  40c368:	sub	sp, sp, #0x20
  40c36c:	stp	x29, x30, [sp, #16]
  40c370:	add	x29, sp, #0x10
  40c374:	mov	x8, xzr
  40c378:	str	x0, [sp, #8]
  40c37c:	ldr	x9, [sp, #8]
  40c380:	ldr	x0, [x9, #40]
  40c384:	str	x8, [sp]
  40c388:	bl	402e10 <free@plt>
  40c38c:	ldr	x8, [sp, #8]
  40c390:	ldr	x9, [sp]
  40c394:	str	x9, [x8, #40]
  40c398:	ldr	x8, [sp, #8]
  40c39c:	str	xzr, [x8, #24]
  40c3a0:	ldp	x29, x30, [sp, #16]
  40c3a4:	add	sp, sp, #0x20
  40c3a8:	ret
  40c3ac:	sub	sp, sp, #0x70
  40c3b0:	stp	x29, x30, [sp, #96]
  40c3b4:	add	x29, sp, #0x60
  40c3b8:	mov	w8, #0x1                   	// #1
  40c3bc:	stur	w0, [x29, #-8]
  40c3c0:	stur	x1, [x29, #-16]
  40c3c4:	and	w9, w2, w8
  40c3c8:	sturb	w9, [x29, #-17]
  40c3cc:	stur	x3, [x29, #-32]
  40c3d0:	ldur	w0, [x29, #-8]
  40c3d4:	ldur	x1, [x29, #-32]
  40c3d8:	mov	w2, w8
  40c3dc:	bl	402a80 <lseek@plt>
  40c3e0:	stur	x0, [x29, #-40]
  40c3e4:	ldur	x10, [x29, #-40]
  40c3e8:	cmp	x10, #0x0
  40c3ec:	cset	w8, ge  // ge = tcont
  40c3f0:	tbnz	w8, #0, 40c44c <__fxstatat@plt+0x935c>
  40c3f4:	bl	403030 <__errno_location@plt>
  40c3f8:	ldr	w1, [x0]
  40c3fc:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40c400:	add	x0, x0, #0xa9d
  40c404:	stur	w1, [x29, #-44]
  40c408:	bl	403070 <gettext@plt>
  40c40c:	ldur	x1, [x29, #-16]
  40c410:	mov	w8, #0x4                   	// #4
  40c414:	str	x0, [sp, #40]
  40c418:	mov	w0, w8
  40c41c:	bl	413554 <__fxstatat@plt+0x10464>
  40c420:	mov	w8, wzr
  40c424:	str	x0, [sp, #32]
  40c428:	mov	w0, w8
  40c42c:	ldur	w1, [x29, #-44]
  40c430:	ldr	x2, [sp, #40]
  40c434:	ldr	x3, [sp, #32]
  40c438:	bl	402960 <error@plt>
  40c43c:	mov	w8, wzr
  40c440:	and	w8, w8, #0x1
  40c444:	sturb	w8, [x29, #-1]
  40c448:	b	40c4e0 <__fxstatat@plt+0x93f0>
  40c44c:	ldurb	w8, [x29, #-17]
  40c450:	tbnz	w8, #0, 40c458 <__fxstatat@plt+0x9368>
  40c454:	b	40c4d4 <__fxstatat@plt+0x93e4>
  40c458:	ldur	w0, [x29, #-8]
  40c45c:	ldur	x8, [x29, #-40]
  40c460:	ldur	x9, [x29, #-32]
  40c464:	subs	x1, x8, x9
  40c468:	ldur	x2, [x29, #-32]
  40c46c:	bl	40c604 <__fxstatat@plt+0x9514>
  40c470:	cmp	w0, #0x0
  40c474:	cset	w10, ge  // ge = tcont
  40c478:	tbnz	w10, #0, 40c4d4 <__fxstatat@plt+0x93e4>
  40c47c:	bl	403030 <__errno_location@plt>
  40c480:	ldr	w1, [x0]
  40c484:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40c488:	add	x0, x0, #0xabe
  40c48c:	str	w1, [sp, #28]
  40c490:	bl	403070 <gettext@plt>
  40c494:	ldur	x1, [x29, #-16]
  40c498:	mov	w8, #0x4                   	// #4
  40c49c:	str	x0, [sp, #16]
  40c4a0:	mov	w0, w8
  40c4a4:	bl	413554 <__fxstatat@plt+0x10464>
  40c4a8:	mov	w8, wzr
  40c4ac:	str	x0, [sp, #8]
  40c4b0:	mov	w0, w8
  40c4b4:	ldr	w1, [sp, #28]
  40c4b8:	ldr	x2, [sp, #16]
  40c4bc:	ldr	x3, [sp, #8]
  40c4c0:	bl	402960 <error@plt>
  40c4c4:	mov	w8, wzr
  40c4c8:	and	w8, w8, #0x1
  40c4cc:	sturb	w8, [x29, #-1]
  40c4d0:	b	40c4e0 <__fxstatat@plt+0x93f0>
  40c4d4:	mov	w8, #0x1                   	// #1
  40c4d8:	and	w8, w8, #0x1
  40c4dc:	sturb	w8, [x29, #-1]
  40c4e0:	ldurb	w8, [x29, #-1]
  40c4e4:	and	w0, w8, #0x1
  40c4e8:	ldp	x29, x30, [sp, #96]
  40c4ec:	add	sp, sp, #0x70
  40c4f0:	ret
  40c4f4:	sub	sp, sp, #0x40
  40c4f8:	stp	x29, x30, [sp, #48]
  40c4fc:	add	x29, sp, #0x30
  40c500:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40c504:	add	x8, x8, #0x508
  40c508:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  40c50c:	add	x9, x9, #0x428
  40c510:	stur	w0, [x29, #-8]
  40c514:	stur	x1, [x29, #-16]
  40c518:	ldr	x10, [x8]
  40c51c:	str	x8, [sp, #16]
  40c520:	str	x9, [sp, #8]
  40c524:	cbnz	x10, 40c564 <__fxstatat@plt+0x9474>
  40c528:	ldr	x8, [sp, #8]
  40c52c:	ldr	x0, [x8]
  40c530:	mov	x1, #0x1                   	// #1
  40c534:	bl	402c30 <calloc@plt>
  40c538:	ldr	x8, [sp, #16]
  40c53c:	str	x0, [x8]
  40c540:	ldr	x9, [x8]
  40c544:	cbnz	x9, 40c564 <__fxstatat@plt+0x9474>
  40c548:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40c54c:	add	x8, x8, #0x510
  40c550:	ldr	x9, [sp, #16]
  40c554:	str	x8, [x9]
  40c558:	mov	x8, #0x400                 	// #1024
  40c55c:	ldr	x10, [sp, #8]
  40c560:	str	x8, [x10]
  40c564:	ldur	x8, [x29, #-16]
  40c568:	cbz	x8, 40c5e4 <__fxstatat@plt+0x94f4>
  40c56c:	ldr	x8, [sp, #8]
  40c570:	ldr	x9, [x8]
  40c574:	ldur	x10, [x29, #-16]
  40c578:	cmp	x9, x10
  40c57c:	b.cs	40c590 <__fxstatat@plt+0x94a0>  // b.hs, b.nlast
  40c580:	ldr	x8, [sp, #8]
  40c584:	ldr	x9, [x8]
  40c588:	str	x9, [sp]
  40c58c:	b	40c598 <__fxstatat@plt+0x94a8>
  40c590:	ldur	x8, [x29, #-16]
  40c594:	str	x8, [sp]
  40c598:	ldr	x8, [sp]
  40c59c:	str	x8, [sp, #24]
  40c5a0:	ldur	w0, [x29, #-8]
  40c5a4:	ldr	x8, [sp, #16]
  40c5a8:	ldr	x1, [x8]
  40c5ac:	ldr	x2, [sp, #24]
  40c5b0:	bl	40f8c0 <__fxstatat@plt+0xc7d0>
  40c5b4:	ldr	x8, [sp, #24]
  40c5b8:	cmp	x0, x8
  40c5bc:	b.eq	40c5d0 <__fxstatat@plt+0x94e0>  // b.none
  40c5c0:	mov	w8, wzr
  40c5c4:	and	w8, w8, #0x1
  40c5c8:	sturb	w8, [x29, #-1]
  40c5cc:	b	40c5f0 <__fxstatat@plt+0x9500>
  40c5d0:	ldr	x8, [sp, #24]
  40c5d4:	ldur	x9, [x29, #-16]
  40c5d8:	subs	x8, x9, x8
  40c5dc:	stur	x8, [x29, #-16]
  40c5e0:	b	40c564 <__fxstatat@plt+0x9474>
  40c5e4:	mov	w8, #0x1                   	// #1
  40c5e8:	and	w8, w8, #0x1
  40c5ec:	sturb	w8, [x29, #-1]
  40c5f0:	ldurb	w8, [x29, #-1]
  40c5f4:	and	w0, w8, #0x1
  40c5f8:	ldp	x29, x30, [sp, #48]
  40c5fc:	add	sp, sp, #0x40
  40c600:	ret
  40c604:	sub	sp, sp, #0x30
  40c608:	stp	x29, x30, [sp, #32]
  40c60c:	add	x29, sp, #0x20
  40c610:	mov	w8, #0x3                   	// #3
  40c614:	stur	w0, [x29, #-4]
  40c618:	str	x1, [sp, #16]
  40c61c:	str	x2, [sp, #8]
  40c620:	str	wzr, [sp, #4]
  40c624:	ldur	w0, [x29, #-4]
  40c628:	ldr	x2, [sp, #16]
  40c62c:	ldr	x3, [sp, #8]
  40c630:	mov	w1, w8
  40c634:	bl	402fc0 <fallocate@plt>
  40c638:	str	w0, [sp, #4]
  40c63c:	ldr	w8, [sp, #4]
  40c640:	cmp	w8, #0x0
  40c644:	cset	w8, ge  // ge = tcont
  40c648:	tbnz	w8, #0, 40c670 <__fxstatat@plt+0x9580>
  40c64c:	bl	403030 <__errno_location@plt>
  40c650:	ldr	w0, [x0]
  40c654:	bl	40c680 <__fxstatat@plt+0x9590>
  40c658:	tbnz	w0, #0, 40c66c <__fxstatat@plt+0x957c>
  40c65c:	bl	403030 <__errno_location@plt>
  40c660:	ldr	w8, [x0]
  40c664:	cmp	w8, #0x26
  40c668:	b.ne	40c670 <__fxstatat@plt+0x9580>  // b.any
  40c66c:	str	wzr, [sp, #4]
  40c670:	ldr	w0, [sp, #4]
  40c674:	ldp	x29, x30, [sp, #32]
  40c678:	add	sp, sp, #0x30
  40c67c:	ret
  40c680:	sub	sp, sp, #0x10
  40c684:	str	w0, [sp, #12]
  40c688:	ldr	w8, [sp, #12]
  40c68c:	mov	w9, #0x1                   	// #1
  40c690:	cmp	w8, #0x5f
  40c694:	str	w9, [sp, #8]
  40c698:	b.eq	40c6a4 <__fxstatat@plt+0x95b4>  // b.none
  40c69c:	mov	w8, #0x0                   	// #0
  40c6a0:	str	w8, [sp, #8]
  40c6a4:	ldr	w8, [sp, #8]
  40c6a8:	and	w0, w8, #0x1
  40c6ac:	add	sp, sp, #0x10
  40c6b0:	ret
  40c6b4:	sub	sp, sp, #0x40
  40c6b8:	stp	x29, x30, [sp, #48]
  40c6bc:	add	x29, sp, #0x30
  40c6c0:	stur	x0, [x29, #-16]
  40c6c4:	str	x1, [sp, #24]
  40c6c8:	ldur	x8, [x29, #-16]
  40c6cc:	str	x8, [sp, #16]
  40c6d0:	ldr	x8, [sp, #24]
  40c6d4:	cbnz	x8, 40c6e8 <__fxstatat@plt+0x95f8>
  40c6d8:	mov	w8, #0x1                   	// #1
  40c6dc:	and	w8, w8, #0x1
  40c6e0:	sturb	w8, [x29, #-1]
  40c6e4:	b	40c7d0 <__fxstatat@plt+0x96e0>
  40c6e8:	ldr	x8, [sp, #24]
  40c6ec:	mov	x9, xzr
  40c6f0:	and	x8, x8, x9
  40c6f4:	cbz	x8, 40c748 <__fxstatat@plt+0x9658>
  40c6f8:	ldr	x8, [sp, #16]
  40c6fc:	ldrb	w9, [x8]
  40c700:	cbz	w9, 40c714 <__fxstatat@plt+0x9624>
  40c704:	mov	w8, wzr
  40c708:	and	w8, w8, #0x1
  40c70c:	sturb	w8, [x29, #-1]
  40c710:	b	40c7d0 <__fxstatat@plt+0x96e0>
  40c714:	ldr	x8, [sp, #16]
  40c718:	add	x8, x8, #0x1
  40c71c:	str	x8, [sp, #16]
  40c720:	ldr	x8, [sp, #24]
  40c724:	subs	x8, x8, #0x1
  40c728:	str	x8, [sp, #24]
  40c72c:	ldr	x8, [sp, #24]
  40c730:	cbnz	x8, 40c744 <__fxstatat@plt+0x9654>
  40c734:	mov	w8, #0x1                   	// #1
  40c738:	and	w8, w8, #0x1
  40c73c:	sturb	w8, [x29, #-1]
  40c740:	b	40c7d0 <__fxstatat@plt+0x96e0>
  40c744:	b	40c6e8 <__fxstatat@plt+0x95f8>
  40c748:	ldr	x8, [sp, #16]
  40c74c:	ldrb	w9, [x8]
  40c750:	strb	w9, [sp, #15]
  40c754:	ldrb	w9, [sp, #15]
  40c758:	cbz	w9, 40c76c <__fxstatat@plt+0x967c>
  40c75c:	mov	w8, wzr
  40c760:	and	w8, w8, #0x1
  40c764:	sturb	w8, [x29, #-1]
  40c768:	b	40c7d0 <__fxstatat@plt+0x96e0>
  40c76c:	ldr	x8, [sp, #16]
  40c770:	add	x8, x8, #0x1
  40c774:	str	x8, [sp, #16]
  40c778:	ldr	x8, [sp, #24]
  40c77c:	subs	x8, x8, #0x1
  40c780:	str	x8, [sp, #24]
  40c784:	ldr	x8, [sp, #24]
  40c788:	cbnz	x8, 40c79c <__fxstatat@plt+0x96ac>
  40c78c:	mov	w8, #0x1                   	// #1
  40c790:	and	w8, w8, #0x1
  40c794:	sturb	w8, [x29, #-1]
  40c798:	b	40c7d0 <__fxstatat@plt+0x96e0>
  40c79c:	ldr	x8, [sp, #24]
  40c7a0:	and	x8, x8, #0xf
  40c7a4:	cbnz	x8, 40c7ac <__fxstatat@plt+0x96bc>
  40c7a8:	b	40c7b0 <__fxstatat@plt+0x96c0>
  40c7ac:	b	40c748 <__fxstatat@plt+0x9658>
  40c7b0:	ldur	x0, [x29, #-16]
  40c7b4:	ldr	x1, [sp, #16]
  40c7b8:	ldr	x2, [sp, #24]
  40c7bc:	bl	402d60 <memcmp@plt>
  40c7c0:	cmp	w0, #0x0
  40c7c4:	cset	w8, eq  // eq = none
  40c7c8:	and	w8, w8, #0x1
  40c7cc:	sturb	w8, [x29, #-1]
  40c7d0:	ldurb	w8, [x29, #-1]
  40c7d4:	and	w0, w8, #0x1
  40c7d8:	ldp	x29, x30, [sp, #48]
  40c7dc:	add	sp, sp, #0x40
  40c7e0:	ret
  40c7e4:	sub	sp, sp, #0x20
  40c7e8:	stp	x29, x30, [sp, #16]
  40c7ec:	add	x29, sp, #0x10
  40c7f0:	str	x0, [sp, #8]
  40c7f4:	bl	403030 <__errno_location@plt>
  40c7f8:	ldr	w8, [x0]
  40c7fc:	cmp	w8, #0x1
  40c800:	b.eq	40c81c <__fxstatat@plt+0x972c>  // b.none
  40c804:	bl	403030 <__errno_location@plt>
  40c808:	ldr	w8, [x0]
  40c80c:	mov	w9, #0x0                   	// #0
  40c810:	cmp	w8, #0x16
  40c814:	str	w9, [sp, #4]
  40c818:	b.ne	40c82c <__fxstatat@plt+0x973c>  // b.any
  40c81c:	ldr	x8, [sp, #8]
  40c820:	ldrb	w9, [x8, #27]
  40c824:	eor	w9, w9, #0x1
  40c828:	str	w9, [sp, #4]
  40c82c:	ldr	w8, [sp, #4]
  40c830:	and	w0, w8, #0x1
  40c834:	ldp	x29, x30, [sp, #16]
  40c838:	add	sp, sp, #0x20
  40c83c:	ret
  40c840:	sub	sp, sp, #0x140
  40c844:	stp	x29, x30, [sp, #288]
  40c848:	str	x28, [sp, #304]
  40c84c:	add	x29, sp, #0x120
  40c850:	sub	x8, x29, #0x38
  40c854:	str	q7, [sp, #128]
  40c858:	str	q6, [sp, #112]
  40c85c:	str	q5, [sp, #96]
  40c860:	str	q4, [sp, #80]
  40c864:	str	q3, [sp, #64]
  40c868:	str	q2, [sp, #48]
  40c86c:	str	q1, [sp, #32]
  40c870:	str	q0, [sp, #16]
  40c874:	str	x7, [sp, #184]
  40c878:	str	x6, [sp, #176]
  40c87c:	str	x5, [sp, #168]
  40c880:	str	x4, [sp, #160]
  40c884:	str	x3, [sp, #152]
  40c888:	str	x2, [sp, #144]
  40c88c:	stur	x0, [x29, #-8]
  40c890:	stur	x1, [x29, #-16]
  40c894:	str	x8, [sp, #8]
  40c898:	bl	403030 <__errno_location@plt>
  40c89c:	ldr	w9, [x0]
  40c8a0:	stur	w9, [x29, #-20]
  40c8a4:	mov	w9, #0xffffff80            	// #-128
  40c8a8:	stur	w9, [x29, #-28]
  40c8ac:	mov	w9, #0xffffffd0            	// #-48
  40c8b0:	stur	w9, [x29, #-32]
  40c8b4:	add	x8, sp, #0x10
  40c8b8:	add	x8, x8, #0x80
  40c8bc:	stur	x8, [x29, #-40]
  40c8c0:	add	x8, sp, #0x90
  40c8c4:	add	x8, x8, #0x30
  40c8c8:	stur	x8, [x29, #-48]
  40c8cc:	add	x8, x29, #0x20
  40c8d0:	stur	x8, [x29, #-56]
  40c8d4:	ldur	w1, [x29, #-20]
  40c8d8:	ldur	x2, [x29, #-16]
  40c8dc:	ldr	x8, [sp, #8]
  40c8e0:	ldr	q0, [x8]
  40c8e4:	ldr	q1, [x8, #16]
  40c8e8:	stur	q1, [x29, #-80]
  40c8ec:	stur	q0, [x29, #-96]
  40c8f0:	mov	w9, wzr
  40c8f4:	sub	x3, x29, #0x60
  40c8f8:	mov	w0, w9
  40c8fc:	bl	41655c <__fxstatat@plt+0x1346c>
  40c900:	ldr	x28, [sp, #304]
  40c904:	ldp	x29, x30, [sp, #288]
  40c908:	add	sp, sp, #0x140
  40c90c:	ret
  40c910:	sub	sp, sp, #0x140
  40c914:	stp	x29, x30, [sp, #288]
  40c918:	str	x28, [sp, #304]
  40c91c:	add	x29, sp, #0x120
  40c920:	sub	x8, x29, #0x38
  40c924:	str	q7, [sp, #128]
  40c928:	str	q6, [sp, #112]
  40c92c:	str	q5, [sp, #96]
  40c930:	str	q4, [sp, #80]
  40c934:	str	q3, [sp, #64]
  40c938:	str	q2, [sp, #48]
  40c93c:	str	q1, [sp, #32]
  40c940:	str	q0, [sp, #16]
  40c944:	str	x7, [sp, #184]
  40c948:	str	x6, [sp, #176]
  40c94c:	str	x5, [sp, #168]
  40c950:	str	x4, [sp, #160]
  40c954:	str	x3, [sp, #152]
  40c958:	str	x2, [sp, #144]
  40c95c:	stur	x0, [x29, #-8]
  40c960:	stur	x1, [x29, #-16]
  40c964:	str	x8, [sp, #8]
  40c968:	bl	403030 <__errno_location@plt>
  40c96c:	ldr	w0, [x0]
  40c970:	bl	405b70 <__fxstatat@plt+0x2a80>
  40c974:	tbnz	w0, #0, 40c9ec <__fxstatat@plt+0x98fc>
  40c978:	b	40c97c <__fxstatat@plt+0x988c>
  40c97c:	bl	403030 <__errno_location@plt>
  40c980:	ldr	w8, [x0]
  40c984:	stur	w8, [x29, #-20]
  40c988:	mov	w8, #0xffffff80            	// #-128
  40c98c:	stur	w8, [x29, #-28]
  40c990:	mov	w8, #0xffffffd0            	// #-48
  40c994:	stur	w8, [x29, #-32]
  40c998:	add	x9, sp, #0x10
  40c99c:	add	x9, x9, #0x80
  40c9a0:	stur	x9, [x29, #-40]
  40c9a4:	add	x9, sp, #0x90
  40c9a8:	add	x9, x9, #0x30
  40c9ac:	stur	x9, [x29, #-48]
  40c9b0:	add	x9, x29, #0x20
  40c9b4:	stur	x9, [x29, #-56]
  40c9b8:	ldur	w1, [x29, #-20]
  40c9bc:	ldur	x2, [x29, #-16]
  40c9c0:	ldr	x9, [sp, #8]
  40c9c4:	ldr	q0, [x9]
  40c9c8:	ldr	q1, [x9, #16]
  40c9cc:	stur	q1, [x29, #-80]
  40c9d0:	stur	q0, [x29, #-96]
  40c9d4:	mov	w3, wzr
  40c9d8:	sub	x10, x29, #0x60
  40c9dc:	mov	w0, w3
  40c9e0:	mov	x3, x10
  40c9e4:	bl	41655c <__fxstatat@plt+0x1346c>
  40c9e8:	b	40c9ec <__fxstatat@plt+0x98fc>
  40c9ec:	ldr	x28, [sp, #304]
  40c9f0:	ldp	x29, x30, [sp, #288]
  40c9f4:	add	sp, sp, #0x140
  40c9f8:	ret
  40c9fc:	sub	sp, sp, #0x20
  40ca00:	stp	x29, x30, [sp, #16]
  40ca04:	add	x29, sp, #0x10
  40ca08:	mov	w8, #0x4                   	// #4
  40ca0c:	str	x0, [sp, #8]
  40ca10:	str	x1, [sp]
  40ca14:	ldr	x1, [sp]
  40ca18:	mov	w0, w8
  40ca1c:	bl	413554 <__fxstatat@plt+0x10464>
  40ca20:	ldp	x29, x30, [sp, #16]
  40ca24:	add	sp, sp, #0x20
  40ca28:	ret
  40ca2c:	sub	sp, sp, #0x10
  40ca30:	str	x0, [sp, #8]
  40ca34:	str	x1, [sp]
  40ca38:	add	sp, sp, #0x10
  40ca3c:	ret
  40ca40:	sub	sp, sp, #0x30
  40ca44:	stp	x29, x30, [sp, #32]
  40ca48:	add	x29, sp, #0x20
  40ca4c:	adrp	x8, 420000 <__fxstatat@plt+0x1cf10>
  40ca50:	add	x8, x8, #0xb5a
  40ca54:	mov	x2, #0x10                  	// #16
  40ca58:	stur	x0, [x29, #-8]
  40ca5c:	str	x1, [sp, #16]
  40ca60:	ldur	x0, [x29, #-8]
  40ca64:	mov	x1, x8
  40ca68:	bl	402b90 <strncmp@plt>
  40ca6c:	mov	w9, #0x0                   	// #0
  40ca70:	str	w9, [sp, #12]
  40ca74:	cbz	w0, 40ca90 <__fxstatat@plt+0x99a0>
  40ca78:	ldur	x0, [x29, #-8]
  40ca7c:	ldr	x1, [sp, #16]
  40ca80:	bl	402ef0 <attr_copy_check_permissions@plt>
  40ca84:	cmp	w0, #0x0
  40ca88:	cset	w8, ne  // ne = any
  40ca8c:	str	w8, [sp, #12]
  40ca90:	ldr	w8, [sp, #12]
  40ca94:	and	w0, w8, #0x1
  40ca98:	ldp	x29, x30, [sp, #32]
  40ca9c:	add	sp, sp, #0x30
  40caa0:	ret
  40caa4:	sub	sp, sp, #0x40
  40caa8:	stp	x29, x30, [sp, #48]
  40caac:	add	x29, sp, #0x30
  40cab0:	mov	x8, xzr
  40cab4:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  40cab8:	add	x9, x9, #0x910
  40cabc:	add	x10, sp, #0x8
  40cac0:	stur	x0, [x29, #-8]
  40cac4:	stur	x1, [x29, #-16]
  40cac8:	ldur	x11, [x29, #-8]
  40cacc:	str	x11, [sp, #8]
  40cad0:	ldur	x11, [x29, #-16]
  40cad4:	str	x11, [sp, #16]
  40cad8:	str	x8, [x10, #16]
  40cadc:	ldr	x0, [x9]
  40cae0:	mov	x1, x10
  40cae4:	bl	411018 <__fxstatat@plt+0xdf28>
  40cae8:	str	x0, [sp]
  40caec:	ldr	x8, [sp]
  40caf0:	cbz	x8, 40cafc <__fxstatat@plt+0x9a0c>
  40caf4:	ldr	x0, [sp]
  40caf8:	bl	40cb08 <__fxstatat@plt+0x9a18>
  40cafc:	ldp	x29, x30, [sp, #48]
  40cb00:	add	sp, sp, #0x40
  40cb04:	ret
  40cb08:	sub	sp, sp, #0x20
  40cb0c:	stp	x29, x30, [sp, #16]
  40cb10:	add	x29, sp, #0x10
  40cb14:	str	x0, [sp, #8]
  40cb18:	ldr	x8, [sp, #8]
  40cb1c:	str	x8, [sp]
  40cb20:	ldr	x8, [sp]
  40cb24:	ldr	x0, [x8, #16]
  40cb28:	bl	402e10 <free@plt>
  40cb2c:	ldr	x0, [sp, #8]
  40cb30:	bl	402e10 <free@plt>
  40cb34:	ldp	x29, x30, [sp, #16]
  40cb38:	add	sp, sp, #0x20
  40cb3c:	ret
  40cb40:	sub	sp, sp, #0x50
  40cb44:	stp	x29, x30, [sp, #64]
  40cb48:	add	x29, sp, #0x40
  40cb4c:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40cb50:	add	x8, x8, #0x910
  40cb54:	add	x9, sp, #0x18
  40cb58:	stur	x0, [x29, #-8]
  40cb5c:	stur	x1, [x29, #-16]
  40cb60:	ldur	x10, [x29, #-8]
  40cb64:	str	x10, [sp, #24]
  40cb68:	ldur	x10, [x29, #-16]
  40cb6c:	str	x10, [sp, #32]
  40cb70:	ldr	x0, [x8]
  40cb74:	mov	x1, x9
  40cb78:	bl	40fc38 <__fxstatat@plt+0xcb48>
  40cb7c:	str	x0, [sp, #16]
  40cb80:	ldr	x8, [sp, #16]
  40cb84:	cbz	x8, 40cb98 <__fxstatat@plt+0x9aa8>
  40cb88:	ldr	x8, [sp, #16]
  40cb8c:	ldr	x8, [x8, #16]
  40cb90:	str	x8, [sp, #8]
  40cb94:	b	40cba0 <__fxstatat@plt+0x9ab0>
  40cb98:	mov	x8, xzr
  40cb9c:	str	x8, [sp, #8]
  40cba0:	ldr	x8, [sp, #8]
  40cba4:	mov	x0, x8
  40cba8:	ldp	x29, x30, [sp, #64]
  40cbac:	add	sp, sp, #0x50
  40cbb0:	ret
  40cbb4:	sub	sp, sp, #0x50
  40cbb8:	stp	x29, x30, [sp, #64]
  40cbbc:	add	x29, sp, #0x40
  40cbc0:	mov	x8, #0x18                  	// #24
  40cbc4:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  40cbc8:	add	x9, x9, #0x910
  40cbcc:	stur	x0, [x29, #-16]
  40cbd0:	stur	x1, [x29, #-24]
  40cbd4:	str	x2, [sp, #32]
  40cbd8:	mov	x0, x8
  40cbdc:	str	x9, [sp, #8]
  40cbe0:	bl	416f04 <__fxstatat@plt+0x13e14>
  40cbe4:	str	x0, [sp, #24]
  40cbe8:	ldur	x0, [x29, #-16]
  40cbec:	bl	417218 <__fxstatat@plt+0x14128>
  40cbf0:	ldr	x8, [sp, #24]
  40cbf4:	str	x0, [x8, #16]
  40cbf8:	ldur	x8, [x29, #-24]
  40cbfc:	ldr	x9, [sp, #24]
  40cc00:	str	x8, [x9]
  40cc04:	ldr	x8, [sp, #32]
  40cc08:	ldr	x9, [sp, #24]
  40cc0c:	str	x8, [x9, #8]
  40cc10:	ldr	x8, [sp, #8]
  40cc14:	ldr	x0, [x8]
  40cc18:	ldr	x1, [sp, #24]
  40cc1c:	bl	410f94 <__fxstatat@plt+0xdea4>
  40cc20:	str	x0, [sp, #16]
  40cc24:	ldr	x8, [sp, #16]
  40cc28:	cbnz	x8, 40cc30 <__fxstatat@plt+0x9b40>
  40cc2c:	bl	417254 <__fxstatat@plt+0x14164>
  40cc30:	ldr	x8, [sp, #16]
  40cc34:	ldr	x9, [sp, #24]
  40cc38:	cmp	x8, x9
  40cc3c:	b.eq	40cc58 <__fxstatat@plt+0x9b68>  // b.none
  40cc40:	ldr	x0, [sp, #24]
  40cc44:	bl	40cb08 <__fxstatat@plt+0x9a18>
  40cc48:	ldr	x8, [sp, #16]
  40cc4c:	ldr	x8, [x8, #16]
  40cc50:	stur	x8, [x29, #-8]
  40cc54:	b	40cc60 <__fxstatat@plt+0x9b70>
  40cc58:	mov	x8, xzr
  40cc5c:	stur	x8, [x29, #-8]
  40cc60:	ldur	x0, [x29, #-8]
  40cc64:	ldp	x29, x30, [sp, #64]
  40cc68:	add	sp, sp, #0x50
  40cc6c:	ret
  40cc70:	sub	sp, sp, #0x20
  40cc74:	stp	x29, x30, [sp, #16]
  40cc78:	add	x29, sp, #0x10
  40cc7c:	mov	x0, #0x67                  	// #103
  40cc80:	mov	x8, xzr
  40cc84:	adrp	x2, 40c000 <__fxstatat@plt+0x8f10>
  40cc88:	add	x2, x2, #0xcd0
  40cc8c:	adrp	x3, 40c000 <__fxstatat@plt+0x8f10>
  40cc90:	add	x3, x3, #0xd04
  40cc94:	adrp	x4, 40c000 <__fxstatat@plt+0x8f10>
  40cc98:	add	x4, x4, #0xb08
  40cc9c:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  40cca0:	add	x9, x9, #0x910
  40cca4:	mov	x1, x8
  40cca8:	str	x9, [sp, #8]
  40ccac:	bl	4100c8 <__fxstatat@plt+0xcfd8>
  40ccb0:	ldr	x8, [sp, #8]
  40ccb4:	str	x0, [x8]
  40ccb8:	ldr	x9, [x8]
  40ccbc:	cbnz	x9, 40ccc4 <__fxstatat@plt+0x9bd4>
  40ccc0:	bl	417254 <__fxstatat@plt+0x14164>
  40ccc4:	ldp	x29, x30, [sp, #16]
  40ccc8:	add	sp, sp, #0x20
  40cccc:	ret
  40ccd0:	sub	sp, sp, #0x20
  40ccd4:	str	x0, [sp, #24]
  40ccd8:	str	x1, [sp, #16]
  40ccdc:	ldr	x8, [sp, #24]
  40cce0:	str	x8, [sp, #8]
  40cce4:	ldr	x8, [sp, #8]
  40cce8:	ldr	x8, [x8]
  40ccec:	ldr	x9, [sp, #16]
  40ccf0:	udiv	x10, x8, x9
  40ccf4:	mul	x9, x10, x9
  40ccf8:	subs	x0, x8, x9
  40ccfc:	add	sp, sp, #0x20
  40cd00:	ret
  40cd04:	sub	sp, sp, #0x30
  40cd08:	str	x0, [sp, #40]
  40cd0c:	str	x1, [sp, #32]
  40cd10:	ldr	x8, [sp, #40]
  40cd14:	str	x8, [sp, #24]
  40cd18:	ldr	x8, [sp, #32]
  40cd1c:	str	x8, [sp, #16]
  40cd20:	ldr	x8, [sp, #24]
  40cd24:	ldr	x8, [x8]
  40cd28:	ldr	x9, [sp, #16]
  40cd2c:	ldr	x9, [x9]
  40cd30:	mov	w10, #0x0                   	// #0
  40cd34:	cmp	x8, x9
  40cd38:	str	w10, [sp, #12]
  40cd3c:	b.ne	40cd5c <__fxstatat@plt+0x9c6c>  // b.any
  40cd40:	ldr	x8, [sp, #24]
  40cd44:	ldr	x8, [x8, #8]
  40cd48:	ldr	x9, [sp, #16]
  40cd4c:	ldr	x9, [x9, #8]
  40cd50:	cmp	x8, x9
  40cd54:	cset	w10, eq  // eq = none
  40cd58:	str	w10, [sp, #12]
  40cd5c:	ldr	w8, [sp, #12]
  40cd60:	mov	w9, wzr
  40cd64:	mov	w10, #0x1                   	// #1
  40cd68:	tst	w8, #0x1
  40cd6c:	csel	w8, w10, w9, ne  // ne = any
  40cd70:	cmp	w8, #0x0
  40cd74:	cset	w8, ne  // ne = any
  40cd78:	and	w0, w8, #0x1
  40cd7c:	add	sp, sp, #0x30
  40cd80:	ret
  40cd84:	stp	x29, x30, [sp, #-16]!
  40cd88:	mov	x29, sp
  40cd8c:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40cd90:	add	x8, x8, #0x910
  40cd94:	ldr	x0, [x8]
  40cd98:	bl	4105d0 <__fxstatat@plt+0xd4e0>
  40cd9c:	ldp	x29, x30, [sp], #16
  40cda0:	ret
  40cda4:	sub	sp, sp, #0x30
  40cda8:	stp	x29, x30, [sp, #32]
  40cdac:	add	x29, sp, #0x20
  40cdb0:	mov	x8, xzr
  40cdb4:	mov	w9, #0x0                   	// #0
  40cdb8:	mov	w10, #0x1                   	// #1
  40cdbc:	mov	w11, wzr
  40cdc0:	stur	w0, [x29, #-4]
  40cdc4:	str	x1, [sp, #16]
  40cdc8:	ldur	w12, [x29, #-4]
  40cdcc:	ldr	x13, [sp, #16]
  40cdd0:	str	w12, [x13]
  40cdd4:	ldr	x13, [sp, #16]
  40cdd8:	str	xzr, [x13, #24]
  40cddc:	ldr	x13, [sp, #16]
  40cde0:	str	x8, [x13, #40]
  40cde4:	ldr	x8, [sp, #16]
  40cde8:	str	xzr, [x8, #8]
  40cdec:	ldr	x8, [sp, #16]
  40cdf0:	strb	w9, [x8, #32]
  40cdf4:	ldr	x8, [sp, #16]
  40cdf8:	strb	w9, [x8, #33]
  40cdfc:	str	w10, [sp, #12]
  40ce00:	str	w11, [sp, #8]
  40ce04:	bl	40ce2c <__fxstatat@plt+0x9d3c>
  40ce08:	tst	w0, #0x1
  40ce0c:	ldr	w9, [sp, #12]
  40ce10:	ldr	w10, [sp, #8]
  40ce14:	csel	w11, w9, w10, ne  // ne = any
  40ce18:	ldr	x8, [sp, #16]
  40ce1c:	str	w11, [x8, #16]
  40ce20:	ldp	x29, x30, [sp, #32]
  40ce24:	add	sp, sp, #0x30
  40ce28:	ret
  40ce2c:	mov	w8, #0x1                   	// #1
  40ce30:	and	w0, w8, #0x1
  40ce34:	ret
  40ce38:	stp	x29, x30, [sp, #-32]!
  40ce3c:	str	x28, [sp, #16]
  40ce40:	mov	x29, sp
  40ce44:	sub	sp, sp, #0x1, lsl #12
  40ce48:	sub	sp, sp, #0x60
  40ce4c:	sub	x8, x29, #0x1
  40ce50:	stur	x0, [x29, #-16]
  40ce54:	stur	wzr, [x29, #-20]
  40ce58:	ldur	x9, [x29, #-16]
  40ce5c:	ldr	x9, [x9, #40]
  40ce60:	stur	x9, [x29, #-32]
  40ce64:	str	x8, [sp, #8]
  40ce68:	add	x8, sp, #0x40
  40ce6c:	str	x8, [sp, #56]
  40ce70:	ldr	x9, [sp, #56]
  40ce74:	add	x9, x9, #0x20
  40ce78:	str	x9, [sp, #48]
  40ce7c:	mov	x0, x8
  40ce80:	mov	w10, wzr
  40ce84:	mov	w1, w10
  40ce88:	mov	x2, #0x1000                	// #4096
  40ce8c:	bl	402be0 <memset@plt>
  40ce90:	ldur	x8, [x29, #-16]
  40ce94:	ldr	x8, [x8, #8]
  40ce98:	ldr	x9, [sp, #56]
  40ce9c:	str	x8, [x9]
  40cea0:	ldur	x8, [x29, #-16]
  40cea4:	ldr	w10, [x8, #16]
  40cea8:	ldr	x8, [sp, #56]
  40ceac:	str	w10, [x8, #16]
  40ceb0:	ldr	x8, [sp, #56]
  40ceb4:	mov	w10, #0x48                  	// #72
  40ceb8:	str	w10, [x8, #24]
  40cebc:	ldur	x8, [x29, #-16]
  40cec0:	ldr	x8, [x8, #8]
  40cec4:	mov	x9, #0xffffffffffffffff    	// #-1
  40cec8:	subs	x8, x9, x8
  40cecc:	ldr	x9, [sp, #56]
  40ced0:	str	x8, [x9, #8]
  40ced4:	ldur	x8, [x29, #-16]
  40ced8:	ldr	w0, [x8]
  40cedc:	ldr	x2, [sp, #56]
  40cee0:	mov	x1, #0x660b                	// #26123
  40cee4:	movk	x1, #0xc020, lsl #16
  40cee8:	bl	4030c0 <ioctl@plt>
  40ceec:	cmp	w0, #0x0
  40cef0:	cset	w10, ge  // ge = tcont
  40cef4:	tbnz	w10, #0, 40cf24 <__fxstatat@plt+0x9e34>
  40cef8:	ldur	x8, [x29, #-16]
  40cefc:	ldr	x8, [x8, #8]
  40cf00:	cbnz	x8, 40cf10 <__fxstatat@plt+0x9e20>
  40cf04:	ldur	x8, [x29, #-16]
  40cf08:	mov	w9, #0x1                   	// #1
  40cf0c:	strb	w9, [x8, #32]
  40cf10:	mov	w8, wzr
  40cf14:	and	w8, w8, #0x1
  40cf18:	ldr	x9, [sp, #8]
  40cf1c:	strb	w8, [x9]
  40cf20:	b	40d424 <__fxstatat@plt+0xa334>
  40cf24:	ldr	x8, [sp, #56]
  40cf28:	ldr	w9, [x8, #20]
  40cf2c:	cbnz	w9, 40cf5c <__fxstatat@plt+0x9e6c>
  40cf30:	ldur	x8, [x29, #-16]
  40cf34:	mov	w9, #0x1                   	// #1
  40cf38:	strb	w9, [x8, #33]
  40cf3c:	ldur	x8, [x29, #-16]
  40cf40:	ldr	x8, [x8, #8]
  40cf44:	cmp	x8, #0x0
  40cf48:	cset	w9, ne  // ne = any
  40cf4c:	and	w9, w9, #0x1
  40cf50:	ldr	x8, [sp, #8]
  40cf54:	strb	w9, [x8]
  40cf58:	b	40d424 <__fxstatat@plt+0xa334>
  40cf5c:	ldur	x8, [x29, #-16]
  40cf60:	ldr	x8, [x8, #24]
  40cf64:	ldr	x9, [sp, #56]
  40cf68:	ldr	w10, [x9, #20]
  40cf6c:	mov	w9, w10
  40cf70:	mov	x11, #0xffffffffffffffff    	// #-1
  40cf74:	subs	x9, x11, x9
  40cf78:	cmp	x8, x9
  40cf7c:	b.hi	40cf84 <__fxstatat@plt+0x9e94>  // b.pmore
  40cf80:	b	40cfa4 <__fxstatat@plt+0x9eb4>
  40cf84:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40cf88:	add	x0, x0, #0xb6b
  40cf8c:	adrp	x1, 420000 <__fxstatat@plt+0x1cf10>
  40cf90:	add	x1, x1, #0xba2
  40cf94:	mov	w2, #0x7e                  	// #126
  40cf98:	adrp	x3, 420000 <__fxstatat@plt+0x1cf10>
  40cf9c:	add	x3, x3, #0xbb4
  40cfa0:	bl	403020 <__assert_fail@plt>
  40cfa4:	ldr	x8, [sp, #56]
  40cfa8:	ldr	w9, [x8, #20]
  40cfac:	mov	w8, w9
  40cfb0:	ldur	x10, [x29, #-16]
  40cfb4:	mov	x11, #0x18                  	// #24
  40cfb8:	ldr	x12, [x10, #24]
  40cfbc:	add	x8, x12, x8
  40cfc0:	str	x8, [x10, #24]
  40cfc4:	ldur	x8, [x29, #-32]
  40cfc8:	ldur	x10, [x29, #-16]
  40cfcc:	ldr	x10, [x10, #40]
  40cfd0:	subs	x8, x8, x10
  40cfd4:	mov	x10, #0x18                  	// #24
  40cfd8:	sdiv	x8, x8, x10
  40cfdc:	str	x8, [sp, #40]
  40cfe0:	ldur	x8, [x29, #-16]
  40cfe4:	ldr	x0, [x8, #40]
  40cfe8:	ldur	x8, [x29, #-16]
  40cfec:	ldr	x1, [x8, #24]
  40cff0:	mov	x2, x10
  40cff4:	str	x11, [sp]
  40cff8:	bl	416f44 <__fxstatat@plt+0x13e54>
  40cffc:	ldur	x8, [x29, #-16]
  40d000:	str	x0, [x8, #40]
  40d004:	ldur	x8, [x29, #-16]
  40d008:	ldr	x8, [x8, #40]
  40d00c:	ldr	x10, [sp, #40]
  40d010:	ldr	x11, [sp]
  40d014:	mul	x10, x11, x10
  40d018:	add	x8, x8, x10
  40d01c:	stur	x8, [x29, #-32]
  40d020:	str	wzr, [sp, #36]
  40d024:	str	wzr, [sp, #36]
  40d028:	ldr	w8, [sp, #36]
  40d02c:	ldr	x9, [sp, #56]
  40d030:	ldr	w10, [x9, #20]
  40d034:	cmp	w8, w10
  40d038:	b.cs	40d358 <__fxstatat@plt+0xa268>  // b.hs, b.nlast
  40d03c:	ldr	x8, [sp, #48]
  40d040:	ldr	w9, [sp, #36]
  40d044:	mov	w10, w9
  40d048:	mov	x11, #0x38                  	// #56
  40d04c:	mul	x10, x11, x10
  40d050:	ldr	x8, [x8, x10]
  40d054:	ldr	x10, [sp, #48]
  40d058:	ldr	w9, [sp, #36]
  40d05c:	mov	w12, w9
  40d060:	mul	x11, x11, x12
  40d064:	add	x10, x10, x11
  40d068:	ldr	x10, [x10, #16]
  40d06c:	mov	x11, #0x7fffffffffffffff    	// #9223372036854775807
  40d070:	subs	x10, x11, x10
  40d074:	cmp	x8, x10
  40d078:	b.hi	40d080 <__fxstatat@plt+0x9f90>  // b.pmore
  40d07c:	b	40d0a0 <__fxstatat@plt+0x9fb0>
  40d080:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40d084:	add	x0, x0, #0xbe1
  40d088:	adrp	x1, 420000 <__fxstatat@plt+0x1cf10>
  40d08c:	add	x1, x1, #0xba2
  40d090:	mov	w2, #0x8d                  	// #141
  40d094:	adrp	x3, 420000 <__fxstatat@plt+0x1cf10>
  40d098:	add	x3, x3, #0xbb4
  40d09c:	bl	403020 <__assert_fail@plt>
  40d0a0:	ldur	w8, [x29, #-20]
  40d0a4:	cbz	w8, 40d15c <__fxstatat@plt+0xa06c>
  40d0a8:	ldur	x8, [x29, #-32]
  40d0ac:	ldr	w9, [x8, #16]
  40d0b0:	ldr	x8, [sp, #48]
  40d0b4:	ldr	w10, [sp, #36]
  40d0b8:	mov	w11, w10
  40d0bc:	mov	x12, #0x38                  	// #56
  40d0c0:	mul	x11, x12, x11
  40d0c4:	add	x8, x8, x11
  40d0c8:	ldr	w10, [x8, #40]
  40d0cc:	and	w10, w10, #0xfffffffe
  40d0d0:	cmp	w9, w10
  40d0d4:	b.ne	40d15c <__fxstatat@plt+0xa06c>  // b.any
  40d0d8:	ldur	x8, [x29, #-32]
  40d0dc:	ldr	x8, [x8]
  40d0e0:	ldur	x9, [x29, #-32]
  40d0e4:	ldr	x9, [x9, #8]
  40d0e8:	add	x8, x8, x9
  40d0ec:	ldr	x9, [sp, #48]
  40d0f0:	ldr	w10, [sp, #36]
  40d0f4:	mov	w11, w10
  40d0f8:	mov	x12, #0x38                  	// #56
  40d0fc:	mul	x11, x12, x11
  40d100:	ldr	x9, [x9, x11]
  40d104:	cmp	x8, x9
  40d108:	b.ne	40d15c <__fxstatat@plt+0xa06c>  // b.any
  40d10c:	ldr	x8, [sp, #48]
  40d110:	ldr	w9, [sp, #36]
  40d114:	mov	w10, w9
  40d118:	mov	x11, #0x38                  	// #56
  40d11c:	mul	x10, x11, x10
  40d120:	add	x8, x8, x10
  40d124:	ldr	x8, [x8, #16]
  40d128:	ldur	x10, [x29, #-32]
  40d12c:	ldr	x12, [x10, #8]
  40d130:	add	x8, x12, x8
  40d134:	str	x8, [x10, #8]
  40d138:	ldr	x8, [sp, #48]
  40d13c:	ldr	w9, [sp, #36]
  40d140:	mov	w10, w9
  40d144:	mul	x10, x11, x10
  40d148:	add	x8, x8, x10
  40d14c:	ldr	w9, [x8, #40]
  40d150:	ldur	x8, [x29, #-32]
  40d154:	str	w9, [x8, #16]
  40d158:	b	40d348 <__fxstatat@plt+0xa258>
  40d15c:	ldur	w8, [x29, #-20]
  40d160:	cbnz	w8, 40d18c <__fxstatat@plt+0xa09c>
  40d164:	ldur	x8, [x29, #-16]
  40d168:	ldr	x8, [x8, #8]
  40d16c:	ldr	x9, [sp, #48]
  40d170:	ldr	w10, [sp, #36]
  40d174:	mov	w11, w10
  40d178:	mov	x12, #0x38                  	// #56
  40d17c:	mul	x11, x12, x11
  40d180:	ldr	x9, [x9, x11]
  40d184:	cmp	x8, x9
  40d188:	b.hi	40d1c8 <__fxstatat@plt+0xa0d8>  // b.pmore
  40d18c:	ldur	w8, [x29, #-20]
  40d190:	cbz	w8, 40d2bc <__fxstatat@plt+0xa1cc>
  40d194:	ldur	x8, [x29, #-32]
  40d198:	ldr	x8, [x8]
  40d19c:	ldur	x9, [x29, #-32]
  40d1a0:	ldr	x9, [x9, #8]
  40d1a4:	add	x8, x8, x9
  40d1a8:	ldr	x9, [sp, #48]
  40d1ac:	ldr	w10, [sp, #36]
  40d1b0:	mov	w11, w10
  40d1b4:	mov	x12, #0x38                  	// #56
  40d1b8:	mul	x11, x12, x11
  40d1bc:	ldr	x9, [x9, x11]
  40d1c0:	cmp	x8, x9
  40d1c4:	b.ls	40d2bc <__fxstatat@plt+0xa1cc>  // b.plast
  40d1c8:	ldur	w8, [x29, #-20]
  40d1cc:	cbnz	w8, 40d1e0 <__fxstatat@plt+0xa0f0>
  40d1d0:	ldur	x8, [x29, #-16]
  40d1d4:	ldr	x8, [x8, #8]
  40d1d8:	str	x8, [sp, #24]
  40d1dc:	b	40d1f8 <__fxstatat@plt+0xa108>
  40d1e0:	ldur	x8, [x29, #-32]
  40d1e4:	ldr	x8, [x8]
  40d1e8:	ldur	x9, [x29, #-32]
  40d1ec:	ldr	x9, [x9, #8]
  40d1f0:	add	x8, x8, x9
  40d1f4:	str	x8, [sp, #24]
  40d1f8:	ldr	x8, [sp, #24]
  40d1fc:	ldr	x9, [sp, #48]
  40d200:	ldr	w10, [sp, #36]
  40d204:	mov	w11, w10
  40d208:	mov	x12, #0x38                  	// #56
  40d20c:	mul	x11, x12, x11
  40d210:	ldr	x9, [x9, x11]
  40d214:	subs	x8, x8, x9
  40d218:	str	x8, [sp, #16]
  40d21c:	ldr	x8, [sp, #16]
  40d220:	ldr	x9, [sp, #48]
  40d224:	ldr	w10, [sp, #36]
  40d228:	mov	w11, w10
  40d22c:	mul	x11, x12, x11
  40d230:	add	x9, x9, x11
  40d234:	ldr	x9, [x9, #16]
  40d238:	cmp	x8, x9
  40d23c:	b.cs	40d26c <__fxstatat@plt+0xa17c>  // b.hs, b.nlast
  40d240:	ldur	x8, [x29, #-16]
  40d244:	ldr	x8, [x8, #8]
  40d248:	cbnz	x8, 40d258 <__fxstatat@plt+0xa168>
  40d24c:	ldur	x8, [x29, #-16]
  40d250:	mov	w9, #0x1                   	// #1
  40d254:	strb	w9, [x8, #32]
  40d258:	mov	w8, wzr
  40d25c:	and	w8, w8, #0x1
  40d260:	ldr	x9, [sp, #8]
  40d264:	strb	w8, [x9]
  40d268:	b	40d424 <__fxstatat@plt+0xa334>
  40d26c:	ldr	x8, [sp, #24]
  40d270:	ldr	x9, [sp, #48]
  40d274:	ldr	w10, [sp, #36]
  40d278:	mov	w11, w10
  40d27c:	mov	x12, #0x38                  	// #56
  40d280:	mul	x11, x12, x11
  40d284:	str	x8, [x9, x11]
  40d288:	ldr	x8, [sp, #16]
  40d28c:	ldr	x9, [sp, #48]
  40d290:	ldr	w10, [sp, #36]
  40d294:	mov	w11, w10
  40d298:	mul	x11, x12, x11
  40d29c:	add	x9, x9, x11
  40d2a0:	ldr	x11, [x9, #16]
  40d2a4:	subs	x8, x11, x8
  40d2a8:	str	x8, [x9, #16]
  40d2ac:	ldr	w10, [sp, #36]
  40d2b0:	subs	w10, w10, #0x1
  40d2b4:	str	w10, [sp, #36]
  40d2b8:	b	40d348 <__fxstatat@plt+0xa258>
  40d2bc:	ldur	x8, [x29, #-16]
  40d2c0:	ldr	x8, [x8, #40]
  40d2c4:	ldur	w9, [x29, #-20]
  40d2c8:	mov	w10, w9
  40d2cc:	mov	x11, #0x18                  	// #24
  40d2d0:	mul	x10, x11, x10
  40d2d4:	add	x8, x8, x10
  40d2d8:	stur	x8, [x29, #-32]
  40d2dc:	ldr	x8, [sp, #48]
  40d2e0:	ldr	w9, [sp, #36]
  40d2e4:	mov	w10, w9
  40d2e8:	mov	x11, #0x38                  	// #56
  40d2ec:	mul	x10, x11, x10
  40d2f0:	ldr	x8, [x8, x10]
  40d2f4:	ldur	x10, [x29, #-32]
  40d2f8:	str	x8, [x10]
  40d2fc:	ldr	x8, [sp, #48]
  40d300:	ldr	w9, [sp, #36]
  40d304:	mov	w10, w9
  40d308:	mul	x10, x11, x10
  40d30c:	add	x8, x8, x10
  40d310:	ldr	x8, [x8, #16]
  40d314:	ldur	x10, [x29, #-32]
  40d318:	str	x8, [x10, #8]
  40d31c:	ldr	x8, [sp, #48]
  40d320:	ldr	w9, [sp, #36]
  40d324:	mov	w10, w9
  40d328:	mul	x10, x11, x10
  40d32c:	add	x8, x8, x10
  40d330:	ldr	w9, [x8, #40]
  40d334:	ldur	x8, [x29, #-32]
  40d338:	str	w9, [x8, #16]
  40d33c:	ldur	w9, [x29, #-20]
  40d340:	add	w9, w9, #0x1
  40d344:	stur	w9, [x29, #-20]
  40d348:	ldr	w8, [sp, #36]
  40d34c:	add	w8, w8, #0x1
  40d350:	str	w8, [sp, #36]
  40d354:	b	40d028 <__fxstatat@plt+0x9f38>
  40d358:	ldur	x8, [x29, #-32]
  40d35c:	ldr	w9, [x8, #16]
  40d360:	and	w9, w9, #0x1
  40d364:	cbz	w9, 40d374 <__fxstatat@plt+0xa284>
  40d368:	ldur	x8, [x29, #-16]
  40d36c:	mov	w9, #0x1                   	// #1
  40d370:	strb	w9, [x8, #33]
  40d374:	ldur	w8, [x29, #-20]
  40d378:	cmp	w8, #0x48
  40d37c:	b.ls	40d3c0 <__fxstatat@plt+0xa2d0>  // b.plast
  40d380:	ldur	x8, [x29, #-16]
  40d384:	ldrb	w9, [x8, #33]
  40d388:	tbnz	w9, #0, 40d3c0 <__fxstatat@plt+0xa2d0>
  40d38c:	ldur	x8, [x29, #-16]
  40d390:	ldr	x8, [x8, #40]
  40d394:	ldur	w9, [x29, #-20]
  40d398:	subs	w9, w9, #0x1
  40d39c:	stur	w9, [x29, #-20]
  40d3a0:	mov	w10, w9
  40d3a4:	ubfx	x10, x10, #0, #32
  40d3a8:	mov	x11, #0x18                  	// #24
  40d3ac:	mul	x10, x11, x10
  40d3b0:	add	x8, x8, x10
  40d3b4:	mov	x10, #0xffffffffffffffe8    	// #-24
  40d3b8:	add	x8, x8, x10
  40d3bc:	stur	x8, [x29, #-32]
  40d3c0:	ldur	w8, [x29, #-20]
  40d3c4:	mov	w9, w8
  40d3c8:	ldur	x10, [x29, #-16]
  40d3cc:	str	x9, [x10, #24]
  40d3d0:	ldur	x9, [x29, #-16]
  40d3d4:	ldrb	w8, [x9, #33]
  40d3d8:	tbnz	w8, #0, 40d3e0 <__fxstatat@plt+0xa2f0>
  40d3dc:	b	40d3e4 <__fxstatat@plt+0xa2f4>
  40d3e0:	b	40d414 <__fxstatat@plt+0xa324>
  40d3e4:	ldur	x8, [x29, #-32]
  40d3e8:	ldr	x8, [x8]
  40d3ec:	ldur	x9, [x29, #-32]
  40d3f0:	ldr	x9, [x9, #8]
  40d3f4:	add	x8, x8, x9
  40d3f8:	ldur	x9, [x29, #-16]
  40d3fc:	str	x8, [x9, #8]
  40d400:	ldur	w8, [x29, #-20]
  40d404:	cmp	w8, #0x48
  40d408:	b.cc	40d410 <__fxstatat@plt+0xa320>  // b.lo, b.ul, b.last
  40d40c:	b	40d414 <__fxstatat@plt+0xa324>
  40d410:	b	40ce68 <__fxstatat@plt+0x9d78>
  40d414:	mov	w8, #0x1                   	// #1
  40d418:	and	w8, w8, #0x1
  40d41c:	ldr	x9, [sp, #8]
  40d420:	strb	w8, [x9]
  40d424:	ldr	x8, [sp, #8]
  40d428:	ldrb	w9, [x8]
  40d42c:	and	w0, w9, #0x1
  40d430:	add	sp, sp, #0x1, lsl #12
  40d434:	add	sp, sp, #0x60
  40d438:	ldr	x28, [sp, #16]
  40d43c:	ldp	x29, x30, [sp], #32
  40d440:	ret
  40d444:	sub	sp, sp, #0x190
  40d448:	stp	x29, x30, [sp, #368]
  40d44c:	str	x28, [sp, #384]
  40d450:	add	x29, sp, #0x170
  40d454:	sub	x8, x29, #0x20
  40d458:	stur	w0, [x29, #-8]
  40d45c:	str	x1, [x8, #16]
  40d460:	stur	w2, [x29, #-20]
  40d464:	str	x3, [x8]
  40d468:	stur	w4, [x29, #-36]
  40d46c:	and	w9, w5, #0x1
  40d470:	sturb	w9, [x29, #-37]
  40d474:	stur	w6, [x29, #-44]
  40d478:	ldur	w9, [x29, #-44]
  40d47c:	cmp	w9, #0x0
  40d480:	cset	w9, ge  // ge = tcont
  40d484:	str	x8, [sp, #16]
  40d488:	tbnz	w9, #0, 40d4cc <__fxstatat@plt+0xa3dc>
  40d48c:	ldur	w0, [x29, #-8]
  40d490:	ldr	x8, [sp, #16]
  40d494:	ldr	x1, [x8, #16]
  40d498:	ldur	w2, [x29, #-20]
  40d49c:	ldr	x3, [x8]
  40d4a0:	ldur	w4, [x29, #-36]
  40d4a4:	bl	4029c0 <linkat@plt>
  40d4a8:	cbnz	w0, 40d4b8 <__fxstatat@plt+0xa3c8>
  40d4ac:	mov	w8, wzr
  40d4b0:	str	w8, [sp, #12]
  40d4b4:	b	40d4c4 <__fxstatat@plt+0xa3d4>
  40d4b8:	bl	403030 <__errno_location@plt>
  40d4bc:	ldr	w8, [x0]
  40d4c0:	str	w8, [sp, #12]
  40d4c4:	ldr	w8, [sp, #12]
  40d4c8:	stur	w8, [x29, #-44]
  40d4cc:	ldurb	w8, [x29, #-37]
  40d4d0:	tbnz	w8, #0, 40d4d8 <__fxstatat@plt+0xa3e8>
  40d4d4:	b	40d4e4 <__fxstatat@plt+0xa3f4>
  40d4d8:	ldur	w8, [x29, #-44]
  40d4dc:	cmp	w8, #0x11
  40d4e0:	b.eq	40d4f0 <__fxstatat@plt+0xa400>  // b.none
  40d4e4:	ldur	w8, [x29, #-44]
  40d4e8:	stur	w8, [x29, #-4]
  40d4ec:	b	40d5e8 <__fxstatat@plt+0xa4f8>
  40d4f0:	ldr	x8, [sp, #16]
  40d4f4:	ldr	x0, [x8]
  40d4f8:	add	x1, sp, #0x44
  40d4fc:	bl	40d5fc <__fxstatat@plt+0xa50c>
  40d500:	str	x0, [sp, #56]
  40d504:	ldr	x8, [sp, #56]
  40d508:	cbnz	x8, 40d51c <__fxstatat@plt+0xa42c>
  40d50c:	bl	403030 <__errno_location@plt>
  40d510:	ldr	w8, [x0]
  40d514:	stur	w8, [x29, #-4]
  40d518:	b	40d5e8 <__fxstatat@plt+0xa4f8>
  40d51c:	ldur	w8, [x29, #-8]
  40d520:	add	x9, sp, #0x20
  40d524:	str	w8, [sp, #32]
  40d528:	ldr	x10, [sp, #16]
  40d52c:	ldr	x11, [x10, #16]
  40d530:	str	x11, [x9, #8]
  40d534:	ldur	w8, [x29, #-20]
  40d538:	str	w8, [sp, #48]
  40d53c:	ldur	w8, [x29, #-36]
  40d540:	str	w8, [sp, #52]
  40d544:	ldr	x0, [sp, #56]
  40d548:	mov	w8, wzr
  40d54c:	mov	w1, w8
  40d550:	mov	x2, x9
  40d554:	adrp	x3, 40d000 <__fxstatat@plt+0x9f10>
  40d558:	add	x3, x3, #0x6b8
  40d55c:	mov	x4, #0x6                   	// #6
  40d560:	bl	414b90 <__fxstatat@plt+0x11aa0>
  40d564:	cbz	w0, 40d578 <__fxstatat@plt+0xa488>
  40d568:	bl	403030 <__errno_location@plt>
  40d56c:	ldr	w8, [x0]
  40d570:	str	w8, [sp, #28]
  40d574:	b	40d5c8 <__fxstatat@plt+0xa4d8>
  40d578:	ldur	w0, [x29, #-20]
  40d57c:	ldr	x1, [sp, #56]
  40d580:	ldur	w2, [x29, #-20]
  40d584:	ldr	x8, [sp, #16]
  40d588:	ldr	x3, [x8]
  40d58c:	bl	402e60 <renameat@plt>
  40d590:	cbnz	w0, 40d5a0 <__fxstatat@plt+0xa4b0>
  40d594:	mov	w8, #0xffffffff            	// #-1
  40d598:	str	w8, [sp, #8]
  40d59c:	b	40d5ac <__fxstatat@plt+0xa4bc>
  40d5a0:	bl	403030 <__errno_location@plt>
  40d5a4:	ldr	w8, [x0]
  40d5a8:	str	w8, [sp, #8]
  40d5ac:	ldr	w8, [sp, #8]
  40d5b0:	str	w8, [sp, #28]
  40d5b4:	ldur	w0, [x29, #-20]
  40d5b8:	ldr	x1, [sp, #56]
  40d5bc:	mov	w8, wzr
  40d5c0:	mov	w2, w8
  40d5c4:	bl	402a20 <unlinkat@plt>
  40d5c8:	ldr	x8, [sp, #56]
  40d5cc:	add	x9, sp, #0x44
  40d5d0:	cmp	x8, x9
  40d5d4:	b.eq	40d5e0 <__fxstatat@plt+0xa4f0>  // b.none
  40d5d8:	ldr	x0, [sp, #56]
  40d5dc:	bl	402e10 <free@plt>
  40d5e0:	ldr	w8, [sp, #28]
  40d5e4:	stur	w8, [x29, #-4]
  40d5e8:	ldur	w0, [x29, #-4]
  40d5ec:	ldr	x28, [sp, #384]
  40d5f0:	ldp	x29, x30, [sp, #368]
  40d5f4:	add	sp, sp, #0x190
  40d5f8:	ret
  40d5fc:	sub	sp, sp, #0x50
  40d600:	stp	x29, x30, [sp, #64]
  40d604:	add	x29, sp, #0x40
  40d608:	stur	x0, [x29, #-16]
  40d60c:	stur	x1, [x29, #-24]
  40d610:	ldur	x0, [x29, #-16]
  40d614:	bl	40ecd8 <__fxstatat@plt+0xbbe8>
  40d618:	ldur	x8, [x29, #-16]
  40d61c:	subs	x8, x0, x8
  40d620:	str	x8, [sp, #32]
  40d624:	ldr	x8, [sp, #32]
  40d628:	add	x8, x8, #0x9
  40d62c:	str	x8, [sp, #24]
  40d630:	ldr	x8, [sp, #24]
  40d634:	cmp	x8, #0x100
  40d638:	b.hi	40d648 <__fxstatat@plt+0xa558>  // b.pmore
  40d63c:	ldur	x8, [x29, #-24]
  40d640:	str	x8, [sp, #16]
  40d644:	b	40d668 <__fxstatat@plt+0xa578>
  40d648:	ldr	x0, [sp, #24]
  40d64c:	bl	402b30 <malloc@plt>
  40d650:	str	x0, [sp, #16]
  40d654:	ldr	x8, [sp, #16]
  40d658:	cbnz	x8, 40d668 <__fxstatat@plt+0xa578>
  40d65c:	ldr	x8, [sp, #16]
  40d660:	stur	x8, [x29, #-8]
  40d664:	b	40d6a8 <__fxstatat@plt+0xa5b8>
  40d668:	ldr	x8, [sp, #16]
  40d66c:	ldur	x1, [x29, #-16]
  40d670:	ldr	x9, [sp, #32]
  40d674:	mov	x0, x8
  40d678:	mov	x2, x9
  40d67c:	str	x8, [sp, #8]
  40d680:	str	x9, [sp]
  40d684:	bl	4028f0 <memcpy@plt>
  40d688:	ldr	x8, [sp, #8]
  40d68c:	ldr	x9, [sp]
  40d690:	add	x0, x8, x9
  40d694:	adrp	x1, 420000 <__fxstatat@plt+0x1cf10>
  40d698:	add	x1, x1, #0xc21
  40d69c:	bl	402f00 <strcpy@plt>
  40d6a0:	ldr	x8, [sp, #16]
  40d6a4:	stur	x8, [x29, #-8]
  40d6a8:	ldur	x0, [x29, #-8]
  40d6ac:	ldp	x29, x30, [sp, #64]
  40d6b0:	add	sp, sp, #0x50
  40d6b4:	ret
  40d6b8:	sub	sp, sp, #0x30
  40d6bc:	stp	x29, x30, [sp, #32]
  40d6c0:	add	x29, sp, #0x20
  40d6c4:	stur	x0, [x29, #-8]
  40d6c8:	str	x1, [sp, #16]
  40d6cc:	ldr	x8, [sp, #16]
  40d6d0:	str	x8, [sp, #8]
  40d6d4:	ldr	x8, [sp, #8]
  40d6d8:	ldr	w0, [x8]
  40d6dc:	ldr	x8, [sp, #8]
  40d6e0:	ldr	x1, [x8, #8]
  40d6e4:	ldr	x8, [sp, #8]
  40d6e8:	ldr	w2, [x8, #16]
  40d6ec:	ldur	x3, [x29, #-8]
  40d6f0:	ldr	x8, [sp, #8]
  40d6f4:	ldr	w4, [x8, #20]
  40d6f8:	bl	4029c0 <linkat@plt>
  40d6fc:	ldp	x29, x30, [sp, #32]
  40d700:	add	sp, sp, #0x30
  40d704:	ret
  40d708:	sub	sp, sp, #0x180
  40d70c:	stp	x29, x30, [sp, #352]
  40d710:	str	x28, [sp, #368]
  40d714:	add	x29, sp, #0x160
  40d718:	sub	x8, x29, #0x20
  40d71c:	str	x0, [x8, #16]
  40d720:	stur	w1, [x29, #-20]
  40d724:	str	x2, [x8]
  40d728:	and	w9, w3, #0x1
  40d72c:	sturb	w9, [x29, #-33]
  40d730:	stur	w4, [x29, #-40]
  40d734:	ldur	w9, [x29, #-40]
  40d738:	cmp	w9, #0x0
  40d73c:	cset	w9, ge  // ge = tcont
  40d740:	str	x8, [sp, #16]
  40d744:	tbnz	w9, #0, 40d780 <__fxstatat@plt+0xa690>
  40d748:	ldr	x8, [sp, #16]
  40d74c:	ldr	x0, [x8, #16]
  40d750:	ldur	w1, [x29, #-20]
  40d754:	ldr	x2, [x8]
  40d758:	bl	402fb0 <symlinkat@plt>
  40d75c:	cbnz	w0, 40d76c <__fxstatat@plt+0xa67c>
  40d760:	mov	w8, wzr
  40d764:	str	w8, [sp, #12]
  40d768:	b	40d778 <__fxstatat@plt+0xa688>
  40d76c:	bl	403030 <__errno_location@plt>
  40d770:	ldr	w8, [x0]
  40d774:	str	w8, [sp, #12]
  40d778:	ldr	w8, [sp, #12]
  40d77c:	stur	w8, [x29, #-40]
  40d780:	ldurb	w8, [x29, #-33]
  40d784:	tbnz	w8, #0, 40d78c <__fxstatat@plt+0xa69c>
  40d788:	b	40d798 <__fxstatat@plt+0xa6a8>
  40d78c:	ldur	w8, [x29, #-40]
  40d790:	cmp	w8, #0x11
  40d794:	b.eq	40d7a4 <__fxstatat@plt+0xa6b4>  // b.none
  40d798:	ldur	w8, [x29, #-40]
  40d79c:	stur	w8, [x29, #-4]
  40d7a0:	b	40d880 <__fxstatat@plt+0xa790>
  40d7a4:	ldr	x8, [sp, #16]
  40d7a8:	ldr	x0, [x8]
  40d7ac:	add	x1, sp, #0x38
  40d7b0:	bl	40d5fc <__fxstatat@plt+0xa50c>
  40d7b4:	str	x0, [sp, #48]
  40d7b8:	ldr	x8, [sp, #48]
  40d7bc:	cbnz	x8, 40d7d0 <__fxstatat@plt+0xa6e0>
  40d7c0:	bl	403030 <__errno_location@plt>
  40d7c4:	ldr	w8, [x0]
  40d7c8:	stur	w8, [x29, #-4]
  40d7cc:	b	40d880 <__fxstatat@plt+0xa790>
  40d7d0:	ldr	x8, [sp, #16]
  40d7d4:	ldr	x9, [x8, #16]
  40d7d8:	add	x2, sp, #0x20
  40d7dc:	str	x9, [sp, #32]
  40d7e0:	ldur	w10, [x29, #-20]
  40d7e4:	str	w10, [sp, #40]
  40d7e8:	ldr	x0, [sp, #48]
  40d7ec:	mov	w10, wzr
  40d7f0:	mov	w1, w10
  40d7f4:	adrp	x3, 40d000 <__fxstatat@plt+0x9f10>
  40d7f8:	add	x3, x3, #0x894
  40d7fc:	mov	x4, #0x6                   	// #6
  40d800:	bl	414b90 <__fxstatat@plt+0x11aa0>
  40d804:	cbz	w0, 40d818 <__fxstatat@plt+0xa728>
  40d808:	bl	403030 <__errno_location@plt>
  40d80c:	ldr	w8, [x0]
  40d810:	str	w8, [sp, #28]
  40d814:	b	40d860 <__fxstatat@plt+0xa770>
  40d818:	ldur	w0, [x29, #-20]
  40d81c:	ldr	x1, [sp, #48]
  40d820:	ldur	w2, [x29, #-20]
  40d824:	ldr	x8, [sp, #16]
  40d828:	ldr	x3, [x8]
  40d82c:	bl	402e60 <renameat@plt>
  40d830:	cbz	w0, 40d858 <__fxstatat@plt+0xa768>
  40d834:	bl	403030 <__errno_location@plt>
  40d838:	ldr	w8, [x0]
  40d83c:	str	w8, [sp, #28]
  40d840:	ldur	w0, [x29, #-20]
  40d844:	ldr	x1, [sp, #48]
  40d848:	mov	w8, wzr
  40d84c:	mov	w2, w8
  40d850:	bl	402a20 <unlinkat@plt>
  40d854:	b	40d860 <__fxstatat@plt+0xa770>
  40d858:	mov	w8, #0xffffffff            	// #-1
  40d85c:	str	w8, [sp, #28]
  40d860:	ldr	x8, [sp, #48]
  40d864:	add	x9, sp, #0x38
  40d868:	cmp	x8, x9
  40d86c:	b.eq	40d878 <__fxstatat@plt+0xa788>  // b.none
  40d870:	ldr	x0, [sp, #48]
  40d874:	bl	402e10 <free@plt>
  40d878:	ldr	w8, [sp, #28]
  40d87c:	stur	w8, [x29, #-4]
  40d880:	ldur	w0, [x29, #-4]
  40d884:	ldr	x28, [sp, #368]
  40d888:	ldp	x29, x30, [sp, #352]
  40d88c:	add	sp, sp, #0x180
  40d890:	ret
  40d894:	sub	sp, sp, #0x30
  40d898:	stp	x29, x30, [sp, #32]
  40d89c:	add	x29, sp, #0x20
  40d8a0:	stur	x0, [x29, #-8]
  40d8a4:	str	x1, [sp, #16]
  40d8a8:	ldr	x8, [sp, #16]
  40d8ac:	str	x8, [sp, #8]
  40d8b0:	ldr	x8, [sp, #8]
  40d8b4:	ldr	x0, [x8]
  40d8b8:	ldr	x8, [sp, #8]
  40d8bc:	ldr	w1, [x8, #8]
  40d8c0:	ldur	x2, [x29, #-8]
  40d8c4:	bl	402fb0 <symlinkat@plt>
  40d8c8:	ldp	x29, x30, [sp, #32]
  40d8cc:	add	sp, sp, #0x30
  40d8d0:	ret
  40d8d4:	sub	sp, sp, #0x60
  40d8d8:	stp	x29, x30, [sp, #80]
  40d8dc:	add	x29, sp, #0x50
  40d8e0:	mov	w8, #0xfffffffe            	// #-2
  40d8e4:	stur	x0, [x29, #-8]
  40d8e8:	stur	w1, [x29, #-12]
  40d8ec:	stur	x2, [x29, #-24]
  40d8f0:	stur	w3, [x29, #-28]
  40d8f4:	stur	w4, [x29, #-32]
  40d8f8:	ldur	x0, [x29, #-8]
  40d8fc:	ldur	w1, [x29, #-12]
  40d900:	ldur	x2, [x29, #-24]
  40d904:	ldur	w3, [x29, #-28]
  40d908:	ldur	w4, [x29, #-32]
  40d90c:	str	w8, [sp, #40]
  40d910:	bl	411764 <__fxstatat@plt+0xe674>
  40d914:	stur	w0, [x29, #-36]
  40d918:	ldur	w8, [x29, #-36]
  40d91c:	ldr	w9, [sp, #40]
  40d920:	cmp	w8, w9
  40d924:	str	w8, [sp, #36]
  40d928:	b.eq	40d944 <__fxstatat@plt+0xa854>  // b.none
  40d92c:	b	40d930 <__fxstatat@plt+0xa840>
  40d930:	mov	w8, #0xffffffff            	// #-1
  40d934:	ldr	w9, [sp, #36]
  40d938:	cmp	w9, w8
  40d93c:	b.eq	40d97c <__fxstatat@plt+0xa88c>  // b.none
  40d940:	b	40d9c4 <__fxstatat@plt+0xa8d4>
  40d944:	bl	403030 <__errno_location@plt>
  40d948:	ldr	w1, [x0]
  40d94c:	ldur	x0, [x29, #-8]
  40d950:	str	w1, [sp, #32]
  40d954:	bl	413934 <__fxstatat@plt+0x10844>
  40d958:	mov	w8, wzr
  40d95c:	str	x0, [sp, #24]
  40d960:	mov	w0, w8
  40d964:	ldr	w1, [sp, #32]
  40d968:	adrp	x2, 420000 <__fxstatat@plt+0x1cf10>
  40d96c:	add	x2, x2, #0x648
  40d970:	ldr	x3, [sp, #24]
  40d974:	bl	402960 <error@plt>
  40d978:	b	40d9c4 <__fxstatat@plt+0xa8d4>
  40d97c:	bl	403030 <__errno_location@plt>
  40d980:	ldr	w1, [x0]
  40d984:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40d988:	add	x0, x0, #0x83d
  40d98c:	str	w1, [sp, #20]
  40d990:	bl	403070 <gettext@plt>
  40d994:	ldur	x8, [x29, #-24]
  40d998:	str	x0, [sp, #8]
  40d99c:	mov	x0, x8
  40d9a0:	bl	413934 <__fxstatat@plt+0x10844>
  40d9a4:	mov	w9, wzr
  40d9a8:	str	x0, [sp]
  40d9ac:	mov	w0, w9
  40d9b0:	ldr	w1, [sp, #20]
  40d9b4:	ldr	x2, [sp, #8]
  40d9b8:	ldr	x3, [sp]
  40d9bc:	bl	402960 <error@plt>
  40d9c0:	b	40d9c4 <__fxstatat@plt+0xa8d4>
  40d9c4:	ldur	w0, [x29, #-36]
  40d9c8:	ldp	x29, x30, [sp, #80]
  40d9cc:	add	sp, sp, #0x60
  40d9d0:	ret
  40d9d4:	sub	sp, sp, #0x40
  40d9d8:	stp	x29, x30, [sp, #48]
  40d9dc:	add	x29, sp, #0x30
  40d9e0:	stur	x0, [x29, #-8]
  40d9e4:	stur	w1, [x29, #-12]
  40d9e8:	stur	w2, [x29, #-16]
  40d9ec:	ldur	x0, [x29, #-8]
  40d9f0:	ldur	w1, [x29, #-12]
  40d9f4:	ldur	w2, [x29, #-16]
  40d9f8:	bl	4117f0 <__fxstatat@plt+0xe700>
  40d9fc:	stur	w0, [x29, #-20]
  40da00:	ldur	w8, [x29, #-20]
  40da04:	cbz	w8, 40da4c <__fxstatat@plt+0xa95c>
  40da08:	bl	403030 <__errno_location@plt>
  40da0c:	ldr	w1, [x0]
  40da10:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40da14:	add	x0, x0, #0x6e3
  40da18:	str	w1, [sp, #24]
  40da1c:	bl	403070 <gettext@plt>
  40da20:	ldur	x8, [x29, #-8]
  40da24:	str	x0, [sp, #16]
  40da28:	mov	x0, x8
  40da2c:	bl	413934 <__fxstatat@plt+0x10844>
  40da30:	mov	w9, wzr
  40da34:	str	x0, [sp, #8]
  40da38:	mov	w0, w9
  40da3c:	ldr	w1, [sp, #24]
  40da40:	ldr	x2, [sp, #16]
  40da44:	ldr	x3, [sp, #8]
  40da48:	bl	402960 <error@plt>
  40da4c:	ldur	w0, [x29, #-20]
  40da50:	ldp	x29, x30, [sp, #48]
  40da54:	add	sp, sp, #0x40
  40da58:	ret
  40da5c:	sub	sp, sp, #0x80
  40da60:	stp	x29, x30, [sp, #112]
  40da64:	add	x29, sp, #0x70
  40da68:	mov	x8, #0x400                 	// #1024
  40da6c:	mov	x9, #0x2000                	// #8192
  40da70:	stur	x0, [x29, #-16]
  40da74:	stur	x1, [x29, #-24]
  40da78:	stur	x8, [x29, #-32]
  40da7c:	stur	x9, [x29, #-40]
  40da80:	ldur	x8, [x29, #-32]
  40da84:	ldur	x9, [x29, #-40]
  40da88:	cmp	x8, x9
  40da8c:	b.cs	40daa0 <__fxstatat@plt+0xa9b0>  // b.hs, b.nlast
  40da90:	ldur	x8, [x29, #-32]
  40da94:	add	x8, x8, #0x1
  40da98:	str	x8, [sp, #16]
  40da9c:	b	40daa8 <__fxstatat@plt+0xa9b8>
  40daa0:	ldur	x8, [x29, #-40]
  40daa4:	str	x8, [sp, #16]
  40daa8:	ldr	x8, [sp, #16]
  40daac:	stur	x8, [x29, #-48]
  40dab0:	ldur	x8, [x29, #-24]
  40dab4:	ldur	x9, [x29, #-48]
  40dab8:	cmp	x8, x9
  40dabc:	b.cs	40dad0 <__fxstatat@plt+0xa9e0>  // b.hs, b.nlast
  40dac0:	ldur	x8, [x29, #-24]
  40dac4:	add	x8, x8, #0x1
  40dac8:	str	x8, [sp, #8]
  40dacc:	b	40dad8 <__fxstatat@plt+0xa9e8>
  40dad0:	ldur	x8, [x29, #-48]
  40dad4:	str	x8, [sp, #8]
  40dad8:	ldr	x8, [sp, #8]
  40dadc:	str	x8, [sp, #56]
  40dae0:	ldr	x0, [sp, #56]
  40dae4:	bl	402b30 <malloc@plt>
  40dae8:	str	x0, [sp, #32]
  40daec:	ldr	x8, [sp, #32]
  40daf0:	cbnz	x8, 40db00 <__fxstatat@plt+0xaa10>
  40daf4:	mov	x8, xzr
  40daf8:	stur	x8, [x29, #-8]
  40dafc:	b	40dc04 <__fxstatat@plt+0xab14>
  40db00:	ldur	x0, [x29, #-16]
  40db04:	ldr	x1, [sp, #32]
  40db08:	ldr	x2, [sp, #56]
  40db0c:	bl	4029d0 <readlink@plt>
  40db10:	str	x0, [sp, #48]
  40db14:	ldr	x8, [sp, #48]
  40db18:	str	x8, [sp, #40]
  40db1c:	ldr	x8, [sp, #48]
  40db20:	cmp	x8, #0x0
  40db24:	cset	w9, ge  // ge = tcont
  40db28:	tbnz	w9, #0, 40db70 <__fxstatat@plt+0xaa80>
  40db2c:	bl	403030 <__errno_location@plt>
  40db30:	ldr	w8, [x0]
  40db34:	cmp	w8, #0x22
  40db38:	b.eq	40db70 <__fxstatat@plt+0xaa80>  // b.none
  40db3c:	bl	403030 <__errno_location@plt>
  40db40:	ldr	w8, [x0]
  40db44:	str	w8, [sp, #28]
  40db48:	ldr	x0, [sp, #32]
  40db4c:	bl	402e10 <free@plt>
  40db50:	ldr	w8, [sp, #28]
  40db54:	str	w8, [sp, #4]
  40db58:	bl	403030 <__errno_location@plt>
  40db5c:	ldr	w8, [sp, #4]
  40db60:	str	w8, [x0]
  40db64:	mov	x9, xzr
  40db68:	stur	x9, [x29, #-8]
  40db6c:	b	40dc04 <__fxstatat@plt+0xab14>
  40db70:	ldr	x8, [sp, #40]
  40db74:	ldr	x9, [sp, #56]
  40db78:	cmp	x8, x9
  40db7c:	b.cs	40dba0 <__fxstatat@plt+0xaab0>  // b.hs, b.nlast
  40db80:	ldr	x8, [sp, #32]
  40db84:	ldr	x9, [sp, #40]
  40db88:	add	x8, x8, x9
  40db8c:	mov	w10, #0x0                   	// #0
  40db90:	strb	w10, [x8]
  40db94:	ldr	x8, [sp, #32]
  40db98:	stur	x8, [x29, #-8]
  40db9c:	b	40dc04 <__fxstatat@plt+0xab14>
  40dba0:	ldr	x0, [sp, #32]
  40dba4:	bl	402e10 <free@plt>
  40dba8:	ldr	x8, [sp, #56]
  40dbac:	mov	x9, #0x3fffffffffffffff    	// #4611686018427387903
  40dbb0:	cmp	x8, x9
  40dbb4:	b.hi	40dbcc <__fxstatat@plt+0xaadc>  // b.pmore
  40dbb8:	ldr	x8, [sp, #56]
  40dbbc:	mov	x9, #0x2                   	// #2
  40dbc0:	mul	x8, x8, x9
  40dbc4:	str	x8, [sp, #56]
  40dbc8:	b	40dc00 <__fxstatat@plt+0xab10>
  40dbcc:	ldr	x8, [sp, #56]
  40dbd0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40dbd4:	cmp	x8, x9
  40dbd8:	b.cs	40dbe8 <__fxstatat@plt+0xaaf8>  // b.hs, b.nlast
  40dbdc:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40dbe0:	str	x8, [sp, #56]
  40dbe4:	b	40dc00 <__fxstatat@plt+0xab10>
  40dbe8:	bl	403030 <__errno_location@plt>
  40dbec:	mov	w8, #0xc                   	// #12
  40dbf0:	str	w8, [x0]
  40dbf4:	mov	x9, xzr
  40dbf8:	stur	x9, [x29, #-8]
  40dbfc:	b	40dc04 <__fxstatat@plt+0xab14>
  40dc00:	b	40dae0 <__fxstatat@plt+0xa9f0>
  40dc04:	ldur	x0, [x29, #-8]
  40dc08:	ldp	x29, x30, [sp, #112]
  40dc0c:	add	sp, sp, #0x80
  40dc10:	ret
  40dc14:	sub	sp, sp, #0x30
  40dc18:	stp	x29, x30, [sp, #32]
  40dc1c:	add	x29, sp, #0x20
  40dc20:	stur	x0, [x29, #-8]
  40dc24:	ldur	x8, [x29, #-8]
  40dc28:	cbnz	x8, 40dc3c <__fxstatat@plt+0xab4c>
  40dc2c:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40dc30:	add	x0, x0, #0xc40
  40dc34:	bl	403040 <getenv@plt>
  40dc38:	stur	x0, [x29, #-8]
  40dc3c:	ldur	x8, [x29, #-8]
  40dc40:	cbz	x8, 40dc78 <__fxstatat@plt+0xab88>
  40dc44:	ldur	x8, [x29, #-8]
  40dc48:	ldrb	w9, [x8]
  40dc4c:	cbz	w9, 40dc78 <__fxstatat@plt+0xab88>
  40dc50:	ldur	x8, [x29, #-8]
  40dc54:	ldur	x0, [x29, #-8]
  40dc58:	str	x8, [sp, #16]
  40dc5c:	bl	40ecd8 <__fxstatat@plt+0xbbe8>
  40dc60:	ldr	x8, [sp, #16]
  40dc64:	cmp	x8, x0
  40dc68:	b.ne	40dc78 <__fxstatat@plt+0xab88>  // b.any
  40dc6c:	ldur	x8, [x29, #-8]
  40dc70:	str	x8, [sp, #8]
  40dc74:	b	40dc84 <__fxstatat@plt+0xab94>
  40dc78:	adrp	x8, 420000 <__fxstatat@plt+0x1cf10>
  40dc7c:	add	x8, x8, #0xc58
  40dc80:	str	x8, [sp, #8]
  40dc84:	ldr	x8, [sp, #8]
  40dc88:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  40dc8c:	add	x9, x9, #0x918
  40dc90:	str	x8, [x9]
  40dc94:	ldp	x29, x30, [sp, #32]
  40dc98:	add	sp, sp, #0x30
  40dc9c:	ret
  40dca0:	sub	sp, sp, #0xa0
  40dca4:	stp	x29, x30, [sp, #144]
  40dca8:	add	x29, sp, #0x90
  40dcac:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40dcb0:	add	x8, x8, #0x918
  40dcb4:	mov	w9, #0x1                   	// #1
  40dcb8:	stur	w0, [x29, #-12]
  40dcbc:	stur	x1, [x29, #-24]
  40dcc0:	stur	w2, [x29, #-28]
  40dcc4:	and	w9, w3, w9
  40dcc8:	sturb	w9, [x29, #-29]
  40dccc:	ldur	x0, [x29, #-24]
  40dcd0:	str	x8, [sp, #24]
  40dcd4:	bl	40ecd8 <__fxstatat@plt+0xbbe8>
  40dcd8:	ldur	x8, [x29, #-24]
  40dcdc:	subs	x8, x0, x8
  40dce0:	stur	x8, [x29, #-40]
  40dce4:	ldur	x8, [x29, #-40]
  40dce8:	ldur	x10, [x29, #-24]
  40dcec:	ldur	x11, [x29, #-40]
  40dcf0:	add	x0, x10, x11
  40dcf4:	str	x8, [sp, #16]
  40dcf8:	bl	402920 <strlen@plt>
  40dcfc:	ldr	x8, [sp, #16]
  40dd00:	add	x10, x8, x0
  40dd04:	stur	x10, [x29, #-48]
  40dd08:	ldr	x10, [sp, #24]
  40dd0c:	ldr	x11, [x10]
  40dd10:	cbnz	x11, 40dd20 <__fxstatat@plt+0xac30>
  40dd14:	mov	x8, xzr
  40dd18:	mov	x0, x8
  40dd1c:	bl	40dc14 <__fxstatat@plt+0xab24>
  40dd20:	ldr	x8, [sp, #24]
  40dd24:	ldr	x0, [x8]
  40dd28:	bl	402920 <strlen@plt>
  40dd2c:	add	x8, x0, #0x1
  40dd30:	stur	x8, [x29, #-56]
  40dd34:	ldur	x8, [x29, #-56]
  40dd38:	stur	x8, [x29, #-64]
  40dd3c:	ldur	x8, [x29, #-64]
  40dd40:	cmp	x8, #0x9
  40dd44:	b.cs	40dd50 <__fxstatat@plt+0xac60>  // b.hs, b.nlast
  40dd48:	mov	x8, #0x9                   	// #9
  40dd4c:	stur	x8, [x29, #-64]
  40dd50:	ldur	x8, [x29, #-48]
  40dd54:	ldur	x9, [x29, #-64]
  40dd58:	add	x8, x8, x9
  40dd5c:	add	x8, x8, #0x1
  40dd60:	str	x8, [sp, #72]
  40dd64:	ldr	x0, [sp, #72]
  40dd68:	bl	402b30 <malloc@plt>
  40dd6c:	str	x0, [sp, #64]
  40dd70:	ldr	x8, [sp, #64]
  40dd74:	cbnz	x8, 40dd84 <__fxstatat@plt+0xac94>
  40dd78:	ldr	x8, [sp, #64]
  40dd7c:	stur	x8, [x29, #-8]
  40dd80:	b	40df6c <__fxstatat@plt+0xae7c>
  40dd84:	mov	x8, xzr
  40dd88:	str	x8, [sp, #56]
  40dd8c:	mov	w9, #0xffffffff            	// #-1
  40dd90:	str	w9, [sp, #52]
  40dd94:	str	xzr, [sp, #40]
  40dd98:	ldr	x0, [sp, #64]
  40dd9c:	ldur	x1, [x29, #-24]
  40dda0:	ldur	x8, [x29, #-48]
  40dda4:	add	x2, x8, #0x1
  40dda8:	bl	4028f0 <memcpy@plt>
  40ddac:	ldur	w9, [x29, #-28]
  40ddb0:	cmp	w9, #0x1
  40ddb4:	b.ne	40ddd8 <__fxstatat@plt+0xace8>  // b.any
  40ddb8:	ldr	x8, [sp, #64]
  40ddbc:	ldur	x9, [x29, #-48]
  40ddc0:	add	x0, x8, x9
  40ddc4:	ldr	x8, [sp, #24]
  40ddc8:	ldr	x1, [x8]
  40ddcc:	ldur	x2, [x29, #-56]
  40ddd0:	bl	4028f0 <memcpy@plt>
  40ddd4:	b	40de98 <__fxstatat@plt+0xada8>
  40ddd8:	ldur	w0, [x29, #-12]
  40dddc:	ldr	x2, [sp, #72]
  40dde0:	ldur	x3, [x29, #-48]
  40dde4:	ldur	x4, [x29, #-40]
  40dde8:	add	x1, sp, #0x40
  40ddec:	add	x5, sp, #0x38
  40ddf0:	add	x6, sp, #0x34
  40ddf4:	bl	40df7c <__fxstatat@plt+0xae8c>
  40ddf8:	subs	w8, w0, #0x0
  40ddfc:	mov	w9, w8
  40de00:	ubfx	x9, x9, #0, #32
  40de04:	cmp	x9, #0x3
  40de08:	str	x9, [sp, #8]
  40de0c:	b.hi	40de98 <__fxstatat@plt+0xada8>  // b.pmore
  40de10:	adrp	x8, 420000 <__fxstatat@plt+0x1cf10>
  40de14:	add	x8, x8, #0xc30
  40de18:	ldr	x11, [sp, #8]
  40de1c:	ldrsw	x10, [x8, x11, lsl #2]
  40de20:	add	x9, x8, x10
  40de24:	br	x9
  40de28:	b	40de98 <__fxstatat@plt+0xada8>
  40de2c:	ldur	w8, [x29, #-28]
  40de30:	cmp	w8, #0x2
  40de34:	b.ne	40de5c <__fxstatat@plt+0xad6c>  // b.any
  40de38:	mov	w8, #0x1                   	// #1
  40de3c:	stur	w8, [x29, #-28]
  40de40:	ldr	x9, [sp, #64]
  40de44:	ldur	x10, [x29, #-48]
  40de48:	add	x0, x9, x10
  40de4c:	ldr	x9, [sp, #24]
  40de50:	ldr	x1, [x9]
  40de54:	ldur	x2, [x29, #-56]
  40de58:	bl	4028f0 <memcpy@plt>
  40de5c:	ldr	x0, [sp, #64]
  40de60:	ldur	x1, [x29, #-48]
  40de64:	ldr	w3, [sp, #52]
  40de68:	mov	w2, #0x7e                  	// #126
  40de6c:	add	x4, sp, #0x28
  40de70:	bl	40e3c8 <__fxstatat@plt+0xb2d8>
  40de74:	b	40de98 <__fxstatat@plt+0xada8>
  40de78:	ldr	x0, [sp, #64]
  40de7c:	bl	402e10 <free@plt>
  40de80:	bl	403030 <__errno_location@plt>
  40de84:	mov	w8, #0xc                   	// #12
  40de88:	str	w8, [x0]
  40de8c:	mov	x9, xzr
  40de90:	stur	x9, [x29, #-8]
  40de94:	b	40df6c <__fxstatat@plt+0xae7c>
  40de98:	ldurb	w8, [x29, #-29]
  40de9c:	tbnz	w8, #0, 40dea4 <__fxstatat@plt+0xadb4>
  40dea0:	b	40df54 <__fxstatat@plt+0xae64>
  40dea4:	ldr	w8, [sp, #52]
  40dea8:	cmp	w8, #0x0
  40deac:	cset	w8, ge  // ge = tcont
  40deb0:	tbnz	w8, #0, 40dec0 <__fxstatat@plt+0xadd0>
  40deb4:	mov	w8, #0xffffff9c            	// #-100
  40deb8:	str	w8, [sp, #52]
  40debc:	stur	xzr, [x29, #-40]
  40dec0:	ldur	w8, [x29, #-28]
  40dec4:	mov	w9, #0x1                   	// #1
  40dec8:	mov	w10, wzr
  40decc:	cmp	w8, #0x1
  40ded0:	csel	w8, w10, w9, eq  // eq = none
  40ded4:	str	w8, [sp, #36]
  40ded8:	ldur	x1, [x29, #-24]
  40dedc:	ldr	w2, [sp, #52]
  40dee0:	ldr	x11, [sp, #64]
  40dee4:	ldur	x12, [x29, #-40]
  40dee8:	add	x3, x11, x12
  40deec:	ldr	w4, [sp, #36]
  40def0:	mov	w0, #0xffffff9c            	// #-100
  40def4:	bl	413a4c <__fxstatat@plt+0x1095c>
  40def8:	cbnz	w0, 40df00 <__fxstatat@plt+0xae10>
  40defc:	b	40df54 <__fxstatat@plt+0xae64>
  40df00:	bl	403030 <__errno_location@plt>
  40df04:	ldr	w8, [x0]
  40df08:	str	w8, [sp, #32]
  40df0c:	ldr	w8, [sp, #32]
  40df10:	cmp	w8, #0x11
  40df14:	b.eq	40df50 <__fxstatat@plt+0xae60>  // b.none
  40df18:	ldr	x8, [sp, #56]
  40df1c:	cbz	x8, 40df28 <__fxstatat@plt+0xae38>
  40df20:	ldr	x0, [sp, #56]
  40df24:	bl	402ca0 <closedir@plt>
  40df28:	ldr	x0, [sp, #64]
  40df2c:	bl	402e10 <free@plt>
  40df30:	ldr	w8, [sp, #32]
  40df34:	str	w8, [sp, #4]
  40df38:	bl	403030 <__errno_location@plt>
  40df3c:	ldr	w8, [sp, #4]
  40df40:	str	w8, [x0]
  40df44:	mov	x9, xzr
  40df48:	stur	x9, [x29, #-8]
  40df4c:	b	40df6c <__fxstatat@plt+0xae7c>
  40df50:	b	40dd98 <__fxstatat@plt+0xaca8>
  40df54:	ldr	x8, [sp, #56]
  40df58:	cbz	x8, 40df64 <__fxstatat@plt+0xae74>
  40df5c:	ldr	x0, [sp, #56]
  40df60:	bl	402ca0 <closedir@plt>
  40df64:	ldr	x8, [sp, #64]
  40df68:	stur	x8, [x29, #-8]
  40df6c:	ldur	x0, [x29, #-8]
  40df70:	ldp	x29, x30, [sp, #144]
  40df74:	add	sp, sp, #0xa0
  40df78:	ret
  40df7c:	sub	sp, sp, #0xc0
  40df80:	stp	x29, x30, [sp, #176]
  40df84:	add	x29, sp, #0xb0
  40df88:	mov	w8, #0x2                   	// #2
  40df8c:	mov	x9, #0x1                   	// #1
  40df90:	stur	w0, [x29, #-8]
  40df94:	stur	x1, [x29, #-16]
  40df98:	stur	x2, [x29, #-24]
  40df9c:	stur	x3, [x29, #-32]
  40dfa0:	stur	x4, [x29, #-40]
  40dfa4:	stur	x5, [x29, #-48]
  40dfa8:	stur	x6, [x29, #-56]
  40dfac:	stur	w8, [x29, #-60]
  40dfb0:	ldur	x10, [x29, #-48]
  40dfb4:	ldr	x10, [x10]
  40dfb8:	stur	x10, [x29, #-72]
  40dfbc:	ldur	x10, [x29, #-16]
  40dfc0:	ldr	x10, [x10]
  40dfc4:	str	x10, [sp, #88]
  40dfc8:	str	x9, [sp, #80]
  40dfcc:	ldr	x9, [sp, #88]
  40dfd0:	ldur	x10, [x29, #-40]
  40dfd4:	add	x9, x9, x10
  40dfd8:	str	x9, [sp, #72]
  40dfdc:	ldr	x0, [sp, #72]
  40dfe0:	bl	40ed78 <__fxstatat@plt+0xbc88>
  40dfe4:	str	x0, [sp, #64]
  40dfe8:	ldur	x9, [x29, #-72]
  40dfec:	cbz	x9, 40dffc <__fxstatat@plt+0xaf0c>
  40dff0:	ldur	x0, [x29, #-72]
  40dff4:	bl	402db0 <rewinddir@plt>
  40dff8:	b	40e09c <__fxstatat@plt+0xafac>
  40dffc:	ldr	x8, [sp, #72]
  40e000:	ldrh	w9, [x8]
  40e004:	strh	w9, [sp, #62]
  40e008:	ldr	x0, [sp, #72]
  40e00c:	adrp	x1, 41f000 <__fxstatat@plt+0x1bf10>
  40e010:	add	x1, x1, #0xe7c
  40e014:	bl	402f00 <strcpy@plt>
  40e018:	ldur	w9, [x29, #-8]
  40e01c:	ldr	x1, [sp, #88]
  40e020:	ldur	x3, [x29, #-56]
  40e024:	mov	w0, w9
  40e028:	mov	w9, wzr
  40e02c:	mov	w2, w9
  40e030:	bl	411588 <__fxstatat@plt+0xe498>
  40e034:	stur	x0, [x29, #-72]
  40e038:	ldur	x8, [x29, #-72]
  40e03c:	cbnz	x8, 40e058 <__fxstatat@plt+0xaf68>
  40e040:	bl	403030 <__errno_location@plt>
  40e044:	ldr	w8, [x0]
  40e048:	cmp	w8, #0xc
  40e04c:	b.ne	40e058 <__fxstatat@plt+0xaf68>  // b.any
  40e050:	mov	w8, #0x3                   	// #3
  40e054:	stur	w8, [x29, #-60]
  40e058:	ldr	x8, [sp, #72]
  40e05c:	ldrh	w9, [sp, #62]
  40e060:	strh	w9, [x8]
  40e064:	ldr	x8, [sp, #72]
  40e068:	ldr	x10, [sp, #64]
  40e06c:	add	x0, x8, x10
  40e070:	adrp	x1, 420000 <__fxstatat@plt+0x1cf10>
  40e074:	add	x1, x1, #0xc55
  40e078:	bl	402f00 <strcpy@plt>
  40e07c:	ldur	x8, [x29, #-72]
  40e080:	cbnz	x8, 40e090 <__fxstatat@plt+0xafa0>
  40e084:	ldur	w8, [x29, #-60]
  40e088:	stur	w8, [x29, #-4]
  40e08c:	b	40e3b8 <__fxstatat@plt+0xb2c8>
  40e090:	ldur	x8, [x29, #-72]
  40e094:	ldur	x9, [x29, #-48]
  40e098:	str	x8, [x9]
  40e09c:	ldur	x0, [x29, #-72]
  40e0a0:	bl	402c40 <readdir@plt>
  40e0a4:	stur	x0, [x29, #-80]
  40e0a8:	cbz	x0, 40e3a4 <__fxstatat@plt+0xb2b4>
  40e0ac:	ldur	x8, [x29, #-80]
  40e0b0:	add	x0, x8, #0x13
  40e0b4:	bl	402920 <strlen@plt>
  40e0b8:	ldr	x8, [sp, #64]
  40e0bc:	add	x8, x8, #0x4
  40e0c0:	cmp	x0, x8
  40e0c4:	b.cs	40e0cc <__fxstatat@plt+0xafdc>  // b.hs, b.nlast
  40e0c8:	b	40e09c <__fxstatat@plt+0xafac>
  40e0cc:	ldr	x8, [sp, #88]
  40e0d0:	ldur	x9, [x29, #-40]
  40e0d4:	add	x0, x8, x9
  40e0d8:	ldur	x8, [x29, #-80]
  40e0dc:	add	x1, x8, #0x13
  40e0e0:	ldr	x8, [sp, #64]
  40e0e4:	add	x2, x8, #0x2
  40e0e8:	bl	402d60 <memcmp@plt>
  40e0ec:	cbz	w0, 40e0f4 <__fxstatat@plt+0xb004>
  40e0f0:	b	40e09c <__fxstatat@plt+0xafac>
  40e0f4:	ldur	x8, [x29, #-80]
  40e0f8:	add	x8, x8, #0x13
  40e0fc:	ldr	x9, [sp, #64]
  40e100:	add	x8, x8, x9
  40e104:	add	x8, x8, #0x2
  40e108:	str	x8, [sp, #48]
  40e10c:	ldr	x8, [sp, #48]
  40e110:	ldrb	w10, [x8]
  40e114:	mov	w11, #0x31                  	// #49
  40e118:	cmp	w11, w10
  40e11c:	b.gt	40e130 <__fxstatat@plt+0xb040>
  40e120:	ldr	x8, [sp, #48]
  40e124:	ldrb	w9, [x8]
  40e128:	cmp	w9, #0x39
  40e12c:	b.le	40e134 <__fxstatat@plt+0xb044>
  40e130:	b	40e09c <__fxstatat@plt+0xafac>
  40e134:	ldr	x8, [sp, #48]
  40e138:	ldrb	w9, [x8]
  40e13c:	cmp	w9, #0x39
  40e140:	cset	w9, eq  // eq = none
  40e144:	and	w9, w9, #0x1
  40e148:	strb	w9, [sp, #39]
  40e14c:	mov	x8, #0x1                   	// #1
  40e150:	str	x8, [sp, #24]
  40e154:	ldr	x8, [sp, #48]
  40e158:	ldr	x9, [sp, #24]
  40e15c:	ldrb	w10, [x8, x9]
  40e160:	subs	w10, w10, #0x30
  40e164:	cmp	w10, #0x9
  40e168:	b.hi	40e1b0 <__fxstatat@plt+0xb0c0>  // b.pmore
  40e16c:	ldr	x8, [sp, #48]
  40e170:	ldr	x9, [sp, #24]
  40e174:	ldrb	w10, [x8, x9]
  40e178:	cmp	w10, #0x39
  40e17c:	cset	w10, eq  // eq = none
  40e180:	mov	w11, #0x1                   	// #1
  40e184:	and	w10, w10, #0x1
  40e188:	ldrb	w12, [sp, #39]
  40e18c:	and	w12, w12, #0x1
  40e190:	tst	w12, w10
  40e194:	cset	w10, ne  // ne = any
  40e198:	and	w10, w10, w11
  40e19c:	strb	w10, [sp, #39]
  40e1a0:	ldr	x8, [sp, #24]
  40e1a4:	add	x8, x8, #0x1
  40e1a8:	str	x8, [sp, #24]
  40e1ac:	b	40e154 <__fxstatat@plt+0xb064>
  40e1b0:	ldr	x8, [sp, #48]
  40e1b4:	ldr	x9, [sp, #24]
  40e1b8:	ldrb	w10, [x8, x9]
  40e1bc:	cmp	w10, #0x7e
  40e1c0:	b.ne	40e224 <__fxstatat@plt+0xb134>  // b.any
  40e1c4:	ldr	x8, [sp, #48]
  40e1c8:	ldr	x9, [sp, #24]
  40e1cc:	add	x9, x9, #0x1
  40e1d0:	add	x8, x8, x9
  40e1d4:	ldrb	w10, [x8]
  40e1d8:	cbnz	w10, 40e224 <__fxstatat@plt+0xb134>
  40e1dc:	ldr	x8, [sp, #80]
  40e1e0:	ldr	x9, [sp, #24]
  40e1e4:	cmp	x8, x9
  40e1e8:	b.cc	40e228 <__fxstatat@plt+0xb138>  // b.lo, b.ul, b.last
  40e1ec:	ldr	x8, [sp, #80]
  40e1f0:	ldr	x9, [sp, #24]
  40e1f4:	cmp	x8, x9
  40e1f8:	b.ne	40e224 <__fxstatat@plt+0xb134>  // b.any
  40e1fc:	ldr	x8, [sp, #88]
  40e200:	ldur	x9, [x29, #-32]
  40e204:	add	x8, x8, x9
  40e208:	add	x0, x8, #0x2
  40e20c:	ldr	x1, [sp, #48]
  40e210:	ldr	x2, [sp, #24]
  40e214:	bl	402d60 <memcmp@plt>
  40e218:	cmp	w0, #0x0
  40e21c:	cset	w10, le
  40e220:	tbnz	w10, #0, 40e228 <__fxstatat@plt+0xb138>
  40e224:	b	40e09c <__fxstatat@plt+0xafac>
  40e228:	ldrb	w8, [sp, #39]
  40e22c:	mov	w0, w8
  40e230:	and	x9, x0, #0x1
  40e234:	ldr	x10, [sp, #24]
  40e238:	add	x9, x9, x10
  40e23c:	str	x9, [sp, #80]
  40e240:	ldrb	w8, [sp, #39]
  40e244:	mov	w11, #0x1                   	// #1
  40e248:	mov	w12, wzr
  40e24c:	tst	w8, #0x1
  40e250:	csel	w8, w11, w12, ne  // ne = any
  40e254:	stur	w8, [x29, #-60]
  40e258:	ldur	x9, [x29, #-32]
  40e25c:	add	x9, x9, #0x2
  40e260:	ldr	x10, [sp, #80]
  40e264:	add	x9, x9, x10
  40e268:	add	x9, x9, #0x2
  40e26c:	str	x9, [sp, #16]
  40e270:	ldur	x9, [x29, #-24]
  40e274:	ldr	x10, [sp, #16]
  40e278:	cmp	x9, x10
  40e27c:	b.cs	40e2e0 <__fxstatat@plt+0xb1f0>  // b.hs, b.nlast
  40e280:	ldr	x8, [sp, #16]
  40e284:	mov	x9, #0x3fffffffffffffff    	// #4611686018427387903
  40e288:	cmp	x9, x8
  40e28c:	b.cc	40e2a0 <__fxstatat@plt+0xb1b0>  // b.lo, b.ul, b.last
  40e290:	ldr	x8, [sp, #16]
  40e294:	mov	x9, #0x2                   	// #2
  40e298:	mul	x8, x8, x9
  40e29c:	str	x8, [sp, #16]
  40e2a0:	ldr	x0, [sp, #88]
  40e2a4:	ldr	x1, [sp, #16]
  40e2a8:	bl	402c50 <realloc@plt>
  40e2ac:	str	x0, [sp, #8]
  40e2b0:	ldr	x8, [sp, #8]
  40e2b4:	cbnz	x8, 40e2d0 <__fxstatat@plt+0xb1e0>
  40e2b8:	ldr	x8, [sp, #88]
  40e2bc:	ldur	x9, [x29, #-16]
  40e2c0:	str	x8, [x9]
  40e2c4:	mov	w10, #0x3                   	// #3
  40e2c8:	stur	w10, [x29, #-4]
  40e2cc:	b	40e3b8 <__fxstatat@plt+0xb2c8>
  40e2d0:	ldr	x8, [sp, #8]
  40e2d4:	str	x8, [sp, #88]
  40e2d8:	ldr	x8, [sp, #16]
  40e2dc:	stur	x8, [x29, #-24]
  40e2e0:	ldr	x8, [sp, #88]
  40e2e4:	ldur	x9, [x29, #-32]
  40e2e8:	add	x8, x8, x9
  40e2ec:	str	x8, [sp, #40]
  40e2f0:	ldr	x8, [sp, #40]
  40e2f4:	add	x9, x8, #0x1
  40e2f8:	str	x9, [sp, #40]
  40e2fc:	mov	w10, #0x2e                  	// #46
  40e300:	strb	w10, [x8]
  40e304:	ldr	x8, [sp, #40]
  40e308:	add	x9, x8, #0x1
  40e30c:	str	x9, [sp, #40]
  40e310:	mov	w10, #0x7e                  	// #126
  40e314:	strb	w10, [x8]
  40e318:	ldr	x8, [sp, #40]
  40e31c:	mov	w10, #0x30                  	// #48
  40e320:	strb	w10, [x8]
  40e324:	ldrb	w10, [sp, #39]
  40e328:	and	w10, w10, #0x1
  40e32c:	ldr	x8, [sp, #40]
  40e330:	mov	w0, w10
  40e334:	sxtw	x9, w0
  40e338:	add	x8, x8, x9
  40e33c:	str	x8, [sp, #40]
  40e340:	ldr	x0, [sp, #40]
  40e344:	ldr	x1, [sp, #48]
  40e348:	ldr	x8, [sp, #24]
  40e34c:	add	x2, x8, #0x2
  40e350:	bl	4028f0 <memcpy@plt>
  40e354:	ldr	x8, [sp, #24]
  40e358:	ldr	x9, [sp, #40]
  40e35c:	add	x8, x9, x8
  40e360:	str	x8, [sp, #40]
  40e364:	ldr	x8, [sp, #40]
  40e368:	mov	x9, #0xffffffffffffffff    	// #-1
  40e36c:	add	x9, x8, x9
  40e370:	str	x9, [sp, #40]
  40e374:	ldurb	w10, [x8, #-1]
  40e378:	cmp	w10, #0x39
  40e37c:	b.ne	40e390 <__fxstatat@plt+0xb2a0>  // b.any
  40e380:	ldr	x8, [sp, #40]
  40e384:	mov	w9, #0x30                  	// #48
  40e388:	strb	w9, [x8]
  40e38c:	b	40e364 <__fxstatat@plt+0xb274>
  40e390:	ldr	x8, [sp, #40]
  40e394:	ldrb	w9, [x8]
  40e398:	add	w9, w9, #0x1
  40e39c:	strb	w9, [x8]
  40e3a0:	b	40e09c <__fxstatat@plt+0xafac>
  40e3a4:	ldr	x8, [sp, #88]
  40e3a8:	ldur	x9, [x29, #-16]
  40e3ac:	str	x8, [x9]
  40e3b0:	ldur	w10, [x29, #-60]
  40e3b4:	stur	w10, [x29, #-4]
  40e3b8:	ldur	w0, [x29, #-4]
  40e3bc:	ldp	x29, x30, [sp, #176]
  40e3c0:	add	sp, sp, #0xc0
  40e3c4:	ret
  40e3c8:	sub	sp, sp, #0x70
  40e3cc:	stp	x29, x30, [sp, #96]
  40e3d0:	add	x29, sp, #0x60
  40e3d4:	mov	x8, #0xff                  	// #255
  40e3d8:	mov	x9, #0xe                   	// #14
  40e3dc:	stur	x0, [x29, #-8]
  40e3e0:	stur	x1, [x29, #-16]
  40e3e4:	sturb	w2, [x29, #-17]
  40e3e8:	stur	w3, [x29, #-24]
  40e3ec:	stur	x4, [x29, #-32]
  40e3f0:	ldur	x0, [x29, #-8]
  40e3f4:	str	x8, [sp, #16]
  40e3f8:	str	x9, [sp, #8]
  40e3fc:	bl	40ecd8 <__fxstatat@plt+0xbbe8>
  40e400:	stur	x0, [x29, #-40]
  40e404:	ldur	x0, [x29, #-40]
  40e408:	bl	40ed78 <__fxstatat@plt+0xbc88>
  40e40c:	str	x0, [sp, #48]
  40e410:	ldr	x8, [sp, #16]
  40e414:	str	x8, [sp, #40]
  40e418:	ldr	x9, [sp, #48]
  40e41c:	ldr	x10, [sp, #8]
  40e420:	cmp	x10, x9
  40e424:	b.cs	40e548 <__fxstatat@plt+0xb458>  // b.hs, b.nlast
  40e428:	ldur	x8, [x29, #-32]
  40e42c:	ldr	x8, [x8]
  40e430:	cbnz	x8, 40e53c <__fxstatat@plt+0xb44c>
  40e434:	ldur	w8, [x29, #-24]
  40e438:	cmp	w8, #0x0
  40e43c:	cset	w8, ge  // ge = tcont
  40e440:	tbnz	w8, #0, 40e4ac <__fxstatat@plt+0xb3bc>
  40e444:	ldur	x8, [x29, #-40]
  40e448:	ldrh	w9, [x8]
  40e44c:	strh	w9, [sp, #30]
  40e450:	ldur	x0, [x29, #-40]
  40e454:	adrp	x1, 41f000 <__fxstatat@plt+0x1bf10>
  40e458:	add	x1, x1, #0xe7c
  40e45c:	bl	402f00 <strcpy@plt>
  40e460:	bl	403030 <__errno_location@plt>
  40e464:	str	wzr, [x0]
  40e468:	ldur	x0, [x29, #-8]
  40e46c:	mov	w1, #0x3                   	// #3
  40e470:	bl	402a60 <pathconf@plt>
  40e474:	str	x0, [sp, #32]
  40e478:	bl	403030 <__errno_location@plt>
  40e47c:	ldr	w9, [x0]
  40e480:	cmp	w9, #0x0
  40e484:	cset	w9, ne  // ne = any
  40e488:	eor	w9, w9, #0x1
  40e48c:	and	w9, w9, #0x1
  40e490:	ldr	x8, [sp, #32]
  40e494:	subs	x8, x8, w9, sxtw
  40e498:	str	x8, [sp, #32]
  40e49c:	ldur	x8, [x29, #-40]
  40e4a0:	ldrh	w9, [sp, #30]
  40e4a4:	strh	w9, [x8]
  40e4a8:	b	40e4e8 <__fxstatat@plt+0xb3f8>
  40e4ac:	bl	403030 <__errno_location@plt>
  40e4b0:	str	wzr, [x0]
  40e4b4:	ldur	w0, [x29, #-24]
  40e4b8:	mov	w1, #0x3                   	// #3
  40e4bc:	bl	402d30 <fpathconf@plt>
  40e4c0:	str	x0, [sp, #32]
  40e4c4:	bl	403030 <__errno_location@plt>
  40e4c8:	ldr	w8, [x0]
  40e4cc:	cmp	w8, #0x0
  40e4d0:	cset	w8, ne  // ne = any
  40e4d4:	eor	w8, w8, #0x1
  40e4d8:	and	w8, w8, #0x1
  40e4dc:	ldr	x9, [sp, #32]
  40e4e0:	subs	x9, x9, w8, sxtw
  40e4e4:	str	x9, [sp, #32]
  40e4e8:	ldr	x8, [sp, #32]
  40e4ec:	mov	x9, xzr
  40e4f0:	cmp	x9, x8
  40e4f4:	cset	w10, gt
  40e4f8:	tbnz	w10, #0, 40e518 <__fxstatat@plt+0xb428>
  40e4fc:	ldr	x8, [sp, #32]
  40e500:	mov	x9, #0xffffffffffffffff    	// #-1
  40e504:	cmp	x8, x9
  40e508:	b.hi	40e518 <__fxstatat@plt+0xb428>  // b.pmore
  40e50c:	ldr	x8, [sp, #32]
  40e510:	str	x8, [sp]
  40e514:	b	40e530 <__fxstatat@plt+0xb440>
  40e518:	ldr	x8, [sp, #32]
  40e51c:	mov	x9, #0xffffffffffffffff    	// #-1
  40e520:	mov	x10, #0xe                   	// #14
  40e524:	cmp	x8, x9
  40e528:	csel	x8, x10, x9, lt  // lt = tstop
  40e52c:	str	x8, [sp]
  40e530:	ldr	x8, [sp]
  40e534:	ldur	x9, [x29, #-32]
  40e538:	str	x8, [x9]
  40e53c:	ldur	x8, [x29, #-32]
  40e540:	ldr	x8, [x8]
  40e544:	str	x8, [sp, #40]
  40e548:	ldr	x8, [sp, #40]
  40e54c:	ldr	x9, [sp, #48]
  40e550:	cmp	x8, x9
  40e554:	b.cs	40e5b8 <__fxstatat@plt+0xb4c8>  // b.hs, b.nlast
  40e558:	ldur	x8, [x29, #-8]
  40e55c:	ldur	x9, [x29, #-16]
  40e560:	add	x8, x8, x9
  40e564:	ldur	x9, [x29, #-40]
  40e568:	subs	x8, x8, x9
  40e56c:	str	x8, [sp, #48]
  40e570:	ldr	x8, [sp, #40]
  40e574:	ldr	x9, [sp, #48]
  40e578:	cmp	x8, x9
  40e57c:	b.hi	40e58c <__fxstatat@plt+0xb49c>  // b.pmore
  40e580:	ldr	x8, [sp, #40]
  40e584:	subs	x8, x8, #0x1
  40e588:	str	x8, [sp, #48]
  40e58c:	ldurb	w8, [x29, #-17]
  40e590:	ldur	x9, [x29, #-40]
  40e594:	ldr	x10, [sp, #48]
  40e598:	add	x9, x9, x10
  40e59c:	strb	w8, [x9]
  40e5a0:	ldur	x9, [x29, #-40]
  40e5a4:	ldr	x10, [sp, #48]
  40e5a8:	add	x10, x10, #0x1
  40e5ac:	add	x9, x9, x10
  40e5b0:	mov	w8, #0x0                   	// #0
  40e5b4:	strb	w8, [x9]
  40e5b8:	ldp	x29, x30, [sp, #96]
  40e5bc:	add	sp, sp, #0x70
  40e5c0:	ret
  40e5c4:	sub	sp, sp, #0x30
  40e5c8:	stp	x29, x30, [sp, #32]
  40e5cc:	add	x29, sp, #0x20
  40e5d0:	stur	w0, [x29, #-4]
  40e5d4:	str	x1, [sp, #16]
  40e5d8:	str	w2, [sp, #12]
  40e5dc:	ldur	w0, [x29, #-4]
  40e5e0:	ldr	x1, [sp, #16]
  40e5e4:	ldr	w2, [sp, #12]
  40e5e8:	mov	w8, #0x1                   	// #1
  40e5ec:	and	w3, w8, #0x1
  40e5f0:	bl	40dca0 <__fxstatat@plt+0xabb0>
  40e5f4:	ldp	x29, x30, [sp, #32]
  40e5f8:	add	sp, sp, #0x30
  40e5fc:	ret
  40e600:	sub	sp, sp, #0x30
  40e604:	stp	x29, x30, [sp, #32]
  40e608:	add	x29, sp, #0x20
  40e60c:	stur	w0, [x29, #-4]
  40e610:	str	x1, [sp, #16]
  40e614:	str	w2, [sp, #12]
  40e618:	ldur	w0, [x29, #-4]
  40e61c:	ldr	x1, [sp, #16]
  40e620:	ldr	w2, [sp, #12]
  40e624:	mov	w8, wzr
  40e628:	and	w3, w8, #0x1
  40e62c:	bl	40dca0 <__fxstatat@plt+0xabb0>
  40e630:	str	x0, [sp]
  40e634:	ldr	x9, [sp]
  40e638:	cbnz	x9, 40e640 <__fxstatat@plt+0xb550>
  40e63c:	bl	417254 <__fxstatat@plt+0x14164>
  40e640:	ldr	x0, [sp]
  40e644:	ldp	x29, x30, [sp, #32]
  40e648:	add	sp, sp, #0x30
  40e64c:	ret
  40e650:	sub	sp, sp, #0x30
  40e654:	stp	x29, x30, [sp, #32]
  40e658:	add	x29, sp, #0x20
  40e65c:	str	x0, [sp, #16]
  40e660:	str	x1, [sp, #8]
  40e664:	ldr	x8, [sp, #8]
  40e668:	cbz	x8, 40e678 <__fxstatat@plt+0xb588>
  40e66c:	ldr	x8, [sp, #8]
  40e670:	ldrb	w9, [x8]
  40e674:	cbnz	w9, 40e684 <__fxstatat@plt+0xb594>
  40e678:	mov	w8, #0x2                   	// #2
  40e67c:	stur	w8, [x29, #-4]
  40e680:	b	40e6c4 <__fxstatat@plt+0xb5d4>
  40e684:	ldr	x0, [sp, #16]
  40e688:	ldr	x1, [sp, #8]
  40e68c:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40e690:	add	x8, x8, #0x498
  40e694:	ldr	x5, [x8]
  40e698:	adrp	x2, 420000 <__fxstatat@plt+0x1cf10>
  40e69c:	add	x2, x2, #0xc80
  40e6a0:	adrp	x8, 420000 <__fxstatat@plt+0x1cf10>
  40e6a4:	add	x8, x8, #0xc60
  40e6a8:	mov	x3, x8
  40e6ac:	mov	x4, #0x4                   	// #4
  40e6b0:	str	x8, [sp]
  40e6b4:	bl	41bb3c <__fxstatat@plt+0x18a4c>
  40e6b8:	ldr	x8, [sp]
  40e6bc:	ldr	w9, [x8, x0, lsl #2]
  40e6c0:	stur	w9, [x29, #-4]
  40e6c4:	ldur	w0, [x29, #-4]
  40e6c8:	ldp	x29, x30, [sp, #32]
  40e6cc:	add	sp, sp, #0x30
  40e6d0:	ret
  40e6d4:	sub	sp, sp, #0x30
  40e6d8:	stp	x29, x30, [sp, #32]
  40e6dc:	add	x29, sp, #0x20
  40e6e0:	str	x0, [sp, #16]
  40e6e4:	str	x1, [sp, #8]
  40e6e8:	ldr	x8, [sp, #8]
  40e6ec:	cbz	x8, 40e710 <__fxstatat@plt+0xb620>
  40e6f0:	ldr	x8, [sp, #8]
  40e6f4:	ldrb	w9, [x8]
  40e6f8:	cbz	w9, 40e710 <__fxstatat@plt+0xb620>
  40e6fc:	ldr	x0, [sp, #16]
  40e700:	ldr	x1, [sp, #8]
  40e704:	bl	40e650 <__fxstatat@plt+0xb560>
  40e708:	stur	w0, [x29, #-4]
  40e70c:	b	40e738 <__fxstatat@plt+0xb648>
  40e710:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40e714:	add	x0, x0, #0xcc9
  40e718:	bl	403040 <getenv@plt>
  40e71c:	adrp	x8, 420000 <__fxstatat@plt+0x1cf10>
  40e720:	add	x8, x8, #0xcc8
  40e724:	str	x0, [sp]
  40e728:	mov	x0, x8
  40e72c:	ldr	x1, [sp]
  40e730:	bl	40e650 <__fxstatat@plt+0xb560>
  40e734:	stur	w0, [x29, #-4]
  40e738:	ldur	w0, [x29, #-4]
  40e73c:	ldp	x29, x30, [sp, #32]
  40e740:	add	sp, sp, #0x30
  40e744:	ret
  40e748:	sub	sp, sp, #0x60
  40e74c:	str	x0, [sp, #80]
  40e750:	str	x1, [sp, #72]
  40e754:	str	x2, [sp, #64]
  40e758:	ldr	x8, [sp, #80]
  40e75c:	cbnz	x8, 40e788 <__fxstatat@plt+0xb698>
  40e760:	ldr	x8, [sp, #72]
  40e764:	cbz	x8, 40e774 <__fxstatat@plt+0xb684>
  40e768:	ldr	x8, [sp, #72]
  40e76c:	str	x8, [sp, #8]
  40e770:	b	40e77c <__fxstatat@plt+0xb68c>
  40e774:	mov	x8, #0x2000                	// #8192
  40e778:	str	x8, [sp, #8]
  40e77c:	ldr	x8, [sp, #8]
  40e780:	str	x8, [sp, #56]
  40e784:	b	40e82c <__fxstatat@plt+0xb73c>
  40e788:	ldr	x8, [sp, #72]
  40e78c:	cbz	x8, 40e824 <__fxstatat@plt+0xb734>
  40e790:	ldr	x8, [sp, #80]
  40e794:	str	x8, [sp, #40]
  40e798:	ldr	x8, [sp, #72]
  40e79c:	str	x8, [sp, #32]
  40e7a0:	ldr	x8, [sp, #40]
  40e7a4:	ldr	x9, [sp, #32]
  40e7a8:	udiv	x10, x8, x9
  40e7ac:	mul	x9, x10, x9
  40e7b0:	subs	x8, x8, x9
  40e7b4:	str	x8, [sp, #16]
  40e7b8:	cbz	x8, 40e7d0 <__fxstatat@plt+0xb6e0>
  40e7bc:	ldr	x8, [sp, #32]
  40e7c0:	str	x8, [sp, #40]
  40e7c4:	ldr	x8, [sp, #16]
  40e7c8:	str	x8, [sp, #32]
  40e7cc:	b	40e7a0 <__fxstatat@plt+0xb6b0>
  40e7d0:	ldr	x8, [sp, #80]
  40e7d4:	ldr	x9, [sp, #32]
  40e7d8:	udiv	x8, x8, x9
  40e7dc:	str	x8, [sp, #24]
  40e7e0:	ldr	x8, [sp, #24]
  40e7e4:	ldr	x9, [sp, #72]
  40e7e8:	mul	x8, x8, x9
  40e7ec:	str	x8, [sp, #48]
  40e7f0:	ldr	x8, [sp, #48]
  40e7f4:	ldr	x9, [sp, #64]
  40e7f8:	cmp	x8, x9
  40e7fc:	b.hi	40e824 <__fxstatat@plt+0xb734>  // b.pmore
  40e800:	ldr	x8, [sp, #48]
  40e804:	ldr	x9, [sp, #72]
  40e808:	udiv	x8, x8, x9
  40e80c:	ldr	x9, [sp, #24]
  40e810:	cmp	x8, x9
  40e814:	b.ne	40e824 <__fxstatat@plt+0xb734>  // b.any
  40e818:	ldr	x8, [sp, #48]
  40e81c:	str	x8, [sp, #88]
  40e820:	b	40e858 <__fxstatat@plt+0xb768>
  40e824:	ldr	x8, [sp, #80]
  40e828:	str	x8, [sp, #56]
  40e82c:	ldr	x8, [sp, #56]
  40e830:	ldr	x9, [sp, #64]
  40e834:	cmp	x8, x9
  40e838:	b.hi	40e848 <__fxstatat@plt+0xb758>  // b.pmore
  40e83c:	ldr	x8, [sp, #56]
  40e840:	str	x8, [sp]
  40e844:	b	40e850 <__fxstatat@plt+0xb760>
  40e848:	ldr	x8, [sp, #64]
  40e84c:	str	x8, [sp]
  40e850:	ldr	x8, [sp]
  40e854:	str	x8, [sp, #88]
  40e858:	ldr	x0, [sp, #88]
  40e85c:	add	sp, sp, #0x60
  40e860:	ret
  40e864:	sub	sp, sp, #0x10
  40e868:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40e86c:	add	x8, x8, #0x920
  40e870:	str	x0, [sp, #8]
  40e874:	ldr	x9, [sp, #8]
  40e878:	str	x9, [x8]
  40e87c:	add	sp, sp, #0x10
  40e880:	ret
  40e884:	sub	sp, sp, #0x40
  40e888:	stp	x29, x30, [sp, #48]
  40e88c:	add	x29, sp, #0x30
  40e890:	mov	w8, #0x0                   	// #0
  40e894:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  40e898:	add	x9, x9, #0x4c8
  40e89c:	sturb	w8, [x29, #-1]
  40e8a0:	ldr	x0, [x9]
  40e8a4:	str	x9, [sp, #24]
  40e8a8:	bl	417854 <__fxstatat@plt+0x14764>
  40e8ac:	cmp	x0, #0x0
  40e8b0:	cset	w8, ls  // ls = plast
  40e8b4:	tbnz	w8, #0, 40e8ec <__fxstatat@plt+0xb7fc>
  40e8b8:	ldr	x8, [sp, #24]
  40e8bc:	ldr	x0, [x8]
  40e8c0:	mov	x9, xzr
  40e8c4:	mov	x1, x9
  40e8c8:	mov	w2, #0x1                   	// #1
  40e8cc:	bl	4178e4 <__fxstatat@plt+0x147f4>
  40e8d0:	cbnz	w0, 40e8ec <__fxstatat@plt+0xb7fc>
  40e8d4:	ldr	x8, [sp, #24]
  40e8d8:	ldr	x0, [x8]
  40e8dc:	bl	4177bc <__fxstatat@plt+0x146cc>
  40e8e0:	cbz	w0, 40e8ec <__fxstatat@plt+0xb7fc>
  40e8e4:	mov	w8, #0x1                   	// #1
  40e8e8:	sturb	w8, [x29, #-1]
  40e8ec:	ldr	x8, [sp, #24]
  40e8f0:	ldr	x0, [x8]
  40e8f4:	bl	41bf94 <__fxstatat@plt+0x18ea4>
  40e8f8:	cbz	w0, 40e904 <__fxstatat@plt+0xb814>
  40e8fc:	mov	w8, #0x1                   	// #1
  40e900:	sturb	w8, [x29, #-1]
  40e904:	ldurb	w8, [x29, #-1]
  40e908:	tbnz	w8, #0, 40e910 <__fxstatat@plt+0xb820>
  40e90c:	b	40e994 <__fxstatat@plt+0xb8a4>
  40e910:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40e914:	add	x0, x0, #0xd05
  40e918:	bl	403070 <gettext@plt>
  40e91c:	stur	x0, [x29, #-16]
  40e920:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40e924:	add	x8, x8, #0x920
  40e928:	ldr	x8, [x8]
  40e92c:	cbz	x8, 40e974 <__fxstatat@plt+0xb884>
  40e930:	bl	403030 <__errno_location@plt>
  40e934:	ldr	w1, [x0]
  40e938:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40e93c:	add	x8, x8, #0x920
  40e940:	ldr	x0, [x8]
  40e944:	str	w1, [sp, #20]
  40e948:	bl	413678 <__fxstatat@plt+0x10588>
  40e94c:	ldur	x4, [x29, #-16]
  40e950:	mov	w9, wzr
  40e954:	str	x0, [sp, #8]
  40e958:	mov	w0, w9
  40e95c:	ldr	w1, [sp, #20]
  40e960:	adrp	x2, 420000 <__fxstatat@plt+0x1cf10>
  40e964:	add	x2, x2, #0xd18
  40e968:	ldr	x3, [sp, #8]
  40e96c:	bl	402960 <error@plt>
  40e970:	b	40e994 <__fxstatat@plt+0xb8a4>
  40e974:	bl	403030 <__errno_location@plt>
  40e978:	ldr	w1, [x0]
  40e97c:	ldur	x3, [x29, #-16]
  40e980:	mov	w8, wzr
  40e984:	mov	w0, w8
  40e988:	adrp	x2, 420000 <__fxstatat@plt+0x1cf10>
  40e98c:	add	x2, x2, #0x648
  40e990:	bl	402960 <error@plt>
  40e994:	bl	40ea0c <__fxstatat@plt+0xb91c>
  40e998:	ldurb	w8, [x29, #-1]
  40e99c:	tbnz	w8, #0, 40e9a4 <__fxstatat@plt+0xb8b4>
  40e9a0:	b	40e9b4 <__fxstatat@plt+0xb8c4>
  40e9a4:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40e9a8:	add	x8, x8, #0x438
  40e9ac:	ldr	w0, [x8]
  40e9b0:	bl	402910 <_exit@plt>
  40e9b4:	ldp	x29, x30, [sp, #48]
  40e9b8:	add	sp, sp, #0x40
  40e9bc:	ret
  40e9c0:	sub	sp, sp, #0x10
  40e9c4:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40e9c8:	add	x8, x8, #0x928
  40e9cc:	str	x0, [sp, #8]
  40e9d0:	ldr	x9, [sp, #8]
  40e9d4:	str	x9, [x8]
  40e9d8:	add	sp, sp, #0x10
  40e9dc:	ret
  40e9e0:	sub	sp, sp, #0x10
  40e9e4:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40e9e8:	add	x8, x8, #0x930
  40e9ec:	mov	w9, #0x1                   	// #1
  40e9f0:	and	w9, w0, w9
  40e9f4:	strb	w9, [sp, #15]
  40e9f8:	ldrb	w9, [sp, #15]
  40e9fc:	and	w9, w9, #0x1
  40ea00:	strb	w9, [x8]
  40ea04:	add	sp, sp, #0x10
  40ea08:	ret
  40ea0c:	sub	sp, sp, #0x30
  40ea10:	stp	x29, x30, [sp, #32]
  40ea14:	add	x29, sp, #0x20
  40ea18:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40ea1c:	add	x8, x8, #0x4c0
  40ea20:	ldr	x0, [x8]
  40ea24:	bl	41bf94 <__fxstatat@plt+0x18ea4>
  40ea28:	cbz	w0, 40eae4 <__fxstatat@plt+0xb9f4>
  40ea2c:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40ea30:	add	x8, x8, #0x930
  40ea34:	ldrb	w9, [x8]
  40ea38:	tbnz	w9, #0, 40ea40 <__fxstatat@plt+0xb950>
  40ea3c:	b	40ea50 <__fxstatat@plt+0xb960>
  40ea40:	bl	403030 <__errno_location@plt>
  40ea44:	ldr	w8, [x0]
  40ea48:	cmp	w8, #0x20
  40ea4c:	b.eq	40eae4 <__fxstatat@plt+0xb9f4>  // b.none
  40ea50:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40ea54:	add	x0, x0, #0xd1f
  40ea58:	bl	403070 <gettext@plt>
  40ea5c:	stur	x0, [x29, #-8]
  40ea60:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40ea64:	add	x8, x8, #0x928
  40ea68:	ldr	x8, [x8]
  40ea6c:	cbz	x8, 40eab4 <__fxstatat@plt+0xb9c4>
  40ea70:	bl	403030 <__errno_location@plt>
  40ea74:	ldr	w1, [x0]
  40ea78:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40ea7c:	add	x8, x8, #0x928
  40ea80:	ldr	x0, [x8]
  40ea84:	stur	w1, [x29, #-12]
  40ea88:	bl	413678 <__fxstatat@plt+0x10588>
  40ea8c:	ldur	x4, [x29, #-8]
  40ea90:	mov	w9, wzr
  40ea94:	str	x0, [sp, #8]
  40ea98:	mov	w0, w9
  40ea9c:	ldur	w1, [x29, #-12]
  40eaa0:	adrp	x2, 420000 <__fxstatat@plt+0x1cf10>
  40eaa4:	add	x2, x2, #0xd18
  40eaa8:	ldr	x3, [sp, #8]
  40eaac:	bl	402960 <error@plt>
  40eab0:	b	40ead4 <__fxstatat@plt+0xb9e4>
  40eab4:	bl	403030 <__errno_location@plt>
  40eab8:	ldr	w1, [x0]
  40eabc:	ldur	x3, [x29, #-8]
  40eac0:	mov	w8, wzr
  40eac4:	mov	w0, w8
  40eac8:	adrp	x2, 420000 <__fxstatat@plt+0x1cf10>
  40eacc:	add	x2, x2, #0x648
  40ead0:	bl	402960 <error@plt>
  40ead4:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40ead8:	add	x8, x8, #0x438
  40eadc:	ldr	w0, [x8]
  40eae0:	bl	402910 <_exit@plt>
  40eae4:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40eae8:	add	x8, x8, #0x4a8
  40eaec:	ldr	x0, [x8]
  40eaf0:	bl	41bf94 <__fxstatat@plt+0x18ea4>
  40eaf4:	cbz	w0, 40eb08 <__fxstatat@plt+0xba18>
  40eaf8:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  40eafc:	add	x8, x8, #0x438
  40eb00:	ldr	w0, [x8]
  40eb04:	bl	402910 <_exit@plt>
  40eb08:	ldp	x29, x30, [sp, #32]
  40eb0c:	add	sp, sp, #0x30
  40eb10:	ret
  40eb14:	sub	sp, sp, #0x20
  40eb18:	stp	x29, x30, [sp, #16]
  40eb1c:	add	x29, sp, #0x10
  40eb20:	str	x0, [sp, #8]
  40eb24:	ldr	x0, [sp, #8]
  40eb28:	bl	40ec00 <__fxstatat@plt+0xbb10>
  40eb2c:	str	x0, [sp]
  40eb30:	ldr	x8, [sp]
  40eb34:	cbnz	x8, 40eb3c <__fxstatat@plt+0xba4c>
  40eb38:	bl	417254 <__fxstatat@plt+0x14164>
  40eb3c:	ldr	x0, [sp]
  40eb40:	ldp	x29, x30, [sp, #16]
  40eb44:	add	sp, sp, #0x20
  40eb48:	ret
  40eb4c:	sub	sp, sp, #0x30
  40eb50:	stp	x29, x30, [sp, #32]
  40eb54:	add	x29, sp, #0x20
  40eb58:	stur	x0, [x29, #-8]
  40eb5c:	str	xzr, [sp, #16]
  40eb60:	ldr	x8, [sp, #16]
  40eb64:	cbz	x8, 40eb74 <__fxstatat@plt+0xba84>
  40eb68:	mov	w8, wzr
  40eb6c:	str	w8, [sp, #4]
  40eb70:	b	40eb90 <__fxstatat@plt+0xbaa0>
  40eb74:	ldur	x8, [x29, #-8]
  40eb78:	ldrb	w9, [x8]
  40eb7c:	mov	w10, wzr
  40eb80:	mov	w11, #0x1                   	// #1
  40eb84:	cmp	w9, #0x2f
  40eb88:	csel	w9, w11, w10, eq  // eq = none
  40eb8c:	str	w9, [sp, #4]
  40eb90:	ldr	w8, [sp, #4]
  40eb94:	ldr	x9, [sp, #16]
  40eb98:	add	x9, x9, w8, sxtw
  40eb9c:	str	x9, [sp, #16]
  40eba0:	ldur	x0, [x29, #-8]
  40eba4:	bl	40ecd8 <__fxstatat@plt+0xbbe8>
  40eba8:	ldur	x9, [x29, #-8]
  40ebac:	subs	x9, x0, x9
  40ebb0:	str	x9, [sp, #8]
  40ebb4:	ldr	x8, [sp, #16]
  40ebb8:	ldr	x9, [sp, #8]
  40ebbc:	cmp	x8, x9
  40ebc0:	b.cs	40ebf0 <__fxstatat@plt+0xbb00>  // b.hs, b.nlast
  40ebc4:	ldur	x8, [x29, #-8]
  40ebc8:	ldr	x9, [sp, #8]
  40ebcc:	subs	x9, x9, #0x1
  40ebd0:	ldrb	w10, [x8, x9]
  40ebd4:	cmp	w10, #0x2f
  40ebd8:	b.eq	40ebe0 <__fxstatat@plt+0xbaf0>  // b.none
  40ebdc:	b	40ebf0 <__fxstatat@plt+0xbb00>
  40ebe0:	ldr	x8, [sp, #8]
  40ebe4:	subs	x8, x8, #0x1
  40ebe8:	str	x8, [sp, #8]
  40ebec:	b	40ebb4 <__fxstatat@plt+0xbac4>
  40ebf0:	ldr	x0, [sp, #8]
  40ebf4:	ldp	x29, x30, [sp, #32]
  40ebf8:	add	sp, sp, #0x30
  40ebfc:	ret
  40ec00:	sub	sp, sp, #0x40
  40ec04:	stp	x29, x30, [sp, #48]
  40ec08:	add	x29, sp, #0x30
  40ec0c:	stur	x0, [x29, #-16]
  40ec10:	ldur	x0, [x29, #-16]
  40ec14:	bl	40eb4c <__fxstatat@plt+0xba5c>
  40ec18:	str	x0, [sp, #24]
  40ec1c:	ldr	x8, [sp, #24]
  40ec20:	mov	w9, #0x1                   	// #1
  40ec24:	str	w9, [sp, #4]
  40ec28:	cbz	x8, 40ec34 <__fxstatat@plt+0xbb44>
  40ec2c:	mov	w8, #0x0                   	// #0
  40ec30:	str	w8, [sp, #4]
  40ec34:	ldr	w8, [sp, #4]
  40ec38:	and	w8, w8, #0x1
  40ec3c:	strb	w8, [sp, #23]
  40ec40:	ldr	x9, [sp, #24]
  40ec44:	ldrb	w8, [sp, #23]
  40ec48:	mov	w0, w8
  40ec4c:	and	x10, x0, #0x1
  40ec50:	add	x9, x9, x10
  40ec54:	add	x0, x9, #0x1
  40ec58:	bl	402b30 <malloc@plt>
  40ec5c:	str	x0, [sp, #8]
  40ec60:	ldr	x9, [sp, #8]
  40ec64:	cbnz	x9, 40ec74 <__fxstatat@plt+0xbb84>
  40ec68:	mov	x8, xzr
  40ec6c:	stur	x8, [x29, #-8]
  40ec70:	b	40ecc8 <__fxstatat@plt+0xbbd8>
  40ec74:	ldr	x0, [sp, #8]
  40ec78:	ldur	x1, [x29, #-16]
  40ec7c:	ldr	x2, [sp, #24]
  40ec80:	bl	4028f0 <memcpy@plt>
  40ec84:	ldrb	w8, [sp, #23]
  40ec88:	tbnz	w8, #0, 40ec90 <__fxstatat@plt+0xbba0>
  40ec8c:	b	40ecac <__fxstatat@plt+0xbbbc>
  40ec90:	ldr	x8, [sp, #8]
  40ec94:	ldr	x9, [sp, #24]
  40ec98:	add	x10, x9, #0x1
  40ec9c:	str	x10, [sp, #24]
  40eca0:	add	x8, x8, x9
  40eca4:	mov	w11, #0x2e                  	// #46
  40eca8:	strb	w11, [x8]
  40ecac:	ldr	x8, [sp, #8]
  40ecb0:	ldr	x9, [sp, #24]
  40ecb4:	add	x8, x8, x9
  40ecb8:	mov	w10, #0x0                   	// #0
  40ecbc:	strb	w10, [x8]
  40ecc0:	ldr	x8, [sp, #8]
  40ecc4:	stur	x8, [x29, #-8]
  40ecc8:	ldur	x0, [x29, #-8]
  40eccc:	ldp	x29, x30, [sp, #48]
  40ecd0:	add	sp, sp, #0x40
  40ecd4:	ret
  40ecd8:	sub	sp, sp, #0x20
  40ecdc:	mov	w8, #0x0                   	// #0
  40ece0:	str	x0, [sp, #24]
  40ece4:	ldr	x9, [sp, #24]
  40ece8:	str	x9, [sp, #16]
  40ecec:	strb	w8, [sp, #7]
  40ecf0:	ldr	x8, [sp, #16]
  40ecf4:	ldrb	w9, [x8]
  40ecf8:	cmp	w9, #0x2f
  40ecfc:	b.ne	40ed10 <__fxstatat@plt+0xbc20>  // b.any
  40ed00:	ldr	x8, [sp, #16]
  40ed04:	add	x8, x8, #0x1
  40ed08:	str	x8, [sp, #16]
  40ed0c:	b	40ecf0 <__fxstatat@plt+0xbc00>
  40ed10:	ldr	x8, [sp, #16]
  40ed14:	str	x8, [sp, #8]
  40ed18:	ldr	x8, [sp, #8]
  40ed1c:	ldrb	w9, [x8]
  40ed20:	cbz	w9, 40ed6c <__fxstatat@plt+0xbc7c>
  40ed24:	ldr	x8, [sp, #8]
  40ed28:	ldrb	w9, [x8]
  40ed2c:	cmp	w9, #0x2f
  40ed30:	b.ne	40ed40 <__fxstatat@plt+0xbc50>  // b.any
  40ed34:	mov	w8, #0x1                   	// #1
  40ed38:	strb	w8, [sp, #7]
  40ed3c:	b	40ed5c <__fxstatat@plt+0xbc6c>
  40ed40:	ldrb	w8, [sp, #7]
  40ed44:	tbnz	w8, #0, 40ed4c <__fxstatat@plt+0xbc5c>
  40ed48:	b	40ed5c <__fxstatat@plt+0xbc6c>
  40ed4c:	ldr	x8, [sp, #8]
  40ed50:	str	x8, [sp, #16]
  40ed54:	mov	w9, #0x0                   	// #0
  40ed58:	strb	w9, [sp, #7]
  40ed5c:	ldr	x8, [sp, #8]
  40ed60:	add	x8, x8, #0x1
  40ed64:	str	x8, [sp, #8]
  40ed68:	b	40ed18 <__fxstatat@plt+0xbc28>
  40ed6c:	ldr	x0, [sp, #16]
  40ed70:	add	sp, sp, #0x20
  40ed74:	ret
  40ed78:	sub	sp, sp, #0x30
  40ed7c:	stp	x29, x30, [sp, #32]
  40ed80:	add	x29, sp, #0x20
  40ed84:	stur	x0, [x29, #-8]
  40ed88:	str	xzr, [sp, #8]
  40ed8c:	ldur	x0, [x29, #-8]
  40ed90:	bl	402920 <strlen@plt>
  40ed94:	str	x0, [sp, #16]
  40ed98:	ldr	x8, [sp, #16]
  40ed9c:	mov	x9, #0x1                   	// #1
  40eda0:	mov	w10, #0x0                   	// #0
  40eda4:	cmp	x9, x8
  40eda8:	str	w10, [sp, #4]
  40edac:	b.cs	40edcc <__fxstatat@plt+0xbcdc>  // b.hs, b.nlast
  40edb0:	ldur	x8, [x29, #-8]
  40edb4:	ldr	x9, [sp, #16]
  40edb8:	subs	x9, x9, #0x1
  40edbc:	ldrb	w10, [x8, x9]
  40edc0:	cmp	w10, #0x2f
  40edc4:	cset	w10, eq  // eq = none
  40edc8:	str	w10, [sp, #4]
  40edcc:	ldr	w8, [sp, #4]
  40edd0:	tbnz	w8, #0, 40edd8 <__fxstatat@plt+0xbce8>
  40edd4:	b	40ede8 <__fxstatat@plt+0xbcf8>
  40edd8:	ldr	x8, [sp, #16]
  40eddc:	subs	x8, x8, #0x1
  40ede0:	str	x8, [sp, #16]
  40ede4:	b	40ed98 <__fxstatat@plt+0xbca8>
  40ede8:	ldr	x0, [sp, #16]
  40edec:	ldp	x29, x30, [sp, #32]
  40edf0:	add	sp, sp, #0x30
  40edf4:	ret
  40edf8:	sub	sp, sp, #0x40
  40edfc:	stp	x29, x30, [sp, #48]
  40ee00:	add	x29, sp, #0x30
  40ee04:	stur	x0, [x29, #-8]
  40ee08:	ldur	x0, [x29, #-8]
  40ee0c:	bl	40ecd8 <__fxstatat@plt+0xbbe8>
  40ee10:	stur	x0, [x29, #-16]
  40ee14:	ldur	x8, [x29, #-16]
  40ee18:	ldrb	w9, [x8]
  40ee1c:	cbnz	w9, 40ee28 <__fxstatat@plt+0xbd38>
  40ee20:	ldur	x8, [x29, #-8]
  40ee24:	stur	x8, [x29, #-16]
  40ee28:	ldur	x8, [x29, #-16]
  40ee2c:	ldur	x0, [x29, #-16]
  40ee30:	str	x8, [sp, #8]
  40ee34:	bl	40ed78 <__fxstatat@plt+0xbc88>
  40ee38:	ldr	x8, [sp, #8]
  40ee3c:	add	x9, x8, x0
  40ee40:	str	x9, [sp, #24]
  40ee44:	ldr	x9, [sp, #24]
  40ee48:	ldrb	w10, [x9]
  40ee4c:	cmp	w10, #0x0
  40ee50:	cset	w10, ne  // ne = any
  40ee54:	mov	w11, #0x1                   	// #1
  40ee58:	and	w10, w10, w11
  40ee5c:	strb	w10, [sp, #23]
  40ee60:	ldr	x9, [sp, #24]
  40ee64:	mov	w10, #0x0                   	// #0
  40ee68:	strb	w10, [x9]
  40ee6c:	ldrb	w10, [sp, #23]
  40ee70:	and	w0, w10, #0x1
  40ee74:	ldp	x29, x30, [sp, #48]
  40ee78:	add	sp, sp, #0x40
  40ee7c:	ret
  40ee80:	sub	sp, sp, #0x30
  40ee84:	stp	x29, x30, [sp, #32]
  40ee88:	add	x29, sp, #0x20
  40ee8c:	stur	w0, [x29, #-4]
  40ee90:	str	x1, [sp, #16]
  40ee94:	str	x2, [sp, #8]
  40ee98:	str	w3, [sp, #4]
  40ee9c:	ldur	w0, [x29, #-4]
  40eea0:	ldr	x1, [sp, #16]
  40eea4:	ldr	x2, [sp, #8]
  40eea8:	ldr	w3, [sp, #4]
  40eeac:	bl	402d10 <posix_fadvise@plt>
  40eeb0:	str	w0, [sp]
  40eeb4:	ldp	x29, x30, [sp, #32]
  40eeb8:	add	sp, sp, #0x30
  40eebc:	ret
  40eec0:	sub	sp, sp, #0x20
  40eec4:	stp	x29, x30, [sp, #16]
  40eec8:	add	x29, sp, #0x10
  40eecc:	str	x0, [sp, #8]
  40eed0:	str	w1, [sp, #4]
  40eed4:	ldr	x8, [sp, #8]
  40eed8:	cbz	x8, 40eef8 <__fxstatat@plt+0xbe08>
  40eedc:	ldr	x0, [sp, #8]
  40eee0:	bl	402ac0 <fileno@plt>
  40eee4:	ldr	w3, [sp, #4]
  40eee8:	mov	x8, xzr
  40eeec:	mov	x1, x8
  40eef0:	mov	x2, x8
  40eef4:	bl	40ee80 <__fxstatat@plt+0xbd90>
  40eef8:	ldp	x29, x30, [sp, #16]
  40eefc:	add	sp, sp, #0x20
  40ef00:	ret
  40ef04:	sub	sp, sp, #0x120
  40ef08:	stp	x29, x30, [sp, #256]
  40ef0c:	str	x28, [sp, #272]
  40ef10:	add	x29, sp, #0x100
  40ef14:	str	q7, [sp, #144]
  40ef18:	str	q6, [sp, #128]
  40ef1c:	str	q5, [sp, #112]
  40ef20:	str	q4, [sp, #96]
  40ef24:	str	q3, [sp, #80]
  40ef28:	str	q2, [sp, #64]
  40ef2c:	str	q1, [sp, #48]
  40ef30:	str	q0, [sp, #32]
  40ef34:	stur	x7, [x29, #-56]
  40ef38:	stur	x6, [x29, #-64]
  40ef3c:	stur	x5, [x29, #-72]
  40ef40:	stur	x4, [x29, #-80]
  40ef44:	stur	x3, [x29, #-88]
  40ef48:	stur	x2, [x29, #-96]
  40ef4c:	stur	x0, [x29, #-8]
  40ef50:	stur	w1, [x29, #-12]
  40ef54:	mov	w8, wzr
  40ef58:	stur	w8, [x29, #-16]
  40ef5c:	ldurb	w8, [x29, #-12]
  40ef60:	tbz	w8, #6, 40f00c <__fxstatat@plt+0xbf1c>
  40ef64:	b	40ef68 <__fxstatat@plt+0xbe78>
  40ef68:	mov	w8, #0xffffff80            	// #-128
  40ef6c:	stur	w8, [x29, #-20]
  40ef70:	mov	w8, #0xffffffd0            	// #-48
  40ef74:	stur	w8, [x29, #-24]
  40ef78:	add	x9, x29, #0x20
  40ef7c:	stur	x9, [x29, #-48]
  40ef80:	add	x9, sp, #0x20
  40ef84:	add	x9, x9, #0x80
  40ef88:	stur	x9, [x29, #-32]
  40ef8c:	sub	x9, x29, #0x60
  40ef90:	add	x9, x9, #0x30
  40ef94:	stur	x9, [x29, #-40]
  40ef98:	sub	x9, x29, #0x30
  40ef9c:	add	x9, x9, #0x18
  40efa0:	ldur	w8, [x29, #-24]
  40efa4:	mov	w10, w8
  40efa8:	str	x9, [sp, #24]
  40efac:	str	w10, [sp, #20]
  40efb0:	tbz	w8, #31, 40efe8 <__fxstatat@plt+0xbef8>
  40efb4:	b	40efb8 <__fxstatat@plt+0xbec8>
  40efb8:	ldr	w8, [sp, #20]
  40efbc:	add	w9, w8, #0x8
  40efc0:	ldr	x10, [sp, #24]
  40efc4:	str	w9, [x10]
  40efc8:	subs	w9, w9, #0x0
  40efcc:	b.gt	40efe8 <__fxstatat@plt+0xbef8>
  40efd0:	b	40efd4 <__fxstatat@plt+0xbee4>
  40efd4:	ldur	x8, [x29, #-40]
  40efd8:	ldr	w9, [sp, #20]
  40efdc:	add	x8, x8, w9, sxtw
  40efe0:	str	x8, [sp, #8]
  40efe4:	b	40effc <__fxstatat@plt+0xbf0c>
  40efe8:	ldur	x8, [x29, #-48]
  40efec:	add	x9, x8, #0x8
  40eff0:	stur	x9, [x29, #-48]
  40eff4:	str	x8, [sp, #8]
  40eff8:	b	40effc <__fxstatat@plt+0xbf0c>
  40effc:	ldr	x8, [sp, #8]
  40f000:	ldr	w9, [x8]
  40f004:	stur	w9, [x29, #-16]
  40f008:	b	40f00c <__fxstatat@plt+0xbf1c>
  40f00c:	ldur	x0, [x29, #-8]
  40f010:	ldur	w1, [x29, #-12]
  40f014:	ldur	w2, [x29, #-16]
  40f018:	bl	402b60 <open@plt>
  40f01c:	bl	415024 <__fxstatat@plt+0x11f34>
  40f020:	ldr	x28, [sp, #272]
  40f024:	ldp	x29, x30, [sp, #256]
  40f028:	add	sp, sp, #0x120
  40f02c:	ret
  40f030:	sub	sp, sp, #0x40
  40f034:	stp	x29, x30, [sp, #48]
  40f038:	add	x29, sp, #0x30
  40f03c:	stur	x0, [x29, #-8]
  40f040:	stur	x1, [x29, #-16]
  40f044:	str	x2, [sp, #24]
  40f048:	ldur	x8, [x29, #-8]
  40f04c:	cbnz	x8, 40f054 <__fxstatat@plt+0xbf64>
  40f050:	b	40f0c4 <__fxstatat@plt+0xbfd4>
  40f054:	mov	x0, #0x18                  	// #24
  40f058:	bl	416f04 <__fxstatat@plt+0x13e14>
  40f05c:	str	x0, [sp, #16]
  40f060:	ldur	x0, [x29, #-16]
  40f064:	bl	417218 <__fxstatat@plt+0x14128>
  40f068:	ldr	x8, [sp, #16]
  40f06c:	str	x0, [x8]
  40f070:	ldr	x8, [sp, #24]
  40f074:	ldr	x8, [x8, #8]
  40f078:	ldr	x9, [sp, #16]
  40f07c:	str	x8, [x9, #8]
  40f080:	ldr	x8, [sp, #24]
  40f084:	ldr	x8, [x8]
  40f088:	ldr	x9, [sp, #16]
  40f08c:	str	x8, [x9, #16]
  40f090:	ldur	x0, [x29, #-8]
  40f094:	ldr	x1, [sp, #16]
  40f098:	bl	410f94 <__fxstatat@plt+0xdea4>
  40f09c:	str	x0, [sp, #8]
  40f0a0:	ldr	x8, [sp, #8]
  40f0a4:	cbnz	x8, 40f0ac <__fxstatat@plt+0xbfbc>
  40f0a8:	bl	417254 <__fxstatat@plt+0x14164>
  40f0ac:	ldr	x8, [sp, #8]
  40f0b0:	ldr	x9, [sp, #16]
  40f0b4:	cmp	x8, x9
  40f0b8:	b.eq	40f0c4 <__fxstatat@plt+0xbfd4>  // b.none
  40f0bc:	ldr	x0, [sp, #16]
  40f0c0:	bl	411550 <__fxstatat@plt+0xe460>
  40f0c4:	ldp	x29, x30, [sp, #48]
  40f0c8:	add	sp, sp, #0x40
  40f0cc:	ret
  40f0d0:	sub	sp, sp, #0x50
  40f0d4:	stp	x29, x30, [sp, #64]
  40f0d8:	add	x29, sp, #0x40
  40f0dc:	stur	x0, [x29, #-16]
  40f0e0:	stur	x1, [x29, #-24]
  40f0e4:	str	x2, [sp, #32]
  40f0e8:	ldur	x8, [x29, #-16]
  40f0ec:	cbnz	x8, 40f100 <__fxstatat@plt+0xc010>
  40f0f0:	mov	w8, wzr
  40f0f4:	and	w8, w8, #0x1
  40f0f8:	sturb	w8, [x29, #-1]
  40f0fc:	b	40f148 <__fxstatat@plt+0xc058>
  40f100:	ldur	x8, [x29, #-24]
  40f104:	add	x1, sp, #0x8
  40f108:	str	x8, [sp, #8]
  40f10c:	ldr	x8, [sp, #32]
  40f110:	ldr	x8, [x8, #8]
  40f114:	str	x8, [sp, #16]
  40f118:	ldr	x8, [sp, #32]
  40f11c:	ldr	x8, [x8]
  40f120:	str	x8, [sp, #24]
  40f124:	ldur	x0, [x29, #-16]
  40f128:	bl	40fc38 <__fxstatat@plt+0xcb48>
  40f12c:	cmp	x0, #0x0
  40f130:	cset	w9, ne  // ne = any
  40f134:	mov	w10, #0x1                   	// #1
  40f138:	eor	w9, w9, #0x1
  40f13c:	eor	w9, w9, w10
  40f140:	and	w9, w9, w10
  40f144:	sturb	w9, [x29, #-1]
  40f148:	ldurb	w8, [x29, #-1]
  40f14c:	and	w0, w8, #0x1
  40f150:	ldp	x29, x30, [sp, #64]
  40f154:	add	sp, sp, #0x50
  40f158:	ret
  40f15c:	sub	sp, sp, #0x30
  40f160:	stp	x29, x30, [sp, #32]
  40f164:	add	x29, sp, #0x20
  40f168:	str	x0, [sp, #16]
  40f16c:	ldr	x8, [sp, #16]
  40f170:	ldr	w9, [x8, #16]
  40f174:	and	w9, w9, #0xf000
  40f178:	cmp	w9, #0x8, lsl #12
  40f17c:	b.ne	40f1bc <__fxstatat@plt+0xc0cc>  // b.any
  40f180:	ldr	x8, [sp, #16]
  40f184:	ldr	x8, [x8, #48]
  40f188:	cbnz	x8, 40f1a0 <__fxstatat@plt+0xc0b0>
  40f18c:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40f190:	add	x0, x0, #0xd2b
  40f194:	bl	403070 <gettext@plt>
  40f198:	str	x0, [sp, #8]
  40f19c:	b	40f1b0 <__fxstatat@plt+0xc0c0>
  40f1a0:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40f1a4:	add	x0, x0, #0xd3e
  40f1a8:	bl	403070 <gettext@plt>
  40f1ac:	str	x0, [sp, #8]
  40f1b0:	ldr	x8, [sp, #8]
  40f1b4:	stur	x8, [x29, #-8]
  40f1b8:	b	40f340 <__fxstatat@plt+0xc250>
  40f1bc:	ldr	x8, [sp, #16]
  40f1c0:	ldr	w9, [x8, #16]
  40f1c4:	and	w9, w9, #0xf000
  40f1c8:	cmp	w9, #0x4, lsl #12
  40f1cc:	b.ne	40f1e4 <__fxstatat@plt+0xc0f4>  // b.any
  40f1d0:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  40f1d4:	add	x0, x0, #0x5e1
  40f1d8:	bl	403070 <gettext@plt>
  40f1dc:	stur	x0, [x29, #-8]
  40f1e0:	b	40f340 <__fxstatat@plt+0xc250>
  40f1e4:	ldr	x8, [sp, #16]
  40f1e8:	ldr	w9, [x8, #16]
  40f1ec:	and	w9, w9, #0xf000
  40f1f0:	cmp	w9, #0xa, lsl #12
  40f1f4:	b.ne	40f20c <__fxstatat@plt+0xc11c>  // b.any
  40f1f8:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40f1fc:	add	x0, x0, #0xd4b
  40f200:	bl	403070 <gettext@plt>
  40f204:	stur	x0, [x29, #-8]
  40f208:	b	40f340 <__fxstatat@plt+0xc250>
  40f20c:	ldr	x8, [sp, #16]
  40f210:	ldr	w9, [x8, #16]
  40f214:	ldr	x8, [sp, #16]
  40f218:	ldr	w10, [x8, #16]
  40f21c:	subs	w9, w9, w10
  40f220:	cbz	w9, 40f238 <__fxstatat@plt+0xc148>
  40f224:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40f228:	add	x0, x0, #0xd59
  40f22c:	bl	403070 <gettext@plt>
  40f230:	stur	x0, [x29, #-8]
  40f234:	b	40f340 <__fxstatat@plt+0xc250>
  40f238:	ldr	x8, [sp, #16]
  40f23c:	ldr	w9, [x8, #16]
  40f240:	ldr	x8, [sp, #16]
  40f244:	ldr	w10, [x8, #16]
  40f248:	subs	w9, w9, w10
  40f24c:	cbz	w9, 40f264 <__fxstatat@plt+0xc174>
  40f250:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40f254:	add	x0, x0, #0xd67
  40f258:	bl	403070 <gettext@plt>
  40f25c:	stur	x0, [x29, #-8]
  40f260:	b	40f340 <__fxstatat@plt+0xc250>
  40f264:	ldr	x8, [sp, #16]
  40f268:	ldr	w9, [x8, #16]
  40f26c:	ldr	x8, [sp, #16]
  40f270:	ldr	w10, [x8, #16]
  40f274:	subs	w9, w9, w10
  40f278:	cbz	w9, 40f290 <__fxstatat@plt+0xc1a0>
  40f27c:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40f280:	add	x0, x0, #0xd71
  40f284:	bl	403070 <gettext@plt>
  40f288:	stur	x0, [x29, #-8]
  40f28c:	b	40f340 <__fxstatat@plt+0xc250>
  40f290:	ldr	x8, [sp, #16]
  40f294:	ldr	w9, [x8, #16]
  40f298:	and	w9, w9, #0xf000
  40f29c:	cmp	w9, #0x6, lsl #12
  40f2a0:	b.ne	40f2b8 <__fxstatat@plt+0xc1c8>  // b.any
  40f2a4:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40f2a8:	add	x0, x0, #0xd86
  40f2ac:	bl	403070 <gettext@plt>
  40f2b0:	stur	x0, [x29, #-8]
  40f2b4:	b	40f340 <__fxstatat@plt+0xc250>
  40f2b8:	ldr	x8, [sp, #16]
  40f2bc:	ldr	w9, [x8, #16]
  40f2c0:	and	w9, w9, #0xf000
  40f2c4:	cmp	w9, #0x2, lsl #12
  40f2c8:	b.ne	40f2e0 <__fxstatat@plt+0xc1f0>  // b.any
  40f2cc:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40f2d0:	add	x0, x0, #0xd99
  40f2d4:	bl	403070 <gettext@plt>
  40f2d8:	stur	x0, [x29, #-8]
  40f2dc:	b	40f340 <__fxstatat@plt+0xc250>
  40f2e0:	ldr	x8, [sp, #16]
  40f2e4:	ldr	w9, [x8, #16]
  40f2e8:	and	w9, w9, #0xf000
  40f2ec:	cmp	w9, #0x1, lsl #12
  40f2f0:	b.ne	40f308 <__fxstatat@plt+0xc218>  // b.any
  40f2f4:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40f2f8:	add	x0, x0, #0xdb0
  40f2fc:	bl	403070 <gettext@plt>
  40f300:	stur	x0, [x29, #-8]
  40f304:	b	40f340 <__fxstatat@plt+0xc250>
  40f308:	ldr	x8, [sp, #16]
  40f30c:	ldr	w9, [x8, #16]
  40f310:	and	w9, w9, #0xf000
  40f314:	cmp	w9, #0xc, lsl #12
  40f318:	b.ne	40f330 <__fxstatat@plt+0xc240>  // b.any
  40f31c:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40f320:	add	x0, x0, #0xdb5
  40f324:	bl	403070 <gettext@plt>
  40f328:	stur	x0, [x29, #-8]
  40f32c:	b	40f340 <__fxstatat@plt+0xc250>
  40f330:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  40f334:	add	x0, x0, #0xdbc
  40f338:	bl	403070 <gettext@plt>
  40f33c:	stur	x0, [x29, #-8]
  40f340:	ldur	x0, [x29, #-8]
  40f344:	ldp	x29, x30, [sp, #32]
  40f348:	add	sp, sp, #0x30
  40f34c:	ret
  40f350:	sub	sp, sp, #0x40
  40f354:	stp	x29, x30, [sp, #48]
  40f358:	add	x29, sp, #0x30
  40f35c:	mov	w8, #0x72                  	// #114
  40f360:	mov	w9, #0x2d                  	// #45
  40f364:	mov	w10, #0x77                  	// #119
  40f368:	stur	w0, [x29, #-4]
  40f36c:	stur	x1, [x29, #-16]
  40f370:	ldur	w0, [x29, #-4]
  40f374:	stur	w8, [x29, #-20]
  40f378:	str	w9, [sp, #24]
  40f37c:	str	w10, [sp, #20]
  40f380:	bl	40f530 <__fxstatat@plt+0xc440>
  40f384:	ldur	x11, [x29, #-16]
  40f388:	strb	w0, [x11]
  40f38c:	ldur	w8, [x29, #-4]
  40f390:	tst	w8, #0x100
  40f394:	ldur	w8, [x29, #-20]
  40f398:	ldr	w9, [sp, #24]
  40f39c:	csel	w10, w8, w9, ne  // ne = any
  40f3a0:	ldur	x11, [x29, #-16]
  40f3a4:	strb	w10, [x11, #1]
  40f3a8:	ldur	w10, [x29, #-4]
  40f3ac:	tst	w10, #0x80
  40f3b0:	ldr	w10, [sp, #20]
  40f3b4:	csel	w12, w10, w9, ne  // ne = any
  40f3b8:	ldur	x11, [x29, #-16]
  40f3bc:	strb	w12, [x11, #2]
  40f3c0:	ldur	w12, [x29, #-4]
  40f3c4:	and	w12, w12, #0x800
  40f3c8:	cbz	w12, 40f3e8 <__fxstatat@plt+0xc2f8>
  40f3cc:	ldur	w8, [x29, #-4]
  40f3d0:	mov	w9, #0x53                  	// #83
  40f3d4:	mov	w10, #0x73                  	// #115
  40f3d8:	tst	w8, #0x40
  40f3dc:	csel	w8, w10, w9, ne  // ne = any
  40f3e0:	str	w8, [sp, #16]
  40f3e4:	b	40f400 <__fxstatat@plt+0xc310>
  40f3e8:	ldur	w8, [x29, #-4]
  40f3ec:	mov	w9, #0x78                  	// #120
  40f3f0:	mov	w10, #0x2d                  	// #45
  40f3f4:	tst	w8, #0x40
  40f3f8:	csel	w8, w9, w10, ne  // ne = any
  40f3fc:	str	w8, [sp, #16]
  40f400:	ldr	w8, [sp, #16]
  40f404:	ldur	x9, [x29, #-16]
  40f408:	strb	w8, [x9, #3]
  40f40c:	ldur	w8, [x29, #-4]
  40f410:	mov	w10, #0x2d                  	// #45
  40f414:	mov	w11, #0x72                  	// #114
  40f418:	tst	w8, #0x20
  40f41c:	csel	w8, w11, w10, ne  // ne = any
  40f420:	ldur	x9, [x29, #-16]
  40f424:	strb	w8, [x9, #4]
  40f428:	ldur	w8, [x29, #-4]
  40f42c:	mov	w11, #0x77                  	// #119
  40f430:	tst	w8, #0x10
  40f434:	csel	w8, w11, w10, ne  // ne = any
  40f438:	ldur	x9, [x29, #-16]
  40f43c:	strb	w8, [x9, #5]
  40f440:	ldur	w8, [x29, #-4]
  40f444:	and	w8, w8, #0x400
  40f448:	cbz	w8, 40f468 <__fxstatat@plt+0xc378>
  40f44c:	ldur	w8, [x29, #-4]
  40f450:	mov	w9, #0x53                  	// #83
  40f454:	mov	w10, #0x73                  	// #115
  40f458:	tst	w8, #0x8
  40f45c:	csel	w8, w10, w9, ne  // ne = any
  40f460:	str	w8, [sp, #12]
  40f464:	b	40f480 <__fxstatat@plt+0xc390>
  40f468:	ldur	w8, [x29, #-4]
  40f46c:	mov	w9, #0x78                  	// #120
  40f470:	mov	w10, #0x2d                  	// #45
  40f474:	tst	w8, #0x8
  40f478:	csel	w8, w9, w10, ne  // ne = any
  40f47c:	str	w8, [sp, #12]
  40f480:	ldr	w8, [sp, #12]
  40f484:	ldur	x9, [x29, #-16]
  40f488:	strb	w8, [x9, #6]
  40f48c:	ldur	w8, [x29, #-4]
  40f490:	mov	w10, #0x2d                  	// #45
  40f494:	mov	w11, #0x72                  	// #114
  40f498:	tst	w8, #0x4
  40f49c:	csel	w8, w11, w10, ne  // ne = any
  40f4a0:	ldur	x9, [x29, #-16]
  40f4a4:	strb	w8, [x9, #7]
  40f4a8:	ldur	w8, [x29, #-4]
  40f4ac:	mov	w11, #0x77                  	// #119
  40f4b0:	tst	w8, #0x2
  40f4b4:	csel	w8, w11, w10, ne  // ne = any
  40f4b8:	ldur	x9, [x29, #-16]
  40f4bc:	strb	w8, [x9, #8]
  40f4c0:	ldur	w8, [x29, #-4]
  40f4c4:	and	w8, w8, #0x200
  40f4c8:	cbz	w8, 40f4e8 <__fxstatat@plt+0xc3f8>
  40f4cc:	ldur	w8, [x29, #-4]
  40f4d0:	mov	w9, #0x54                  	// #84
  40f4d4:	mov	w10, #0x74                  	// #116
  40f4d8:	tst	w8, #0x1
  40f4dc:	csel	w8, w10, w9, ne  // ne = any
  40f4e0:	str	w8, [sp, #8]
  40f4e4:	b	40f500 <__fxstatat@plt+0xc410>
  40f4e8:	ldur	w8, [x29, #-4]
  40f4ec:	mov	w9, #0x78                  	// #120
  40f4f0:	mov	w10, #0x2d                  	// #45
  40f4f4:	tst	w8, #0x1
  40f4f8:	csel	w8, w9, w10, ne  // ne = any
  40f4fc:	str	w8, [sp, #8]
  40f500:	ldr	w8, [sp, #8]
  40f504:	ldur	x9, [x29, #-16]
  40f508:	strb	w8, [x9, #9]
  40f50c:	ldur	x9, [x29, #-16]
  40f510:	mov	w8, #0x20                  	// #32
  40f514:	strb	w8, [x9, #10]
  40f518:	ldur	x9, [x29, #-16]
  40f51c:	mov	w8, #0x0                   	// #0
  40f520:	strb	w8, [x9, #11]
  40f524:	ldp	x29, x30, [sp, #48]
  40f528:	add	sp, sp, #0x40
  40f52c:	ret
  40f530:	sub	sp, sp, #0x10
  40f534:	str	w0, [sp, #8]
  40f538:	ldr	w8, [sp, #8]
  40f53c:	and	w8, w8, #0xf000
  40f540:	cmp	w8, #0x8, lsl #12
  40f544:	b.ne	40f554 <__fxstatat@plt+0xc464>  // b.any
  40f548:	mov	w8, #0x2d                  	// #45
  40f54c:	strb	w8, [sp, #15]
  40f550:	b	40f604 <__fxstatat@plt+0xc514>
  40f554:	ldr	w8, [sp, #8]
  40f558:	and	w8, w8, #0xf000
  40f55c:	cmp	w8, #0x4, lsl #12
  40f560:	b.ne	40f570 <__fxstatat@plt+0xc480>  // b.any
  40f564:	mov	w8, #0x64                  	// #100
  40f568:	strb	w8, [sp, #15]
  40f56c:	b	40f604 <__fxstatat@plt+0xc514>
  40f570:	ldr	w8, [sp, #8]
  40f574:	and	w8, w8, #0xf000
  40f578:	cmp	w8, #0x6, lsl #12
  40f57c:	b.ne	40f58c <__fxstatat@plt+0xc49c>  // b.any
  40f580:	mov	w8, #0x62                  	// #98
  40f584:	strb	w8, [sp, #15]
  40f588:	b	40f604 <__fxstatat@plt+0xc514>
  40f58c:	ldr	w8, [sp, #8]
  40f590:	and	w8, w8, #0xf000
  40f594:	cmp	w8, #0x2, lsl #12
  40f598:	b.ne	40f5a8 <__fxstatat@plt+0xc4b8>  // b.any
  40f59c:	mov	w8, #0x63                  	// #99
  40f5a0:	strb	w8, [sp, #15]
  40f5a4:	b	40f604 <__fxstatat@plt+0xc514>
  40f5a8:	ldr	w8, [sp, #8]
  40f5ac:	and	w8, w8, #0xf000
  40f5b0:	cmp	w8, #0xa, lsl #12
  40f5b4:	b.ne	40f5c4 <__fxstatat@plt+0xc4d4>  // b.any
  40f5b8:	mov	w8, #0x6c                  	// #108
  40f5bc:	strb	w8, [sp, #15]
  40f5c0:	b	40f604 <__fxstatat@plt+0xc514>
  40f5c4:	ldr	w8, [sp, #8]
  40f5c8:	and	w8, w8, #0xf000
  40f5cc:	cmp	w8, #0x1, lsl #12
  40f5d0:	b.ne	40f5e0 <__fxstatat@plt+0xc4f0>  // b.any
  40f5d4:	mov	w8, #0x70                  	// #112
  40f5d8:	strb	w8, [sp, #15]
  40f5dc:	b	40f604 <__fxstatat@plt+0xc514>
  40f5e0:	ldr	w8, [sp, #8]
  40f5e4:	and	w8, w8, #0xf000
  40f5e8:	cmp	w8, #0xc, lsl #12
  40f5ec:	b.ne	40f5fc <__fxstatat@plt+0xc50c>  // b.any
  40f5f0:	mov	w8, #0x73                  	// #115
  40f5f4:	strb	w8, [sp, #15]
  40f5f8:	b	40f604 <__fxstatat@plt+0xc514>
  40f5fc:	mov	w8, #0x3f                  	// #63
  40f600:	strb	w8, [sp, #15]
  40f604:	ldrb	w0, [sp, #15]
  40f608:	add	sp, sp, #0x10
  40f60c:	ret
  40f610:	sub	sp, sp, #0x20
  40f614:	stp	x29, x30, [sp, #16]
  40f618:	add	x29, sp, #0x10
  40f61c:	str	x0, [sp, #8]
  40f620:	str	x1, [sp]
  40f624:	ldr	x8, [sp, #8]
  40f628:	ldr	w0, [x8, #16]
  40f62c:	ldr	x1, [sp]
  40f630:	bl	40f350 <__fxstatat@plt+0xc260>
  40f634:	ldr	x8, [sp, #8]
  40f638:	ldr	w9, [x8, #16]
  40f63c:	ldr	x8, [sp, #8]
  40f640:	ldr	w10, [x8, #16]
  40f644:	subs	w9, w9, w10
  40f648:	cbz	w9, 40f65c <__fxstatat@plt+0xc56c>
  40f64c:	ldr	x8, [sp]
  40f650:	mov	w9, #0x46                  	// #70
  40f654:	strb	w9, [x8]
  40f658:	b	40f6ac <__fxstatat@plt+0xc5bc>
  40f65c:	ldr	x8, [sp, #8]
  40f660:	ldr	w9, [x8, #16]
  40f664:	ldr	x8, [sp, #8]
  40f668:	ldr	w10, [x8, #16]
  40f66c:	subs	w9, w9, w10
  40f670:	cbz	w9, 40f684 <__fxstatat@plt+0xc594>
  40f674:	ldr	x8, [sp]
  40f678:	mov	w9, #0x51                  	// #81
  40f67c:	strb	w9, [x8]
  40f680:	b	40f6ac <__fxstatat@plt+0xc5bc>
  40f684:	ldr	x8, [sp, #8]
  40f688:	ldr	w9, [x8, #16]
  40f68c:	ldr	x8, [sp, #8]
  40f690:	ldr	w10, [x8, #16]
  40f694:	subs	w9, w9, w10
  40f698:	cbz	w9, 40f6ac <__fxstatat@plt+0xc5bc>
  40f69c:	ldr	x8, [sp]
  40f6a0:	mov	w9, #0x53                  	// #83
  40f6a4:	strb	w9, [x8]
  40f6a8:	b	40f6ac <__fxstatat@plt+0xc5bc>
  40f6ac:	ldp	x29, x30, [sp, #16]
  40f6b0:	add	sp, sp, #0x20
  40f6b4:	ret
  40f6b8:	sub	sp, sp, #0x30
  40f6bc:	stp	x29, x30, [sp, #32]
  40f6c0:	add	x29, sp, #0x20
  40f6c4:	stur	x0, [x29, #-8]
  40f6c8:	str	x1, [sp, #16]
  40f6cc:	str	x2, [sp, #8]
  40f6d0:	ldur	x0, [x29, #-8]
  40f6d4:	ldr	x1, [sp, #16]
  40f6d8:	ldr	x2, [sp, #8]
  40f6dc:	bl	40f700 <__fxstatat@plt+0xc610>
  40f6e0:	str	x0, [sp]
  40f6e4:	ldr	x8, [sp]
  40f6e8:	cbnz	x8, 40f6f0 <__fxstatat@plt+0xc600>
  40f6ec:	bl	417254 <__fxstatat@plt+0x14164>
  40f6f0:	ldr	x0, [sp]
  40f6f4:	ldp	x29, x30, [sp, #32]
  40f6f8:	add	sp, sp, #0x30
  40f6fc:	ret
  40f700:	sub	sp, sp, #0x90
  40f704:	stp	x29, x30, [sp, #128]
  40f708:	add	x29, sp, #0x80
  40f70c:	mov	w8, #0x0                   	// #0
  40f710:	stur	x0, [x29, #-16]
  40f714:	stur	x1, [x29, #-24]
  40f718:	stur	x2, [x29, #-32]
  40f71c:	ldur	x0, [x29, #-16]
  40f720:	str	w8, [sp, #36]
  40f724:	bl	40ecd8 <__fxstatat@plt+0xbbe8>
  40f728:	stur	x0, [x29, #-40]
  40f72c:	ldur	x0, [x29, #-40]
  40f730:	bl	40ed78 <__fxstatat@plt+0xbc88>
  40f734:	stur	x0, [x29, #-48]
  40f738:	ldur	x9, [x29, #-40]
  40f73c:	ldur	x10, [x29, #-16]
  40f740:	subs	x9, x9, x10
  40f744:	ldur	x10, [x29, #-48]
  40f748:	add	x9, x9, x10
  40f74c:	stur	x9, [x29, #-56]
  40f750:	ldur	x0, [x29, #-24]
  40f754:	bl	402920 <strlen@plt>
  40f758:	str	x0, [sp, #64]
  40f75c:	ldr	w8, [sp, #36]
  40f760:	strb	w8, [sp, #63]
  40f764:	ldur	x9, [x29, #-48]
  40f768:	cbz	x9, 40f7a0 <__fxstatat@plt+0xc6b0>
  40f76c:	ldur	x8, [x29, #-16]
  40f770:	ldur	x9, [x29, #-56]
  40f774:	subs	x9, x9, #0x1
  40f778:	ldrb	w10, [x8, x9]
  40f77c:	cmp	w10, #0x2f
  40f780:	b.eq	40f79c <__fxstatat@plt+0xc6ac>  // b.none
  40f784:	ldur	x8, [x29, #-24]
  40f788:	ldrb	w9, [x8]
  40f78c:	cmp	w9, #0x2f
  40f790:	b.eq	40f79c <__fxstatat@plt+0xc6ac>  // b.none
  40f794:	mov	w8, #0x2f                  	// #47
  40f798:	strb	w8, [sp, #63]
  40f79c:	b	40f7b8 <__fxstatat@plt+0xc6c8>
  40f7a0:	ldur	x8, [x29, #-24]
  40f7a4:	ldrb	w9, [x8]
  40f7a8:	cmp	w9, #0x2f
  40f7ac:	b.ne	40f7b8 <__fxstatat@plt+0xc6c8>  // b.any
  40f7b0:	mov	w8, #0x2e                  	// #46
  40f7b4:	strb	w8, [sp, #63]
  40f7b8:	ldur	x8, [x29, #-56]
  40f7bc:	ldrb	w9, [sp, #63]
  40f7c0:	cmp	w9, #0x0
  40f7c4:	cset	w9, ne  // ne = any
  40f7c8:	and	w9, w9, #0x1
  40f7cc:	add	x8, x8, w9, sxtw
  40f7d0:	ldr	x10, [sp, #64]
  40f7d4:	add	x8, x8, x10
  40f7d8:	add	x0, x8, #0x1
  40f7dc:	bl	402b30 <malloc@plt>
  40f7e0:	str	x0, [sp, #48]
  40f7e4:	ldr	x8, [sp, #48]
  40f7e8:	cbnz	x8, 40f7f8 <__fxstatat@plt+0xc708>
  40f7ec:	mov	x8, xzr
  40f7f0:	stur	x8, [x29, #-8]
  40f7f4:	b	40f8b0 <__fxstatat@plt+0xc7c0>
  40f7f8:	ldr	x8, [sp, #48]
  40f7fc:	ldur	x1, [x29, #-16]
  40f800:	ldur	x9, [x29, #-56]
  40f804:	mov	x0, x8
  40f808:	mov	x2, x9
  40f80c:	str	x8, [sp, #24]
  40f810:	str	x9, [sp, #16]
  40f814:	bl	4028f0 <memcpy@plt>
  40f818:	ldr	x8, [sp, #24]
  40f81c:	ldr	x9, [sp, #16]
  40f820:	add	x10, x8, x9
  40f824:	str	x10, [sp, #40]
  40f828:	ldrb	w11, [sp, #63]
  40f82c:	ldr	x10, [sp, #40]
  40f830:	strb	w11, [x10]
  40f834:	ldrb	w11, [sp, #63]
  40f838:	cmp	w11, #0x0
  40f83c:	cset	w11, ne  // ne = any
  40f840:	and	w11, w11, #0x1
  40f844:	ldr	x10, [sp, #40]
  40f848:	mov	w0, w11
  40f84c:	sxtw	x12, w0
  40f850:	add	x10, x10, x12
  40f854:	str	x10, [sp, #40]
  40f858:	ldur	x10, [x29, #-32]
  40f85c:	cbz	x10, 40f86c <__fxstatat@plt+0xc77c>
  40f860:	ldr	x8, [sp, #40]
  40f864:	ldur	x9, [x29, #-32]
  40f868:	str	x8, [x9]
  40f86c:	ldr	x8, [sp, #40]
  40f870:	ldur	x1, [x29, #-24]
  40f874:	ldr	x9, [sp, #64]
  40f878:	mov	x0, x8
  40f87c:	mov	x2, x9
  40f880:	str	x8, [sp, #8]
  40f884:	str	x9, [sp]
  40f888:	bl	4028f0 <memcpy@plt>
  40f88c:	ldr	x8, [sp, #8]
  40f890:	ldr	x9, [sp]
  40f894:	add	x10, x8, x9
  40f898:	str	x10, [sp, #40]
  40f89c:	ldr	x10, [sp, #40]
  40f8a0:	mov	w11, #0x0                   	// #0
  40f8a4:	strb	w11, [x10]
  40f8a8:	ldr	x10, [sp, #48]
  40f8ac:	stur	x10, [x29, #-8]
  40f8b0:	ldur	x0, [x29, #-8]
  40f8b4:	ldp	x29, x30, [sp, #128]
  40f8b8:	add	sp, sp, #0x90
  40f8bc:	ret
  40f8c0:	sub	sp, sp, #0x40
  40f8c4:	stp	x29, x30, [sp, #48]
  40f8c8:	add	x29, sp, #0x30
  40f8cc:	stur	w0, [x29, #-4]
  40f8d0:	stur	x1, [x29, #-16]
  40f8d4:	str	x2, [sp, #24]
  40f8d8:	str	xzr, [sp, #16]
  40f8dc:	ldur	x8, [x29, #-16]
  40f8e0:	str	x8, [sp, #8]
  40f8e4:	ldr	x8, [sp, #24]
  40f8e8:	cmp	x8, #0x0
  40f8ec:	cset	w9, ls  // ls = plast
  40f8f0:	tbnz	w9, #0, 40f968 <__fxstatat@plt+0xc878>
  40f8f4:	ldur	w0, [x29, #-4]
  40f8f8:	ldr	x1, [sp, #8]
  40f8fc:	ldr	x2, [sp, #24]
  40f900:	bl	413edc <__fxstatat@plt+0x10dec>
  40f904:	str	x0, [sp]
  40f908:	ldr	x8, [sp]
  40f90c:	mov	x9, #0xffffffffffffffff    	// #-1
  40f910:	cmp	x8, x9
  40f914:	b.ne	40f91c <__fxstatat@plt+0xc82c>  // b.any
  40f918:	b	40f968 <__fxstatat@plt+0xc878>
  40f91c:	ldr	x8, [sp]
  40f920:	cbnz	x8, 40f934 <__fxstatat@plt+0xc844>
  40f924:	bl	403030 <__errno_location@plt>
  40f928:	mov	w8, #0x1c                  	// #28
  40f92c:	str	w8, [x0]
  40f930:	b	40f968 <__fxstatat@plt+0xc878>
  40f934:	ldr	x8, [sp]
  40f938:	ldr	x9, [sp, #16]
  40f93c:	add	x8, x9, x8
  40f940:	str	x8, [sp, #16]
  40f944:	ldr	x8, [sp]
  40f948:	ldr	x9, [sp, #8]
  40f94c:	add	x8, x9, x8
  40f950:	str	x8, [sp, #8]
  40f954:	ldr	x8, [sp]
  40f958:	ldr	x9, [sp, #24]
  40f95c:	subs	x8, x9, x8
  40f960:	str	x8, [sp, #24]
  40f964:	b	40f8e4 <__fxstatat@plt+0xc7f4>
  40f968:	ldr	x0, [sp, #16]
  40f96c:	ldp	x29, x30, [sp, #48]
  40f970:	add	sp, sp, #0x40
  40f974:	ret
  40f978:	sub	sp, sp, #0x10
  40f97c:	str	x0, [sp, #8]
  40f980:	ldr	x8, [sp, #8]
  40f984:	ldr	x0, [x8, #16]
  40f988:	add	sp, sp, #0x10
  40f98c:	ret
  40f990:	sub	sp, sp, #0x10
  40f994:	str	x0, [sp, #8]
  40f998:	ldr	x8, [sp, #8]
  40f99c:	ldr	x0, [x8, #24]
  40f9a0:	add	sp, sp, #0x10
  40f9a4:	ret
  40f9a8:	sub	sp, sp, #0x10
  40f9ac:	str	x0, [sp, #8]
  40f9b0:	ldr	x8, [sp, #8]
  40f9b4:	ldr	x0, [x8, #32]
  40f9b8:	add	sp, sp, #0x10
  40f9bc:	ret
  40f9c0:	sub	sp, sp, #0x30
  40f9c4:	str	x0, [sp, #40]
  40f9c8:	str	xzr, [sp, #24]
  40f9cc:	ldr	x8, [sp, #40]
  40f9d0:	ldr	x8, [x8]
  40f9d4:	str	x8, [sp, #32]
  40f9d8:	ldr	x8, [sp, #32]
  40f9dc:	ldr	x9, [sp, #40]
  40f9e0:	ldr	x9, [x9, #8]
  40f9e4:	cmp	x8, x9
  40f9e8:	b.cs	40fa54 <__fxstatat@plt+0xc964>  // b.hs, b.nlast
  40f9ec:	ldr	x8, [sp, #32]
  40f9f0:	ldr	x8, [x8]
  40f9f4:	cbz	x8, 40fa44 <__fxstatat@plt+0xc954>
  40f9f8:	ldr	x8, [sp, #32]
  40f9fc:	str	x8, [sp, #16]
  40fa00:	mov	x8, #0x1                   	// #1
  40fa04:	str	x8, [sp, #8]
  40fa08:	ldr	x8, [sp, #16]
  40fa0c:	ldr	x8, [x8, #8]
  40fa10:	str	x8, [sp, #16]
  40fa14:	ldr	x8, [sp, #16]
  40fa18:	cbz	x8, 40fa2c <__fxstatat@plt+0xc93c>
  40fa1c:	ldr	x8, [sp, #8]
  40fa20:	add	x8, x8, #0x1
  40fa24:	str	x8, [sp, #8]
  40fa28:	b	40fa08 <__fxstatat@plt+0xc918>
  40fa2c:	ldr	x8, [sp, #8]
  40fa30:	ldr	x9, [sp, #24]
  40fa34:	cmp	x8, x9
  40fa38:	b.ls	40fa44 <__fxstatat@plt+0xc954>  // b.plast
  40fa3c:	ldr	x8, [sp, #8]
  40fa40:	str	x8, [sp, #24]
  40fa44:	ldr	x8, [sp, #32]
  40fa48:	add	x8, x8, #0x10
  40fa4c:	str	x8, [sp, #32]
  40fa50:	b	40f9d8 <__fxstatat@plt+0xc8e8>
  40fa54:	ldr	x0, [sp, #24]
  40fa58:	add	sp, sp, #0x30
  40fa5c:	ret
  40fa60:	sub	sp, sp, #0x30
  40fa64:	str	x0, [sp, #32]
  40fa68:	str	xzr, [sp, #16]
  40fa6c:	str	xzr, [sp, #8]
  40fa70:	ldr	x8, [sp, #32]
  40fa74:	ldr	x8, [x8]
  40fa78:	str	x8, [sp, #24]
  40fa7c:	ldr	x8, [sp, #24]
  40fa80:	ldr	x9, [sp, #32]
  40fa84:	ldr	x9, [x9, #8]
  40fa88:	cmp	x8, x9
  40fa8c:	b.cs	40faf0 <__fxstatat@plt+0xca00>  // b.hs, b.nlast
  40fa90:	ldr	x8, [sp, #24]
  40fa94:	ldr	x8, [x8]
  40fa98:	cbz	x8, 40fae0 <__fxstatat@plt+0xc9f0>
  40fa9c:	ldr	x8, [sp, #24]
  40faa0:	str	x8, [sp]
  40faa4:	ldr	x8, [sp, #16]
  40faa8:	add	x8, x8, #0x1
  40faac:	str	x8, [sp, #16]
  40fab0:	ldr	x8, [sp, #8]
  40fab4:	add	x8, x8, #0x1
  40fab8:	str	x8, [sp, #8]
  40fabc:	ldr	x8, [sp]
  40fac0:	ldr	x8, [x8, #8]
  40fac4:	str	x8, [sp]
  40fac8:	ldr	x8, [sp]
  40facc:	cbz	x8, 40fae0 <__fxstatat@plt+0xc9f0>
  40fad0:	ldr	x8, [sp, #8]
  40fad4:	add	x8, x8, #0x1
  40fad8:	str	x8, [sp, #8]
  40fadc:	b	40fabc <__fxstatat@plt+0xc9cc>
  40fae0:	ldr	x8, [sp, #24]
  40fae4:	add	x8, x8, #0x10
  40fae8:	str	x8, [sp, #24]
  40faec:	b	40fa7c <__fxstatat@plt+0xc98c>
  40faf0:	ldr	x8, [sp, #16]
  40faf4:	ldr	x9, [sp, #32]
  40faf8:	ldr	x9, [x9, #24]
  40fafc:	cmp	x8, x9
  40fb00:	b.ne	40fb28 <__fxstatat@plt+0xca38>  // b.any
  40fb04:	ldr	x8, [sp, #8]
  40fb08:	ldr	x9, [sp, #32]
  40fb0c:	ldr	x9, [x9, #32]
  40fb10:	cmp	x8, x9
  40fb14:	b.ne	40fb28 <__fxstatat@plt+0xca38>  // b.any
  40fb18:	mov	w8, #0x1                   	// #1
  40fb1c:	and	w8, w8, #0x1
  40fb20:	strb	w8, [sp, #47]
  40fb24:	b	40fb34 <__fxstatat@plt+0xca44>
  40fb28:	mov	w8, wzr
  40fb2c:	and	w8, w8, #0x1
  40fb30:	strb	w8, [sp, #47]
  40fb34:	ldrb	w8, [sp, #47]
  40fb38:	and	w0, w8, #0x1
  40fb3c:	add	sp, sp, #0x30
  40fb40:	ret
  40fb44:	sub	sp, sp, #0x70
  40fb48:	stp	x29, x30, [sp, #96]
  40fb4c:	add	x29, sp, #0x60
  40fb50:	adrp	x8, 420000 <__fxstatat@plt+0x1cf10>
  40fb54:	add	x8, x8, #0xdc7
  40fb58:	adrp	x9, 420000 <__fxstatat@plt+0x1cf10>
  40fb5c:	add	x9, x9, #0xddf
  40fb60:	mov	x10, #0x4059000000000000    	// #4636737291354636288
  40fb64:	fmov	d0, x10
  40fb68:	adrp	x10, 420000 <__fxstatat@plt+0x1cf10>
  40fb6c:	add	x10, x10, #0xdf7
  40fb70:	adrp	x11, 420000 <__fxstatat@plt+0x1cf10>
  40fb74:	add	x11, x11, #0xe18
  40fb78:	stur	x0, [x29, #-8]
  40fb7c:	stur	x1, [x29, #-16]
  40fb80:	ldur	x0, [x29, #-8]
  40fb84:	str	x8, [sp, #40]
  40fb88:	str	x9, [sp, #32]
  40fb8c:	str	d0, [sp, #24]
  40fb90:	str	x10, [sp, #16]
  40fb94:	str	x11, [sp, #8]
  40fb98:	bl	40f9a8 <__fxstatat@plt+0xc8b8>
  40fb9c:	stur	x0, [x29, #-24]
  40fba0:	ldur	x0, [x29, #-8]
  40fba4:	bl	40f978 <__fxstatat@plt+0xc888>
  40fba8:	stur	x0, [x29, #-32]
  40fbac:	ldur	x0, [x29, #-8]
  40fbb0:	bl	40f990 <__fxstatat@plt+0xc8a0>
  40fbb4:	stur	x0, [x29, #-40]
  40fbb8:	ldur	x0, [x29, #-8]
  40fbbc:	bl	40f9c0 <__fxstatat@plt+0xc8d0>
  40fbc0:	str	x0, [sp, #48]
  40fbc4:	ldur	x0, [x29, #-16]
  40fbc8:	ldur	x2, [x29, #-24]
  40fbcc:	ldr	x1, [sp, #40]
  40fbd0:	bl	4030b0 <fprintf@plt>
  40fbd4:	ldur	x8, [x29, #-16]
  40fbd8:	ldur	x2, [x29, #-32]
  40fbdc:	mov	x0, x8
  40fbe0:	ldr	x1, [sp, #32]
  40fbe4:	bl	4030b0 <fprintf@plt>
  40fbe8:	ldur	x8, [x29, #-16]
  40fbec:	ldur	x2, [x29, #-40]
  40fbf0:	ldur	x9, [x29, #-40]
  40fbf4:	ucvtf	d0, x9
  40fbf8:	ldr	d1, [sp, #24]
  40fbfc:	fmul	d0, d1, d0
  40fc00:	ldur	x9, [x29, #-32]
  40fc04:	ucvtf	d2, x9
  40fc08:	fdiv	d0, d0, d2
  40fc0c:	mov	x0, x8
  40fc10:	ldr	x1, [sp, #16]
  40fc14:	bl	4030b0 <fprintf@plt>
  40fc18:	ldur	x8, [x29, #-16]
  40fc1c:	ldr	x2, [sp, #48]
  40fc20:	mov	x0, x8
  40fc24:	ldr	x1, [sp, #8]
  40fc28:	bl	4030b0 <fprintf@plt>
  40fc2c:	ldp	x29, x30, [sp, #96]
  40fc30:	add	sp, sp, #0x70
  40fc34:	ret
  40fc38:	sub	sp, sp, #0x40
  40fc3c:	stp	x29, x30, [sp, #48]
  40fc40:	add	x29, sp, #0x30
  40fc44:	stur	x0, [x29, #-16]
  40fc48:	str	x1, [sp, #24]
  40fc4c:	ldur	x0, [x29, #-16]
  40fc50:	ldr	x1, [sp, #24]
  40fc54:	bl	40fcf0 <__fxstatat@plt+0xcc00>
  40fc58:	str	x0, [sp, #16]
  40fc5c:	ldr	x8, [sp, #16]
  40fc60:	ldr	x8, [x8]
  40fc64:	cbnz	x8, 40fc74 <__fxstatat@plt+0xcb84>
  40fc68:	mov	x8, xzr
  40fc6c:	stur	x8, [x29, #-8]
  40fc70:	b	40fce0 <__fxstatat@plt+0xcbf0>
  40fc74:	ldr	x8, [sp, #16]
  40fc78:	str	x8, [sp, #8]
  40fc7c:	ldr	x8, [sp, #8]
  40fc80:	cbz	x8, 40fcd8 <__fxstatat@plt+0xcbe8>
  40fc84:	ldr	x8, [sp, #24]
  40fc88:	ldr	x9, [sp, #8]
  40fc8c:	ldr	x9, [x9]
  40fc90:	cmp	x8, x9
  40fc94:	b.eq	40fcb8 <__fxstatat@plt+0xcbc8>  // b.none
  40fc98:	ldur	x8, [x29, #-16]
  40fc9c:	ldr	x8, [x8, #56]
  40fca0:	ldr	x0, [sp, #24]
  40fca4:	ldr	x9, [sp, #8]
  40fca8:	ldr	x1, [x9]
  40fcac:	blr	x8
  40fcb0:	tbnz	w0, #0, 40fcb8 <__fxstatat@plt+0xcbc8>
  40fcb4:	b	40fcc8 <__fxstatat@plt+0xcbd8>
  40fcb8:	ldr	x8, [sp, #8]
  40fcbc:	ldr	x8, [x8]
  40fcc0:	stur	x8, [x29, #-8]
  40fcc4:	b	40fce0 <__fxstatat@plt+0xcbf0>
  40fcc8:	ldr	x8, [sp, #8]
  40fccc:	ldr	x8, [x8, #8]
  40fcd0:	str	x8, [sp, #8]
  40fcd4:	b	40fc7c <__fxstatat@plt+0xcb8c>
  40fcd8:	mov	x8, xzr
  40fcdc:	stur	x8, [x29, #-8]
  40fce0:	ldur	x0, [x29, #-8]
  40fce4:	ldp	x29, x30, [sp, #48]
  40fce8:	add	sp, sp, #0x40
  40fcec:	ret
  40fcf0:	sub	sp, sp, #0x30
  40fcf4:	stp	x29, x30, [sp, #32]
  40fcf8:	add	x29, sp, #0x20
  40fcfc:	stur	x0, [x29, #-8]
  40fd00:	str	x1, [sp, #16]
  40fd04:	ldur	x8, [x29, #-8]
  40fd08:	ldr	x8, [x8, #48]
  40fd0c:	ldr	x0, [sp, #16]
  40fd10:	ldur	x9, [x29, #-8]
  40fd14:	ldr	x1, [x9, #16]
  40fd18:	blr	x8
  40fd1c:	str	x0, [sp, #8]
  40fd20:	ldr	x8, [sp, #8]
  40fd24:	ldur	x9, [x29, #-8]
  40fd28:	ldr	x9, [x9, #16]
  40fd2c:	cmp	x8, x9
  40fd30:	b.cc	40fd38 <__fxstatat@plt+0xcc48>  // b.lo, b.ul, b.last
  40fd34:	bl	402d00 <abort@plt>
  40fd38:	ldur	x8, [x29, #-8]
  40fd3c:	ldr	x8, [x8]
  40fd40:	ldr	x9, [sp, #8]
  40fd44:	mov	x10, #0x10                  	// #16
  40fd48:	mul	x9, x10, x9
  40fd4c:	add	x0, x8, x9
  40fd50:	ldp	x29, x30, [sp, #32]
  40fd54:	add	sp, sp, #0x30
  40fd58:	ret
  40fd5c:	sub	sp, sp, #0x30
  40fd60:	stp	x29, x30, [sp, #32]
  40fd64:	add	x29, sp, #0x20
  40fd68:	str	x0, [sp, #16]
  40fd6c:	ldr	x8, [sp, #16]
  40fd70:	ldr	x8, [x8, #32]
  40fd74:	cbnz	x8, 40fd84 <__fxstatat@plt+0xcc94>
  40fd78:	mov	x8, xzr
  40fd7c:	stur	x8, [x29, #-8]
  40fd80:	b	40fdd4 <__fxstatat@plt+0xcce4>
  40fd84:	ldr	x8, [sp, #16]
  40fd88:	ldr	x8, [x8]
  40fd8c:	str	x8, [sp, #8]
  40fd90:	ldr	x8, [sp, #8]
  40fd94:	ldr	x9, [sp, #16]
  40fd98:	ldr	x9, [x9, #8]
  40fd9c:	cmp	x8, x9
  40fda0:	b.cc	40fda8 <__fxstatat@plt+0xccb8>  // b.lo, b.ul, b.last
  40fda4:	bl	402d00 <abort@plt>
  40fda8:	ldr	x8, [sp, #8]
  40fdac:	ldr	x8, [x8]
  40fdb0:	cbz	x8, 40fdc4 <__fxstatat@plt+0xccd4>
  40fdb4:	ldr	x8, [sp, #8]
  40fdb8:	ldr	x8, [x8]
  40fdbc:	stur	x8, [x29, #-8]
  40fdc0:	b	40fdd4 <__fxstatat@plt+0xcce4>
  40fdc4:	ldr	x8, [sp, #8]
  40fdc8:	add	x8, x8, #0x10
  40fdcc:	str	x8, [sp, #8]
  40fdd0:	b	40fd90 <__fxstatat@plt+0xcca0>
  40fdd4:	ldur	x0, [x29, #-8]
  40fdd8:	ldp	x29, x30, [sp, #32]
  40fddc:	add	sp, sp, #0x30
  40fde0:	ret
  40fde4:	sub	sp, sp, #0x40
  40fde8:	stp	x29, x30, [sp, #48]
  40fdec:	add	x29, sp, #0x30
  40fdf0:	stur	x0, [x29, #-16]
  40fdf4:	str	x1, [sp, #24]
  40fdf8:	ldur	x0, [x29, #-16]
  40fdfc:	ldr	x1, [sp, #24]
  40fe00:	bl	40fcf0 <__fxstatat@plt+0xcc00>
  40fe04:	str	x0, [sp, #16]
  40fe08:	ldr	x8, [sp, #16]
  40fe0c:	str	x8, [sp, #8]
  40fe10:	ldr	x8, [sp, #8]
  40fe14:	ldr	x8, [x8]
  40fe18:	ldr	x9, [sp, #24]
  40fe1c:	cmp	x8, x9
  40fe20:	b.ne	40fe44 <__fxstatat@plt+0xcd54>  // b.any
  40fe24:	ldr	x8, [sp, #8]
  40fe28:	ldr	x8, [x8, #8]
  40fe2c:	cbz	x8, 40fe44 <__fxstatat@plt+0xcd54>
  40fe30:	ldr	x8, [sp, #8]
  40fe34:	ldr	x8, [x8, #8]
  40fe38:	ldr	x8, [x8]
  40fe3c:	stur	x8, [x29, #-8]
  40fe40:	b	40fe9c <__fxstatat@plt+0xcdac>
  40fe44:	ldr	x8, [sp, #8]
  40fe48:	ldr	x8, [x8, #8]
  40fe4c:	str	x8, [sp, #8]
  40fe50:	ldr	x8, [sp, #8]
  40fe54:	cbnz	x8, 40fe10 <__fxstatat@plt+0xcd20>
  40fe58:	ldr	x8, [sp, #16]
  40fe5c:	add	x8, x8, #0x10
  40fe60:	str	x8, [sp, #16]
  40fe64:	ldur	x9, [x29, #-16]
  40fe68:	ldr	x9, [x9, #8]
  40fe6c:	cmp	x8, x9
  40fe70:	b.cs	40fe94 <__fxstatat@plt+0xcda4>  // b.hs, b.nlast
  40fe74:	ldr	x8, [sp, #16]
  40fe78:	ldr	x8, [x8]
  40fe7c:	cbz	x8, 40fe90 <__fxstatat@plt+0xcda0>
  40fe80:	ldr	x8, [sp, #16]
  40fe84:	ldr	x8, [x8]
  40fe88:	stur	x8, [x29, #-8]
  40fe8c:	b	40fe9c <__fxstatat@plt+0xcdac>
  40fe90:	b	40fe58 <__fxstatat@plt+0xcd68>
  40fe94:	mov	x8, xzr
  40fe98:	stur	x8, [x29, #-8]
  40fe9c:	ldur	x0, [x29, #-8]
  40fea0:	ldp	x29, x30, [sp, #48]
  40fea4:	add	sp, sp, #0x40
  40fea8:	ret
  40feac:	sub	sp, sp, #0x40
  40feb0:	str	x0, [sp, #48]
  40feb4:	str	x1, [sp, #40]
  40feb8:	str	x2, [sp, #32]
  40febc:	str	xzr, [sp, #24]
  40fec0:	ldr	x8, [sp, #48]
  40fec4:	ldr	x8, [x8]
  40fec8:	str	x8, [sp, #16]
  40fecc:	ldr	x8, [sp, #16]
  40fed0:	ldr	x9, [sp, #48]
  40fed4:	ldr	x9, [x9, #8]
  40fed8:	cmp	x8, x9
  40fedc:	b.cs	40ff60 <__fxstatat@plt+0xce70>  // b.hs, b.nlast
  40fee0:	ldr	x8, [sp, #16]
  40fee4:	ldr	x8, [x8]
  40fee8:	cbz	x8, 40ff50 <__fxstatat@plt+0xce60>
  40feec:	ldr	x8, [sp, #16]
  40fef0:	str	x8, [sp, #8]
  40fef4:	ldr	x8, [sp, #8]
  40fef8:	cbz	x8, 40ff50 <__fxstatat@plt+0xce60>
  40fefc:	ldr	x8, [sp, #24]
  40ff00:	ldr	x9, [sp, #32]
  40ff04:	cmp	x8, x9
  40ff08:	b.cc	40ff18 <__fxstatat@plt+0xce28>  // b.lo, b.ul, b.last
  40ff0c:	ldr	x8, [sp, #24]
  40ff10:	str	x8, [sp, #56]
  40ff14:	b	40ff68 <__fxstatat@plt+0xce78>
  40ff18:	ldr	x8, [sp, #8]
  40ff1c:	ldr	x8, [x8]
  40ff20:	ldr	x9, [sp, #40]
  40ff24:	ldr	x10, [sp, #24]
  40ff28:	add	x11, x10, #0x1
  40ff2c:	str	x11, [sp, #24]
  40ff30:	mov	x11, #0x8                   	// #8
  40ff34:	mul	x10, x11, x10
  40ff38:	add	x9, x9, x10
  40ff3c:	str	x8, [x9]
  40ff40:	ldr	x8, [sp, #8]
  40ff44:	ldr	x8, [x8, #8]
  40ff48:	str	x8, [sp, #8]
  40ff4c:	b	40fef4 <__fxstatat@plt+0xce04>
  40ff50:	ldr	x8, [sp, #16]
  40ff54:	add	x8, x8, #0x10
  40ff58:	str	x8, [sp, #16]
  40ff5c:	b	40fecc <__fxstatat@plt+0xcddc>
  40ff60:	ldr	x8, [sp, #24]
  40ff64:	str	x8, [sp, #56]
  40ff68:	ldr	x0, [sp, #56]
  40ff6c:	add	sp, sp, #0x40
  40ff70:	ret
  40ff74:	sub	sp, sp, #0x50
  40ff78:	stp	x29, x30, [sp, #64]
  40ff7c:	add	x29, sp, #0x40
  40ff80:	stur	x0, [x29, #-16]
  40ff84:	stur	x1, [x29, #-24]
  40ff88:	str	x2, [sp, #32]
  40ff8c:	str	xzr, [sp, #24]
  40ff90:	ldur	x8, [x29, #-16]
  40ff94:	ldr	x8, [x8]
  40ff98:	str	x8, [sp, #16]
  40ff9c:	ldr	x8, [sp, #16]
  40ffa0:	ldur	x9, [x29, #-16]
  40ffa4:	ldr	x9, [x9, #8]
  40ffa8:	cmp	x8, x9
  40ffac:	b.cs	41001c <__fxstatat@plt+0xcf2c>  // b.hs, b.nlast
  40ffb0:	ldr	x8, [sp, #16]
  40ffb4:	ldr	x8, [x8]
  40ffb8:	cbz	x8, 41000c <__fxstatat@plt+0xcf1c>
  40ffbc:	ldr	x8, [sp, #16]
  40ffc0:	str	x8, [sp, #8]
  40ffc4:	ldr	x8, [sp, #8]
  40ffc8:	cbz	x8, 41000c <__fxstatat@plt+0xcf1c>
  40ffcc:	ldur	x8, [x29, #-24]
  40ffd0:	ldr	x9, [sp, #8]
  40ffd4:	ldr	x0, [x9]
  40ffd8:	ldr	x1, [sp, #32]
  40ffdc:	blr	x8
  40ffe0:	tbnz	w0, #0, 40fff0 <__fxstatat@plt+0xcf00>
  40ffe4:	ldr	x8, [sp, #24]
  40ffe8:	stur	x8, [x29, #-8]
  40ffec:	b	410024 <__fxstatat@plt+0xcf34>
  40fff0:	ldr	x8, [sp, #24]
  40fff4:	add	x8, x8, #0x1
  40fff8:	str	x8, [sp, #24]
  40fffc:	ldr	x8, [sp, #8]
  410000:	ldr	x8, [x8, #8]
  410004:	str	x8, [sp, #8]
  410008:	b	40ffc4 <__fxstatat@plt+0xced4>
  41000c:	ldr	x8, [sp, #16]
  410010:	add	x8, x8, #0x10
  410014:	str	x8, [sp, #16]
  410018:	b	40ff9c <__fxstatat@plt+0xceac>
  41001c:	ldr	x8, [sp, #24]
  410020:	stur	x8, [x29, #-8]
  410024:	ldur	x0, [x29, #-8]
  410028:	ldp	x29, x30, [sp, #64]
  41002c:	add	sp, sp, #0x50
  410030:	ret
  410034:	sub	sp, sp, #0x20
  410038:	str	x0, [sp, #24]
  41003c:	str	x1, [sp, #16]
  410040:	str	xzr, [sp, #8]
  410044:	ldr	x8, [sp, #24]
  410048:	ldrb	w9, [x8]
  41004c:	strb	w9, [sp, #7]
  410050:	cbz	w9, 410090 <__fxstatat@plt+0xcfa0>
  410054:	ldr	x8, [sp, #8]
  410058:	mov	x9, #0x1f                  	// #31
  41005c:	mul	x8, x8, x9
  410060:	ldrb	w10, [sp, #7]
  410064:	mov	w9, w10
  410068:	add	x8, x8, x9
  41006c:	ldr	x9, [sp, #16]
  410070:	udiv	x11, x8, x9
  410074:	mul	x9, x11, x9
  410078:	subs	x8, x8, x9
  41007c:	str	x8, [sp, #8]
  410080:	ldr	x8, [sp, #24]
  410084:	add	x8, x8, #0x1
  410088:	str	x8, [sp, #24]
  41008c:	b	410044 <__fxstatat@plt+0xcf54>
  410090:	ldr	x0, [sp, #8]
  410094:	add	sp, sp, #0x20
  410098:	ret
  41009c:	sub	sp, sp, #0x10
  4100a0:	adrp	x8, 420000 <__fxstatat@plt+0x1cf10>
  4100a4:	add	x8, x8, #0xe30
  4100a8:	str	x0, [sp, #8]
  4100ac:	ldr	x9, [sp, #8]
  4100b0:	ldr	q0, [x8]
  4100b4:	str	q0, [x9]
  4100b8:	ldr	w10, [x8, #16]
  4100bc:	str	w10, [x9, #16]
  4100c0:	add	sp, sp, #0x10
  4100c4:	ret
  4100c8:	sub	sp, sp, #0x50
  4100cc:	stp	x29, x30, [sp, #64]
  4100d0:	add	x29, sp, #0x40
  4100d4:	stur	x0, [x29, #-16]
  4100d8:	stur	x1, [x29, #-24]
  4100dc:	str	x2, [sp, #32]
  4100e0:	str	x3, [sp, #24]
  4100e4:	str	x4, [sp, #16]
  4100e8:	ldr	x8, [sp, #32]
  4100ec:	cbnz	x8, 4100fc <__fxstatat@plt+0xd00c>
  4100f0:	adrp	x8, 410000 <__fxstatat@plt+0xcf10>
  4100f4:	add	x8, x8, #0x23c
  4100f8:	str	x8, [sp, #32]
  4100fc:	ldr	x8, [sp, #24]
  410100:	cbnz	x8, 410110 <__fxstatat@plt+0xd020>
  410104:	adrp	x8, 410000 <__fxstatat@plt+0xcf10>
  410108:	add	x8, x8, #0x284
  41010c:	str	x8, [sp, #24]
  410110:	mov	x0, #0x50                  	// #80
  410114:	bl	402b30 <malloc@plt>
  410118:	str	x0, [sp, #8]
  41011c:	ldr	x8, [sp, #8]
  410120:	cbnz	x8, 410130 <__fxstatat@plt+0xd040>
  410124:	mov	x8, xzr
  410128:	stur	x8, [x29, #-8]
  41012c:	b	41022c <__fxstatat@plt+0xd13c>
  410130:	ldur	x8, [x29, #-24]
  410134:	cbnz	x8, 410144 <__fxstatat@plt+0xd054>
  410138:	adrp	x8, 420000 <__fxstatat@plt+0x1cf10>
  41013c:	add	x8, x8, #0xe30
  410140:	stur	x8, [x29, #-24]
  410144:	ldur	x8, [x29, #-24]
  410148:	ldr	x9, [sp, #8]
  41014c:	str	x8, [x9, #40]
  410150:	ldr	x0, [sp, #8]
  410154:	bl	4102ac <__fxstatat@plt+0xd1bc>
  410158:	tbnz	w0, #0, 410160 <__fxstatat@plt+0xd070>
  41015c:	b	41021c <__fxstatat@plt+0xd12c>
  410160:	ldur	x0, [x29, #-16]
  410164:	ldur	x1, [x29, #-24]
  410168:	bl	41041c <__fxstatat@plt+0xd32c>
  41016c:	ldr	x8, [sp, #8]
  410170:	str	x0, [x8, #16]
  410174:	ldr	x8, [sp, #8]
  410178:	ldr	x8, [x8, #16]
  41017c:	cbnz	x8, 410184 <__fxstatat@plt+0xd094>
  410180:	b	41021c <__fxstatat@plt+0xd12c>
  410184:	ldr	x8, [sp, #8]
  410188:	ldr	x0, [x8, #16]
  41018c:	mov	x1, #0x10                  	// #16
  410190:	bl	402c30 <calloc@plt>
  410194:	ldr	x8, [sp, #8]
  410198:	str	x0, [x8]
  41019c:	ldr	x8, [sp, #8]
  4101a0:	ldr	x8, [x8]
  4101a4:	cbnz	x8, 4101ac <__fxstatat@plt+0xd0bc>
  4101a8:	b	41021c <__fxstatat@plt+0xd12c>
  4101ac:	ldr	x8, [sp, #8]
  4101b0:	ldr	x8, [x8]
  4101b4:	ldr	x9, [sp, #8]
  4101b8:	mov	x10, #0x10                  	// #16
  4101bc:	ldr	x9, [x9, #16]
  4101c0:	mul	x9, x10, x9
  4101c4:	add	x8, x8, x9
  4101c8:	ldr	x9, [sp, #8]
  4101cc:	str	x8, [x9, #8]
  4101d0:	ldr	x8, [sp, #8]
  4101d4:	mov	x9, xzr
  4101d8:	str	xzr, [x8, #24]
  4101dc:	ldr	x8, [sp, #8]
  4101e0:	str	xzr, [x8, #32]
  4101e4:	ldr	x8, [sp, #32]
  4101e8:	ldr	x10, [sp, #8]
  4101ec:	str	x8, [x10, #48]
  4101f0:	ldr	x8, [sp, #24]
  4101f4:	ldr	x10, [sp, #8]
  4101f8:	str	x8, [x10, #56]
  4101fc:	ldr	x8, [sp, #16]
  410200:	ldr	x10, [sp, #8]
  410204:	str	x8, [x10, #64]
  410208:	ldr	x8, [sp, #8]
  41020c:	str	x9, [x8, #72]
  410210:	ldr	x8, [sp, #8]
  410214:	stur	x8, [x29, #-8]
  410218:	b	41022c <__fxstatat@plt+0xd13c>
  41021c:	ldr	x0, [sp, #8]
  410220:	bl	402e10 <free@plt>
  410224:	mov	x8, xzr
  410228:	stur	x8, [x29, #-8]
  41022c:	ldur	x0, [x29, #-8]
  410230:	ldp	x29, x30, [sp, #64]
  410234:	add	sp, sp, #0x50
  410238:	ret
  41023c:	sub	sp, sp, #0x30
  410240:	stp	x29, x30, [sp, #32]
  410244:	add	x29, sp, #0x20
  410248:	mov	w8, #0x3                   	// #3
  41024c:	stur	x0, [x29, #-8]
  410250:	str	x1, [sp, #16]
  410254:	ldur	x0, [x29, #-8]
  410258:	mov	w1, w8
  41025c:	bl	41bda8 <__fxstatat@plt+0x18cb8>
  410260:	str	x0, [sp, #8]
  410264:	ldr	x9, [sp, #8]
  410268:	ldr	x10, [sp, #16]
  41026c:	udiv	x11, x9, x10
  410270:	mul	x10, x11, x10
  410274:	subs	x0, x9, x10
  410278:	ldp	x29, x30, [sp, #32]
  41027c:	add	sp, sp, #0x30
  410280:	ret
  410284:	sub	sp, sp, #0x10
  410288:	str	x0, [sp, #8]
  41028c:	str	x1, [sp]
  410290:	ldr	x8, [sp, #8]
  410294:	ldr	x9, [sp]
  410298:	cmp	x8, x9
  41029c:	cset	w10, eq  // eq = none
  4102a0:	and	w0, w10, #0x1
  4102a4:	add	sp, sp, #0x10
  4102a8:	ret
  4102ac:	sub	sp, sp, #0x20
  4102b0:	adrp	x8, 420000 <__fxstatat@plt+0x1cf10>
  4102b4:	add	x8, x8, #0xe30
  4102b8:	str	x0, [sp, #16]
  4102bc:	ldr	x9, [sp, #16]
  4102c0:	ldr	x9, [x9, #40]
  4102c4:	str	x9, [sp, #8]
  4102c8:	ldr	x9, [sp, #8]
  4102cc:	cmp	x9, x8
  4102d0:	b.ne	4102e4 <__fxstatat@plt+0xd1f4>  // b.any
  4102d4:	mov	w8, #0x1                   	// #1
  4102d8:	and	w8, w8, #0x1
  4102dc:	strb	w8, [sp, #31]
  4102e0:	b	41040c <__fxstatat@plt+0xd31c>
  4102e4:	mov	w8, #0xcccd                	// #52429
  4102e8:	movk	w8, #0x3dcc, lsl #16
  4102ec:	fmov	s0, w8
  4102f0:	str	s0, [sp, #4]
  4102f4:	ldr	s0, [sp, #4]
  4102f8:	ldr	x9, [sp, #8]
  4102fc:	ldr	s1, [x9, #8]
  410300:	fcmp	s0, s1
  410304:	cset	w8, mi  // mi = first
  410308:	tbnz	w8, #0, 410310 <__fxstatat@plt+0xd220>
  41030c:	b	4103f0 <__fxstatat@plt+0xd300>
  410310:	ldr	x8, [sp, #8]
  410314:	ldr	s0, [x8, #8]
  410318:	ldr	s1, [sp, #4]
  41031c:	fmov	s2, #1.000000000000000000e+00
  410320:	fsub	s1, s2, s1
  410324:	fcmp	s0, s1
  410328:	cset	w9, mi  // mi = first
  41032c:	tbnz	w9, #0, 410334 <__fxstatat@plt+0xd244>
  410330:	b	4103f0 <__fxstatat@plt+0xd300>
  410334:	ldr	s0, [sp, #4]
  410338:	fmov	s1, #1.000000000000000000e+00
  41033c:	fadd	s0, s1, s0
  410340:	ldr	x8, [sp, #8]
  410344:	ldr	s1, [x8, #12]
  410348:	fcmp	s0, s1
  41034c:	cset	w9, mi  // mi = first
  410350:	tbnz	w9, #0, 410358 <__fxstatat@plt+0xd268>
  410354:	b	4103f0 <__fxstatat@plt+0xd300>
  410358:	ldr	x8, [sp, #8]
  41035c:	ldr	s0, [x8]
  410360:	fmov	s1, wzr
  410364:	fcmp	s1, s0
  410368:	cset	w9, ls  // ls = plast
  41036c:	tbnz	w9, #0, 410374 <__fxstatat@plt+0xd284>
  410370:	b	4103f0 <__fxstatat@plt+0xd300>
  410374:	ldr	x8, [sp, #8]
  410378:	ldr	s0, [x8]
  41037c:	ldr	s1, [sp, #4]
  410380:	fadd	s0, s0, s1
  410384:	ldr	x8, [sp, #8]
  410388:	ldr	s1, [x8, #4]
  41038c:	fcmp	s0, s1
  410390:	cset	w9, mi  // mi = first
  410394:	tbnz	w9, #0, 41039c <__fxstatat@plt+0xd2ac>
  410398:	b	4103f0 <__fxstatat@plt+0xd300>
  41039c:	ldr	x8, [sp, #8]
  4103a0:	ldr	s0, [x8, #4]
  4103a4:	fmov	s1, #1.000000000000000000e+00
  4103a8:	fcmp	s0, s1
  4103ac:	cset	w9, ls  // ls = plast
  4103b0:	tbnz	w9, #0, 4103b8 <__fxstatat@plt+0xd2c8>
  4103b4:	b	4103f0 <__fxstatat@plt+0xd300>
  4103b8:	ldr	x8, [sp, #8]
  4103bc:	ldr	s0, [x8]
  4103c0:	ldr	s1, [sp, #4]
  4103c4:	fadd	s0, s0, s1
  4103c8:	ldr	x8, [sp, #8]
  4103cc:	ldr	s1, [x8, #8]
  4103d0:	fcmp	s0, s1
  4103d4:	cset	w9, mi  // mi = first
  4103d8:	tbnz	w9, #0, 4103e0 <__fxstatat@plt+0xd2f0>
  4103dc:	b	4103f0 <__fxstatat@plt+0xd300>
  4103e0:	mov	w8, #0x1                   	// #1
  4103e4:	and	w8, w8, #0x1
  4103e8:	strb	w8, [sp, #31]
  4103ec:	b	41040c <__fxstatat@plt+0xd31c>
  4103f0:	ldr	x8, [sp, #16]
  4103f4:	adrp	x9, 420000 <__fxstatat@plt+0x1cf10>
  4103f8:	add	x9, x9, #0xe30
  4103fc:	str	x9, [x8, #40]
  410400:	mov	w10, wzr
  410404:	and	w10, w10, #0x1
  410408:	strb	w10, [sp, #31]
  41040c:	ldrb	w8, [sp, #31]
  410410:	and	w0, w8, #0x1
  410414:	add	sp, sp, #0x20
  410418:	ret
  41041c:	sub	sp, sp, #0x30
  410420:	stp	x29, x30, [sp, #32]
  410424:	add	x29, sp, #0x20
  410428:	str	x0, [sp, #16]
  41042c:	str	x1, [sp, #8]
  410430:	ldr	x8, [sp, #8]
  410434:	ldrb	w9, [x8, #16]
  410438:	tbnz	w9, #0, 410484 <__fxstatat@plt+0xd394>
  41043c:	ldr	x8, [sp, #16]
  410440:	ucvtf	s0, x8
  410444:	ldr	x8, [sp, #8]
  410448:	ldr	s1, [x8, #8]
  41044c:	fdiv	s0, s0, s1
  410450:	str	s0, [sp, #4]
  410454:	ldr	s0, [sp, #4]
  410458:	mov	w9, #0x5f800000            	// #1602224128
  41045c:	fmov	s1, w9
  410460:	fcmp	s1, s0
  410464:	cset	w9, ls  // ls = plast
  410468:	tbnz	w9, #0, 410470 <__fxstatat@plt+0xd380>
  41046c:	b	410478 <__fxstatat@plt+0xd388>
  410470:	stur	xzr, [x29, #-8]
  410474:	b	4104b0 <__fxstatat@plt+0xd3c0>
  410478:	ldr	s0, [sp, #4]
  41047c:	fcvtzu	x8, s0
  410480:	str	x8, [sp, #16]
  410484:	ldr	x0, [sp, #16]
  410488:	bl	4111d8 <__fxstatat@plt+0xe0e8>
  41048c:	str	x0, [sp, #16]
  410490:	ldr	x8, [sp, #16]
  410494:	mov	x9, #0xfffffffffffffff     	// #1152921504606846975
  410498:	cmp	x9, x8
  41049c:	b.cs	4104a8 <__fxstatat@plt+0xd3b8>  // b.hs, b.nlast
  4104a0:	stur	xzr, [x29, #-8]
  4104a4:	b	4104b0 <__fxstatat@plt+0xd3c0>
  4104a8:	ldr	x8, [sp, #16]
  4104ac:	stur	x8, [x29, #-8]
  4104b0:	ldur	x0, [x29, #-8]
  4104b4:	ldp	x29, x30, [sp, #32]
  4104b8:	add	sp, sp, #0x30
  4104bc:	ret
  4104c0:	sub	sp, sp, #0x30
  4104c4:	stp	x29, x30, [sp, #32]
  4104c8:	add	x29, sp, #0x20
  4104cc:	stur	x0, [x29, #-8]
  4104d0:	ldur	x8, [x29, #-8]
  4104d4:	ldr	x8, [x8]
  4104d8:	str	x8, [sp, #16]
  4104dc:	ldr	x8, [sp, #16]
  4104e0:	ldur	x9, [x29, #-8]
  4104e4:	ldr	x9, [x9, #8]
  4104e8:	cmp	x8, x9
  4104ec:	b.cs	4105b4 <__fxstatat@plt+0xd4c4>  // b.hs, b.nlast
  4104f0:	ldr	x8, [sp, #16]
  4104f4:	ldr	x8, [x8]
  4104f8:	cbz	x8, 4105a4 <__fxstatat@plt+0xd4b4>
  4104fc:	ldr	x8, [sp, #16]
  410500:	ldr	x8, [x8, #8]
  410504:	str	x8, [sp, #8]
  410508:	ldr	x8, [sp, #8]
  41050c:	cbz	x8, 410570 <__fxstatat@plt+0xd480>
  410510:	ldur	x8, [x29, #-8]
  410514:	ldr	x8, [x8, #64]
  410518:	cbz	x8, 410530 <__fxstatat@plt+0xd440>
  41051c:	ldur	x8, [x29, #-8]
  410520:	ldr	x8, [x8, #64]
  410524:	ldr	x9, [sp, #8]
  410528:	ldr	x0, [x9]
  41052c:	blr	x8
  410530:	ldr	x8, [sp, #8]
  410534:	mov	x9, xzr
  410538:	str	x9, [x8]
  41053c:	ldr	x8, [sp, #8]
  410540:	ldr	x8, [x8, #8]
  410544:	str	x8, [sp]
  410548:	ldur	x8, [x29, #-8]
  41054c:	ldr	x8, [x8, #72]
  410550:	ldr	x9, [sp, #8]
  410554:	str	x8, [x9, #8]
  410558:	ldr	x8, [sp, #8]
  41055c:	ldur	x9, [x29, #-8]
  410560:	str	x8, [x9, #72]
  410564:	ldr	x8, [sp]
  410568:	str	x8, [sp, #8]
  41056c:	b	410508 <__fxstatat@plt+0xd418>
  410570:	ldur	x8, [x29, #-8]
  410574:	ldr	x8, [x8, #64]
  410578:	cbz	x8, 410590 <__fxstatat@plt+0xd4a0>
  41057c:	ldur	x8, [x29, #-8]
  410580:	ldr	x8, [x8, #64]
  410584:	ldr	x9, [sp, #16]
  410588:	ldr	x0, [x9]
  41058c:	blr	x8
  410590:	ldr	x8, [sp, #16]
  410594:	mov	x9, xzr
  410598:	str	x9, [x8]
  41059c:	ldr	x8, [sp, #16]
  4105a0:	str	x9, [x8, #8]
  4105a4:	ldr	x8, [sp, #16]
  4105a8:	add	x8, x8, #0x10
  4105ac:	str	x8, [sp, #16]
  4105b0:	b	4104dc <__fxstatat@plt+0xd3ec>
  4105b4:	ldur	x8, [x29, #-8]
  4105b8:	str	xzr, [x8, #24]
  4105bc:	ldur	x8, [x29, #-8]
  4105c0:	str	xzr, [x8, #32]
  4105c4:	ldp	x29, x30, [sp, #32]
  4105c8:	add	sp, sp, #0x30
  4105cc:	ret
  4105d0:	sub	sp, sp, #0x30
  4105d4:	stp	x29, x30, [sp, #32]
  4105d8:	add	x29, sp, #0x20
  4105dc:	stur	x0, [x29, #-8]
  4105e0:	ldur	x8, [x29, #-8]
  4105e4:	ldr	x8, [x8, #64]
  4105e8:	cbz	x8, 410668 <__fxstatat@plt+0xd578>
  4105ec:	ldur	x8, [x29, #-8]
  4105f0:	ldr	x8, [x8, #32]
  4105f4:	cbz	x8, 410668 <__fxstatat@plt+0xd578>
  4105f8:	ldur	x8, [x29, #-8]
  4105fc:	ldr	x8, [x8]
  410600:	str	x8, [sp, #16]
  410604:	ldr	x8, [sp, #16]
  410608:	ldur	x9, [x29, #-8]
  41060c:	ldr	x9, [x9, #8]
  410610:	cmp	x8, x9
  410614:	b.cs	410668 <__fxstatat@plt+0xd578>  // b.hs, b.nlast
  410618:	ldr	x8, [sp, #16]
  41061c:	ldr	x8, [x8]
  410620:	cbz	x8, 410658 <__fxstatat@plt+0xd568>
  410624:	ldr	x8, [sp, #16]
  410628:	str	x8, [sp, #8]
  41062c:	ldr	x8, [sp, #8]
  410630:	cbz	x8, 410658 <__fxstatat@plt+0xd568>
  410634:	ldur	x8, [x29, #-8]
  410638:	ldr	x8, [x8, #64]
  41063c:	ldr	x9, [sp, #8]
  410640:	ldr	x0, [x9]
  410644:	blr	x8
  410648:	ldr	x8, [sp, #8]
  41064c:	ldr	x8, [x8, #8]
  410650:	str	x8, [sp, #8]
  410654:	b	41062c <__fxstatat@plt+0xd53c>
  410658:	ldr	x8, [sp, #16]
  41065c:	add	x8, x8, #0x10
  410660:	str	x8, [sp, #16]
  410664:	b	410604 <__fxstatat@plt+0xd514>
  410668:	ldur	x8, [x29, #-8]
  41066c:	ldr	x8, [x8]
  410670:	str	x8, [sp, #16]
  410674:	ldr	x8, [sp, #16]
  410678:	ldur	x9, [x29, #-8]
  41067c:	ldr	x9, [x9, #8]
  410680:	cmp	x8, x9
  410684:	b.cs	4106cc <__fxstatat@plt+0xd5dc>  // b.hs, b.nlast
  410688:	ldr	x8, [sp, #16]
  41068c:	ldr	x8, [x8, #8]
  410690:	str	x8, [sp, #8]
  410694:	ldr	x8, [sp, #8]
  410698:	cbz	x8, 4106bc <__fxstatat@plt+0xd5cc>
  41069c:	ldr	x8, [sp, #8]
  4106a0:	ldr	x8, [x8, #8]
  4106a4:	str	x8, [sp]
  4106a8:	ldr	x0, [sp, #8]
  4106ac:	bl	402e10 <free@plt>
  4106b0:	ldr	x8, [sp]
  4106b4:	str	x8, [sp, #8]
  4106b8:	b	410694 <__fxstatat@plt+0xd5a4>
  4106bc:	ldr	x8, [sp, #16]
  4106c0:	add	x8, x8, #0x10
  4106c4:	str	x8, [sp, #16]
  4106c8:	b	410674 <__fxstatat@plt+0xd584>
  4106cc:	ldur	x8, [x29, #-8]
  4106d0:	ldr	x8, [x8, #72]
  4106d4:	str	x8, [sp, #8]
  4106d8:	ldr	x8, [sp, #8]
  4106dc:	cbz	x8, 410700 <__fxstatat@plt+0xd610>
  4106e0:	ldr	x8, [sp, #8]
  4106e4:	ldr	x8, [x8, #8]
  4106e8:	str	x8, [sp]
  4106ec:	ldr	x0, [sp, #8]
  4106f0:	bl	402e10 <free@plt>
  4106f4:	ldr	x8, [sp]
  4106f8:	str	x8, [sp, #8]
  4106fc:	b	4106d8 <__fxstatat@plt+0xd5e8>
  410700:	ldur	x8, [x29, #-8]
  410704:	ldr	x0, [x8]
  410708:	bl	402e10 <free@plt>
  41070c:	ldur	x0, [x29, #-8]
  410710:	bl	402e10 <free@plt>
  410714:	ldp	x29, x30, [sp, #32]
  410718:	add	sp, sp, #0x30
  41071c:	ret
  410720:	sub	sp, sp, #0x90
  410724:	stp	x29, x30, [sp, #128]
  410728:	add	x29, sp, #0x80
  41072c:	stur	x0, [x29, #-16]
  410730:	stur	x1, [x29, #-24]
  410734:	ldur	x0, [x29, #-24]
  410738:	ldur	x8, [x29, #-16]
  41073c:	ldr	x1, [x8, #40]
  410740:	bl	41041c <__fxstatat@plt+0xd32c>
  410744:	str	x0, [sp, #8]
  410748:	ldr	x8, [sp, #8]
  41074c:	cbnz	x8, 410760 <__fxstatat@plt+0xd670>
  410750:	mov	w8, wzr
  410754:	and	w8, w8, #0x1
  410758:	sturb	w8, [x29, #-1]
  41075c:	b	410930 <__fxstatat@plt+0xd840>
  410760:	ldr	x8, [sp, #8]
  410764:	ldur	x9, [x29, #-16]
  410768:	ldr	x9, [x9, #16]
  41076c:	cmp	x8, x9
  410770:	b.ne	410784 <__fxstatat@plt+0xd694>  // b.any
  410774:	mov	w8, #0x1                   	// #1
  410778:	and	w8, w8, #0x1
  41077c:	sturb	w8, [x29, #-1]
  410780:	b	410930 <__fxstatat@plt+0xd840>
  410784:	add	x8, sp, #0x18
  410788:	str	x8, [sp, #16]
  41078c:	ldr	x0, [sp, #8]
  410790:	mov	x1, #0x10                  	// #16
  410794:	bl	402c30 <calloc@plt>
  410798:	ldr	x8, [sp, #16]
  41079c:	str	x0, [x8]
  4107a0:	ldr	x8, [sp, #16]
  4107a4:	ldr	x8, [x8]
  4107a8:	cbnz	x8, 4107bc <__fxstatat@plt+0xd6cc>
  4107ac:	mov	w8, wzr
  4107b0:	and	w8, w8, #0x1
  4107b4:	sturb	w8, [x29, #-1]
  4107b8:	b	410930 <__fxstatat@plt+0xd840>
  4107bc:	ldr	x8, [sp, #8]
  4107c0:	ldr	x9, [sp, #16]
  4107c4:	mov	x10, #0x10                  	// #16
  4107c8:	str	x8, [x9, #16]
  4107cc:	ldr	x8, [sp, #16]
  4107d0:	ldr	x8, [x8]
  4107d4:	ldr	x9, [sp, #8]
  4107d8:	mul	x9, x10, x9
  4107dc:	add	x8, x8, x9
  4107e0:	ldr	x9, [sp, #16]
  4107e4:	str	x8, [x9, #8]
  4107e8:	ldr	x8, [sp, #16]
  4107ec:	str	xzr, [x8, #24]
  4107f0:	ldr	x8, [sp, #16]
  4107f4:	str	xzr, [x8, #32]
  4107f8:	ldur	x8, [x29, #-16]
  4107fc:	ldr	x8, [x8, #40]
  410800:	ldr	x9, [sp, #16]
  410804:	str	x8, [x9, #40]
  410808:	ldur	x8, [x29, #-16]
  41080c:	ldr	x8, [x8, #48]
  410810:	ldr	x9, [sp, #16]
  410814:	str	x8, [x9, #48]
  410818:	ldur	x8, [x29, #-16]
  41081c:	ldr	x8, [x8, #56]
  410820:	ldr	x9, [sp, #16]
  410824:	str	x8, [x9, #56]
  410828:	ldur	x8, [x29, #-16]
  41082c:	ldr	x8, [x8, #64]
  410830:	ldr	x9, [sp, #16]
  410834:	str	x8, [x9, #64]
  410838:	ldur	x8, [x29, #-16]
  41083c:	ldr	x8, [x8, #72]
  410840:	ldr	x9, [sp, #16]
  410844:	str	x8, [x9, #72]
  410848:	ldr	x0, [sp, #16]
  41084c:	ldur	x1, [x29, #-16]
  410850:	mov	w11, wzr
  410854:	and	w2, w11, #0x1
  410858:	bl	410944 <__fxstatat@plt+0xd854>
  41085c:	tbnz	w0, #0, 410864 <__fxstatat@plt+0xd774>
  410860:	b	4108d0 <__fxstatat@plt+0xd7e0>
  410864:	ldur	x8, [x29, #-16]
  410868:	ldr	x0, [x8]
  41086c:	bl	402e10 <free@plt>
  410870:	ldr	x8, [sp, #16]
  410874:	ldr	x8, [x8]
  410878:	ldur	x9, [x29, #-16]
  41087c:	str	x8, [x9]
  410880:	ldr	x8, [sp, #16]
  410884:	ldr	x8, [x8, #8]
  410888:	ldur	x9, [x29, #-16]
  41088c:	str	x8, [x9, #8]
  410890:	ldr	x8, [sp, #16]
  410894:	ldr	x8, [x8, #16]
  410898:	ldur	x9, [x29, #-16]
  41089c:	str	x8, [x9, #16]
  4108a0:	ldr	x8, [sp, #16]
  4108a4:	ldr	x8, [x8, #24]
  4108a8:	ldur	x9, [x29, #-16]
  4108ac:	str	x8, [x9, #24]
  4108b0:	ldr	x8, [sp, #16]
  4108b4:	ldr	x8, [x8, #72]
  4108b8:	ldur	x9, [x29, #-16]
  4108bc:	str	x8, [x9, #72]
  4108c0:	mov	w10, #0x1                   	// #1
  4108c4:	and	w10, w10, #0x1
  4108c8:	sturb	w10, [x29, #-1]
  4108cc:	b	410930 <__fxstatat@plt+0xd840>
  4108d0:	ldr	x8, [sp, #16]
  4108d4:	ldr	x8, [x8, #72]
  4108d8:	ldur	x9, [x29, #-16]
  4108dc:	str	x8, [x9, #72]
  4108e0:	ldur	x0, [x29, #-16]
  4108e4:	ldr	x1, [sp, #16]
  4108e8:	mov	w10, #0x1                   	// #1
  4108ec:	and	w2, w10, #0x1
  4108f0:	bl	410944 <__fxstatat@plt+0xd854>
  4108f4:	tbnz	w0, #0, 4108fc <__fxstatat@plt+0xd80c>
  4108f8:	b	410914 <__fxstatat@plt+0xd824>
  4108fc:	ldur	x0, [x29, #-16]
  410900:	ldr	x1, [sp, #16]
  410904:	mov	w8, wzr
  410908:	and	w2, w8, #0x1
  41090c:	bl	410944 <__fxstatat@plt+0xd854>
  410910:	tbnz	w0, #0, 410918 <__fxstatat@plt+0xd828>
  410914:	bl	402d00 <abort@plt>
  410918:	ldr	x8, [sp, #16]
  41091c:	ldr	x0, [x8]
  410920:	bl	402e10 <free@plt>
  410924:	mov	w9, wzr
  410928:	and	w9, w9, #0x1
  41092c:	sturb	w9, [x29, #-1]
  410930:	ldurb	w8, [x29, #-1]
  410934:	and	w0, w8, #0x1
  410938:	ldp	x29, x30, [sp, #128]
  41093c:	add	sp, sp, #0x90
  410940:	ret
  410944:	sub	sp, sp, #0x60
  410948:	stp	x29, x30, [sp, #80]
  41094c:	add	x29, sp, #0x50
  410950:	stur	x0, [x29, #-16]
  410954:	stur	x1, [x29, #-24]
  410958:	and	w8, w2, #0x1
  41095c:	sturb	w8, [x29, #-25]
  410960:	ldur	x9, [x29, #-24]
  410964:	ldr	x9, [x9]
  410968:	str	x9, [sp, #40]
  41096c:	ldr	x8, [sp, #40]
  410970:	ldur	x9, [x29, #-24]
  410974:	ldr	x9, [x9, #8]
  410978:	cmp	x8, x9
  41097c:	b.cs	410b04 <__fxstatat@plt+0xda14>  // b.hs, b.nlast
  410980:	ldr	x8, [sp, #40]
  410984:	ldr	x8, [x8]
  410988:	cbz	x8, 410af4 <__fxstatat@plt+0xda04>
  41098c:	ldr	x8, [sp, #40]
  410990:	ldr	x8, [x8, #8]
  410994:	str	x8, [sp, #32]
  410998:	ldr	x8, [sp, #32]
  41099c:	cbz	x8, 410a28 <__fxstatat@plt+0xd938>
  4109a0:	ldr	x8, [sp, #32]
  4109a4:	ldr	x8, [x8]
  4109a8:	str	x8, [sp, #16]
  4109ac:	ldur	x0, [x29, #-16]
  4109b0:	ldr	x1, [sp, #16]
  4109b4:	bl	40fcf0 <__fxstatat@plt+0xcc00>
  4109b8:	str	x0, [sp, #8]
  4109bc:	ldr	x8, [sp, #32]
  4109c0:	ldr	x8, [x8, #8]
  4109c4:	str	x8, [sp, #24]
  4109c8:	ldr	x8, [sp, #8]
  4109cc:	ldr	x8, [x8]
  4109d0:	cbz	x8, 4109f4 <__fxstatat@plt+0xd904>
  4109d4:	ldr	x8, [sp, #8]
  4109d8:	ldr	x8, [x8, #8]
  4109dc:	ldr	x9, [sp, #32]
  4109e0:	str	x8, [x9, #8]
  4109e4:	ldr	x8, [sp, #32]
  4109e8:	ldr	x9, [sp, #8]
  4109ec:	str	x8, [x9, #8]
  4109f0:	b	410a1c <__fxstatat@plt+0xd92c>
  4109f4:	ldr	x8, [sp, #16]
  4109f8:	ldr	x9, [sp, #8]
  4109fc:	str	x8, [x9]
  410a00:	ldur	x8, [x29, #-16]
  410a04:	ldr	x9, [x8, #24]
  410a08:	add	x9, x9, #0x1
  410a0c:	str	x9, [x8, #24]
  410a10:	ldur	x0, [x29, #-16]
  410a14:	ldr	x1, [sp, #32]
  410a18:	bl	41132c <__fxstatat@plt+0xe23c>
  410a1c:	ldr	x8, [sp, #24]
  410a20:	str	x8, [sp, #32]
  410a24:	b	410998 <__fxstatat@plt+0xd8a8>
  410a28:	ldr	x8, [sp, #40]
  410a2c:	ldr	x8, [x8]
  410a30:	str	x8, [sp, #16]
  410a34:	ldr	x8, [sp, #40]
  410a38:	mov	x9, xzr
  410a3c:	str	x9, [x8, #8]
  410a40:	ldurb	w10, [x29, #-25]
  410a44:	tbnz	w10, #0, 410a4c <__fxstatat@plt+0xd95c>
  410a48:	b	410a50 <__fxstatat@plt+0xd960>
  410a4c:	b	410af4 <__fxstatat@plt+0xda04>
  410a50:	ldur	x0, [x29, #-16]
  410a54:	ldr	x1, [sp, #16]
  410a58:	bl	40fcf0 <__fxstatat@plt+0xcc00>
  410a5c:	str	x0, [sp, #8]
  410a60:	ldr	x8, [sp, #8]
  410a64:	ldr	x8, [x8]
  410a68:	cbz	x8, 410abc <__fxstatat@plt+0xd9cc>
  410a6c:	ldur	x0, [x29, #-16]
  410a70:	bl	410f3c <__fxstatat@plt+0xde4c>
  410a74:	str	x0, [sp]
  410a78:	ldr	x8, [sp]
  410a7c:	cbnz	x8, 410a90 <__fxstatat@plt+0xd9a0>
  410a80:	mov	w8, wzr
  410a84:	and	w8, w8, #0x1
  410a88:	sturb	w8, [x29, #-1]
  410a8c:	b	410b10 <__fxstatat@plt+0xda20>
  410a90:	ldr	x8, [sp, #16]
  410a94:	ldr	x9, [sp]
  410a98:	str	x8, [x9]
  410a9c:	ldr	x8, [sp, #8]
  410aa0:	ldr	x8, [x8, #8]
  410aa4:	ldr	x9, [sp]
  410aa8:	str	x8, [x9, #8]
  410aac:	ldr	x8, [sp]
  410ab0:	ldr	x9, [sp, #8]
  410ab4:	str	x8, [x9, #8]
  410ab8:	b	410ad8 <__fxstatat@plt+0xd9e8>
  410abc:	ldr	x8, [sp, #16]
  410ac0:	ldr	x9, [sp, #8]
  410ac4:	str	x8, [x9]
  410ac8:	ldur	x8, [x29, #-16]
  410acc:	ldr	x9, [x8, #24]
  410ad0:	add	x9, x9, #0x1
  410ad4:	str	x9, [x8, #24]
  410ad8:	ldr	x8, [sp, #40]
  410adc:	mov	x9, xzr
  410ae0:	str	x9, [x8]
  410ae4:	ldur	x8, [x29, #-24]
  410ae8:	ldr	x9, [x8, #24]
  410aec:	subs	x9, x9, #0x1
  410af0:	str	x9, [x8, #24]
  410af4:	ldr	x8, [sp, #40]
  410af8:	add	x8, x8, #0x10
  410afc:	str	x8, [sp, #40]
  410b00:	b	41096c <__fxstatat@plt+0xd87c>
  410b04:	mov	w8, #0x1                   	// #1
  410b08:	and	w8, w8, #0x1
  410b0c:	sturb	w8, [x29, #-1]
  410b10:	ldurb	w8, [x29, #-1]
  410b14:	and	w0, w8, #0x1
  410b18:	ldp	x29, x30, [sp, #80]
  410b1c:	add	sp, sp, #0x60
  410b20:	ret
  410b24:	sub	sp, sp, #0x60
  410b28:	stp	x29, x30, [sp, #80]
  410b2c:	add	x29, sp, #0x50
  410b30:	stur	x0, [x29, #-16]
  410b34:	stur	x1, [x29, #-24]
  410b38:	stur	x2, [x29, #-32]
  410b3c:	ldur	x8, [x29, #-24]
  410b40:	cbnz	x8, 410b48 <__fxstatat@plt+0xda58>
  410b44:	bl	402d00 <abort@plt>
  410b48:	ldur	x0, [x29, #-16]
  410b4c:	ldur	x1, [x29, #-24]
  410b50:	add	x2, sp, #0x20
  410b54:	mov	w8, wzr
  410b58:	and	w3, w8, #0x1
  410b5c:	bl	410d84 <__fxstatat@plt+0xdc94>
  410b60:	str	x0, [sp, #40]
  410b64:	cbz	x0, 410b84 <__fxstatat@plt+0xda94>
  410b68:	ldur	x8, [x29, #-32]
  410b6c:	cbz	x8, 410b7c <__fxstatat@plt+0xda8c>
  410b70:	ldr	x8, [sp, #40]
  410b74:	ldur	x9, [x29, #-32]
  410b78:	str	x8, [x9]
  410b7c:	stur	wzr, [x29, #-4]
  410b80:	b	410d74 <__fxstatat@plt+0xdc84>
  410b84:	ldur	x8, [x29, #-16]
  410b88:	ldr	x8, [x8, #24]
  410b8c:	ucvtf	s0, x8
  410b90:	ldur	x8, [x29, #-16]
  410b94:	ldr	x8, [x8, #40]
  410b98:	ldr	s1, [x8, #8]
  410b9c:	ldur	x8, [x29, #-16]
  410ba0:	ldr	x8, [x8, #16]
  410ba4:	ucvtf	s2, x8
  410ba8:	fmul	s1, s1, s2
  410bac:	fcmp	s0, s1
  410bb0:	cset	w9, gt
  410bb4:	tbnz	w9, #0, 410bbc <__fxstatat@plt+0xdacc>
  410bb8:	b	410cd0 <__fxstatat@plt+0xdbe0>
  410bbc:	ldur	x0, [x29, #-16]
  410bc0:	bl	4102ac <__fxstatat@plt+0xd1bc>
  410bc4:	ldur	x8, [x29, #-16]
  410bc8:	ldr	x8, [x8, #24]
  410bcc:	ucvtf	s0, x8
  410bd0:	ldur	x8, [x29, #-16]
  410bd4:	ldr	x8, [x8, #40]
  410bd8:	ldr	s1, [x8, #8]
  410bdc:	ldur	x8, [x29, #-16]
  410be0:	ldr	x8, [x8, #16]
  410be4:	ucvtf	s2, x8
  410be8:	fmul	s1, s1, s2
  410bec:	fcmp	s0, s1
  410bf0:	cset	w9, gt
  410bf4:	tbnz	w9, #0, 410bfc <__fxstatat@plt+0xdb0c>
  410bf8:	b	410cd0 <__fxstatat@plt+0xdbe0>
  410bfc:	ldur	x8, [x29, #-16]
  410c00:	ldr	x8, [x8, #40]
  410c04:	str	x8, [sp, #24]
  410c08:	ldr	x8, [sp, #24]
  410c0c:	ldrb	w9, [x8, #16]
  410c10:	tbnz	w9, #0, 410c18 <__fxstatat@plt+0xdb28>
  410c14:	b	410c38 <__fxstatat@plt+0xdb48>
  410c18:	ldur	x8, [x29, #-16]
  410c1c:	ldr	x8, [x8, #16]
  410c20:	ucvtf	s0, x8
  410c24:	ldr	x8, [sp, #24]
  410c28:	ldr	s1, [x8, #12]
  410c2c:	fmul	s0, s0, s1
  410c30:	str	s0, [sp, #4]
  410c34:	b	410c60 <__fxstatat@plt+0xdb70>
  410c38:	ldur	x8, [x29, #-16]
  410c3c:	ldr	x8, [x8, #16]
  410c40:	ucvtf	s0, x8
  410c44:	ldr	x8, [sp, #24]
  410c48:	ldr	s1, [x8, #12]
  410c4c:	fmul	s0, s0, s1
  410c50:	ldr	x8, [sp, #24]
  410c54:	ldr	s1, [x8, #8]
  410c58:	fmul	s0, s0, s1
  410c5c:	str	s0, [sp, #4]
  410c60:	ldr	s0, [sp, #4]
  410c64:	str	s0, [sp, #20]
  410c68:	ldr	s0, [sp, #20]
  410c6c:	mov	w8, #0x5f800000            	// #1602224128
  410c70:	fmov	s1, w8
  410c74:	fcmp	s1, s0
  410c78:	cset	w8, ls  // ls = plast
  410c7c:	tbnz	w8, #0, 410c84 <__fxstatat@plt+0xdb94>
  410c80:	b	410c90 <__fxstatat@plt+0xdba0>
  410c84:	mov	w8, #0xffffffff            	// #-1
  410c88:	stur	w8, [x29, #-4]
  410c8c:	b	410d74 <__fxstatat@plt+0xdc84>
  410c90:	ldur	x0, [x29, #-16]
  410c94:	ldr	s0, [sp, #20]
  410c98:	fcvtzu	x1, s0
  410c9c:	bl	410720 <__fxstatat@plt+0xd630>
  410ca0:	tbnz	w0, #0, 410cb0 <__fxstatat@plt+0xdbc0>
  410ca4:	mov	w8, #0xffffffff            	// #-1
  410ca8:	stur	w8, [x29, #-4]
  410cac:	b	410d74 <__fxstatat@plt+0xdc84>
  410cb0:	ldur	x0, [x29, #-16]
  410cb4:	ldur	x1, [x29, #-24]
  410cb8:	add	x2, sp, #0x20
  410cbc:	mov	w8, wzr
  410cc0:	and	w3, w8, #0x1
  410cc4:	bl	410d84 <__fxstatat@plt+0xdc94>
  410cc8:	cbz	x0, 410cd0 <__fxstatat@plt+0xdbe0>
  410ccc:	bl	402d00 <abort@plt>
  410cd0:	ldr	x8, [sp, #32]
  410cd4:	ldr	x8, [x8]
  410cd8:	cbz	x8, 410d40 <__fxstatat@plt+0xdc50>
  410cdc:	ldur	x0, [x29, #-16]
  410ce0:	bl	410f3c <__fxstatat@plt+0xde4c>
  410ce4:	str	x0, [sp, #8]
  410ce8:	ldr	x8, [sp, #8]
  410cec:	cbnz	x8, 410cfc <__fxstatat@plt+0xdc0c>
  410cf0:	mov	w8, #0xffffffff            	// #-1
  410cf4:	stur	w8, [x29, #-4]
  410cf8:	b	410d74 <__fxstatat@plt+0xdc84>
  410cfc:	ldur	x8, [x29, #-24]
  410d00:	ldr	x9, [sp, #8]
  410d04:	str	x8, [x9]
  410d08:	ldr	x8, [sp, #32]
  410d0c:	ldr	x8, [x8, #8]
  410d10:	ldr	x9, [sp, #8]
  410d14:	str	x8, [x9, #8]
  410d18:	ldr	x8, [sp, #8]
  410d1c:	ldr	x9, [sp, #32]
  410d20:	str	x8, [x9, #8]
  410d24:	ldur	x8, [x29, #-16]
  410d28:	ldr	x9, [x8, #32]
  410d2c:	add	x9, x9, #0x1
  410d30:	str	x9, [x8, #32]
  410d34:	mov	w10, #0x1                   	// #1
  410d38:	stur	w10, [x29, #-4]
  410d3c:	b	410d74 <__fxstatat@plt+0xdc84>
  410d40:	ldur	x8, [x29, #-24]
  410d44:	ldr	x9, [sp, #32]
  410d48:	str	x8, [x9]
  410d4c:	ldur	x8, [x29, #-16]
  410d50:	ldr	x9, [x8, #32]
  410d54:	add	x9, x9, #0x1
  410d58:	str	x9, [x8, #32]
  410d5c:	ldur	x8, [x29, #-16]
  410d60:	ldr	x9, [x8, #24]
  410d64:	add	x9, x9, #0x1
  410d68:	str	x9, [x8, #24]
  410d6c:	mov	w10, #0x1                   	// #1
  410d70:	stur	w10, [x29, #-4]
  410d74:	ldur	w0, [x29, #-4]
  410d78:	ldp	x29, x30, [sp, #80]
  410d7c:	add	sp, sp, #0x60
  410d80:	ret
  410d84:	sub	sp, sp, #0x70
  410d88:	stp	x29, x30, [sp, #96]
  410d8c:	add	x29, sp, #0x60
  410d90:	stur	x0, [x29, #-16]
  410d94:	stur	x1, [x29, #-24]
  410d98:	stur	x2, [x29, #-32]
  410d9c:	and	w8, w3, #0x1
  410da0:	sturb	w8, [x29, #-33]
  410da4:	ldur	x0, [x29, #-16]
  410da8:	ldur	x1, [x29, #-24]
  410dac:	bl	40fcf0 <__fxstatat@plt+0xcc00>
  410db0:	str	x0, [sp, #48]
  410db4:	ldr	x9, [sp, #48]
  410db8:	ldur	x10, [x29, #-32]
  410dbc:	str	x9, [x10]
  410dc0:	ldr	x9, [sp, #48]
  410dc4:	ldr	x9, [x9]
  410dc8:	cbnz	x9, 410dd8 <__fxstatat@plt+0xdce8>
  410dcc:	mov	x8, xzr
  410dd0:	stur	x8, [x29, #-8]
  410dd4:	b	410f2c <__fxstatat@plt+0xde3c>
  410dd8:	ldur	x8, [x29, #-24]
  410ddc:	ldr	x9, [sp, #48]
  410de0:	ldr	x9, [x9]
  410de4:	cmp	x8, x9
  410de8:	b.eq	410e0c <__fxstatat@plt+0xdd1c>  // b.none
  410dec:	ldur	x8, [x29, #-16]
  410df0:	ldr	x8, [x8, #56]
  410df4:	ldur	x0, [x29, #-24]
  410df8:	ldr	x9, [sp, #48]
  410dfc:	ldr	x1, [x9]
  410e00:	blr	x8
  410e04:	tbnz	w0, #0, 410e0c <__fxstatat@plt+0xdd1c>
  410e08:	b	410e74 <__fxstatat@plt+0xdd84>
  410e0c:	ldr	x8, [sp, #48]
  410e10:	ldr	x8, [x8]
  410e14:	str	x8, [sp, #32]
  410e18:	ldurb	w9, [x29, #-33]
  410e1c:	tbnz	w9, #0, 410e24 <__fxstatat@plt+0xdd34>
  410e20:	b	410e68 <__fxstatat@plt+0xdd78>
  410e24:	ldr	x8, [sp, #48]
  410e28:	ldr	x8, [x8, #8]
  410e2c:	cbz	x8, 410e5c <__fxstatat@plt+0xdd6c>
  410e30:	ldr	x8, [sp, #48]
  410e34:	ldr	x8, [x8, #8]
  410e38:	str	x8, [sp, #24]
  410e3c:	ldr	x8, [sp, #48]
  410e40:	ldr	x9, [sp, #24]
  410e44:	ldr	q0, [x9]
  410e48:	str	q0, [x8]
  410e4c:	ldur	x0, [x29, #-16]
  410e50:	ldr	x1, [sp, #24]
  410e54:	bl	41132c <__fxstatat@plt+0xe23c>
  410e58:	b	410e68 <__fxstatat@plt+0xdd78>
  410e5c:	ldr	x8, [sp, #48]
  410e60:	mov	x9, xzr
  410e64:	str	x9, [x8]
  410e68:	ldr	x8, [sp, #32]
  410e6c:	stur	x8, [x29, #-8]
  410e70:	b	410f2c <__fxstatat@plt+0xde3c>
  410e74:	ldr	x8, [sp, #48]
  410e78:	str	x8, [sp, #40]
  410e7c:	ldr	x8, [sp, #40]
  410e80:	ldr	x8, [x8, #8]
  410e84:	cbz	x8, 410f24 <__fxstatat@plt+0xde34>
  410e88:	ldur	x8, [x29, #-24]
  410e8c:	ldr	x9, [sp, #40]
  410e90:	ldr	x9, [x9, #8]
  410e94:	ldr	x9, [x9]
  410e98:	cmp	x8, x9
  410e9c:	b.eq	410ec4 <__fxstatat@plt+0xddd4>  // b.none
  410ea0:	ldur	x8, [x29, #-16]
  410ea4:	ldr	x8, [x8, #56]
  410ea8:	ldur	x0, [x29, #-24]
  410eac:	ldr	x9, [sp, #40]
  410eb0:	ldr	x9, [x9, #8]
  410eb4:	ldr	x1, [x9]
  410eb8:	blr	x8
  410ebc:	tbnz	w0, #0, 410ec4 <__fxstatat@plt+0xddd4>
  410ec0:	b	410f14 <__fxstatat@plt+0xde24>
  410ec4:	ldr	x8, [sp, #40]
  410ec8:	ldr	x8, [x8, #8]
  410ecc:	ldr	x8, [x8]
  410ed0:	str	x8, [sp, #16]
  410ed4:	ldurb	w9, [x29, #-33]
  410ed8:	tbnz	w9, #0, 410ee0 <__fxstatat@plt+0xddf0>
  410edc:	b	410f08 <__fxstatat@plt+0xde18>
  410ee0:	ldr	x8, [sp, #40]
  410ee4:	ldr	x8, [x8, #8]
  410ee8:	str	x8, [sp, #8]
  410eec:	ldr	x8, [sp, #8]
  410ef0:	ldr	x8, [x8, #8]
  410ef4:	ldr	x9, [sp, #40]
  410ef8:	str	x8, [x9, #8]
  410efc:	ldur	x0, [x29, #-16]
  410f00:	ldr	x1, [sp, #8]
  410f04:	bl	41132c <__fxstatat@plt+0xe23c>
  410f08:	ldr	x8, [sp, #16]
  410f0c:	stur	x8, [x29, #-8]
  410f10:	b	410f2c <__fxstatat@plt+0xde3c>
  410f14:	ldr	x8, [sp, #40]
  410f18:	ldr	x8, [x8, #8]
  410f1c:	str	x8, [sp, #40]
  410f20:	b	410e7c <__fxstatat@plt+0xdd8c>
  410f24:	mov	x8, xzr
  410f28:	stur	x8, [x29, #-8]
  410f2c:	ldur	x0, [x29, #-8]
  410f30:	ldp	x29, x30, [sp, #96]
  410f34:	add	sp, sp, #0x70
  410f38:	ret
  410f3c:	sub	sp, sp, #0x20
  410f40:	stp	x29, x30, [sp, #16]
  410f44:	add	x29, sp, #0x10
  410f48:	str	x0, [sp, #8]
  410f4c:	ldr	x8, [sp, #8]
  410f50:	ldr	x8, [x8, #72]
  410f54:	cbz	x8, 410f78 <__fxstatat@plt+0xde88>
  410f58:	ldr	x8, [sp, #8]
  410f5c:	ldr	x8, [x8, #72]
  410f60:	str	x8, [sp]
  410f64:	ldr	x8, [sp]
  410f68:	ldr	x8, [x8, #8]
  410f6c:	ldr	x9, [sp, #8]
  410f70:	str	x8, [x9, #72]
  410f74:	b	410f84 <__fxstatat@plt+0xde94>
  410f78:	mov	x0, #0x10                  	// #16
  410f7c:	bl	402b30 <malloc@plt>
  410f80:	str	x0, [sp]
  410f84:	ldr	x0, [sp]
  410f88:	ldp	x29, x30, [sp, #16]
  410f8c:	add	sp, sp, #0x20
  410f90:	ret
  410f94:	sub	sp, sp, #0x40
  410f98:	stp	x29, x30, [sp, #48]
  410f9c:	add	x29, sp, #0x30
  410fa0:	mov	w8, #0xffffffff            	// #-1
  410fa4:	add	x2, sp, #0x18
  410fa8:	stur	x0, [x29, #-8]
  410fac:	stur	x1, [x29, #-16]
  410fb0:	ldur	x0, [x29, #-8]
  410fb4:	ldur	x1, [x29, #-16]
  410fb8:	str	w8, [sp, #16]
  410fbc:	bl	410b24 <__fxstatat@plt+0xda34>
  410fc0:	str	w0, [sp, #20]
  410fc4:	ldr	w8, [sp, #20]
  410fc8:	ldr	w9, [sp, #16]
  410fcc:	cmp	w8, w9
  410fd0:	b.ne	410fe0 <__fxstatat@plt+0xdef0>  // b.any
  410fd4:	mov	x8, xzr
  410fd8:	str	x8, [sp, #8]
  410fdc:	b	411004 <__fxstatat@plt+0xdf14>
  410fe0:	ldr	w8, [sp, #20]
  410fe4:	cbnz	w8, 410ff4 <__fxstatat@plt+0xdf04>
  410fe8:	ldr	x8, [sp, #24]
  410fec:	str	x8, [sp]
  410ff0:	b	410ffc <__fxstatat@plt+0xdf0c>
  410ff4:	ldur	x8, [x29, #-16]
  410ff8:	str	x8, [sp]
  410ffc:	ldr	x8, [sp]
  411000:	str	x8, [sp, #8]
  411004:	ldr	x8, [sp, #8]
  411008:	mov	x0, x8
  41100c:	ldp	x29, x30, [sp, #48]
  411010:	add	sp, sp, #0x40
  411014:	ret
  411018:	sub	sp, sp, #0x60
  41101c:	stp	x29, x30, [sp, #80]
  411020:	add	x29, sp, #0x50
  411024:	add	x2, sp, #0x28
  411028:	stur	x0, [x29, #-16]
  41102c:	stur	x1, [x29, #-24]
  411030:	ldur	x0, [x29, #-16]
  411034:	ldur	x1, [x29, #-24]
  411038:	mov	w8, #0x1                   	// #1
  41103c:	and	w3, w8, #0x1
  411040:	bl	410d84 <__fxstatat@plt+0xdc94>
  411044:	stur	x0, [x29, #-32]
  411048:	ldur	x9, [x29, #-32]
  41104c:	cbnz	x9, 41105c <__fxstatat@plt+0xdf6c>
  411050:	mov	x8, xzr
  411054:	stur	x8, [x29, #-8]
  411058:	b	4111c8 <__fxstatat@plt+0xe0d8>
  41105c:	ldur	x8, [x29, #-16]
  411060:	ldr	x9, [x8, #32]
  411064:	subs	x9, x9, #0x1
  411068:	str	x9, [x8, #32]
  41106c:	ldr	x8, [sp, #40]
  411070:	ldr	x8, [x8]
  411074:	cbnz	x8, 4111c0 <__fxstatat@plt+0xe0d0>
  411078:	ldur	x8, [x29, #-16]
  41107c:	ldr	x9, [x8, #24]
  411080:	subs	x9, x9, #0x1
  411084:	str	x9, [x8, #24]
  411088:	ldur	x8, [x29, #-16]
  41108c:	ldr	x8, [x8, #24]
  411090:	ucvtf	s0, x8
  411094:	ldur	x8, [x29, #-16]
  411098:	ldr	x8, [x8, #40]
  41109c:	ldr	s1, [x8]
  4110a0:	ldur	x8, [x29, #-16]
  4110a4:	ldr	x8, [x8, #16]
  4110a8:	ucvtf	s2, x8
  4110ac:	fmul	s1, s1, s2
  4110b0:	fcmp	s0, s1
  4110b4:	cset	w10, mi  // mi = first
  4110b8:	tbnz	w10, #0, 4110c0 <__fxstatat@plt+0xdfd0>
  4110bc:	b	4111c0 <__fxstatat@plt+0xe0d0>
  4110c0:	ldur	x0, [x29, #-16]
  4110c4:	bl	4102ac <__fxstatat@plt+0xd1bc>
  4110c8:	ldur	x8, [x29, #-16]
  4110cc:	ldr	x8, [x8, #24]
  4110d0:	ucvtf	s0, x8
  4110d4:	ldur	x8, [x29, #-16]
  4110d8:	ldr	x8, [x8, #40]
  4110dc:	ldr	s1, [x8]
  4110e0:	ldur	x8, [x29, #-16]
  4110e4:	ldr	x8, [x8, #16]
  4110e8:	ucvtf	s2, x8
  4110ec:	fmul	s1, s1, s2
  4110f0:	fcmp	s0, s1
  4110f4:	cset	w9, mi  // mi = first
  4110f8:	tbnz	w9, #0, 411100 <__fxstatat@plt+0xe010>
  4110fc:	b	4111c0 <__fxstatat@plt+0xe0d0>
  411100:	ldur	x8, [x29, #-16]
  411104:	ldr	x8, [x8, #40]
  411108:	str	x8, [sp, #32]
  41110c:	ldr	x8, [sp, #32]
  411110:	ldrb	w9, [x8, #16]
  411114:	tbnz	w9, #0, 41111c <__fxstatat@plt+0xe02c>
  411118:	b	41113c <__fxstatat@plt+0xe04c>
  41111c:	ldur	x8, [x29, #-16]
  411120:	ldr	x8, [x8, #16]
  411124:	ucvtf	s0, x8
  411128:	ldr	x8, [sp, #32]
  41112c:	ldr	s1, [x8, #4]
  411130:	fmul	s0, s0, s1
  411134:	str	s0, [sp, #4]
  411138:	b	411164 <__fxstatat@plt+0xe074>
  41113c:	ldur	x8, [x29, #-16]
  411140:	ldr	x8, [x8, #16]
  411144:	ucvtf	s0, x8
  411148:	ldr	x8, [sp, #32]
  41114c:	ldr	s1, [x8, #4]
  411150:	fmul	s0, s0, s1
  411154:	ldr	x8, [sp, #32]
  411158:	ldr	s1, [x8, #8]
  41115c:	fmul	s0, s0, s1
  411160:	str	s0, [sp, #4]
  411164:	ldr	s0, [sp, #4]
  411168:	fcvtzu	x8, s0
  41116c:	str	x8, [sp, #24]
  411170:	ldur	x0, [x29, #-16]
  411174:	ldr	x1, [sp, #24]
  411178:	bl	410720 <__fxstatat@plt+0xd630>
  41117c:	tbnz	w0, #0, 4111c0 <__fxstatat@plt+0xe0d0>
  411180:	ldur	x8, [x29, #-16]
  411184:	ldr	x8, [x8, #72]
  411188:	str	x8, [sp, #16]
  41118c:	ldr	x8, [sp, #16]
  411190:	cbz	x8, 4111b4 <__fxstatat@plt+0xe0c4>
  411194:	ldr	x8, [sp, #16]
  411198:	ldr	x8, [x8, #8]
  41119c:	str	x8, [sp, #8]
  4111a0:	ldr	x0, [sp, #16]
  4111a4:	bl	402e10 <free@plt>
  4111a8:	ldr	x8, [sp, #8]
  4111ac:	str	x8, [sp, #16]
  4111b0:	b	41118c <__fxstatat@plt+0xe09c>
  4111b4:	ldur	x8, [x29, #-16]
  4111b8:	mov	x9, xzr
  4111bc:	str	x9, [x8, #72]
  4111c0:	ldur	x8, [x29, #-32]
  4111c4:	stur	x8, [x29, #-8]
  4111c8:	ldur	x0, [x29, #-8]
  4111cc:	ldp	x29, x30, [sp, #80]
  4111d0:	add	sp, sp, #0x60
  4111d4:	ret
  4111d8:	sub	sp, sp, #0x20
  4111dc:	stp	x29, x30, [sp, #16]
  4111e0:	add	x29, sp, #0x10
  4111e4:	str	x0, [sp, #8]
  4111e8:	ldr	x8, [sp, #8]
  4111ec:	cmp	x8, #0xa
  4111f0:	b.cs	4111fc <__fxstatat@plt+0xe10c>  // b.hs, b.nlast
  4111f4:	mov	x8, #0xa                   	// #10
  4111f8:	str	x8, [sp, #8]
  4111fc:	ldr	x8, [sp, #8]
  411200:	orr	x8, x8, #0x1
  411204:	str	x8, [sp, #8]
  411208:	ldr	x8, [sp, #8]
  41120c:	mov	x9, #0xffffffffffffffff    	// #-1
  411210:	mov	w10, #0x0                   	// #0
  411214:	cmp	x9, x8
  411218:	str	w10, [sp, #4]
  41121c:	b.eq	411230 <__fxstatat@plt+0xe140>  // b.none
  411220:	ldr	x0, [sp, #8]
  411224:	bl	41125c <__fxstatat@plt+0xe16c>
  411228:	eor	w8, w0, #0x1
  41122c:	str	w8, [sp, #4]
  411230:	ldr	w8, [sp, #4]
  411234:	tbnz	w8, #0, 41123c <__fxstatat@plt+0xe14c>
  411238:	b	41124c <__fxstatat@plt+0xe15c>
  41123c:	ldr	x8, [sp, #8]
  411240:	add	x8, x8, #0x2
  411244:	str	x8, [sp, #8]
  411248:	b	411208 <__fxstatat@plt+0xe118>
  41124c:	ldr	x0, [sp, #8]
  411250:	ldp	x29, x30, [sp, #16]
  411254:	add	sp, sp, #0x20
  411258:	ret
  41125c:	sub	sp, sp, #0x20
  411260:	mov	x8, #0x3                   	// #3
  411264:	str	x0, [sp, #24]
  411268:	str	x8, [sp, #16]
  41126c:	ldr	x8, [sp, #16]
  411270:	ldr	x9, [sp, #16]
  411274:	mul	x8, x8, x9
  411278:	str	x8, [sp, #8]
  41127c:	ldr	x8, [sp, #8]
  411280:	ldr	x9, [sp, #24]
  411284:	mov	w10, #0x0                   	// #0
  411288:	cmp	x8, x9
  41128c:	str	w10, [sp, #4]
  411290:	b.cs	4112b4 <__fxstatat@plt+0xe1c4>  // b.hs, b.nlast
  411294:	ldr	x8, [sp, #24]
  411298:	ldr	x9, [sp, #16]
  41129c:	udiv	x10, x8, x9
  4112a0:	mul	x9, x10, x9
  4112a4:	subs	x8, x8, x9
  4112a8:	cmp	x8, #0x0
  4112ac:	cset	w11, ne  // ne = any
  4112b0:	str	w11, [sp, #4]
  4112b4:	ldr	w8, [sp, #4]
  4112b8:	tbnz	w8, #0, 4112c0 <__fxstatat@plt+0xe1d0>
  4112bc:	b	4112f4 <__fxstatat@plt+0xe204>
  4112c0:	ldr	x8, [sp, #16]
  4112c4:	add	x8, x8, #0x1
  4112c8:	str	x8, [sp, #16]
  4112cc:	ldr	x8, [sp, #16]
  4112d0:	mov	x9, #0x4                   	// #4
  4112d4:	mul	x8, x9, x8
  4112d8:	ldr	x9, [sp, #8]
  4112dc:	add	x8, x9, x8
  4112e0:	str	x8, [sp, #8]
  4112e4:	ldr	x8, [sp, #16]
  4112e8:	add	x8, x8, #0x1
  4112ec:	str	x8, [sp, #16]
  4112f0:	b	41127c <__fxstatat@plt+0xe18c>
  4112f4:	ldr	x8, [sp, #24]
  4112f8:	ldr	x9, [sp, #16]
  4112fc:	udiv	x10, x8, x9
  411300:	mul	x9, x10, x9
  411304:	subs	x8, x8, x9
  411308:	mov	w11, wzr
  41130c:	mov	w12, #0x1                   	// #1
  411310:	cmp	x8, #0x0
  411314:	csel	w11, w12, w11, ne  // ne = any
  411318:	cmp	w11, #0x0
  41131c:	cset	w11, ne  // ne = any
  411320:	and	w0, w11, #0x1
  411324:	add	sp, sp, #0x20
  411328:	ret
  41132c:	sub	sp, sp, #0x10
  411330:	mov	x8, xzr
  411334:	str	x0, [sp, #8]
  411338:	str	x1, [sp]
  41133c:	ldr	x9, [sp]
  411340:	str	x8, [x9]
  411344:	ldr	x8, [sp, #8]
  411348:	ldr	x8, [x8, #72]
  41134c:	ldr	x9, [sp]
  411350:	str	x8, [x9, #8]
  411354:	ldr	x8, [sp]
  411358:	ldr	x9, [sp, #8]
  41135c:	str	x8, [x9, #72]
  411360:	add	sp, sp, #0x10
  411364:	ret
  411368:	sub	sp, sp, #0x30
  41136c:	stp	x29, x30, [sp, #32]
  411370:	add	x29, sp, #0x20
  411374:	stur	x0, [x29, #-8]
  411378:	str	x1, [sp, #16]
  41137c:	ldur	x8, [x29, #-8]
  411380:	str	x8, [sp, #8]
  411384:	ldr	x8, [sp, #8]
  411388:	ldr	x0, [x8]
  41138c:	ldr	x1, [sp, #16]
  411390:	bl	41c370 <__fxstatat@plt+0x19280>
  411394:	str	x0, [sp]
  411398:	ldr	x8, [sp]
  41139c:	ldr	x9, [sp, #8]
  4113a0:	ldr	x9, [x9, #8]
  4113a4:	eor	x8, x8, x9
  4113a8:	ldr	x9, [sp, #16]
  4113ac:	udiv	x10, x8, x9
  4113b0:	mul	x9, x10, x9
  4113b4:	subs	x0, x8, x9
  4113b8:	ldp	x29, x30, [sp, #32]
  4113bc:	add	sp, sp, #0x30
  4113c0:	ret
  4113c4:	sub	sp, sp, #0x20
  4113c8:	str	x0, [sp, #24]
  4113cc:	str	x1, [sp, #16]
  4113d0:	ldr	x8, [sp, #24]
  4113d4:	str	x8, [sp, #8]
  4113d8:	ldr	x8, [sp, #8]
  4113dc:	ldr	x8, [x8, #8]
  4113e0:	ldr	x9, [sp, #16]
  4113e4:	udiv	x10, x8, x9
  4113e8:	mul	x9, x10, x9
  4113ec:	subs	x0, x8, x9
  4113f0:	add	sp, sp, #0x20
  4113f4:	ret
  4113f8:	sub	sp, sp, #0x40
  4113fc:	stp	x29, x30, [sp, #48]
  411400:	add	x29, sp, #0x30
  411404:	stur	x0, [x29, #-8]
  411408:	stur	x1, [x29, #-16]
  41140c:	ldur	x8, [x29, #-8]
  411410:	str	x8, [sp, #24]
  411414:	ldur	x8, [x29, #-16]
  411418:	str	x8, [sp, #16]
  41141c:	ldr	x8, [sp, #24]
  411420:	ldr	x8, [x8, #8]
  411424:	ldr	x9, [sp, #16]
  411428:	ldr	x9, [x9, #8]
  41142c:	mov	w10, #0x0                   	// #0
  411430:	cmp	x8, x9
  411434:	str	w10, [sp, #12]
  411438:	b.ne	411474 <__fxstatat@plt+0xe384>  // b.any
  41143c:	ldr	x8, [sp, #24]
  411440:	ldr	x8, [x8, #16]
  411444:	ldr	x9, [sp, #16]
  411448:	ldr	x9, [x9, #16]
  41144c:	mov	w10, #0x0                   	// #0
  411450:	cmp	x8, x9
  411454:	str	w10, [sp, #12]
  411458:	b.ne	411474 <__fxstatat@plt+0xe384>  // b.any
  41145c:	ldr	x8, [sp, #24]
  411460:	ldr	x0, [x8]
  411464:	ldr	x8, [sp, #16]
  411468:	ldr	x1, [x8]
  41146c:	bl	413f88 <__fxstatat@plt+0x10e98>
  411470:	str	w0, [sp, #12]
  411474:	ldr	w8, [sp, #12]
  411478:	mov	w9, wzr
  41147c:	mov	w10, #0x1                   	// #1
  411480:	tst	w8, #0x1
  411484:	csel	w8, w10, w9, ne  // ne = any
  411488:	cmp	w8, #0x0
  41148c:	cset	w8, ne  // ne = any
  411490:	and	w0, w8, #0x1
  411494:	ldp	x29, x30, [sp, #48]
  411498:	add	sp, sp, #0x40
  41149c:	ret
  4114a0:	sub	sp, sp, #0x40
  4114a4:	stp	x29, x30, [sp, #48]
  4114a8:	add	x29, sp, #0x30
  4114ac:	stur	x0, [x29, #-8]
  4114b0:	stur	x1, [x29, #-16]
  4114b4:	ldur	x8, [x29, #-8]
  4114b8:	str	x8, [sp, #24]
  4114bc:	ldur	x8, [x29, #-16]
  4114c0:	str	x8, [sp, #16]
  4114c4:	ldr	x8, [sp, #24]
  4114c8:	ldr	x8, [x8, #8]
  4114cc:	ldr	x9, [sp, #16]
  4114d0:	ldr	x9, [x9, #8]
  4114d4:	mov	w10, #0x0                   	// #0
  4114d8:	cmp	x8, x9
  4114dc:	str	w10, [sp, #12]
  4114e0:	b.ne	411524 <__fxstatat@plt+0xe434>  // b.any
  4114e4:	ldr	x8, [sp, #24]
  4114e8:	ldr	x8, [x8, #16]
  4114ec:	ldr	x9, [sp, #16]
  4114f0:	ldr	x9, [x9, #16]
  4114f4:	mov	w10, #0x0                   	// #0
  4114f8:	cmp	x8, x9
  4114fc:	str	w10, [sp, #12]
  411500:	b.ne	411524 <__fxstatat@plt+0xe434>  // b.any
  411504:	ldr	x8, [sp, #24]
  411508:	ldr	x0, [x8]
  41150c:	ldr	x8, [sp, #16]
  411510:	ldr	x1, [x8]
  411514:	bl	402d90 <strcmp@plt>
  411518:	cmp	w0, #0x0
  41151c:	cset	w9, eq  // eq = none
  411520:	str	w9, [sp, #12]
  411524:	ldr	w8, [sp, #12]
  411528:	mov	w9, #0x1                   	// #1
  41152c:	mov	w10, wzr
  411530:	tst	w8, #0x1
  411534:	csel	w8, w9, w10, ne  // ne = any
  411538:	cmp	w8, #0x0
  41153c:	cset	w8, ne  // ne = any
  411540:	and	w0, w8, #0x1
  411544:	ldp	x29, x30, [sp, #48]
  411548:	add	sp, sp, #0x40
  41154c:	ret
  411550:	sub	sp, sp, #0x20
  411554:	stp	x29, x30, [sp, #16]
  411558:	add	x29, sp, #0x10
  41155c:	str	x0, [sp, #8]
  411560:	ldr	x8, [sp, #8]
  411564:	str	x8, [sp]
  411568:	ldr	x8, [sp]
  41156c:	ldr	x0, [x8]
  411570:	bl	402e10 <free@plt>
  411574:	ldr	x0, [sp]
  411578:	bl	402e10 <free@plt>
  41157c:	ldp	x29, x30, [sp, #16]
  411580:	add	sp, sp, #0x20
  411584:	ret
  411588:	sub	sp, sp, #0x50
  41158c:	stp	x29, x30, [sp, #64]
  411590:	add	x29, sp, #0x40
  411594:	mov	w8, #0x4900                	// #18688
  411598:	movk	w8, #0x8, lsl #16
  41159c:	stur	w0, [x29, #-12]
  4115a0:	stur	x1, [x29, #-24]
  4115a4:	stur	w2, [x29, #-28]
  4115a8:	str	x3, [sp, #24]
  4115ac:	ldur	w9, [x29, #-28]
  4115b0:	orr	w8, w8, w9
  4115b4:	str	w8, [sp, #20]
  4115b8:	ldur	w0, [x29, #-12]
  4115bc:	ldur	x1, [x29, #-24]
  4115c0:	ldr	w2, [sp, #20]
  4115c4:	bl	41c648 <__fxstatat@plt+0x19558>
  4115c8:	str	w0, [sp, #16]
  4115cc:	ldr	w8, [sp, #16]
  4115d0:	cmp	w8, #0x0
  4115d4:	cset	w8, ge  // ge = tcont
  4115d8:	tbnz	w8, #0, 4115e8 <__fxstatat@plt+0xe4f8>
  4115dc:	mov	x8, xzr
  4115e0:	stur	x8, [x29, #-8]
  4115e4:	b	41163c <__fxstatat@plt+0xe54c>
  4115e8:	ldr	w0, [sp, #16]
  4115ec:	bl	402ce0 <fdopendir@plt>
  4115f0:	str	x0, [sp, #8]
  4115f4:	ldr	x8, [sp, #8]
  4115f8:	cbz	x8, 41160c <__fxstatat@plt+0xe51c>
  4115fc:	ldr	w8, [sp, #16]
  411600:	ldr	x9, [sp, #24]
  411604:	str	w8, [x9]
  411608:	b	411634 <__fxstatat@plt+0xe544>
  41160c:	bl	403030 <__errno_location@plt>
  411610:	ldr	w8, [x0]
  411614:	str	w8, [sp, #4]
  411618:	ldr	w0, [sp, #16]
  41161c:	bl	402cb0 <close@plt>
  411620:	ldr	w8, [sp, #4]
  411624:	str	w8, [sp]
  411628:	bl	403030 <__errno_location@plt>
  41162c:	ldr	w8, [sp]
  411630:	str	w8, [x0]
  411634:	ldr	x8, [sp, #8]
  411638:	stur	x8, [x29, #-8]
  41163c:	ldur	x0, [x29, #-8]
  411640:	ldp	x29, x30, [sp, #64]
  411644:	add	sp, sp, #0x50
  411648:	ret
  41164c:	mov	w0, #0xffffffff            	// #-1
  411650:	ret
  411654:	mov	w0, #0xffffffff            	// #-1
  411658:	ret
  41165c:	sub	sp, sp, #0x30
  411660:	stp	x29, x30, [sp, #32]
  411664:	add	x29, sp, #0x20
  411668:	stur	x0, [x29, #-8]
  41166c:	ldur	x8, [x29, #-8]
  411670:	cbnz	x8, 411690 <__fxstatat@plt+0xe5a0>
  411674:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  411678:	add	x8, x8, #0x4a8
  41167c:	ldr	x1, [x8]
  411680:	adrp	x0, 420000 <__fxstatat@plt+0x1cf10>
  411684:	add	x0, x0, #0xe44
  411688:	bl	402930 <fputs@plt>
  41168c:	bl	402d00 <abort@plt>
  411690:	ldur	x0, [x29, #-8]
  411694:	mov	w1, #0x2f                  	// #47
  411698:	bl	402cc0 <strrchr@plt>
  41169c:	str	x0, [sp, #16]
  4116a0:	ldr	x8, [sp, #16]
  4116a4:	cbz	x8, 4116b8 <__fxstatat@plt+0xe5c8>
  4116a8:	ldr	x8, [sp, #16]
  4116ac:	add	x8, x8, #0x1
  4116b0:	str	x8, [sp]
  4116b4:	b	4116c0 <__fxstatat@plt+0xe5d0>
  4116b8:	ldur	x8, [x29, #-8]
  4116bc:	str	x8, [sp]
  4116c0:	ldr	x8, [sp]
  4116c4:	str	x8, [sp, #8]
  4116c8:	ldr	x8, [sp, #8]
  4116cc:	ldur	x9, [x29, #-8]
  4116d0:	subs	x8, x8, x9
  4116d4:	cmp	x8, #0x7
  4116d8:	b.lt	411738 <__fxstatat@plt+0xe648>  // b.tstop
  4116dc:	ldr	x8, [sp, #8]
  4116e0:	mov	x9, #0xfffffffffffffff9    	// #-7
  4116e4:	add	x0, x8, x9
  4116e8:	adrp	x1, 420000 <__fxstatat@plt+0x1cf10>
  4116ec:	add	x1, x1, #0xe7c
  4116f0:	mov	x2, #0x7                   	// #7
  4116f4:	bl	402b90 <strncmp@plt>
  4116f8:	cbnz	w0, 411738 <__fxstatat@plt+0xe648>
  4116fc:	ldr	x8, [sp, #8]
  411700:	stur	x8, [x29, #-8]
  411704:	ldr	x0, [sp, #8]
  411708:	adrp	x1, 420000 <__fxstatat@plt+0x1cf10>
  41170c:	add	x1, x1, #0xe84
  411710:	mov	x2, #0x3                   	// #3
  411714:	bl	402b90 <strncmp@plt>
  411718:	cbnz	w0, 411738 <__fxstatat@plt+0xe648>
  41171c:	ldr	x8, [sp, #8]
  411720:	add	x8, x8, #0x3
  411724:	stur	x8, [x29, #-8]
  411728:	ldur	x8, [x29, #-8]
  41172c:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  411730:	add	x9, x9, #0x4d0
  411734:	str	x8, [x9]
  411738:	ldur	x8, [x29, #-8]
  41173c:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  411740:	add	x9, x9, #0x938
  411744:	str	x8, [x9]
  411748:	ldur	x8, [x29, #-8]
  41174c:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  411750:	add	x9, x9, #0x4a0
  411754:	str	x8, [x9]
  411758:	ldp	x29, x30, [sp, #32]
  41175c:	add	sp, sp, #0x30
  411760:	ret
  411764:	sub	sp, sp, #0x70
  411768:	stp	x29, x30, [sp, #96]
  41176c:	add	x29, sp, #0x60
  411770:	add	x8, sp, #0x18
  411774:	stur	x0, [x29, #-16]
  411778:	stur	w1, [x29, #-20]
  41177c:	stur	x2, [x29, #-32]
  411780:	stur	w3, [x29, #-36]
  411784:	stur	w4, [x29, #-40]
  411788:	ldur	x0, [x29, #-16]
  41178c:	ldur	w1, [x29, #-20]
  411790:	ldur	w2, [x29, #-40]
  411794:	mov	x3, x8
  411798:	bl	41b304 <__fxstatat@plt+0x18214>
  41179c:	str	w0, [sp, #20]
  4117a0:	ldr	w9, [sp, #20]
  4117a4:	cbz	w9, 4117b4 <__fxstatat@plt+0xe6c4>
  4117a8:	mov	w8, #0xfffffffe            	// #-2
  4117ac:	stur	w8, [x29, #-4]
  4117b0:	b	4117e0 <__fxstatat@plt+0xe6f0>
  4117b4:	ldur	x1, [x29, #-32]
  4117b8:	ldur	w2, [x29, #-36]
  4117bc:	add	x8, sp, #0x18
  4117c0:	mov	x0, x8
  4117c4:	str	x8, [sp, #8]
  4117c8:	bl	41b460 <__fxstatat@plt+0x18370>
  4117cc:	str	w0, [sp, #20]
  4117d0:	ldr	x0, [sp, #8]
  4117d4:	bl	41b2b8 <__fxstatat@plt+0x181c8>
  4117d8:	ldr	w9, [sp, #20]
  4117dc:	stur	w9, [x29, #-4]
  4117e0:	ldur	w0, [x29, #-4]
  4117e4:	ldp	x29, x30, [sp, #96]
  4117e8:	add	sp, sp, #0x70
  4117ec:	ret
  4117f0:	sub	sp, sp, #0x50
  4117f4:	stp	x29, x30, [sp, #64]
  4117f8:	add	x29, sp, #0x40
  4117fc:	mov	x8, #0x20                  	// #32
  411800:	add	x9, sp, #0x10
  411804:	stur	x0, [x29, #-8]
  411808:	stur	w1, [x29, #-12]
  41180c:	stur	w2, [x29, #-16]
  411810:	mov	x0, x9
  411814:	mov	w10, wzr
  411818:	mov	w1, w10
  41181c:	mov	x2, x8
  411820:	str	x9, [sp]
  411824:	bl	402be0 <memset@plt>
  411828:	ldur	w10, [x29, #-16]
  41182c:	str	w10, [sp, #16]
  411830:	ldur	x1, [x29, #-8]
  411834:	ldur	w2, [x29, #-12]
  411838:	ldr	x0, [sp]
  41183c:	bl	41b460 <__fxstatat@plt+0x18370>
  411840:	str	w0, [sp, #12]
  411844:	ldr	x0, [sp]
  411848:	bl	41b2b8 <__fxstatat@plt+0x181c8>
  41184c:	ldr	w0, [sp, #12]
  411850:	ldp	x29, x30, [sp, #64]
  411854:	add	sp, sp, #0x50
  411858:	ret
  41185c:	sub	sp, sp, #0x40
  411860:	stp	x29, x30, [sp, #48]
  411864:	add	x29, sp, #0x30
  411868:	stur	x0, [x29, #-8]
  41186c:	bl	403030 <__errno_location@plt>
  411870:	ldr	w8, [x0]
  411874:	stur	w8, [x29, #-12]
  411878:	ldur	x9, [x29, #-8]
  41187c:	cbz	x9, 41188c <__fxstatat@plt+0xe79c>
  411880:	ldur	x8, [x29, #-8]
  411884:	str	x8, [sp, #16]
  411888:	b	411898 <__fxstatat@plt+0xe7a8>
  41188c:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  411890:	add	x8, x8, #0x940
  411894:	str	x8, [sp, #16]
  411898:	ldr	x8, [sp, #16]
  41189c:	mov	x0, x8
  4118a0:	mov	x1, #0x38                  	// #56
  4118a4:	bl	4171dc <__fxstatat@plt+0x140ec>
  4118a8:	str	x0, [sp, #24]
  4118ac:	ldur	w9, [x29, #-12]
  4118b0:	str	w9, [sp, #12]
  4118b4:	bl	403030 <__errno_location@plt>
  4118b8:	ldr	w9, [sp, #12]
  4118bc:	str	w9, [x0]
  4118c0:	ldr	x0, [sp, #24]
  4118c4:	ldp	x29, x30, [sp, #48]
  4118c8:	add	sp, sp, #0x40
  4118cc:	ret
  4118d0:	sub	sp, sp, #0x10
  4118d4:	str	x0, [sp, #8]
  4118d8:	ldr	x8, [sp, #8]
  4118dc:	cbz	x8, 4118ec <__fxstatat@plt+0xe7fc>
  4118e0:	ldr	x8, [sp, #8]
  4118e4:	str	x8, [sp]
  4118e8:	b	4118f8 <__fxstatat@plt+0xe808>
  4118ec:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  4118f0:	add	x8, x8, #0x940
  4118f4:	str	x8, [sp]
  4118f8:	ldr	x8, [sp]
  4118fc:	ldr	w0, [x8]
  411900:	add	sp, sp, #0x10
  411904:	ret
  411908:	sub	sp, sp, #0x20
  41190c:	str	x0, [sp, #24]
  411910:	str	w1, [sp, #20]
  411914:	ldr	w8, [sp, #20]
  411918:	ldr	x9, [sp, #24]
  41191c:	str	w8, [sp, #16]
  411920:	cbz	x9, 411930 <__fxstatat@plt+0xe840>
  411924:	ldr	x8, [sp, #24]
  411928:	str	x8, [sp, #8]
  41192c:	b	41193c <__fxstatat@plt+0xe84c>
  411930:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  411934:	add	x8, x8, #0x940
  411938:	str	x8, [sp, #8]
  41193c:	ldr	x8, [sp, #8]
  411940:	ldr	w9, [sp, #16]
  411944:	str	w9, [x8]
  411948:	add	sp, sp, #0x20
  41194c:	ret
  411950:	sub	sp, sp, #0x30
  411954:	str	x0, [sp, #40]
  411958:	strb	w1, [sp, #39]
  41195c:	str	w2, [sp, #32]
  411960:	ldrb	w8, [sp, #39]
  411964:	strb	w8, [sp, #31]
  411968:	ldr	x9, [sp, #40]
  41196c:	cbz	x9, 41197c <__fxstatat@plt+0xe88c>
  411970:	ldr	x8, [sp, #40]
  411974:	str	x8, [sp]
  411978:	b	411988 <__fxstatat@plt+0xe898>
  41197c:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  411980:	add	x8, x8, #0x940
  411984:	str	x8, [sp]
  411988:	ldr	x8, [sp]
  41198c:	add	x8, x8, #0x8
  411990:	ldrb	w9, [sp, #31]
  411994:	mov	w10, w9
  411998:	mov	x11, #0x20                  	// #32
  41199c:	udiv	x10, x10, x11
  4119a0:	mov	x12, #0x4                   	// #4
  4119a4:	mul	x10, x12, x10
  4119a8:	add	x8, x8, x10
  4119ac:	str	x8, [sp, #16]
  4119b0:	ldrb	w9, [sp, #31]
  4119b4:	mov	w8, w9
  4119b8:	udiv	x10, x8, x11
  4119bc:	mul	x10, x10, x11
  4119c0:	subs	x8, x8, x10
  4119c4:	str	w8, [sp, #12]
  4119c8:	ldr	x10, [sp, #16]
  4119cc:	ldr	w8, [x10]
  4119d0:	ldr	w9, [sp, #12]
  4119d4:	lsr	w8, w8, w9
  4119d8:	and	w8, w8, #0x1
  4119dc:	str	w8, [sp, #8]
  4119e0:	ldr	w8, [sp, #32]
  4119e4:	and	w8, w8, #0x1
  4119e8:	ldr	w9, [sp, #8]
  4119ec:	eor	w8, w8, w9
  4119f0:	ldr	w9, [sp, #12]
  4119f4:	lsl	w8, w8, w9
  4119f8:	ldr	x10, [sp, #16]
  4119fc:	ldr	w9, [x10]
  411a00:	eor	w8, w9, w8
  411a04:	str	w8, [x10]
  411a08:	ldr	w0, [sp, #8]
  411a0c:	add	sp, sp, #0x30
  411a10:	ret
  411a14:	sub	sp, sp, #0x10
  411a18:	str	x0, [sp, #8]
  411a1c:	str	w1, [sp, #4]
  411a20:	ldr	x8, [sp, #8]
  411a24:	cbnz	x8, 411a34 <__fxstatat@plt+0xe944>
  411a28:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  411a2c:	add	x8, x8, #0x940
  411a30:	str	x8, [sp, #8]
  411a34:	ldr	x8, [sp, #8]
  411a38:	ldr	w9, [x8, #4]
  411a3c:	str	w9, [sp]
  411a40:	ldr	w9, [sp, #4]
  411a44:	ldr	x8, [sp, #8]
  411a48:	str	w9, [x8, #4]
  411a4c:	ldr	w0, [sp]
  411a50:	add	sp, sp, #0x10
  411a54:	ret
  411a58:	sub	sp, sp, #0x30
  411a5c:	stp	x29, x30, [sp, #32]
  411a60:	add	x29, sp, #0x20
  411a64:	stur	x0, [x29, #-8]
  411a68:	str	x1, [sp, #16]
  411a6c:	str	x2, [sp, #8]
  411a70:	ldur	x8, [x29, #-8]
  411a74:	cbnz	x8, 411a84 <__fxstatat@plt+0xe994>
  411a78:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  411a7c:	add	x8, x8, #0x940
  411a80:	stur	x8, [x29, #-8]
  411a84:	ldur	x8, [x29, #-8]
  411a88:	mov	w9, #0xa                   	// #10
  411a8c:	str	w9, [x8]
  411a90:	ldr	x8, [sp, #16]
  411a94:	cbz	x8, 411aa0 <__fxstatat@plt+0xe9b0>
  411a98:	ldr	x8, [sp, #8]
  411a9c:	cbnz	x8, 411aa4 <__fxstatat@plt+0xe9b4>
  411aa0:	bl	402d00 <abort@plt>
  411aa4:	ldr	x8, [sp, #16]
  411aa8:	ldur	x9, [x29, #-8]
  411aac:	str	x8, [x9, #40]
  411ab0:	ldr	x8, [sp, #8]
  411ab4:	ldur	x9, [x29, #-8]
  411ab8:	str	x8, [x9, #48]
  411abc:	ldp	x29, x30, [sp, #32]
  411ac0:	add	sp, sp, #0x30
  411ac4:	ret
  411ac8:	sub	sp, sp, #0x70
  411acc:	stp	x29, x30, [sp, #96]
  411ad0:	add	x29, sp, #0x60
  411ad4:	stur	x0, [x29, #-8]
  411ad8:	stur	x1, [x29, #-16]
  411adc:	stur	x2, [x29, #-24]
  411ae0:	stur	x3, [x29, #-32]
  411ae4:	stur	x4, [x29, #-40]
  411ae8:	ldur	x8, [x29, #-40]
  411aec:	cbz	x8, 411afc <__fxstatat@plt+0xea0c>
  411af0:	ldur	x8, [x29, #-40]
  411af4:	str	x8, [sp, #24]
  411af8:	b	411b08 <__fxstatat@plt+0xea18>
  411afc:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  411b00:	add	x8, x8, #0x940
  411b04:	str	x8, [sp, #24]
  411b08:	ldr	x8, [sp, #24]
  411b0c:	str	x8, [sp, #48]
  411b10:	bl	403030 <__errno_location@plt>
  411b14:	ldr	w9, [x0]
  411b18:	str	w9, [sp, #44]
  411b1c:	ldur	x0, [x29, #-8]
  411b20:	ldur	x1, [x29, #-16]
  411b24:	ldur	x2, [x29, #-24]
  411b28:	ldur	x3, [x29, #-32]
  411b2c:	ldr	x8, [sp, #48]
  411b30:	ldr	w4, [x8]
  411b34:	ldr	x8, [sp, #48]
  411b38:	ldr	w5, [x8, #4]
  411b3c:	ldr	x8, [sp, #48]
  411b40:	add	x6, x8, #0x8
  411b44:	ldr	x8, [sp, #48]
  411b48:	ldr	x7, [x8, #40]
  411b4c:	ldr	x8, [sp, #48]
  411b50:	ldr	x8, [x8, #48]
  411b54:	mov	x10, sp
  411b58:	str	x8, [x10]
  411b5c:	bl	411b88 <__fxstatat@plt+0xea98>
  411b60:	str	x0, [sp, #32]
  411b64:	ldr	w9, [sp, #44]
  411b68:	str	w9, [sp, #20]
  411b6c:	bl	403030 <__errno_location@plt>
  411b70:	ldr	w9, [sp, #20]
  411b74:	str	w9, [x0]
  411b78:	ldr	x0, [sp, #32]
  411b7c:	ldp	x29, x30, [sp, #96]
  411b80:	add	sp, sp, #0x70
  411b84:	ret
  411b88:	sub	sp, sp, #0x130
  411b8c:	stp	x29, x30, [sp, #272]
  411b90:	str	x28, [sp, #288]
  411b94:	add	x29, sp, #0x110
  411b98:	ldr	x8, [x29, #32]
  411b9c:	mov	x9, xzr
  411ba0:	mov	w10, #0x0                   	// #0
  411ba4:	mov	w11, #0x1                   	// #1
  411ba8:	mov	w12, #0x1                   	// #1
  411bac:	stur	x0, [x29, #-16]
  411bb0:	stur	x1, [x29, #-24]
  411bb4:	stur	x2, [x29, #-32]
  411bb8:	stur	x3, [x29, #-40]
  411bbc:	stur	w4, [x29, #-44]
  411bc0:	stur	w5, [x29, #-48]
  411bc4:	stur	x6, [x29, #-56]
  411bc8:	stur	x7, [x29, #-64]
  411bcc:	stur	x8, [x29, #-72]
  411bd0:	stur	xzr, [x29, #-88]
  411bd4:	stur	xzr, [x29, #-96]
  411bd8:	stur	x9, [x29, #-104]
  411bdc:	stur	xzr, [x29, #-112]
  411be0:	sturb	w10, [x29, #-113]
  411be4:	str	w10, [sp, #84]
  411be8:	str	w11, [sp, #80]
  411bec:	str	w12, [sp, #76]
  411bf0:	bl	402e30 <__ctype_get_mb_cur_max@plt>
  411bf4:	cmp	x0, #0x1
  411bf8:	cset	w10, eq  // eq = none
  411bfc:	ldr	w11, [sp, #76]
  411c00:	and	w10, w10, w11
  411c04:	sturb	w10, [x29, #-114]
  411c08:	ldur	w10, [x29, #-48]
  411c0c:	tst	w10, #0x2
  411c10:	cset	w10, ne  // ne = any
  411c14:	and	w10, w10, w11
  411c18:	sturb	w10, [x29, #-115]
  411c1c:	ldr	w10, [sp, #84]
  411c20:	sturb	w10, [x29, #-116]
  411c24:	sturb	w10, [x29, #-117]
  411c28:	ldr	w12, [sp, #80]
  411c2c:	sturb	w12, [x29, #-118]
  411c30:	ldur	w8, [x29, #-44]
  411c34:	subs	w8, w8, #0x0
  411c38:	mov	w9, w8
  411c3c:	ubfx	x9, x9, #0, #32
  411c40:	cmp	x9, #0xa
  411c44:	str	x9, [sp, #64]
  411c48:	b.hi	411e18 <__fxstatat@plt+0xed28>  // b.pmore
  411c4c:	adrp	x8, 420000 <__fxstatat@plt+0x1cf10>
  411c50:	add	x8, x8, #0xe88
  411c54:	ldr	x11, [sp, #64]
  411c58:	ldrsw	x10, [x8, x11, lsl #2]
  411c5c:	add	x9, x8, x10
  411c60:	br	x9
  411c64:	mov	w8, #0x5                   	// #5
  411c68:	stur	w8, [x29, #-44]
  411c6c:	mov	w8, #0x1                   	// #1
  411c70:	sturb	w8, [x29, #-115]
  411c74:	ldurb	w8, [x29, #-115]
  411c78:	tbnz	w8, #0, 411cac <__fxstatat@plt+0xebbc>
  411c7c:	ldur	x8, [x29, #-88]
  411c80:	ldur	x9, [x29, #-24]
  411c84:	cmp	x8, x9
  411c88:	b.cs	411ca0 <__fxstatat@plt+0xebb0>  // b.hs, b.nlast
  411c8c:	ldur	x8, [x29, #-16]
  411c90:	ldur	x9, [x29, #-88]
  411c94:	add	x8, x8, x9
  411c98:	mov	w10, #0x22                  	// #34
  411c9c:	strb	w10, [x8]
  411ca0:	ldur	x8, [x29, #-88]
  411ca4:	add	x8, x8, #0x1
  411ca8:	stur	x8, [x29, #-88]
  411cac:	mov	w8, #0x1                   	// #1
  411cb0:	sturb	w8, [x29, #-113]
  411cb4:	adrp	x9, 421000 <__fxstatat@plt+0x1df10>
  411cb8:	add	x9, x9, #0x218
  411cbc:	stur	x9, [x29, #-104]
  411cc0:	mov	x9, #0x1                   	// #1
  411cc4:	stur	x9, [x29, #-112]
  411cc8:	b	411e1c <__fxstatat@plt+0xed2c>
  411ccc:	mov	w8, #0x1                   	// #1
  411cd0:	sturb	w8, [x29, #-113]
  411cd4:	mov	w8, #0x0                   	// #0
  411cd8:	sturb	w8, [x29, #-115]
  411cdc:	b	411e1c <__fxstatat@plt+0xed2c>
  411ce0:	ldur	w8, [x29, #-44]
  411ce4:	cmp	w8, #0xa
  411ce8:	b.eq	411d14 <__fxstatat@plt+0xec24>  // b.none
  411cec:	ldur	w1, [x29, #-44]
  411cf0:	adrp	x0, 421000 <__fxstatat@plt+0x1df10>
  411cf4:	add	x0, x0, #0x17c
  411cf8:	bl	413960 <__fxstatat@plt+0x10870>
  411cfc:	stur	x0, [x29, #-64]
  411d00:	ldur	w1, [x29, #-44]
  411d04:	adrp	x0, 421000 <__fxstatat@plt+0x1df10>
  411d08:	add	x0, x0, #0x17e
  411d0c:	bl	413960 <__fxstatat@plt+0x10870>
  411d10:	stur	x0, [x29, #-72]
  411d14:	ldurb	w8, [x29, #-115]
  411d18:	tbnz	w8, #0, 411d74 <__fxstatat@plt+0xec84>
  411d1c:	ldur	x8, [x29, #-64]
  411d20:	stur	x8, [x29, #-104]
  411d24:	ldur	x8, [x29, #-104]
  411d28:	ldrb	w9, [x8]
  411d2c:	cbz	w9, 411d74 <__fxstatat@plt+0xec84>
  411d30:	ldur	x8, [x29, #-88]
  411d34:	ldur	x9, [x29, #-24]
  411d38:	cmp	x8, x9
  411d3c:	b.cs	411d58 <__fxstatat@plt+0xec68>  // b.hs, b.nlast
  411d40:	ldur	x8, [x29, #-104]
  411d44:	ldrb	w9, [x8]
  411d48:	ldur	x8, [x29, #-16]
  411d4c:	ldur	x10, [x29, #-88]
  411d50:	add	x8, x8, x10
  411d54:	strb	w9, [x8]
  411d58:	ldur	x8, [x29, #-88]
  411d5c:	add	x8, x8, #0x1
  411d60:	stur	x8, [x29, #-88]
  411d64:	ldur	x8, [x29, #-104]
  411d68:	add	x8, x8, #0x1
  411d6c:	stur	x8, [x29, #-104]
  411d70:	b	411d24 <__fxstatat@plt+0xec34>
  411d74:	mov	w8, #0x1                   	// #1
  411d78:	sturb	w8, [x29, #-113]
  411d7c:	ldur	x9, [x29, #-72]
  411d80:	stur	x9, [x29, #-104]
  411d84:	ldur	x0, [x29, #-104]
  411d88:	bl	402920 <strlen@plt>
  411d8c:	stur	x0, [x29, #-112]
  411d90:	b	411e1c <__fxstatat@plt+0xed2c>
  411d94:	mov	w8, #0x1                   	// #1
  411d98:	sturb	w8, [x29, #-113]
  411d9c:	mov	w8, #0x1                   	// #1
  411da0:	sturb	w8, [x29, #-115]
  411da4:	ldurb	w8, [x29, #-115]
  411da8:	tbnz	w8, #0, 411db4 <__fxstatat@plt+0xecc4>
  411dac:	mov	w8, #0x1                   	// #1
  411db0:	sturb	w8, [x29, #-113]
  411db4:	mov	w8, #0x2                   	// #2
  411db8:	stur	w8, [x29, #-44]
  411dbc:	ldurb	w8, [x29, #-115]
  411dc0:	tbnz	w8, #0, 411df4 <__fxstatat@plt+0xed04>
  411dc4:	ldur	x8, [x29, #-88]
  411dc8:	ldur	x9, [x29, #-24]
  411dcc:	cmp	x8, x9
  411dd0:	b.cs	411de8 <__fxstatat@plt+0xecf8>  // b.hs, b.nlast
  411dd4:	ldur	x8, [x29, #-16]
  411dd8:	ldur	x9, [x29, #-88]
  411ddc:	add	x8, x8, x9
  411de0:	mov	w10, #0x27                  	// #39
  411de4:	strb	w10, [x8]
  411de8:	ldur	x8, [x29, #-88]
  411dec:	add	x8, x8, #0x1
  411df0:	stur	x8, [x29, #-88]
  411df4:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  411df8:	add	x8, x8, #0x17e
  411dfc:	stur	x8, [x29, #-104]
  411e00:	mov	x8, #0x1                   	// #1
  411e04:	stur	x8, [x29, #-112]
  411e08:	b	411e1c <__fxstatat@plt+0xed2c>
  411e0c:	mov	w8, #0x0                   	// #0
  411e10:	sturb	w8, [x29, #-115]
  411e14:	b	411e1c <__fxstatat@plt+0xed2c>
  411e18:	bl	402d00 <abort@plt>
  411e1c:	stur	xzr, [x29, #-80]
  411e20:	ldur	x8, [x29, #-40]
  411e24:	mov	x9, #0xffffffffffffffff    	// #-1
  411e28:	cmp	x8, x9
  411e2c:	b.ne	411e50 <__fxstatat@plt+0xed60>  // b.any
  411e30:	ldur	x8, [x29, #-32]
  411e34:	ldur	x9, [x29, #-80]
  411e38:	ldrb	w10, [x8, x9]
  411e3c:	cmp	w10, #0x0
  411e40:	cset	w10, eq  // eq = none
  411e44:	and	w10, w10, #0x1
  411e48:	str	w10, [sp, #60]
  411e4c:	b	411e68 <__fxstatat@plt+0xed78>
  411e50:	ldur	x8, [x29, #-80]
  411e54:	ldur	x9, [x29, #-40]
  411e58:	cmp	x8, x9
  411e5c:	cset	w10, eq  // eq = none
  411e60:	and	w10, w10, #0x1
  411e64:	str	w10, [sp, #60]
  411e68:	ldr	w8, [sp, #60]
  411e6c:	cmp	w8, #0x0
  411e70:	cset	w8, ne  // ne = any
  411e74:	eor	w8, w8, #0x1
  411e78:	tbnz	w8, #0, 411e80 <__fxstatat@plt+0xed90>
  411e7c:	b	412cb4 <__fxstatat@plt+0xfbc4>
  411e80:	mov	w8, #0x0                   	// #0
  411e84:	sturb	w8, [x29, #-121]
  411e88:	sturb	w8, [x29, #-122]
  411e8c:	sturb	w8, [x29, #-123]
  411e90:	ldurb	w8, [x29, #-113]
  411e94:	tbnz	w8, #0, 411e9c <__fxstatat@plt+0xedac>
  411e98:	b	411f40 <__fxstatat@plt+0xee50>
  411e9c:	ldur	w8, [x29, #-44]
  411ea0:	cmp	w8, #0x2
  411ea4:	b.eq	411f40 <__fxstatat@plt+0xee50>  // b.none
  411ea8:	ldur	x8, [x29, #-112]
  411eac:	cbz	x8, 411f40 <__fxstatat@plt+0xee50>
  411eb0:	ldur	x8, [x29, #-80]
  411eb4:	ldur	x9, [x29, #-112]
  411eb8:	add	x8, x8, x9
  411ebc:	ldur	x9, [x29, #-40]
  411ec0:	mov	x10, #0xffffffffffffffff    	// #-1
  411ec4:	cmp	x9, x10
  411ec8:	str	x8, [sp, #48]
  411ecc:	b.ne	411ef4 <__fxstatat@plt+0xee04>  // b.any
  411ed0:	ldur	x8, [x29, #-112]
  411ed4:	mov	x9, #0x1                   	// #1
  411ed8:	cmp	x9, x8
  411edc:	b.cs	411ef4 <__fxstatat@plt+0xee04>  // b.hs, b.nlast
  411ee0:	ldur	x0, [x29, #-32]
  411ee4:	bl	402920 <strlen@plt>
  411ee8:	stur	x0, [x29, #-40]
  411eec:	str	x0, [sp, #40]
  411ef0:	b	411efc <__fxstatat@plt+0xee0c>
  411ef4:	ldur	x8, [x29, #-40]
  411ef8:	str	x8, [sp, #40]
  411efc:	ldr	x8, [sp, #40]
  411f00:	ldr	x9, [sp, #48]
  411f04:	cmp	x9, x8
  411f08:	b.hi	411f40 <__fxstatat@plt+0xee50>  // b.pmore
  411f0c:	ldur	x8, [x29, #-32]
  411f10:	ldur	x9, [x29, #-80]
  411f14:	add	x0, x8, x9
  411f18:	ldur	x1, [x29, #-104]
  411f1c:	ldur	x2, [x29, #-112]
  411f20:	bl	402d60 <memcmp@plt>
  411f24:	cbnz	w0, 411f40 <__fxstatat@plt+0xee50>
  411f28:	ldurb	w8, [x29, #-115]
  411f2c:	tbnz	w8, #0, 411f34 <__fxstatat@plt+0xee44>
  411f30:	b	411f38 <__fxstatat@plt+0xee48>
  411f34:	b	412dec <__fxstatat@plt+0xfcfc>
  411f38:	mov	w8, #0x1                   	// #1
  411f3c:	sturb	w8, [x29, #-121]
  411f40:	ldur	x8, [x29, #-32]
  411f44:	ldur	x9, [x29, #-80]
  411f48:	add	x8, x8, x9
  411f4c:	ldrb	w10, [x8]
  411f50:	sturb	w10, [x29, #-119]
  411f54:	ldurb	w10, [x29, #-119]
  411f58:	subs	w10, w10, #0x0
  411f5c:	mov	w8, w10
  411f60:	ubfx	x8, x8, #0, #32
  411f64:	cmp	x8, #0x7e
  411f68:	str	x8, [sp, #32]
  411f6c:	b.hi	412564 <__fxstatat@plt+0xf474>  // b.pmore
  411f70:	adrp	x8, 420000 <__fxstatat@plt+0x1cf10>
  411f74:	add	x8, x8, #0xeb4
  411f78:	ldr	x11, [sp, #32]
  411f7c:	ldrsw	x10, [x8, x11, lsl #2]
  411f80:	add	x9, x8, x10
  411f84:	br	x9
  411f88:	ldurb	w8, [x29, #-113]
  411f8c:	tbnz	w8, #0, 411f94 <__fxstatat@plt+0xeea4>
  411f90:	b	412148 <__fxstatat@plt+0xf058>
  411f94:	ldurb	w8, [x29, #-115]
  411f98:	tbnz	w8, #0, 411fa0 <__fxstatat@plt+0xeeb0>
  411f9c:	b	411fa4 <__fxstatat@plt+0xeeb4>
  411fa0:	b	412dec <__fxstatat@plt+0xfcfc>
  411fa4:	mov	w8, #0x1                   	// #1
  411fa8:	sturb	w8, [x29, #-122]
  411fac:	ldur	w8, [x29, #-44]
  411fb0:	cmp	w8, #0x2
  411fb4:	b.ne	412058 <__fxstatat@plt+0xef68>  // b.any
  411fb8:	ldurb	w8, [x29, #-116]
  411fbc:	tbnz	w8, #0, 412058 <__fxstatat@plt+0xef68>
  411fc0:	ldur	x8, [x29, #-88]
  411fc4:	ldur	x9, [x29, #-24]
  411fc8:	cmp	x8, x9
  411fcc:	b.cs	411fe4 <__fxstatat@plt+0xeef4>  // b.hs, b.nlast
  411fd0:	ldur	x8, [x29, #-16]
  411fd4:	ldur	x9, [x29, #-88]
  411fd8:	add	x8, x8, x9
  411fdc:	mov	w10, #0x27                  	// #39
  411fe0:	strb	w10, [x8]
  411fe4:	ldur	x8, [x29, #-88]
  411fe8:	add	x8, x8, #0x1
  411fec:	stur	x8, [x29, #-88]
  411ff0:	ldur	x8, [x29, #-88]
  411ff4:	ldur	x9, [x29, #-24]
  411ff8:	cmp	x8, x9
  411ffc:	b.cs	412014 <__fxstatat@plt+0xef24>  // b.hs, b.nlast
  412000:	ldur	x8, [x29, #-16]
  412004:	ldur	x9, [x29, #-88]
  412008:	add	x8, x8, x9
  41200c:	mov	w10, #0x24                  	// #36
  412010:	strb	w10, [x8]
  412014:	ldur	x8, [x29, #-88]
  412018:	add	x8, x8, #0x1
  41201c:	stur	x8, [x29, #-88]
  412020:	ldur	x8, [x29, #-88]
  412024:	ldur	x9, [x29, #-24]
  412028:	cmp	x8, x9
  41202c:	b.cs	412044 <__fxstatat@plt+0xef54>  // b.hs, b.nlast
  412030:	ldur	x8, [x29, #-16]
  412034:	ldur	x9, [x29, #-88]
  412038:	add	x8, x8, x9
  41203c:	mov	w10, #0x27                  	// #39
  412040:	strb	w10, [x8]
  412044:	ldur	x8, [x29, #-88]
  412048:	add	x8, x8, #0x1
  41204c:	stur	x8, [x29, #-88]
  412050:	mov	w8, #0x1                   	// #1
  412054:	sturb	w8, [x29, #-116]
  412058:	ldur	x8, [x29, #-88]
  41205c:	ldur	x9, [x29, #-24]
  412060:	cmp	x8, x9
  412064:	b.cs	41207c <__fxstatat@plt+0xef8c>  // b.hs, b.nlast
  412068:	ldur	x8, [x29, #-16]
  41206c:	ldur	x9, [x29, #-88]
  412070:	add	x8, x8, x9
  412074:	mov	w10, #0x5c                  	// #92
  412078:	strb	w10, [x8]
  41207c:	ldur	x8, [x29, #-88]
  412080:	add	x8, x8, #0x1
  412084:	stur	x8, [x29, #-88]
  412088:	ldur	w8, [x29, #-44]
  41208c:	cmp	w8, #0x2
  412090:	b.eq	41213c <__fxstatat@plt+0xf04c>  // b.none
  412094:	ldur	x8, [x29, #-80]
  412098:	add	x8, x8, #0x1
  41209c:	ldur	x9, [x29, #-40]
  4120a0:	cmp	x8, x9
  4120a4:	b.cs	41213c <__fxstatat@plt+0xf04c>  // b.hs, b.nlast
  4120a8:	ldur	x8, [x29, #-32]
  4120ac:	ldur	x9, [x29, #-80]
  4120b0:	add	x9, x9, #0x1
  4120b4:	ldrb	w10, [x8, x9]
  4120b8:	mov	w11, #0x30                  	// #48
  4120bc:	cmp	w11, w10
  4120c0:	b.gt	41213c <__fxstatat@plt+0xf04c>
  4120c4:	ldur	x8, [x29, #-32]
  4120c8:	ldur	x9, [x29, #-80]
  4120cc:	add	x9, x9, #0x1
  4120d0:	ldrb	w10, [x8, x9]
  4120d4:	cmp	w10, #0x39
  4120d8:	b.gt	41213c <__fxstatat@plt+0xf04c>
  4120dc:	ldur	x8, [x29, #-88]
  4120e0:	ldur	x9, [x29, #-24]
  4120e4:	cmp	x8, x9
  4120e8:	b.cs	412100 <__fxstatat@plt+0xf010>  // b.hs, b.nlast
  4120ec:	ldur	x8, [x29, #-16]
  4120f0:	ldur	x9, [x29, #-88]
  4120f4:	add	x8, x8, x9
  4120f8:	mov	w10, #0x30                  	// #48
  4120fc:	strb	w10, [x8]
  412100:	ldur	x8, [x29, #-88]
  412104:	add	x8, x8, #0x1
  412108:	stur	x8, [x29, #-88]
  41210c:	ldur	x8, [x29, #-88]
  412110:	ldur	x9, [x29, #-24]
  412114:	cmp	x8, x9
  412118:	b.cs	412130 <__fxstatat@plt+0xf040>  // b.hs, b.nlast
  41211c:	ldur	x8, [x29, #-16]
  412120:	ldur	x9, [x29, #-88]
  412124:	add	x8, x8, x9
  412128:	mov	w10, #0x30                  	// #48
  41212c:	strb	w10, [x8]
  412130:	ldur	x8, [x29, #-88]
  412134:	add	x8, x8, #0x1
  412138:	stur	x8, [x29, #-88]
  41213c:	mov	w8, #0x30                  	// #48
  412140:	sturb	w8, [x29, #-119]
  412144:	b	412158 <__fxstatat@plt+0xf068>
  412148:	ldur	w8, [x29, #-48]
  41214c:	and	w8, w8, #0x1
  412150:	cbz	w8, 412158 <__fxstatat@plt+0xf068>
  412154:	b	412ca4 <__fxstatat@plt+0xfbb4>
  412158:	b	412a84 <__fxstatat@plt+0xf994>
  41215c:	ldur	w8, [x29, #-44]
  412160:	cmp	w8, #0x2
  412164:	str	w8, [sp, #28]
  412168:	b.eq	412180 <__fxstatat@plt+0xf090>  // b.none
  41216c:	b	412170 <__fxstatat@plt+0xf080>
  412170:	ldr	w8, [sp, #28]
  412174:	cmp	w8, #0x5
  412178:	b.eq	412194 <__fxstatat@plt+0xf0a4>  // b.none
  41217c:	b	412338 <__fxstatat@plt+0xf248>
  412180:	ldurb	w8, [x29, #-115]
  412184:	tbnz	w8, #0, 41218c <__fxstatat@plt+0xf09c>
  412188:	b	412190 <__fxstatat@plt+0xf0a0>
  41218c:	b	412dec <__fxstatat@plt+0xfcfc>
  412190:	b	412338 <__fxstatat@plt+0xf248>
  412194:	ldur	w8, [x29, #-48]
  412198:	and	w8, w8, #0x4
  41219c:	cbz	w8, 412334 <__fxstatat@plt+0xf244>
  4121a0:	ldur	x8, [x29, #-80]
  4121a4:	add	x8, x8, #0x2
  4121a8:	ldur	x9, [x29, #-40]
  4121ac:	cmp	x8, x9
  4121b0:	b.cs	412334 <__fxstatat@plt+0xf244>  // b.hs, b.nlast
  4121b4:	ldur	x8, [x29, #-32]
  4121b8:	ldur	x9, [x29, #-80]
  4121bc:	add	x9, x9, #0x1
  4121c0:	ldrb	w10, [x8, x9]
  4121c4:	cmp	w10, #0x3f
  4121c8:	b.ne	412334 <__fxstatat@plt+0xf244>  // b.any
  4121cc:	ldur	x8, [x29, #-32]
  4121d0:	ldur	x9, [x29, #-80]
  4121d4:	add	x9, x9, #0x2
  4121d8:	ldrb	w10, [x8, x9]
  4121dc:	cmp	w10, #0x21
  4121e0:	str	w10, [sp, #24]
  4121e4:	b.eq	41223c <__fxstatat@plt+0xf14c>  // b.none
  4121e8:	b	4121ec <__fxstatat@plt+0xf0fc>
  4121ec:	ldr	w8, [sp, #24]
  4121f0:	subs	w9, w8, #0x27
  4121f4:	cmp	w9, #0x2
  4121f8:	b.ls	41223c <__fxstatat@plt+0xf14c>  // b.plast
  4121fc:	b	412200 <__fxstatat@plt+0xf110>
  412200:	ldr	w8, [sp, #24]
  412204:	cmp	w8, #0x2d
  412208:	b.eq	41223c <__fxstatat@plt+0xf14c>  // b.none
  41220c:	b	412210 <__fxstatat@plt+0xf120>
  412210:	ldr	w8, [sp, #24]
  412214:	cmp	w8, #0x2f
  412218:	b.eq	41223c <__fxstatat@plt+0xf14c>  // b.none
  41221c:	b	412220 <__fxstatat@plt+0xf130>
  412220:	ldr	w8, [sp, #24]
  412224:	subs	w9, w8, #0x3c
  412228:	cmp	w9, #0x2
  41222c:	cset	w9, ls  // ls = plast
  412230:	eor	w9, w9, #0x1
  412234:	tbnz	w9, #0, 412334 <__fxstatat@plt+0xf244>
  412238:	b	41223c <__fxstatat@plt+0xf14c>
  41223c:	ldurb	w8, [x29, #-115]
  412240:	tbnz	w8, #0, 412248 <__fxstatat@plt+0xf158>
  412244:	b	41224c <__fxstatat@plt+0xf15c>
  412248:	b	412dec <__fxstatat@plt+0xfcfc>
  41224c:	ldur	x8, [x29, #-32]
  412250:	ldur	x9, [x29, #-80]
  412254:	add	x9, x9, #0x2
  412258:	add	x8, x8, x9
  41225c:	ldrb	w10, [x8]
  412260:	sturb	w10, [x29, #-119]
  412264:	ldur	x8, [x29, #-80]
  412268:	add	x8, x8, #0x2
  41226c:	stur	x8, [x29, #-80]
  412270:	ldur	x8, [x29, #-88]
  412274:	ldur	x9, [x29, #-24]
  412278:	cmp	x8, x9
  41227c:	b.cs	412294 <__fxstatat@plt+0xf1a4>  // b.hs, b.nlast
  412280:	ldur	x8, [x29, #-16]
  412284:	ldur	x9, [x29, #-88]
  412288:	add	x8, x8, x9
  41228c:	mov	w10, #0x3f                  	// #63
  412290:	strb	w10, [x8]
  412294:	ldur	x8, [x29, #-88]
  412298:	add	x8, x8, #0x1
  41229c:	stur	x8, [x29, #-88]
  4122a0:	ldur	x8, [x29, #-88]
  4122a4:	ldur	x9, [x29, #-24]
  4122a8:	cmp	x8, x9
  4122ac:	b.cs	4122c4 <__fxstatat@plt+0xf1d4>  // b.hs, b.nlast
  4122b0:	ldur	x8, [x29, #-16]
  4122b4:	ldur	x9, [x29, #-88]
  4122b8:	add	x8, x8, x9
  4122bc:	mov	w10, #0x22                  	// #34
  4122c0:	strb	w10, [x8]
  4122c4:	ldur	x8, [x29, #-88]
  4122c8:	add	x8, x8, #0x1
  4122cc:	stur	x8, [x29, #-88]
  4122d0:	ldur	x8, [x29, #-88]
  4122d4:	ldur	x9, [x29, #-24]
  4122d8:	cmp	x8, x9
  4122dc:	b.cs	4122f4 <__fxstatat@plt+0xf204>  // b.hs, b.nlast
  4122e0:	ldur	x8, [x29, #-16]
  4122e4:	ldur	x9, [x29, #-88]
  4122e8:	add	x8, x8, x9
  4122ec:	mov	w10, #0x22                  	// #34
  4122f0:	strb	w10, [x8]
  4122f4:	ldur	x8, [x29, #-88]
  4122f8:	add	x8, x8, #0x1
  4122fc:	stur	x8, [x29, #-88]
  412300:	ldur	x8, [x29, #-88]
  412304:	ldur	x9, [x29, #-24]
  412308:	cmp	x8, x9
  41230c:	b.cs	412324 <__fxstatat@plt+0xf234>  // b.hs, b.nlast
  412310:	ldur	x8, [x29, #-16]
  412314:	ldur	x9, [x29, #-88]
  412318:	add	x8, x8, x9
  41231c:	mov	w10, #0x3f                  	// #63
  412320:	strb	w10, [x8]
  412324:	ldur	x8, [x29, #-88]
  412328:	add	x8, x8, #0x1
  41232c:	stur	x8, [x29, #-88]
  412330:	b	412334 <__fxstatat@plt+0xf244>
  412334:	b	412338 <__fxstatat@plt+0xf248>
  412338:	b	412a84 <__fxstatat@plt+0xf994>
  41233c:	mov	w8, #0x61                  	// #97
  412340:	sturb	w8, [x29, #-120]
  412344:	b	4123f8 <__fxstatat@plt+0xf308>
  412348:	mov	w8, #0x62                  	// #98
  41234c:	sturb	w8, [x29, #-120]
  412350:	b	4123f8 <__fxstatat@plt+0xf308>
  412354:	mov	w8, #0x66                  	// #102
  412358:	sturb	w8, [x29, #-120]
  41235c:	b	4123f8 <__fxstatat@plt+0xf308>
  412360:	mov	w8, #0x6e                  	// #110
  412364:	sturb	w8, [x29, #-120]
  412368:	b	4123dc <__fxstatat@plt+0xf2ec>
  41236c:	mov	w8, #0x72                  	// #114
  412370:	sturb	w8, [x29, #-120]
  412374:	b	4123dc <__fxstatat@plt+0xf2ec>
  412378:	mov	w8, #0x74                  	// #116
  41237c:	sturb	w8, [x29, #-120]
  412380:	b	4123dc <__fxstatat@plt+0xf2ec>
  412384:	mov	w8, #0x76                  	// #118
  412388:	sturb	w8, [x29, #-120]
  41238c:	b	4123f8 <__fxstatat@plt+0xf308>
  412390:	ldurb	w8, [x29, #-119]
  412394:	sturb	w8, [x29, #-120]
  412398:	ldur	w8, [x29, #-44]
  41239c:	cmp	w8, #0x2
  4123a0:	b.ne	4123b8 <__fxstatat@plt+0xf2c8>  // b.any
  4123a4:	ldurb	w8, [x29, #-115]
  4123a8:	tbnz	w8, #0, 4123b0 <__fxstatat@plt+0xf2c0>
  4123ac:	b	4123b4 <__fxstatat@plt+0xf2c4>
  4123b0:	b	412dec <__fxstatat@plt+0xfcfc>
  4123b4:	b	412be8 <__fxstatat@plt+0xfaf8>
  4123b8:	ldurb	w8, [x29, #-113]
  4123bc:	tbnz	w8, #0, 4123c4 <__fxstatat@plt+0xf2d4>
  4123c0:	b	4123dc <__fxstatat@plt+0xf2ec>
  4123c4:	ldurb	w8, [x29, #-115]
  4123c8:	tbnz	w8, #0, 4123d0 <__fxstatat@plt+0xf2e0>
  4123cc:	b	4123dc <__fxstatat@plt+0xf2ec>
  4123d0:	ldur	x8, [x29, #-112]
  4123d4:	cbz	x8, 4123dc <__fxstatat@plt+0xf2ec>
  4123d8:	b	412be8 <__fxstatat@plt+0xfaf8>
  4123dc:	ldur	w8, [x29, #-44]
  4123e0:	cmp	w8, #0x2
  4123e4:	b.ne	4123f8 <__fxstatat@plt+0xf308>  // b.any
  4123e8:	ldurb	w8, [x29, #-115]
  4123ec:	tbnz	w8, #0, 4123f4 <__fxstatat@plt+0xf304>
  4123f0:	b	4123f8 <__fxstatat@plt+0xf308>
  4123f4:	b	412dec <__fxstatat@plt+0xfcfc>
  4123f8:	ldurb	w8, [x29, #-113]
  4123fc:	tbnz	w8, #0, 412404 <__fxstatat@plt+0xf314>
  412400:	b	412410 <__fxstatat@plt+0xf320>
  412404:	ldurb	w8, [x29, #-120]
  412408:	sturb	w8, [x29, #-119]
  41240c:	b	412af4 <__fxstatat@plt+0xfa04>
  412410:	b	412a84 <__fxstatat@plt+0xf994>
  412414:	ldur	x8, [x29, #-40]
  412418:	mov	x9, #0xffffffffffffffff    	// #-1
  41241c:	cmp	x8, x9
  412420:	b.ne	412434 <__fxstatat@plt+0xf344>  // b.any
  412424:	ldur	x8, [x29, #-32]
  412428:	ldrb	w9, [x8, #1]
  41242c:	cbz	w9, 412444 <__fxstatat@plt+0xf354>
  412430:	b	412440 <__fxstatat@plt+0xf350>
  412434:	ldur	x8, [x29, #-40]
  412438:	cmp	x8, #0x1
  41243c:	b.eq	412444 <__fxstatat@plt+0xf354>  // b.none
  412440:	b	412a84 <__fxstatat@plt+0xf994>
  412444:	ldur	x8, [x29, #-80]
  412448:	cbz	x8, 412450 <__fxstatat@plt+0xf360>
  41244c:	b	412a84 <__fxstatat@plt+0xf994>
  412450:	mov	w8, #0x1                   	// #1
  412454:	sturb	w8, [x29, #-123]
  412458:	ldur	w8, [x29, #-44]
  41245c:	cmp	w8, #0x2
  412460:	b.ne	412474 <__fxstatat@plt+0xf384>  // b.any
  412464:	ldurb	w8, [x29, #-115]
  412468:	tbnz	w8, #0, 412470 <__fxstatat@plt+0xf380>
  41246c:	b	412474 <__fxstatat@plt+0xf384>
  412470:	b	412dec <__fxstatat@plt+0xfcfc>
  412474:	b	412a84 <__fxstatat@plt+0xf994>
  412478:	mov	w8, #0x1                   	// #1
  41247c:	sturb	w8, [x29, #-117]
  412480:	sturb	w8, [x29, #-123]
  412484:	ldur	w8, [x29, #-44]
  412488:	cmp	w8, #0x2
  41248c:	b.ne	412554 <__fxstatat@plt+0xf464>  // b.any
  412490:	ldurb	w8, [x29, #-115]
  412494:	tbnz	w8, #0, 41249c <__fxstatat@plt+0xf3ac>
  412498:	b	4124a0 <__fxstatat@plt+0xf3b0>
  41249c:	b	412dec <__fxstatat@plt+0xfcfc>
  4124a0:	ldur	x8, [x29, #-24]
  4124a4:	cbz	x8, 4124bc <__fxstatat@plt+0xf3cc>
  4124a8:	ldur	x8, [x29, #-96]
  4124ac:	cbnz	x8, 4124bc <__fxstatat@plt+0xf3cc>
  4124b0:	ldur	x8, [x29, #-24]
  4124b4:	stur	x8, [x29, #-96]
  4124b8:	stur	xzr, [x29, #-24]
  4124bc:	ldur	x8, [x29, #-88]
  4124c0:	ldur	x9, [x29, #-24]
  4124c4:	cmp	x8, x9
  4124c8:	b.cs	4124e0 <__fxstatat@plt+0xf3f0>  // b.hs, b.nlast
  4124cc:	ldur	x8, [x29, #-16]
  4124d0:	ldur	x9, [x29, #-88]
  4124d4:	add	x8, x8, x9
  4124d8:	mov	w10, #0x27                  	// #39
  4124dc:	strb	w10, [x8]
  4124e0:	ldur	x8, [x29, #-88]
  4124e4:	add	x8, x8, #0x1
  4124e8:	stur	x8, [x29, #-88]
  4124ec:	ldur	x8, [x29, #-88]
  4124f0:	ldur	x9, [x29, #-24]
  4124f4:	cmp	x8, x9
  4124f8:	b.cs	412510 <__fxstatat@plt+0xf420>  // b.hs, b.nlast
  4124fc:	ldur	x8, [x29, #-16]
  412500:	ldur	x9, [x29, #-88]
  412504:	add	x8, x8, x9
  412508:	mov	w10, #0x5c                  	// #92
  41250c:	strb	w10, [x8]
  412510:	ldur	x8, [x29, #-88]
  412514:	add	x8, x8, #0x1
  412518:	stur	x8, [x29, #-88]
  41251c:	ldur	x8, [x29, #-88]
  412520:	ldur	x9, [x29, #-24]
  412524:	cmp	x8, x9
  412528:	b.cs	412540 <__fxstatat@plt+0xf450>  // b.hs, b.nlast
  41252c:	ldur	x8, [x29, #-16]
  412530:	ldur	x9, [x29, #-88]
  412534:	add	x8, x8, x9
  412538:	mov	w10, #0x27                  	// #39
  41253c:	strb	w10, [x8]
  412540:	ldur	x8, [x29, #-88]
  412544:	add	x8, x8, #0x1
  412548:	stur	x8, [x29, #-88]
  41254c:	mov	w8, #0x0                   	// #0
  412550:	sturb	w8, [x29, #-116]
  412554:	b	412a84 <__fxstatat@plt+0xf994>
  412558:	mov	w8, #0x1                   	// #1
  41255c:	sturb	w8, [x29, #-123]
  412560:	b	412a84 <__fxstatat@plt+0xf994>
  412564:	ldurb	w8, [x29, #-114]
  412568:	tbnz	w8, #0, 412570 <__fxstatat@plt+0xf480>
  41256c:	b	41259c <__fxstatat@plt+0xf4ac>
  412570:	mov	x8, #0x1                   	// #1
  412574:	str	x8, [sp, #136]
  412578:	bl	402da0 <__ctype_b_loc@plt>
  41257c:	ldr	x8, [x0]
  412580:	ldurb	w9, [x29, #-119]
  412584:	ldrh	w9, [x8, w9, sxtw #1]
  412588:	tst	w9, #0x4000
  41258c:	cset	w9, ne  // ne = any
  412590:	and	w9, w9, #0x1
  412594:	strb	w9, [sp, #135]
  412598:	b	412788 <__fxstatat@plt+0xf698>
  41259c:	str	xzr, [sp, #120]
  4125a0:	str	xzr, [sp, #136]
  4125a4:	mov	w8, #0x1                   	// #1
  4125a8:	strb	w8, [sp, #135]
  4125ac:	ldur	x9, [x29, #-40]
  4125b0:	mov	x10, #0xffffffffffffffff    	// #-1
  4125b4:	cmp	x9, x10
  4125b8:	b.ne	4125c8 <__fxstatat@plt+0xf4d8>  // b.any
  4125bc:	ldur	x0, [x29, #-32]
  4125c0:	bl	402920 <strlen@plt>
  4125c4:	stur	x0, [x29, #-40]
  4125c8:	ldur	x8, [x29, #-32]
  4125cc:	ldur	x9, [x29, #-80]
  4125d0:	ldr	x10, [sp, #136]
  4125d4:	add	x9, x9, x10
  4125d8:	add	x1, x8, x9
  4125dc:	ldur	x8, [x29, #-40]
  4125e0:	ldur	x9, [x29, #-80]
  4125e4:	ldr	x10, [sp, #136]
  4125e8:	add	x9, x9, x10
  4125ec:	subs	x2, x8, x9
  4125f0:	add	x0, sp, #0x74
  4125f4:	add	x3, sp, #0x78
  4125f8:	bl	41b0b8 <__fxstatat@plt+0x17fc8>
  4125fc:	str	x0, [sp, #104]
  412600:	ldr	x8, [sp, #104]
  412604:	cbnz	x8, 41260c <__fxstatat@plt+0xf51c>
  412608:	b	412788 <__fxstatat@plt+0xf698>
  41260c:	ldr	x8, [sp, #104]
  412610:	mov	x9, #0xffffffffffffffff    	// #-1
  412614:	cmp	x8, x9
  412618:	b.ne	412628 <__fxstatat@plt+0xf538>  // b.any
  41261c:	mov	w8, #0x0                   	// #0
  412620:	strb	w8, [sp, #135]
  412624:	b	412788 <__fxstatat@plt+0xf698>
  412628:	ldr	x8, [sp, #104]
  41262c:	mov	x9, #0xfffffffffffffffe    	// #-2
  412630:	cmp	x8, x9
  412634:	b.ne	4126a0 <__fxstatat@plt+0xf5b0>  // b.any
  412638:	mov	w8, #0x0                   	// #0
  41263c:	strb	w8, [sp, #135]
  412640:	ldur	x8, [x29, #-80]
  412644:	ldr	x9, [sp, #136]
  412648:	add	x8, x8, x9
  41264c:	ldur	x9, [x29, #-40]
  412650:	mov	w10, #0x0                   	// #0
  412654:	cmp	x8, x9
  412658:	str	w10, [sp, #20]
  41265c:	b.cs	412680 <__fxstatat@plt+0xf590>  // b.hs, b.nlast
  412660:	ldur	x8, [x29, #-32]
  412664:	ldur	x9, [x29, #-80]
  412668:	ldr	x10, [sp, #136]
  41266c:	add	x9, x9, x10
  412670:	ldrb	w11, [x8, x9]
  412674:	cmp	w11, #0x0
  412678:	cset	w11, ne  // ne = any
  41267c:	str	w11, [sp, #20]
  412680:	ldr	w8, [sp, #20]
  412684:	tbnz	w8, #0, 41268c <__fxstatat@plt+0xf59c>
  412688:	b	41269c <__fxstatat@plt+0xf5ac>
  41268c:	ldr	x8, [sp, #136]
  412690:	add	x8, x8, #0x1
  412694:	str	x8, [sp, #136]
  412698:	b	412640 <__fxstatat@plt+0xf550>
  41269c:	b	412788 <__fxstatat@plt+0xf698>
  4126a0:	ldurb	w8, [x29, #-115]
  4126a4:	tbnz	w8, #0, 4126ac <__fxstatat@plt+0xf5bc>
  4126a8:	b	41274c <__fxstatat@plt+0xf65c>
  4126ac:	ldur	w8, [x29, #-44]
  4126b0:	cmp	w8, #0x2
  4126b4:	b.ne	41274c <__fxstatat@plt+0xf65c>  // b.any
  4126b8:	mov	x8, #0x1                   	// #1
  4126bc:	str	x8, [sp, #96]
  4126c0:	ldr	x8, [sp, #96]
  4126c4:	ldr	x9, [sp, #104]
  4126c8:	cmp	x8, x9
  4126cc:	b.cs	41274c <__fxstatat@plt+0xf65c>  // b.hs, b.nlast
  4126d0:	ldur	x8, [x29, #-32]
  4126d4:	ldur	x9, [x29, #-80]
  4126d8:	ldr	x10, [sp, #136]
  4126dc:	add	x9, x9, x10
  4126e0:	ldr	x10, [sp, #96]
  4126e4:	add	x9, x9, x10
  4126e8:	ldrb	w11, [x8, x9]
  4126ec:	subs	w12, w11, #0x5b
  4126f0:	cmp	w12, #0x1
  4126f4:	str	w11, [sp, #16]
  4126f8:	b.ls	412738 <__fxstatat@plt+0xf648>  // b.plast
  4126fc:	b	412700 <__fxstatat@plt+0xf610>
  412700:	ldr	w8, [sp, #16]
  412704:	cmp	w8, #0x5e
  412708:	b.eq	412738 <__fxstatat@plt+0xf648>  // b.none
  41270c:	b	412710 <__fxstatat@plt+0xf620>
  412710:	ldr	w8, [sp, #16]
  412714:	cmp	w8, #0x60
  412718:	b.eq	412738 <__fxstatat@plt+0xf648>  // b.none
  41271c:	b	412720 <__fxstatat@plt+0xf630>
  412720:	ldr	w8, [sp, #16]
  412724:	cmp	w8, #0x7c
  412728:	cset	w9, eq  // eq = none
  41272c:	eor	w9, w9, #0x1
  412730:	tbnz	w9, #0, 41273c <__fxstatat@plt+0xf64c>
  412734:	b	412738 <__fxstatat@plt+0xf648>
  412738:	b	412dec <__fxstatat@plt+0xfcfc>
  41273c:	ldr	x8, [sp, #96]
  412740:	add	x8, x8, #0x1
  412744:	str	x8, [sp, #96]
  412748:	b	4126c0 <__fxstatat@plt+0xf5d0>
  41274c:	ldr	w0, [sp, #116]
  412750:	bl	402fd0 <iswprint@plt>
  412754:	cbnz	w0, 412760 <__fxstatat@plt+0xf670>
  412758:	mov	w8, #0x0                   	// #0
  41275c:	strb	w8, [sp, #135]
  412760:	ldr	x8, [sp, #104]
  412764:	ldr	x9, [sp, #136]
  412768:	add	x8, x9, x8
  41276c:	str	x8, [sp, #136]
  412770:	add	x0, sp, #0x78
  412774:	bl	402d20 <mbsinit@plt>
  412778:	cmp	w0, #0x0
  41277c:	cset	w8, ne  // ne = any
  412780:	eor	w8, w8, #0x1
  412784:	tbnz	w8, #0, 4125c8 <__fxstatat@plt+0xf4d8>
  412788:	ldrb	w8, [sp, #135]
  41278c:	and	w8, w8, #0x1
  412790:	sturb	w8, [x29, #-123]
  412794:	ldr	x9, [sp, #136]
  412798:	mov	x10, #0x1                   	// #1
  41279c:	cmp	x10, x9
  4127a0:	b.cc	4127b8 <__fxstatat@plt+0xf6c8>  // b.lo, b.ul, b.last
  4127a4:	ldurb	w8, [x29, #-113]
  4127a8:	tbnz	w8, #0, 4127b0 <__fxstatat@plt+0xf6c0>
  4127ac:	b	412a84 <__fxstatat@plt+0xf994>
  4127b0:	ldrb	w8, [sp, #135]
  4127b4:	tbnz	w8, #0, 412a84 <__fxstatat@plt+0xf994>
  4127b8:	ldur	x8, [x29, #-80]
  4127bc:	ldr	x9, [sp, #136]
  4127c0:	add	x8, x8, x9
  4127c4:	str	x8, [sp, #88]
  4127c8:	ldurb	w8, [x29, #-113]
  4127cc:	tbnz	w8, #0, 4127d4 <__fxstatat@plt+0xf6e4>
  4127d0:	b	412958 <__fxstatat@plt+0xf868>
  4127d4:	ldrb	w8, [sp, #135]
  4127d8:	tbnz	w8, #0, 412958 <__fxstatat@plt+0xf868>
  4127dc:	ldurb	w8, [x29, #-115]
  4127e0:	tbnz	w8, #0, 4127e8 <__fxstatat@plt+0xf6f8>
  4127e4:	b	4127ec <__fxstatat@plt+0xf6fc>
  4127e8:	b	412dec <__fxstatat@plt+0xfcfc>
  4127ec:	mov	w8, #0x1                   	// #1
  4127f0:	sturb	w8, [x29, #-122]
  4127f4:	ldur	w8, [x29, #-44]
  4127f8:	cmp	w8, #0x2
  4127fc:	b.ne	4128a0 <__fxstatat@plt+0xf7b0>  // b.any
  412800:	ldurb	w8, [x29, #-116]
  412804:	tbnz	w8, #0, 4128a0 <__fxstatat@plt+0xf7b0>
  412808:	ldur	x8, [x29, #-88]
  41280c:	ldur	x9, [x29, #-24]
  412810:	cmp	x8, x9
  412814:	b.cs	41282c <__fxstatat@plt+0xf73c>  // b.hs, b.nlast
  412818:	ldur	x8, [x29, #-16]
  41281c:	ldur	x9, [x29, #-88]
  412820:	add	x8, x8, x9
  412824:	mov	w10, #0x27                  	// #39
  412828:	strb	w10, [x8]
  41282c:	ldur	x8, [x29, #-88]
  412830:	add	x8, x8, #0x1
  412834:	stur	x8, [x29, #-88]
  412838:	ldur	x8, [x29, #-88]
  41283c:	ldur	x9, [x29, #-24]
  412840:	cmp	x8, x9
  412844:	b.cs	41285c <__fxstatat@plt+0xf76c>  // b.hs, b.nlast
  412848:	ldur	x8, [x29, #-16]
  41284c:	ldur	x9, [x29, #-88]
  412850:	add	x8, x8, x9
  412854:	mov	w10, #0x24                  	// #36
  412858:	strb	w10, [x8]
  41285c:	ldur	x8, [x29, #-88]
  412860:	add	x8, x8, #0x1
  412864:	stur	x8, [x29, #-88]
  412868:	ldur	x8, [x29, #-88]
  41286c:	ldur	x9, [x29, #-24]
  412870:	cmp	x8, x9
  412874:	b.cs	41288c <__fxstatat@plt+0xf79c>  // b.hs, b.nlast
  412878:	ldur	x8, [x29, #-16]
  41287c:	ldur	x9, [x29, #-88]
  412880:	add	x8, x8, x9
  412884:	mov	w10, #0x27                  	// #39
  412888:	strb	w10, [x8]
  41288c:	ldur	x8, [x29, #-88]
  412890:	add	x8, x8, #0x1
  412894:	stur	x8, [x29, #-88]
  412898:	mov	w8, #0x1                   	// #1
  41289c:	sturb	w8, [x29, #-116]
  4128a0:	ldur	x8, [x29, #-88]
  4128a4:	ldur	x9, [x29, #-24]
  4128a8:	cmp	x8, x9
  4128ac:	b.cs	4128c4 <__fxstatat@plt+0xf7d4>  // b.hs, b.nlast
  4128b0:	ldur	x8, [x29, #-16]
  4128b4:	ldur	x9, [x29, #-88]
  4128b8:	add	x8, x8, x9
  4128bc:	mov	w10, #0x5c                  	// #92
  4128c0:	strb	w10, [x8]
  4128c4:	ldur	x8, [x29, #-88]
  4128c8:	add	x8, x8, #0x1
  4128cc:	stur	x8, [x29, #-88]
  4128d0:	ldur	x8, [x29, #-88]
  4128d4:	ldur	x9, [x29, #-24]
  4128d8:	cmp	x8, x9
  4128dc:	b.cs	4128fc <__fxstatat@plt+0xf80c>  // b.hs, b.nlast
  4128e0:	ldurb	w8, [x29, #-119]
  4128e4:	asr	w8, w8, #6
  4128e8:	add	w8, w8, #0x30
  4128ec:	ldur	x9, [x29, #-16]
  4128f0:	ldur	x10, [x29, #-88]
  4128f4:	add	x9, x9, x10
  4128f8:	strb	w8, [x9]
  4128fc:	ldur	x8, [x29, #-88]
  412900:	add	x8, x8, #0x1
  412904:	stur	x8, [x29, #-88]
  412908:	ldur	x8, [x29, #-88]
  41290c:	ldur	x9, [x29, #-24]
  412910:	cmp	x8, x9
  412914:	b.cs	412938 <__fxstatat@plt+0xf848>  // b.hs, b.nlast
  412918:	ldurb	w8, [x29, #-119]
  41291c:	asr	w8, w8, #3
  412920:	and	w8, w8, #0x7
  412924:	add	w8, w8, #0x30
  412928:	ldur	x9, [x29, #-16]
  41292c:	ldur	x10, [x29, #-88]
  412930:	add	x9, x9, x10
  412934:	strb	w8, [x9]
  412938:	ldur	x8, [x29, #-88]
  41293c:	add	x8, x8, #0x1
  412940:	stur	x8, [x29, #-88]
  412944:	ldurb	w8, [x29, #-119]
  412948:	and	w8, w8, #0x7
  41294c:	add	w8, w8, #0x30
  412950:	sturb	w8, [x29, #-119]
  412954:	b	41299c <__fxstatat@plt+0xf8ac>
  412958:	ldurb	w8, [x29, #-121]
  41295c:	tbnz	w8, #0, 412964 <__fxstatat@plt+0xf874>
  412960:	b	41299c <__fxstatat@plt+0xf8ac>
  412964:	ldur	x8, [x29, #-88]
  412968:	ldur	x9, [x29, #-24]
  41296c:	cmp	x8, x9
  412970:	b.cs	412988 <__fxstatat@plt+0xf898>  // b.hs, b.nlast
  412974:	ldur	x8, [x29, #-16]
  412978:	ldur	x9, [x29, #-88]
  41297c:	add	x8, x8, x9
  412980:	mov	w10, #0x5c                  	// #92
  412984:	strb	w10, [x8]
  412988:	ldur	x8, [x29, #-88]
  41298c:	add	x8, x8, #0x1
  412990:	stur	x8, [x29, #-88]
  412994:	mov	w8, #0x0                   	// #0
  412998:	sturb	w8, [x29, #-121]
  41299c:	ldr	x8, [sp, #88]
  4129a0:	ldur	x9, [x29, #-80]
  4129a4:	add	x9, x9, #0x1
  4129a8:	cmp	x8, x9
  4129ac:	b.hi	4129b4 <__fxstatat@plt+0xf8c4>  // b.pmore
  4129b0:	b	412a80 <__fxstatat@plt+0xf990>
  4129b4:	ldurb	w8, [x29, #-116]
  4129b8:	tbnz	w8, #0, 4129c0 <__fxstatat@plt+0xf8d0>
  4129bc:	b	412a30 <__fxstatat@plt+0xf940>
  4129c0:	ldurb	w8, [x29, #-122]
  4129c4:	tbnz	w8, #0, 412a30 <__fxstatat@plt+0xf940>
  4129c8:	ldur	x8, [x29, #-88]
  4129cc:	ldur	x9, [x29, #-24]
  4129d0:	cmp	x8, x9
  4129d4:	b.cs	4129ec <__fxstatat@plt+0xf8fc>  // b.hs, b.nlast
  4129d8:	ldur	x8, [x29, #-16]
  4129dc:	ldur	x9, [x29, #-88]
  4129e0:	add	x8, x8, x9
  4129e4:	mov	w10, #0x27                  	// #39
  4129e8:	strb	w10, [x8]
  4129ec:	ldur	x8, [x29, #-88]
  4129f0:	add	x8, x8, #0x1
  4129f4:	stur	x8, [x29, #-88]
  4129f8:	ldur	x8, [x29, #-88]
  4129fc:	ldur	x9, [x29, #-24]
  412a00:	cmp	x8, x9
  412a04:	b.cs	412a1c <__fxstatat@plt+0xf92c>  // b.hs, b.nlast
  412a08:	ldur	x8, [x29, #-16]
  412a0c:	ldur	x9, [x29, #-88]
  412a10:	add	x8, x8, x9
  412a14:	mov	w10, #0x27                  	// #39
  412a18:	strb	w10, [x8]
  412a1c:	ldur	x8, [x29, #-88]
  412a20:	add	x8, x8, #0x1
  412a24:	stur	x8, [x29, #-88]
  412a28:	mov	w8, #0x0                   	// #0
  412a2c:	sturb	w8, [x29, #-116]
  412a30:	ldur	x8, [x29, #-88]
  412a34:	ldur	x9, [x29, #-24]
  412a38:	cmp	x8, x9
  412a3c:	b.cs	412a54 <__fxstatat@plt+0xf964>  // b.hs, b.nlast
  412a40:	ldurb	w8, [x29, #-119]
  412a44:	ldur	x9, [x29, #-16]
  412a48:	ldur	x10, [x29, #-88]
  412a4c:	add	x9, x9, x10
  412a50:	strb	w8, [x9]
  412a54:	ldur	x8, [x29, #-88]
  412a58:	add	x8, x8, #0x1
  412a5c:	stur	x8, [x29, #-88]
  412a60:	ldur	x8, [x29, #-32]
  412a64:	ldur	x9, [x29, #-80]
  412a68:	add	x9, x9, #0x1
  412a6c:	stur	x9, [x29, #-80]
  412a70:	add	x8, x8, x9
  412a74:	ldrb	w10, [x8]
  412a78:	sturb	w10, [x29, #-119]
  412a7c:	b	4127c8 <__fxstatat@plt+0xf6d8>
  412a80:	b	412be8 <__fxstatat@plt+0xfaf8>
  412a84:	ldurb	w8, [x29, #-113]
  412a88:	tbnz	w8, #0, 412a90 <__fxstatat@plt+0xf9a0>
  412a8c:	b	412a9c <__fxstatat@plt+0xf9ac>
  412a90:	ldur	w8, [x29, #-44]
  412a94:	cmp	w8, #0x2
  412a98:	b.ne	412aa8 <__fxstatat@plt+0xf9b8>  // b.any
  412a9c:	ldurb	w8, [x29, #-115]
  412aa0:	tbnz	w8, #0, 412aa8 <__fxstatat@plt+0xf9b8>
  412aa4:	b	412ae8 <__fxstatat@plt+0xf9f8>
  412aa8:	ldur	x8, [x29, #-56]
  412aac:	cbz	x8, 412ae8 <__fxstatat@plt+0xf9f8>
  412ab0:	ldur	x8, [x29, #-56]
  412ab4:	ldurb	w9, [x29, #-119]
  412ab8:	mov	w10, w9
  412abc:	mov	x11, #0x20                  	// #32
  412ac0:	udiv	x10, x10, x11
  412ac4:	ldr	w9, [x8, x10, lsl #2]
  412ac8:	ldurb	w12, [x29, #-119]
  412acc:	mov	w8, w12
  412ad0:	udiv	x10, x8, x11
  412ad4:	mul	x10, x10, x11
  412ad8:	subs	x8, x8, x10
  412adc:	lsr	w8, w9, w8
  412ae0:	and	w8, w8, #0x1
  412ae4:	cbnz	w8, 412af4 <__fxstatat@plt+0xfa04>
  412ae8:	ldurb	w8, [x29, #-121]
  412aec:	tbnz	w8, #0, 412af4 <__fxstatat@plt+0xfa04>
  412af0:	b	412be8 <__fxstatat@plt+0xfaf8>
  412af4:	ldurb	w8, [x29, #-115]
  412af8:	tbnz	w8, #0, 412b00 <__fxstatat@plt+0xfa10>
  412afc:	b	412b04 <__fxstatat@plt+0xfa14>
  412b00:	b	412dec <__fxstatat@plt+0xfcfc>
  412b04:	mov	w8, #0x1                   	// #1
  412b08:	sturb	w8, [x29, #-122]
  412b0c:	ldur	w8, [x29, #-44]
  412b10:	cmp	w8, #0x2
  412b14:	b.ne	412bb8 <__fxstatat@plt+0xfac8>  // b.any
  412b18:	ldurb	w8, [x29, #-116]
  412b1c:	tbnz	w8, #0, 412bb8 <__fxstatat@plt+0xfac8>
  412b20:	ldur	x8, [x29, #-88]
  412b24:	ldur	x9, [x29, #-24]
  412b28:	cmp	x8, x9
  412b2c:	b.cs	412b44 <__fxstatat@plt+0xfa54>  // b.hs, b.nlast
  412b30:	ldur	x8, [x29, #-16]
  412b34:	ldur	x9, [x29, #-88]
  412b38:	add	x8, x8, x9
  412b3c:	mov	w10, #0x27                  	// #39
  412b40:	strb	w10, [x8]
  412b44:	ldur	x8, [x29, #-88]
  412b48:	add	x8, x8, #0x1
  412b4c:	stur	x8, [x29, #-88]
  412b50:	ldur	x8, [x29, #-88]
  412b54:	ldur	x9, [x29, #-24]
  412b58:	cmp	x8, x9
  412b5c:	b.cs	412b74 <__fxstatat@plt+0xfa84>  // b.hs, b.nlast
  412b60:	ldur	x8, [x29, #-16]
  412b64:	ldur	x9, [x29, #-88]
  412b68:	add	x8, x8, x9
  412b6c:	mov	w10, #0x24                  	// #36
  412b70:	strb	w10, [x8]
  412b74:	ldur	x8, [x29, #-88]
  412b78:	add	x8, x8, #0x1
  412b7c:	stur	x8, [x29, #-88]
  412b80:	ldur	x8, [x29, #-88]
  412b84:	ldur	x9, [x29, #-24]
  412b88:	cmp	x8, x9
  412b8c:	b.cs	412ba4 <__fxstatat@plt+0xfab4>  // b.hs, b.nlast
  412b90:	ldur	x8, [x29, #-16]
  412b94:	ldur	x9, [x29, #-88]
  412b98:	add	x8, x8, x9
  412b9c:	mov	w10, #0x27                  	// #39
  412ba0:	strb	w10, [x8]
  412ba4:	ldur	x8, [x29, #-88]
  412ba8:	add	x8, x8, #0x1
  412bac:	stur	x8, [x29, #-88]
  412bb0:	mov	w8, #0x1                   	// #1
  412bb4:	sturb	w8, [x29, #-116]
  412bb8:	ldur	x8, [x29, #-88]
  412bbc:	ldur	x9, [x29, #-24]
  412bc0:	cmp	x8, x9
  412bc4:	b.cs	412bdc <__fxstatat@plt+0xfaec>  // b.hs, b.nlast
  412bc8:	ldur	x8, [x29, #-16]
  412bcc:	ldur	x9, [x29, #-88]
  412bd0:	add	x8, x8, x9
  412bd4:	mov	w10, #0x5c                  	// #92
  412bd8:	strb	w10, [x8]
  412bdc:	ldur	x8, [x29, #-88]
  412be0:	add	x8, x8, #0x1
  412be4:	stur	x8, [x29, #-88]
  412be8:	ldurb	w8, [x29, #-116]
  412bec:	tbnz	w8, #0, 412bf4 <__fxstatat@plt+0xfb04>
  412bf0:	b	412c64 <__fxstatat@plt+0xfb74>
  412bf4:	ldurb	w8, [x29, #-122]
  412bf8:	tbnz	w8, #0, 412c64 <__fxstatat@plt+0xfb74>
  412bfc:	ldur	x8, [x29, #-88]
  412c00:	ldur	x9, [x29, #-24]
  412c04:	cmp	x8, x9
  412c08:	b.cs	412c20 <__fxstatat@plt+0xfb30>  // b.hs, b.nlast
  412c0c:	ldur	x8, [x29, #-16]
  412c10:	ldur	x9, [x29, #-88]
  412c14:	add	x8, x8, x9
  412c18:	mov	w10, #0x27                  	// #39
  412c1c:	strb	w10, [x8]
  412c20:	ldur	x8, [x29, #-88]
  412c24:	add	x8, x8, #0x1
  412c28:	stur	x8, [x29, #-88]
  412c2c:	ldur	x8, [x29, #-88]
  412c30:	ldur	x9, [x29, #-24]
  412c34:	cmp	x8, x9
  412c38:	b.cs	412c50 <__fxstatat@plt+0xfb60>  // b.hs, b.nlast
  412c3c:	ldur	x8, [x29, #-16]
  412c40:	ldur	x9, [x29, #-88]
  412c44:	add	x8, x8, x9
  412c48:	mov	w10, #0x27                  	// #39
  412c4c:	strb	w10, [x8]
  412c50:	ldur	x8, [x29, #-88]
  412c54:	add	x8, x8, #0x1
  412c58:	stur	x8, [x29, #-88]
  412c5c:	mov	w8, #0x0                   	// #0
  412c60:	sturb	w8, [x29, #-116]
  412c64:	ldur	x8, [x29, #-88]
  412c68:	ldur	x9, [x29, #-24]
  412c6c:	cmp	x8, x9
  412c70:	b.cs	412c88 <__fxstatat@plt+0xfb98>  // b.hs, b.nlast
  412c74:	ldurb	w8, [x29, #-119]
  412c78:	ldur	x9, [x29, #-16]
  412c7c:	ldur	x10, [x29, #-88]
  412c80:	add	x9, x9, x10
  412c84:	strb	w8, [x9]
  412c88:	ldur	x8, [x29, #-88]
  412c8c:	add	x8, x8, #0x1
  412c90:	stur	x8, [x29, #-88]
  412c94:	ldurb	w8, [x29, #-123]
  412c98:	tbnz	w8, #0, 412ca4 <__fxstatat@plt+0xfbb4>
  412c9c:	mov	w8, #0x0                   	// #0
  412ca0:	sturb	w8, [x29, #-118]
  412ca4:	ldur	x8, [x29, #-80]
  412ca8:	add	x8, x8, #0x1
  412cac:	stur	x8, [x29, #-80]
  412cb0:	b	411e20 <__fxstatat@plt+0xed30>
  412cb4:	ldur	x8, [x29, #-88]
  412cb8:	cbnz	x8, 412cd8 <__fxstatat@plt+0xfbe8>
  412cbc:	ldur	w8, [x29, #-44]
  412cc0:	cmp	w8, #0x2
  412cc4:	b.ne	412cd8 <__fxstatat@plt+0xfbe8>  // b.any
  412cc8:	ldurb	w8, [x29, #-115]
  412ccc:	tbnz	w8, #0, 412cd4 <__fxstatat@plt+0xfbe4>
  412cd0:	b	412cd8 <__fxstatat@plt+0xfbe8>
  412cd4:	b	412dec <__fxstatat@plt+0xfcfc>
  412cd8:	ldur	w8, [x29, #-44]
  412cdc:	cmp	w8, #0x2
  412ce0:	b.ne	412d5c <__fxstatat@plt+0xfc6c>  // b.any
  412ce4:	ldurb	w8, [x29, #-115]
  412ce8:	tbnz	w8, #0, 412d5c <__fxstatat@plt+0xfc6c>
  412cec:	ldurb	w8, [x29, #-117]
  412cf0:	tbnz	w8, #0, 412cf8 <__fxstatat@plt+0xfc08>
  412cf4:	b	412d5c <__fxstatat@plt+0xfc6c>
  412cf8:	ldurb	w8, [x29, #-118]
  412cfc:	tbnz	w8, #0, 412d04 <__fxstatat@plt+0xfc14>
  412d00:	b	412d3c <__fxstatat@plt+0xfc4c>
  412d04:	ldur	x0, [x29, #-16]
  412d08:	ldur	x1, [x29, #-96]
  412d0c:	ldur	x2, [x29, #-32]
  412d10:	ldur	x3, [x29, #-40]
  412d14:	ldur	w5, [x29, #-48]
  412d18:	ldur	x6, [x29, #-56]
  412d1c:	ldur	x7, [x29, #-64]
  412d20:	ldur	x8, [x29, #-72]
  412d24:	mov	w4, #0x5                   	// #5
  412d28:	mov	x9, sp
  412d2c:	str	x8, [x9]
  412d30:	bl	411b88 <__fxstatat@plt+0xea98>
  412d34:	stur	x0, [x29, #-8]
  412d38:	b	412e48 <__fxstatat@plt+0xfd58>
  412d3c:	ldur	x8, [x29, #-24]
  412d40:	cbnz	x8, 412d5c <__fxstatat@plt+0xfc6c>
  412d44:	ldur	x8, [x29, #-96]
  412d48:	cbz	x8, 412d5c <__fxstatat@plt+0xfc6c>
  412d4c:	ldur	x8, [x29, #-96]
  412d50:	stur	x8, [x29, #-24]
  412d54:	stur	xzr, [x29, #-88]
  412d58:	b	411c30 <__fxstatat@plt+0xeb40>
  412d5c:	ldur	x8, [x29, #-104]
  412d60:	cbz	x8, 412dbc <__fxstatat@plt+0xfccc>
  412d64:	ldurb	w8, [x29, #-115]
  412d68:	tbnz	w8, #0, 412dbc <__fxstatat@plt+0xfccc>
  412d6c:	ldur	x8, [x29, #-104]
  412d70:	ldrb	w9, [x8]
  412d74:	cbz	w9, 412dbc <__fxstatat@plt+0xfccc>
  412d78:	ldur	x8, [x29, #-88]
  412d7c:	ldur	x9, [x29, #-24]
  412d80:	cmp	x8, x9
  412d84:	b.cs	412da0 <__fxstatat@plt+0xfcb0>  // b.hs, b.nlast
  412d88:	ldur	x8, [x29, #-104]
  412d8c:	ldrb	w9, [x8]
  412d90:	ldur	x8, [x29, #-16]
  412d94:	ldur	x10, [x29, #-88]
  412d98:	add	x8, x8, x10
  412d9c:	strb	w9, [x8]
  412da0:	ldur	x8, [x29, #-88]
  412da4:	add	x8, x8, #0x1
  412da8:	stur	x8, [x29, #-88]
  412dac:	ldur	x8, [x29, #-104]
  412db0:	add	x8, x8, #0x1
  412db4:	stur	x8, [x29, #-104]
  412db8:	b	412d6c <__fxstatat@plt+0xfc7c>
  412dbc:	ldur	x8, [x29, #-88]
  412dc0:	ldur	x9, [x29, #-24]
  412dc4:	cmp	x8, x9
  412dc8:	b.cs	412de0 <__fxstatat@plt+0xfcf0>  // b.hs, b.nlast
  412dcc:	ldur	x8, [x29, #-16]
  412dd0:	ldur	x9, [x29, #-88]
  412dd4:	add	x8, x8, x9
  412dd8:	mov	w10, #0x0                   	// #0
  412ddc:	strb	w10, [x8]
  412de0:	ldur	x8, [x29, #-88]
  412de4:	stur	x8, [x29, #-8]
  412de8:	b	412e48 <__fxstatat@plt+0xfd58>
  412dec:	ldur	w8, [x29, #-44]
  412df0:	cmp	w8, #0x2
  412df4:	b.ne	412e0c <__fxstatat@plt+0xfd1c>  // b.any
  412df8:	ldurb	w8, [x29, #-113]
  412dfc:	tbnz	w8, #0, 412e04 <__fxstatat@plt+0xfd14>
  412e00:	b	412e0c <__fxstatat@plt+0xfd1c>
  412e04:	mov	w8, #0x4                   	// #4
  412e08:	stur	w8, [x29, #-44]
  412e0c:	ldur	x0, [x29, #-16]
  412e10:	ldur	x1, [x29, #-24]
  412e14:	ldur	x2, [x29, #-32]
  412e18:	ldur	x3, [x29, #-40]
  412e1c:	ldur	w4, [x29, #-44]
  412e20:	ldur	w8, [x29, #-48]
  412e24:	and	w5, w8, #0xfffffffd
  412e28:	ldur	x7, [x29, #-64]
  412e2c:	ldur	x9, [x29, #-72]
  412e30:	mov	x10, xzr
  412e34:	mov	x6, x10
  412e38:	mov	x10, sp
  412e3c:	str	x9, [x10]
  412e40:	bl	411b88 <__fxstatat@plt+0xea98>
  412e44:	stur	x0, [x29, #-8]
  412e48:	ldur	x0, [x29, #-8]
  412e4c:	ldr	x28, [sp, #288]
  412e50:	ldp	x29, x30, [sp, #272]
  412e54:	add	sp, sp, #0x130
  412e58:	ret
  412e5c:	sub	sp, sp, #0x30
  412e60:	stp	x29, x30, [sp, #32]
  412e64:	add	x29, sp, #0x20
  412e68:	mov	x8, xzr
  412e6c:	stur	x0, [x29, #-8]
  412e70:	str	x1, [sp, #16]
  412e74:	str	x2, [sp, #8]
  412e78:	ldur	x0, [x29, #-8]
  412e7c:	ldr	x1, [sp, #16]
  412e80:	ldr	x3, [sp, #8]
  412e84:	mov	x2, x8
  412e88:	bl	412e98 <__fxstatat@plt+0xfda8>
  412e8c:	ldp	x29, x30, [sp, #32]
  412e90:	add	sp, sp, #0x30
  412e94:	ret
  412e98:	sub	sp, sp, #0x70
  412e9c:	stp	x29, x30, [sp, #96]
  412ea0:	add	x29, sp, #0x60
  412ea4:	stur	x0, [x29, #-8]
  412ea8:	stur	x1, [x29, #-16]
  412eac:	stur	x2, [x29, #-24]
  412eb0:	stur	x3, [x29, #-32]
  412eb4:	ldur	x8, [x29, #-32]
  412eb8:	cbz	x8, 412ec8 <__fxstatat@plt+0xfdd8>
  412ebc:	ldur	x8, [x29, #-32]
  412ec0:	str	x8, [sp, #24]
  412ec4:	b	412ed4 <__fxstatat@plt+0xfde4>
  412ec8:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  412ecc:	add	x8, x8, #0x940
  412ed0:	str	x8, [sp, #24]
  412ed4:	ldr	x8, [sp, #24]
  412ed8:	stur	x8, [x29, #-40]
  412edc:	bl	403030 <__errno_location@plt>
  412ee0:	ldr	w9, [x0]
  412ee4:	stur	w9, [x29, #-44]
  412ee8:	ldur	x8, [x29, #-40]
  412eec:	ldr	w9, [x8, #4]
  412ef0:	ldur	x8, [x29, #-24]
  412ef4:	mov	x10, xzr
  412ef8:	mov	w11, #0x1                   	// #1
  412efc:	mov	w12, wzr
  412f00:	cmp	x8, #0x0
  412f04:	csel	w11, w12, w11, ne  // ne = any
  412f08:	orr	w9, w9, w11
  412f0c:	str	w9, [sp, #48]
  412f10:	ldur	x2, [x29, #-8]
  412f14:	ldur	x3, [x29, #-16]
  412f18:	ldur	x8, [x29, #-40]
  412f1c:	ldr	w4, [x8]
  412f20:	ldr	w5, [sp, #48]
  412f24:	ldur	x8, [x29, #-40]
  412f28:	add	x6, x8, #0x8
  412f2c:	ldur	x8, [x29, #-40]
  412f30:	ldr	x7, [x8, #40]
  412f34:	ldur	x8, [x29, #-40]
  412f38:	ldr	x8, [x8, #48]
  412f3c:	mov	x0, x10
  412f40:	mov	x1, x10
  412f44:	mov	x10, sp
  412f48:	str	x8, [x10]
  412f4c:	bl	411b88 <__fxstatat@plt+0xea98>
  412f50:	add	x8, x0, #0x1
  412f54:	str	x8, [sp, #40]
  412f58:	ldr	x0, [sp, #40]
  412f5c:	bl	4170f8 <__fxstatat@plt+0x14008>
  412f60:	str	x0, [sp, #32]
  412f64:	ldr	x0, [sp, #32]
  412f68:	ldr	x1, [sp, #40]
  412f6c:	ldur	x2, [x29, #-8]
  412f70:	ldur	x3, [x29, #-16]
  412f74:	ldur	x8, [x29, #-40]
  412f78:	ldr	w4, [x8]
  412f7c:	ldr	w5, [sp, #48]
  412f80:	ldur	x8, [x29, #-40]
  412f84:	add	x6, x8, #0x8
  412f88:	ldur	x8, [x29, #-40]
  412f8c:	ldr	x7, [x8, #40]
  412f90:	ldur	x8, [x29, #-40]
  412f94:	ldr	x8, [x8, #48]
  412f98:	mov	x10, sp
  412f9c:	str	x8, [x10]
  412fa0:	bl	411b88 <__fxstatat@plt+0xea98>
  412fa4:	ldur	w9, [x29, #-44]
  412fa8:	str	w9, [sp, #20]
  412fac:	bl	403030 <__errno_location@plt>
  412fb0:	ldr	w9, [sp, #20]
  412fb4:	str	w9, [x0]
  412fb8:	ldur	x8, [x29, #-24]
  412fbc:	cbz	x8, 412fd0 <__fxstatat@plt+0xfee0>
  412fc0:	ldr	x8, [sp, #40]
  412fc4:	subs	x8, x8, #0x1
  412fc8:	ldur	x9, [x29, #-24]
  412fcc:	str	x8, [x9]
  412fd0:	ldr	x0, [sp, #32]
  412fd4:	ldp	x29, x30, [sp, #96]
  412fd8:	add	sp, sp, #0x70
  412fdc:	ret
  412fe0:	sub	sp, sp, #0x30
  412fe4:	stp	x29, x30, [sp, #32]
  412fe8:	add	x29, sp, #0x20
  412fec:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  412ff0:	add	x8, x8, #0x440
  412ff4:	mov	w9, #0x1                   	// #1
  412ff8:	adrp	x10, 432000 <__fxstatat@plt+0x2ef10>
  412ffc:	add	x10, x10, #0x450
  413000:	ldr	x8, [x8]
  413004:	stur	x8, [x29, #-8]
  413008:	stur	w9, [x29, #-12]
  41300c:	str	x10, [sp, #8]
  413010:	ldur	w8, [x29, #-12]
  413014:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  413018:	add	x9, x9, #0x448
  41301c:	ldr	w10, [x9]
  413020:	cmp	w8, w10
  413024:	b.ge	413054 <__fxstatat@plt+0xff64>  // b.tcont
  413028:	ldur	x8, [x29, #-8]
  41302c:	ldursw	x9, [x29, #-12]
  413030:	mov	x10, #0x10                  	// #16
  413034:	mul	x9, x10, x9
  413038:	add	x8, x8, x9
  41303c:	ldr	x0, [x8, #8]
  413040:	bl	402e10 <free@plt>
  413044:	ldur	w8, [x29, #-12]
  413048:	add	w8, w8, #0x1
  41304c:	stur	w8, [x29, #-12]
  413050:	b	413010 <__fxstatat@plt+0xff20>
  413054:	ldur	x8, [x29, #-8]
  413058:	ldr	x8, [x8, #8]
  41305c:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  413060:	add	x9, x9, #0x978
  413064:	cmp	x8, x9
  413068:	b.eq	413090 <__fxstatat@plt+0xffa0>  // b.none
  41306c:	ldur	x8, [x29, #-8]
  413070:	ldr	x0, [x8, #8]
  413074:	bl	402e10 <free@plt>
  413078:	mov	x8, #0x100                 	// #256
  41307c:	ldr	x9, [sp, #8]
  413080:	str	x8, [x9]
  413084:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  413088:	add	x8, x8, #0x978
  41308c:	str	x8, [x9, #8]
  413090:	ldur	x8, [x29, #-8]
  413094:	ldr	x9, [sp, #8]
  413098:	cmp	x8, x9
  41309c:	b.eq	4130b8 <__fxstatat@plt+0xffc8>  // b.none
  4130a0:	ldur	x0, [x29, #-8]
  4130a4:	bl	402e10 <free@plt>
  4130a8:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  4130ac:	add	x8, x8, #0x440
  4130b0:	ldr	x9, [sp, #8]
  4130b4:	str	x9, [x8]
  4130b8:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  4130bc:	add	x8, x8, #0x448
  4130c0:	mov	w9, #0x1                   	// #1
  4130c4:	str	w9, [x8]
  4130c8:	ldp	x29, x30, [sp, #32]
  4130cc:	add	sp, sp, #0x30
  4130d0:	ret
  4130d4:	sub	sp, sp, #0x20
  4130d8:	stp	x29, x30, [sp, #16]
  4130dc:	add	x29, sp, #0x10
  4130e0:	mov	x2, #0xffffffffffffffff    	// #-1
  4130e4:	adrp	x3, 432000 <__fxstatat@plt+0x2ef10>
  4130e8:	add	x3, x3, #0x940
  4130ec:	stur	w0, [x29, #-4]
  4130f0:	str	x1, [sp]
  4130f4:	ldur	w0, [x29, #-4]
  4130f8:	ldr	x1, [sp]
  4130fc:	bl	41310c <__fxstatat@plt+0x1001c>
  413100:	ldp	x29, x30, [sp, #16]
  413104:	add	sp, sp, #0x20
  413108:	ret
  41310c:	sub	sp, sp, #0x90
  413110:	stp	x29, x30, [sp, #128]
  413114:	add	x29, sp, #0x80
  413118:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  41311c:	add	x8, x8, #0x440
  413120:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  413124:	add	x9, x9, #0x448
  413128:	stur	w0, [x29, #-4]
  41312c:	stur	x1, [x29, #-16]
  413130:	stur	x2, [x29, #-24]
  413134:	stur	x3, [x29, #-32]
  413138:	str	x8, [sp, #32]
  41313c:	str	x9, [sp, #24]
  413140:	bl	403030 <__errno_location@plt>
  413144:	ldr	w10, [x0]
  413148:	stur	w10, [x29, #-36]
  41314c:	ldr	x8, [sp, #32]
  413150:	ldr	x9, [x8]
  413154:	stur	x9, [x29, #-48]
  413158:	ldur	w10, [x29, #-4]
  41315c:	cmp	w10, #0x0
  413160:	cset	w10, ge  // ge = tcont
  413164:	tbnz	w10, #0, 41316c <__fxstatat@plt+0x1007c>
  413168:	bl	402d00 <abort@plt>
  41316c:	ldr	x8, [sp, #24]
  413170:	ldr	w9, [x8]
  413174:	ldur	w10, [x29, #-4]
  413178:	cmp	w9, w10
  41317c:	b.gt	413270 <__fxstatat@plt+0x10180>
  413180:	ldur	x8, [x29, #-48]
  413184:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  413188:	add	x9, x9, #0x450
  41318c:	cmp	x8, x9
  413190:	cset	w10, eq  // eq = none
  413194:	and	w10, w10, #0x1
  413198:	sturb	w10, [x29, #-49]
  41319c:	mov	w10, #0x7ffffffe            	// #2147483646
  4131a0:	stur	w10, [x29, #-56]
  4131a4:	ldur	w10, [x29, #-56]
  4131a8:	ldur	w11, [x29, #-4]
  4131ac:	cmp	w10, w11
  4131b0:	b.ge	4131b8 <__fxstatat@plt+0x100c8>  // b.tcont
  4131b4:	bl	417254 <__fxstatat@plt+0x14164>
  4131b8:	ldurb	w8, [x29, #-49]
  4131bc:	tbnz	w8, #0, 4131c4 <__fxstatat@plt+0x100d4>
  4131c0:	b	4131d0 <__fxstatat@plt+0x100e0>
  4131c4:	mov	x8, xzr
  4131c8:	str	x8, [sp, #16]
  4131cc:	b	4131d8 <__fxstatat@plt+0x100e8>
  4131d0:	ldur	x8, [x29, #-48]
  4131d4:	str	x8, [sp, #16]
  4131d8:	ldr	x8, [sp, #16]
  4131dc:	ldur	w9, [x29, #-4]
  4131e0:	add	w9, w9, #0x1
  4131e4:	mov	w10, #0x10                  	// #16
  4131e8:	smull	x1, w9, w10
  4131ec:	mov	x0, x8
  4131f0:	bl	416f98 <__fxstatat@plt+0x13ea8>
  4131f4:	stur	x0, [x29, #-48]
  4131f8:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  4131fc:	add	x8, x8, #0x440
  413200:	str	x0, [x8]
  413204:	ldurb	w9, [x29, #-49]
  413208:	tbnz	w9, #0, 413210 <__fxstatat@plt+0x10120>
  41320c:	b	413224 <__fxstatat@plt+0x10134>
  413210:	ldur	x8, [x29, #-48]
  413214:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  413218:	add	x9, x9, #0x450
  41321c:	ldr	q0, [x9]
  413220:	str	q0, [x8]
  413224:	ldur	x8, [x29, #-48]
  413228:	ldr	x9, [sp, #24]
  41322c:	ldrsw	x10, [x9]
  413230:	mov	x11, #0x10                  	// #16
  413234:	mul	x10, x11, x10
  413238:	add	x0, x8, x10
  41323c:	ldur	w12, [x29, #-4]
  413240:	add	w12, w12, #0x1
  413244:	ldr	w13, [x9]
  413248:	subs	w12, w12, w13
  41324c:	mov	w13, #0x10                  	// #16
  413250:	smull	x2, w12, w13
  413254:	mov	w12, wzr
  413258:	mov	w1, w12
  41325c:	bl	402be0 <memset@plt>
  413260:	ldur	w12, [x29, #-4]
  413264:	add	w12, w12, #0x1
  413268:	ldr	x8, [sp, #24]
  41326c:	str	w12, [x8]
  413270:	ldur	x8, [x29, #-48]
  413274:	ldursw	x9, [x29, #-4]
  413278:	mov	x10, #0x10                  	// #16
  41327c:	mul	x9, x10, x9
  413280:	ldr	x8, [x8, x9]
  413284:	str	x8, [sp, #64]
  413288:	ldur	x8, [x29, #-48]
  41328c:	ldursw	x9, [x29, #-4]
  413290:	mul	x9, x10, x9
  413294:	add	x8, x8, x9
  413298:	ldr	x8, [x8, #8]
  41329c:	str	x8, [sp, #56]
  4132a0:	ldur	x8, [x29, #-32]
  4132a4:	ldr	w11, [x8, #4]
  4132a8:	orr	w11, w11, #0x1
  4132ac:	str	w11, [sp, #52]
  4132b0:	ldr	x0, [sp, #56]
  4132b4:	ldr	x1, [sp, #64]
  4132b8:	ldur	x2, [x29, #-16]
  4132bc:	ldur	x3, [x29, #-24]
  4132c0:	ldur	x8, [x29, #-32]
  4132c4:	ldr	w4, [x8]
  4132c8:	ldr	w5, [sp, #52]
  4132cc:	ldur	x8, [x29, #-32]
  4132d0:	add	x6, x8, #0x8
  4132d4:	ldur	x8, [x29, #-32]
  4132d8:	ldr	x7, [x8, #40]
  4132dc:	ldur	x8, [x29, #-32]
  4132e0:	ldr	x8, [x8, #48]
  4132e4:	mov	x9, sp
  4132e8:	str	x8, [x9]
  4132ec:	bl	411b88 <__fxstatat@plt+0xea98>
  4132f0:	str	x0, [sp, #40]
  4132f4:	ldr	x8, [sp, #64]
  4132f8:	ldr	x9, [sp, #40]
  4132fc:	cmp	x8, x9
  413300:	b.hi	4133a4 <__fxstatat@plt+0x102b4>  // b.pmore
  413304:	ldr	x8, [sp, #40]
  413308:	add	x8, x8, #0x1
  41330c:	str	x8, [sp, #64]
  413310:	ldur	x9, [x29, #-48]
  413314:	ldursw	x10, [x29, #-4]
  413318:	mov	x11, #0x10                  	// #16
  41331c:	mul	x10, x11, x10
  413320:	str	x8, [x9, x10]
  413324:	ldr	x8, [sp, #56]
  413328:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  41332c:	add	x9, x9, #0x978
  413330:	cmp	x8, x9
  413334:	b.eq	413340 <__fxstatat@plt+0x10250>  // b.none
  413338:	ldr	x0, [sp, #56]
  41333c:	bl	402e10 <free@plt>
  413340:	ldr	x0, [sp, #64]
  413344:	bl	4170f8 <__fxstatat@plt+0x14008>
  413348:	str	x0, [sp, #56]
  41334c:	ldur	x8, [x29, #-48]
  413350:	ldursw	x9, [x29, #-4]
  413354:	mov	x10, #0x10                  	// #16
  413358:	mul	x9, x10, x9
  41335c:	add	x8, x8, x9
  413360:	str	x0, [x8, #8]
  413364:	ldr	x0, [sp, #56]
  413368:	ldr	x1, [sp, #64]
  41336c:	ldur	x2, [x29, #-16]
  413370:	ldur	x3, [x29, #-24]
  413374:	ldur	x8, [x29, #-32]
  413378:	ldr	w4, [x8]
  41337c:	ldr	w5, [sp, #52]
  413380:	ldur	x8, [x29, #-32]
  413384:	add	x6, x8, #0x8
  413388:	ldur	x8, [x29, #-32]
  41338c:	ldr	x7, [x8, #40]
  413390:	ldur	x8, [x29, #-32]
  413394:	ldr	x8, [x8, #48]
  413398:	mov	x9, sp
  41339c:	str	x8, [x9]
  4133a0:	bl	411b88 <__fxstatat@plt+0xea98>
  4133a4:	ldur	w8, [x29, #-36]
  4133a8:	str	w8, [sp, #12]
  4133ac:	bl	403030 <__errno_location@plt>
  4133b0:	ldr	w8, [sp, #12]
  4133b4:	str	w8, [x0]
  4133b8:	ldr	x0, [sp, #56]
  4133bc:	ldp	x29, x30, [sp, #128]
  4133c0:	add	sp, sp, #0x90
  4133c4:	ret
  4133c8:	sub	sp, sp, #0x30
  4133cc:	stp	x29, x30, [sp, #32]
  4133d0:	add	x29, sp, #0x20
  4133d4:	adrp	x3, 432000 <__fxstatat@plt+0x2ef10>
  4133d8:	add	x3, x3, #0x940
  4133dc:	stur	w0, [x29, #-4]
  4133e0:	str	x1, [sp, #16]
  4133e4:	str	x2, [sp, #8]
  4133e8:	ldur	w0, [x29, #-4]
  4133ec:	ldr	x1, [sp, #16]
  4133f0:	ldr	x2, [sp, #8]
  4133f4:	bl	41310c <__fxstatat@plt+0x1001c>
  4133f8:	ldp	x29, x30, [sp, #32]
  4133fc:	add	sp, sp, #0x30
  413400:	ret
  413404:	sub	sp, sp, #0x20
  413408:	stp	x29, x30, [sp, #16]
  41340c:	add	x29, sp, #0x10
  413410:	mov	w8, wzr
  413414:	str	x0, [sp, #8]
  413418:	ldr	x1, [sp, #8]
  41341c:	mov	w0, w8
  413420:	bl	4130d4 <__fxstatat@plt+0xffe4>
  413424:	ldp	x29, x30, [sp, #16]
  413428:	add	sp, sp, #0x20
  41342c:	ret
  413430:	sub	sp, sp, #0x20
  413434:	stp	x29, x30, [sp, #16]
  413438:	add	x29, sp, #0x10
  41343c:	mov	w8, wzr
  413440:	str	x0, [sp, #8]
  413444:	str	x1, [sp]
  413448:	ldr	x1, [sp, #8]
  41344c:	ldr	x2, [sp]
  413450:	mov	w0, w8
  413454:	bl	4133c8 <__fxstatat@plt+0x102d8>
  413458:	ldp	x29, x30, [sp, #16]
  41345c:	add	sp, sp, #0x20
  413460:	ret
  413464:	sub	sp, sp, #0x70
  413468:	stp	x29, x30, [sp, #96]
  41346c:	add	x29, sp, #0x60
  413470:	mov	x8, #0xffffffffffffffff    	// #-1
  413474:	add	x9, sp, #0x18
  413478:	stur	w0, [x29, #-4]
  41347c:	stur	w1, [x29, #-8]
  413480:	stur	x2, [x29, #-16]
  413484:	ldur	w0, [x29, #-8]
  413488:	str	x8, [sp, #16]
  41348c:	mov	x8, x9
  413490:	str	x9, [sp, #8]
  413494:	bl	4134b8 <__fxstatat@plt+0x103c8>
  413498:	ldur	w0, [x29, #-4]
  41349c:	ldur	x1, [x29, #-16]
  4134a0:	ldr	x2, [sp, #16]
  4134a4:	ldr	x3, [sp, #8]
  4134a8:	bl	41310c <__fxstatat@plt+0x1001c>
  4134ac:	ldp	x29, x30, [sp, #96]
  4134b0:	add	sp, sp, #0x70
  4134b4:	ret
  4134b8:	sub	sp, sp, #0x20
  4134bc:	stp	x29, x30, [sp, #16]
  4134c0:	add	x29, sp, #0x10
  4134c4:	mov	x2, #0x38                  	// #56
  4134c8:	stur	w0, [x29, #-4]
  4134cc:	mov	x0, x8
  4134d0:	mov	w9, wzr
  4134d4:	mov	w1, w9
  4134d8:	str	x8, [sp]
  4134dc:	bl	402be0 <memset@plt>
  4134e0:	ldur	w9, [x29, #-4]
  4134e4:	cmp	w9, #0xa
  4134e8:	b.ne	4134f0 <__fxstatat@plt+0x10400>  // b.any
  4134ec:	bl	402d00 <abort@plt>
  4134f0:	ldur	w8, [x29, #-4]
  4134f4:	ldr	x9, [sp]
  4134f8:	str	w8, [x9]
  4134fc:	ldp	x29, x30, [sp, #16]
  413500:	add	sp, sp, #0x20
  413504:	ret
  413508:	sub	sp, sp, #0x70
  41350c:	stp	x29, x30, [sp, #96]
  413510:	add	x29, sp, #0x60
  413514:	add	x8, sp, #0x10
  413518:	stur	w0, [x29, #-4]
  41351c:	stur	w1, [x29, #-8]
  413520:	stur	x2, [x29, #-16]
  413524:	stur	x3, [x29, #-24]
  413528:	ldur	w0, [x29, #-8]
  41352c:	str	x8, [sp, #8]
  413530:	bl	4134b8 <__fxstatat@plt+0x103c8>
  413534:	ldur	w0, [x29, #-4]
  413538:	ldur	x1, [x29, #-16]
  41353c:	ldur	x2, [x29, #-24]
  413540:	ldr	x3, [sp, #8]
  413544:	bl	41310c <__fxstatat@plt+0x1001c>
  413548:	ldp	x29, x30, [sp, #96]
  41354c:	add	sp, sp, #0x70
  413550:	ret
  413554:	sub	sp, sp, #0x20
  413558:	stp	x29, x30, [sp, #16]
  41355c:	add	x29, sp, #0x10
  413560:	mov	w8, wzr
  413564:	stur	w0, [x29, #-4]
  413568:	str	x1, [sp]
  41356c:	ldur	w1, [x29, #-4]
  413570:	ldr	x2, [sp]
  413574:	mov	w0, w8
  413578:	bl	413464 <__fxstatat@plt+0x10374>
  41357c:	ldp	x29, x30, [sp, #16]
  413580:	add	sp, sp, #0x20
  413584:	ret
  413588:	sub	sp, sp, #0x30
  41358c:	stp	x29, x30, [sp, #32]
  413590:	add	x29, sp, #0x20
  413594:	mov	w8, wzr
  413598:	stur	w0, [x29, #-4]
  41359c:	str	x1, [sp, #16]
  4135a0:	str	x2, [sp, #8]
  4135a4:	ldur	w1, [x29, #-4]
  4135a8:	ldr	x2, [sp, #16]
  4135ac:	ldr	x3, [sp, #8]
  4135b0:	mov	w0, w8
  4135b4:	bl	413508 <__fxstatat@plt+0x10418>
  4135b8:	ldp	x29, x30, [sp, #32]
  4135bc:	add	sp, sp, #0x30
  4135c0:	ret
  4135c4:	sub	sp, sp, #0x70
  4135c8:	stp	x29, x30, [sp, #96]
  4135cc:	add	x29, sp, #0x60
  4135d0:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  4135d4:	add	x8, x8, #0x940
  4135d8:	mov	x9, #0x38                  	// #56
  4135dc:	mov	w10, #0x1                   	// #1
  4135e0:	mov	w11, wzr
  4135e4:	add	x12, sp, #0x10
  4135e8:	stur	x0, [x29, #-8]
  4135ec:	stur	x1, [x29, #-16]
  4135f0:	sturb	w2, [x29, #-17]
  4135f4:	mov	x0, x12
  4135f8:	mov	x1, x8
  4135fc:	mov	x2, x9
  413600:	str	w10, [sp, #12]
  413604:	str	w11, [sp, #8]
  413608:	str	x12, [sp]
  41360c:	bl	4028f0 <memcpy@plt>
  413610:	ldurb	w1, [x29, #-17]
  413614:	ldr	x0, [sp]
  413618:	ldr	w2, [sp, #12]
  41361c:	bl	411950 <__fxstatat@plt+0xe860>
  413620:	ldur	x1, [x29, #-8]
  413624:	ldur	x2, [x29, #-16]
  413628:	ldr	w10, [sp, #8]
  41362c:	mov	w0, w10
  413630:	ldr	x3, [sp]
  413634:	bl	41310c <__fxstatat@plt+0x1001c>
  413638:	ldp	x29, x30, [sp, #96]
  41363c:	add	sp, sp, #0x70
  413640:	ret
  413644:	sub	sp, sp, #0x20
  413648:	stp	x29, x30, [sp, #16]
  41364c:	add	x29, sp, #0x10
  413650:	mov	x8, #0xffffffffffffffff    	// #-1
  413654:	str	x0, [sp, #8]
  413658:	strb	w1, [sp, #7]
  41365c:	ldr	x0, [sp, #8]
  413660:	ldrb	w2, [sp, #7]
  413664:	mov	x1, x8
  413668:	bl	4135c4 <__fxstatat@plt+0x104d4>
  41366c:	ldp	x29, x30, [sp, #16]
  413670:	add	sp, sp, #0x20
  413674:	ret
  413678:	sub	sp, sp, #0x20
  41367c:	stp	x29, x30, [sp, #16]
  413680:	add	x29, sp, #0x10
  413684:	str	x0, [sp, #8]
  413688:	ldr	x0, [sp, #8]
  41368c:	mov	w1, #0x3a                  	// #58
  413690:	bl	413644 <__fxstatat@plt+0x10554>
  413694:	ldp	x29, x30, [sp, #16]
  413698:	add	sp, sp, #0x20
  41369c:	ret
  4136a0:	sub	sp, sp, #0x20
  4136a4:	stp	x29, x30, [sp, #16]
  4136a8:	add	x29, sp, #0x10
  4136ac:	str	x0, [sp, #8]
  4136b0:	str	x1, [sp]
  4136b4:	ldr	x0, [sp, #8]
  4136b8:	ldr	x1, [sp]
  4136bc:	mov	w2, #0x3a                  	// #58
  4136c0:	bl	4135c4 <__fxstatat@plt+0x104d4>
  4136c4:	ldp	x29, x30, [sp, #16]
  4136c8:	add	sp, sp, #0x20
  4136cc:	ret
  4136d0:	sub	sp, sp, #0xc0
  4136d4:	stp	x29, x30, [sp, #176]
  4136d8:	add	x29, sp, #0xb0
  4136dc:	mov	x8, #0x38                  	// #56
  4136e0:	mov	w9, #0x1                   	// #1
  4136e4:	mov	x10, #0xffffffffffffffff    	// #-1
  4136e8:	sub	x11, x29, #0x48
  4136ec:	add	x12, sp, #0x30
  4136f0:	stur	w0, [x29, #-4]
  4136f4:	stur	w1, [x29, #-8]
  4136f8:	stur	x2, [x29, #-16]
  4136fc:	ldur	w0, [x29, #-8]
  413700:	str	x8, [sp, #40]
  413704:	mov	x8, x12
  413708:	str	w9, [sp, #36]
  41370c:	str	x10, [sp, #24]
  413710:	str	x11, [sp, #16]
  413714:	str	x12, [sp, #8]
  413718:	bl	4134b8 <__fxstatat@plt+0x103c8>
  41371c:	ldr	x0, [sp, #16]
  413720:	ldr	x1, [sp, #8]
  413724:	ldr	x2, [sp, #40]
  413728:	bl	4028f0 <memcpy@plt>
  41372c:	ldr	x0, [sp, #16]
  413730:	mov	w1, #0x3a                  	// #58
  413734:	ldr	w2, [sp, #36]
  413738:	bl	411950 <__fxstatat@plt+0xe860>
  41373c:	ldur	w9, [x29, #-4]
  413740:	ldur	x1, [x29, #-16]
  413744:	mov	w0, w9
  413748:	ldr	x2, [sp, #24]
  41374c:	ldr	x3, [sp, #16]
  413750:	bl	41310c <__fxstatat@plt+0x1001c>
  413754:	ldp	x29, x30, [sp, #176]
  413758:	add	sp, sp, #0xc0
  41375c:	ret
  413760:	sub	sp, sp, #0x30
  413764:	stp	x29, x30, [sp, #32]
  413768:	add	x29, sp, #0x20
  41376c:	mov	x4, #0xffffffffffffffff    	// #-1
  413770:	stur	w0, [x29, #-4]
  413774:	str	x1, [sp, #16]
  413778:	str	x2, [sp, #8]
  41377c:	str	x3, [sp]
  413780:	ldur	w0, [x29, #-4]
  413784:	ldr	x1, [sp, #16]
  413788:	ldr	x2, [sp, #8]
  41378c:	ldr	x3, [sp]
  413790:	bl	4137a0 <__fxstatat@plt+0x106b0>
  413794:	ldp	x29, x30, [sp, #32]
  413798:	add	sp, sp, #0x30
  41379c:	ret
  4137a0:	sub	sp, sp, #0x80
  4137a4:	stp	x29, x30, [sp, #112]
  4137a8:	add	x29, sp, #0x70
  4137ac:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  4137b0:	add	x8, x8, #0x940
  4137b4:	mov	x9, #0x38                  	// #56
  4137b8:	add	x10, sp, #0x10
  4137bc:	stur	w0, [x29, #-4]
  4137c0:	stur	x1, [x29, #-16]
  4137c4:	stur	x2, [x29, #-24]
  4137c8:	stur	x3, [x29, #-32]
  4137cc:	stur	x4, [x29, #-40]
  4137d0:	mov	x0, x10
  4137d4:	mov	x1, x8
  4137d8:	mov	x2, x9
  4137dc:	str	x10, [sp, #8]
  4137e0:	bl	4028f0 <memcpy@plt>
  4137e4:	ldur	x1, [x29, #-16]
  4137e8:	ldur	x2, [x29, #-24]
  4137ec:	ldr	x0, [sp, #8]
  4137f0:	bl	411a58 <__fxstatat@plt+0xe968>
  4137f4:	ldur	w0, [x29, #-4]
  4137f8:	ldur	x1, [x29, #-32]
  4137fc:	ldur	x2, [x29, #-40]
  413800:	ldr	x3, [sp, #8]
  413804:	bl	41310c <__fxstatat@plt+0x1001c>
  413808:	ldp	x29, x30, [sp, #112]
  41380c:	add	sp, sp, #0x80
  413810:	ret
  413814:	sub	sp, sp, #0x30
  413818:	stp	x29, x30, [sp, #32]
  41381c:	add	x29, sp, #0x20
  413820:	mov	w8, wzr
  413824:	stur	x0, [x29, #-8]
  413828:	str	x1, [sp, #16]
  41382c:	str	x2, [sp, #8]
  413830:	ldur	x1, [x29, #-8]
  413834:	ldr	x2, [sp, #16]
  413838:	ldr	x3, [sp, #8]
  41383c:	mov	w0, w8
  413840:	bl	413760 <__fxstatat@plt+0x10670>
  413844:	ldp	x29, x30, [sp, #32]
  413848:	add	sp, sp, #0x30
  41384c:	ret
  413850:	sub	sp, sp, #0x30
  413854:	stp	x29, x30, [sp, #32]
  413858:	add	x29, sp, #0x20
  41385c:	mov	w8, wzr
  413860:	stur	x0, [x29, #-8]
  413864:	str	x1, [sp, #16]
  413868:	str	x2, [sp, #8]
  41386c:	str	x3, [sp]
  413870:	ldur	x1, [x29, #-8]
  413874:	ldr	x2, [sp, #16]
  413878:	ldr	x3, [sp, #8]
  41387c:	ldr	x4, [sp]
  413880:	mov	w0, w8
  413884:	bl	4137a0 <__fxstatat@plt+0x106b0>
  413888:	ldp	x29, x30, [sp, #32]
  41388c:	add	sp, sp, #0x30
  413890:	ret
  413894:	sub	sp, sp, #0x30
  413898:	stp	x29, x30, [sp, #32]
  41389c:	add	x29, sp, #0x20
  4138a0:	adrp	x3, 432000 <__fxstatat@plt+0x2ef10>
  4138a4:	add	x3, x3, #0x460
  4138a8:	stur	w0, [x29, #-4]
  4138ac:	str	x1, [sp, #16]
  4138b0:	str	x2, [sp, #8]
  4138b4:	ldur	w0, [x29, #-4]
  4138b8:	ldr	x1, [sp, #16]
  4138bc:	ldr	x2, [sp, #8]
  4138c0:	bl	41310c <__fxstatat@plt+0x1001c>
  4138c4:	ldp	x29, x30, [sp, #32]
  4138c8:	add	sp, sp, #0x30
  4138cc:	ret
  4138d0:	sub	sp, sp, #0x20
  4138d4:	stp	x29, x30, [sp, #16]
  4138d8:	add	x29, sp, #0x10
  4138dc:	mov	w8, wzr
  4138e0:	str	x0, [sp, #8]
  4138e4:	str	x1, [sp]
  4138e8:	ldr	x1, [sp, #8]
  4138ec:	ldr	x2, [sp]
  4138f0:	mov	w0, w8
  4138f4:	bl	413894 <__fxstatat@plt+0x107a4>
  4138f8:	ldp	x29, x30, [sp, #16]
  4138fc:	add	sp, sp, #0x20
  413900:	ret
  413904:	sub	sp, sp, #0x20
  413908:	stp	x29, x30, [sp, #16]
  41390c:	add	x29, sp, #0x10
  413910:	mov	x2, #0xffffffffffffffff    	// #-1
  413914:	stur	w0, [x29, #-4]
  413918:	str	x1, [sp]
  41391c:	ldur	w0, [x29, #-4]
  413920:	ldr	x1, [sp]
  413924:	bl	413894 <__fxstatat@plt+0x107a4>
  413928:	ldp	x29, x30, [sp, #16]
  41392c:	add	sp, sp, #0x20
  413930:	ret
  413934:	sub	sp, sp, #0x20
  413938:	stp	x29, x30, [sp, #16]
  41393c:	add	x29, sp, #0x10
  413940:	mov	w8, wzr
  413944:	str	x0, [sp, #8]
  413948:	ldr	x1, [sp, #8]
  41394c:	mov	w0, w8
  413950:	bl	413904 <__fxstatat@plt+0x10814>
  413954:	ldp	x29, x30, [sp, #16]
  413958:	add	sp, sp, #0x20
  41395c:	ret
  413960:	sub	sp, sp, #0x40
  413964:	stp	x29, x30, [sp, #48]
  413968:	add	x29, sp, #0x30
  41396c:	stur	x0, [x29, #-16]
  413970:	stur	w1, [x29, #-20]
  413974:	ldur	x0, [x29, #-16]
  413978:	bl	403070 <gettext@plt>
  41397c:	str	x0, [sp, #16]
  413980:	ldr	x8, [sp, #16]
  413984:	ldur	x9, [x29, #-16]
  413988:	cmp	x8, x9
  41398c:	b.eq	41399c <__fxstatat@plt+0x108ac>  // b.none
  413990:	ldr	x8, [sp, #16]
  413994:	stur	x8, [x29, #-8]
  413998:	b	413a3c <__fxstatat@plt+0x1094c>
  41399c:	bl	41c5f4 <__fxstatat@plt+0x19504>
  4139a0:	str	x0, [sp, #8]
  4139a4:	ldr	x0, [sp, #8]
  4139a8:	adrp	x1, 421000 <__fxstatat@plt+0x1df10>
  4139ac:	add	x1, x1, #0x180
  4139b0:	bl	41bee4 <__fxstatat@plt+0x18df4>
  4139b4:	cbnz	w0, 4139e0 <__fxstatat@plt+0x108f0>
  4139b8:	ldur	x8, [x29, #-16]
  4139bc:	ldrb	w9, [x8]
  4139c0:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  4139c4:	add	x8, x8, #0x18a
  4139c8:	adrp	x10, 421000 <__fxstatat@plt+0x1df10>
  4139cc:	add	x10, x10, #0x186
  4139d0:	cmp	w9, #0x60
  4139d4:	csel	x8, x10, x8, eq  // eq = none
  4139d8:	stur	x8, [x29, #-8]
  4139dc:	b	413a3c <__fxstatat@plt+0x1094c>
  4139e0:	ldr	x0, [sp, #8]
  4139e4:	adrp	x1, 421000 <__fxstatat@plt+0x1df10>
  4139e8:	add	x1, x1, #0x18e
  4139ec:	bl	41bee4 <__fxstatat@plt+0x18df4>
  4139f0:	cbnz	w0, 413a1c <__fxstatat@plt+0x1092c>
  4139f4:	ldur	x8, [x29, #-16]
  4139f8:	ldrb	w9, [x8]
  4139fc:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  413a00:	add	x8, x8, #0x19a
  413a04:	adrp	x10, 421000 <__fxstatat@plt+0x1df10>
  413a08:	add	x10, x10, #0x196
  413a0c:	cmp	w9, #0x60
  413a10:	csel	x8, x10, x8, eq  // eq = none
  413a14:	stur	x8, [x29, #-8]
  413a18:	b	413a3c <__fxstatat@plt+0x1094c>
  413a1c:	ldur	w8, [x29, #-20]
  413a20:	adrp	x9, 421000 <__fxstatat@plt+0x1df10>
  413a24:	add	x9, x9, #0x17e
  413a28:	adrp	x10, 421000 <__fxstatat@plt+0x1df10>
  413a2c:	add	x10, x10, #0x218
  413a30:	cmp	w8, #0x9
  413a34:	csel	x9, x10, x9, eq  // eq = none
  413a38:	stur	x9, [x29, #-8]
  413a3c:	ldur	x0, [x29, #-8]
  413a40:	ldp	x29, x30, [sp, #48]
  413a44:	add	sp, sp, #0x40
  413a48:	ret
  413a4c:	sub	sp, sp, #0x190
  413a50:	stp	x29, x30, [sp, #368]
  413a54:	str	x28, [sp, #384]
  413a58:	add	x29, sp, #0x170
  413a5c:	add	x8, sp, #0x98
  413a60:	mov	w9, #0xffffffff            	// #-1
  413a64:	mov	w10, #0x16                  	// #22
  413a68:	str	w0, [x8, #208]
  413a6c:	str	x1, [x8, #200]
  413a70:	str	w2, [x8, #196]
  413a74:	str	x3, [x8, #184]
  413a78:	str	w4, [x8, #180]
  413a7c:	str	w9, [x8, #176]
  413a80:	str	w10, [x8, #172]
  413a84:	ldr	w0, [x8, #208]
  413a88:	ldr	x1, [x8, #200]
  413a8c:	ldr	w2, [x8, #196]
  413a90:	ldr	x3, [x8, #184]
  413a94:	ldr	w4, [x8, #180]
  413a98:	str	x8, [sp, #8]
  413a9c:	bl	402e20 <renameat2@plt>
  413aa0:	ldr	x8, [sp, #8]
  413aa4:	str	w0, [x8, #176]
  413aa8:	bl	403030 <__errno_location@plt>
  413aac:	ldr	w9, [x0]
  413ab0:	ldr	x8, [sp, #8]
  413ab4:	str	w9, [x8, #172]
  413ab8:	ldr	w9, [x8, #176]
  413abc:	cmp	w9, #0x0
  413ac0:	cset	w9, ge  // ge = tcont
  413ac4:	tbnz	w9, #0, 413af8 <__fxstatat@plt+0x10a08>
  413ac8:	ldr	x8, [sp, #8]
  413acc:	ldr	w9, [x8, #172]
  413ad0:	cmp	w9, #0x16
  413ad4:	b.eq	413b08 <__fxstatat@plt+0x10a18>  // b.none
  413ad8:	ldr	x8, [sp, #8]
  413adc:	ldr	w9, [x8, #172]
  413ae0:	cmp	w9, #0x26
  413ae4:	b.eq	413b08 <__fxstatat@plt+0x10a18>  // b.none
  413ae8:	ldr	x8, [sp, #8]
  413aec:	ldr	w9, [x8, #172]
  413af0:	cmp	w9, #0x5f
  413af4:	b.eq	413b08 <__fxstatat@plt+0x10a18>  // b.none
  413af8:	ldr	x8, [sp, #8]
  413afc:	ldr	w9, [x8, #176]
  413b00:	str	w9, [x8, #212]
  413b04:	b	413e24 <__fxstatat@plt+0x10d34>
  413b08:	ldr	x8, [sp, #8]
  413b0c:	ldr	x9, [x8, #200]
  413b10:	str	x9, [x8, #144]
  413b14:	ldr	x9, [x8, #184]
  413b18:	str	x9, [x8, #136]
  413b1c:	mov	w10, #0x14                  	// #20
  413b20:	str	w10, [x8, #128]
  413b24:	mov	w10, #0x0                   	// #0
  413b28:	strb	w10, [sp, #23]
  413b2c:	ldr	w10, [x8, #180]
  413b30:	cbz	w10, 413bbc <__fxstatat@plt+0x10acc>
  413b34:	ldr	x8, [sp, #8]
  413b38:	ldr	w9, [x8, #180]
  413b3c:	and	w9, w9, #0xfffffffe
  413b40:	cbz	w9, 413b58 <__fxstatat@plt+0x10a68>
  413b44:	mov	w0, #0x5f                  	// #95
  413b48:	bl	413e3c <__fxstatat@plt+0x10d4c>
  413b4c:	ldr	x8, [sp, #8]
  413b50:	str	w0, [x8, #212]
  413b54:	b	413e24 <__fxstatat@plt+0x10d34>
  413b58:	ldr	x8, [sp, #8]
  413b5c:	ldr	w0, [x8, #196]
  413b60:	ldr	x1, [x8, #184]
  413b64:	add	x2, sp, #0x18
  413b68:	bl	414b58 <__fxstatat@plt+0x11a68>
  413b6c:	cbz	w0, 413b80 <__fxstatat@plt+0x10a90>
  413b70:	bl	403030 <__errno_location@plt>
  413b74:	ldr	w8, [x0]
  413b78:	cmp	w8, #0x4b
  413b7c:	b.ne	413b94 <__fxstatat@plt+0x10aa4>  // b.any
  413b80:	mov	w0, #0x11                  	// #17
  413b84:	bl	413e3c <__fxstatat@plt+0x10d4c>
  413b88:	ldr	x8, [sp, #8]
  413b8c:	str	w0, [x8, #212]
  413b90:	b	413e24 <__fxstatat@plt+0x10d34>
  413b94:	bl	403030 <__errno_location@plt>
  413b98:	ldr	w8, [x0]
  413b9c:	cmp	w8, #0x2
  413ba0:	b.eq	413bb4 <__fxstatat@plt+0x10ac4>  // b.none
  413ba4:	mov	w8, #0xffffffff            	// #-1
  413ba8:	ldr	x9, [sp, #8]
  413bac:	str	w8, [x9, #212]
  413bb0:	b	413e24 <__fxstatat@plt+0x10d34>
  413bb4:	mov	w8, #0x1                   	// #1
  413bb8:	strb	w8, [sp, #23]
  413bbc:	ldr	x8, [sp, #8]
  413bc0:	ldr	x0, [x8, #200]
  413bc4:	bl	402920 <strlen@plt>
  413bc8:	ldr	x8, [sp, #8]
  413bcc:	str	x0, [x8, #160]
  413bd0:	ldr	x0, [x8, #184]
  413bd4:	bl	402920 <strlen@plt>
  413bd8:	ldr	x8, [sp, #8]
  413bdc:	str	x0, [x8, #152]
  413be0:	ldr	x9, [x8, #160]
  413be4:	cbz	x9, 413bf4 <__fxstatat@plt+0x10b04>
  413be8:	ldr	x8, [sp, #8]
  413bec:	ldr	x9, [x8, #152]
  413bf0:	cbnz	x9, 413c18 <__fxstatat@plt+0x10b28>
  413bf4:	ldr	x8, [sp, #8]
  413bf8:	ldr	w0, [x8, #208]
  413bfc:	ldr	x1, [x8, #200]
  413c00:	ldr	w2, [x8, #196]
  413c04:	ldr	x3, [x8, #184]
  413c08:	bl	402e60 <renameat@plt>
  413c0c:	ldr	x8, [sp, #8]
  413c10:	str	w0, [x8, #212]
  413c14:	b	413e24 <__fxstatat@plt+0x10d34>
  413c18:	ldr	x8, [sp, #8]
  413c1c:	ldr	x9, [x8, #200]
  413c20:	ldr	x10, [x8, #160]
  413c24:	subs	x10, x10, #0x1
  413c28:	ldrb	w11, [x9, x10]
  413c2c:	cmp	w11, #0x2f
  413c30:	cset	w11, eq  // eq = none
  413c34:	mov	w12, #0x1                   	// #1
  413c38:	and	w11, w11, w12
  413c3c:	sturb	w11, [x29, #-81]
  413c40:	ldr	x9, [x8, #184]
  413c44:	ldr	x10, [x8, #152]
  413c48:	subs	x10, x10, #0x1
  413c4c:	ldrb	w11, [x9, x10]
  413c50:	cmp	w11, #0x2f
  413c54:	cset	w11, eq  // eq = none
  413c58:	and	w11, w11, #0x1
  413c5c:	sturb	w11, [x29, #-82]
  413c60:	ldurb	w11, [x29, #-81]
  413c64:	tbnz	w11, #0, 413c94 <__fxstatat@plt+0x10ba4>
  413c68:	ldurb	w8, [x29, #-82]
  413c6c:	tbnz	w8, #0, 413c94 <__fxstatat@plt+0x10ba4>
  413c70:	ldr	x8, [sp, #8]
  413c74:	ldr	w0, [x8, #208]
  413c78:	ldr	x1, [x8, #200]
  413c7c:	ldr	w2, [x8, #196]
  413c80:	ldr	x3, [x8, #184]
  413c84:	bl	402e60 <renameat@plt>
  413c88:	ldr	x8, [sp, #8]
  413c8c:	str	w0, [x8, #212]
  413c90:	b	413e24 <__fxstatat@plt+0x10d34>
  413c94:	ldr	x8, [sp, #8]
  413c98:	ldr	w0, [x8, #208]
  413c9c:	ldr	x1, [x8, #200]
  413ca0:	add	x2, sp, #0x98
  413ca4:	bl	414b58 <__fxstatat@plt+0x11a68>
  413ca8:	cbz	w0, 413cbc <__fxstatat@plt+0x10bcc>
  413cac:	mov	w8, #0xffffffff            	// #-1
  413cb0:	ldr	x9, [sp, #8]
  413cb4:	str	w8, [x9, #212]
  413cb8:	b	413e24 <__fxstatat@plt+0x10d34>
  413cbc:	ldrb	w8, [sp, #23]
  413cc0:	tbnz	w8, #0, 413cc8 <__fxstatat@plt+0x10bd8>
  413cc4:	b	413cf4 <__fxstatat@plt+0x10c04>
  413cc8:	ldr	x8, [sp, #8]
  413ccc:	ldr	w9, [x8, #16]
  413cd0:	and	w9, w9, #0xf000
  413cd4:	cmp	w9, #0x4, lsl #12
  413cd8:	b.eq	413cf0 <__fxstatat@plt+0x10c00>  // b.none
  413cdc:	mov	w0, #0x2                   	// #2
  413ce0:	bl	413e3c <__fxstatat@plt+0x10d4c>
  413ce4:	ldr	x8, [sp, #8]
  413ce8:	str	w0, [x8, #212]
  413cec:	b	413e24 <__fxstatat@plt+0x10d34>
  413cf0:	b	413d90 <__fxstatat@plt+0x10ca0>
  413cf4:	ldr	x8, [sp, #8]
  413cf8:	ldr	w0, [x8, #196]
  413cfc:	ldr	x1, [x8, #184]
  413d00:	add	x2, sp, #0x18
  413d04:	bl	414b58 <__fxstatat@plt+0x11a68>
  413d08:	cbz	w0, 413d44 <__fxstatat@plt+0x10c54>
  413d0c:	bl	403030 <__errno_location@plt>
  413d10:	ldr	w8, [x0]
  413d14:	cmp	w8, #0x2
  413d18:	b.ne	413d30 <__fxstatat@plt+0x10c40>  // b.any
  413d1c:	ldr	x8, [sp, #8]
  413d20:	ldr	w9, [x8, #16]
  413d24:	and	w9, w9, #0xf000
  413d28:	cmp	w9, #0x4, lsl #12
  413d2c:	b.eq	413d40 <__fxstatat@plt+0x10c50>  // b.none
  413d30:	mov	w8, #0xffffffff            	// #-1
  413d34:	ldr	x9, [sp, #8]
  413d38:	str	w8, [x9, #212]
  413d3c:	b	413e24 <__fxstatat@plt+0x10d34>
  413d40:	b	413d90 <__fxstatat@plt+0x10ca0>
  413d44:	ldr	w8, [sp, #40]
  413d48:	and	w8, w8, #0xf000
  413d4c:	cmp	w8, #0x4, lsl #12
  413d50:	b.eq	413d68 <__fxstatat@plt+0x10c78>  // b.none
  413d54:	mov	w0, #0x14                  	// #20
  413d58:	bl	413e3c <__fxstatat@plt+0x10d4c>
  413d5c:	ldr	x8, [sp, #8]
  413d60:	str	w0, [x8, #212]
  413d64:	b	413e24 <__fxstatat@plt+0x10d34>
  413d68:	ldr	x8, [sp, #8]
  413d6c:	ldr	w9, [x8, #16]
  413d70:	and	w9, w9, #0xf000
  413d74:	cmp	w9, #0x4, lsl #12
  413d78:	b.eq	413d90 <__fxstatat@plt+0x10ca0>  // b.none
  413d7c:	mov	w0, #0x15                  	// #21
  413d80:	bl	413e3c <__fxstatat@plt+0x10d4c>
  413d84:	ldr	x8, [sp, #8]
  413d88:	str	w0, [x8, #212]
  413d8c:	b	413e24 <__fxstatat@plt+0x10d34>
  413d90:	ldr	x8, [sp, #8]
  413d94:	ldr	w0, [x8, #208]
  413d98:	ldr	x1, [x8, #144]
  413d9c:	ldr	w2, [x8, #196]
  413da0:	ldr	x3, [x8, #136]
  413da4:	bl	402e60 <renameat@plt>
  413da8:	ldr	x8, [sp, #8]
  413dac:	str	w0, [x8, #176]
  413db0:	bl	403030 <__errno_location@plt>
  413db4:	ldr	w9, [x0]
  413db8:	ldr	x8, [sp, #8]
  413dbc:	str	w9, [x8, #128]
  413dc0:	ldr	x8, [sp, #8]
  413dc4:	ldr	x9, [x8, #144]
  413dc8:	ldr	x10, [x8, #200]
  413dcc:	cmp	x9, x10
  413dd0:	b.eq	413de0 <__fxstatat@plt+0x10cf0>  // b.none
  413dd4:	ldr	x8, [sp, #8]
  413dd8:	ldr	x0, [x8, #144]
  413ddc:	bl	402e10 <free@plt>
  413de0:	ldr	x8, [sp, #8]
  413de4:	ldr	x9, [x8, #136]
  413de8:	ldr	x10, [x8, #184]
  413dec:	cmp	x9, x10
  413df0:	b.eq	413e00 <__fxstatat@plt+0x10d10>  // b.none
  413df4:	ldr	x8, [sp, #8]
  413df8:	ldr	x0, [x8, #136]
  413dfc:	bl	402e10 <free@plt>
  413e00:	ldr	x8, [sp, #8]
  413e04:	ldr	w9, [x8, #128]
  413e08:	str	w9, [sp, #4]
  413e0c:	bl	403030 <__errno_location@plt>
  413e10:	ldr	w9, [sp, #4]
  413e14:	str	w9, [x0]
  413e18:	ldr	x8, [sp, #8]
  413e1c:	ldr	w10, [x8, #176]
  413e20:	str	w10, [x8, #212]
  413e24:	ldr	x8, [sp, #8]
  413e28:	ldr	w0, [x8, #212]
  413e2c:	ldr	x28, [sp, #384]
  413e30:	ldp	x29, x30, [sp, #368]
  413e34:	add	sp, sp, #0x190
  413e38:	ret
  413e3c:	sub	sp, sp, #0x20
  413e40:	stp	x29, x30, [sp, #16]
  413e44:	add	x29, sp, #0x10
  413e48:	mov	w8, #0xffffffff            	// #-1
  413e4c:	stur	w0, [x29, #-4]
  413e50:	ldur	w9, [x29, #-4]
  413e54:	str	w8, [sp, #8]
  413e58:	str	w9, [sp, #4]
  413e5c:	bl	403030 <__errno_location@plt>
  413e60:	ldr	w8, [sp, #4]
  413e64:	str	w8, [x0]
  413e68:	ldr	w0, [sp, #8]
  413e6c:	ldp	x29, x30, [sp, #16]
  413e70:	add	sp, sp, #0x20
  413e74:	ret
  413e78:	sub	sp, sp, #0xa0
  413e7c:	stp	x29, x30, [sp, #144]
  413e80:	add	x29, sp, #0x90
  413e84:	adrp	x8, 420000 <__fxstatat@plt+0x1cf10>
  413e88:	add	x8, x8, #0xe82
  413e8c:	mov	x1, sp
  413e90:	stur	x0, [x29, #-16]
  413e94:	mov	x0, x8
  413e98:	bl	41ef40 <__fxstatat@plt+0x1be50>
  413e9c:	cbz	w0, 413eac <__fxstatat@plt+0x10dbc>
  413ea0:	mov	x8, xzr
  413ea4:	stur	x8, [x29, #-8]
  413ea8:	b	413ecc <__fxstatat@plt+0x10ddc>
  413eac:	ldr	x8, [sp, #8]
  413eb0:	ldur	x9, [x29, #-16]
  413eb4:	str	x8, [x9]
  413eb8:	ldr	x8, [sp]
  413ebc:	ldur	x9, [x29, #-16]
  413ec0:	str	x8, [x9, #8]
  413ec4:	ldur	x8, [x29, #-16]
  413ec8:	stur	x8, [x29, #-8]
  413ecc:	ldur	x0, [x29, #-8]
  413ed0:	ldp	x29, x30, [sp, #144]
  413ed4:	add	sp, sp, #0xa0
  413ed8:	ret
  413edc:	sub	sp, sp, #0x40
  413ee0:	stp	x29, x30, [sp, #48]
  413ee4:	add	x29, sp, #0x30
  413ee8:	stur	w0, [x29, #-12]
  413eec:	str	x1, [sp, #24]
  413ef0:	str	x2, [sp, #16]
  413ef4:	ldur	w0, [x29, #-12]
  413ef8:	ldr	x1, [sp, #24]
  413efc:	ldr	x2, [sp, #16]
  413f00:	bl	402cf0 <write@plt>
  413f04:	str	x0, [sp, #8]
  413f08:	ldr	x8, [sp, #8]
  413f0c:	mov	x9, xzr
  413f10:	cmp	x9, x8
  413f14:	cset	w10, gt
  413f18:	tbnz	w10, #0, 413f28 <__fxstatat@plt+0x10e38>
  413f1c:	ldr	x8, [sp, #8]
  413f20:	stur	x8, [x29, #-8]
  413f24:	b	413f78 <__fxstatat@plt+0x10e88>
  413f28:	bl	403030 <__errno_location@plt>
  413f2c:	ldr	w8, [x0]
  413f30:	cmp	w8, #0x4
  413f34:	b.ne	413f3c <__fxstatat@plt+0x10e4c>  // b.any
  413f38:	b	413ef4 <__fxstatat@plt+0x10e04>
  413f3c:	bl	403030 <__errno_location@plt>
  413f40:	ldr	w8, [x0]
  413f44:	cmp	w8, #0x16
  413f48:	b.ne	413f68 <__fxstatat@plt+0x10e78>  // b.any
  413f4c:	ldr	x8, [sp, #16]
  413f50:	mov	x9, #0x7ff00000            	// #2146435072
  413f54:	cmp	x9, x8
  413f58:	b.cs	413f68 <__fxstatat@plt+0x10e78>  // b.hs, b.nlast
  413f5c:	mov	x8, #0x7ff00000            	// #2146435072
  413f60:	str	x8, [sp, #16]
  413f64:	b	413f74 <__fxstatat@plt+0x10e84>
  413f68:	ldr	x8, [sp, #8]
  413f6c:	stur	x8, [x29, #-8]
  413f70:	b	413f78 <__fxstatat@plt+0x10e88>
  413f74:	b	413ef4 <__fxstatat@plt+0x10e04>
  413f78:	ldur	x0, [x29, #-8]
  413f7c:	ldp	x29, x30, [sp, #48]
  413f80:	add	sp, sp, #0x40
  413f84:	ret
  413f88:	sub	sp, sp, #0x20
  413f8c:	stp	x29, x30, [sp, #16]
  413f90:	add	x29, sp, #0x10
  413f94:	mov	w8, #0xffffff9c            	// #-100
  413f98:	str	x0, [sp, #8]
  413f9c:	str	x1, [sp]
  413fa0:	ldr	x1, [sp, #8]
  413fa4:	ldr	x3, [sp]
  413fa8:	mov	w0, w8
  413fac:	mov	w2, w8
  413fb0:	bl	413fc4 <__fxstatat@plt+0x10ed4>
  413fb4:	and	w0, w0, #0x1
  413fb8:	ldp	x29, x30, [sp, #16]
  413fbc:	add	sp, sp, #0x20
  413fc0:	ret
  413fc4:	sub	sp, sp, #0x190
  413fc8:	stp	x29, x30, [sp, #368]
  413fcc:	str	x28, [sp, #384]
  413fd0:	add	x29, sp, #0x170
  413fd4:	stur	w0, [x29, #-4]
  413fd8:	stur	x1, [x29, #-16]
  413fdc:	stur	w2, [x29, #-20]
  413fe0:	stur	x3, [x29, #-32]
  413fe4:	ldur	x0, [x29, #-16]
  413fe8:	bl	40ecd8 <__fxstatat@plt+0xbbe8>
  413fec:	stur	x0, [x29, #-40]
  413ff0:	ldur	x0, [x29, #-32]
  413ff4:	bl	40ecd8 <__fxstatat@plt+0xbbe8>
  413ff8:	stur	x0, [x29, #-48]
  413ffc:	ldur	x0, [x29, #-40]
  414000:	bl	40ed78 <__fxstatat@plt+0xbc88>
  414004:	stur	x0, [x29, #-56]
  414008:	ldur	x0, [x29, #-48]
  41400c:	bl	40ed78 <__fxstatat@plt+0xbc88>
  414010:	stur	x0, [x29, #-64]
  414014:	ldur	x8, [x29, #-56]
  414018:	ldur	x9, [x29, #-64]
  41401c:	mov	w10, #0x0                   	// #0
  414020:	cmp	x8, x9
  414024:	str	w10, [sp, #12]
  414028:	b.ne	414048 <__fxstatat@plt+0x10f58>  // b.any
  41402c:	ldur	x0, [x29, #-40]
  414030:	ldur	x1, [x29, #-48]
  414034:	ldur	x2, [x29, #-64]
  414038:	bl	402d60 <memcmp@plt>
  41403c:	cmp	w0, #0x0
  414040:	cset	w8, eq  // eq = none
  414044:	str	w8, [sp, #12]
  414048:	ldr	w8, [sp, #12]
  41404c:	mov	w9, #0x1                   	// #1
  414050:	and	w8, w8, w9
  414054:	sturb	w8, [x29, #-65]
  414058:	ldurb	w8, [x29, #-65]
  41405c:	and	w8, w8, #0x1
  414060:	sturb	w8, [x29, #-66]
  414064:	mov	w8, #0x0                   	// #0
  414068:	sturb	w8, [x29, #-67]
  41406c:	ldurb	w8, [x29, #-66]
  414070:	tbnz	w8, #0, 414078 <__fxstatat@plt+0x10f88>
  414074:	b	414148 <__fxstatat@plt+0x11058>
  414078:	ldur	x0, [x29, #-16]
  41407c:	bl	40eb14 <__fxstatat@plt+0xba24>
  414080:	str	x0, [sp, #32]
  414084:	mov	w8, #0x100                 	// #256
  414088:	str	w8, [sp, #28]
  41408c:	ldur	w0, [x29, #-4]
  414090:	ldr	x1, [sp, #32]
  414094:	ldr	w3, [sp, #28]
  414098:	add	x2, sp, #0xa8
  41409c:	bl	41ef50 <__fxstatat@plt+0x1be60>
  4140a0:	cbz	w0, 4140c0 <__fxstatat@plt+0x10fd0>
  4140a4:	bl	403030 <__errno_location@plt>
  4140a8:	ldr	w1, [x0]
  4140ac:	ldr	x3, [sp, #32]
  4140b0:	mov	w0, #0x1                   	// #1
  4140b4:	adrp	x2, 420000 <__fxstatat@plt+0x1cf10>
  4140b8:	add	x2, x2, #0x648
  4140bc:	bl	402960 <error@plt>
  4140c0:	ldr	x0, [sp, #32]
  4140c4:	bl	402e10 <free@plt>
  4140c8:	ldur	x0, [x29, #-32]
  4140cc:	bl	40eb14 <__fxstatat@plt+0xba24>
  4140d0:	str	x0, [sp, #16]
  4140d4:	ldur	w0, [x29, #-20]
  4140d8:	ldr	x1, [sp, #16]
  4140dc:	ldr	w3, [sp, #28]
  4140e0:	add	x2, sp, #0x28
  4140e4:	bl	41ef50 <__fxstatat@plt+0x1be60>
  4140e8:	cbz	w0, 414108 <__fxstatat@plt+0x11018>
  4140ec:	bl	403030 <__errno_location@plt>
  4140f0:	ldr	w1, [x0]
  4140f4:	ldr	x3, [sp, #16]
  4140f8:	mov	w0, #0x1                   	// #1
  4140fc:	adrp	x2, 420000 <__fxstatat@plt+0x1cf10>
  414100:	add	x2, x2, #0x648
  414104:	bl	402960 <error@plt>
  414108:	ldr	x8, [sp, #176]
  41410c:	ldr	x9, [sp, #48]
  414110:	mov	w10, #0x0                   	// #0
  414114:	cmp	x8, x9
  414118:	str	w10, [sp, #8]
  41411c:	b.ne	414134 <__fxstatat@plt+0x11044>  // b.any
  414120:	ldr	x8, [sp, #168]
  414124:	ldr	x9, [sp, #40]
  414128:	cmp	x8, x9
  41412c:	cset	w10, eq  // eq = none
  414130:	str	w10, [sp, #8]
  414134:	ldr	w8, [sp, #8]
  414138:	and	w8, w8, #0x1
  41413c:	sturb	w8, [x29, #-67]
  414140:	ldr	x0, [sp, #16]
  414144:	bl	402e10 <free@plt>
  414148:	ldurb	w8, [x29, #-67]
  41414c:	and	w0, w8, #0x1
  414150:	ldr	x28, [sp, #384]
  414154:	ldp	x29, x30, [sp, #368]
  414158:	add	sp, sp, #0x190
  41415c:	ret
  414160:	sub	sp, sp, #0xc0
  414164:	stp	x29, x30, [sp, #176]
  414168:	add	x29, sp, #0xb0
  41416c:	mov	x8, xzr
  414170:	adrp	x9, 421000 <__fxstatat@plt+0x1df10>
  414174:	add	x9, x9, #0x1a0
  414178:	stur	x0, [x29, #-16]
  41417c:	stur	w1, [x29, #-20]
  414180:	stur	x8, [x29, #-32]
  414184:	stur	xzr, [x29, #-40]
  414188:	stur	x8, [x29, #-48]
  41418c:	stur	xzr, [x29, #-56]
  414190:	stur	xzr, [x29, #-64]
  414194:	stur	xzr, [x29, #-72]
  414198:	ldur	w10, [x29, #-20]
  41419c:	mov	w8, w10
  4141a0:	mov	x11, #0x8                   	// #8
  4141a4:	mul	x8, x11, x8
  4141a8:	add	x8, x9, x8
  4141ac:	ldr	x8, [x8]
  4141b0:	str	x8, [sp, #88]
  4141b4:	ldur	x8, [x29, #-16]
  4141b8:	cbnz	x8, 4141c8 <__fxstatat@plt+0x110d8>
  4141bc:	mov	x8, xzr
  4141c0:	stur	x8, [x29, #-8]
  4141c4:	b	4144b8 <__fxstatat@plt+0x113c8>
  4141c8:	bl	403030 <__errno_location@plt>
  4141cc:	str	wzr, [x0]
  4141d0:	ldur	x0, [x29, #-16]
  4141d4:	bl	402c40 <readdir@plt>
  4141d8:	str	x0, [sp, #80]
  4141dc:	ldr	x8, [sp, #80]
  4141e0:	cbnz	x8, 4141e8 <__fxstatat@plt+0x110f8>
  4141e4:	b	414364 <__fxstatat@plt+0x11274>
  4141e8:	ldr	x8, [sp, #80]
  4141ec:	add	x8, x8, #0x13
  4141f0:	str	x8, [sp, #72]
  4141f4:	ldr	x8, [sp, #72]
  4141f8:	ldr	x9, [sp, #72]
  4141fc:	ldrb	w10, [x9]
  414200:	cmp	w10, #0x2e
  414204:	str	x8, [sp, #24]
  414208:	b.eq	414218 <__fxstatat@plt+0x11128>  // b.none
  41420c:	mov	w8, wzr
  414210:	str	w8, [sp, #20]
  414214:	b	414234 <__fxstatat@plt+0x11144>
  414218:	ldr	x8, [sp, #72]
  41421c:	ldrb	w9, [x8, #1]
  414220:	mov	w10, #0x2                   	// #2
  414224:	mov	w11, #0x1                   	// #1
  414228:	cmp	w9, #0x2e
  41422c:	csel	w9, w11, w10, ne  // ne = any
  414230:	str	w9, [sp, #20]
  414234:	ldr	w8, [sp, #20]
  414238:	ldr	x9, [sp, #24]
  41423c:	ldrb	w8, [x9, w8, sxtw]
  414240:	cbz	w8, 414360 <__fxstatat@plt+0x11270>
  414244:	ldr	x8, [sp, #80]
  414248:	add	x0, x8, #0x13
  41424c:	bl	402920 <strlen@plt>
  414250:	add	x8, x0, #0x1
  414254:	str	x8, [sp, #64]
  414258:	ldr	x8, [sp, #88]
  41425c:	cbz	x8, 4142e0 <__fxstatat@plt+0x111f0>
  414260:	ldur	x8, [x29, #-56]
  414264:	ldur	x9, [x29, #-64]
  414268:	cmp	x8, x9
  41426c:	b.ne	414294 <__fxstatat@plt+0x111a4>  // b.any
  414270:	ldur	x8, [x29, #-56]
  414274:	add	x1, sp, #0x38
  414278:	str	x8, [sp, #56]
  41427c:	ldur	x0, [x29, #-48]
  414280:	mov	x2, #0x10                  	// #16
  414284:	bl	41700c <__fxstatat@plt+0x13f1c>
  414288:	stur	x0, [x29, #-48]
  41428c:	ldr	x8, [sp, #56]
  414290:	stur	x8, [x29, #-56]
  414294:	ldr	x0, [sp, #72]
  414298:	bl	417218 <__fxstatat@plt+0x14128>
  41429c:	ldur	x8, [x29, #-48]
  4142a0:	ldur	x9, [x29, #-64]
  4142a4:	mov	x10, #0x10                  	// #16
  4142a8:	mul	x9, x10, x9
  4142ac:	add	x8, x8, x9
  4142b0:	str	x0, [x8]
  4142b4:	ldr	x8, [sp, #80]
  4142b8:	ldr	x8, [x8]
  4142bc:	ldur	x9, [x29, #-48]
  4142c0:	ldur	x11, [x29, #-64]
  4142c4:	mul	x10, x10, x11
  4142c8:	add	x9, x9, x10
  4142cc:	str	x8, [x9, #8]
  4142d0:	ldur	x8, [x29, #-64]
  4142d4:	add	x8, x8, #0x1
  4142d8:	stur	x8, [x29, #-64]
  4142dc:	b	414350 <__fxstatat@plt+0x11260>
  4142e0:	ldur	x8, [x29, #-40]
  4142e4:	ldur	x9, [x29, #-72]
  4142e8:	subs	x8, x8, x9
  4142ec:	ldr	x9, [sp, #64]
  4142f0:	cmp	x8, x9
  4142f4:	b.hi	414338 <__fxstatat@plt+0x11248>  // b.pmore
  4142f8:	ldur	x8, [x29, #-72]
  4142fc:	ldr	x9, [sp, #64]
  414300:	add	x8, x8, x9
  414304:	str	x8, [sp, #48]
  414308:	ldr	x8, [sp, #48]
  41430c:	ldur	x9, [x29, #-72]
  414310:	cmp	x8, x9
  414314:	b.cs	41431c <__fxstatat@plt+0x1122c>  // b.hs, b.nlast
  414318:	bl	417254 <__fxstatat@plt+0x14164>
  41431c:	ldur	x0, [x29, #-32]
  414320:	add	x1, sp, #0x30
  414324:	mov	x2, #0x1                   	// #1
  414328:	bl	41700c <__fxstatat@plt+0x13f1c>
  41432c:	stur	x0, [x29, #-32]
  414330:	ldr	x8, [sp, #48]
  414334:	stur	x8, [x29, #-40]
  414338:	ldur	x8, [x29, #-32]
  41433c:	ldur	x9, [x29, #-72]
  414340:	add	x0, x8, x9
  414344:	ldr	x1, [sp, #72]
  414348:	ldr	x2, [sp, #64]
  41434c:	bl	4028f0 <memcpy@plt>
  414350:	ldr	x8, [sp, #64]
  414354:	ldur	x9, [x29, #-72]
  414358:	add	x8, x9, x8
  41435c:	stur	x8, [x29, #-72]
  414360:	b	4141c8 <__fxstatat@plt+0x110d8>
  414364:	bl	403030 <__errno_location@plt>
  414368:	ldr	w8, [x0]
  41436c:	stur	w8, [x29, #-76]
  414370:	ldur	w8, [x29, #-76]
  414374:	cbz	w8, 4143a8 <__fxstatat@plt+0x112b8>
  414378:	ldur	x0, [x29, #-48]
  41437c:	bl	402e10 <free@plt>
  414380:	ldur	x0, [x29, #-32]
  414384:	bl	402e10 <free@plt>
  414388:	ldur	w8, [x29, #-76]
  41438c:	str	w8, [sp, #16]
  414390:	bl	403030 <__errno_location@plt>
  414394:	ldr	w8, [sp, #16]
  414398:	str	w8, [x0]
  41439c:	mov	x9, xzr
  4143a0:	stur	x9, [x29, #-8]
  4143a4:	b	4144b8 <__fxstatat@plt+0x113c8>
  4143a8:	ldr	x8, [sp, #88]
  4143ac:	cbz	x8, 414478 <__fxstatat@plt+0x11388>
  4143b0:	ldur	x8, [x29, #-64]
  4143b4:	cbz	x8, 4143cc <__fxstatat@plt+0x112dc>
  4143b8:	ldur	x0, [x29, #-48]
  4143bc:	ldur	x1, [x29, #-64]
  4143c0:	ldr	x3, [sp, #88]
  4143c4:	mov	x2, #0x10                  	// #16
  4143c8:	bl	402a40 <qsort@plt>
  4143cc:	ldur	x8, [x29, #-72]
  4143d0:	add	x0, x8, #0x1
  4143d4:	bl	416f04 <__fxstatat@plt+0x13e14>
  4143d8:	stur	x0, [x29, #-32]
  4143dc:	stur	xzr, [x29, #-72]
  4143e0:	str	xzr, [sp, #40]
  4143e4:	ldr	x8, [sp, #40]
  4143e8:	ldur	x9, [x29, #-64]
  4143ec:	cmp	x8, x9
  4143f0:	b.cs	41446c <__fxstatat@plt+0x1137c>  // b.hs, b.nlast
  4143f4:	ldur	x8, [x29, #-32]
  4143f8:	ldur	x9, [x29, #-72]
  4143fc:	add	x8, x8, x9
  414400:	str	x8, [sp, #32]
  414404:	ldr	x0, [sp, #32]
  414408:	ldur	x8, [x29, #-48]
  41440c:	ldr	x9, [sp, #40]
  414410:	mov	x10, #0x10                  	// #16
  414414:	mul	x9, x10, x9
  414418:	add	x8, x8, x9
  41441c:	ldr	x1, [x8]
  414420:	str	x10, [sp, #8]
  414424:	bl	402ab0 <stpcpy@plt>
  414428:	ldr	x8, [sp, #32]
  41442c:	subs	x8, x0, x8
  414430:	add	x8, x8, #0x1
  414434:	ldur	x9, [x29, #-72]
  414438:	add	x8, x9, x8
  41443c:	stur	x8, [x29, #-72]
  414440:	ldur	x8, [x29, #-48]
  414444:	ldr	x9, [sp, #40]
  414448:	ldr	x10, [sp, #8]
  41444c:	mul	x9, x10, x9
  414450:	add	x8, x8, x9
  414454:	ldr	x0, [x8]
  414458:	bl	402e10 <free@plt>
  41445c:	ldr	x8, [sp, #40]
  414460:	add	x8, x8, #0x1
  414464:	str	x8, [sp, #40]
  414468:	b	4143e4 <__fxstatat@plt+0x112f4>
  41446c:	ldur	x0, [x29, #-48]
  414470:	bl	402e10 <free@plt>
  414474:	b	41449c <__fxstatat@plt+0x113ac>
  414478:	ldur	x8, [x29, #-72]
  41447c:	ldur	x9, [x29, #-40]
  414480:	cmp	x8, x9
  414484:	b.ne	41449c <__fxstatat@plt+0x113ac>  // b.any
  414488:	ldur	x0, [x29, #-32]
  41448c:	ldur	x8, [x29, #-72]
  414490:	add	x1, x8, #0x1
  414494:	bl	416f98 <__fxstatat@plt+0x13ea8>
  414498:	stur	x0, [x29, #-32]
  41449c:	ldur	x8, [x29, #-32]
  4144a0:	ldur	x9, [x29, #-72]
  4144a4:	add	x8, x8, x9
  4144a8:	mov	w10, #0x0                   	// #0
  4144ac:	strb	w10, [x8]
  4144b0:	ldur	x8, [x29, #-32]
  4144b4:	stur	x8, [x29, #-8]
  4144b8:	ldur	x0, [x29, #-8]
  4144bc:	ldp	x29, x30, [sp, #176]
  4144c0:	add	sp, sp, #0xc0
  4144c4:	ret
  4144c8:	sub	sp, sp, #0x40
  4144cc:	stp	x29, x30, [sp, #48]
  4144d0:	add	x29, sp, #0x30
  4144d4:	stur	x0, [x29, #-16]
  4144d8:	stur	w1, [x29, #-20]
  4144dc:	ldur	x0, [x29, #-16]
  4144e0:	bl	41c1bc <__fxstatat@plt+0x190cc>
  4144e4:	str	x0, [sp, #16]
  4144e8:	ldr	x8, [sp, #16]
  4144ec:	cbnz	x8, 4144fc <__fxstatat@plt+0x1140c>
  4144f0:	mov	x8, xzr
  4144f4:	stur	x8, [x29, #-8]
  4144f8:	b	414554 <__fxstatat@plt+0x11464>
  4144fc:	ldr	x0, [sp, #16]
  414500:	ldur	w1, [x29, #-20]
  414504:	bl	414160 <__fxstatat@plt+0x11070>
  414508:	str	x0, [sp, #8]
  41450c:	ldr	x0, [sp, #16]
  414510:	bl	402ca0 <closedir@plt>
  414514:	cbz	w0, 41454c <__fxstatat@plt+0x1145c>
  414518:	bl	403030 <__errno_location@plt>
  41451c:	ldr	w8, [x0]
  414520:	str	w8, [sp, #4]
  414524:	ldr	x0, [sp, #8]
  414528:	bl	402e10 <free@plt>
  41452c:	ldr	w8, [sp, #4]
  414530:	str	w8, [sp]
  414534:	bl	403030 <__errno_location@plt>
  414538:	ldr	w8, [sp]
  41453c:	str	w8, [x0]
  414540:	mov	x9, xzr
  414544:	stur	x9, [x29, #-8]
  414548:	b	414554 <__fxstatat@plt+0x11464>
  41454c:	ldr	x8, [sp, #8]
  414550:	stur	x8, [x29, #-8]
  414554:	ldur	x0, [x29, #-8]
  414558:	ldp	x29, x30, [sp, #48]
  41455c:	add	sp, sp, #0x40
  414560:	ret
  414564:	sub	sp, sp, #0x30
  414568:	stp	x29, x30, [sp, #32]
  41456c:	add	x29, sp, #0x20
  414570:	stur	x0, [x29, #-8]
  414574:	str	x1, [sp, #16]
  414578:	ldur	x8, [x29, #-8]
  41457c:	str	x8, [sp, #8]
  414580:	ldr	x8, [sp, #16]
  414584:	str	x8, [sp]
  414588:	ldr	x8, [sp, #8]
  41458c:	ldr	x0, [x8]
  414590:	ldr	x8, [sp]
  414594:	ldr	x1, [x8]
  414598:	bl	402d90 <strcmp@plt>
  41459c:	ldp	x29, x30, [sp, #32]
  4145a0:	add	sp, sp, #0x30
  4145a4:	ret
  4145a8:	sub	sp, sp, #0x30
  4145ac:	str	x0, [sp, #40]
  4145b0:	str	x1, [sp, #32]
  4145b4:	ldr	x8, [sp, #40]
  4145b8:	str	x8, [sp, #24]
  4145bc:	ldr	x8, [sp, #32]
  4145c0:	str	x8, [sp, #16]
  4145c4:	ldr	x8, [sp, #24]
  4145c8:	ldr	x8, [x8, #8]
  4145cc:	ldr	x9, [sp, #16]
  4145d0:	ldr	x9, [x9, #8]
  4145d4:	cmp	x8, x9
  4145d8:	b.cs	4145e8 <__fxstatat@plt+0x114f8>  // b.hs, b.nlast
  4145dc:	mov	w8, #0xffffffff            	// #-1
  4145e0:	str	w8, [sp, #12]
  4145e4:	b	414608 <__fxstatat@plt+0x11518>
  4145e8:	ldr	x8, [sp, #24]
  4145ec:	ldr	x8, [x8, #8]
  4145f0:	ldr	x9, [sp, #16]
  4145f4:	ldr	x9, [x9, #8]
  4145f8:	cmp	x8, x9
  4145fc:	cset	w10, hi  // hi = pmore
  414600:	and	w10, w10, #0x1
  414604:	str	w10, [sp, #12]
  414608:	ldr	w8, [sp, #12]
  41460c:	mov	w0, w8
  414610:	add	sp, sp, #0x30
  414614:	ret
  414618:	sub	sp, sp, #0x20
  41461c:	stp	x29, x30, [sp, #16]
  414620:	add	x29, sp, #0x10
  414624:	mov	w8, #0x5f                  	// #95
  414628:	mov	w9, #0xffffffff            	// #-1
  41462c:	str	x0, [sp, #8]
  414630:	str	w8, [sp, #4]
  414634:	str	w9, [sp]
  414638:	bl	403030 <__errno_location@plt>
  41463c:	ldr	w8, [sp, #4]
  414640:	str	w8, [x0]
  414644:	ldr	w0, [sp]
  414648:	ldp	x29, x30, [sp, #16]
  41464c:	add	sp, sp, #0x20
  414650:	ret
  414654:	sub	sp, sp, #0x10
  414658:	str	x0, [sp, #8]
  41465c:	add	sp, sp, #0x10
  414660:	ret
  414664:	sub	sp, sp, #0x20
  414668:	stp	x29, x30, [sp, #16]
  41466c:	add	x29, sp, #0x10
  414670:	mov	w8, #0x5f                  	// #95
  414674:	mov	w9, #0xffffffff            	// #-1
  414678:	str	x0, [sp, #8]
  41467c:	str	w8, [sp, #4]
  414680:	str	w9, [sp]
  414684:	bl	403030 <__errno_location@plt>
  414688:	ldr	w8, [sp, #4]
  41468c:	str	w8, [x0]
  414690:	ldr	w0, [sp]
  414694:	ldp	x29, x30, [sp, #16]
  414698:	add	sp, sp, #0x20
  41469c:	ret
  4146a0:	sub	sp, sp, #0x20
  4146a4:	stp	x29, x30, [sp, #16]
  4146a8:	add	x29, sp, #0x10
  4146ac:	mov	w8, #0x5f                  	// #95
  4146b0:	mov	w9, #0xffffffff            	// #-1
  4146b4:	str	x0, [sp, #8]
  4146b8:	str	w8, [sp, #4]
  4146bc:	str	w9, [sp]
  4146c0:	bl	403030 <__errno_location@plt>
  4146c4:	ldr	w8, [sp, #4]
  4146c8:	str	w8, [x0]
  4146cc:	ldr	w0, [sp]
  4146d0:	ldp	x29, x30, [sp, #16]
  4146d4:	add	sp, sp, #0x20
  4146d8:	ret
  4146dc:	sub	sp, sp, #0x30
  4146e0:	stp	x29, x30, [sp, #32]
  4146e4:	add	x29, sp, #0x20
  4146e8:	mov	w8, #0x5f                  	// #95
  4146ec:	mov	w9, #0xffffffff            	// #-1
  4146f0:	stur	x0, [x29, #-8]
  4146f4:	stur	w1, [x29, #-12]
  4146f8:	str	x2, [sp, #8]
  4146fc:	str	w8, [sp, #4]
  414700:	str	w9, [sp]
  414704:	bl	403030 <__errno_location@plt>
  414708:	ldr	w8, [sp, #4]
  41470c:	str	w8, [x0]
  414710:	ldr	w0, [sp]
  414714:	ldp	x29, x30, [sp, #32]
  414718:	add	sp, sp, #0x30
  41471c:	ret
  414720:	sub	sp, sp, #0x30
  414724:	stp	x29, x30, [sp, #32]
  414728:	add	x29, sp, #0x20
  41472c:	mov	w8, #0x5f                  	// #95
  414730:	mov	w9, #0xffffffff            	// #-1
  414734:	stur	x0, [x29, #-8]
  414738:	str	x1, [sp, #16]
  41473c:	str	w8, [sp, #12]
  414740:	str	w9, [sp, #8]
  414744:	bl	403030 <__errno_location@plt>
  414748:	ldr	w8, [sp, #12]
  41474c:	str	w8, [x0]
  414750:	ldr	w0, [sp, #8]
  414754:	ldp	x29, x30, [sp, #32]
  414758:	add	sp, sp, #0x30
  41475c:	ret
  414760:	sub	sp, sp, #0x30
  414764:	stp	x29, x30, [sp, #32]
  414768:	add	x29, sp, #0x20
  41476c:	mov	w8, #0x5f                  	// #95
  414770:	mov	w9, #0xffffffff            	// #-1
  414774:	stur	x0, [x29, #-8]
  414778:	str	x1, [sp, #16]
  41477c:	str	w8, [sp, #12]
  414780:	str	w9, [sp, #8]
  414784:	bl	403030 <__errno_location@plt>
  414788:	ldr	w8, [sp, #12]
  41478c:	str	w8, [x0]
  414790:	ldr	w0, [sp, #8]
  414794:	ldp	x29, x30, [sp, #32]
  414798:	add	sp, sp, #0x30
  41479c:	ret
  4147a0:	sub	sp, sp, #0x30
  4147a4:	stp	x29, x30, [sp, #32]
  4147a8:	add	x29, sp, #0x20
  4147ac:	mov	w8, #0x5f                  	// #95
  4147b0:	mov	w9, #0xffffffff            	// #-1
  4147b4:	stur	w0, [x29, #-4]
  4147b8:	str	x1, [sp, #16]
  4147bc:	str	w8, [sp, #12]
  4147c0:	str	w9, [sp, #8]
  4147c4:	bl	403030 <__errno_location@plt>
  4147c8:	ldr	w8, [sp, #12]
  4147cc:	str	w8, [x0]
  4147d0:	ldr	w0, [sp, #8]
  4147d4:	ldp	x29, x30, [sp, #32]
  4147d8:	add	sp, sp, #0x30
  4147dc:	ret
  4147e0:	sub	sp, sp, #0x30
  4147e4:	stp	x29, x30, [sp, #32]
  4147e8:	add	x29, sp, #0x20
  4147ec:	mov	w8, #0x5f                  	// #95
  4147f0:	mov	w9, #0xffffffff            	// #-1
  4147f4:	stur	x0, [x29, #-8]
  4147f8:	str	x1, [sp, #16]
  4147fc:	str	w8, [sp, #12]
  414800:	str	w9, [sp, #8]
  414804:	bl	403030 <__errno_location@plt>
  414808:	ldr	w8, [sp, #12]
  41480c:	str	w8, [x0]
  414810:	ldr	w0, [sp, #8]
  414814:	ldp	x29, x30, [sp, #32]
  414818:	add	sp, sp, #0x30
  41481c:	ret
  414820:	sub	sp, sp, #0x30
  414824:	stp	x29, x30, [sp, #32]
  414828:	add	x29, sp, #0x20
  41482c:	mov	w8, #0x5f                  	// #95
  414830:	mov	w9, #0xffffffff            	// #-1
  414834:	stur	x0, [x29, #-8]
  414838:	str	x1, [sp, #16]
  41483c:	str	w8, [sp, #12]
  414840:	str	w9, [sp, #8]
  414844:	bl	403030 <__errno_location@plt>
  414848:	ldr	w8, [sp, #12]
  41484c:	str	w8, [x0]
  414850:	ldr	w0, [sp, #8]
  414854:	ldp	x29, x30, [sp, #32]
  414858:	add	sp, sp, #0x30
  41485c:	ret
  414860:	sub	sp, sp, #0x30
  414864:	stp	x29, x30, [sp, #32]
  414868:	add	x29, sp, #0x20
  41486c:	mov	w8, #0x5f                  	// #95
  414870:	mov	w9, #0xffffffff            	// #-1
  414874:	stur	w0, [x29, #-4]
  414878:	str	x1, [sp, #16]
  41487c:	str	w8, [sp, #12]
  414880:	str	w9, [sp, #8]
  414884:	bl	403030 <__errno_location@plt>
  414888:	ldr	w8, [sp, #12]
  41488c:	str	w8, [x0]
  414890:	ldr	w0, [sp, #8]
  414894:	ldp	x29, x30, [sp, #32]
  414898:	add	sp, sp, #0x30
  41489c:	ret
  4148a0:	sub	sp, sp, #0x20
  4148a4:	stp	x29, x30, [sp, #16]
  4148a8:	add	x29, sp, #0x10
  4148ac:	mov	w8, #0x5f                  	// #95
  4148b0:	mov	w9, #0xffffffff            	// #-1
  4148b4:	str	x0, [sp, #8]
  4148b8:	str	w8, [sp, #4]
  4148bc:	str	w9, [sp]
  4148c0:	bl	403030 <__errno_location@plt>
  4148c4:	ldr	w8, [sp, #4]
  4148c8:	str	w8, [x0]
  4148cc:	ldr	w0, [sp]
  4148d0:	ldp	x29, x30, [sp, #16]
  4148d4:	add	sp, sp, #0x20
  4148d8:	ret
  4148dc:	sub	sp, sp, #0x20
  4148e0:	stp	x29, x30, [sp, #16]
  4148e4:	add	x29, sp, #0x10
  4148e8:	mov	w8, #0x5f                  	// #95
  4148ec:	mov	w9, #0xffffffff            	// #-1
  4148f0:	str	x0, [sp, #8]
  4148f4:	str	w8, [sp, #4]
  4148f8:	str	w9, [sp]
  4148fc:	bl	403030 <__errno_location@plt>
  414900:	ldr	w8, [sp, #4]
  414904:	str	w8, [x0]
  414908:	ldr	w0, [sp]
  41490c:	ldp	x29, x30, [sp, #16]
  414910:	add	sp, sp, #0x20
  414914:	ret
  414918:	sub	sp, sp, #0x20
  41491c:	stp	x29, x30, [sp, #16]
  414920:	add	x29, sp, #0x10
  414924:	mov	w8, #0x5f                  	// #95
  414928:	mov	w9, #0xffffffff            	// #-1
  41492c:	str	x0, [sp, #8]
  414930:	str	w8, [sp, #4]
  414934:	str	w9, [sp]
  414938:	bl	403030 <__errno_location@plt>
  41493c:	ldr	w8, [sp, #4]
  414940:	str	w8, [x0]
  414944:	ldr	w0, [sp]
  414948:	ldp	x29, x30, [sp, #16]
  41494c:	add	sp, sp, #0x20
  414950:	ret
  414954:	sub	sp, sp, #0x40
  414958:	stp	x29, x30, [sp, #48]
  41495c:	add	x29, sp, #0x30
  414960:	mov	w8, #0x5f                  	// #95
  414964:	mov	w9, #0xffffffff            	// #-1
  414968:	stur	x0, [x29, #-8]
  41496c:	stur	x1, [x29, #-16]
  414970:	sturh	w2, [x29, #-18]
  414974:	str	x3, [sp, #16]
  414978:	str	w8, [sp, #12]
  41497c:	str	w9, [sp, #8]
  414980:	bl	403030 <__errno_location@plt>
  414984:	ldr	w8, [sp, #12]
  414988:	str	w8, [x0]
  41498c:	ldr	w0, [sp, #8]
  414990:	ldp	x29, x30, [sp, #48]
  414994:	add	sp, sp, #0x40
  414998:	ret
  41499c:	sub	sp, sp, #0x20
  4149a0:	stp	x29, x30, [sp, #16]
  4149a4:	add	x29, sp, #0x10
  4149a8:	mov	w8, #0x5f                  	// #95
  4149ac:	str	x0, [sp, #8]
  4149b0:	str	w8, [sp, #4]
  4149b4:	bl	403030 <__errno_location@plt>
  4149b8:	ldr	w8, [sp, #4]
  4149bc:	str	w8, [x0]
  4149c0:	mov	w9, wzr
  4149c4:	mov	w0, w9
  4149c8:	ldp	x29, x30, [sp, #16]
  4149cc:	add	sp, sp, #0x20
  4149d0:	ret
  4149d4:	sub	sp, sp, #0x30
  4149d8:	stp	x29, x30, [sp, #32]
  4149dc:	add	x29, sp, #0x20
  4149e0:	mov	w8, #0x5f                  	// #95
  4149e4:	mov	w9, #0xffffffff            	// #-1
  4149e8:	stur	x0, [x29, #-8]
  4149ec:	str	x1, [sp, #16]
  4149f0:	str	w8, [sp, #12]
  4149f4:	str	w9, [sp, #8]
  4149f8:	bl	403030 <__errno_location@plt>
  4149fc:	ldr	w8, [sp, #12]
  414a00:	str	w8, [x0]
  414a04:	ldr	w0, [sp, #8]
  414a08:	ldp	x29, x30, [sp, #32]
  414a0c:	add	sp, sp, #0x30
  414a10:	ret
  414a14:	sub	sp, sp, #0x10
  414a18:	str	x0, [sp, #8]
  414a1c:	ldr	x8, [sp, #8]
  414a20:	ldr	x0, [x8, #80]
  414a24:	add	sp, sp, #0x10
  414a28:	ret
  414a2c:	sub	sp, sp, #0x10
  414a30:	str	x0, [sp, #8]
  414a34:	ldr	x8, [sp, #8]
  414a38:	ldr	x0, [x8, #112]
  414a3c:	add	sp, sp, #0x10
  414a40:	ret
  414a44:	sub	sp, sp, #0x10
  414a48:	str	x0, [sp, #8]
  414a4c:	ldr	x8, [sp, #8]
  414a50:	ldr	x0, [x8, #96]
  414a54:	add	sp, sp, #0x10
  414a58:	ret
  414a5c:	sub	sp, sp, #0x10
  414a60:	mov	x8, xzr
  414a64:	str	x0, [sp, #8]
  414a68:	mov	x0, x8
  414a6c:	add	sp, sp, #0x10
  414a70:	ret
  414a74:	sub	sp, sp, #0x20
  414a78:	str	x0, [sp, #8]
  414a7c:	ldr	x8, [sp, #8]
  414a80:	ldur	q0, [x8, #72]
  414a84:	str	q0, [sp, #16]
  414a88:	ldr	x0, [sp, #16]
  414a8c:	ldr	x1, [sp, #24]
  414a90:	add	sp, sp, #0x20
  414a94:	ret
  414a98:	sub	sp, sp, #0x20
  414a9c:	str	x0, [sp, #8]
  414aa0:	ldr	x8, [sp, #8]
  414aa4:	ldur	q0, [x8, #104]
  414aa8:	str	q0, [sp, #16]
  414aac:	ldr	x0, [sp, #16]
  414ab0:	ldr	x1, [sp, #24]
  414ab4:	add	sp, sp, #0x20
  414ab8:	ret
  414abc:	sub	sp, sp, #0x20
  414ac0:	str	x0, [sp, #8]
  414ac4:	ldr	x8, [sp, #8]
  414ac8:	ldur	q0, [x8, #88]
  414acc:	str	q0, [sp, #16]
  414ad0:	ldr	x0, [sp, #16]
  414ad4:	ldr	x1, [sp, #24]
  414ad8:	add	sp, sp, #0x20
  414adc:	ret
  414ae0:	sub	sp, sp, #0x20
  414ae4:	mov	x8, #0xffffffffffffffff    	// #-1
  414ae8:	str	x0, [sp, #8]
  414aec:	str	x8, [sp, #16]
  414af0:	str	x8, [sp, #24]
  414af4:	ldr	x0, [sp, #16]
  414af8:	ldr	x1, [sp, #24]
  414afc:	add	sp, sp, #0x20
  414b00:	ret
  414b04:	sub	sp, sp, #0x10
  414b08:	str	w0, [sp, #12]
  414b0c:	str	x1, [sp]
  414b10:	ldr	w0, [sp, #12]
  414b14:	add	sp, sp, #0x10
  414b18:	ret
  414b1c:	sub	sp, sp, #0x30
  414b20:	stp	x29, x30, [sp, #32]
  414b24:	add	x29, sp, #0x20
  414b28:	mov	w8, wzr
  414b2c:	stur	w0, [x29, #-4]
  414b30:	str	x1, [sp, #16]
  414b34:	str	x2, [sp, #8]
  414b38:	ldur	w0, [x29, #-4]
  414b3c:	ldr	x1, [sp, #16]
  414b40:	ldr	x2, [sp, #8]
  414b44:	mov	w3, w8
  414b48:	bl	41ef50 <__fxstatat@plt+0x1be60>
  414b4c:	ldp	x29, x30, [sp, #32]
  414b50:	add	sp, sp, #0x30
  414b54:	ret
  414b58:	sub	sp, sp, #0x30
  414b5c:	stp	x29, x30, [sp, #32]
  414b60:	add	x29, sp, #0x20
  414b64:	mov	w3, #0x100                 	// #256
  414b68:	stur	w0, [x29, #-4]
  414b6c:	str	x1, [sp, #16]
  414b70:	str	x2, [sp, #8]
  414b74:	ldur	w0, [x29, #-4]
  414b78:	ldr	x1, [sp, #16]
  414b7c:	ldr	x2, [sp, #8]
  414b80:	bl	41ef50 <__fxstatat@plt+0x1be60>
  414b84:	ldp	x29, x30, [sp, #32]
  414b88:	add	sp, sp, #0x30
  414b8c:	ret
  414b90:	sub	sp, sp, #0x90
  414b94:	stp	x29, x30, [sp, #128]
  414b98:	add	x29, sp, #0x80
  414b9c:	mov	w8, #0xffffffff            	// #-1
  414ba0:	mov	w9, #0xa2f8                	// #41720
  414ba4:	movk	w9, #0x3, lsl #16
  414ba8:	stur	x0, [x29, #-16]
  414bac:	stur	w1, [x29, #-20]
  414bb0:	stur	x2, [x29, #-32]
  414bb4:	stur	x3, [x29, #-40]
  414bb8:	stur	x4, [x29, #-48]
  414bbc:	str	w8, [sp, #56]
  414bc0:	str	w9, [sp, #16]
  414bc4:	bl	403030 <__errno_location@plt>
  414bc8:	ldr	w8, [x0]
  414bcc:	str	w8, [sp, #52]
  414bd0:	ldr	w8, [sp, #16]
  414bd4:	str	w8, [sp, #36]
  414bd8:	ldur	x0, [x29, #-16]
  414bdc:	bl	402920 <strlen@plt>
  414be0:	stur	x0, [x29, #-56]
  414be4:	ldur	x10, [x29, #-56]
  414be8:	ldur	x11, [x29, #-48]
  414bec:	ldursw	x12, [x29, #-20]
  414bf0:	add	x11, x11, x12
  414bf4:	cmp	x10, x11
  414bf8:	b.cc	414c24 <__fxstatat@plt+0x11b34>  // b.lo, b.ul, b.last
  414bfc:	ldur	x8, [x29, #-16]
  414c00:	ldur	x9, [x29, #-56]
  414c04:	ldur	x10, [x29, #-48]
  414c08:	subs	x9, x9, x10
  414c0c:	ldursw	x10, [x29, #-20]
  414c10:	subs	x9, x9, x10
  414c14:	add	x0, x8, x9
  414c18:	ldur	x1, [x29, #-48]
  414c1c:	bl	414db0 <__fxstatat@plt+0x11cc0>
  414c20:	tbnz	w0, #0, 414c3c <__fxstatat@plt+0x11b4c>
  414c24:	bl	403030 <__errno_location@plt>
  414c28:	mov	w8, #0x16                  	// #22
  414c2c:	str	w8, [x0]
  414c30:	mov	w8, #0xffffffff            	// #-1
  414c34:	stur	w8, [x29, #-4]
  414c38:	b	414da0 <__fxstatat@plt+0x11cb0>
  414c3c:	ldur	x8, [x29, #-16]
  414c40:	ldur	x9, [x29, #-56]
  414c44:	ldur	x10, [x29, #-48]
  414c48:	subs	x9, x9, x10
  414c4c:	ldursw	x10, [x29, #-20]
  414c50:	subs	x9, x9, x10
  414c54:	add	x8, x8, x9
  414c58:	str	x8, [sp, #64]
  414c5c:	ldur	x1, [x29, #-48]
  414c60:	mov	x8, xzr
  414c64:	mov	x0, x8
  414c68:	bl	41c7c4 <__fxstatat@plt+0x196d4>
  414c6c:	str	x0, [sp, #40]
  414c70:	ldr	x8, [sp, #40]
  414c74:	cbnz	x8, 414c84 <__fxstatat@plt+0x11b94>
  414c78:	mov	w8, #0xffffffff            	// #-1
  414c7c:	stur	w8, [x29, #-4]
  414c80:	b	414da0 <__fxstatat@plt+0x11cb0>
  414c84:	str	wzr, [sp, #60]
  414c88:	ldr	w8, [sp, #60]
  414c8c:	ldr	w9, [sp, #36]
  414c90:	cmp	w8, w9
  414c94:	b.cs	414d50 <__fxstatat@plt+0x11c60>  // b.hs, b.nlast
  414c98:	str	xzr, [sp, #24]
  414c9c:	ldr	x8, [sp, #24]
  414ca0:	ldur	x9, [x29, #-48]
  414ca4:	cmp	x8, x9
  414ca8:	b.cs	414ce8 <__fxstatat@plt+0x11bf8>  // b.hs, b.nlast
  414cac:	ldr	x0, [sp, #40]
  414cb0:	mov	x1, #0x3d                  	// #61
  414cb4:	bl	41c834 <__fxstatat@plt+0x19744>
  414cb8:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  414cbc:	add	x8, x8, #0x1b8
  414cc0:	add	x8, x8, x0
  414cc4:	ldrb	w9, [x8]
  414cc8:	ldr	x8, [sp, #64]
  414ccc:	ldr	x10, [sp, #24]
  414cd0:	add	x8, x8, x10
  414cd4:	strb	w9, [x8]
  414cd8:	ldr	x8, [sp, #24]
  414cdc:	add	x8, x8, #0x1
  414ce0:	str	x8, [sp, #24]
  414ce4:	b	414c9c <__fxstatat@plt+0x11bac>
  414ce8:	ldur	x8, [x29, #-40]
  414cec:	ldur	x0, [x29, #-16]
  414cf0:	ldur	x1, [x29, #-32]
  414cf4:	blr	x8
  414cf8:	str	w0, [sp, #56]
  414cfc:	ldr	w9, [sp, #56]
  414d00:	cmp	w9, #0x0
  414d04:	cset	w9, lt  // lt = tstop
  414d08:	tbnz	w9, #0, 414d24 <__fxstatat@plt+0x11c34>
  414d0c:	ldr	w8, [sp, #52]
  414d10:	str	w8, [sp, #12]
  414d14:	bl	403030 <__errno_location@plt>
  414d18:	ldr	w8, [sp, #12]
  414d1c:	str	w8, [x0]
  414d20:	b	414d70 <__fxstatat@plt+0x11c80>
  414d24:	bl	403030 <__errno_location@plt>
  414d28:	ldr	w8, [x0]
  414d2c:	cmp	w8, #0x11
  414d30:	b.eq	414d40 <__fxstatat@plt+0x11c50>  // b.none
  414d34:	mov	w8, #0xffffffff            	// #-1
  414d38:	str	w8, [sp, #56]
  414d3c:	b	414d70 <__fxstatat@plt+0x11c80>
  414d40:	ldr	w8, [sp, #60]
  414d44:	add	w8, w8, #0x1
  414d48:	str	w8, [sp, #60]
  414d4c:	b	414c88 <__fxstatat@plt+0x11b98>
  414d50:	ldr	x0, [sp, #40]
  414d54:	bl	41ca50 <__fxstatat@plt+0x19960>
  414d58:	bl	403030 <__errno_location@plt>
  414d5c:	mov	w8, #0x11                  	// #17
  414d60:	str	w8, [x0]
  414d64:	mov	w8, #0xffffffff            	// #-1
  414d68:	stur	w8, [x29, #-4]
  414d6c:	b	414da0 <__fxstatat@plt+0x11cb0>
  414d70:	bl	403030 <__errno_location@plt>
  414d74:	ldr	w8, [x0]
  414d78:	str	w8, [sp, #20]
  414d7c:	ldr	x0, [sp, #40]
  414d80:	bl	41ca50 <__fxstatat@plt+0x19960>
  414d84:	ldr	w8, [sp, #20]
  414d88:	str	w8, [sp, #8]
  414d8c:	bl	403030 <__errno_location@plt>
  414d90:	ldr	w8, [sp, #8]
  414d94:	str	w8, [x0]
  414d98:	ldr	w9, [sp, #56]
  414d9c:	stur	w9, [x29, #-4]
  414da0:	ldur	w0, [x29, #-4]
  414da4:	ldp	x29, x30, [sp, #128]
  414da8:	add	sp, sp, #0x90
  414dac:	ret
  414db0:	sub	sp, sp, #0x30
  414db4:	stp	x29, x30, [sp, #32]
  414db8:	add	x29, sp, #0x20
  414dbc:	adrp	x8, 420000 <__fxstatat@plt+0x1cf10>
  414dc0:	add	x8, x8, #0xc53
  414dc4:	stur	x0, [x29, #-8]
  414dc8:	str	x1, [sp, #16]
  414dcc:	ldr	x9, [sp, #16]
  414dd0:	ldur	x0, [x29, #-8]
  414dd4:	mov	x1, x8
  414dd8:	str	x9, [sp, #8]
  414ddc:	bl	402e90 <strspn@plt>
  414de0:	ldr	x8, [sp, #8]
  414de4:	cmp	x8, x0
  414de8:	cset	w10, ls  // ls = plast
  414dec:	and	w0, w10, #0x1
  414df0:	ldp	x29, x30, [sp, #32]
  414df4:	add	sp, sp, #0x30
  414df8:	ret
  414dfc:	sub	sp, sp, #0x40
  414e00:	stp	x29, x30, [sp, #48]
  414e04:	add	x29, sp, #0x30
  414e08:	stur	x0, [x29, #-8]
  414e0c:	stur	w1, [x29, #-12]
  414e10:	stur	w2, [x29, #-16]
  414e14:	stur	w3, [x29, #-20]
  414e18:	str	x4, [sp, #16]
  414e1c:	ldur	w8, [x29, #-20]
  414e20:	str	w8, [sp, #4]
  414e24:	cbz	w8, 414e4c <__fxstatat@plt+0x11d5c>
  414e28:	b	414e2c <__fxstatat@plt+0x11d3c>
  414e2c:	ldr	w8, [sp, #4]
  414e30:	cmp	w8, #0x1
  414e34:	b.eq	414e5c <__fxstatat@plt+0x11d6c>  // b.none
  414e38:	b	414e3c <__fxstatat@plt+0x11d4c>
  414e3c:	ldr	w8, [sp, #4]
  414e40:	cmp	w8, #0x2
  414e44:	b.eq	414e6c <__fxstatat@plt+0x11d7c>  // b.none
  414e48:	b	414e7c <__fxstatat@plt+0x11d8c>
  414e4c:	adrp	x8, 414000 <__fxstatat@plt+0x10f10>
  414e50:	add	x8, x8, #0xec0
  414e54:	str	x8, [sp, #8]
  414e58:	b	414e9c <__fxstatat@plt+0x11dac>
  414e5c:	adrp	x8, 414000 <__fxstatat@plt+0x10f10>
  414e60:	add	x8, x8, #0xf0c
  414e64:	str	x8, [sp, #8]
  414e68:	b	414e9c <__fxstatat@plt+0x11dac>
  414e6c:	adrp	x8, 414000 <__fxstatat@plt+0x10f10>
  414e70:	add	x8, x8, #0xf3c
  414e74:	str	x8, [sp, #8]
  414e78:	b	414e9c <__fxstatat@plt+0x11dac>
  414e7c:	adrp	x0, 421000 <__fxstatat@plt+0x1df10>
  414e80:	add	x0, x0, #0x1f7
  414e84:	adrp	x1, 421000 <__fxstatat@plt+0x1df10>
  414e88:	add	x1, x1, #0x21a
  414e8c:	mov	w2, #0x147                 	// #327
  414e90:	adrp	x3, 421000 <__fxstatat@plt+0x1df10>
  414e94:	add	x3, x3, #0x229
  414e98:	bl	403020 <__assert_fail@plt>
  414e9c:	ldur	x0, [x29, #-8]
  414ea0:	ldur	w1, [x29, #-12]
  414ea4:	ldr	x3, [sp, #8]
  414ea8:	ldr	x4, [sp, #16]
  414eac:	sub	x2, x29, #0x10
  414eb0:	bl	414b90 <__fxstatat@plt+0x11aa0>
  414eb4:	ldp	x29, x30, [sp, #48]
  414eb8:	add	sp, sp, #0x40
  414ebc:	ret
  414ec0:	sub	sp, sp, #0x30
  414ec4:	stp	x29, x30, [sp, #32]
  414ec8:	add	x29, sp, #0x20
  414ecc:	mov	w2, #0x180                 	// #384
  414ed0:	stur	x0, [x29, #-8]
  414ed4:	str	x1, [sp, #16]
  414ed8:	ldr	x8, [sp, #16]
  414edc:	str	x8, [sp, #8]
  414ee0:	ldur	x0, [x29, #-8]
  414ee4:	ldr	x8, [sp, #8]
  414ee8:	ldr	w9, [x8]
  414eec:	and	w9, w9, #0xfffffffc
  414ef0:	orr	w9, w9, #0x2
  414ef4:	orr	w9, w9, #0x40
  414ef8:	orr	w1, w9, #0x80
  414efc:	bl	402b60 <open@plt>
  414f00:	ldp	x29, x30, [sp, #32]
  414f04:	add	sp, sp, #0x30
  414f08:	ret
  414f0c:	sub	sp, sp, #0x20
  414f10:	stp	x29, x30, [sp, #16]
  414f14:	add	x29, sp, #0x10
  414f18:	mov	w8, #0x1c0                 	// #448
  414f1c:	str	x0, [sp, #8]
  414f20:	str	x1, [sp]
  414f24:	ldr	x0, [sp, #8]
  414f28:	mov	w1, w8
  414f2c:	bl	403090 <mkdir@plt>
  414f30:	ldp	x29, x30, [sp, #16]
  414f34:	add	sp, sp, #0x20
  414f38:	ret
  414f3c:	sub	sp, sp, #0xa0
  414f40:	stp	x29, x30, [sp, #144]
  414f44:	add	x29, sp, #0x90
  414f48:	mov	x8, sp
  414f4c:	stur	x0, [x29, #-8]
  414f50:	stur	x1, [x29, #-16]
  414f54:	ldur	x0, [x29, #-8]
  414f58:	mov	x1, x8
  414f5c:	bl	41ef40 <__fxstatat@plt+0x1be50>
  414f60:	cbz	w0, 414f74 <__fxstatat@plt+0x11e84>
  414f64:	bl	403030 <__errno_location@plt>
  414f68:	ldr	w8, [x0]
  414f6c:	cmp	w8, #0x4b
  414f70:	b.ne	414f80 <__fxstatat@plt+0x11e90>  // b.any
  414f74:	bl	403030 <__errno_location@plt>
  414f78:	mov	w8, #0x11                  	// #17
  414f7c:	str	w8, [x0]
  414f80:	bl	403030 <__errno_location@plt>
  414f84:	ldr	w8, [x0]
  414f88:	mov	w9, #0xffffffff            	// #-1
  414f8c:	mov	w10, wzr
  414f90:	cmp	w8, #0x2
  414f94:	csel	w0, w10, w9, eq  // eq = none
  414f98:	ldp	x29, x30, [sp, #144]
  414f9c:	add	sp, sp, #0xa0
  414fa0:	ret
  414fa4:	sub	sp, sp, #0x30
  414fa8:	stp	x29, x30, [sp, #32]
  414fac:	add	x29, sp, #0x20
  414fb0:	mov	x4, #0x6                   	// #6
  414fb4:	stur	x0, [x29, #-8]
  414fb8:	stur	w1, [x29, #-12]
  414fbc:	str	w2, [sp, #16]
  414fc0:	str	w3, [sp, #12]
  414fc4:	ldur	x0, [x29, #-8]
  414fc8:	ldur	w1, [x29, #-12]
  414fcc:	ldr	w2, [sp, #16]
  414fd0:	ldr	w3, [sp, #12]
  414fd4:	bl	414dfc <__fxstatat@plt+0x11d0c>
  414fd8:	ldp	x29, x30, [sp, #32]
  414fdc:	add	sp, sp, #0x30
  414fe0:	ret
  414fe4:	sub	sp, sp, #0x30
  414fe8:	stp	x29, x30, [sp, #32]
  414fec:	add	x29, sp, #0x20
  414ff0:	mov	x4, #0x6                   	// #6
  414ff4:	stur	x0, [x29, #-8]
  414ff8:	stur	w1, [x29, #-12]
  414ffc:	str	x2, [sp, #8]
  415000:	str	x3, [sp]
  415004:	ldur	x0, [x29, #-8]
  415008:	ldur	w1, [x29, #-12]
  41500c:	ldr	x2, [sp, #8]
  415010:	ldr	x3, [sp]
  415014:	bl	414b90 <__fxstatat@plt+0x11aa0>
  415018:	ldp	x29, x30, [sp, #32]
  41501c:	add	sp, sp, #0x30
  415020:	ret
  415024:	sub	sp, sp, #0x20
  415028:	stp	x29, x30, [sp, #16]
  41502c:	add	x29, sp, #0x10
  415030:	mov	w8, wzr
  415034:	stur	w0, [x29, #-4]
  415038:	ldur	w9, [x29, #-4]
  41503c:	cmp	w8, w9
  415040:	cset	w8, gt
  415044:	tbnz	w8, #0, 415090 <__fxstatat@plt+0x11fa0>
  415048:	ldur	w8, [x29, #-4]
  41504c:	cmp	w8, #0x2
  415050:	b.gt	415090 <__fxstatat@plt+0x11fa0>
  415054:	ldur	w0, [x29, #-4]
  415058:	bl	41dfdc <__fxstatat@plt+0x1aeec>
  41505c:	str	w0, [sp, #8]
  415060:	bl	403030 <__errno_location@plt>
  415064:	ldr	w8, [x0]
  415068:	str	w8, [sp, #4]
  41506c:	ldur	w0, [x29, #-4]
  415070:	bl	402cb0 <close@plt>
  415074:	ldr	w8, [sp, #4]
  415078:	str	w8, [sp]
  41507c:	bl	403030 <__errno_location@plt>
  415080:	ldr	w8, [sp]
  415084:	str	w8, [x0]
  415088:	ldr	w9, [sp, #8]
  41508c:	stur	w9, [x29, #-4]
  415090:	ldur	w0, [x29, #-4]
  415094:	ldp	x29, x30, [sp, #16]
  415098:	add	sp, sp, #0x20
  41509c:	ret
  4150a0:	sub	sp, sp, #0x30
  4150a4:	stp	x29, x30, [sp, #32]
  4150a8:	add	x29, sp, #0x20
  4150ac:	mov	w8, #0xffffff9c            	// #-100
  4150b0:	stur	x0, [x29, #-8]
  4150b4:	str	x1, [sp, #16]
  4150b8:	str	x2, [sp, #8]
  4150bc:	str	w3, [sp, #4]
  4150c0:	ldur	x1, [x29, #-8]
  4150c4:	ldr	x2, [sp, #16]
  4150c8:	ldr	x3, [sp, #8]
  4150cc:	ldr	w4, [sp, #4]
  4150d0:	mov	w0, w8
  4150d4:	bl	4150e4 <__fxstatat@plt+0x11ff4>
  4150d8:	ldp	x29, x30, [sp, #32]
  4150dc:	add	sp, sp, #0x30
  4150e0:	ret
  4150e4:	sub	sp, sp, #0x1c0
  4150e8:	stp	x29, x30, [sp, #416]
  4150ec:	str	x28, [sp, #432]
  4150f0:	add	x29, sp, #0x1a0
  4150f4:	sub	x8, x29, #0xb8
  4150f8:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  4150fc:	add	x9, x9, #0xa78
  415100:	adrp	x10, 432000 <__fxstatat@plt+0x2ef10>
  415104:	add	x10, x10, #0xa80
  415108:	stur	w0, [x29, #-8]
  41510c:	str	x1, [x8, #168]
  415110:	str	x2, [x8, #160]
  415114:	str	x3, [x8, #152]
  415118:	stur	w4, [x29, #-36]
  41511c:	ldr	x11, [x8, #160]
  415120:	ldr	x11, [x11, #88]
  415124:	str	x11, [x8, #136]
  415128:	ldr	x11, [x8, #152]
  41512c:	ldr	x11, [x11, #88]
  415130:	str	x11, [x8, #128]
  415134:	ldr	x0, [x8, #160]
  415138:	str	x8, [sp, #72]
  41513c:	str	x9, [sp, #64]
  415140:	str	x10, [sp, #56]
  415144:	bl	414a44 <__fxstatat@plt+0x11954>
  415148:	stur	w0, [x29, #-60]
  41514c:	ldr	x8, [sp, #72]
  415150:	ldr	x0, [x8, #152]
  415154:	bl	414a44 <__fxstatat@plt+0x11954>
  415158:	stur	w0, [x29, #-64]
  41515c:	ldur	w12, [x29, #-36]
  415160:	and	w12, w12, #0x1
  415164:	cbz	w12, 4158c8 <__fxstatat@plt+0x127d8>
  415168:	mov	x8, xzr
  41516c:	ldr	x9, [sp, #72]
  415170:	str	x8, [x9, #112]
  415174:	ldr	x8, [x9, #136]
  415178:	ldr	x10, [x9, #128]
  41517c:	cmp	x8, x10
  415180:	b.ne	41519c <__fxstatat@plt+0x120ac>  // b.any
  415184:	ldur	w8, [x29, #-60]
  415188:	ldur	w9, [x29, #-64]
  41518c:	cmp	w8, w9
  415190:	b.ne	41519c <__fxstatat@plt+0x120ac>  // b.any
  415194:	stur	wzr, [x29, #-4]
  415198:	b	415954 <__fxstatat@plt+0x12864>
  41519c:	ldr	x8, [sp, #72]
  4151a0:	ldr	x9, [x8, #136]
  4151a4:	ldr	x10, [x8, #128]
  4151a8:	subs	x10, x10, #0x2
  4151ac:	cmp	x9, x10
  4151b0:	b.gt	4151c0 <__fxstatat@plt+0x120d0>
  4151b4:	mov	w8, #0xffffffff            	// #-1
  4151b8:	stur	w8, [x29, #-4]
  4151bc:	b	415954 <__fxstatat@plt+0x12864>
  4151c0:	ldr	x8, [sp, #72]
  4151c4:	ldr	x9, [x8, #128]
  4151c8:	ldr	x10, [x8, #136]
  4151cc:	subs	x10, x10, #0x2
  4151d0:	cmp	x9, x10
  4151d4:	b.gt	4151e4 <__fxstatat@plt+0x120f4>
  4151d8:	mov	w8, #0x1                   	// #1
  4151dc:	stur	w8, [x29, #-4]
  4151e0:	b	415954 <__fxstatat@plt+0x12864>
  4151e4:	ldr	x8, [sp, #64]
  4151e8:	ldr	x9, [x8]
  4151ec:	cbnz	x9, 415220 <__fxstatat@plt+0x12130>
  4151f0:	mov	x0, #0x10                  	// #16
  4151f4:	mov	x8, xzr
  4151f8:	mov	x1, x8
  4151fc:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  415200:	add	x2, x2, #0x968
  415204:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  415208:	add	x3, x3, #0x99c
  41520c:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  415210:	add	x4, x4, #0xe10
  415214:	bl	4100c8 <__fxstatat@plt+0xcfd8>
  415218:	ldr	x8, [sp, #64]
  41521c:	str	x0, [x8]
  415220:	ldr	x8, [sp, #64]
  415224:	ldr	x9, [x8]
  415228:	cbz	x9, 4152d8 <__fxstatat@plt+0x121e8>
  41522c:	ldr	x8, [sp, #56]
  415230:	ldr	x9, [x8]
  415234:	cbnz	x9, 415274 <__fxstatat@plt+0x12184>
  415238:	mov	x0, #0x10                  	// #16
  41523c:	bl	402b30 <malloc@plt>
  415240:	ldr	x8, [sp, #56]
  415244:	str	x0, [x8]
  415248:	ldr	x9, [x8]
  41524c:	cbnz	x9, 415254 <__fxstatat@plt+0x12164>
  415250:	b	4152d8 <__fxstatat@plt+0x121e8>
  415254:	ldr	x8, [sp, #56]
  415258:	ldr	x9, [x8]
  41525c:	mov	w10, #0x9400                	// #37888
  415260:	movk	w10, #0x7735, lsl #16
  415264:	str	w10, [x9, #8]
  415268:	ldr	x9, [x8]
  41526c:	mov	w10, #0x0                   	// #0
  415270:	strb	w10, [x9, #12]
  415274:	ldr	x8, [sp, #72]
  415278:	ldr	x9, [x8, #160]
  41527c:	ldr	x9, [x9]
  415280:	ldr	x10, [sp, #56]
  415284:	ldr	x11, [x10]
  415288:	str	x9, [x11]
  41528c:	ldr	x9, [sp, #64]
  415290:	ldr	x0, [x9]
  415294:	ldr	x1, [x10]
  415298:	bl	410f94 <__fxstatat@plt+0xdea4>
  41529c:	ldr	x8, [sp, #72]
  4152a0:	str	x0, [x8, #112]
  4152a4:	ldr	x9, [x8, #112]
  4152a8:	cbnz	x9, 4152b0 <__fxstatat@plt+0x121c0>
  4152ac:	b	4152d8 <__fxstatat@plt+0x121e8>
  4152b0:	ldr	x8, [sp, #72]
  4152b4:	ldr	x9, [x8, #112]
  4152b8:	ldr	x10, [sp, #56]
  4152bc:	ldr	x11, [x10]
  4152c0:	cmp	x9, x11
  4152c4:	b.ne	4152d4 <__fxstatat@plt+0x121e4>  // b.any
  4152c8:	mov	x8, xzr
  4152cc:	ldr	x9, [sp, #56]
  4152d0:	str	x8, [x9]
  4152d4:	b	415340 <__fxstatat@plt+0x12250>
  4152d8:	ldr	x8, [sp, #64]
  4152dc:	ldr	x9, [x8]
  4152e0:	cbz	x9, 41530c <__fxstatat@plt+0x1221c>
  4152e4:	ldr	x8, [sp, #72]
  4152e8:	ldr	x9, [x8, #160]
  4152ec:	ldr	x9, [x9]
  4152f0:	sub	x1, x29, #0x58
  4152f4:	str	x9, [x8, #96]
  4152f8:	ldr	x9, [sp, #64]
  4152fc:	ldr	x0, [x9]
  415300:	bl	40fc38 <__fxstatat@plt+0xcb48>
  415304:	ldr	x8, [sp, #72]
  415308:	str	x0, [x8, #112]
  41530c:	ldr	x8, [sp, #72]
  415310:	ldr	x9, [x8, #112]
  415314:	cbnz	x9, 415340 <__fxstatat@plt+0x12250>
  415318:	sub	x8, x29, #0x58
  41531c:	ldr	x9, [sp, #72]
  415320:	str	x8, [x9, #112]
  415324:	ldr	x8, [x9, #112]
  415328:	mov	w10, #0x9400                	// #37888
  41532c:	movk	w10, #0x7735, lsl #16
  415330:	str	w10, [x8, #8]
  415334:	ldr	x8, [x9, #112]
  415338:	mov	w10, #0x0                   	// #0
  41533c:	strb	w10, [x8, #12]
  415340:	ldr	x8, [sp, #72]
  415344:	ldr	x9, [x8, #112]
  415348:	ldr	w10, [x9, #8]
  41534c:	stur	w10, [x29, #-92]
  415350:	ldr	x9, [x8, #112]
  415354:	ldrb	w10, [x9, #12]
  415358:	tbnz	w10, #0, 415870 <__fxstatat@plt+0x12780>
  41535c:	ldr	x8, [sp, #72]
  415360:	ldr	x9, [x8, #160]
  415364:	ldr	x9, [x9, #72]
  415368:	str	x9, [x8, #80]
  41536c:	ldr	x9, [x8, #160]
  415370:	ldr	x9, [x9, #104]
  415374:	str	x9, [x8, #72]
  415378:	ldr	x9, [x8, #136]
  41537c:	str	x9, [x8, #64]
  415380:	ldr	x0, [x8, #160]
  415384:	bl	414a14 <__fxstatat@plt+0x11924>
  415388:	stur	w0, [x29, #-124]
  41538c:	ldr	x8, [sp, #72]
  415390:	ldr	x0, [x8, #160]
  415394:	bl	414a2c <__fxstatat@plt+0x1193c>
  415398:	stur	w0, [x29, #-128]
  41539c:	ldur	w10, [x29, #-60]
  4153a0:	stur	w10, [x29, #-132]
  4153a4:	ldr	x8, [sp, #72]
  4153a8:	ldr	x9, [x8, #80]
  4153ac:	ldr	x11, [x8, #72]
  4153b0:	orr	x9, x9, x11
  4153b4:	ldr	x11, [x8, #64]
  4153b8:	orr	x9, x9, x11
  4153bc:	tst	x9, #0x1
  4153c0:	cset	w10, ne  // ne = any
  4153c4:	and	w10, w10, #0x1
  4153c8:	sturb	w10, [x29, #-133]
  4153cc:	ldur	w10, [x29, #-124]
  4153d0:	stur	w10, [x29, #-140]
  4153d4:	ldur	w10, [x29, #-128]
  4153d8:	stur	w10, [x29, #-144]
  4153dc:	ldur	w10, [x29, #-132]
  4153e0:	stur	w10, [x29, #-148]
  4153e4:	mov	w10, #0x1                   	// #1
  4153e8:	stur	w10, [x29, #-152]
  4153ec:	ldur	w10, [x29, #-152]
  4153f0:	mov	w12, #0xa                   	// #10
  4153f4:	mul	w10, w10, w12
  4153f8:	stur	w10, [x29, #-152]
  4153fc:	ldur	w10, [x29, #-140]
  415400:	ldur	w12, [x29, #-152]
  415404:	sdiv	w13, w10, w12
  415408:	mul	w12, w13, w12
  41540c:	subs	w10, w10, w12
  415410:	ldur	w12, [x29, #-144]
  415414:	ldur	w13, [x29, #-152]
  415418:	sdiv	w14, w12, w13
  41541c:	mul	w13, w14, w13
  415420:	subs	w12, w12, w13
  415424:	orr	w10, w10, w12
  415428:	ldur	w12, [x29, #-148]
  41542c:	ldur	w13, [x29, #-152]
  415430:	sdiv	w14, w12, w13
  415434:	mul	w13, w14, w13
  415438:	subs	w12, w12, w13
  41543c:	orr	w10, w10, w12
  415440:	cbz	w10, 415450 <__fxstatat@plt+0x12360>
  415444:	mov	w8, #0x1                   	// #1
  415448:	stur	w8, [x29, #-92]
  41544c:	b	415564 <__fxstatat@plt+0x12474>
  415450:	ldur	w8, [x29, #-152]
  415454:	stur	w8, [x29, #-92]
  415458:	ldur	w8, [x29, #-152]
  41545c:	ldur	w9, [x29, #-140]
  415460:	sdiv	w8, w9, w8
  415464:	stur	w8, [x29, #-140]
  415468:	ldur	w8, [x29, #-152]
  41546c:	ldur	w9, [x29, #-144]
  415470:	sdiv	w8, w9, w8
  415474:	stur	w8, [x29, #-144]
  415478:	ldur	w8, [x29, #-152]
  41547c:	ldur	w9, [x29, #-148]
  415480:	sdiv	w8, w9, w8
  415484:	stur	w8, [x29, #-148]
  415488:	ldur	w8, [x29, #-92]
  41548c:	ldr	x9, [sp, #72]
  415490:	ldr	x10, [x9, #112]
  415494:	ldr	w11, [x10, #8]
  415498:	mov	w12, #0x0                   	// #0
  41549c:	cmp	w8, w11
  4154a0:	str	w12, [sp, #52]
  4154a4:	b.ge	4154f0 <__fxstatat@plt+0x12400>  // b.tcont
  4154a8:	ldur	w8, [x29, #-140]
  4154ac:	mov	w9, #0xa                   	// #10
  4154b0:	sdiv	w10, w8, w9
  4154b4:	mul	w10, w10, w9
  4154b8:	subs	w8, w8, w10
  4154bc:	ldur	w10, [x29, #-144]
  4154c0:	sdiv	w11, w10, w9
  4154c4:	mul	w11, w11, w9
  4154c8:	subs	w10, w10, w11
  4154cc:	orr	w8, w8, w10
  4154d0:	ldur	w10, [x29, #-148]
  4154d4:	sdiv	w11, w10, w9
  4154d8:	mul	w9, w11, w9
  4154dc:	subs	w9, w10, w9
  4154e0:	orr	w8, w8, w9
  4154e4:	cmp	w8, #0x0
  4154e8:	cset	w8, eq  // eq = none
  4154ec:	str	w8, [sp, #52]
  4154f0:	ldr	w8, [sp, #52]
  4154f4:	tbnz	w8, #0, 4154fc <__fxstatat@plt+0x1240c>
  4154f8:	b	415564 <__fxstatat@plt+0x12474>
  4154fc:	ldur	w8, [x29, #-92]
  415500:	mov	w9, #0xca00                	// #51712
  415504:	movk	w9, #0x3b9a, lsl #16
  415508:	cmp	w8, w9
  41550c:	b.ne	41552c <__fxstatat@plt+0x1243c>  // b.any
  415510:	ldurb	w8, [x29, #-133]
  415514:	tbnz	w8, #0, 415528 <__fxstatat@plt+0x12438>
  415518:	ldur	w8, [x29, #-92]
  41551c:	mov	w9, #0x2                   	// #2
  415520:	mul	w8, w8, w9
  415524:	stur	w8, [x29, #-92]
  415528:	b	415564 <__fxstatat@plt+0x12474>
  41552c:	ldur	w8, [x29, #-92]
  415530:	mov	w9, #0xa                   	// #10
  415534:	mul	w8, w8, w9
  415538:	stur	w8, [x29, #-92]
  41553c:	ldur	w8, [x29, #-140]
  415540:	sdiv	w8, w8, w9
  415544:	stur	w8, [x29, #-140]
  415548:	ldur	w8, [x29, #-144]
  41554c:	sdiv	w8, w8, w9
  415550:	stur	w8, [x29, #-144]
  415554:	ldur	w8, [x29, #-148]
  415558:	sdiv	w8, w8, w9
  41555c:	stur	w8, [x29, #-148]
  415560:	b	415488 <__fxstatat@plt+0x12398>
  415564:	ldur	w8, [x29, #-92]
  415568:	ldr	x9, [sp, #72]
  41556c:	ldr	x10, [x9, #112]
  415570:	str	w8, [x10, #8]
  415574:	ldur	w8, [x29, #-92]
  415578:	mov	w11, #0x1                   	// #1
  41557c:	cmp	w11, w8
  415580:	b.ge	415854 <__fxstatat@plt+0x12764>  // b.tcont
  415584:	ldur	w8, [x29, #-64]
  415588:	mov	w9, #0x1                   	// #1
  41558c:	sdiv	w10, w8, w9
  415590:	mul	w10, w10, w9
  415594:	subs	w8, w8, w10
  415598:	ldur	w10, [x29, #-64]
  41559c:	subs	w8, w10, w8
  4155a0:	stur	w8, [x29, #-64]
  4155a4:	ldr	x11, [sp, #72]
  4155a8:	ldr	x12, [x11, #128]
  4155ac:	ldur	w8, [x29, #-92]
  4155b0:	mov	w10, #0x9400                	// #37888
  4155b4:	movk	w10, #0x7735, lsl #16
  4155b8:	mov	w13, wzr
  4155bc:	cmp	w8, w10
  4155c0:	csel	w8, w9, w13, eq  // eq = none
  4155c4:	mvn	w8, w8
  4155c8:	mov	w0, w8
  4155cc:	sxtw	x14, w0
  4155d0:	and	x12, x12, x14
  4155d4:	str	x12, [sp, #96]
  4155d8:	ldr	x12, [x11, #128]
  4155dc:	ldr	x14, [x11, #136]
  4155e0:	cmp	x12, x14
  4155e4:	b.lt	41560c <__fxstatat@plt+0x1251c>  // b.tstop
  4155e8:	ldr	x8, [sp, #72]
  4155ec:	ldr	x9, [x8, #128]
  4155f0:	ldr	x10, [x8, #136]
  4155f4:	cmp	x9, x10
  4155f8:	b.ne	415618 <__fxstatat@plt+0x12528>  // b.any
  4155fc:	ldur	w8, [x29, #-64]
  415600:	ldur	w9, [x29, #-60]
  415604:	cmp	w8, w9
  415608:	b.gt	415618 <__fxstatat@plt+0x12528>
  41560c:	mov	w8, #0x1                   	// #1
  415610:	stur	w8, [x29, #-4]
  415614:	b	415954 <__fxstatat@plt+0x12864>
  415618:	ldr	x8, [sp, #72]
  41561c:	ldr	x9, [x8, #136]
  415620:	ldr	x10, [sp, #96]
  415624:	cmp	x9, x10
  415628:	b.lt	415668 <__fxstatat@plt+0x12578>  // b.tstop
  41562c:	ldr	x8, [sp, #72]
  415630:	ldr	x9, [x8, #136]
  415634:	ldr	x10, [sp, #96]
  415638:	cmp	x9, x10
  41563c:	b.ne	415674 <__fxstatat@plt+0x12584>  // b.any
  415640:	ldur	w8, [x29, #-60]
  415644:	ldur	w9, [x29, #-64]
  415648:	ldur	w10, [x29, #-64]
  41564c:	ldur	w11, [x29, #-92]
  415650:	sdiv	w12, w10, w11
  415654:	mul	w11, w12, w11
  415658:	subs	w10, w10, w11
  41565c:	subs	w9, w9, w10
  415660:	cmp	w8, w9
  415664:	b.ge	415674 <__fxstatat@plt+0x12584>  // b.tcont
  415668:	mov	w8, #0xffffffff            	// #-1
  41566c:	stur	w8, [x29, #-4]
  415670:	b	415954 <__fxstatat@plt+0x12864>
  415674:	ldr	x8, [sp, #72]
  415678:	ldr	x9, [x8, #80]
  41567c:	sub	x2, x29, #0xb8
  415680:	str	x9, [x8]
  415684:	ldursw	x9, [x29, #-124]
  415688:	str	x9, [x8, #8]
  41568c:	ldr	x9, [x8, #64]
  415690:	ldur	w10, [x29, #-92]
  415694:	mov	w11, #0x9400                	// #37888
  415698:	movk	w11, #0x7735, lsl #16
  41569c:	cmp	w10, w11
  4156a0:	cset	w10, eq  // eq = none
  4156a4:	and	w10, w10, #0x1
  4156a8:	mov	w0, w10
  4156ac:	sxtw	x12, w0
  4156b0:	orr	x9, x9, x12
  4156b4:	str	x9, [x8, #16]
  4156b8:	ldur	w10, [x29, #-132]
  4156bc:	ldur	w11, [x29, #-92]
  4156c0:	mov	w13, #0x9                   	// #9
  4156c4:	sdiv	w11, w11, w13
  4156c8:	add	w10, w10, w11
  4156cc:	mov	w0, w10
  4156d0:	sxtw	x9, w0
  4156d4:	str	x9, [x8, #24]
  4156d8:	ldur	w0, [x29, #-8]
  4156dc:	ldr	x1, [x8, #168]
  4156e0:	mov	w3, #0x100                 	// #256
  4156e4:	bl	402ea0 <utimensat@plt>
  4156e8:	cbz	w0, 4156f8 <__fxstatat@plt+0x12608>
  4156ec:	mov	w8, #0xfffffffe            	// #-2
  4156f0:	stur	w8, [x29, #-4]
  4156f4:	b	415954 <__fxstatat@plt+0x12864>
  4156f8:	ldur	w0, [x29, #-8]
  4156fc:	ldr	x8, [sp, #72]
  415700:	ldr	x1, [x8, #168]
  415704:	add	x9, sp, #0x68
  415708:	mov	x2, x9
  41570c:	mov	w3, #0x100                 	// #256
  415710:	str	x9, [sp, #40]
  415714:	bl	41ef50 <__fxstatat@plt+0x1be60>
  415718:	str	w0, [sp, #92]
  41571c:	ldrsw	x8, [sp, #92]
  415720:	ldr	x9, [sp, #192]
  415724:	ldr	x10, [sp, #72]
  415728:	ldr	x11, [x10, #64]
  41572c:	eor	x9, x9, x11
  415730:	orr	x8, x8, x9
  415734:	ldr	x0, [sp, #40]
  415738:	str	x8, [sp, #32]
  41573c:	bl	414a44 <__fxstatat@plt+0x11954>
  415740:	ldursw	x8, [x29, #-132]
  415744:	eor	x8, x0, x8
  415748:	ldr	x9, [sp, #32]
  41574c:	orr	x8, x9, x8
  415750:	cbz	x8, 41577c <__fxstatat@plt+0x1268c>
  415754:	ldr	x8, [sp, #72]
  415758:	ldr	x9, [x8, #64]
  41575c:	sub	x2, x29, #0xb8
  415760:	str	x9, [x8, #16]
  415764:	ldursw	x9, [x29, #-132]
  415768:	str	x9, [x8, #24]
  41576c:	ldur	w0, [x29, #-8]
  415770:	ldr	x1, [x8, #168]
  415774:	mov	w3, #0x100                 	// #256
  415778:	bl	402ea0 <utimensat@plt>
  41577c:	ldr	w8, [sp, #92]
  415780:	cbz	w8, 415790 <__fxstatat@plt+0x126a0>
  415784:	mov	w8, #0xfffffffe            	// #-2
  415788:	stur	w8, [x29, #-4]
  41578c:	b	415954 <__fxstatat@plt+0x12864>
  415790:	ldur	w8, [x29, #-92]
  415794:	str	w8, [sp, #88]
  415798:	add	x0, sp, #0x68
  41579c:	ldr	x9, [sp, #192]
  4157a0:	and	x9, x9, #0x1
  4157a4:	mov	x10, #0xca00                	// #51712
  4157a8:	movk	x10, #0x3b9a, lsl #16
  4157ac:	mul	x9, x10, x9
  4157b0:	str	x9, [sp, #24]
  4157b4:	bl	414a44 <__fxstatat@plt+0x11954>
  4157b8:	ldr	x9, [sp, #24]
  4157bc:	add	x10, x9, x0
  4157c0:	str	w10, [sp, #84]
  4157c4:	mov	w8, #0x1                   	// #1
  4157c8:	stur	w8, [x29, #-92]
  4157cc:	ldur	w8, [x29, #-92]
  4157d0:	ldr	w10, [sp, #84]
  4157d4:	sdiv	w8, w10, w8
  4157d8:	str	w8, [sp, #84]
  4157dc:	ldr	w8, [sp, #84]
  4157e0:	mov	w9, #0xa                   	// #10
  4157e4:	sdiv	w10, w8, w9
  4157e8:	mul	w9, w10, w9
  4157ec:	subs	w8, w8, w9
  4157f0:	cbnz	w8, 415854 <__fxstatat@plt+0x12764>
  4157f4:	ldur	w8, [x29, #-92]
  4157f8:	mov	w9, #0xca00                	// #51712
  4157fc:	movk	w9, #0x3b9a, lsl #16
  415800:	cmp	w8, w9
  415804:	b.ne	41581c <__fxstatat@plt+0x1272c>  // b.any
  415808:	ldur	w8, [x29, #-92]
  41580c:	mov	w9, #0x2                   	// #2
  415810:	mul	w8, w8, w9
  415814:	stur	w8, [x29, #-92]
  415818:	b	415854 <__fxstatat@plt+0x12764>
  41581c:	ldur	w8, [x29, #-92]
  415820:	mov	w9, #0xa                   	// #10
  415824:	mul	w8, w8, w9
  415828:	stur	w8, [x29, #-92]
  41582c:	ldur	w8, [x29, #-92]
  415830:	ldr	w9, [sp, #88]
  415834:	cmp	w8, w9
  415838:	b.ne	415840 <__fxstatat@plt+0x12750>  // b.any
  41583c:	b	415854 <__fxstatat@plt+0x12764>
  415840:	ldr	w8, [sp, #84]
  415844:	mov	w9, #0xa                   	// #10
  415848:	sdiv	w8, w8, w9
  41584c:	str	w8, [sp, #84]
  415850:	b	4157dc <__fxstatat@plt+0x126ec>
  415854:	ldur	w8, [x29, #-92]
  415858:	ldr	x9, [sp, #72]
  41585c:	ldr	x10, [x9, #112]
  415860:	str	w8, [x10, #8]
  415864:	ldr	x10, [x9, #112]
  415868:	mov	w8, #0x1                   	// #1
  41586c:	strb	w8, [x10, #12]
  415870:	ldur	w8, [x29, #-92]
  415874:	mov	w9, #0x9400                	// #37888
  415878:	movk	w9, #0x7735, lsl #16
  41587c:	mov	w10, wzr
  415880:	mov	w11, #0x1                   	// #1
  415884:	cmp	w8, w9
  415888:	csel	w8, w11, w10, eq  // eq = none
  41588c:	mvn	w8, w8
  415890:	mov	w0, w8
  415894:	sxtw	x12, w0
  415898:	ldr	x13, [sp, #72]
  41589c:	ldr	x14, [x13, #128]
  4158a0:	and	x12, x14, x12
  4158a4:	str	x12, [x13, #128]
  4158a8:	ldur	w8, [x29, #-64]
  4158ac:	ldur	w9, [x29, #-92]
  4158b0:	sdiv	w10, w8, w9
  4158b4:	mul	w9, w10, w9
  4158b8:	subs	w8, w8, w9
  4158bc:	ldur	w9, [x29, #-64]
  4158c0:	subs	w8, w9, w8
  4158c4:	stur	w8, [x29, #-64]
  4158c8:	ldr	x8, [sp, #72]
  4158cc:	ldr	x9, [x8, #136]
  4158d0:	ldr	x10, [x8, #128]
  4158d4:	cmp	x9, x10
  4158d8:	b.ge	4158e8 <__fxstatat@plt+0x127f8>  // b.tcont
  4158dc:	mov	w8, #0xffffffff            	// #-1
  4158e0:	str	w8, [sp, #20]
  4158e4:	b	41594c <__fxstatat@plt+0x1285c>
  4158e8:	ldr	x8, [sp, #72]
  4158ec:	ldr	x9, [x8, #136]
  4158f0:	ldr	x10, [x8, #128]
  4158f4:	cmp	x9, x10
  4158f8:	b.le	415908 <__fxstatat@plt+0x12818>
  4158fc:	mov	w8, #0x1                   	// #1
  415900:	str	w8, [sp, #16]
  415904:	b	415944 <__fxstatat@plt+0x12854>
  415908:	ldur	w8, [x29, #-60]
  41590c:	ldur	w9, [x29, #-64]
  415910:	cmp	w8, w9
  415914:	b.ge	415924 <__fxstatat@plt+0x12834>  // b.tcont
  415918:	mov	w8, #0xffffffff            	// #-1
  41591c:	str	w8, [sp, #12]
  415920:	b	41593c <__fxstatat@plt+0x1284c>
  415924:	ldur	w8, [x29, #-60]
  415928:	ldur	w9, [x29, #-64]
  41592c:	cmp	w8, w9
  415930:	cset	w8, gt
  415934:	and	w8, w8, #0x1
  415938:	str	w8, [sp, #12]
  41593c:	ldr	w8, [sp, #12]
  415940:	str	w8, [sp, #16]
  415944:	ldr	w8, [sp, #16]
  415948:	str	w8, [sp, #20]
  41594c:	ldr	w8, [sp, #20]
  415950:	stur	w8, [x29, #-4]
  415954:	ldur	w0, [x29, #-4]
  415958:	ldr	x28, [sp, #432]
  41595c:	ldp	x29, x30, [sp, #416]
  415960:	add	sp, sp, #0x1c0
  415964:	ret
  415968:	sub	sp, sp, #0x20
  41596c:	str	x0, [sp, #24]
  415970:	str	x1, [sp, #16]
  415974:	ldr	x8, [sp, #24]
  415978:	str	x8, [sp, #8]
  41597c:	ldr	x8, [sp, #8]
  415980:	ldr	x8, [x8]
  415984:	ldr	x9, [sp, #16]
  415988:	udiv	x10, x8, x9
  41598c:	mul	x9, x10, x9
  415990:	subs	x0, x8, x9
  415994:	add	sp, sp, #0x20
  415998:	ret
  41599c:	sub	sp, sp, #0x20
  4159a0:	str	x0, [sp, #24]
  4159a4:	str	x1, [sp, #16]
  4159a8:	ldr	x8, [sp, #24]
  4159ac:	str	x8, [sp, #8]
  4159b0:	ldr	x8, [sp, #16]
  4159b4:	str	x8, [sp]
  4159b8:	ldr	x8, [sp, #8]
  4159bc:	ldr	x8, [x8]
  4159c0:	ldr	x9, [sp]
  4159c4:	ldr	x9, [x9]
  4159c8:	cmp	x8, x9
  4159cc:	cset	w10, eq  // eq = none
  4159d0:	and	w0, w10, #0x1
  4159d4:	add	sp, sp, #0x20
  4159d8:	ret
  4159dc:	sub	sp, sp, #0x30
  4159e0:	stp	x29, x30, [sp, #32]
  4159e4:	add	x29, sp, #0x20
  4159e8:	mov	w3, #0x100                 	// #256
  4159ec:	stur	w0, [x29, #-4]
  4159f0:	str	x1, [sp, #16]
  4159f4:	str	x2, [sp, #8]
  4159f8:	ldur	w0, [x29, #-4]
  4159fc:	ldr	x1, [sp, #16]
  415a00:	ldr	x2, [sp, #8]
  415a04:	bl	402ea0 <utimensat@plt>
  415a08:	ldp	x29, x30, [sp, #32]
  415a0c:	add	sp, sp, #0x30
  415a10:	ret
  415a14:	sub	sp, sp, #0x1b0
  415a18:	stp	x29, x30, [sp, #400]
  415a1c:	str	x28, [sp, #416]
  415a20:	add	x29, sp, #0x190
  415a24:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  415a28:	add	x8, x8, #0xa88
  415a2c:	stur	w0, [x29, #-8]
  415a30:	stur	x1, [x29, #-16]
  415a34:	stur	x2, [x29, #-24]
  415a38:	ldur	x9, [x29, #-24]
  415a3c:	str	x8, [sp, #40]
  415a40:	cbz	x9, 415a50 <__fxstatat@plt+0x12960>
  415a44:	sub	x8, x29, #0x40
  415a48:	str	x8, [sp, #32]
  415a4c:	b	415a58 <__fxstatat@plt+0x12968>
  415a50:	mov	x8, xzr
  415a54:	str	x8, [sp, #32]
  415a58:	ldr	x8, [sp, #32]
  415a5c:	stur	x8, [x29, #-72]
  415a60:	stur	wzr, [x29, #-76]
  415a64:	ldur	x8, [x29, #-72]
  415a68:	cbz	x8, 415a90 <__fxstatat@plt+0x129a0>
  415a6c:	ldur	x8, [x29, #-24]
  415a70:	ldr	q0, [x8]
  415a74:	stur	q0, [x29, #-64]
  415a78:	ldur	x8, [x29, #-24]
  415a7c:	ldr	q0, [x8, #16]
  415a80:	stur	q0, [x29, #-48]
  415a84:	ldur	x0, [x29, #-72]
  415a88:	bl	415f54 <__fxstatat@plt+0x12e64>
  415a8c:	stur	w0, [x29, #-76]
  415a90:	ldur	w8, [x29, #-76]
  415a94:	cmp	w8, #0x0
  415a98:	cset	w8, ge  // ge = tcont
  415a9c:	tbnz	w8, #0, 415aac <__fxstatat@plt+0x129bc>
  415aa0:	mov	w8, #0xffffffff            	// #-1
  415aa4:	stur	w8, [x29, #-4]
  415aa8:	b	415f40 <__fxstatat@plt+0x12e50>
  415aac:	ldur	w8, [x29, #-8]
  415ab0:	cmp	w8, #0x0
  415ab4:	cset	w8, ge  // ge = tcont
  415ab8:	tbnz	w8, #0, 415adc <__fxstatat@plt+0x129ec>
  415abc:	ldur	x8, [x29, #-16]
  415ac0:	cbnz	x8, 415adc <__fxstatat@plt+0x129ec>
  415ac4:	bl	403030 <__errno_location@plt>
  415ac8:	mov	w8, #0x9                   	// #9
  415acc:	str	w8, [x0]
  415ad0:	mov	w8, #0xffffffff            	// #-1
  415ad4:	stur	w8, [x29, #-4]
  415ad8:	b	415f40 <__fxstatat@plt+0x12e50>
  415adc:	ldr	x8, [sp, #40]
  415ae0:	ldr	w9, [x8]
  415ae4:	mov	w10, wzr
  415ae8:	cmp	w10, w9
  415aec:	cset	w9, gt
  415af0:	tbnz	w9, #0, 415cb4 <__fxstatat@plt+0x12bc4>
  415af4:	ldur	w8, [x29, #-76]
  415af8:	cmp	w8, #0x2
  415afc:	b.ne	415bc0 <__fxstatat@plt+0x12ad0>  // b.any
  415b00:	ldur	w8, [x29, #-8]
  415b04:	cmp	w8, #0x0
  415b08:	cset	w8, ge  // ge = tcont
  415b0c:	tbnz	w8, #0, 415b24 <__fxstatat@plt+0x12a34>
  415b10:	ldur	x0, [x29, #-16]
  415b14:	add	x1, sp, #0xc0
  415b18:	bl	41ef20 <__fxstatat@plt+0x1be30>
  415b1c:	cbnz	w0, 415b34 <__fxstatat@plt+0x12a44>
  415b20:	b	415b40 <__fxstatat@plt+0x12a50>
  415b24:	ldur	w0, [x29, #-8]
  415b28:	add	x1, sp, #0xc0
  415b2c:	bl	41ef30 <__fxstatat@plt+0x1be40>
  415b30:	cbz	w0, 415b40 <__fxstatat@plt+0x12a50>
  415b34:	mov	w8, #0xffffffff            	// #-1
  415b38:	stur	w8, [x29, #-4]
  415b3c:	b	415f40 <__fxstatat@plt+0x12e50>
  415b40:	ldur	x8, [x29, #-72]
  415b44:	ldr	x8, [x8, #8]
  415b48:	mov	x9, #0x3ffffffe            	// #1073741822
  415b4c:	cmp	x8, x9
  415b50:	b.ne	415b7c <__fxstatat@plt+0x12a8c>  // b.any
  415b54:	ldur	x8, [x29, #-72]
  415b58:	add	x0, sp, #0xc0
  415b5c:	str	x8, [sp, #24]
  415b60:	bl	414a74 <__fxstatat@plt+0x11984>
  415b64:	str	x0, [sp, #168]
  415b68:	str	x1, [sp, #176]
  415b6c:	ldur	q0, [sp, #168]
  415b70:	ldr	x8, [sp, #24]
  415b74:	str	q0, [x8]
  415b78:	b	415bb4 <__fxstatat@plt+0x12ac4>
  415b7c:	ldur	x8, [x29, #-72]
  415b80:	ldr	x8, [x8, #24]
  415b84:	mov	x9, #0x3ffffffe            	// #1073741822
  415b88:	cmp	x8, x9
  415b8c:	b.ne	415bb4 <__fxstatat@plt+0x12ac4>  // b.any
  415b90:	ldur	x8, [x29, #-72]
  415b94:	add	x0, sp, #0xc0
  415b98:	str	x8, [sp, #16]
  415b9c:	bl	414abc <__fxstatat@plt+0x119cc>
  415ba0:	str	x0, [sp, #152]
  415ba4:	str	x1, [sp, #160]
  415ba8:	ldur	q0, [sp, #152]
  415bac:	ldr	x8, [sp, #16]
  415bb0:	str	q0, [x8, #16]
  415bb4:	ldur	w8, [x29, #-76]
  415bb8:	add	w8, w8, #0x1
  415bbc:	stur	w8, [x29, #-76]
  415bc0:	ldur	w8, [x29, #-8]
  415bc4:	cmp	w8, #0x0
  415bc8:	cset	w8, ge  // ge = tcont
  415bcc:	tbnz	w8, #0, 415c40 <__fxstatat@plt+0x12b50>
  415bd0:	ldur	x1, [x29, #-16]
  415bd4:	ldur	x2, [x29, #-72]
  415bd8:	mov	w0, #0xffffff9c            	// #-100
  415bdc:	mov	w8, wzr
  415be0:	mov	w3, w8
  415be4:	str	w8, [sp, #12]
  415be8:	bl	402ea0 <utimensat@plt>
  415bec:	str	w0, [sp, #188]
  415bf0:	ldr	w8, [sp, #188]
  415bf4:	ldr	w9, [sp, #12]
  415bf8:	cmp	w9, w8
  415bfc:	cset	w8, ge  // ge = tcont
  415c00:	tbnz	w8, #0, 415c10 <__fxstatat@plt+0x12b20>
  415c04:	bl	403030 <__errno_location@plt>
  415c08:	mov	w8, #0x26                  	// #38
  415c0c:	str	w8, [x0]
  415c10:	ldr	w8, [sp, #188]
  415c14:	cbz	w8, 415c28 <__fxstatat@plt+0x12b38>
  415c18:	bl	403030 <__errno_location@plt>
  415c1c:	ldr	w8, [x0]
  415c20:	cmp	w8, #0x26
  415c24:	b.eq	415c40 <__fxstatat@plt+0x12b50>  // b.none
  415c28:	mov	w8, #0x1                   	// #1
  415c2c:	ldr	x9, [sp, #40]
  415c30:	str	w8, [x9]
  415c34:	ldr	w8, [sp, #188]
  415c38:	stur	w8, [x29, #-4]
  415c3c:	b	415f40 <__fxstatat@plt+0x12e50>
  415c40:	ldur	w8, [x29, #-8]
  415c44:	mov	w9, wzr
  415c48:	cmp	w9, w8
  415c4c:	cset	w8, gt
  415c50:	tbnz	w8, #0, 415cb4 <__fxstatat@plt+0x12bc4>
  415c54:	ldur	w0, [x29, #-8]
  415c58:	ldur	x1, [x29, #-72]
  415c5c:	bl	402b80 <futimens@plt>
  415c60:	str	w0, [sp, #188]
  415c64:	ldr	w8, [sp, #188]
  415c68:	mov	w9, wzr
  415c6c:	cmp	w9, w8
  415c70:	cset	w8, ge  // ge = tcont
  415c74:	tbnz	w8, #0, 415c84 <__fxstatat@plt+0x12b94>
  415c78:	bl	403030 <__errno_location@plt>
  415c7c:	mov	w8, #0x26                  	// #38
  415c80:	str	w8, [x0]
  415c84:	ldr	w8, [sp, #188]
  415c88:	cbz	w8, 415c9c <__fxstatat@plt+0x12bac>
  415c8c:	bl	403030 <__errno_location@plt>
  415c90:	ldr	w8, [x0]
  415c94:	cmp	w8, #0x26
  415c98:	b.eq	415cb4 <__fxstatat@plt+0x12bc4>  // b.none
  415c9c:	mov	w8, #0x1                   	// #1
  415ca0:	ldr	x9, [sp, #40]
  415ca4:	str	w8, [x9]
  415ca8:	ldr	w8, [sp, #188]
  415cac:	stur	w8, [x29, #-4]
  415cb0:	b	415f40 <__fxstatat@plt+0x12e50>
  415cb4:	mov	w8, #0xffffffff            	// #-1
  415cb8:	ldr	x9, [sp, #40]
  415cbc:	str	w8, [x9]
  415cc0:	adrp	x10, 432000 <__fxstatat@plt+0x2ef10>
  415cc4:	add	x10, x10, #0xa8c
  415cc8:	str	w8, [x10]
  415ccc:	ldur	w8, [x29, #-76]
  415cd0:	cbz	w8, 415d44 <__fxstatat@plt+0x12c54>
  415cd4:	ldur	w8, [x29, #-76]
  415cd8:	cmp	w8, #0x3
  415cdc:	b.eq	415d20 <__fxstatat@plt+0x12c30>  // b.none
  415ce0:	ldur	w8, [x29, #-8]
  415ce4:	cmp	w8, #0x0
  415ce8:	cset	w8, ge  // ge = tcont
  415cec:	tbnz	w8, #0, 415d04 <__fxstatat@plt+0x12c14>
  415cf0:	ldur	x0, [x29, #-16]
  415cf4:	add	x1, sp, #0xc0
  415cf8:	bl	41ef20 <__fxstatat@plt+0x1be30>
  415cfc:	cbnz	w0, 415d14 <__fxstatat@plt+0x12c24>
  415d00:	b	415d20 <__fxstatat@plt+0x12c30>
  415d04:	ldur	w0, [x29, #-8]
  415d08:	add	x1, sp, #0xc0
  415d0c:	bl	41ef30 <__fxstatat@plt+0x1be40>
  415d10:	cbz	w0, 415d20 <__fxstatat@plt+0x12c30>
  415d14:	mov	w8, #0xffffffff            	// #-1
  415d18:	stur	w8, [x29, #-4]
  415d1c:	b	415f40 <__fxstatat@plt+0x12e50>
  415d20:	ldur	x8, [x29, #-72]
  415d24:	cbz	x8, 415d44 <__fxstatat@plt+0x12c54>
  415d28:	add	x0, sp, #0xc0
  415d2c:	sub	x1, x29, #0x48
  415d30:	bl	416110 <__fxstatat@plt+0x13020>
  415d34:	tbnz	w0, #0, 415d3c <__fxstatat@plt+0x12c4c>
  415d38:	b	415d44 <__fxstatat@plt+0x12c54>
  415d3c:	stur	wzr, [x29, #-4]
  415d40:	b	415f40 <__fxstatat@plt+0x12e50>
  415d44:	ldur	x8, [x29, #-72]
  415d48:	cbz	x8, 415d94 <__fxstatat@plt+0x12ca4>
  415d4c:	ldur	x8, [x29, #-72]
  415d50:	ldr	x8, [x8]
  415d54:	add	x9, sp, #0x78
  415d58:	str	x8, [sp, #120]
  415d5c:	ldur	x8, [x29, #-72]
  415d60:	ldr	x8, [x8, #8]
  415d64:	mov	x10, #0x3e8                 	// #1000
  415d68:	sdiv	x8, x8, x10
  415d6c:	str	x8, [sp, #128]
  415d70:	ldur	x8, [x29, #-72]
  415d74:	ldr	x8, [x8, #16]
  415d78:	str	x8, [sp, #136]
  415d7c:	ldur	x8, [x29, #-72]
  415d80:	ldr	x8, [x8, #24]
  415d84:	sdiv	x8, x8, x10
  415d88:	str	x8, [sp, #144]
  415d8c:	str	x9, [sp, #112]
  415d90:	b	415d9c <__fxstatat@plt+0x12cac>
  415d94:	mov	x8, xzr
  415d98:	str	x8, [sp, #112]
  415d9c:	ldur	w8, [x29, #-8]
  415da0:	cmp	w8, #0x0
  415da4:	cset	w8, ge  // ge = tcont
  415da8:	tbnz	w8, #0, 415dc4 <__fxstatat@plt+0x12cd4>
  415dac:	ldur	x1, [x29, #-16]
  415db0:	ldr	x2, [sp, #112]
  415db4:	mov	w0, #0xffffff9c            	// #-100
  415db8:	bl	402b40 <futimesat@plt>
  415dbc:	stur	w0, [x29, #-4]
  415dc0:	b	415f40 <__fxstatat@plt+0x12e50>
  415dc4:	ldur	w0, [x29, #-8]
  415dc8:	ldr	x2, [sp, #112]
  415dcc:	mov	x8, xzr
  415dd0:	mov	x1, x8
  415dd4:	bl	402b40 <futimesat@plt>
  415dd8:	cbnz	w0, 415f1c <__fxstatat@plt+0x12e2c>
  415ddc:	ldr	x8, [sp, #112]
  415de0:	cbz	x8, 415f14 <__fxstatat@plt+0x12e24>
  415de4:	ldr	x8, [sp, #112]
  415de8:	ldr	x8, [x8, #8]
  415dec:	mov	x9, #0xa120                	// #41248
  415df0:	movk	x9, #0x7, lsl #16
  415df4:	cmp	x9, x8
  415df8:	cset	w10, le
  415dfc:	mov	w11, #0x1                   	// #1
  415e00:	and	w10, w10, w11
  415e04:	strb	w10, [sp, #111]
  415e08:	ldr	x8, [sp, #112]
  415e0c:	ldr	x8, [x8, #24]
  415e10:	cmp	x9, x8
  415e14:	cset	w10, le
  415e18:	and	w10, w10, w11
  415e1c:	strb	w10, [sp, #110]
  415e20:	ldrb	w10, [sp, #111]
  415e24:	and	w10, w10, #0x1
  415e28:	ldrb	w11, [sp, #110]
  415e2c:	and	w11, w11, #0x1
  415e30:	orr	w10, w10, w11
  415e34:	cbz	w10, 415f14 <__fxstatat@plt+0x12e24>
  415e38:	ldur	w0, [x29, #-8]
  415e3c:	add	x1, sp, #0xc0
  415e40:	bl	41ef30 <__fxstatat@plt+0x1be40>
  415e44:	cbnz	w0, 415f14 <__fxstatat@plt+0x12e24>
  415e48:	ldr	x8, [sp, #264]
  415e4c:	ldr	x9, [sp, #112]
  415e50:	ldr	x9, [x9]
  415e54:	subs	x8, x8, x9
  415e58:	str	x8, [sp, #96]
  415e5c:	ldr	x8, [sp, #280]
  415e60:	ldr	x9, [sp, #112]
  415e64:	ldr	x9, [x9, #16]
  415e68:	subs	x8, x8, x9
  415e6c:	str	x8, [sp, #88]
  415e70:	mov	x8, xzr
  415e74:	str	x8, [sp, #80]
  415e78:	ldr	x8, [sp, #112]
  415e7c:	ldr	q0, [x8]
  415e80:	str	q0, [sp, #48]
  415e84:	ldr	x8, [sp, #112]
  415e88:	ldr	q0, [x8, #16]
  415e8c:	str	q0, [sp, #64]
  415e90:	ldrb	w10, [sp, #111]
  415e94:	tbnz	w10, #0, 415e9c <__fxstatat@plt+0x12dac>
  415e98:	b	415ec4 <__fxstatat@plt+0x12dd4>
  415e9c:	ldr	x8, [sp, #96]
  415ea0:	cmp	x8, #0x1
  415ea4:	b.ne	415ec4 <__fxstatat@plt+0x12dd4>  // b.any
  415ea8:	add	x0, sp, #0xc0
  415eac:	bl	414a14 <__fxstatat@plt+0x11924>
  415eb0:	cbnz	x0, 415ec4 <__fxstatat@plt+0x12dd4>
  415eb4:	add	x8, sp, #0x30
  415eb8:	str	x8, [sp, #80]
  415ebc:	ldr	x8, [sp, #80]
  415ec0:	str	xzr, [x8, #8]
  415ec4:	ldrb	w8, [sp, #110]
  415ec8:	tbnz	w8, #0, 415ed0 <__fxstatat@plt+0x12de0>
  415ecc:	b	415ef8 <__fxstatat@plt+0x12e08>
  415ed0:	ldr	x8, [sp, #88]
  415ed4:	cmp	x8, #0x1
  415ed8:	b.ne	415ef8 <__fxstatat@plt+0x12e08>  // b.any
  415edc:	add	x0, sp, #0xc0
  415ee0:	bl	414a44 <__fxstatat@plt+0x11954>
  415ee4:	cbnz	x0, 415ef8 <__fxstatat@plt+0x12e08>
  415ee8:	add	x8, sp, #0x30
  415eec:	str	x8, [sp, #80]
  415ef0:	ldr	x8, [sp, #80]
  415ef4:	str	xzr, [x8, #24]
  415ef8:	ldr	x8, [sp, #80]
  415efc:	cbz	x8, 415f14 <__fxstatat@plt+0x12e24>
  415f00:	ldur	w0, [x29, #-8]
  415f04:	ldr	x2, [sp, #80]
  415f08:	mov	x8, xzr
  415f0c:	mov	x1, x8
  415f10:	bl	402b40 <futimesat@plt>
  415f14:	stur	wzr, [x29, #-4]
  415f18:	b	415f40 <__fxstatat@plt+0x12e50>
  415f1c:	ldur	x8, [x29, #-16]
  415f20:	cbnz	x8, 415f30 <__fxstatat@plt+0x12e40>
  415f24:	mov	w8, #0xffffffff            	// #-1
  415f28:	stur	w8, [x29, #-4]
  415f2c:	b	415f40 <__fxstatat@plt+0x12e50>
  415f30:	ldur	x0, [x29, #-16]
  415f34:	ldr	x1, [sp, #112]
  415f38:	bl	402f50 <utimes@plt>
  415f3c:	stur	w0, [x29, #-4]
  415f40:	ldur	w0, [x29, #-4]
  415f44:	ldr	x28, [sp, #416]
  415f48:	ldp	x29, x30, [sp, #400]
  415f4c:	add	sp, sp, #0x1b0
  415f50:	ret
  415f54:	sub	sp, sp, #0x30
  415f58:	stp	x29, x30, [sp, #32]
  415f5c:	add	x29, sp, #0x20
  415f60:	mov	x8, #0x3fffffff            	// #1073741823
  415f64:	str	x0, [sp, #16]
  415f68:	str	wzr, [sp, #12]
  415f6c:	str	wzr, [sp, #8]
  415f70:	ldr	x9, [sp, #16]
  415f74:	ldr	x9, [x9, #8]
  415f78:	cmp	x9, x8
  415f7c:	b.eq	415fc4 <__fxstatat@plt+0x12ed4>  // b.none
  415f80:	ldr	x8, [sp, #16]
  415f84:	ldr	x8, [x8, #8]
  415f88:	mov	x9, #0x3ffffffe            	// #1073741822
  415f8c:	cmp	x8, x9
  415f90:	b.eq	415fc4 <__fxstatat@plt+0x12ed4>  // b.none
  415f94:	ldr	x8, [sp, #16]
  415f98:	ldr	x8, [x8, #8]
  415f9c:	mov	x9, xzr
  415fa0:	cmp	x9, x8
  415fa4:	cset	w10, gt
  415fa8:	tbnz	w10, #0, 41601c <__fxstatat@plt+0x12f2c>
  415fac:	ldr	x8, [sp, #16]
  415fb0:	ldr	x8, [x8, #8]
  415fb4:	mov	x9, #0xca00                	// #51712
  415fb8:	movk	x9, #0x3b9a, lsl #16
  415fbc:	cmp	x8, x9
  415fc0:	b.ge	41601c <__fxstatat@plt+0x12f2c>  // b.tcont
  415fc4:	ldr	x8, [sp, #16]
  415fc8:	ldr	x8, [x8, #24]
  415fcc:	mov	x9, #0x3fffffff            	// #1073741823
  415fd0:	cmp	x8, x9
  415fd4:	b.eq	416034 <__fxstatat@plt+0x12f44>  // b.none
  415fd8:	ldr	x8, [sp, #16]
  415fdc:	ldr	x8, [x8, #24]
  415fe0:	mov	x9, #0x3ffffffe            	// #1073741822
  415fe4:	cmp	x8, x9
  415fe8:	b.eq	416034 <__fxstatat@plt+0x12f44>  // b.none
  415fec:	ldr	x8, [sp, #16]
  415ff0:	ldr	x8, [x8, #24]
  415ff4:	mov	x9, xzr
  415ff8:	cmp	x9, x8
  415ffc:	cset	w10, gt
  416000:	tbnz	w10, #0, 41601c <__fxstatat@plt+0x12f2c>
  416004:	ldr	x8, [sp, #16]
  416008:	ldr	x8, [x8, #24]
  41600c:	mov	x9, #0xca00                	// #51712
  416010:	movk	x9, #0x3b9a, lsl #16
  416014:	cmp	x8, x9
  416018:	b.lt	416034 <__fxstatat@plt+0x12f44>  // b.tstop
  41601c:	bl	403030 <__errno_location@plt>
  416020:	mov	w8, #0x16                  	// #22
  416024:	str	w8, [x0]
  416028:	mov	w8, #0xffffffff            	// #-1
  41602c:	stur	w8, [x29, #-4]
  416030:	b	416100 <__fxstatat@plt+0x13010>
  416034:	ldr	x8, [sp, #16]
  416038:	ldr	x8, [x8, #8]
  41603c:	mov	x9, #0x3fffffff            	// #1073741823
  416040:	cmp	x8, x9
  416044:	b.eq	41605c <__fxstatat@plt+0x12f6c>  // b.none
  416048:	ldr	x8, [sp, #16]
  41604c:	ldr	x8, [x8, #8]
  416050:	mov	x9, #0x3ffffffe            	// #1073741822
  416054:	cmp	x8, x9
  416058:	b.ne	41608c <__fxstatat@plt+0x12f9c>  // b.any
  41605c:	ldr	x8, [sp, #16]
  416060:	str	xzr, [x8]
  416064:	mov	w9, #0x1                   	// #1
  416068:	str	w9, [sp, #12]
  41606c:	ldr	x8, [sp, #16]
  416070:	ldr	x8, [x8, #8]
  416074:	mov	x10, #0x3ffffffe            	// #1073741822
  416078:	cmp	x8, x10
  41607c:	b.ne	41608c <__fxstatat@plt+0x12f9c>  // b.any
  416080:	ldr	w8, [sp, #8]
  416084:	add	w8, w8, #0x1
  416088:	str	w8, [sp, #8]
  41608c:	ldr	x8, [sp, #16]
  416090:	ldr	x8, [x8, #24]
  416094:	mov	x9, #0x3fffffff            	// #1073741823
  416098:	cmp	x8, x9
  41609c:	b.eq	4160b4 <__fxstatat@plt+0x12fc4>  // b.none
  4160a0:	ldr	x8, [sp, #16]
  4160a4:	ldr	x8, [x8, #24]
  4160a8:	mov	x9, #0x3ffffffe            	// #1073741822
  4160ac:	cmp	x8, x9
  4160b0:	b.ne	4160e4 <__fxstatat@plt+0x12ff4>  // b.any
  4160b4:	ldr	x8, [sp, #16]
  4160b8:	str	xzr, [x8, #16]
  4160bc:	mov	w9, #0x1                   	// #1
  4160c0:	str	w9, [sp, #12]
  4160c4:	ldr	x8, [sp, #16]
  4160c8:	ldr	x8, [x8, #24]
  4160cc:	mov	x10, #0x3ffffffe            	// #1073741822
  4160d0:	cmp	x8, x10
  4160d4:	b.ne	4160e4 <__fxstatat@plt+0x12ff4>  // b.any
  4160d8:	ldr	w8, [sp, #8]
  4160dc:	add	w8, w8, #0x1
  4160e0:	str	w8, [sp, #8]
  4160e4:	ldr	w8, [sp, #12]
  4160e8:	ldr	w9, [sp, #8]
  4160ec:	cmp	w9, #0x1
  4160f0:	cset	w9, eq  // eq = none
  4160f4:	and	w9, w9, #0x1
  4160f8:	add	w8, w8, w9
  4160fc:	stur	w8, [x29, #-4]
  416100:	ldur	w0, [x29, #-4]
  416104:	ldp	x29, x30, [sp, #32]
  416108:	add	sp, sp, #0x30
  41610c:	ret
  416110:	sub	sp, sp, #0x60
  416114:	stp	x29, x30, [sp, #80]
  416118:	add	x29, sp, #0x50
  41611c:	mov	x8, #0x3ffffffe            	// #1073741822
  416120:	stur	x0, [x29, #-16]
  416124:	stur	x1, [x29, #-24]
  416128:	ldur	x9, [x29, #-24]
  41612c:	ldr	x9, [x9]
  416130:	stur	x9, [x29, #-32]
  416134:	ldur	x9, [x29, #-32]
  416138:	ldr	x9, [x9, #8]
  41613c:	cmp	x9, x8
  416140:	b.ne	416168 <__fxstatat@plt+0x13078>  // b.any
  416144:	ldur	x8, [x29, #-32]
  416148:	ldr	x8, [x8, #24]
  41614c:	mov	x9, #0x3ffffffe            	// #1073741822
  416150:	cmp	x8, x9
  416154:	b.ne	416168 <__fxstatat@plt+0x13078>  // b.any
  416158:	mov	w8, #0x1                   	// #1
  41615c:	and	w8, w8, #0x1
  416160:	sturb	w8, [x29, #-1]
  416164:	b	41626c <__fxstatat@plt+0x1317c>
  416168:	ldur	x8, [x29, #-32]
  41616c:	ldr	x8, [x8, #8]
  416170:	mov	x9, #0x3fffffff            	// #1073741823
  416174:	cmp	x8, x9
  416178:	b.ne	4161ac <__fxstatat@plt+0x130bc>  // b.any
  41617c:	ldur	x8, [x29, #-32]
  416180:	ldr	x8, [x8, #24]
  416184:	mov	x9, #0x3fffffff            	// #1073741823
  416188:	cmp	x8, x9
  41618c:	b.ne	4161ac <__fxstatat@plt+0x130bc>  // b.any
  416190:	ldur	x8, [x29, #-24]
  416194:	mov	x9, xzr
  416198:	str	x9, [x8]
  41619c:	mov	w10, wzr
  4161a0:	and	w10, w10, #0x1
  4161a4:	sturb	w10, [x29, #-1]
  4161a8:	b	41626c <__fxstatat@plt+0x1317c>
  4161ac:	ldur	x8, [x29, #-32]
  4161b0:	ldr	x8, [x8, #8]
  4161b4:	mov	x9, #0x3ffffffe            	// #1073741822
  4161b8:	cmp	x8, x9
  4161bc:	b.ne	4161e8 <__fxstatat@plt+0x130f8>  // b.any
  4161c0:	ldur	x8, [x29, #-32]
  4161c4:	ldur	x0, [x29, #-16]
  4161c8:	str	x8, [sp, #8]
  4161cc:	bl	414a74 <__fxstatat@plt+0x11984>
  4161d0:	str	x0, [sp, #32]
  4161d4:	str	x1, [sp, #40]
  4161d8:	ldr	q0, [sp, #32]
  4161dc:	ldr	x8, [sp, #8]
  4161e0:	str	q0, [x8]
  4161e4:	b	416204 <__fxstatat@plt+0x13114>
  4161e8:	ldur	x8, [x29, #-32]
  4161ec:	ldr	x8, [x8, #8]
  4161f0:	mov	x9, #0x3fffffff            	// #1073741823
  4161f4:	cmp	x8, x9
  4161f8:	b.ne	416204 <__fxstatat@plt+0x13114>  // b.any
  4161fc:	ldur	x0, [x29, #-32]
  416200:	bl	41c2a4 <__fxstatat@plt+0x191b4>
  416204:	ldur	x8, [x29, #-32]
  416208:	ldr	x8, [x8, #24]
  41620c:	mov	x9, #0x3ffffffe            	// #1073741822
  416210:	cmp	x8, x9
  416214:	b.ne	416240 <__fxstatat@plt+0x13150>  // b.any
  416218:	ldur	x8, [x29, #-32]
  41621c:	ldur	x0, [x29, #-16]
  416220:	str	x8, [sp]
  416224:	bl	414abc <__fxstatat@plt+0x119cc>
  416228:	str	x0, [sp, #16]
  41622c:	str	x1, [sp, #24]
  416230:	ldr	q0, [sp, #16]
  416234:	ldr	x8, [sp]
  416238:	str	q0, [x8, #16]
  41623c:	b	416260 <__fxstatat@plt+0x13170>
  416240:	ldur	x8, [x29, #-32]
  416244:	ldr	x8, [x8, #24]
  416248:	mov	x9, #0x3fffffff            	// #1073741823
  41624c:	cmp	x8, x9
  416250:	b.ne	416260 <__fxstatat@plt+0x13170>  // b.any
  416254:	ldur	x8, [x29, #-32]
  416258:	add	x0, x8, #0x10
  41625c:	bl	41c2a4 <__fxstatat@plt+0x191b4>
  416260:	mov	w8, wzr
  416264:	and	w8, w8, #0x1
  416268:	sturb	w8, [x29, #-1]
  41626c:	ldurb	w8, [x29, #-1]
  416270:	and	w0, w8, #0x1
  416274:	ldp	x29, x30, [sp, #80]
  416278:	add	sp, sp, #0x60
  41627c:	ret
  416280:	sub	sp, sp, #0x20
  416284:	stp	x29, x30, [sp, #16]
  416288:	add	x29, sp, #0x10
  41628c:	mov	w8, #0xffffffff            	// #-1
  416290:	str	x0, [sp, #8]
  416294:	str	x1, [sp]
  416298:	ldr	x1, [sp, #8]
  41629c:	ldr	x2, [sp]
  4162a0:	mov	w0, w8
  4162a4:	bl	415a14 <__fxstatat@plt+0x12924>
  4162a8:	ldp	x29, x30, [sp, #16]
  4162ac:	add	sp, sp, #0x20
  4162b0:	ret
  4162b4:	sub	sp, sp, #0x140
  4162b8:	stp	x29, x30, [sp, #288]
  4162bc:	str	x28, [sp, #304]
  4162c0:	add	x29, sp, #0x120
  4162c4:	sub	x8, x29, #0x40
  4162c8:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  4162cc:	add	x9, x9, #0xa8c
  4162d0:	stur	x0, [x29, #-16]
  4162d4:	stur	x1, [x29, #-24]
  4162d8:	ldur	x10, [x29, #-24]
  4162dc:	str	x8, [sp, #32]
  4162e0:	str	x9, [sp, #24]
  4162e4:	cbz	x10, 4162f4 <__fxstatat@plt+0x13204>
  4162e8:	sub	x8, x29, #0x40
  4162ec:	str	x8, [sp, #16]
  4162f0:	b	4162fc <__fxstatat@plt+0x1320c>
  4162f4:	mov	x8, xzr
  4162f8:	str	x8, [sp, #16]
  4162fc:	ldr	x8, [sp, #16]
  416300:	stur	x8, [x29, #-72]
  416304:	stur	wzr, [x29, #-76]
  416308:	ldur	x8, [x29, #-72]
  41630c:	cbz	x8, 416338 <__fxstatat@plt+0x13248>
  416310:	ldur	x8, [x29, #-24]
  416314:	ldr	q0, [x8]
  416318:	ldr	x8, [sp, #32]
  41631c:	str	q0, [x8]
  416320:	ldur	x9, [x29, #-24]
  416324:	ldr	q0, [x9, #16]
  416328:	str	q0, [x8, #16]
  41632c:	ldur	x0, [x29, #-72]
  416330:	bl	415f54 <__fxstatat@plt+0x12e64>
  416334:	stur	w0, [x29, #-76]
  416338:	ldur	w8, [x29, #-76]
  41633c:	cmp	w8, #0x0
  416340:	cset	w8, ge  // ge = tcont
  416344:	tbnz	w8, #0, 416354 <__fxstatat@plt+0x13264>
  416348:	mov	w8, #0xffffffff            	// #-1
  41634c:	stur	w8, [x29, #-4]
  416350:	b	416548 <__fxstatat@plt+0x13458>
  416354:	ldr	x8, [sp, #24]
  416358:	ldr	w9, [x8]
  41635c:	mov	w10, wzr
  416360:	cmp	w10, w9
  416364:	cset	w9, gt
  416368:	tbnz	w9, #0, 416488 <__fxstatat@plt+0x13398>
  41636c:	ldur	w8, [x29, #-76]
  416370:	cmp	w8, #0x2
  416374:	b.ne	416414 <__fxstatat@plt+0x13324>  // b.any
  416378:	ldur	x0, [x29, #-16]
  41637c:	add	x1, sp, #0x50
  416380:	bl	41ef40 <__fxstatat@plt+0x1be50>
  416384:	cbz	w0, 416394 <__fxstatat@plt+0x132a4>
  416388:	mov	w8, #0xffffffff            	// #-1
  41638c:	stur	w8, [x29, #-4]
  416390:	b	416548 <__fxstatat@plt+0x13458>
  416394:	ldur	x8, [x29, #-72]
  416398:	ldr	x8, [x8, #8]
  41639c:	mov	x9, #0x3ffffffe            	// #1073741822
  4163a0:	cmp	x8, x9
  4163a4:	b.ne	4163d0 <__fxstatat@plt+0x132e0>  // b.any
  4163a8:	ldur	x8, [x29, #-72]
  4163ac:	add	x0, sp, #0x50
  4163b0:	str	x8, [sp, #8]
  4163b4:	bl	414a74 <__fxstatat@plt+0x11984>
  4163b8:	str	x0, [sp, #56]
  4163bc:	str	x1, [sp, #64]
  4163c0:	ldur	q0, [sp, #56]
  4163c4:	ldr	x8, [sp, #8]
  4163c8:	str	q0, [x8]
  4163cc:	b	416408 <__fxstatat@plt+0x13318>
  4163d0:	ldur	x8, [x29, #-72]
  4163d4:	ldr	x8, [x8, #24]
  4163d8:	mov	x9, #0x3ffffffe            	// #1073741822
  4163dc:	cmp	x8, x9
  4163e0:	b.ne	416408 <__fxstatat@plt+0x13318>  // b.any
  4163e4:	ldur	x8, [x29, #-72]
  4163e8:	add	x0, sp, #0x50
  4163ec:	str	x8, [sp]
  4163f0:	bl	414abc <__fxstatat@plt+0x119cc>
  4163f4:	str	x0, [sp, #40]
  4163f8:	str	x1, [sp, #48]
  4163fc:	ldur	q0, [sp, #40]
  416400:	ldr	x8, [sp]
  416404:	str	q0, [x8, #16]
  416408:	ldur	w8, [x29, #-76]
  41640c:	add	w8, w8, #0x1
  416410:	stur	w8, [x29, #-76]
  416414:	ldur	x1, [x29, #-16]
  416418:	ldur	x2, [x29, #-72]
  41641c:	mov	w0, #0xffffff9c            	// #-100
  416420:	mov	w3, #0x100                 	// #256
  416424:	bl	402ea0 <utimensat@plt>
  416428:	str	w0, [sp, #76]
  41642c:	ldr	w8, [sp, #76]
  416430:	mov	w9, wzr
  416434:	cmp	w9, w8
  416438:	cset	w8, ge  // ge = tcont
  41643c:	tbnz	w8, #0, 41644c <__fxstatat@plt+0x1335c>
  416440:	bl	403030 <__errno_location@plt>
  416444:	mov	w8, #0x26                  	// #38
  416448:	str	w8, [x0]
  41644c:	ldr	w8, [sp, #76]
  416450:	cbz	w8, 416464 <__fxstatat@plt+0x13374>
  416454:	bl	403030 <__errno_location@plt>
  416458:	ldr	w8, [x0]
  41645c:	cmp	w8, #0x26
  416460:	b.eq	416488 <__fxstatat@plt+0x13398>  // b.none
  416464:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  416468:	add	x8, x8, #0xa88
  41646c:	mov	w9, #0x1                   	// #1
  416470:	str	w9, [x8]
  416474:	ldr	x8, [sp, #24]
  416478:	str	w9, [x8]
  41647c:	ldr	w9, [sp, #76]
  416480:	stur	w9, [x29, #-4]
  416484:	b	416548 <__fxstatat@plt+0x13458>
  416488:	mov	w8, #0xffffffff            	// #-1
  41648c:	ldr	x9, [sp, #24]
  416490:	str	w8, [x9]
  416494:	ldur	w8, [x29, #-76]
  416498:	cbz	w8, 4164e8 <__fxstatat@plt+0x133f8>
  41649c:	ldur	w8, [x29, #-76]
  4164a0:	cmp	w8, #0x3
  4164a4:	b.eq	4164c4 <__fxstatat@plt+0x133d4>  // b.none
  4164a8:	ldur	x0, [x29, #-16]
  4164ac:	add	x1, sp, #0x50
  4164b0:	bl	41ef40 <__fxstatat@plt+0x1be50>
  4164b4:	cbz	w0, 4164c4 <__fxstatat@plt+0x133d4>
  4164b8:	mov	w8, #0xffffffff            	// #-1
  4164bc:	stur	w8, [x29, #-4]
  4164c0:	b	416548 <__fxstatat@plt+0x13458>
  4164c4:	ldur	x8, [x29, #-72]
  4164c8:	cbz	x8, 4164e8 <__fxstatat@plt+0x133f8>
  4164cc:	add	x0, sp, #0x50
  4164d0:	sub	x1, x29, #0x48
  4164d4:	bl	416110 <__fxstatat@plt+0x13020>
  4164d8:	tbnz	w0, #0, 4164e0 <__fxstatat@plt+0x133f0>
  4164dc:	b	4164e8 <__fxstatat@plt+0x133f8>
  4164e0:	stur	wzr, [x29, #-4]
  4164e4:	b	416548 <__fxstatat@plt+0x13458>
  4164e8:	ldur	w8, [x29, #-76]
  4164ec:	cbnz	w8, 41650c <__fxstatat@plt+0x1341c>
  4164f0:	ldur	x0, [x29, #-16]
  4164f4:	add	x1, sp, #0x50
  4164f8:	bl	41ef40 <__fxstatat@plt+0x1be50>
  4164fc:	cbz	w0, 41650c <__fxstatat@plt+0x1341c>
  416500:	mov	w8, #0xffffffff            	// #-1
  416504:	stur	w8, [x29, #-4]
  416508:	b	416548 <__fxstatat@plt+0x13458>
  41650c:	ldr	w8, [sp, #96]
  416510:	and	w8, w8, #0xf000
  416514:	cmp	w8, #0xa, lsl #12
  416518:	b.eq	416534 <__fxstatat@plt+0x13444>  // b.none
  41651c:	ldur	x1, [x29, #-16]
  416520:	ldur	x2, [x29, #-72]
  416524:	mov	w0, #0xffffffff            	// #-1
  416528:	bl	415a14 <__fxstatat@plt+0x12924>
  41652c:	stur	w0, [x29, #-4]
  416530:	b	416548 <__fxstatat@plt+0x13458>
  416534:	bl	403030 <__errno_location@plt>
  416538:	mov	w8, #0x26                  	// #38
  41653c:	str	w8, [x0]
  416540:	mov	w8, #0xffffffff            	// #-1
  416544:	stur	w8, [x29, #-4]
  416548:	ldur	w0, [x29, #-4]
  41654c:	ldr	x28, [sp, #304]
  416550:	ldp	x29, x30, [sp, #288]
  416554:	add	sp, sp, #0x140
  416558:	ret
  41655c:	sub	sp, sp, #0x40
  416560:	stp	x29, x30, [sp, #48]
  416564:	add	x29, sp, #0x30
  416568:	mov	x8, xzr
  41656c:	mov	w9, wzr
  416570:	mov	x5, sp
  416574:	stur	w0, [x29, #-4]
  416578:	stur	w1, [x29, #-8]
  41657c:	stur	x2, [x29, #-16]
  416580:	ldur	w0, [x29, #-4]
  416584:	ldur	w1, [x29, #-8]
  416588:	ldur	x4, [x29, #-16]
  41658c:	ldr	q0, [x3]
  416590:	str	q0, [sp]
  416594:	ldr	q0, [x3, #16]
  416598:	str	q0, [sp, #16]
  41659c:	mov	x2, x8
  4165a0:	mov	w3, w9
  4165a4:	bl	4165b4 <__fxstatat@plt+0x134c4>
  4165a8:	ldp	x29, x30, [sp, #48]
  4165ac:	add	sp, sp, #0x40
  4165b0:	ret
  4165b4:	sub	sp, sp, #0x70
  4165b8:	stp	x29, x30, [sp, #96]
  4165bc:	add	x29, sp, #0x60
  4165c0:	add	x8, sp, #0x10
  4165c4:	stur	w0, [x29, #-4]
  4165c8:	stur	w1, [x29, #-8]
  4165cc:	stur	x2, [x29, #-16]
  4165d0:	stur	w3, [x29, #-20]
  4165d4:	stur	x4, [x29, #-32]
  4165d8:	ldur	x0, [x29, #-32]
  4165dc:	ldr	q0, [x5]
  4165e0:	str	q0, [sp, #16]
  4165e4:	ldr	q0, [x5, #16]
  4165e8:	str	q0, [sp, #32]
  4165ec:	mov	x1, x8
  4165f0:	bl	4173c0 <__fxstatat@plt+0x142d0>
  4165f4:	stur	x0, [x29, #-40]
  4165f8:	ldur	x8, [x29, #-40]
  4165fc:	cbz	x8, 416648 <__fxstatat@plt+0x13558>
  416600:	ldur	x8, [x29, #-16]
  416604:	cbz	x8, 41662c <__fxstatat@plt+0x1353c>
  416608:	ldur	w0, [x29, #-4]
  41660c:	ldur	w1, [x29, #-8]
  416610:	ldur	x2, [x29, #-16]
  416614:	ldur	w3, [x29, #-20]
  416618:	ldur	x5, [x29, #-40]
  41661c:	adrp	x4, 420000 <__fxstatat@plt+0x1cf10>
  416620:	add	x4, x4, #0x648
  416624:	bl	4030a0 <error_at_line@plt>
  416628:	b	416644 <__fxstatat@plt+0x13554>
  41662c:	ldur	w0, [x29, #-4]
  416630:	ldur	w1, [x29, #-8]
  416634:	ldur	x3, [x29, #-40]
  416638:	adrp	x2, 420000 <__fxstatat@plt+0x1cf10>
  41663c:	add	x2, x2, #0x648
  416640:	bl	402960 <error@plt>
  416644:	b	41667c <__fxstatat@plt+0x1358c>
  416648:	bl	403030 <__errno_location@plt>
  41664c:	ldr	w1, [x0]
  416650:	adrp	x0, 421000 <__fxstatat@plt+0x1df10>
  416654:	add	x0, x0, #0x25d
  416658:	str	w1, [sp, #12]
  41665c:	bl	403070 <gettext@plt>
  416660:	mov	w8, wzr
  416664:	str	x0, [sp]
  416668:	mov	w0, w8
  41666c:	ldr	w1, [sp, #12]
  416670:	ldr	x2, [sp]
  416674:	bl	402960 <error@plt>
  416678:	bl	402d00 <abort@plt>
  41667c:	ldur	x0, [x29, #-40]
  416680:	bl	402e10 <free@plt>
  416684:	ldp	x29, x30, [sp, #96]
  416688:	add	sp, sp, #0x70
  41668c:	ret
  416690:	sub	sp, sp, #0x120
  416694:	stp	x29, x30, [sp, #256]
  416698:	str	x28, [sp, #272]
  41669c:	add	x29, sp, #0x100
  4166a0:	stur	x0, [x29, #-8]
  4166a4:	stur	x1, [x29, #-16]
  4166a8:	stur	x2, [x29, #-24]
  4166ac:	stur	x3, [x29, #-32]
  4166b0:	stur	x4, [x29, #-40]
  4166b4:	stur	x5, [x29, #-48]
  4166b8:	ldur	x8, [x29, #-16]
  4166bc:	cbz	x8, 4166e0 <__fxstatat@plt+0x135f0>
  4166c0:	ldur	x0, [x29, #-8]
  4166c4:	ldur	x2, [x29, #-16]
  4166c8:	ldur	x3, [x29, #-24]
  4166cc:	ldur	x4, [x29, #-32]
  4166d0:	adrp	x1, 421000 <__fxstatat@plt+0x1df10>
  4166d4:	add	x1, x1, #0x2a8
  4166d8:	bl	4030b0 <fprintf@plt>
  4166dc:	b	4166f8 <__fxstatat@plt+0x13608>
  4166e0:	ldur	x0, [x29, #-8]
  4166e4:	ldur	x2, [x29, #-24]
  4166e8:	ldur	x3, [x29, #-32]
  4166ec:	adrp	x1, 421000 <__fxstatat@plt+0x1df10>
  4166f0:	add	x1, x1, #0x2b4
  4166f4:	bl	4030b0 <fprintf@plt>
  4166f8:	ldur	x0, [x29, #-8]
  4166fc:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  416700:	add	x8, x8, #0x2bb
  416704:	stur	x0, [x29, #-56]
  416708:	mov	x0, x8
  41670c:	bl	403070 <gettext@plt>
  416710:	ldur	x8, [x29, #-56]
  416714:	stur	x0, [x29, #-64]
  416718:	mov	x0, x8
  41671c:	adrp	x1, 421000 <__fxstatat@plt+0x1df10>
  416720:	add	x1, x1, #0x570
  416724:	ldur	x2, [x29, #-64]
  416728:	mov	w3, #0x7e3                 	// #2019
  41672c:	bl	4030b0 <fprintf@plt>
  416730:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  416734:	add	x8, x8, #0x2bf
  416738:	mov	x0, x8
  41673c:	bl	403070 <gettext@plt>
  416740:	ldur	x1, [x29, #-8]
  416744:	bl	402f80 <fputs_unlocked@plt>
  416748:	ldur	x8, [x29, #-48]
  41674c:	subs	x8, x8, #0x0
  416750:	cmp	x8, #0x9
  416754:	stur	x8, [x29, #-72]
  416758:	b.hi	416ac0 <__fxstatat@plt+0x139d0>  // b.pmore
  41675c:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  416760:	add	x8, x8, #0x280
  416764:	ldur	x11, [x29, #-72]
  416768:	ldrsw	x10, [x8, x11, lsl #2]
  41676c:	add	x9, x8, x10
  416770:	br	x9
  416774:	b	416b4c <__fxstatat@plt+0x13a5c>
  416778:	ldur	x0, [x29, #-8]
  41677c:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  416780:	add	x8, x8, #0x38b
  416784:	stur	x0, [x29, #-80]
  416788:	mov	x0, x8
  41678c:	bl	403070 <gettext@plt>
  416790:	ldur	x8, [x29, #-40]
  416794:	ldr	x2, [x8]
  416798:	ldur	x8, [x29, #-80]
  41679c:	stur	x0, [x29, #-88]
  4167a0:	mov	x0, x8
  4167a4:	ldur	x1, [x29, #-88]
  4167a8:	bl	4030b0 <fprintf@plt>
  4167ac:	b	416b4c <__fxstatat@plt+0x13a5c>
  4167b0:	ldur	x0, [x29, #-8]
  4167b4:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  4167b8:	add	x8, x8, #0x39b
  4167bc:	stur	x0, [x29, #-96]
  4167c0:	mov	x0, x8
  4167c4:	bl	403070 <gettext@plt>
  4167c8:	ldur	x8, [x29, #-40]
  4167cc:	ldr	x2, [x8]
  4167d0:	ldur	x8, [x29, #-40]
  4167d4:	ldr	x3, [x8, #8]
  4167d8:	ldur	x8, [x29, #-96]
  4167dc:	stur	x0, [x29, #-104]
  4167e0:	mov	x0, x8
  4167e4:	ldur	x1, [x29, #-104]
  4167e8:	bl	4030b0 <fprintf@plt>
  4167ec:	b	416b4c <__fxstatat@plt+0x13a5c>
  4167f0:	ldur	x0, [x29, #-8]
  4167f4:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  4167f8:	add	x8, x8, #0x3b2
  4167fc:	stur	x0, [x29, #-112]
  416800:	mov	x0, x8
  416804:	bl	403070 <gettext@plt>
  416808:	ldur	x8, [x29, #-40]
  41680c:	ldr	x2, [x8]
  416810:	ldur	x8, [x29, #-40]
  416814:	ldr	x3, [x8, #8]
  416818:	ldur	x8, [x29, #-40]
  41681c:	ldr	x4, [x8, #16]
  416820:	ldur	x8, [x29, #-112]
  416824:	stur	x0, [x29, #-120]
  416828:	mov	x0, x8
  41682c:	ldur	x1, [x29, #-120]
  416830:	bl	4030b0 <fprintf@plt>
  416834:	b	416b4c <__fxstatat@plt+0x13a5c>
  416838:	ldur	x0, [x29, #-8]
  41683c:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  416840:	add	x8, x8, #0x3ce
  416844:	str	x0, [sp, #128]
  416848:	mov	x0, x8
  41684c:	bl	403070 <gettext@plt>
  416850:	ldur	x8, [x29, #-40]
  416854:	ldr	x2, [x8]
  416858:	ldur	x8, [x29, #-40]
  41685c:	ldr	x3, [x8, #8]
  416860:	ldur	x8, [x29, #-40]
  416864:	ldr	x4, [x8, #16]
  416868:	ldur	x8, [x29, #-40]
  41686c:	ldr	x5, [x8, #24]
  416870:	ldr	x8, [sp, #128]
  416874:	str	x0, [sp, #120]
  416878:	mov	x0, x8
  41687c:	ldr	x1, [sp, #120]
  416880:	bl	4030b0 <fprintf@plt>
  416884:	b	416b4c <__fxstatat@plt+0x13a5c>
  416888:	ldur	x0, [x29, #-8]
  41688c:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  416890:	add	x8, x8, #0x3ee
  416894:	str	x0, [sp, #112]
  416898:	mov	x0, x8
  41689c:	bl	403070 <gettext@plt>
  4168a0:	ldur	x8, [x29, #-40]
  4168a4:	ldr	x2, [x8]
  4168a8:	ldur	x8, [x29, #-40]
  4168ac:	ldr	x3, [x8, #8]
  4168b0:	ldur	x8, [x29, #-40]
  4168b4:	ldr	x4, [x8, #16]
  4168b8:	ldur	x8, [x29, #-40]
  4168bc:	ldr	x5, [x8, #24]
  4168c0:	ldur	x8, [x29, #-40]
  4168c4:	ldr	x6, [x8, #32]
  4168c8:	ldr	x8, [sp, #112]
  4168cc:	str	x0, [sp, #104]
  4168d0:	mov	x0, x8
  4168d4:	ldr	x1, [sp, #104]
  4168d8:	bl	4030b0 <fprintf@plt>
  4168dc:	b	416b4c <__fxstatat@plt+0x13a5c>
  4168e0:	ldur	x0, [x29, #-8]
  4168e4:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  4168e8:	add	x8, x8, #0x412
  4168ec:	str	x0, [sp, #96]
  4168f0:	mov	x0, x8
  4168f4:	bl	403070 <gettext@plt>
  4168f8:	ldur	x8, [x29, #-40]
  4168fc:	ldr	x2, [x8]
  416900:	ldur	x8, [x29, #-40]
  416904:	ldr	x3, [x8, #8]
  416908:	ldur	x8, [x29, #-40]
  41690c:	ldr	x4, [x8, #16]
  416910:	ldur	x8, [x29, #-40]
  416914:	ldr	x5, [x8, #24]
  416918:	ldur	x8, [x29, #-40]
  41691c:	ldr	x6, [x8, #32]
  416920:	ldur	x8, [x29, #-40]
  416924:	ldr	x7, [x8, #40]
  416928:	ldr	x8, [sp, #96]
  41692c:	str	x0, [sp, #88]
  416930:	mov	x0, x8
  416934:	ldr	x1, [sp, #88]
  416938:	bl	4030b0 <fprintf@plt>
  41693c:	b	416b4c <__fxstatat@plt+0x13a5c>
  416940:	ldur	x0, [x29, #-8]
  416944:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  416948:	add	x8, x8, #0x43a
  41694c:	str	x0, [sp, #80]
  416950:	mov	x0, x8
  416954:	bl	403070 <gettext@plt>
  416958:	ldur	x8, [x29, #-40]
  41695c:	ldr	x2, [x8]
  416960:	ldur	x8, [x29, #-40]
  416964:	ldr	x3, [x8, #8]
  416968:	ldur	x8, [x29, #-40]
  41696c:	ldr	x4, [x8, #16]
  416970:	ldur	x8, [x29, #-40]
  416974:	ldr	x5, [x8, #24]
  416978:	ldur	x8, [x29, #-40]
  41697c:	ldr	x6, [x8, #32]
  416980:	ldur	x8, [x29, #-40]
  416984:	ldr	x7, [x8, #40]
  416988:	ldur	x8, [x29, #-40]
  41698c:	ldr	x8, [x8, #48]
  416990:	ldr	x9, [sp, #80]
  416994:	str	x0, [sp, #72]
  416998:	mov	x0, x9
  41699c:	ldr	x1, [sp, #72]
  4169a0:	mov	x10, sp
  4169a4:	str	x8, [x10]
  4169a8:	bl	4030b0 <fprintf@plt>
  4169ac:	b	416b4c <__fxstatat@plt+0x13a5c>
  4169b0:	ldur	x0, [x29, #-8]
  4169b4:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  4169b8:	add	x8, x8, #0x466
  4169bc:	str	x0, [sp, #64]
  4169c0:	mov	x0, x8
  4169c4:	bl	403070 <gettext@plt>
  4169c8:	ldur	x8, [x29, #-40]
  4169cc:	ldr	x2, [x8]
  4169d0:	ldur	x8, [x29, #-40]
  4169d4:	ldr	x3, [x8, #8]
  4169d8:	ldur	x8, [x29, #-40]
  4169dc:	ldr	x4, [x8, #16]
  4169e0:	ldur	x8, [x29, #-40]
  4169e4:	ldr	x5, [x8, #24]
  4169e8:	ldur	x8, [x29, #-40]
  4169ec:	ldr	x6, [x8, #32]
  4169f0:	ldur	x8, [x29, #-40]
  4169f4:	ldr	x7, [x8, #40]
  4169f8:	ldur	x8, [x29, #-40]
  4169fc:	ldr	x8, [x8, #48]
  416a00:	ldur	x9, [x29, #-40]
  416a04:	ldr	x9, [x9, #56]
  416a08:	ldr	x10, [sp, #64]
  416a0c:	str	x0, [sp, #56]
  416a10:	mov	x0, x10
  416a14:	ldr	x1, [sp, #56]
  416a18:	mov	x11, sp
  416a1c:	str	x8, [x11]
  416a20:	mov	x8, sp
  416a24:	str	x9, [x8, #8]
  416a28:	bl	4030b0 <fprintf@plt>
  416a2c:	b	416b4c <__fxstatat@plt+0x13a5c>
  416a30:	ldur	x0, [x29, #-8]
  416a34:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  416a38:	add	x8, x8, #0x496
  416a3c:	str	x0, [sp, #48]
  416a40:	mov	x0, x8
  416a44:	bl	403070 <gettext@plt>
  416a48:	ldur	x8, [x29, #-40]
  416a4c:	ldr	x2, [x8]
  416a50:	ldur	x8, [x29, #-40]
  416a54:	ldr	x3, [x8, #8]
  416a58:	ldur	x8, [x29, #-40]
  416a5c:	ldr	x4, [x8, #16]
  416a60:	ldur	x8, [x29, #-40]
  416a64:	ldr	x5, [x8, #24]
  416a68:	ldur	x8, [x29, #-40]
  416a6c:	ldr	x6, [x8, #32]
  416a70:	ldur	x8, [x29, #-40]
  416a74:	ldr	x7, [x8, #40]
  416a78:	ldur	x8, [x29, #-40]
  416a7c:	ldr	x8, [x8, #48]
  416a80:	ldur	x9, [x29, #-40]
  416a84:	ldr	x9, [x9, #56]
  416a88:	ldur	x10, [x29, #-40]
  416a8c:	ldr	x10, [x10, #64]
  416a90:	ldr	x11, [sp, #48]
  416a94:	str	x0, [sp, #40]
  416a98:	mov	x0, x11
  416a9c:	ldr	x1, [sp, #40]
  416aa0:	mov	x12, sp
  416aa4:	str	x8, [x12]
  416aa8:	mov	x8, sp
  416aac:	str	x9, [x8, #8]
  416ab0:	mov	x8, sp
  416ab4:	str	x10, [x8, #16]
  416ab8:	bl	4030b0 <fprintf@plt>
  416abc:	b	416b4c <__fxstatat@plt+0x13a5c>
  416ac0:	ldur	x0, [x29, #-8]
  416ac4:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  416ac8:	add	x8, x8, #0x4ca
  416acc:	str	x0, [sp, #32]
  416ad0:	mov	x0, x8
  416ad4:	bl	403070 <gettext@plt>
  416ad8:	ldur	x8, [x29, #-40]
  416adc:	ldr	x2, [x8]
  416ae0:	ldur	x8, [x29, #-40]
  416ae4:	ldr	x3, [x8, #8]
  416ae8:	ldur	x8, [x29, #-40]
  416aec:	ldr	x4, [x8, #16]
  416af0:	ldur	x8, [x29, #-40]
  416af4:	ldr	x5, [x8, #24]
  416af8:	ldur	x8, [x29, #-40]
  416afc:	ldr	x6, [x8, #32]
  416b00:	ldur	x8, [x29, #-40]
  416b04:	ldr	x7, [x8, #40]
  416b08:	ldur	x8, [x29, #-40]
  416b0c:	ldr	x8, [x8, #48]
  416b10:	ldur	x9, [x29, #-40]
  416b14:	ldr	x9, [x9, #56]
  416b18:	ldur	x10, [x29, #-40]
  416b1c:	ldr	x10, [x10, #64]
  416b20:	ldr	x11, [sp, #32]
  416b24:	str	x0, [sp, #24]
  416b28:	mov	x0, x11
  416b2c:	ldr	x1, [sp, #24]
  416b30:	mov	x12, sp
  416b34:	str	x8, [x12]
  416b38:	mov	x8, sp
  416b3c:	str	x9, [x8, #8]
  416b40:	mov	x8, sp
  416b44:	str	x10, [x8, #16]
  416b48:	bl	4030b0 <fprintf@plt>
  416b4c:	ldr	x28, [sp, #272]
  416b50:	ldp	x29, x30, [sp, #256]
  416b54:	add	sp, sp, #0x120
  416b58:	ret
  416b5c:	sub	sp, sp, #0x40
  416b60:	stp	x29, x30, [sp, #48]
  416b64:	add	x29, sp, #0x30
  416b68:	stur	x0, [x29, #-8]
  416b6c:	stur	x1, [x29, #-16]
  416b70:	str	x2, [sp, #24]
  416b74:	str	x3, [sp, #16]
  416b78:	str	x4, [sp, #8]
  416b7c:	str	xzr, [sp]
  416b80:	ldr	x8, [sp, #8]
  416b84:	ldr	x9, [sp]
  416b88:	mov	x10, #0x8                   	// #8
  416b8c:	mul	x9, x10, x9
  416b90:	add	x8, x8, x9
  416b94:	ldr	x8, [x8]
  416b98:	cbz	x8, 416bac <__fxstatat@plt+0x13abc>
  416b9c:	ldr	x8, [sp]
  416ba0:	add	x8, x8, #0x1
  416ba4:	str	x8, [sp]
  416ba8:	b	416b80 <__fxstatat@plt+0x13a90>
  416bac:	ldur	x0, [x29, #-8]
  416bb0:	ldur	x1, [x29, #-16]
  416bb4:	ldr	x2, [sp, #24]
  416bb8:	ldr	x3, [sp, #16]
  416bbc:	ldr	x4, [sp, #8]
  416bc0:	ldr	x5, [sp]
  416bc4:	bl	416690 <__fxstatat@plt+0x135a0>
  416bc8:	ldp	x29, x30, [sp, #48]
  416bcc:	add	sp, sp, #0x40
  416bd0:	ret
  416bd4:	sub	sp, sp, #0xb0
  416bd8:	stp	x29, x30, [sp, #160]
  416bdc:	add	x29, sp, #0xa0
  416be0:	stur	x0, [x29, #-8]
  416be4:	stur	x1, [x29, #-16]
  416be8:	stur	x2, [x29, #-24]
  416bec:	stur	x3, [x29, #-32]
  416bf0:	stur	xzr, [x29, #-40]
  416bf4:	str	x4, [sp, #32]
  416bf8:	ldur	x8, [x29, #-40]
  416bfc:	mov	w9, #0x0                   	// #0
  416c00:	cmp	x8, #0xa
  416c04:	str	w9, [sp, #28]
  416c08:	b.cs	416c9c <__fxstatat@plt+0x13bac>  // b.hs, b.nlast
  416c0c:	ldr	x8, [sp, #32]
  416c10:	ldrsw	x9, [x8, #24]
  416c14:	mov	w10, w9
  416c18:	cmp	w10, #0x0
  416c1c:	cset	w10, ge  // ge = tcont
  416c20:	str	x9, [sp, #16]
  416c24:	tbnz	w10, #0, 416c5c <__fxstatat@plt+0x13b6c>
  416c28:	ldr	x8, [sp, #16]
  416c2c:	add	w8, w8, #0x8
  416c30:	ldr	x9, [sp, #32]
  416c34:	str	w8, [x9, #24]
  416c38:	cmp	w8, #0x0
  416c3c:	cset	w8, gt
  416c40:	tbnz	w8, #0, 416c5c <__fxstatat@plt+0x13b6c>
  416c44:	ldr	x8, [sp, #32]
  416c48:	ldr	x9, [x8, #8]
  416c4c:	ldr	x10, [sp, #16]
  416c50:	add	x9, x9, x10
  416c54:	str	x9, [sp, #8]
  416c58:	b	416c70 <__fxstatat@plt+0x13b80>
  416c5c:	ldr	x8, [sp, #32]
  416c60:	ldr	x9, [x8]
  416c64:	add	x10, x9, #0x8
  416c68:	str	x10, [x8]
  416c6c:	str	x9, [sp, #8]
  416c70:	ldr	x8, [sp, #8]
  416c74:	ldr	x8, [x8]
  416c78:	ldur	x9, [x29, #-40]
  416c7c:	mov	x10, #0x8                   	// #8
  416c80:	mul	x9, x10, x9
  416c84:	add	x10, sp, #0x28
  416c88:	add	x9, x10, x9
  416c8c:	str	x8, [x9]
  416c90:	cmp	x8, #0x0
  416c94:	cset	w11, ne  // ne = any
  416c98:	str	w11, [sp, #28]
  416c9c:	ldr	w8, [sp, #28]
  416ca0:	tbnz	w8, #0, 416ca8 <__fxstatat@plt+0x13bb8>
  416ca4:	b	416cb8 <__fxstatat@plt+0x13bc8>
  416ca8:	ldur	x8, [x29, #-40]
  416cac:	add	x8, x8, #0x1
  416cb0:	stur	x8, [x29, #-40]
  416cb4:	b	416bf8 <__fxstatat@plt+0x13b08>
  416cb8:	ldur	x0, [x29, #-8]
  416cbc:	ldur	x1, [x29, #-16]
  416cc0:	ldur	x2, [x29, #-24]
  416cc4:	ldur	x3, [x29, #-32]
  416cc8:	ldur	x5, [x29, #-40]
  416ccc:	add	x4, sp, #0x28
  416cd0:	bl	416690 <__fxstatat@plt+0x135a0>
  416cd4:	ldp	x29, x30, [sp, #160]
  416cd8:	add	sp, sp, #0xb0
  416cdc:	ret
  416ce0:	sub	sp, sp, #0x120
  416ce4:	stp	x29, x30, [sp, #256]
  416ce8:	str	x28, [sp, #272]
  416cec:	add	x29, sp, #0x100
  416cf0:	str	q7, [sp, #112]
  416cf4:	str	q6, [sp, #96]
  416cf8:	str	q5, [sp, #80]
  416cfc:	str	q4, [sp, #64]
  416d00:	str	q3, [sp, #48]
  416d04:	str	q2, [sp, #32]
  416d08:	str	q1, [sp, #16]
  416d0c:	str	q0, [sp]
  416d10:	str	x7, [sp, #152]
  416d14:	str	x6, [sp, #144]
  416d18:	str	x5, [sp, #136]
  416d1c:	str	x4, [sp, #128]
  416d20:	stur	x0, [x29, #-8]
  416d24:	stur	x1, [x29, #-16]
  416d28:	stur	x2, [x29, #-24]
  416d2c:	stur	x3, [x29, #-32]
  416d30:	mov	w8, #0xffffff80            	// #-128
  416d34:	stur	w8, [x29, #-36]
  416d38:	mov	w8, #0xffffffe0            	// #-32
  416d3c:	stur	w8, [x29, #-40]
  416d40:	mov	x9, sp
  416d44:	add	x9, x9, #0x80
  416d48:	stur	x9, [x29, #-48]
  416d4c:	add	x9, sp, #0x80
  416d50:	add	x9, x9, #0x20
  416d54:	stur	x9, [x29, #-56]
  416d58:	add	x9, x29, #0x20
  416d5c:	stur	x9, [x29, #-64]
  416d60:	ldur	x0, [x29, #-8]
  416d64:	ldur	x1, [x29, #-16]
  416d68:	ldur	x2, [x29, #-24]
  416d6c:	ldur	x3, [x29, #-32]
  416d70:	ldur	q0, [x29, #-64]
  416d74:	ldur	q1, [x29, #-48]
  416d78:	stur	q1, [x29, #-80]
  416d7c:	stur	q0, [x29, #-96]
  416d80:	sub	x4, x29, #0x60
  416d84:	bl	416bd4 <__fxstatat@plt+0x13ae4>
  416d88:	ldr	x28, [sp, #272]
  416d8c:	ldp	x29, x30, [sp, #256]
  416d90:	add	sp, sp, #0x120
  416d94:	ret
  416d98:	sub	sp, sp, #0x40
  416d9c:	stp	x29, x30, [sp, #48]
  416da0:	add	x29, sp, #0x30
  416da4:	adrp	x0, 421000 <__fxstatat@plt+0x1df10>
  416da8:	add	x0, x0, #0x506
  416dac:	adrp	x1, 420000 <__fxstatat@plt+0x1cf10>
  416db0:	add	x1, x1, #0x8f
  416db4:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  416db8:	add	x8, x8, #0x51b
  416dbc:	adrp	x9, 41f000 <__fxstatat@plt+0x1bf10>
  416dc0:	add	x9, x9, #0x5eb
  416dc4:	adrp	x2, 41f000 <__fxstatat@plt+0x1bf10>
  416dc8:	add	x2, x2, #0x9a6
  416dcc:	adrp	x10, 421000 <__fxstatat@plt+0x1df10>
  416dd0:	add	x10, x10, #0x52f
  416dd4:	adrp	x11, 432000 <__fxstatat@plt+0x2ef10>
  416dd8:	add	x11, x11, #0x4c0
  416ddc:	stur	x1, [x29, #-8]
  416de0:	stur	x8, [x29, #-16]
  416de4:	str	x9, [sp, #24]
  416de8:	str	x2, [sp, #16]
  416dec:	str	x10, [sp, #8]
  416df0:	str	x11, [sp]
  416df4:	bl	403070 <gettext@plt>
  416df8:	ldur	x1, [x29, #-8]
  416dfc:	bl	403010 <printf@plt>
  416e00:	ldur	x8, [x29, #-16]
  416e04:	mov	x0, x8
  416e08:	bl	403070 <gettext@plt>
  416e0c:	ldr	x1, [sp, #24]
  416e10:	ldr	x2, [sp, #16]
  416e14:	bl	403010 <printf@plt>
  416e18:	ldr	x8, [sp, #8]
  416e1c:	mov	x0, x8
  416e20:	bl	403070 <gettext@plt>
  416e24:	ldr	x8, [sp]
  416e28:	ldr	x1, [x8]
  416e2c:	bl	402f80 <fputs_unlocked@plt>
  416e30:	ldp	x29, x30, [sp, #48]
  416e34:	add	sp, sp, #0x40
  416e38:	ret
  416e3c:	sub	sp, sp, #0x20
  416e40:	stp	x29, x30, [sp, #16]
  416e44:	add	x29, sp, #0x10
  416e48:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  416e4c:	add	x8, x8, #0xa90
  416e50:	ldrb	w9, [x8]
  416e54:	tbnz	w9, #0, 416e9c <__fxstatat@plt+0x13dac>
  416e58:	mov	w8, #0x0                   	// #0
  416e5c:	sturb	w8, [x29, #-1]
  416e60:	bl	4029a0 <geteuid@plt>
  416e64:	cmp	w0, #0x0
  416e68:	cset	w8, eq  // eq = none
  416e6c:	mov	w9, #0x1                   	// #1
  416e70:	and	w8, w8, w9
  416e74:	sturb	w8, [x29, #-1]
  416e78:	ldurb	w8, [x29, #-1]
  416e7c:	and	w8, w8, #0x1
  416e80:	adrp	x10, 432000 <__fxstatat@plt+0x2ef10>
  416e84:	add	x10, x10, #0xa91
  416e88:	strb	w8, [x10]
  416e8c:	mov	w8, #0x1                   	// #1
  416e90:	adrp	x10, 432000 <__fxstatat@plt+0x2ef10>
  416e94:	add	x10, x10, #0xa90
  416e98:	strb	w8, [x10]
  416e9c:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  416ea0:	add	x8, x8, #0xa91
  416ea4:	ldrb	w9, [x8]
  416ea8:	and	w0, w9, #0x1
  416eac:	ldp	x29, x30, [sp, #16]
  416eb0:	add	sp, sp, #0x20
  416eb4:	ret
  416eb8:	sub	sp, sp, #0x20
  416ebc:	stp	x29, x30, [sp, #16]
  416ec0:	add	x29, sp, #0x10
  416ec4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  416ec8:	str	x0, [sp, #8]
  416ecc:	str	x1, [sp]
  416ed0:	ldr	x9, [sp]
  416ed4:	udiv	x8, x8, x9
  416ed8:	ldr	x9, [sp, #8]
  416edc:	cmp	x8, x9
  416ee0:	b.cs	416ee8 <__fxstatat@plt+0x13df8>  // b.hs, b.nlast
  416ee4:	bl	417254 <__fxstatat@plt+0x14164>
  416ee8:	ldr	x8, [sp, #8]
  416eec:	ldr	x9, [sp]
  416ef0:	mul	x0, x8, x9
  416ef4:	bl	416f04 <__fxstatat@plt+0x13e14>
  416ef8:	ldp	x29, x30, [sp, #16]
  416efc:	add	sp, sp, #0x20
  416f00:	ret
  416f04:	sub	sp, sp, #0x20
  416f08:	stp	x29, x30, [sp, #16]
  416f0c:	add	x29, sp, #0x10
  416f10:	str	x0, [sp, #8]
  416f14:	ldr	x0, [sp, #8]
  416f18:	bl	402b30 <malloc@plt>
  416f1c:	str	x0, [sp]
  416f20:	ldr	x8, [sp]
  416f24:	cbnz	x8, 416f34 <__fxstatat@plt+0x13e44>
  416f28:	ldr	x8, [sp, #8]
  416f2c:	cbz	x8, 416f34 <__fxstatat@plt+0x13e44>
  416f30:	bl	417254 <__fxstatat@plt+0x14164>
  416f34:	ldr	x0, [sp]
  416f38:	ldp	x29, x30, [sp, #16]
  416f3c:	add	sp, sp, #0x20
  416f40:	ret
  416f44:	sub	sp, sp, #0x30
  416f48:	stp	x29, x30, [sp, #32]
  416f4c:	add	x29, sp, #0x20
  416f50:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  416f54:	stur	x0, [x29, #-8]
  416f58:	str	x1, [sp, #16]
  416f5c:	str	x2, [sp, #8]
  416f60:	ldr	x9, [sp, #8]
  416f64:	udiv	x8, x8, x9
  416f68:	ldr	x9, [sp, #16]
  416f6c:	cmp	x8, x9
  416f70:	b.cs	416f78 <__fxstatat@plt+0x13e88>  // b.hs, b.nlast
  416f74:	bl	417254 <__fxstatat@plt+0x14164>
  416f78:	ldur	x0, [x29, #-8]
  416f7c:	ldr	x8, [sp, #16]
  416f80:	ldr	x9, [sp, #8]
  416f84:	mul	x1, x8, x9
  416f88:	bl	416f98 <__fxstatat@plt+0x13ea8>
  416f8c:	ldp	x29, x30, [sp, #32]
  416f90:	add	sp, sp, #0x30
  416f94:	ret
  416f98:	sub	sp, sp, #0x30
  416f9c:	stp	x29, x30, [sp, #32]
  416fa0:	add	x29, sp, #0x20
  416fa4:	str	x0, [sp, #16]
  416fa8:	str	x1, [sp, #8]
  416fac:	ldr	x8, [sp, #8]
  416fb0:	cbnz	x8, 416fd0 <__fxstatat@plt+0x13ee0>
  416fb4:	ldr	x8, [sp, #16]
  416fb8:	cbz	x8, 416fd0 <__fxstatat@plt+0x13ee0>
  416fbc:	ldr	x0, [sp, #16]
  416fc0:	bl	402e10 <free@plt>
  416fc4:	mov	x8, xzr
  416fc8:	stur	x8, [x29, #-8]
  416fcc:	b	416ffc <__fxstatat@plt+0x13f0c>
  416fd0:	ldr	x0, [sp, #16]
  416fd4:	ldr	x1, [sp, #8]
  416fd8:	bl	402c50 <realloc@plt>
  416fdc:	str	x0, [sp, #16]
  416fe0:	ldr	x8, [sp, #16]
  416fe4:	cbnz	x8, 416ff4 <__fxstatat@plt+0x13f04>
  416fe8:	ldr	x8, [sp, #8]
  416fec:	cbz	x8, 416ff4 <__fxstatat@plt+0x13f04>
  416ff0:	bl	417254 <__fxstatat@plt+0x14164>
  416ff4:	ldr	x8, [sp, #16]
  416ff8:	stur	x8, [x29, #-8]
  416ffc:	ldur	x0, [x29, #-8]
  417000:	ldp	x29, x30, [sp, #32]
  417004:	add	sp, sp, #0x30
  417008:	ret
  41700c:	sub	sp, sp, #0x30
  417010:	stp	x29, x30, [sp, #32]
  417014:	add	x29, sp, #0x20
  417018:	stur	x0, [x29, #-8]
  41701c:	str	x1, [sp, #16]
  417020:	str	x2, [sp, #8]
  417024:	ldr	x8, [sp, #16]
  417028:	ldr	x8, [x8]
  41702c:	str	x8, [sp]
  417030:	ldur	x8, [x29, #-8]
  417034:	cbnz	x8, 417090 <__fxstatat@plt+0x13fa0>
  417038:	ldr	x8, [sp]
  41703c:	cbnz	x8, 417070 <__fxstatat@plt+0x13f80>
  417040:	ldr	x8, [sp, #8]
  417044:	mov	x9, #0x80                  	// #128
  417048:	udiv	x8, x9, x8
  41704c:	str	x8, [sp]
  417050:	ldr	x8, [sp]
  417054:	cmp	x8, #0x0
  417058:	cset	w10, ne  // ne = any
  41705c:	eor	w10, w10, #0x1
  417060:	and	w10, w10, #0x1
  417064:	ldr	x8, [sp]
  417068:	add	x8, x8, w10, sxtw
  41706c:	str	x8, [sp]
  417070:	ldr	x8, [sp, #8]
  417074:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  417078:	udiv	x8, x9, x8
  41707c:	ldr	x9, [sp]
  417080:	cmp	x8, x9
  417084:	b.cs	41708c <__fxstatat@plt+0x13f9c>  // b.hs, b.nlast
  417088:	bl	417254 <__fxstatat@plt+0x14164>
  41708c:	b	4170cc <__fxstatat@plt+0x13fdc>
  417090:	ldr	x8, [sp, #8]
  417094:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  417098:	movk	x9, #0x5554
  41709c:	udiv	x8, x9, x8
  4170a0:	ldr	x9, [sp]
  4170a4:	cmp	x8, x9
  4170a8:	b.hi	4170b0 <__fxstatat@plt+0x13fc0>  // b.pmore
  4170ac:	bl	417254 <__fxstatat@plt+0x14164>
  4170b0:	ldr	x8, [sp]
  4170b4:	mov	x9, #0x2                   	// #2
  4170b8:	udiv	x8, x8, x9
  4170bc:	add	x8, x8, #0x1
  4170c0:	ldr	x9, [sp]
  4170c4:	add	x8, x9, x8
  4170c8:	str	x8, [sp]
  4170cc:	ldr	x8, [sp]
  4170d0:	ldr	x9, [sp, #16]
  4170d4:	str	x8, [x9]
  4170d8:	ldur	x0, [x29, #-8]
  4170dc:	ldr	x8, [sp]
  4170e0:	ldr	x9, [sp, #8]
  4170e4:	mul	x1, x8, x9
  4170e8:	bl	416f98 <__fxstatat@plt+0x13ea8>
  4170ec:	ldp	x29, x30, [sp, #32]
  4170f0:	add	sp, sp, #0x30
  4170f4:	ret
  4170f8:	sub	sp, sp, #0x20
  4170fc:	stp	x29, x30, [sp, #16]
  417100:	add	x29, sp, #0x10
  417104:	str	x0, [sp, #8]
  417108:	ldr	x0, [sp, #8]
  41710c:	bl	416f04 <__fxstatat@plt+0x13e14>
  417110:	ldp	x29, x30, [sp, #16]
  417114:	add	sp, sp, #0x20
  417118:	ret
  41711c:	sub	sp, sp, #0x20
  417120:	stp	x29, x30, [sp, #16]
  417124:	add	x29, sp, #0x10
  417128:	mov	x2, #0x1                   	// #1
  41712c:	str	x0, [sp, #8]
  417130:	str	x1, [sp]
  417134:	ldr	x0, [sp, #8]
  417138:	ldr	x1, [sp]
  41713c:	bl	41700c <__fxstatat@plt+0x13f1c>
  417140:	ldp	x29, x30, [sp, #16]
  417144:	add	sp, sp, #0x20
  417148:	ret
  41714c:	sub	sp, sp, #0x20
  417150:	stp	x29, x30, [sp, #16]
  417154:	add	x29, sp, #0x10
  417158:	str	x0, [sp, #8]
  41715c:	ldr	x0, [sp, #8]
  417160:	bl	416f04 <__fxstatat@plt+0x13e14>
  417164:	ldr	x2, [sp, #8]
  417168:	str	x0, [sp]
  41716c:	mov	w8, wzr
  417170:	mov	w1, w8
  417174:	bl	402be0 <memset@plt>
  417178:	ldr	x0, [sp]
  41717c:	ldp	x29, x30, [sp, #16]
  417180:	add	sp, sp, #0x20
  417184:	ret
  417188:	sub	sp, sp, #0x30
  41718c:	stp	x29, x30, [sp, #32]
  417190:	add	x29, sp, #0x20
  417194:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  417198:	stur	x0, [x29, #-8]
  41719c:	str	x1, [sp, #16]
  4171a0:	ldr	x9, [sp, #16]
  4171a4:	udiv	x8, x8, x9
  4171a8:	ldur	x9, [x29, #-8]
  4171ac:	cmp	x8, x9
  4171b0:	b.cc	4171c8 <__fxstatat@plt+0x140d8>  // b.lo, b.ul, b.last
  4171b4:	ldur	x0, [x29, #-8]
  4171b8:	ldr	x1, [sp, #16]
  4171bc:	bl	402c30 <calloc@plt>
  4171c0:	str	x0, [sp, #8]
  4171c4:	cbnz	x0, 4171cc <__fxstatat@plt+0x140dc>
  4171c8:	bl	417254 <__fxstatat@plt+0x14164>
  4171cc:	ldr	x0, [sp, #8]
  4171d0:	ldp	x29, x30, [sp, #32]
  4171d4:	add	sp, sp, #0x30
  4171d8:	ret
  4171dc:	sub	sp, sp, #0x30
  4171e0:	stp	x29, x30, [sp, #32]
  4171e4:	add	x29, sp, #0x20
  4171e8:	stur	x0, [x29, #-8]
  4171ec:	str	x1, [sp, #16]
  4171f0:	ldr	x0, [sp, #16]
  4171f4:	bl	416f04 <__fxstatat@plt+0x13e14>
  4171f8:	ldur	x1, [x29, #-8]
  4171fc:	ldr	x2, [sp, #16]
  417200:	str	x0, [sp, #8]
  417204:	bl	4028f0 <memcpy@plt>
  417208:	ldr	x0, [sp, #8]
  41720c:	ldp	x29, x30, [sp, #32]
  417210:	add	sp, sp, #0x30
  417214:	ret
  417218:	sub	sp, sp, #0x20
  41721c:	stp	x29, x30, [sp, #16]
  417220:	add	x29, sp, #0x10
  417224:	str	x0, [sp, #8]
  417228:	ldr	x0, [sp, #8]
  41722c:	ldr	x8, [sp, #8]
  417230:	str	x0, [sp]
  417234:	mov	x0, x8
  417238:	bl	402920 <strlen@plt>
  41723c:	add	x1, x0, #0x1
  417240:	ldr	x0, [sp]
  417244:	bl	4171dc <__fxstatat@plt+0x140ec>
  417248:	ldp	x29, x30, [sp, #16]
  41724c:	add	sp, sp, #0x20
  417250:	ret
  417254:	sub	sp, sp, #0x30
  417258:	stp	x29, x30, [sp, #32]
  41725c:	add	x29, sp, #0x20
  417260:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  417264:	add	x8, x8, #0x438
  417268:	adrp	x0, 421000 <__fxstatat@plt+0x1df10>
  41726c:	add	x0, x0, #0x59f
  417270:	mov	w9, wzr
  417274:	adrp	x2, 420000 <__fxstatat@plt+0x1cf10>
  417278:	add	x2, x2, #0x648
  41727c:	ldr	w10, [x8]
  417280:	stur	w9, [x29, #-4]
  417284:	str	x2, [sp, #16]
  417288:	str	w10, [sp, #12]
  41728c:	bl	403070 <gettext@plt>
  417290:	ldr	w9, [sp, #12]
  417294:	str	x0, [sp]
  417298:	mov	w0, w9
  41729c:	ldur	w1, [x29, #-4]
  4172a0:	ldr	x2, [sp, #16]
  4172a4:	ldr	x3, [sp]
  4172a8:	bl	402960 <error@plt>
  4172ac:	bl	402d00 <abort@plt>
  4172b0:	sub	sp, sp, #0x30
  4172b4:	stp	x29, x30, [sp, #32]
  4172b8:	add	x29, sp, #0x20
  4172bc:	stur	x0, [x29, #-8]
  4172c0:	stur	w1, [x29, #-12]
  4172c4:	str	x2, [sp, #8]
  4172c8:	ldur	x0, [x29, #-8]
  4172cc:	ldur	w8, [x29, #-12]
  4172d0:	orr	w1, w8, #0x200
  4172d4:	ldr	x2, [sp, #8]
  4172d8:	bl	4179b4 <__fxstatat@plt+0x148c4>
  4172dc:	str	x0, [sp]
  4172e0:	ldr	x9, [sp]
  4172e4:	cbnz	x9, 417320 <__fxstatat@plt+0x14230>
  4172e8:	bl	403030 <__errno_location@plt>
  4172ec:	ldr	w8, [x0]
  4172f0:	cmp	w8, #0x16
  4172f4:	b.eq	4172fc <__fxstatat@plt+0x1420c>  // b.none
  4172f8:	b	41731c <__fxstatat@plt+0x1422c>
  4172fc:	adrp	x0, 421000 <__fxstatat@plt+0x1df10>
  417300:	add	x0, x0, #0x5b0
  417304:	adrp	x1, 421000 <__fxstatat@plt+0x1df10>
  417308:	add	x1, x1, #0x5c0
  41730c:	mov	w2, #0x29                  	// #41
  417310:	adrp	x3, 421000 <__fxstatat@plt+0x1df10>
  417314:	add	x3, x3, #0x5cb
  417318:	bl	403020 <__assert_fail@plt>
  41731c:	bl	417254 <__fxstatat@plt+0x14164>
  417320:	ldr	x0, [sp]
  417324:	ldp	x29, x30, [sp, #32]
  417328:	add	sp, sp, #0x30
  41732c:	ret
  417330:	sub	sp, sp, #0x20
  417334:	str	x0, [sp, #24]
  417338:	str	x1, [sp, #16]
  41733c:	ldr	x8, [sp, #24]
  417340:	ldr	w9, [x8, #72]
  417344:	and	w9, w9, #0x10
  417348:	cbz	w9, 417364 <__fxstatat@plt+0x14274>
  41734c:	ldr	x8, [sp, #24]
  417350:	ldr	w9, [x8, #72]
  417354:	and	w9, w9, #0x1
  417358:	mov	w10, #0x1                   	// #1
  41735c:	str	w10, [sp, #12]
  417360:	cbz	w9, 4173b0 <__fxstatat@plt+0x142c0>
  417364:	ldr	x8, [sp, #24]
  417368:	ldr	w9, [x8, #72]
  41736c:	and	w9, w9, #0x10
  417370:	mov	w10, #0x0                   	// #0
  417374:	str	w10, [sp, #8]
  417378:	cbz	w9, 4173a8 <__fxstatat@plt+0x142b8>
  41737c:	ldr	x8, [sp, #24]
  417380:	ldr	w9, [x8, #72]
  417384:	and	w9, w9, #0x1
  417388:	mov	w10, #0x0                   	// #0
  41738c:	str	w10, [sp, #8]
  417390:	cbz	w9, 4173a8 <__fxstatat@plt+0x142b8>
  417394:	ldr	x8, [sp, #16]
  417398:	ldr	x8, [x8, #88]
  41739c:	cmp	x8, #0x0
  4173a0:	cset	w9, ne  // ne = any
  4173a4:	str	w9, [sp, #8]
  4173a8:	ldr	w8, [sp, #8]
  4173ac:	str	w8, [sp, #12]
  4173b0:	ldr	w8, [sp, #12]
  4173b4:	and	w0, w8, #0x1
  4173b8:	add	sp, sp, #0x20
  4173bc:	ret
  4173c0:	sub	sp, sp, #0x90
  4173c4:	stp	x29, x30, [sp, #128]
  4173c8:	add	x29, sp, #0x80
  4173cc:	stur	x0, [x29, #-16]
  4173d0:	stur	xzr, [x29, #-32]
  4173d4:	ldur	x8, [x29, #-16]
  4173d8:	stur	x8, [x29, #-40]
  4173dc:	str	x1, [sp, #8]
  4173e0:	ldur	x8, [x29, #-40]
  4173e4:	ldrb	w9, [x8]
  4173e8:	cbnz	w9, 417414 <__fxstatat@plt+0x14324>
  4173ec:	ldur	x0, [x29, #-32]
  4173f0:	ldr	x8, [sp, #8]
  4173f4:	ldr	q0, [x8]
  4173f8:	add	x1, sp, #0x30
  4173fc:	str	q0, [sp, #48]
  417400:	ldr	q0, [x8, #16]
  417404:	str	q0, [sp, #64]
  417408:	bl	4174cc <__fxstatat@plt+0x143dc>
  41740c:	stur	x0, [x29, #-8]
  417410:	b	4174bc <__fxstatat@plt+0x143cc>
  417414:	ldur	x8, [x29, #-40]
  417418:	ldrb	w9, [x8]
  41741c:	cmp	w9, #0x25
  417420:	b.eq	417428 <__fxstatat@plt+0x14338>  // b.none
  417424:	b	417464 <__fxstatat@plt+0x14374>
  417428:	ldur	x8, [x29, #-40]
  41742c:	add	x8, x8, #0x1
  417430:	stur	x8, [x29, #-40]
  417434:	ldur	x8, [x29, #-40]
  417438:	ldrb	w9, [x8]
  41743c:	cmp	w9, #0x73
  417440:	b.eq	417448 <__fxstatat@plt+0x14358>  // b.none
  417444:	b	417464 <__fxstatat@plt+0x14374>
  417448:	ldur	x8, [x29, #-40]
  41744c:	add	x8, x8, #0x1
  417450:	stur	x8, [x29, #-40]
  417454:	ldur	x8, [x29, #-32]
  417458:	add	x8, x8, #0x1
  41745c:	stur	x8, [x29, #-32]
  417460:	b	4173e0 <__fxstatat@plt+0x142f0>
  417464:	ldur	x1, [x29, #-16]
  417468:	ldr	x8, [sp, #8]
  41746c:	ldr	q0, [x8]
  417470:	add	x2, sp, #0x10
  417474:	str	q0, [sp, #16]
  417478:	ldr	q0, [x8, #16]
  41747c:	str	q0, [sp, #32]
  417480:	sub	x0, x29, #0x18
  417484:	bl	402e80 <vasprintf@plt>
  417488:	cmp	w0, #0x0
  41748c:	cset	w9, ge  // ge = tcont
  417490:	tbnz	w9, #0, 4174b4 <__fxstatat@plt+0x143c4>
  417494:	bl	403030 <__errno_location@plt>
  417498:	ldr	w8, [x0]
  41749c:	cmp	w8, #0xc
  4174a0:	b.ne	4174a8 <__fxstatat@plt+0x143b8>  // b.any
  4174a4:	bl	417254 <__fxstatat@plt+0x14164>
  4174a8:	mov	x8, xzr
  4174ac:	stur	x8, [x29, #-8]
  4174b0:	b	4174bc <__fxstatat@plt+0x143cc>
  4174b4:	ldur	x8, [x29, #-24]
  4174b8:	stur	x8, [x29, #-8]
  4174bc:	ldur	x0, [x29, #-8]
  4174c0:	ldp	x29, x30, [sp, #128]
  4174c4:	add	sp, sp, #0x90
  4174c8:	ret
  4174cc:	sub	sp, sp, #0xd0
  4174d0:	stp	x29, x30, [sp, #192]
  4174d4:	add	x29, sp, #0xc0
  4174d8:	stur	x0, [x29, #-16]
  4174dc:	mov	x8, xzr
  4174e0:	stur	x8, [x29, #-72]
  4174e4:	ldr	q0, [x1]
  4174e8:	ldr	q1, [x1, #16]
  4174ec:	stur	q1, [x29, #-48]
  4174f0:	stur	q0, [x29, #-64]
  4174f4:	ldur	x8, [x29, #-16]
  4174f8:	stur	x8, [x29, #-80]
  4174fc:	str	x1, [sp, #72]
  417500:	b	417504 <__fxstatat@plt+0x14414>
  417504:	ldur	x8, [x29, #-80]
  417508:	cbz	x8, 4175c0 <__fxstatat@plt+0x144d0>
  41750c:	b	417510 <__fxstatat@plt+0x14420>
  417510:	sub	x8, x29, #0x40
  417514:	add	x8, x8, #0x18
  417518:	ldur	w9, [x29, #-40]
  41751c:	mov	w10, w9
  417520:	str	x8, [sp, #64]
  417524:	str	w10, [sp, #60]
  417528:	tbz	w9, #31, 417560 <__fxstatat@plt+0x14470>
  41752c:	b	417530 <__fxstatat@plt+0x14440>
  417530:	ldr	w8, [sp, #60]
  417534:	add	w9, w8, #0x8
  417538:	ldr	x10, [sp, #64]
  41753c:	str	w9, [x10]
  417540:	subs	w9, w9, #0x0
  417544:	b.gt	417560 <__fxstatat@plt+0x14470>
  417548:	b	41754c <__fxstatat@plt+0x1445c>
  41754c:	ldur	x8, [x29, #-56]
  417550:	ldr	w9, [sp, #60]
  417554:	add	x8, x8, w9, sxtw
  417558:	str	x8, [sp, #48]
  41755c:	b	417574 <__fxstatat@plt+0x14484>
  417560:	ldur	x8, [x29, #-64]
  417564:	add	x9, x8, #0x8
  417568:	stur	x9, [x29, #-64]
  41756c:	str	x8, [sp, #48]
  417570:	b	417574 <__fxstatat@plt+0x14484>
  417574:	ldr	x8, [sp, #48]
  417578:	ldr	x8, [x8]
  41757c:	str	x8, [sp, #96]
  417580:	ldur	x0, [x29, #-72]
  417584:	ldr	x8, [sp, #96]
  417588:	str	x0, [sp, #40]
  41758c:	mov	x0, x8
  417590:	bl	402920 <strlen@plt>
  417594:	ldr	x8, [sp, #40]
  417598:	str	x0, [sp, #32]
  41759c:	mov	x0, x8
  4175a0:	ldr	x1, [sp, #32]
  4175a4:	bl	41e00c <__fxstatat@plt+0x1af1c>
  4175a8:	stur	x0, [x29, #-72]
  4175ac:	b	4175b0 <__fxstatat@plt+0x144c0>
  4175b0:	ldur	x8, [x29, #-80]
  4175b4:	subs	x8, x8, #0x1
  4175b8:	stur	x8, [x29, #-80]
  4175bc:	b	417504 <__fxstatat@plt+0x14414>
  4175c0:	ldur	x8, [x29, #-72]
  4175c4:	adds	x8, x8, #0x1
  4175c8:	b.eq	4175e0 <__fxstatat@plt+0x144f0>  // b.none
  4175cc:	b	4175d0 <__fxstatat@plt+0x144e0>
  4175d0:	ldur	x8, [x29, #-72]
  4175d4:	lsr	x8, x8, #31
  4175d8:	cbz	x8, 4175f8 <__fxstatat@plt+0x14508>
  4175dc:	b	4175e0 <__fxstatat@plt+0x144f0>
  4175e0:	bl	403030 <__errno_location@plt>
  4175e4:	mov	w8, #0x4b                  	// #75
  4175e8:	str	w8, [x0]
  4175ec:	mov	x9, xzr
  4175f0:	stur	x9, [x29, #-8]
  4175f4:	b	4176f4 <__fxstatat@plt+0x14604>
  4175f8:	ldur	x8, [x29, #-72]
  4175fc:	add	x0, x8, #0x1
  417600:	bl	416f04 <__fxstatat@plt+0x13e14>
  417604:	stur	x0, [x29, #-24]
  417608:	ldur	x8, [x29, #-24]
  41760c:	stur	x8, [x29, #-88]
  417610:	ldur	x8, [x29, #-16]
  417614:	stur	x8, [x29, #-80]
  417618:	b	41761c <__fxstatat@plt+0x1452c>
  41761c:	ldur	x8, [x29, #-80]
  417620:	cbz	x8, 4176dc <__fxstatat@plt+0x145ec>
  417624:	b	417628 <__fxstatat@plt+0x14538>
  417628:	ldr	x8, [sp, #72]
  41762c:	ldr	w9, [x8, #24]!
  417630:	mov	w10, w9
  417634:	str	x8, [sp, #24]
  417638:	str	w10, [sp, #20]
  41763c:	tbz	w9, #31, 417678 <__fxstatat@plt+0x14588>
  417640:	b	417644 <__fxstatat@plt+0x14554>
  417644:	ldr	w8, [sp, #20]
  417648:	add	w9, w8, #0x8
  41764c:	ldr	x10, [sp, #24]
  417650:	str	w9, [x10]
  417654:	subs	w9, w9, #0x0
  417658:	b.gt	417678 <__fxstatat@plt+0x14588>
  41765c:	b	417660 <__fxstatat@plt+0x14570>
  417660:	ldr	x8, [sp, #72]
  417664:	ldr	x9, [x8, #8]
  417668:	ldr	w10, [sp, #20]
  41766c:	add	x9, x9, w10, sxtw
  417670:	str	x9, [sp, #8]
  417674:	b	417690 <__fxstatat@plt+0x145a0>
  417678:	ldr	x8, [sp, #72]
  41767c:	ldr	x9, [x8]
  417680:	add	x10, x9, #0x8
  417684:	str	x10, [x8]
  417688:	str	x9, [sp, #8]
  41768c:	b	417690 <__fxstatat@plt+0x145a0>
  417690:	ldr	x8, [sp, #8]
  417694:	ldr	x8, [x8]
  417698:	str	x8, [sp, #88]
  41769c:	ldr	x0, [sp, #88]
  4176a0:	bl	402920 <strlen@plt>
  4176a4:	str	x0, [sp, #80]
  4176a8:	ldur	x0, [x29, #-88]
  4176ac:	ldr	x1, [sp, #88]
  4176b0:	ldr	x2, [sp, #80]
  4176b4:	bl	4028f0 <memcpy@plt>
  4176b8:	ldr	x8, [sp, #80]
  4176bc:	ldur	x9, [x29, #-88]
  4176c0:	add	x8, x9, x8
  4176c4:	stur	x8, [x29, #-88]
  4176c8:	b	4176cc <__fxstatat@plt+0x145dc>
  4176cc:	ldur	x8, [x29, #-80]
  4176d0:	subs	x8, x8, #0x1
  4176d4:	stur	x8, [x29, #-80]
  4176d8:	b	41761c <__fxstatat@plt+0x1452c>
  4176dc:	ldur	x8, [x29, #-88]
  4176e0:	mov	w9, wzr
  4176e4:	strb	w9, [x8]
  4176e8:	ldur	x8, [x29, #-24]
  4176ec:	stur	x8, [x29, #-8]
  4176f0:	b	4176f4 <__fxstatat@plt+0x14604>
  4176f4:	ldur	x0, [x29, #-8]
  4176f8:	ldp	x29, x30, [sp, #192]
  4176fc:	add	sp, sp, #0xd0
  417700:	ret
  417704:	sub	sp, sp, #0x30
  417708:	stp	x29, x30, [sp, #32]
  41770c:	add	x29, sp, #0x20
  417710:	mov	x8, xzr
  417714:	adrp	x9, 432000 <__fxstatat@plt+0x2ef10>
  417718:	add	x9, x9, #0x4c8
  41771c:	add	x0, sp, #0x10
  417720:	add	x1, sp, #0x8
  417724:	str	x8, [sp, #16]
  417728:	str	xzr, [sp, #8]
  41772c:	ldr	x2, [x9]
  417730:	bl	402e00 <getline@plt>
  417734:	str	x0, [sp]
  417738:	ldr	x8, [sp]
  41773c:	cmp	x8, #0x0
  417740:	cset	w10, gt
  417744:	tbnz	w10, #0, 417754 <__fxstatat@plt+0x14664>
  417748:	mov	w8, #0x0                   	// #0
  41774c:	sturb	w8, [x29, #-1]
  417750:	b	4177a0 <__fxstatat@plt+0x146b0>
  417754:	ldr	x8, [sp, #16]
  417758:	ldr	x9, [sp]
  41775c:	subs	x9, x9, #0x1
  417760:	ldrb	w10, [x8, x9]
  417764:	cmp	w10, #0xa
  417768:	b.ne	417784 <__fxstatat@plt+0x14694>  // b.any
  41776c:	ldr	x8, [sp, #16]
  417770:	ldr	x9, [sp]
  417774:	subs	x9, x9, #0x1
  417778:	add	x8, x8, x9
  41777c:	mov	w10, #0x0                   	// #0
  417780:	strb	w10, [x8]
  417784:	ldr	x0, [sp, #16]
  417788:	bl	402980 <rpmatch@plt>
  41778c:	mov	w8, wzr
  417790:	cmp	w8, w0
  417794:	cset	w8, lt  // lt = tstop
  417798:	and	w8, w8, #0x1
  41779c:	sturb	w8, [x29, #-1]
  4177a0:	ldr	x0, [sp, #16]
  4177a4:	bl	402e10 <free@plt>
  4177a8:	ldurb	w8, [x29, #-1]
  4177ac:	and	w0, w8, #0x1
  4177b0:	ldp	x29, x30, [sp, #32]
  4177b4:	add	sp, sp, #0x30
  4177b8:	ret
  4177bc:	sub	sp, sp, #0x20
  4177c0:	stp	x29, x30, [sp, #16]
  4177c4:	add	x29, sp, #0x10
  4177c8:	str	x0, [sp]
  4177cc:	ldr	x8, [sp]
  4177d0:	cbz	x8, 4177e0 <__fxstatat@plt+0x146f0>
  4177d4:	ldr	x0, [sp]
  4177d8:	bl	402f90 <__freading@plt>
  4177dc:	cbnz	w0, 4177f0 <__fxstatat@plt+0x14700>
  4177e0:	ldr	x0, [sp]
  4177e4:	bl	402ee0 <fflush@plt>
  4177e8:	stur	w0, [x29, #-4]
  4177ec:	b	417804 <__fxstatat@plt+0x14714>
  4177f0:	ldr	x0, [sp]
  4177f4:	bl	417814 <__fxstatat@plt+0x14724>
  4177f8:	ldr	x0, [sp]
  4177fc:	bl	402ee0 <fflush@plt>
  417800:	stur	w0, [x29, #-4]
  417804:	ldur	w0, [x29, #-4]
  417808:	ldp	x29, x30, [sp, #16]
  41780c:	add	sp, sp, #0x20
  417810:	ret
  417814:	sub	sp, sp, #0x20
  417818:	stp	x29, x30, [sp, #16]
  41781c:	add	x29, sp, #0x10
  417820:	str	x0, [sp, #8]
  417824:	ldr	x8, [sp, #8]
  417828:	ldr	w9, [x8]
  41782c:	and	w9, w9, #0x100
  417830:	cbz	w9, 417848 <__fxstatat@plt+0x14758>
  417834:	ldr	x0, [sp, #8]
  417838:	mov	x8, xzr
  41783c:	mov	x1, x8
  417840:	mov	w2, #0x1                   	// #1
  417844:	bl	4178e4 <__fxstatat@plt+0x147f4>
  417848:	ldp	x29, x30, [sp, #16]
  41784c:	add	sp, sp, #0x20
  417850:	ret
  417854:	sub	sp, sp, #0x20
  417858:	str	x0, [sp, #16]
  41785c:	ldr	x8, [sp, #16]
  417860:	ldr	x8, [x8, #40]
  417864:	ldr	x9, [sp, #16]
  417868:	ldr	x9, [x9, #32]
  41786c:	cmp	x8, x9
  417870:	b.ls	41787c <__fxstatat@plt+0x1478c>  // b.plast
  417874:	str	xzr, [sp, #24]
  417878:	b	4178d8 <__fxstatat@plt+0x147e8>
  41787c:	ldr	x8, [sp, #16]
  417880:	ldr	x8, [x8, #16]
  417884:	ldr	x9, [sp, #16]
  417888:	ldr	x9, [x9, #8]
  41788c:	subs	x8, x8, x9
  417890:	ldr	x9, [sp, #16]
  417894:	ldr	w10, [x9]
  417898:	and	w10, w10, #0x100
  41789c:	str	x8, [sp, #8]
  4178a0:	cbz	w10, 4178c0 <__fxstatat@plt+0x147d0>
  4178a4:	ldr	x8, [sp, #16]
  4178a8:	ldr	x8, [x8, #88]
  4178ac:	ldr	x9, [sp, #16]
  4178b0:	ldr	x9, [x9, #72]
  4178b4:	subs	x8, x8, x9
  4178b8:	str	x8, [sp]
  4178bc:	b	4178c8 <__fxstatat@plt+0x147d8>
  4178c0:	mov	x8, xzr
  4178c4:	str	x8, [sp]
  4178c8:	ldr	x8, [sp]
  4178cc:	ldr	x9, [sp, #8]
  4178d0:	add	x8, x9, x8
  4178d4:	str	x8, [sp, #24]
  4178d8:	ldr	x0, [sp, #24]
  4178dc:	add	sp, sp, #0x20
  4178e0:	ret
  4178e4:	sub	sp, sp, #0x40
  4178e8:	stp	x29, x30, [sp, #48]
  4178ec:	add	x29, sp, #0x30
  4178f0:	stur	x0, [x29, #-16]
  4178f4:	str	x1, [sp, #24]
  4178f8:	str	w2, [sp, #20]
  4178fc:	ldur	x8, [x29, #-16]
  417900:	ldr	x8, [x8, #16]
  417904:	ldur	x9, [x29, #-16]
  417908:	ldr	x9, [x9, #8]
  41790c:	cmp	x8, x9
  417910:	b.ne	417990 <__fxstatat@plt+0x148a0>  // b.any
  417914:	ldur	x8, [x29, #-16]
  417918:	ldr	x8, [x8, #40]
  41791c:	ldur	x9, [x29, #-16]
  417920:	ldr	x9, [x9, #32]
  417924:	cmp	x8, x9
  417928:	b.ne	417990 <__fxstatat@plt+0x148a0>  // b.any
  41792c:	ldur	x8, [x29, #-16]
  417930:	ldr	x8, [x8, #72]
  417934:	cbnz	x8, 417990 <__fxstatat@plt+0x148a0>
  417938:	ldur	x0, [x29, #-16]
  41793c:	bl	402ac0 <fileno@plt>
  417940:	ldr	x1, [sp, #24]
  417944:	ldr	w2, [sp, #20]
  417948:	bl	402a80 <lseek@plt>
  41794c:	str	x0, [sp, #8]
  417950:	ldr	x8, [sp, #8]
  417954:	mov	x9, #0xffffffffffffffff    	// #-1
  417958:	cmp	x8, x9
  41795c:	b.ne	41796c <__fxstatat@plt+0x1487c>  // b.any
  417960:	mov	w8, #0xffffffff            	// #-1
  417964:	stur	w8, [x29, #-4]
  417968:	b	4179a4 <__fxstatat@plt+0x148b4>
  41796c:	ldur	x8, [x29, #-16]
  417970:	ldr	w9, [x8]
  417974:	and	w9, w9, #0xffffffef
  417978:	str	w9, [x8]
  41797c:	ldr	x8, [sp, #8]
  417980:	ldur	x10, [x29, #-16]
  417984:	str	x8, [x10, #144]
  417988:	stur	wzr, [x29, #-4]
  41798c:	b	4179a4 <__fxstatat@plt+0x148b4>
  417990:	ldur	x0, [x29, #-16]
  417994:	ldr	x1, [sp, #24]
  417998:	ldr	w2, [sp, #20]
  41799c:	bl	402df0 <fseeko@plt>
  4179a0:	stur	w0, [x29, #-4]
  4179a4:	ldur	w0, [x29, #-4]
  4179a8:	ldp	x29, x30, [sp, #48]
  4179ac:	add	sp, sp, #0x40
  4179b0:	ret
  4179b4:	sub	sp, sp, #0xa0
  4179b8:	stp	x29, x30, [sp, #144]
  4179bc:	add	x29, sp, #0x90
  4179c0:	mov	x8, xzr
  4179c4:	mov	w9, #0x1                   	// #1
  4179c8:	stur	x0, [x29, #-16]
  4179cc:	stur	w1, [x29, #-20]
  4179d0:	stur	x2, [x29, #-32]
  4179d4:	str	x8, [sp, #72]
  4179d8:	str	x8, [sp, #64]
  4179dc:	ldur	w10, [x29, #-20]
  4179e0:	and	w10, w10, #0xfffff000
  4179e4:	str	w9, [sp, #28]
  4179e8:	cbz	w10, 417a04 <__fxstatat@plt+0x14914>
  4179ec:	bl	403030 <__errno_location@plt>
  4179f0:	mov	w8, #0x16                  	// #22
  4179f4:	str	w8, [x0]
  4179f8:	mov	x9, xzr
  4179fc:	stur	x9, [x29, #-8]
  417a00:	b	417edc <__fxstatat@plt+0x14dec>
  417a04:	ldur	w8, [x29, #-20]
  417a08:	and	w8, w8, #0x4
  417a0c:	cbz	w8, 417a34 <__fxstatat@plt+0x14944>
  417a10:	ldur	w8, [x29, #-20]
  417a14:	and	w8, w8, #0x200
  417a18:	cbz	w8, 417a34 <__fxstatat@plt+0x14944>
  417a1c:	bl	403030 <__errno_location@plt>
  417a20:	mov	w8, #0x16                  	// #22
  417a24:	str	w8, [x0]
  417a28:	mov	x9, xzr
  417a2c:	stur	x9, [x29, #-8]
  417a30:	b	417edc <__fxstatat@plt+0x14dec>
  417a34:	ldur	w8, [x29, #-20]
  417a38:	mov	w9, #0x12                  	// #18
  417a3c:	and	w8, w8, w9
  417a40:	cbnz	w8, 417a5c <__fxstatat@plt+0x1496c>
  417a44:	bl	403030 <__errno_location@plt>
  417a48:	mov	w8, #0x16                  	// #22
  417a4c:	str	w8, [x0]
  417a50:	mov	x9, xzr
  417a54:	stur	x9, [x29, #-8]
  417a58:	b	417edc <__fxstatat@plt+0x14dec>
  417a5c:	mov	x0, #0x80                  	// #128
  417a60:	bl	402b30 <malloc@plt>
  417a64:	stur	x0, [x29, #-40]
  417a68:	cbnz	x0, 417a78 <__fxstatat@plt+0x14988>
  417a6c:	mov	x8, xzr
  417a70:	stur	x8, [x29, #-8]
  417a74:	b	417edc <__fxstatat@plt+0x14dec>
  417a78:	ldur	x0, [x29, #-40]
  417a7c:	mov	w8, wzr
  417a80:	mov	w1, w8
  417a84:	mov	x2, #0x80                  	// #128
  417a88:	bl	402be0 <memset@plt>
  417a8c:	ldur	x9, [x29, #-32]
  417a90:	ldur	x10, [x29, #-40]
  417a94:	str	x9, [x10, #64]
  417a98:	ldur	w8, [x29, #-20]
  417a9c:	ldur	x9, [x29, #-40]
  417aa0:	str	w8, [x9, #72]
  417aa4:	ldur	x9, [x29, #-40]
  417aa8:	ldr	w8, [x9, #72]
  417aac:	and	w8, w8, #0x2
  417ab0:	cbz	w8, 417ad4 <__fxstatat@plt+0x149e4>
  417ab4:	ldur	x8, [x29, #-40]
  417ab8:	ldr	w9, [x8, #72]
  417abc:	orr	w9, w9, #0x4
  417ac0:	str	w9, [x8, #72]
  417ac4:	ldur	x8, [x29, #-40]
  417ac8:	ldr	w9, [x8, #72]
  417acc:	and	w9, w9, #0xfffffdff
  417ad0:	str	w9, [x8, #72]
  417ad4:	ldur	x8, [x29, #-40]
  417ad8:	mov	w9, #0xffffff9c            	// #-100
  417adc:	str	w9, [x8, #44]
  417ae0:	ldur	x8, [x29, #-40]
  417ae4:	ldr	w9, [x8, #72]
  417ae8:	and	w9, w9, #0x200
  417aec:	cbz	w9, 417b2c <__fxstatat@plt+0x14a3c>
  417af0:	ldr	w8, [sp, #28]
  417af4:	tbnz	w8, #0, 417b2c <__fxstatat@plt+0x14a3c>
  417af8:	adrp	x0, 41f000 <__fxstatat@plt+0x1bf10>
  417afc:	add	x0, x0, #0xe7c
  417b00:	mov	w8, wzr
  417b04:	mov	w1, w8
  417b08:	bl	40ef04 <__fxstatat@plt+0xbe14>
  417b0c:	str	w0, [sp, #56]
  417b10:	ldr	w8, [sp, #56]
  417b14:	cmp	w8, #0x0
  417b18:	cset	w8, ge  // ge = tcont
  417b1c:	tbnz	w8, #0, 417b24 <__fxstatat@plt+0x14a34>
  417b20:	b	417b2c <__fxstatat@plt+0x14a3c>
  417b24:	ldr	w0, [sp, #56]
  417b28:	bl	402cb0 <close@plt>
  417b2c:	ldur	x0, [x29, #-16]
  417b30:	bl	417eec <__fxstatat@plt+0x14dfc>
  417b34:	str	x0, [sp, #48]
  417b38:	ldur	x0, [x29, #-40]
  417b3c:	ldr	x8, [sp, #48]
  417b40:	cmp	x8, #0x1, lsl #12
  417b44:	str	x0, [sp, #16]
  417b48:	b.ls	417b58 <__fxstatat@plt+0x14a68>  // b.plast
  417b4c:	ldr	x8, [sp, #48]
  417b50:	str	x8, [sp, #8]
  417b54:	b	417b60 <__fxstatat@plt+0x14a70>
  417b58:	mov	x8, #0x1000                	// #4096
  417b5c:	str	x8, [sp, #8]
  417b60:	ldr	x8, [sp, #8]
  417b64:	ldr	x0, [sp, #16]
  417b68:	mov	x1, x8
  417b6c:	bl	417f54 <__fxstatat@plt+0x14e64>
  417b70:	tbnz	w0, #0, 417b78 <__fxstatat@plt+0x14a88>
  417b74:	b	417ecc <__fxstatat@plt+0x14ddc>
  417b78:	ldur	x8, [x29, #-16]
  417b7c:	ldr	x8, [x8]
  417b80:	cbz	x8, 417bc0 <__fxstatat@plt+0x14ad0>
  417b84:	ldur	x0, [x29, #-40]
  417b88:	adrp	x1, 421000 <__fxstatat@plt+0x1df10>
  417b8c:	add	x1, x1, #0x38a
  417b90:	mov	x8, xzr
  417b94:	mov	x2, x8
  417b98:	bl	418048 <__fxstatat@plt+0x14f58>
  417b9c:	str	x0, [sp, #72]
  417ba0:	cbnz	x0, 417ba8 <__fxstatat@plt+0x14ab8>
  417ba4:	b	417ec0 <__fxstatat@plt+0x14dd0>
  417ba8:	ldr	x8, [sp, #72]
  417bac:	mov	x9, #0xffffffffffffffff    	// #-1
  417bb0:	str	x9, [x8, #88]
  417bb4:	ldr	x8, [sp, #72]
  417bb8:	mov	w10, #0xffffffff            	// #-1
  417bbc:	str	w10, [x8, #104]
  417bc0:	ldur	x8, [x29, #-32]
  417bc4:	mov	w9, #0x1                   	// #1
  417bc8:	str	w9, [sp, #4]
  417bcc:	cbz	x8, 417be4 <__fxstatat@plt+0x14af4>
  417bd0:	ldur	x8, [x29, #-40]
  417bd4:	ldr	w9, [x8, #72]
  417bd8:	tst	w9, #0x400
  417bdc:	cset	w9, ne  // ne = any
  417be0:	str	w9, [sp, #4]
  417be4:	ldr	w8, [sp, #4]
  417be8:	and	w8, w8, #0x1
  417bec:	strb	w8, [sp, #63]
  417bf0:	mov	x9, xzr
  417bf4:	stur	x9, [x29, #-56]
  417bf8:	stur	xzr, [x29, #-64]
  417bfc:	ldur	x8, [x29, #-16]
  417c00:	ldr	x8, [x8]
  417c04:	cbz	x8, 417db0 <__fxstatat@plt+0x14cc0>
  417c08:	ldur	x8, [x29, #-16]
  417c0c:	ldr	x0, [x8]
  417c10:	bl	402920 <strlen@plt>
  417c14:	str	x0, [sp, #40]
  417c18:	ldur	w9, [x29, #-20]
  417c1c:	and	w9, w9, #0x800
  417c20:	cbnz	w9, 417ca8 <__fxstatat@plt+0x14bb8>
  417c24:	ldur	x8, [x29, #-16]
  417c28:	ldr	x8, [x8]
  417c2c:	str	x8, [sp, #32]
  417c30:	ldr	x8, [sp, #40]
  417c34:	mov	x9, #0x2                   	// #2
  417c38:	cmp	x9, x8
  417c3c:	b.cs	417ca8 <__fxstatat@plt+0x14bb8>  // b.hs, b.nlast
  417c40:	ldr	x8, [sp, #32]
  417c44:	ldr	x9, [sp, #40]
  417c48:	subs	x9, x9, #0x1
  417c4c:	ldrb	w10, [x8, x9]
  417c50:	cmp	w10, #0x2f
  417c54:	b.ne	417ca8 <__fxstatat@plt+0x14bb8>  // b.any
  417c58:	ldr	x8, [sp, #40]
  417c5c:	mov	x9, #0x1                   	// #1
  417c60:	mov	w10, #0x0                   	// #0
  417c64:	cmp	x9, x8
  417c68:	str	w10, [sp]
  417c6c:	b.cs	417c8c <__fxstatat@plt+0x14b9c>  // b.hs, b.nlast
  417c70:	ldr	x8, [sp, #32]
  417c74:	ldr	x9, [sp, #40]
  417c78:	subs	x9, x9, #0x2
  417c7c:	ldrb	w10, [x8, x9]
  417c80:	cmp	w10, #0x2f
  417c84:	cset	w10, eq  // eq = none
  417c88:	str	w10, [sp]
  417c8c:	ldr	w8, [sp]
  417c90:	tbnz	w8, #0, 417c98 <__fxstatat@plt+0x14ba8>
  417c94:	b	417ca8 <__fxstatat@plt+0x14bb8>
  417c98:	ldr	x8, [sp, #40]
  417c9c:	subs	x8, x8, #0x1
  417ca0:	str	x8, [sp, #40]
  417ca4:	b	417c58 <__fxstatat@plt+0x14b68>
  417ca8:	ldur	x0, [x29, #-40]
  417cac:	ldur	x8, [x29, #-16]
  417cb0:	ldr	x1, [x8]
  417cb4:	ldr	x2, [sp, #40]
  417cb8:	bl	418048 <__fxstatat@plt+0x14f58>
  417cbc:	stur	x0, [x29, #-48]
  417cc0:	cbnz	x0, 417cc8 <__fxstatat@plt+0x14bd8>
  417cc4:	b	417eb0 <__fxstatat@plt+0x14dc0>
  417cc8:	ldur	x8, [x29, #-48]
  417ccc:	str	xzr, [x8, #88]
  417cd0:	ldr	x8, [sp, #72]
  417cd4:	ldur	x9, [x29, #-48]
  417cd8:	str	x8, [x9, #8]
  417cdc:	ldur	x8, [x29, #-48]
  417ce0:	add	x8, x8, #0xf8
  417ce4:	ldur	x9, [x29, #-48]
  417ce8:	str	x8, [x9, #48]
  417cec:	ldrb	w10, [sp, #63]
  417cf0:	tbnz	w10, #0, 417cf8 <__fxstatat@plt+0x14c08>
  417cf4:	b	417d20 <__fxstatat@plt+0x14c30>
  417cf8:	ldur	x8, [x29, #-56]
  417cfc:	cbz	x8, 417d20 <__fxstatat@plt+0x14c30>
  417d00:	ldur	x8, [x29, #-48]
  417d04:	mov	w9, #0xb                   	// #11
  417d08:	strh	w9, [x8, #108]
  417d0c:	ldur	x0, [x29, #-48]
  417d10:	mov	w9, #0x1                   	// #1
  417d14:	and	w1, w9, #0x1
  417d18:	bl	418138 <__fxstatat@plt+0x15048>
  417d1c:	b	417d3c <__fxstatat@plt+0x14c4c>
  417d20:	ldur	x0, [x29, #-40]
  417d24:	ldur	x1, [x29, #-48]
  417d28:	mov	w8, wzr
  417d2c:	and	w2, w8, #0x1
  417d30:	bl	418198 <__fxstatat@plt+0x150a8>
  417d34:	ldur	x9, [x29, #-48]
  417d38:	strh	w0, [x9, #108]
  417d3c:	ldur	x8, [x29, #-32]
  417d40:	cbz	x8, 417d5c <__fxstatat@plt+0x14c6c>
  417d44:	ldur	x8, [x29, #-56]
  417d48:	ldur	x9, [x29, #-48]
  417d4c:	str	x8, [x9, #16]
  417d50:	ldur	x8, [x29, #-48]
  417d54:	stur	x8, [x29, #-56]
  417d58:	b	417d94 <__fxstatat@plt+0x14ca4>
  417d5c:	ldur	x8, [x29, #-48]
  417d60:	mov	x9, xzr
  417d64:	str	x9, [x8, #16]
  417d68:	ldur	x8, [x29, #-56]
  417d6c:	cbnz	x8, 417d80 <__fxstatat@plt+0x14c90>
  417d70:	ldur	x8, [x29, #-48]
  417d74:	stur	x8, [x29, #-56]
  417d78:	str	x8, [sp, #64]
  417d7c:	b	417d94 <__fxstatat@plt+0x14ca4>
  417d80:	ldur	x8, [x29, #-48]
  417d84:	ldr	x9, [sp, #64]
  417d88:	str	x8, [x9, #16]
  417d8c:	ldur	x8, [x29, #-48]
  417d90:	str	x8, [sp, #64]
  417d94:	ldur	x8, [x29, #-16]
  417d98:	add	x8, x8, #0x8
  417d9c:	stur	x8, [x29, #-16]
  417da0:	ldur	x8, [x29, #-64]
  417da4:	add	x8, x8, #0x1
  417da8:	stur	x8, [x29, #-64]
  417dac:	b	417bfc <__fxstatat@plt+0x14b0c>
  417db0:	ldur	x8, [x29, #-32]
  417db4:	cbz	x8, 417dd8 <__fxstatat@plt+0x14ce8>
  417db8:	ldur	x8, [x29, #-64]
  417dbc:	cmp	x8, #0x1
  417dc0:	b.ls	417dd8 <__fxstatat@plt+0x14ce8>  // b.plast
  417dc4:	ldur	x0, [x29, #-40]
  417dc8:	ldur	x1, [x29, #-56]
  417dcc:	ldur	x2, [x29, #-64]
  417dd0:	bl	4183ec <__fxstatat@plt+0x152fc>
  417dd4:	stur	x0, [x29, #-56]
  417dd8:	ldur	x0, [x29, #-40]
  417ddc:	adrp	x1, 421000 <__fxstatat@plt+0x1df10>
  417de0:	add	x1, x1, #0x38a
  417de4:	mov	x8, xzr
  417de8:	mov	x2, x8
  417dec:	bl	418048 <__fxstatat@plt+0x14f58>
  417df0:	ldur	x8, [x29, #-40]
  417df4:	str	x0, [x8]
  417df8:	cbnz	x0, 417e00 <__fxstatat@plt+0x14d10>
  417dfc:	b	417eb0 <__fxstatat@plt+0x14dc0>
  417e00:	ldur	x8, [x29, #-56]
  417e04:	ldur	x9, [x29, #-40]
  417e08:	ldr	x9, [x9]
  417e0c:	str	x8, [x9, #16]
  417e10:	ldur	x8, [x29, #-40]
  417e14:	ldr	x8, [x8]
  417e18:	mov	w10, #0x9                   	// #9
  417e1c:	strh	w10, [x8, #108]
  417e20:	ldur	x8, [x29, #-40]
  417e24:	ldr	x8, [x8]
  417e28:	mov	x9, #0x1                   	// #1
  417e2c:	str	x9, [x8, #88]
  417e30:	ldur	x0, [x29, #-40]
  417e34:	bl	418594 <__fxstatat@plt+0x154a4>
  417e38:	tbnz	w0, #0, 417e40 <__fxstatat@plt+0x14d50>
  417e3c:	b	417eb0 <__fxstatat@plt+0x14dc0>
  417e40:	ldur	x8, [x29, #-40]
  417e44:	ldr	w9, [x8, #72]
  417e48:	and	w9, w9, #0x4
  417e4c:	cbnz	w9, 417e94 <__fxstatat@plt+0x14da4>
  417e50:	ldur	x8, [x29, #-40]
  417e54:	ldr	w9, [x8, #72]
  417e58:	and	w9, w9, #0x200
  417e5c:	cbnz	w9, 417e94 <__fxstatat@plt+0x14da4>
  417e60:	ldur	x0, [x29, #-40]
  417e64:	adrp	x1, 41f000 <__fxstatat@plt+0x1bf10>
  417e68:	add	x1, x1, #0xe7c
  417e6c:	bl	418660 <__fxstatat@plt+0x15570>
  417e70:	ldur	x8, [x29, #-40]
  417e74:	str	w0, [x8, #40]
  417e78:	cmp	w0, #0x0
  417e7c:	cset	w9, ge  // ge = tcont
  417e80:	tbnz	w9, #0, 417e94 <__fxstatat@plt+0x14da4>
  417e84:	ldur	x8, [x29, #-40]
  417e88:	ldr	w9, [x8, #72]
  417e8c:	orr	w9, w9, #0x4
  417e90:	str	w9, [x8, #72]
  417e94:	ldur	x8, [x29, #-40]
  417e98:	add	x0, x8, #0x60
  417e9c:	mov	w1, #0xffffffff            	// #-1
  417ea0:	bl	41c3e4 <__fxstatat@plt+0x192f4>
  417ea4:	ldur	x8, [x29, #-40]
  417ea8:	stur	x8, [x29, #-8]
  417eac:	b	417edc <__fxstatat@plt+0x14dec>
  417eb0:	ldur	x0, [x29, #-56]
  417eb4:	bl	4186f0 <__fxstatat@plt+0x15600>
  417eb8:	ldr	x0, [sp, #72]
  417ebc:	bl	402e10 <free@plt>
  417ec0:	ldur	x8, [x29, #-40]
  417ec4:	ldr	x0, [x8, #32]
  417ec8:	bl	402e10 <free@plt>
  417ecc:	ldur	x0, [x29, #-40]
  417ed0:	bl	402e10 <free@plt>
  417ed4:	mov	x8, xzr
  417ed8:	stur	x8, [x29, #-8]
  417edc:	ldur	x0, [x29, #-8]
  417ee0:	ldp	x29, x30, [sp, #144]
  417ee4:	add	sp, sp, #0xa0
  417ee8:	ret
  417eec:	sub	sp, sp, #0x30
  417ef0:	stp	x29, x30, [sp, #32]
  417ef4:	add	x29, sp, #0x20
  417ef8:	stur	x0, [x29, #-8]
  417efc:	str	xzr, [sp, #8]
  417f00:	ldur	x8, [x29, #-8]
  417f04:	ldr	x8, [x8]
  417f08:	cbz	x8, 417f40 <__fxstatat@plt+0x14e50>
  417f0c:	ldur	x8, [x29, #-8]
  417f10:	ldr	x0, [x8]
  417f14:	bl	402920 <strlen@plt>
  417f18:	str	x0, [sp, #16]
  417f1c:	ldr	x8, [sp, #8]
  417f20:	cmp	x0, x8
  417f24:	b.ls	417f30 <__fxstatat@plt+0x14e40>  // b.plast
  417f28:	ldr	x8, [sp, #16]
  417f2c:	str	x8, [sp, #8]
  417f30:	ldur	x8, [x29, #-8]
  417f34:	add	x8, x8, #0x8
  417f38:	stur	x8, [x29, #-8]
  417f3c:	b	417f00 <__fxstatat@plt+0x14e10>
  417f40:	ldr	x8, [sp, #8]
  417f44:	add	x0, x8, #0x1
  417f48:	ldp	x29, x30, [sp, #32]
  417f4c:	add	sp, sp, #0x30
  417f50:	ret
  417f54:	sub	sp, sp, #0x40
  417f58:	stp	x29, x30, [sp, #48]
  417f5c:	add	x29, sp, #0x30
  417f60:	stur	x0, [x29, #-16]
  417f64:	str	x1, [sp, #24]
  417f68:	ldur	x8, [x29, #-16]
  417f6c:	ldr	x8, [x8, #48]
  417f70:	ldr	x9, [sp, #24]
  417f74:	add	x8, x8, x9
  417f78:	add	x8, x8, #0x100
  417f7c:	str	x8, [sp, #8]
  417f80:	ldr	x8, [sp, #8]
  417f84:	ldur	x9, [x29, #-16]
  417f88:	ldr	x9, [x9, #48]
  417f8c:	cmp	x8, x9
  417f90:	b.cs	417fc8 <__fxstatat@plt+0x14ed8>  // b.hs, b.nlast
  417f94:	ldur	x8, [x29, #-16]
  417f98:	ldr	x0, [x8, #32]
  417f9c:	bl	402e10 <free@plt>
  417fa0:	ldur	x8, [x29, #-16]
  417fa4:	mov	x9, xzr
  417fa8:	str	x9, [x8, #32]
  417fac:	bl	403030 <__errno_location@plt>
  417fb0:	mov	w10, #0x24                  	// #36
  417fb4:	str	w10, [x0]
  417fb8:	mov	w10, wzr
  417fbc:	and	w10, w10, #0x1
  417fc0:	sturb	w10, [x29, #-1]
  417fc4:	b	418034 <__fxstatat@plt+0x14f44>
  417fc8:	ldr	x8, [sp, #8]
  417fcc:	ldur	x9, [x29, #-16]
  417fd0:	str	x8, [x9, #48]
  417fd4:	ldur	x8, [x29, #-16]
  417fd8:	ldr	x0, [x8, #32]
  417fdc:	ldur	x8, [x29, #-16]
  417fe0:	ldr	x1, [x8, #48]
  417fe4:	bl	402c50 <realloc@plt>
  417fe8:	str	x0, [sp, #16]
  417fec:	ldr	x8, [sp, #16]
  417ff0:	cbnz	x8, 41801c <__fxstatat@plt+0x14f2c>
  417ff4:	ldur	x8, [x29, #-16]
  417ff8:	ldr	x0, [x8, #32]
  417ffc:	bl	402e10 <free@plt>
  418000:	ldur	x8, [x29, #-16]
  418004:	mov	x9, xzr
  418008:	str	x9, [x8, #32]
  41800c:	mov	w10, wzr
  418010:	and	w10, w10, #0x1
  418014:	sturb	w10, [x29, #-1]
  418018:	b	418034 <__fxstatat@plt+0x14f44>
  41801c:	ldr	x8, [sp, #16]
  418020:	ldur	x9, [x29, #-16]
  418024:	str	x8, [x9, #32]
  418028:	mov	w10, #0x1                   	// #1
  41802c:	and	w10, w10, #0x1
  418030:	sturb	w10, [x29, #-1]
  418034:	ldurb	w8, [x29, #-1]
  418038:	and	w0, w8, #0x1
  41803c:	ldp	x29, x30, [sp, #48]
  418040:	add	sp, sp, #0x40
  418044:	ret
  418048:	sub	sp, sp, #0x40
  41804c:	stp	x29, x30, [sp, #48]
  418050:	add	x29, sp, #0x30
  418054:	stur	x0, [x29, #-16]
  418058:	str	x1, [sp, #24]
  41805c:	str	x2, [sp, #16]
  418060:	ldr	x8, [sp, #16]
  418064:	add	x8, x8, #0x1
  418068:	add	x8, x8, #0xff
  41806c:	and	x8, x8, #0xfffffffffffffff8
  418070:	str	x8, [sp]
  418074:	ldr	x0, [sp]
  418078:	bl	402b30 <malloc@plt>
  41807c:	str	x0, [sp, #8]
  418080:	cbnz	x0, 418090 <__fxstatat@plt+0x14fa0>
  418084:	mov	x8, xzr
  418088:	stur	x8, [x29, #-8]
  41808c:	b	418128 <__fxstatat@plt+0x15038>
  418090:	ldr	x8, [sp, #8]
  418094:	add	x0, x8, #0xf8
  418098:	ldr	x1, [sp, #24]
  41809c:	ldr	x2, [sp, #16]
  4180a0:	bl	4028f0 <memcpy@plt>
  4180a4:	ldr	x8, [sp, #8]
  4180a8:	add	x8, x8, #0xf8
  4180ac:	ldr	x9, [sp, #16]
  4180b0:	add	x8, x8, x9
  4180b4:	mov	w10, #0x0                   	// #0
  4180b8:	strb	w10, [x8]
  4180bc:	ldr	x8, [sp, #16]
  4180c0:	ldr	x9, [sp, #8]
  4180c4:	str	x8, [x9, #96]
  4180c8:	ldur	x8, [x29, #-16]
  4180cc:	ldr	x9, [sp, #8]
  4180d0:	str	x8, [x9, #80]
  4180d4:	ldur	x8, [x29, #-16]
  4180d8:	ldr	x8, [x8, #32]
  4180dc:	ldr	x9, [sp, #8]
  4180e0:	str	x8, [x9, #56]
  4180e4:	ldr	x8, [sp, #8]
  4180e8:	str	wzr, [x8, #64]
  4180ec:	ldr	x8, [sp, #8]
  4180f0:	mov	x9, xzr
  4180f4:	str	x9, [x8, #24]
  4180f8:	ldr	x8, [sp, #8]
  4180fc:	mov	w10, #0x0                   	// #0
  418100:	strh	w10, [x8, #110]
  418104:	ldr	x8, [sp, #8]
  418108:	mov	w10, #0x3                   	// #3
  41810c:	strh	w10, [x8, #112]
  418110:	ldr	x8, [sp, #8]
  418114:	str	xzr, [x8, #32]
  418118:	ldr	x8, [sp, #8]
  41811c:	str	x9, [x8, #40]
  418120:	ldr	x8, [sp, #8]
  418124:	stur	x8, [x29, #-8]
  418128:	ldur	x0, [x29, #-8]
  41812c:	ldp	x29, x30, [sp, #48]
  418130:	add	sp, sp, #0x40
  418134:	ret
  418138:	sub	sp, sp, #0x20
  41813c:	stp	x29, x30, [sp, #16]
  418140:	add	x29, sp, #0x10
  418144:	mov	w8, #0x1                   	// #1
  418148:	str	x0, [sp, #8]
  41814c:	and	w8, w1, w8
  418150:	strb	w8, [sp, #7]
  418154:	ldr	x8, [sp, #8]
  418158:	ldrh	w9, [x8, #108]
  41815c:	cmp	w9, #0xb
  418160:	b.eq	418168 <__fxstatat@plt+0x15078>  // b.none
  418164:	bl	402d00 <abort@plt>
  418168:	ldrb	w8, [sp, #7]
  41816c:	mov	w9, #0x1                   	// #1
  418170:	mov	w10, #0x2                   	// #2
  418174:	tst	w8, #0x1
  418178:	csel	w8, w10, w9, ne  // ne = any
  41817c:	mov	w0, w8
  418180:	sxtw	x11, w0
  418184:	ldr	x12, [sp, #8]
  418188:	str	x11, [x12, #168]
  41818c:	ldp	x29, x30, [sp, #16]
  418190:	add	sp, sp, #0x20
  418194:	ret
  418198:	sub	sp, sp, #0x40
  41819c:	stp	x29, x30, [sp, #48]
  4181a0:	add	x29, sp, #0x30
  4181a4:	mov	w8, #0x1                   	// #1
  4181a8:	stur	x0, [x29, #-16]
  4181ac:	str	x1, [sp, #24]
  4181b0:	and	w8, w2, w8
  4181b4:	strb	w8, [sp, #23]
  4181b8:	ldr	x9, [sp, #24]
  4181bc:	add	x9, x9, #0x78
  4181c0:	str	x9, [sp, #8]
  4181c4:	ldr	x9, [sp, #24]
  4181c8:	ldr	x9, [x9, #88]
  4181cc:	cbnz	x9, 4181e8 <__fxstatat@plt+0x150f8>
  4181d0:	ldur	x8, [x29, #-16]
  4181d4:	ldr	w9, [x8, #72]
  4181d8:	and	w9, w9, #0x1
  4181dc:	cbz	w9, 4181e8 <__fxstatat@plt+0x150f8>
  4181e0:	mov	w8, #0x1                   	// #1
  4181e4:	strb	w8, [sp, #23]
  4181e8:	ldur	x8, [x29, #-16]
  4181ec:	ldr	w9, [x8, #72]
  4181f0:	and	w9, w9, #0x2
  4181f4:	cbnz	w9, 418204 <__fxstatat@plt+0x15114>
  4181f8:	ldrb	w8, [sp, #23]
  4181fc:	tbnz	w8, #0, 418204 <__fxstatat@plt+0x15114>
  418200:	b	418268 <__fxstatat@plt+0x15178>
  418204:	ldr	x8, [sp, #24]
  418208:	ldr	x0, [x8, #48]
  41820c:	ldr	x1, [sp, #8]
  418210:	bl	41ef20 <__fxstatat@plt+0x1be30>
  418214:	cbz	w0, 418264 <__fxstatat@plt+0x15174>
  418218:	bl	403030 <__errno_location@plt>
  41821c:	ldr	w8, [x0]
  418220:	cmp	w8, #0x2
  418224:	b.ne	418250 <__fxstatat@plt+0x15160>  // b.any
  418228:	ldr	x8, [sp, #24]
  41822c:	ldr	x0, [x8, #48]
  418230:	ldr	x1, [sp, #8]
  418234:	bl	41ef40 <__fxstatat@plt+0x1be50>
  418238:	cbnz	w0, 418250 <__fxstatat@plt+0x15160>
  41823c:	bl	403030 <__errno_location@plt>
  418240:	str	wzr, [x0]
  418244:	mov	w8, #0xd                   	// #13
  418248:	sturh	w8, [x29, #-2]
  41824c:	b	4183dc <__fxstatat@plt+0x152ec>
  418250:	bl	403030 <__errno_location@plt>
  418254:	ldr	w8, [x0]
  418258:	ldr	x9, [sp, #24]
  41825c:	str	w8, [x9, #64]
  418260:	b	418298 <__fxstatat@plt+0x151a8>
  418264:	b	4182b8 <__fxstatat@plt+0x151c8>
  418268:	ldur	x8, [x29, #-16]
  41826c:	ldr	w0, [x8, #44]
  418270:	ldr	x8, [sp, #24]
  418274:	ldr	x1, [x8, #48]
  418278:	ldr	x2, [sp, #8]
  41827c:	mov	w3, #0x100                 	// #256
  418280:	bl	41ef50 <__fxstatat@plt+0x1be60>
  418284:	cbz	w0, 4182b8 <__fxstatat@plt+0x151c8>
  418288:	bl	403030 <__errno_location@plt>
  41828c:	ldr	w8, [x0]
  418290:	ldr	x9, [sp, #24]
  418294:	str	w8, [x9, #64]
  418298:	ldr	x0, [sp, #8]
  41829c:	mov	w8, wzr
  4182a0:	mov	w1, w8
  4182a4:	mov	x2, #0x80                  	// #128
  4182a8:	bl	402be0 <memset@plt>
  4182ac:	mov	w8, #0xa                   	// #10
  4182b0:	sturh	w8, [x29, #-2]
  4182b4:	b	4183dc <__fxstatat@plt+0x152ec>
  4182b8:	ldr	x8, [sp, #8]
  4182bc:	ldr	w9, [x8, #16]
  4182c0:	and	w9, w9, #0xf000
  4182c4:	cmp	w9, #0x4, lsl #12
  4182c8:	b.ne	418394 <__fxstatat@plt+0x152a4>  // b.any
  4182cc:	ldr	x8, [sp, #8]
  4182d0:	ldr	w9, [x8, #20]
  4182d4:	cmp	w9, #0x2
  4182d8:	b.cc	4182f0 <__fxstatat@plt+0x15200>  // b.lo, b.ul, b.last
  4182dc:	ldr	x8, [sp, #24]
  4182e0:	ldr	x8, [x8, #88]
  4182e4:	cmp	x8, #0x0
  4182e8:	cset	w9, gt
  4182ec:	tbnz	w9, #0, 4182fc <__fxstatat@plt+0x1520c>
  4182f0:	mov	w8, #0xffffffff            	// #-1
  4182f4:	str	w8, [sp, #4]
  4182f8:	b	418324 <__fxstatat@plt+0x15234>
  4182fc:	ldr	x8, [sp, #8]
  418300:	ldr	w9, [x8, #20]
  418304:	ldur	x8, [x29, #-16]
  418308:	ldr	w10, [x8, #72]
  41830c:	mov	w11, wzr
  418310:	mov	w12, #0x2                   	// #2
  418314:	tst	w10, #0x20
  418318:	csel	w10, w11, w12, ne  // ne = any
  41831c:	subs	w9, w9, w10
  418320:	str	w9, [sp, #4]
  418324:	ldr	w8, [sp, #4]
  418328:	ldr	x9, [sp, #24]
  41832c:	str	w8, [x9, #104]
  418330:	ldr	x9, [sp, #24]
  418334:	ldrb	w8, [x9, #248]
  418338:	cmp	w8, #0x2e
  41833c:	b.ne	418388 <__fxstatat@plt+0x15298>  // b.any
  418340:	ldr	x8, [sp, #24]
  418344:	ldrb	w9, [x8, #249]
  418348:	cbz	w9, 418368 <__fxstatat@plt+0x15278>
  41834c:	ldr	x8, [sp, #24]
  418350:	ldrb	w9, [x8, #249]
  418354:	cmp	w9, #0x2e
  418358:	b.ne	418388 <__fxstatat@plt+0x15298>  // b.any
  41835c:	ldr	x8, [sp, #24]
  418360:	ldrb	w9, [x8, #250]
  418364:	cbnz	w9, 418388 <__fxstatat@plt+0x15298>
  418368:	ldr	x8, [sp, #24]
  41836c:	ldr	x8, [x8, #88]
  418370:	mov	w9, #0x5                   	// #5
  418374:	mov	w10, #0x1                   	// #1
  418378:	cmp	x8, #0x0
  41837c:	csel	w9, w10, w9, eq  // eq = none
  418380:	sturh	w9, [x29, #-2]
  418384:	b	4183dc <__fxstatat@plt+0x152ec>
  418388:	mov	w8, #0x1                   	// #1
  41838c:	sturh	w8, [x29, #-2]
  418390:	b	4183dc <__fxstatat@plt+0x152ec>
  418394:	ldr	x8, [sp, #8]
  418398:	ldr	w9, [x8, #16]
  41839c:	and	w9, w9, #0xf000
  4183a0:	cmp	w9, #0xa, lsl #12
  4183a4:	b.ne	4183b4 <__fxstatat@plt+0x152c4>  // b.any
  4183a8:	mov	w8, #0xc                   	// #12
  4183ac:	sturh	w8, [x29, #-2]
  4183b0:	b	4183dc <__fxstatat@plt+0x152ec>
  4183b4:	ldr	x8, [sp, #8]
  4183b8:	ldr	w9, [x8, #16]
  4183bc:	and	w9, w9, #0xf000
  4183c0:	cmp	w9, #0x8, lsl #12
  4183c4:	b.ne	4183d4 <__fxstatat@plt+0x152e4>  // b.any
  4183c8:	mov	w8, #0x8                   	// #8
  4183cc:	sturh	w8, [x29, #-2]
  4183d0:	b	4183dc <__fxstatat@plt+0x152ec>
  4183d4:	mov	w8, #0x3                   	// #3
  4183d8:	sturh	w8, [x29, #-2]
  4183dc:	ldurh	w0, [x29, #-2]
  4183e0:	ldp	x29, x30, [sp, #48]
  4183e4:	add	sp, sp, #0x40
  4183e8:	ret
  4183ec:	sub	sp, sp, #0x60
  4183f0:	stp	x29, x30, [sp, #80]
  4183f4:	add	x29, sp, #0x50
  4183f8:	add	x8, sp, #0x18
  4183fc:	stur	x0, [x29, #-16]
  418400:	stur	x1, [x29, #-24]
  418404:	stur	x2, [x29, #-32]
  418408:	mov	x9, x8
  41840c:	cmp	x9, x8
  418410:	b.ne	418424 <__fxstatat@plt+0x15334>  // b.any
  418414:	ldur	x8, [x29, #-16]
  418418:	ldr	x8, [x8, #64]
  41841c:	str	x8, [sp]
  418420:	b	418430 <__fxstatat@plt+0x15340>
  418424:	adrp	x8, 41b000 <__fxstatat@plt+0x17f10>
  418428:	add	x8, x8, #0x6c
  41842c:	str	x8, [sp]
  418430:	ldr	x8, [sp]
  418434:	str	x8, [sp, #16]
  418438:	ldur	x8, [x29, #-32]
  41843c:	ldur	x9, [x29, #-16]
  418440:	ldr	x9, [x9, #56]
  418444:	cmp	x8, x9
  418448:	b.ls	4184cc <__fxstatat@plt+0x153dc>  // b.plast
  41844c:	ldur	x8, [x29, #-32]
  418450:	add	x8, x8, #0x28
  418454:	ldur	x9, [x29, #-16]
  418458:	str	x8, [x9, #56]
  41845c:	ldur	x8, [x29, #-16]
  418460:	ldr	x8, [x8, #56]
  418464:	mov	x9, #0x1fffffffffffffff    	// #2305843009213693951
  418468:	cmp	x9, x8
  41846c:	b.cc	418494 <__fxstatat@plt+0x153a4>  // b.lo, b.ul, b.last
  418470:	ldur	x8, [x29, #-16]
  418474:	ldr	x0, [x8, #16]
  418478:	ldur	x8, [x29, #-16]
  41847c:	ldr	x8, [x8, #56]
  418480:	mov	x9, #0x8                   	// #8
  418484:	mul	x1, x8, x9
  418488:	bl	402c50 <realloc@plt>
  41848c:	str	x0, [sp, #8]
  418490:	cbnz	x0, 4184c0 <__fxstatat@plt+0x153d0>
  418494:	ldur	x8, [x29, #-16]
  418498:	ldr	x0, [x8, #16]
  41849c:	bl	402e10 <free@plt>
  4184a0:	ldur	x8, [x29, #-16]
  4184a4:	mov	x9, xzr
  4184a8:	str	x9, [x8, #16]
  4184ac:	ldur	x8, [x29, #-16]
  4184b0:	str	xzr, [x8, #56]
  4184b4:	ldur	x8, [x29, #-24]
  4184b8:	stur	x8, [x29, #-8]
  4184bc:	b	418584 <__fxstatat@plt+0x15494>
  4184c0:	ldr	x8, [sp, #8]
  4184c4:	ldur	x9, [x29, #-16]
  4184c8:	str	x8, [x9, #16]
  4184cc:	ldur	x8, [x29, #-16]
  4184d0:	ldr	x8, [x8, #16]
  4184d4:	str	x8, [sp, #40]
  4184d8:	ldur	x8, [x29, #-24]
  4184dc:	str	x8, [sp, #32]
  4184e0:	ldr	x8, [sp, #32]
  4184e4:	cbz	x8, 41850c <__fxstatat@plt+0x1541c>
  4184e8:	ldr	x8, [sp, #32]
  4184ec:	ldr	x9, [sp, #40]
  4184f0:	add	x10, x9, #0x8
  4184f4:	str	x10, [sp, #40]
  4184f8:	str	x8, [x9]
  4184fc:	ldr	x8, [sp, #32]
  418500:	ldr	x8, [x8, #16]
  418504:	str	x8, [sp, #32]
  418508:	b	4184e0 <__fxstatat@plt+0x153f0>
  41850c:	ldur	x8, [x29, #-16]
  418510:	ldr	x0, [x8, #16]
  418514:	ldur	x1, [x29, #-32]
  418518:	ldr	x3, [sp, #16]
  41851c:	mov	x2, #0x8                   	// #8
  418520:	bl	402a40 <qsort@plt>
  418524:	ldur	x8, [x29, #-16]
  418528:	ldr	x8, [x8, #16]
  41852c:	str	x8, [sp, #40]
  418530:	ldr	x8, [x8]
  418534:	stur	x8, [x29, #-24]
  418538:	ldur	x8, [x29, #-32]
  41853c:	subs	x8, x8, #0x1
  418540:	stur	x8, [x29, #-32]
  418544:	cbz	x8, 41856c <__fxstatat@plt+0x1547c>
  418548:	ldr	x8, [sp, #40]
  41854c:	ldr	x8, [x8, #8]
  418550:	ldr	x9, [sp, #40]
  418554:	ldr	x9, [x9]
  418558:	str	x8, [x9, #16]
  41855c:	ldr	x8, [sp, #40]
  418560:	add	x8, x8, #0x8
  418564:	str	x8, [sp, #40]
  418568:	b	418538 <__fxstatat@plt+0x15448>
  41856c:	ldr	x8, [sp, #40]
  418570:	ldr	x8, [x8]
  418574:	mov	x9, xzr
  418578:	str	x9, [x8, #16]
  41857c:	ldur	x8, [x29, #-24]
  418580:	stur	x8, [x29, #-8]
  418584:	ldur	x0, [x29, #-8]
  418588:	ldp	x29, x30, [sp, #80]
  41858c:	add	sp, sp, #0x60
  418590:	ret
  418594:	sub	sp, sp, #0x20
  418598:	stp	x29, x30, [sp, #16]
  41859c:	add	x29, sp, #0x10
  4185a0:	mov	w8, #0x102                 	// #258
  4185a4:	str	x0, [sp]
  4185a8:	ldr	x9, [sp]
  4185ac:	ldr	w10, [x9, #72]
  4185b0:	and	w8, w10, w8
  4185b4:	cbz	w8, 418608 <__fxstatat@plt+0x15518>
  4185b8:	mov	x0, #0x1f                  	// #31
  4185bc:	mov	x8, xzr
  4185c0:	mov	x1, x8
  4185c4:	adrp	x2, 41a000 <__fxstatat@plt+0x16f10>
  4185c8:	add	x2, x2, #0xb00
  4185cc:	adrp	x3, 41a000 <__fxstatat@plt+0x16f10>
  4185d0:	add	x3, x3, #0xb34
  4185d4:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  4185d8:	add	x4, x4, #0xe10
  4185dc:	bl	4100c8 <__fxstatat@plt+0xcfd8>
  4185e0:	ldr	x8, [sp]
  4185e4:	str	x0, [x8, #88]
  4185e8:	ldr	x8, [sp]
  4185ec:	ldr	x8, [x8, #88]
  4185f0:	cbnz	x8, 418604 <__fxstatat@plt+0x15514>
  4185f4:	mov	w8, wzr
  4185f8:	and	w8, w8, #0x1
  4185fc:	sturb	w8, [x29, #-1]
  418600:	b	41864c <__fxstatat@plt+0x1555c>
  418604:	b	418640 <__fxstatat@plt+0x15550>
  418608:	mov	x0, #0x20                  	// #32
  41860c:	bl	402b30 <malloc@plt>
  418610:	ldr	x8, [sp]
  418614:	str	x0, [x8, #88]
  418618:	ldr	x8, [sp]
  41861c:	ldr	x8, [x8, #88]
  418620:	cbnz	x8, 418634 <__fxstatat@plt+0x15544>
  418624:	mov	w8, wzr
  418628:	and	w8, w8, #0x1
  41862c:	sturb	w8, [x29, #-1]
  418630:	b	41864c <__fxstatat@plt+0x1555c>
  418634:	ldr	x8, [sp]
  418638:	ldr	x0, [x8, #88]
  41863c:	bl	41c054 <__fxstatat@plt+0x18f64>
  418640:	mov	w8, #0x1                   	// #1
  418644:	and	w8, w8, #0x1
  418648:	sturb	w8, [x29, #-1]
  41864c:	ldurb	w8, [x29, #-1]
  418650:	and	w0, w8, #0x1
  418654:	ldp	x29, x30, [sp, #16]
  418658:	add	sp, sp, #0x20
  41865c:	ret
  418660:	sub	sp, sp, #0x30
  418664:	stp	x29, x30, [sp, #32]
  418668:	add	x29, sp, #0x20
  41866c:	mov	w8, wzr
  418670:	mov	w9, #0x8000                	// #32768
  418674:	mov	w10, #0x4900                	// #18688
  418678:	movk	w10, #0x8, lsl #16
  41867c:	stur	x0, [x29, #-8]
  418680:	str	x1, [sp, #16]
  418684:	ldur	x11, [x29, #-8]
  418688:	ldr	w12, [x11, #72]
  41868c:	tst	w12, #0x10
  418690:	csel	w8, w9, w8, ne  // ne = any
  418694:	orr	w8, w10, w8
  418698:	str	w8, [sp, #12]
  41869c:	ldur	x11, [x29, #-8]
  4186a0:	ldr	w8, [x11, #72]
  4186a4:	and	w8, w8, #0x200
  4186a8:	cbz	w8, 4186c8 <__fxstatat@plt+0x155d8>
  4186ac:	ldur	x8, [x29, #-8]
  4186b0:	ldr	w0, [x8, #44]
  4186b4:	ldr	x1, [sp, #16]
  4186b8:	ldr	w2, [sp, #12]
  4186bc:	bl	41c648 <__fxstatat@plt+0x19558>
  4186c0:	str	w0, [sp, #4]
  4186c4:	b	4186d8 <__fxstatat@plt+0x155e8>
  4186c8:	ldr	x0, [sp, #16]
  4186cc:	ldr	w1, [sp, #12]
  4186d0:	bl	40ef04 <__fxstatat@plt+0xbe14>
  4186d4:	str	w0, [sp, #4]
  4186d8:	ldr	w8, [sp, #4]
  4186dc:	str	w8, [sp, #8]
  4186e0:	ldr	w0, [sp, #8]
  4186e4:	ldp	x29, x30, [sp, #32]
  4186e8:	add	sp, sp, #0x30
  4186ec:	ret
  4186f0:	sub	sp, sp, #0x20
  4186f4:	stp	x29, x30, [sp, #16]
  4186f8:	add	x29, sp, #0x10
  4186fc:	str	x0, [sp, #8]
  418700:	ldr	x8, [sp, #8]
  418704:	str	x8, [sp]
  418708:	cbz	x8, 41873c <__fxstatat@plt+0x1564c>
  41870c:	ldr	x8, [sp, #8]
  418710:	ldr	x8, [x8, #16]
  418714:	str	x8, [sp, #8]
  418718:	ldr	x8, [sp]
  41871c:	ldr	x8, [x8, #24]
  418720:	cbz	x8, 418730 <__fxstatat@plt+0x15640>
  418724:	ldr	x8, [sp]
  418728:	ldr	x0, [x8, #24]
  41872c:	bl	402ca0 <closedir@plt>
  418730:	ldr	x0, [sp]
  418734:	bl	402e10 <free@plt>
  418738:	b	418700 <__fxstatat@plt+0x15610>
  41873c:	ldp	x29, x30, [sp, #16]
  418740:	add	sp, sp, #0x20
  418744:	ret
  418748:	sub	sp, sp, #0x50
  41874c:	stp	x29, x30, [sp, #64]
  418750:	add	x29, sp, #0x40
  418754:	stur	x0, [x29, #-16]
  418758:	str	wzr, [sp, #28]
  41875c:	ldur	x8, [x29, #-16]
  418760:	ldr	x8, [x8]
  418764:	cbz	x8, 4187d4 <__fxstatat@plt+0x156e4>
  418768:	ldur	x8, [x29, #-16]
  41876c:	ldr	x8, [x8]
  418770:	str	x8, [sp, #32]
  418774:	ldr	x8, [sp, #32]
  418778:	ldr	x8, [x8, #88]
  41877c:	cmp	x8, #0x0
  418780:	cset	w9, lt  // lt = tstop
  418784:	tbnz	w9, #0, 4187cc <__fxstatat@plt+0x156dc>
  418788:	ldr	x8, [sp, #32]
  41878c:	stur	x8, [x29, #-24]
  418790:	ldr	x8, [sp, #32]
  418794:	ldr	x8, [x8, #16]
  418798:	cbz	x8, 4187ac <__fxstatat@plt+0x156bc>
  41879c:	ldr	x8, [sp, #32]
  4187a0:	ldr	x8, [x8, #16]
  4187a4:	str	x8, [sp, #16]
  4187a8:	b	4187b8 <__fxstatat@plt+0x156c8>
  4187ac:	ldr	x8, [sp, #32]
  4187b0:	ldr	x8, [x8, #8]
  4187b4:	str	x8, [sp, #16]
  4187b8:	ldr	x8, [sp, #16]
  4187bc:	str	x8, [sp, #32]
  4187c0:	ldur	x0, [x29, #-24]
  4187c4:	bl	402e10 <free@plt>
  4187c8:	b	418774 <__fxstatat@plt+0x15684>
  4187cc:	ldr	x0, [sp, #32]
  4187d0:	bl	402e10 <free@plt>
  4187d4:	ldur	x8, [x29, #-16]
  4187d8:	ldr	x8, [x8, #8]
  4187dc:	cbz	x8, 4187ec <__fxstatat@plt+0x156fc>
  4187e0:	ldur	x8, [x29, #-16]
  4187e4:	ldr	x0, [x8, #8]
  4187e8:	bl	4186f0 <__fxstatat@plt+0x15600>
  4187ec:	ldur	x8, [x29, #-16]
  4187f0:	ldr	x0, [x8, #16]
  4187f4:	bl	402e10 <free@plt>
  4187f8:	ldur	x8, [x29, #-16]
  4187fc:	ldr	x0, [x8, #32]
  418800:	bl	402e10 <free@plt>
  418804:	ldur	x8, [x29, #-16]
  418808:	ldr	w9, [x8, #72]
  41880c:	and	w9, w9, #0x200
  418810:	cbz	w9, 41884c <__fxstatat@plt+0x1575c>
  418814:	ldur	x8, [x29, #-16]
  418818:	ldr	w9, [x8, #44]
  41881c:	mov	w10, wzr
  418820:	cmp	w10, w9
  418824:	cset	w9, gt
  418828:	tbnz	w9, #0, 418848 <__fxstatat@plt+0x15758>
  41882c:	ldur	x8, [x29, #-16]
  418830:	ldr	w0, [x8, #44]
  418834:	bl	402cb0 <close@plt>
  418838:	cbz	w0, 418848 <__fxstatat@plt+0x15758>
  41883c:	bl	403030 <__errno_location@plt>
  418840:	ldr	w8, [x0]
  418844:	str	w8, [sp, #28]
  418848:	b	41889c <__fxstatat@plt+0x157ac>
  41884c:	ldur	x8, [x29, #-16]
  418850:	ldr	w9, [x8, #72]
  418854:	and	w9, w9, #0x4
  418858:	cbnz	w9, 41889c <__fxstatat@plt+0x157ac>
  41885c:	ldur	x8, [x29, #-16]
  418860:	ldr	w0, [x8, #40]
  418864:	bl	402970 <fchdir@plt>
  418868:	cbz	w0, 418878 <__fxstatat@plt+0x15788>
  41886c:	bl	403030 <__errno_location@plt>
  418870:	ldr	w8, [x0]
  418874:	str	w8, [sp, #28]
  418878:	ldur	x8, [x29, #-16]
  41887c:	ldr	w0, [x8, #40]
  418880:	bl	402cb0 <close@plt>
  418884:	cbz	w0, 41889c <__fxstatat@plt+0x157ac>
  418888:	ldr	w8, [sp, #28]
  41888c:	cbnz	w8, 41889c <__fxstatat@plt+0x157ac>
  418890:	bl	403030 <__errno_location@plt>
  418894:	ldr	w8, [x0]
  418898:	str	w8, [sp, #28]
  41889c:	ldur	x8, [x29, #-16]
  4188a0:	add	x0, x8, #0x60
  4188a4:	bl	41890c <__fxstatat@plt+0x1581c>
  4188a8:	ldur	x8, [x29, #-16]
  4188ac:	ldr	x8, [x8, #80]
  4188b0:	cbz	x8, 4188c0 <__fxstatat@plt+0x157d0>
  4188b4:	ldur	x8, [x29, #-16]
  4188b8:	ldr	x0, [x8, #80]
  4188bc:	bl	4105d0 <__fxstatat@plt+0xd4e0>
  4188c0:	ldur	x0, [x29, #-16]
  4188c4:	bl	418968 <__fxstatat@plt+0x15878>
  4188c8:	ldur	x0, [x29, #-16]
  4188cc:	bl	402e10 <free@plt>
  4188d0:	ldr	w8, [sp, #28]
  4188d4:	cbz	w8, 4188f8 <__fxstatat@plt+0x15808>
  4188d8:	ldr	w8, [sp, #28]
  4188dc:	str	w8, [sp, #12]
  4188e0:	bl	403030 <__errno_location@plt>
  4188e4:	ldr	w8, [sp, #12]
  4188e8:	str	w8, [x0]
  4188ec:	mov	w9, #0xffffffff            	// #-1
  4188f0:	stur	w9, [x29, #-4]
  4188f4:	b	4188fc <__fxstatat@plt+0x1580c>
  4188f8:	stur	wzr, [x29, #-4]
  4188fc:	ldur	w0, [x29, #-4]
  418900:	ldp	x29, x30, [sp, #64]
  418904:	add	sp, sp, #0x50
  418908:	ret
  41890c:	sub	sp, sp, #0x20
  418910:	stp	x29, x30, [sp, #16]
  418914:	add	x29, sp, #0x10
  418918:	str	x0, [sp, #8]
  41891c:	ldr	x0, [sp, #8]
  418920:	bl	41c450 <__fxstatat@plt+0x19360>
  418924:	eor	w8, w0, #0x1
  418928:	tbnz	w8, #0, 418930 <__fxstatat@plt+0x15840>
  41892c:	b	41895c <__fxstatat@plt+0x1586c>
  418930:	ldr	x0, [sp, #8]
  418934:	bl	41c53c <__fxstatat@plt+0x1944c>
  418938:	str	w0, [sp, #4]
  41893c:	ldr	w8, [sp, #4]
  418940:	mov	w9, wzr
  418944:	cmp	w9, w8
  418948:	cset	w8, gt
  41894c:	tbnz	w8, #0, 418958 <__fxstatat@plt+0x15868>
  418950:	ldr	w0, [sp, #4]
  418954:	bl	402cb0 <close@plt>
  418958:	b	41891c <__fxstatat@plt+0x1582c>
  41895c:	ldp	x29, x30, [sp, #16]
  418960:	add	sp, sp, #0x20
  418964:	ret
  418968:	sub	sp, sp, #0x20
  41896c:	stp	x29, x30, [sp, #16]
  418970:	add	x29, sp, #0x10
  418974:	mov	w8, #0x102                 	// #258
  418978:	str	x0, [sp, #8]
  41897c:	ldr	x9, [sp, #8]
  418980:	ldr	w10, [x9, #72]
  418984:	and	w8, w10, w8
  418988:	cbz	w8, 4189a8 <__fxstatat@plt+0x158b8>
  41898c:	ldr	x8, [sp, #8]
  418990:	ldr	x8, [x8, #88]
  418994:	cbz	x8, 4189a4 <__fxstatat@plt+0x158b4>
  418998:	ldr	x8, [sp, #8]
  41899c:	ldr	x0, [x8, #88]
  4189a0:	bl	4105d0 <__fxstatat@plt+0xd4e0>
  4189a4:	b	4189b4 <__fxstatat@plt+0x158c4>
  4189a8:	ldr	x8, [sp, #8]
  4189ac:	ldr	x0, [x8, #88]
  4189b0:	bl	402e10 <free@plt>
  4189b4:	ldp	x29, x30, [sp, #16]
  4189b8:	add	sp, sp, #0x20
  4189bc:	ret
  4189c0:	sub	sp, sp, #0x70
  4189c4:	stp	x29, x30, [sp, #96]
  4189c8:	add	x29, sp, #0x60
  4189cc:	mov	w8, #0x0                   	// #0
  4189d0:	stur	x0, [x29, #-16]
  4189d4:	ldur	x9, [x29, #-16]
  4189d8:	ldr	x9, [x9]
  4189dc:	str	w8, [sp, #36]
  4189e0:	cbz	x9, 4189f4 <__fxstatat@plt+0x15904>
  4189e4:	ldur	x8, [x29, #-16]
  4189e8:	ldr	w9, [x8, #72]
  4189ec:	and	w9, w9, #0x2000
  4189f0:	cbz	w9, 418a00 <__fxstatat@plt+0x15910>
  4189f4:	mov	x8, xzr
  4189f8:	stur	x8, [x29, #-8]
  4189fc:	b	419310 <__fxstatat@plt+0x16220>
  418a00:	ldur	x8, [x29, #-16]
  418a04:	ldr	x8, [x8]
  418a08:	stur	x8, [x29, #-24]
  418a0c:	ldur	x8, [x29, #-24]
  418a10:	ldrh	w9, [x8, #112]
  418a14:	sturh	w9, [x29, #-34]
  418a18:	ldur	x8, [x29, #-24]
  418a1c:	mov	w9, #0x3                   	// #3
  418a20:	strh	w9, [x8, #112]
  418a24:	ldurh	w9, [x29, #-34]
  418a28:	cmp	w9, #0x1
  418a2c:	b.ne	418a58 <__fxstatat@plt+0x15968>  // b.any
  418a30:	ldur	x0, [x29, #-16]
  418a34:	ldur	x1, [x29, #-24]
  418a38:	mov	w8, wzr
  418a3c:	and	w2, w8, #0x1
  418a40:	bl	418198 <__fxstatat@plt+0x150a8>
  418a44:	ldur	x9, [x29, #-24]
  418a48:	strh	w0, [x9, #108]
  418a4c:	ldur	x9, [x29, #-24]
  418a50:	stur	x9, [x29, #-8]
  418a54:	b	419310 <__fxstatat@plt+0x16220>
  418a58:	ldurh	w8, [x29, #-34]
  418a5c:	cmp	w8, #0x2
  418a60:	b.ne	418b18 <__fxstatat@plt+0x15a28>  // b.any
  418a64:	ldur	x8, [x29, #-24]
  418a68:	ldrh	w9, [x8, #108]
  418a6c:	cmp	w9, #0xc
  418a70:	b.eq	418a84 <__fxstatat@plt+0x15994>  // b.none
  418a74:	ldur	x8, [x29, #-24]
  418a78:	ldrh	w9, [x8, #108]
  418a7c:	cmp	w9, #0xd
  418a80:	b.ne	418b18 <__fxstatat@plt+0x15a28>  // b.any
  418a84:	ldur	x0, [x29, #-16]
  418a88:	ldur	x1, [x29, #-24]
  418a8c:	mov	w8, #0x1                   	// #1
  418a90:	and	w2, w8, #0x1
  418a94:	bl	418198 <__fxstatat@plt+0x150a8>
  418a98:	ldur	x9, [x29, #-24]
  418a9c:	strh	w0, [x9, #108]
  418aa0:	ldur	x9, [x29, #-24]
  418aa4:	ldrh	w8, [x9, #108]
  418aa8:	cmp	w8, #0x1
  418aac:	b.ne	418b14 <__fxstatat@plt+0x15a24>  // b.any
  418ab0:	ldur	x8, [x29, #-16]
  418ab4:	ldr	w9, [x8, #72]
  418ab8:	and	w9, w9, #0x4
  418abc:	cbnz	w9, 418b14 <__fxstatat@plt+0x15a24>
  418ac0:	ldur	x0, [x29, #-16]
  418ac4:	adrp	x1, 41f000 <__fxstatat@plt+0x1bf10>
  418ac8:	add	x1, x1, #0xe7c
  418acc:	bl	418660 <__fxstatat@plt+0x15570>
  418ad0:	ldur	x8, [x29, #-24]
  418ad4:	str	w0, [x8, #68]
  418ad8:	cmp	w0, #0x0
  418adc:	cset	w9, ge  // ge = tcont
  418ae0:	tbnz	w9, #0, 418b04 <__fxstatat@plt+0x15a14>
  418ae4:	bl	403030 <__errno_location@plt>
  418ae8:	ldr	w8, [x0]
  418aec:	ldur	x9, [x29, #-24]
  418af0:	str	w8, [x9, #64]
  418af4:	ldur	x9, [x29, #-24]
  418af8:	mov	w8, #0x7                   	// #7
  418afc:	strh	w8, [x9, #108]
  418b00:	b	418b14 <__fxstatat@plt+0x15a24>
  418b04:	ldur	x8, [x29, #-24]
  418b08:	ldrh	w9, [x8, #110]
  418b0c:	orr	w9, w9, #0x2
  418b10:	strh	w9, [x8, #110]
  418b14:	b	418f84 <__fxstatat@plt+0x15e94>
  418b18:	ldur	x8, [x29, #-24]
  418b1c:	ldrh	w9, [x8, #108]
  418b20:	cmp	w9, #0x1
  418b24:	b.ne	418d18 <__fxstatat@plt+0x15c28>  // b.any
  418b28:	ldurh	w8, [x29, #-34]
  418b2c:	cmp	w8, #0x4
  418b30:	b.eq	418b5c <__fxstatat@plt+0x15a6c>  // b.none
  418b34:	ldur	x8, [x29, #-16]
  418b38:	ldr	w9, [x8, #72]
  418b3c:	and	w9, w9, #0x40
  418b40:	cbz	w9, 418bc0 <__fxstatat@plt+0x15ad0>
  418b44:	ldur	x8, [x29, #-24]
  418b48:	ldr	x8, [x8, #120]
  418b4c:	ldur	x9, [x29, #-16]
  418b50:	ldr	x9, [x9, #24]
  418b54:	cmp	x8, x9
  418b58:	b.eq	418bc0 <__fxstatat@plt+0x15ad0>  // b.none
  418b5c:	ldur	x8, [x29, #-24]
  418b60:	ldrh	w9, [x8, #110]
  418b64:	and	w9, w9, #0x2
  418b68:	cbz	w9, 418b78 <__fxstatat@plt+0x15a88>
  418b6c:	ldur	x8, [x29, #-24]
  418b70:	ldr	w0, [x8, #68]
  418b74:	bl	402cb0 <close@plt>
  418b78:	ldur	x8, [x29, #-16]
  418b7c:	ldr	x8, [x8, #8]
  418b80:	cbz	x8, 418b9c <__fxstatat@plt+0x15aac>
  418b84:	ldur	x8, [x29, #-16]
  418b88:	ldr	x0, [x8, #8]
  418b8c:	bl	4186f0 <__fxstatat@plt+0x15600>
  418b90:	ldur	x8, [x29, #-16]
  418b94:	mov	x9, xzr
  418b98:	str	x9, [x8, #8]
  418b9c:	ldur	x8, [x29, #-24]
  418ba0:	mov	w9, #0x6                   	// #6
  418ba4:	strh	w9, [x8, #108]
  418ba8:	ldur	x0, [x29, #-16]
  418bac:	ldur	x1, [x29, #-24]
  418bb0:	bl	419320 <__fxstatat@plt+0x16230>
  418bb4:	ldur	x8, [x29, #-24]
  418bb8:	stur	x8, [x29, #-8]
  418bbc:	b	419310 <__fxstatat@plt+0x16220>
  418bc0:	ldur	x8, [x29, #-16]
  418bc4:	ldr	x8, [x8, #8]
  418bc8:	cbz	x8, 418c04 <__fxstatat@plt+0x15b14>
  418bcc:	ldur	x8, [x29, #-16]
  418bd0:	ldr	w9, [x8, #72]
  418bd4:	and	w9, w9, #0x1000
  418bd8:	cbz	w9, 418c04 <__fxstatat@plt+0x15b14>
  418bdc:	ldur	x8, [x29, #-16]
  418be0:	ldr	w9, [x8, #72]
  418be4:	and	w9, w9, #0xffffefff
  418be8:	str	w9, [x8, #72]
  418bec:	ldur	x8, [x29, #-16]
  418bf0:	ldr	x0, [x8, #8]
  418bf4:	bl	4186f0 <__fxstatat@plt+0x15600>
  418bf8:	ldur	x8, [x29, #-16]
  418bfc:	mov	x10, xzr
  418c00:	str	x10, [x8, #8]
  418c04:	ldur	x8, [x29, #-16]
  418c08:	ldr	x8, [x8, #8]
  418c0c:	cbz	x8, 418c88 <__fxstatat@plt+0x15b98>
  418c10:	ldur	x0, [x29, #-16]
  418c14:	ldur	x1, [x29, #-24]
  418c18:	ldur	x8, [x29, #-24]
  418c1c:	ldr	x3, [x8, #48]
  418c20:	mov	w2, #0xffffffff            	// #-1
  418c24:	bl	419444 <__fxstatat@plt+0x16354>
  418c28:	cbz	w0, 418c84 <__fxstatat@plt+0x15b94>
  418c2c:	bl	403030 <__errno_location@plt>
  418c30:	ldr	w8, [x0]
  418c34:	ldur	x9, [x29, #-24]
  418c38:	str	w8, [x9, #64]
  418c3c:	ldur	x9, [x29, #-24]
  418c40:	ldrh	w8, [x9, #110]
  418c44:	orr	w8, w8, #0x1
  418c48:	strh	w8, [x9, #110]
  418c4c:	ldur	x9, [x29, #-16]
  418c50:	ldr	x9, [x9, #8]
  418c54:	stur	x9, [x29, #-24]
  418c58:	ldur	x8, [x29, #-24]
  418c5c:	cbz	x8, 418c84 <__fxstatat@plt+0x15b94>
  418c60:	ldur	x8, [x29, #-24]
  418c64:	ldr	x8, [x8, #8]
  418c68:	ldr	x8, [x8, #48]
  418c6c:	ldur	x9, [x29, #-24]
  418c70:	str	x8, [x9, #48]
  418c74:	ldur	x8, [x29, #-24]
  418c78:	ldr	x8, [x8, #16]
  418c7c:	stur	x8, [x29, #-24]
  418c80:	b	418c58 <__fxstatat@plt+0x15b68>
  418c84:	b	418cfc <__fxstatat@plt+0x15c0c>
  418c88:	ldur	x0, [x29, #-16]
  418c8c:	mov	w1, #0x3                   	// #3
  418c90:	bl	4196ec <__fxstatat@plt+0x165fc>
  418c94:	ldur	x8, [x29, #-16]
  418c98:	str	x0, [x8, #8]
  418c9c:	cbnz	x0, 418cfc <__fxstatat@plt+0x15c0c>
  418ca0:	ldur	x8, [x29, #-16]
  418ca4:	ldr	w9, [x8, #72]
  418ca8:	and	w9, w9, #0x2000
  418cac:	cbz	w9, 418cbc <__fxstatat@plt+0x15bcc>
  418cb0:	mov	x8, xzr
  418cb4:	stur	x8, [x29, #-8]
  418cb8:	b	419310 <__fxstatat@plt+0x16220>
  418cbc:	ldur	x8, [x29, #-24]
  418cc0:	ldr	w9, [x8, #64]
  418cc4:	cbz	w9, 418ce4 <__fxstatat@plt+0x15bf4>
  418cc8:	ldur	x8, [x29, #-24]
  418ccc:	ldrh	w9, [x8, #108]
  418cd0:	cmp	w9, #0x4
  418cd4:	b.eq	418ce4 <__fxstatat@plt+0x15bf4>  // b.none
  418cd8:	ldur	x8, [x29, #-24]
  418cdc:	mov	w9, #0x7                   	// #7
  418ce0:	strh	w9, [x8, #108]
  418ce4:	ldur	x0, [x29, #-16]
  418ce8:	ldur	x1, [x29, #-24]
  418cec:	bl	419320 <__fxstatat@plt+0x16230>
  418cf0:	ldur	x8, [x29, #-24]
  418cf4:	stur	x8, [x29, #-8]
  418cf8:	b	419310 <__fxstatat@plt+0x16220>
  418cfc:	ldur	x8, [x29, #-16]
  418d00:	ldr	x8, [x8, #8]
  418d04:	stur	x8, [x29, #-24]
  418d08:	ldur	x8, [x29, #-16]
  418d0c:	mov	x9, xzr
  418d10:	str	x9, [x8, #8]
  418d14:	b	418ee8 <__fxstatat@plt+0x15df8>
  418d18:	ldur	x8, [x29, #-24]
  418d1c:	stur	x8, [x29, #-32]
  418d20:	ldur	x8, [x29, #-24]
  418d24:	ldr	x8, [x8, #16]
  418d28:	cbnz	x8, 418db0 <__fxstatat@plt+0x15cc0>
  418d2c:	ldur	x8, [x29, #-24]
  418d30:	ldr	x8, [x8, #8]
  418d34:	ldr	x8, [x8, #24]
  418d38:	cbz	x8, 418db0 <__fxstatat@plt+0x15cc0>
  418d3c:	ldur	x8, [x29, #-32]
  418d40:	ldr	x8, [x8, #8]
  418d44:	stur	x8, [x29, #-24]
  418d48:	ldur	x8, [x29, #-24]
  418d4c:	ldur	x9, [x29, #-16]
  418d50:	str	x8, [x9]
  418d54:	ldur	x8, [x29, #-16]
  418d58:	ldr	x8, [x8, #32]
  418d5c:	ldur	x9, [x29, #-24]
  418d60:	ldr	x9, [x9, #72]
  418d64:	add	x8, x8, x9
  418d68:	mov	w10, #0x0                   	// #0
  418d6c:	strb	w10, [x8]
  418d70:	ldur	x0, [x29, #-16]
  418d74:	mov	w1, #0x3                   	// #3
  418d78:	bl	4196ec <__fxstatat@plt+0x165fc>
  418d7c:	stur	x0, [x29, #-24]
  418d80:	cbnz	x0, 418da4 <__fxstatat@plt+0x15cb4>
  418d84:	ldur	x8, [x29, #-16]
  418d88:	ldr	w9, [x8, #72]
  418d8c:	and	w9, w9, #0x2000
  418d90:	cbz	w9, 418da0 <__fxstatat@plt+0x15cb0>
  418d94:	mov	x8, xzr
  418d98:	stur	x8, [x29, #-8]
  418d9c:	b	419310 <__fxstatat@plt+0x16220>
  418da0:	b	4190f4 <__fxstatat@plt+0x16004>
  418da4:	ldur	x0, [x29, #-32]
  418da8:	bl	402e10 <free@plt>
  418dac:	b	418ee8 <__fxstatat@plt+0x15df8>
  418db0:	ldur	x8, [x29, #-24]
  418db4:	ldr	x8, [x8, #16]
  418db8:	stur	x8, [x29, #-24]
  418dbc:	cbz	x8, 4190f4 <__fxstatat@plt+0x16004>
  418dc0:	ldur	x8, [x29, #-24]
  418dc4:	ldur	x9, [x29, #-16]
  418dc8:	str	x8, [x9]
  418dcc:	ldur	x0, [x29, #-32]
  418dd0:	bl	402e10 <free@plt>
  418dd4:	ldur	x8, [x29, #-24]
  418dd8:	ldr	x8, [x8, #88]
  418ddc:	cbnz	x8, 418e28 <__fxstatat@plt+0x15d38>
  418de0:	ldur	x0, [x29, #-16]
  418de4:	bl	41a390 <__fxstatat@plt+0x172a0>
  418de8:	cbz	w0, 418e08 <__fxstatat@plt+0x15d18>
  418dec:	ldur	x8, [x29, #-16]
  418df0:	ldr	w9, [x8, #72]
  418df4:	orr	w9, w9, #0x2000
  418df8:	str	w9, [x8, #72]
  418dfc:	mov	x8, xzr
  418e00:	stur	x8, [x29, #-8]
  418e04:	b	419310 <__fxstatat@plt+0x16220>
  418e08:	ldur	x0, [x29, #-16]
  418e0c:	bl	418968 <__fxstatat@plt+0x15878>
  418e10:	ldur	x0, [x29, #-16]
  418e14:	ldur	x1, [x29, #-24]
  418e18:	bl	41a494 <__fxstatat@plt+0x173a4>
  418e1c:	ldur	x0, [x29, #-16]
  418e20:	bl	418594 <__fxstatat@plt+0x154a4>
  418e24:	b	418f84 <__fxstatat@plt+0x15e94>
  418e28:	ldur	x8, [x29, #-24]
  418e2c:	ldrh	w9, [x8, #112]
  418e30:	cmp	w9, #0x4
  418e34:	b.ne	418e3c <__fxstatat@plt+0x15d4c>  // b.any
  418e38:	b	418d18 <__fxstatat@plt+0x15c28>
  418e3c:	ldur	x8, [x29, #-24]
  418e40:	ldrh	w9, [x8, #112]
  418e44:	cmp	w9, #0x2
  418e48:	b.ne	418ee8 <__fxstatat@plt+0x15df8>  // b.any
  418e4c:	ldur	x0, [x29, #-16]
  418e50:	ldur	x1, [x29, #-24]
  418e54:	mov	w8, #0x1                   	// #1
  418e58:	and	w2, w8, #0x1
  418e5c:	bl	418198 <__fxstatat@plt+0x150a8>
  418e60:	ldur	x9, [x29, #-24]
  418e64:	strh	w0, [x9, #108]
  418e68:	ldur	x9, [x29, #-24]
  418e6c:	ldrh	w8, [x9, #108]
  418e70:	cmp	w8, #0x1
  418e74:	b.ne	418edc <__fxstatat@plt+0x15dec>  // b.any
  418e78:	ldur	x8, [x29, #-16]
  418e7c:	ldr	w9, [x8, #72]
  418e80:	and	w9, w9, #0x4
  418e84:	cbnz	w9, 418edc <__fxstatat@plt+0x15dec>
  418e88:	ldur	x0, [x29, #-16]
  418e8c:	adrp	x1, 41f000 <__fxstatat@plt+0x1bf10>
  418e90:	add	x1, x1, #0xe7c
  418e94:	bl	418660 <__fxstatat@plt+0x15570>
  418e98:	ldur	x8, [x29, #-24]
  418e9c:	str	w0, [x8, #68]
  418ea0:	cmp	w0, #0x0
  418ea4:	cset	w9, ge  // ge = tcont
  418ea8:	tbnz	w9, #0, 418ecc <__fxstatat@plt+0x15ddc>
  418eac:	bl	403030 <__errno_location@plt>
  418eb0:	ldr	w8, [x0]
  418eb4:	ldur	x9, [x29, #-24]
  418eb8:	str	w8, [x9, #64]
  418ebc:	ldur	x9, [x29, #-24]
  418ec0:	mov	w8, #0x7                   	// #7
  418ec4:	strh	w8, [x9, #108]
  418ec8:	b	418edc <__fxstatat@plt+0x15dec>
  418ecc:	ldur	x8, [x29, #-24]
  418ed0:	ldrh	w9, [x8, #110]
  418ed4:	orr	w9, w9, #0x2
  418ed8:	strh	w9, [x8, #110]
  418edc:	ldur	x8, [x29, #-24]
  418ee0:	mov	w9, #0x3                   	// #3
  418ee4:	strh	w9, [x8, #112]
  418ee8:	ldur	x8, [x29, #-16]
  418eec:	ldr	x8, [x8, #32]
  418ef0:	ldur	x9, [x29, #-24]
  418ef4:	ldr	x9, [x9, #8]
  418ef8:	ldr	x9, [x9, #56]
  418efc:	ldur	x10, [x29, #-24]
  418f00:	ldr	x10, [x10, #8]
  418f04:	ldr	x10, [x10, #72]
  418f08:	subs	x10, x10, #0x1
  418f0c:	ldrb	w11, [x9, x10]
  418f10:	cmp	w11, #0x2f
  418f14:	str	x8, [sp, #24]
  418f18:	b.ne	418f34 <__fxstatat@plt+0x15e44>  // b.any
  418f1c:	ldur	x8, [x29, #-24]
  418f20:	ldr	x8, [x8, #8]
  418f24:	ldr	x8, [x8, #72]
  418f28:	subs	x8, x8, #0x1
  418f2c:	str	x8, [sp, #16]
  418f30:	b	418f44 <__fxstatat@plt+0x15e54>
  418f34:	ldur	x8, [x29, #-24]
  418f38:	ldr	x8, [x8, #8]
  418f3c:	ldr	x8, [x8, #72]
  418f40:	str	x8, [sp, #16]
  418f44:	ldr	x8, [sp, #16]
  418f48:	ldr	x9, [sp, #24]
  418f4c:	add	x8, x9, x8
  418f50:	str	x8, [sp, #48]
  418f54:	ldr	x8, [sp, #48]
  418f58:	add	x10, x8, #0x1
  418f5c:	str	x10, [sp, #48]
  418f60:	mov	w11, #0x2f                  	// #47
  418f64:	strb	w11, [x8]
  418f68:	ldr	x0, [sp, #48]
  418f6c:	ldur	x8, [x29, #-24]
  418f70:	add	x1, x8, #0xf8
  418f74:	ldur	x8, [x29, #-24]
  418f78:	ldr	x8, [x8, #96]
  418f7c:	add	x2, x8, #0x1
  418f80:	bl	402900 <memmove@plt>
  418f84:	ldur	x8, [x29, #-24]
  418f88:	ldur	x9, [x29, #-16]
  418f8c:	str	x8, [x9]
  418f90:	ldur	x8, [x29, #-24]
  418f94:	ldrh	w10, [x8, #108]
  418f98:	cmp	w10, #0xb
  418f9c:	b.ne	419094 <__fxstatat@plt+0x15fa4>  // b.any
  418fa0:	ldur	x8, [x29, #-24]
  418fa4:	ldr	x8, [x8, #168]
  418fa8:	cmp	x8, #0x2
  418fac:	b.ne	419080 <__fxstatat@plt+0x15f90>  // b.any
  418fb0:	ldur	x8, [x29, #-24]
  418fb4:	ldr	x8, [x8, #8]
  418fb8:	str	x8, [sp, #40]
  418fbc:	ldr	x8, [sp, #40]
  418fc0:	ldr	w9, [x8, #104]
  418fc4:	cbnz	w9, 419004 <__fxstatat@plt+0x15f14>
  418fc8:	ldur	x8, [x29, #-16]
  418fcc:	ldr	w9, [x8, #72]
  418fd0:	and	w9, w9, #0x8
  418fd4:	cbz	w9, 419004 <__fxstatat@plt+0x15f14>
  418fd8:	ldur	x8, [x29, #-16]
  418fdc:	ldr	w9, [x8, #72]
  418fe0:	and	w9, w9, #0x10
  418fe4:	cbz	w9, 419004 <__fxstatat@plt+0x15f14>
  418fe8:	ldr	x0, [sp, #40]
  418fec:	ldur	x8, [x29, #-16]
  418ff0:	ldr	w1, [x8, #44]
  418ff4:	bl	41a578 <__fxstatat@plt+0x17488>
  418ff8:	cmp	w0, #0x2
  418ffc:	b.ne	419004 <__fxstatat@plt+0x15f14>  // b.any
  419000:	b	41907c <__fxstatat@plt+0x15f8c>
  419004:	ldur	x0, [x29, #-16]
  419008:	ldur	x1, [x29, #-24]
  41900c:	mov	w8, wzr
  419010:	and	w2, w8, #0x1
  419014:	bl	418198 <__fxstatat@plt+0x150a8>
  419018:	ldur	x9, [x29, #-24]
  41901c:	strh	w0, [x9, #108]
  419020:	ldur	x9, [x29, #-24]
  419024:	ldr	w8, [x9, #136]
  419028:	and	w8, w8, #0xf000
  41902c:	cmp	w8, #0x4, lsl #12
  419030:	b.ne	41907c <__fxstatat@plt+0x15f8c>  // b.any
  419034:	ldur	x8, [x29, #-24]
  419038:	ldr	x8, [x8, #88]
  41903c:	cbz	x8, 41907c <__fxstatat@plt+0x15f8c>
  419040:	ldr	x8, [sp, #40]
  419044:	ldr	w9, [x8, #104]
  419048:	mov	w10, wzr
  41904c:	cmp	w10, w9
  419050:	cset	w9, cs  // cs = hs, nlast
  419054:	tbnz	w9, #0, 41907c <__fxstatat@plt+0x15f8c>
  419058:	ldr	x8, [sp, #40]
  41905c:	ldr	w9, [x8, #104]
  419060:	mov	w10, #0xffffffff            	// #-1
  419064:	cmp	w9, w10
  419068:	b.eq	41907c <__fxstatat@plt+0x15f8c>  // b.none
  41906c:	ldr	x8, [sp, #40]
  419070:	ldr	w9, [x8, #104]
  419074:	subs	w9, w9, #0x1
  419078:	str	w9, [x8, #104]
  41907c:	b	419094 <__fxstatat@plt+0x15fa4>
  419080:	ldur	x8, [x29, #-24]
  419084:	ldr	x8, [x8, #168]
  419088:	cmp	x8, #0x1
  41908c:	b.eq	419094 <__fxstatat@plt+0x15fa4>  // b.none
  419090:	bl	402d00 <abort@plt>
  419094:	ldur	x8, [x29, #-24]
  419098:	ldrh	w9, [x8, #108]
  41909c:	cmp	w9, #0x1
  4190a0:	b.ne	4190e8 <__fxstatat@plt+0x15ff8>  // b.any
  4190a4:	ldur	x8, [x29, #-24]
  4190a8:	ldr	x8, [x8, #88]
  4190ac:	cbnz	x8, 4190c0 <__fxstatat@plt+0x15fd0>
  4190b0:	ldur	x8, [x29, #-24]
  4190b4:	ldr	x8, [x8, #120]
  4190b8:	ldur	x9, [x29, #-16]
  4190bc:	str	x8, [x9, #24]
  4190c0:	ldur	x0, [x29, #-16]
  4190c4:	ldur	x1, [x29, #-24]
  4190c8:	bl	41a658 <__fxstatat@plt+0x17568>
  4190cc:	tbnz	w0, #0, 4190e8 <__fxstatat@plt+0x15ff8>
  4190d0:	bl	403030 <__errno_location@plt>
  4190d4:	mov	w8, #0xc                   	// #12
  4190d8:	str	w8, [x0]
  4190dc:	mov	x9, xzr
  4190e0:	stur	x9, [x29, #-8]
  4190e4:	b	419310 <__fxstatat@plt+0x16220>
  4190e8:	ldur	x8, [x29, #-24]
  4190ec:	stur	x8, [x29, #-8]
  4190f0:	b	419310 <__fxstatat@plt+0x16220>
  4190f4:	ldur	x8, [x29, #-32]
  4190f8:	ldr	x8, [x8, #8]
  4190fc:	stur	x8, [x29, #-24]
  419100:	ldur	x8, [x29, #-24]
  419104:	ldur	x9, [x29, #-16]
  419108:	str	x8, [x9]
  41910c:	ldur	x0, [x29, #-32]
  419110:	bl	402e10 <free@plt>
  419114:	ldur	x8, [x29, #-24]
  419118:	ldr	x8, [x8, #88]
  41911c:	mov	x9, #0xffffffffffffffff    	// #-1
  419120:	cmp	x8, x9
  419124:	b.ne	41914c <__fxstatat@plt+0x1605c>  // b.any
  419128:	ldur	x0, [x29, #-24]
  41912c:	bl	402e10 <free@plt>
  419130:	bl	403030 <__errno_location@plt>
  419134:	str	wzr, [x0]
  419138:	ldur	x8, [x29, #-16]
  41913c:	mov	x9, xzr
  419140:	str	x9, [x8]
  419144:	stur	x9, [x29, #-8]
  419148:	b	419310 <__fxstatat@plt+0x16220>
  41914c:	ldur	x8, [x29, #-24]
  419150:	ldrh	w9, [x8, #108]
  419154:	cmp	w9, #0xb
  419158:	b.ne	419160 <__fxstatat@plt+0x16070>  // b.any
  41915c:	bl	402d00 <abort@plt>
  419160:	ldur	x8, [x29, #-16]
  419164:	ldr	x8, [x8, #32]
  419168:	ldur	x9, [x29, #-24]
  41916c:	ldr	x9, [x9, #72]
  419170:	add	x8, x8, x9
  419174:	mov	w10, #0x0                   	// #0
  419178:	strb	w10, [x8]
  41917c:	ldur	x8, [x29, #-24]
  419180:	ldr	x8, [x8, #88]
  419184:	cbnz	x8, 4191b8 <__fxstatat@plt+0x160c8>
  419188:	ldur	x0, [x29, #-16]
  41918c:	bl	41a390 <__fxstatat@plt+0x172a0>
  419190:	cbz	w0, 4191b4 <__fxstatat@plt+0x160c4>
  419194:	bl	403030 <__errno_location@plt>
  419198:	ldr	w8, [x0]
  41919c:	ldur	x9, [x29, #-24]
  4191a0:	str	w8, [x9, #64]
  4191a4:	ldur	x9, [x29, #-16]
  4191a8:	ldr	w8, [x9, #72]
  4191ac:	orr	w8, w8, #0x2000
  4191b0:	str	w8, [x9, #72]
  4191b4:	b	41929c <__fxstatat@plt+0x161ac>
  4191b8:	ldur	x8, [x29, #-24]
  4191bc:	ldrh	w9, [x8, #110]
  4191c0:	and	w9, w9, #0x2
  4191c4:	cbz	w9, 41924c <__fxstatat@plt+0x1615c>
  4191c8:	ldur	x8, [x29, #-16]
  4191cc:	ldr	w9, [x8, #72]
  4191d0:	and	w9, w9, #0x4
  4191d4:	cbnz	w9, 41923c <__fxstatat@plt+0x1614c>
  4191d8:	ldur	x8, [x29, #-16]
  4191dc:	ldr	w9, [x8, #72]
  4191e0:	and	w9, w9, #0x200
  4191e4:	cbz	w9, 41920c <__fxstatat@plt+0x1611c>
  4191e8:	ldur	x0, [x29, #-16]
  4191ec:	ldur	x8, [x29, #-24]
  4191f0:	ldr	w1, [x8, #68]
  4191f4:	mov	w9, #0x1                   	// #1
  4191f8:	and	w2, w9, #0x1
  4191fc:	bl	41a794 <__fxstatat@plt+0x176a4>
  419200:	ldr	w9, [sp, #36]
  419204:	tbnz	w9, #0, 41921c <__fxstatat@plt+0x1612c>
  419208:	b	41923c <__fxstatat@plt+0x1614c>
  41920c:	ldur	x8, [x29, #-24]
  419210:	ldr	w0, [x8, #68]
  419214:	bl	402970 <fchdir@plt>
  419218:	cbz	w0, 41923c <__fxstatat@plt+0x1614c>
  41921c:	bl	403030 <__errno_location@plt>
  419220:	ldr	w8, [x0]
  419224:	ldur	x9, [x29, #-24]
  419228:	str	w8, [x9, #64]
  41922c:	ldur	x9, [x29, #-16]
  419230:	ldr	w8, [x9, #72]
  419234:	orr	w8, w8, #0x2000
  419238:	str	w8, [x9, #72]
  41923c:	ldur	x8, [x29, #-24]
  419240:	ldr	w0, [x8, #68]
  419244:	bl	402cb0 <close@plt>
  419248:	b	41929c <__fxstatat@plt+0x161ac>
  41924c:	ldur	x8, [x29, #-24]
  419250:	ldrh	w9, [x8, #110]
  419254:	and	w9, w9, #0x1
  419258:	cbnz	w9, 41929c <__fxstatat@plt+0x161ac>
  41925c:	ldur	x0, [x29, #-16]
  419260:	ldur	x8, [x29, #-24]
  419264:	ldr	x1, [x8, #8]
  419268:	mov	w2, #0xffffffff            	// #-1
  41926c:	adrp	x3, 41f000 <__fxstatat@plt+0x1bf10>
  419270:	add	x3, x3, #0xe7b
  419274:	bl	419444 <__fxstatat@plt+0x16354>
  419278:	cbz	w0, 41929c <__fxstatat@plt+0x161ac>
  41927c:	bl	403030 <__errno_location@plt>
  419280:	ldr	w8, [x0]
  419284:	ldur	x9, [x29, #-24]
  419288:	str	w8, [x9, #64]
  41928c:	ldur	x9, [x29, #-16]
  419290:	ldr	w8, [x9, #72]
  419294:	orr	w8, w8, #0x2000
  419298:	str	w8, [x9, #72]
  41929c:	ldur	x8, [x29, #-24]
  4192a0:	ldrh	w9, [x8, #108]
  4192a4:	cmp	w9, #0x2
  4192a8:	b.eq	4192e4 <__fxstatat@plt+0x161f4>  // b.none
  4192ac:	ldur	x8, [x29, #-24]
  4192b0:	ldr	w9, [x8, #64]
  4192b4:	mov	w10, #0x6                   	// #6
  4192b8:	mov	w11, #0x7                   	// #7
  4192bc:	cmp	w9, #0x0
  4192c0:	csel	w9, w11, w10, ne  // ne = any
  4192c4:	ldur	x8, [x29, #-24]
  4192c8:	strh	w9, [x8, #108]
  4192cc:	ldur	x8, [x29, #-24]
  4192d0:	ldr	w9, [x8, #64]
  4192d4:	cbnz	w9, 4192e4 <__fxstatat@plt+0x161f4>
  4192d8:	ldur	x0, [x29, #-16]
  4192dc:	ldur	x1, [x29, #-24]
  4192e0:	bl	419320 <__fxstatat@plt+0x16230>
  4192e4:	ldur	x8, [x29, #-16]
  4192e8:	ldr	w9, [x8, #72]
  4192ec:	and	w9, w9, #0x2000
  4192f0:	cbz	w9, 419300 <__fxstatat@plt+0x16210>
  4192f4:	mov	x8, xzr
  4192f8:	str	x8, [sp, #8]
  4192fc:	b	419308 <__fxstatat@plt+0x16218>
  419300:	ldur	x8, [x29, #-24]
  419304:	str	x8, [sp, #8]
  419308:	ldr	x8, [sp, #8]
  41930c:	stur	x8, [x29, #-8]
  419310:	ldur	x0, [x29, #-8]
  419314:	ldp	x29, x30, [sp, #96]
  419318:	add	sp, sp, #0x70
  41931c:	ret
  419320:	sub	sp, sp, #0x50
  419324:	stp	x29, x30, [sp, #64]
  419328:	add	x29, sp, #0x40
  41932c:	mov	w8, #0x102                 	// #258
  419330:	stur	x0, [x29, #-8]
  419334:	stur	x1, [x29, #-16]
  419338:	ldur	x9, [x29, #-16]
  41933c:	add	x9, x9, #0x78
  419340:	stur	x9, [x29, #-24]
  419344:	ldur	x9, [x29, #-8]
  419348:	ldr	w10, [x9, #72]
  41934c:	and	w8, w10, w8
  419350:	cbz	w8, 419398 <__fxstatat@plt+0x162a8>
  419354:	ldur	x8, [x29, #-24]
  419358:	ldr	x8, [x8]
  41935c:	add	x1, sp, #0x10
  419360:	str	x8, [sp, #16]
  419364:	ldur	x8, [x29, #-24]
  419368:	ldr	x8, [x8, #8]
  41936c:	str	x8, [sp, #24]
  419370:	ldur	x8, [x29, #-8]
  419374:	ldr	x0, [x8, #88]
  419378:	bl	411018 <__fxstatat@plt+0xdf28>
  41937c:	str	x0, [sp, #8]
  419380:	ldr	x8, [sp, #8]
  419384:	cbnz	x8, 41938c <__fxstatat@plt+0x1629c>
  419388:	bl	402d00 <abort@plt>
  41938c:	ldr	x0, [sp, #8]
  419390:	bl	402e10 <free@plt>
  419394:	b	419438 <__fxstatat@plt+0x16348>
  419398:	ldur	x8, [x29, #-16]
  41939c:	ldr	x8, [x8, #8]
  4193a0:	str	x8, [sp]
  4193a4:	ldr	x8, [sp]
  4193a8:	cbz	x8, 419438 <__fxstatat@plt+0x16348>
  4193ac:	ldr	x8, [sp]
  4193b0:	ldr	x8, [x8, #88]
  4193b4:	mov	x9, xzr
  4193b8:	cmp	x9, x8
  4193bc:	cset	w10, gt
  4193c0:	tbnz	w10, #0, 419438 <__fxstatat@plt+0x16348>
  4193c4:	ldur	x8, [x29, #-8]
  4193c8:	ldr	x8, [x8, #88]
  4193cc:	ldr	x8, [x8, #16]
  4193d0:	cbnz	x8, 4193d8 <__fxstatat@plt+0x162e8>
  4193d4:	bl	402d00 <abort@plt>
  4193d8:	ldur	x8, [x29, #-8]
  4193dc:	ldr	x8, [x8, #88]
  4193e0:	ldr	x8, [x8]
  4193e4:	ldur	x9, [x29, #-24]
  4193e8:	ldr	x9, [x9, #8]
  4193ec:	cmp	x8, x9
  4193f0:	b.ne	419438 <__fxstatat@plt+0x16348>  // b.any
  4193f4:	ldur	x8, [x29, #-8]
  4193f8:	ldr	x8, [x8, #88]
  4193fc:	ldr	x8, [x8, #8]
  419400:	ldur	x9, [x29, #-24]
  419404:	ldr	x9, [x9]
  419408:	cmp	x8, x9
  41940c:	b.ne	419438 <__fxstatat@plt+0x16348>  // b.any
  419410:	ldr	x8, [sp]
  419414:	ldr	x8, [x8, #120]
  419418:	ldur	x9, [x29, #-8]
  41941c:	ldr	x9, [x9, #88]
  419420:	str	x8, [x9, #8]
  419424:	ldr	x8, [sp]
  419428:	ldr	x8, [x8, #128]
  41942c:	ldur	x9, [x29, #-8]
  419430:	ldr	x9, [x9, #88]
  419434:	str	x8, [x9]
  419438:	ldp	x29, x30, [sp, #64]
  41943c:	add	sp, sp, #0x50
  419440:	ret
  419444:	sub	sp, sp, #0xe0
  419448:	stp	x29, x30, [sp, #208]
  41944c:	add	x29, sp, #0xd0
  419450:	sub	x8, x29, #0x28
  419454:	str	x0, [x8, #24]
  419458:	str	x1, [x8, #16]
  41945c:	stur	w2, [x29, #-28]
  419460:	str	x3, [x8]
  419464:	ldr	x9, [x8]
  419468:	mov	w10, #0x0                   	// #0
  41946c:	str	x8, [sp, #8]
  419470:	str	w10, [sp, #4]
  419474:	cbz	x9, 419498 <__fxstatat@plt+0x163a8>
  419478:	ldr	x8, [sp, #8]
  41947c:	ldr	x0, [x8]
  419480:	adrp	x1, 41f000 <__fxstatat@plt+0x1bf10>
  419484:	add	x1, x1, #0xe7b
  419488:	bl	402d90 <strcmp@plt>
  41948c:	cmp	w0, #0x0
  419490:	cset	w9, eq  // eq = none
  419494:	str	w9, [sp, #4]
  419498:	ldr	w8, [sp, #4]
  41949c:	and	w8, w8, #0x1
  4194a0:	sturb	w8, [x29, #-45]
  4194a4:	ldr	x9, [sp, #8]
  4194a8:	ldr	x10, [x9, #24]
  4194ac:	ldr	w8, [x10, #72]
  4194b0:	and	w8, w8, #0x4
  4194b4:	cbz	w8, 4194f0 <__fxstatat@plt+0x16400>
  4194b8:	ldr	x8, [sp, #8]
  4194bc:	ldr	x9, [x8, #24]
  4194c0:	ldr	w10, [x9, #72]
  4194c4:	and	w10, w10, #0x200
  4194c8:	cbz	w10, 4194e8 <__fxstatat@plt+0x163f8>
  4194cc:	ldur	w8, [x29, #-28]
  4194d0:	mov	w9, wzr
  4194d4:	cmp	w9, w8
  4194d8:	cset	w8, gt
  4194dc:	tbnz	w8, #0, 4194e8 <__fxstatat@plt+0x163f8>
  4194e0:	ldur	w0, [x29, #-28]
  4194e4:	bl	402cb0 <close@plt>
  4194e8:	stur	wzr, [x29, #-4]
  4194ec:	b	4196dc <__fxstatat@plt+0x165ec>
  4194f0:	ldur	w8, [x29, #-28]
  4194f4:	cmp	w8, #0x0
  4194f8:	cset	w8, ge  // ge = tcont
  4194fc:	tbnz	w8, #0, 419578 <__fxstatat@plt+0x16488>
  419500:	ldurb	w8, [x29, #-45]
  419504:	tbnz	w8, #0, 41950c <__fxstatat@plt+0x1641c>
  419508:	b	419578 <__fxstatat@plt+0x16488>
  41950c:	ldr	x8, [sp, #8]
  419510:	ldr	x9, [x8, #24]
  419514:	ldr	w10, [x9, #72]
  419518:	and	w10, w10, #0x200
  41951c:	cbz	w10, 419578 <__fxstatat@plt+0x16488>
  419520:	ldr	x8, [sp, #8]
  419524:	ldr	x9, [x8, #24]
  419528:	add	x0, x9, #0x60
  41952c:	bl	41c450 <__fxstatat@plt+0x19360>
  419530:	tbnz	w0, #0, 419578 <__fxstatat@plt+0x16488>
  419534:	ldr	x8, [sp, #8]
  419538:	ldr	x9, [x8, #24]
  41953c:	add	x0, x9, #0x60
  419540:	bl	41c53c <__fxstatat@plt+0x1944c>
  419544:	stur	w0, [x29, #-56]
  419548:	mov	w10, #0x1                   	// #1
  41954c:	sturb	w10, [x29, #-45]
  419550:	ldur	w10, [x29, #-56]
  419554:	mov	w11, wzr
  419558:	cmp	w11, w10
  41955c:	cset	w10, gt
  419560:	tbnz	w10, #0, 419578 <__fxstatat@plt+0x16488>
  419564:	ldur	w8, [x29, #-56]
  419568:	stur	w8, [x29, #-28]
  41956c:	mov	x9, xzr
  419570:	ldr	x10, [sp, #8]
  419574:	str	x9, [x10]
  419578:	ldur	w8, [x29, #-28]
  41957c:	stur	w8, [x29, #-52]
  419580:	ldur	w8, [x29, #-28]
  419584:	cmp	w8, #0x0
  419588:	cset	w8, ge  // ge = tcont
  41958c:	tbnz	w8, #0, 4195bc <__fxstatat@plt+0x164cc>
  419590:	ldr	x8, [sp, #8]
  419594:	ldr	x0, [x8, #24]
  419598:	ldr	x1, [x8]
  41959c:	bl	418660 <__fxstatat@plt+0x15570>
  4195a0:	stur	w0, [x29, #-52]
  4195a4:	cmp	w0, #0x0
  4195a8:	cset	w9, ge  // ge = tcont
  4195ac:	tbnz	w9, #0, 4195bc <__fxstatat@plt+0x164cc>
  4195b0:	mov	w8, #0xffffffff            	// #-1
  4195b4:	stur	w8, [x29, #-4]
  4195b8:	b	4196dc <__fxstatat@plt+0x165ec>
  4195bc:	ldr	x8, [sp, #8]
  4195c0:	ldr	x9, [x8, #24]
  4195c4:	ldr	w10, [x9, #72]
  4195c8:	and	w10, w10, #0x2
  4195cc:	cbnz	w10, 4195f4 <__fxstatat@plt+0x16504>
  4195d0:	ldr	x8, [sp, #8]
  4195d4:	ldr	x9, [x8]
  4195d8:	cbz	x9, 419658 <__fxstatat@plt+0x16568>
  4195dc:	ldr	x8, [sp, #8]
  4195e0:	ldr	x0, [x8]
  4195e4:	adrp	x1, 41f000 <__fxstatat@plt+0x1bf10>
  4195e8:	add	x1, x1, #0xe7b
  4195ec:	bl	402d90 <strcmp@plt>
  4195f0:	cbnz	w0, 419658 <__fxstatat@plt+0x16568>
  4195f4:	ldur	w0, [x29, #-52]
  4195f8:	add	x1, sp, #0x18
  4195fc:	bl	41ef30 <__fxstatat@plt+0x1be40>
  419600:	cbz	w0, 419610 <__fxstatat@plt+0x16520>
  419604:	mov	w8, #0xffffffff            	// #-1
  419608:	stur	w8, [x29, #-44]
  41960c:	b	41969c <__fxstatat@plt+0x165ac>
  419610:	ldr	x8, [sp, #8]
  419614:	ldr	x9, [x8, #16]
  419618:	ldr	x9, [x9, #120]
  41961c:	ldr	x10, [sp, #24]
  419620:	cmp	x9, x10
  419624:	b.ne	419640 <__fxstatat@plt+0x16550>  // b.any
  419628:	ldr	x8, [sp, #8]
  41962c:	ldr	x9, [x8, #16]
  419630:	ldr	x9, [x9, #128]
  419634:	ldr	x10, [sp, #32]
  419638:	cmp	x9, x10
  41963c:	b.eq	419658 <__fxstatat@plt+0x16568>  // b.none
  419640:	bl	403030 <__errno_location@plt>
  419644:	mov	w8, #0x2                   	// #2
  419648:	str	w8, [x0]
  41964c:	mov	w8, #0xffffffff            	// #-1
  419650:	stur	w8, [x29, #-44]
  419654:	b	41969c <__fxstatat@plt+0x165ac>
  419658:	ldr	x8, [sp, #8]
  41965c:	ldr	x9, [x8, #24]
  419660:	ldr	w10, [x9, #72]
  419664:	and	w10, w10, #0x200
  419668:	cbz	w10, 419690 <__fxstatat@plt+0x165a0>
  41966c:	ldr	x8, [sp, #8]
  419670:	ldr	x0, [x8, #24]
  419674:	ldur	w1, [x29, #-52]
  419678:	ldurb	w9, [x29, #-45]
  41967c:	eor	w9, w9, #0x1
  419680:	and	w2, w9, #0x1
  419684:	bl	41a794 <__fxstatat@plt+0x176a4>
  419688:	stur	wzr, [x29, #-4]
  41968c:	b	4196dc <__fxstatat@plt+0x165ec>
  419690:	ldur	w0, [x29, #-52]
  419694:	bl	402970 <fchdir@plt>
  419698:	stur	w0, [x29, #-44]
  41969c:	ldur	w8, [x29, #-28]
  4196a0:	cmp	w8, #0x0
  4196a4:	cset	w8, ge  // ge = tcont
  4196a8:	tbnz	w8, #0, 4196d4 <__fxstatat@plt+0x165e4>
  4196ac:	bl	403030 <__errno_location@plt>
  4196b0:	ldr	w8, [x0]
  4196b4:	str	w8, [sp, #20]
  4196b8:	ldur	w0, [x29, #-52]
  4196bc:	bl	402cb0 <close@plt>
  4196c0:	ldr	w8, [sp, #20]
  4196c4:	str	w8, [sp]
  4196c8:	bl	403030 <__errno_location@plt>
  4196cc:	ldr	w8, [sp]
  4196d0:	str	w8, [x0]
  4196d4:	ldur	w8, [x29, #-44]
  4196d8:	stur	w8, [x29, #-4]
  4196dc:	ldur	w0, [x29, #-4]
  4196e0:	ldp	x29, x30, [sp, #208]
  4196e4:	add	sp, sp, #0xe0
  4196e8:	ret
  4196ec:	sub	sp, sp, #0x100
  4196f0:	stp	x29, x30, [sp, #240]
  4196f4:	add	x29, sp, #0xf0
  4196f8:	sub	x8, x29, #0x28
  4196fc:	mov	w9, #0x0                   	// #0
  419700:	mov	w10, #0x1                   	// #1
  419704:	str	x0, [x8, #24]
  419708:	str	w1, [x8, #20]
  41970c:	ldr	x11, [x8, #24]
  419710:	ldr	x11, [x11]
  419714:	str	x11, [sp, #112]
  419718:	ldr	x11, [sp, #112]
  41971c:	ldr	x11, [x11, #24]
  419720:	cmp	x11, #0x0
  419724:	cset	w12, ne  // ne = any
  419728:	eor	w12, w12, w10
  41972c:	eor	w12, w12, w10
  419730:	and	w10, w12, w10
  419734:	strb	w10, [sp, #111]
  419738:	strb	w9, [sp, #110]
  41973c:	ldrb	w9, [sp, #111]
  419740:	str	x8, [sp, #56]
  419744:	tbnz	w9, #0, 41974c <__fxstatat@plt+0x1665c>
  419748:	b	4197cc <__fxstatat@plt+0x166dc>
  41974c:	ldr	x8, [sp, #112]
  419750:	ldr	x8, [x8, #24]
  419754:	str	x8, [sp, #88]
  419758:	ldr	x0, [sp, #88]
  41975c:	bl	402f10 <dirfd@plt>
  419760:	stur	w0, [x29, #-116]
  419764:	ldur	w9, [x29, #-116]
  419768:	cmp	w9, #0x0
  41976c:	cset	w9, ge  // ge = tcont
  419770:	tbnz	w9, #0, 4197c8 <__fxstatat@plt+0x166d8>
  419774:	ldr	x8, [sp, #112]
  419778:	ldr	x0, [x8, #24]
  41977c:	bl	402ca0 <closedir@plt>
  419780:	ldr	x8, [sp, #112]
  419784:	mov	x9, xzr
  419788:	str	x9, [x8, #24]
  41978c:	ldr	x8, [sp, #56]
  419790:	ldr	w9, [x8, #20]
  419794:	cmp	w9, #0x3
  419798:	b.ne	4197b8 <__fxstatat@plt+0x166c8>  // b.any
  41979c:	ldr	x8, [sp, #112]
  4197a0:	mov	w9, #0x4                   	// #4
  4197a4:	strh	w9, [x8, #108]
  4197a8:	bl	403030 <__errno_location@plt>
  4197ac:	ldr	w9, [x0]
  4197b0:	ldr	x8, [sp, #112]
  4197b4:	str	w9, [x8, #64]
  4197b8:	mov	x8, xzr
  4197bc:	ldr	x9, [sp, #56]
  4197c0:	str	x8, [x9, #32]
  4197c4:	b	41a37c <__fxstatat@plt+0x1728c>
  4197c8:	b	41998c <__fxstatat@plt+0x1689c>
  4197cc:	ldr	x8, [sp, #56]
  4197d0:	ldr	x9, [x8, #24]
  4197d4:	ldr	w10, [x9, #72]
  4197d8:	and	w10, w10, #0x4
  4197dc:	cbnz	w10, 419808 <__fxstatat@plt+0x16718>
  4197e0:	ldr	x8, [sp, #56]
  4197e4:	ldr	x9, [x8, #24]
  4197e8:	ldr	w10, [x9, #72]
  4197ec:	and	w10, w10, #0x200
  4197f0:	cbz	w10, 419808 <__fxstatat@plt+0x16718>
  4197f4:	ldr	x8, [sp, #56]
  4197f8:	ldr	x9, [x8, #24]
  4197fc:	ldr	w10, [x9, #44]
  419800:	str	w10, [sp, #52]
  419804:	b	419810 <__fxstatat@plt+0x16720>
  419808:	mov	w8, #0xffffff9c            	// #-100
  41980c:	str	w8, [sp, #52]
  419810:	ldr	w8, [sp, #52]
  419814:	ldr	x9, [sp, #112]
  419818:	ldr	x1, [x9, #48]
  41981c:	ldr	x9, [sp, #56]
  419820:	ldr	x10, [x9, #24]
  419824:	ldr	w11, [x10, #72]
  419828:	and	w11, w11, #0x10
  41982c:	mov	w12, #0x0                   	// #0
  419830:	str	w8, [sp, #48]
  419834:	str	x1, [sp, #40]
  419838:	str	w12, [sp, #36]
  41983c:	cbz	w11, 41987c <__fxstatat@plt+0x1678c>
  419840:	ldr	x8, [sp, #56]
  419844:	ldr	x9, [x8, #24]
  419848:	ldr	w10, [x9, #72]
  41984c:	and	w10, w10, #0x1
  419850:	mov	w11, #0x0                   	// #0
  419854:	str	w11, [sp, #32]
  419858:	cbz	w10, 419870 <__fxstatat@plt+0x16780>
  41985c:	ldr	x8, [sp, #112]
  419860:	ldr	x8, [x8, #88]
  419864:	cmp	x8, #0x0
  419868:	cset	w9, eq  // eq = none
  41986c:	str	w9, [sp, #32]
  419870:	ldr	w8, [sp, #32]
  419874:	eor	w8, w8, #0x1
  419878:	str	w8, [sp, #36]
  41987c:	ldr	w8, [sp, #36]
  419880:	mov	w9, #0x8000                	// #32768
  419884:	mov	w10, wzr
  419888:	tst	w8, #0x1
  41988c:	csel	w2, w9, w10, ne  // ne = any
  419890:	ldr	w0, [sp, #48]
  419894:	ldr	x1, [sp, #40]
  419898:	sub	x3, x29, #0x74
  41989c:	bl	411588 <__fxstatat@plt+0xe498>
  4198a0:	ldr	x11, [sp, #112]
  4198a4:	str	x0, [x11, #24]
  4198a8:	cbnz	x0, 4198e8 <__fxstatat@plt+0x167f8>
  4198ac:	ldr	x8, [sp, #56]
  4198b0:	ldr	w9, [x8, #20]
  4198b4:	cmp	w9, #0x3
  4198b8:	b.ne	4198d8 <__fxstatat@plt+0x167e8>  // b.any
  4198bc:	ldr	x8, [sp, #112]
  4198c0:	mov	w9, #0x4                   	// #4
  4198c4:	strh	w9, [x8, #108]
  4198c8:	bl	403030 <__errno_location@plt>
  4198cc:	ldr	w9, [x0]
  4198d0:	ldr	x8, [sp, #112]
  4198d4:	str	w9, [x8, #64]
  4198d8:	mov	x8, xzr
  4198dc:	ldr	x9, [sp, #56]
  4198e0:	str	x8, [x9, #32]
  4198e4:	b	41a37c <__fxstatat@plt+0x1728c>
  4198e8:	ldr	x8, [sp, #112]
  4198ec:	ldrh	w9, [x8, #108]
  4198f0:	cmp	w9, #0xb
  4198f4:	b.ne	41991c <__fxstatat@plt+0x1682c>  // b.any
  4198f8:	ldr	x8, [sp, #56]
  4198fc:	ldr	x0, [x8, #24]
  419900:	ldr	x1, [sp, #112]
  419904:	mov	w9, wzr
  419908:	and	w2, w9, #0x1
  41990c:	bl	418198 <__fxstatat@plt+0x150a8>
  419910:	ldr	x8, [sp, #112]
  419914:	strh	w0, [x8, #108]
  419918:	b	41998c <__fxstatat@plt+0x1689c>
  41991c:	ldr	x8, [sp, #56]
  419920:	ldr	x9, [x8, #24]
  419924:	ldr	w10, [x9, #72]
  419928:	and	w10, w10, #0x100
  41992c:	cbz	w10, 41998c <__fxstatat@plt+0x1689c>
  419930:	ldr	x8, [sp, #56]
  419934:	ldr	x0, [x8, #24]
  419938:	ldr	x1, [sp, #112]
  41993c:	bl	419320 <__fxstatat@plt+0x16230>
  419940:	ldr	x8, [sp, #56]
  419944:	ldr	x0, [x8, #24]
  419948:	ldr	x1, [sp, #112]
  41994c:	mov	w9, wzr
  419950:	and	w2, w9, #0x1
  419954:	bl	418198 <__fxstatat@plt+0x150a8>
  419958:	ldr	x8, [sp, #56]
  41995c:	ldr	x10, [x8, #24]
  419960:	ldr	x1, [sp, #112]
  419964:	mov	x0, x10
  419968:	bl	41a658 <__fxstatat@plt+0x17568>
  41996c:	tbnz	w0, #0, 41998c <__fxstatat@plt+0x1689c>
  419970:	bl	403030 <__errno_location@plt>
  419974:	mov	w8, #0xc                   	// #12
  419978:	str	w8, [x0]
  41997c:	mov	x9, xzr
  419980:	ldr	x10, [sp, #56]
  419984:	str	x9, [x10, #32]
  419988:	b	41a37c <__fxstatat@plt+0x1728c>
  41998c:	ldr	x8, [sp, #56]
  419990:	ldr	x9, [x8, #24]
  419994:	ldr	x9, [x9, #64]
  419998:	mov	x10, #0x86a0                	// #34464
  41999c:	movk	x10, #0x1, lsl #16
  4199a0:	mov	x11, #0xffffffffffffffff    	// #-1
  4199a4:	cmp	x9, #0x0
  4199a8:	csel	x9, x11, x10, ne  // ne = any
  4199ac:	str	x9, [sp, #96]
  4199b0:	ldrb	w12, [sp, #111]
  4199b4:	tbnz	w12, #0, 4199bc <__fxstatat@plt+0x168cc>
  4199b8:	b	4199c8 <__fxstatat@plt+0x168d8>
  4199bc:	mov	w8, #0x1                   	// #1
  4199c0:	sturb	w8, [x29, #-69]
  4199c4:	b	419b90 <__fxstatat@plt+0x16aa0>
  4199c8:	ldr	x8, [sp, #56]
  4199cc:	ldr	w9, [x8, #20]
  4199d0:	mov	w10, #0x0                   	// #0
  4199d4:	cmp	w9, #0x2
  4199d8:	str	w10, [sp, #28]
  4199dc:	b.eq	419a70 <__fxstatat@plt+0x16980>  // b.none
  4199e0:	ldr	x8, [sp, #56]
  4199e4:	ldr	x9, [x8, #24]
  4199e8:	ldr	w10, [x9, #72]
  4199ec:	and	w10, w10, #0x8
  4199f0:	mov	w11, #0x0                   	// #0
  4199f4:	str	w11, [sp, #24]
  4199f8:	cbz	w10, 419a64 <__fxstatat@plt+0x16974>
  4199fc:	ldr	x8, [sp, #56]
  419a00:	ldr	x9, [x8, #24]
  419a04:	ldr	w10, [x9, #72]
  419a08:	and	w10, w10, #0x10
  419a0c:	mov	w11, #0x0                   	// #0
  419a10:	str	w11, [sp, #24]
  419a14:	cbz	w10, 419a64 <__fxstatat@plt+0x16974>
  419a18:	ldr	x8, [sp, #56]
  419a1c:	ldr	x9, [x8, #24]
  419a20:	ldr	w10, [x9, #72]
  419a24:	and	w10, w10, #0x20
  419a28:	mov	w11, #0x0                   	// #0
  419a2c:	str	w11, [sp, #24]
  419a30:	cbnz	w10, 419a64 <__fxstatat@plt+0x16974>
  419a34:	ldr	x8, [sp, #112]
  419a38:	ldr	w9, [x8, #140]
  419a3c:	mov	w10, #0x0                   	// #0
  419a40:	cmp	w9, #0x2
  419a44:	str	w10, [sp, #24]
  419a48:	b.ne	419a64 <__fxstatat@plt+0x16974>  // b.any
  419a4c:	ldr	x0, [sp, #112]
  419a50:	ldur	w1, [x29, #-116]
  419a54:	bl	41a578 <__fxstatat@plt+0x17488>
  419a58:	cmp	w0, #0x0
  419a5c:	cset	w8, ne  // ne = any
  419a60:	str	w8, [sp, #24]
  419a64:	ldr	w8, [sp, #24]
  419a68:	eor	w8, w8, #0x1
  419a6c:	str	w8, [sp, #28]
  419a70:	ldr	w8, [sp, #28]
  419a74:	and	w8, w8, #0x1
  419a78:	sturb	w8, [x29, #-69]
  419a7c:	ldurb	w8, [x29, #-69]
  419a80:	tbnz	w8, #0, 419a94 <__fxstatat@plt+0x169a4>
  419a84:	ldr	x8, [sp, #56]
  419a88:	ldr	w9, [x8, #20]
  419a8c:	cmp	w9, #0x3
  419a90:	b.ne	419b90 <__fxstatat@plt+0x16aa0>  // b.any
  419a94:	ldr	x8, [sp, #56]
  419a98:	ldr	x9, [x8, #24]
  419a9c:	ldr	w10, [x9, #72]
  419aa0:	and	w10, w10, #0x200
  419aa4:	cbz	w10, 419abc <__fxstatat@plt+0x169cc>
  419aa8:	ldur	w0, [x29, #-116]
  419aac:	mov	w1, #0x406                 	// #1030
  419ab0:	mov	w2, #0x3                   	// #3
  419ab4:	bl	41e1ec <__fxstatat@plt+0x1b0fc>
  419ab8:	stur	w0, [x29, #-116]
  419abc:	ldur	w8, [x29, #-116]
  419ac0:	cmp	w8, #0x0
  419ac4:	cset	w8, lt  // lt = tstop
  419ac8:	tbnz	w8, #0, 419aec <__fxstatat@plt+0x169fc>
  419acc:	ldr	x8, [sp, #56]
  419ad0:	ldr	x0, [x8, #24]
  419ad4:	ldr	x1, [sp, #112]
  419ad8:	ldur	w2, [x29, #-116]
  419adc:	mov	x9, xzr
  419ae0:	mov	x3, x9
  419ae4:	bl	419444 <__fxstatat@plt+0x16354>
  419ae8:	cbz	w0, 419b88 <__fxstatat@plt+0x16a98>
  419aec:	ldurb	w8, [x29, #-69]
  419af0:	tbnz	w8, #0, 419af8 <__fxstatat@plt+0x16a08>
  419af4:	b	419b18 <__fxstatat@plt+0x16a28>
  419af8:	ldr	x8, [sp, #56]
  419afc:	ldr	w9, [x8, #20]
  419b00:	cmp	w9, #0x3
  419b04:	b.ne	419b18 <__fxstatat@plt+0x16a28>  // b.any
  419b08:	bl	403030 <__errno_location@plt>
  419b0c:	ldr	w8, [x0]
  419b10:	ldr	x9, [sp, #112]
  419b14:	str	w8, [x9, #64]
  419b18:	ldr	x8, [sp, #112]
  419b1c:	ldrh	w9, [x8, #110]
  419b20:	orr	w9, w9, #0x1
  419b24:	strh	w9, [x8, #110]
  419b28:	mov	w9, #0x0                   	// #0
  419b2c:	sturb	w9, [x29, #-69]
  419b30:	ldr	x8, [sp, #112]
  419b34:	ldr	x0, [x8, #24]
  419b38:	bl	402ca0 <closedir@plt>
  419b3c:	ldr	x8, [sp, #112]
  419b40:	mov	x9, xzr
  419b44:	str	x9, [x8, #24]
  419b48:	ldr	x8, [sp, #56]
  419b4c:	ldr	x9, [x8, #24]
  419b50:	ldr	w10, [x9, #72]
  419b54:	and	w10, w10, #0x200
  419b58:	cbz	w10, 419b78 <__fxstatat@plt+0x16a88>
  419b5c:	ldur	w8, [x29, #-116]
  419b60:	mov	w9, wzr
  419b64:	cmp	w9, w8
  419b68:	cset	w8, gt
  419b6c:	tbnz	w8, #0, 419b78 <__fxstatat@plt+0x16a88>
  419b70:	ldur	w0, [x29, #-116]
  419b74:	bl	402cb0 <close@plt>
  419b78:	ldr	x8, [sp, #112]
  419b7c:	mov	x9, xzr
  419b80:	str	x9, [x8, #24]
  419b84:	b	419b90 <__fxstatat@plt+0x16aa0>
  419b88:	mov	w8, #0x1                   	// #1
  419b8c:	sturb	w8, [x29, #-69]
  419b90:	ldr	x8, [sp, #112]
  419b94:	ldr	x8, [x8, #56]
  419b98:	ldr	x9, [sp, #112]
  419b9c:	ldr	x9, [x9, #72]
  419ba0:	subs	x9, x9, #0x1
  419ba4:	ldrb	w10, [x8, x9]
  419ba8:	cmp	w10, #0x2f
  419bac:	b.ne	419bc4 <__fxstatat@plt+0x16ad4>  // b.any
  419bb0:	ldr	x8, [sp, #112]
  419bb4:	ldr	x8, [x8, #72]
  419bb8:	subs	x8, x8, #0x1
  419bbc:	str	x8, [sp, #16]
  419bc0:	b	419bd0 <__fxstatat@plt+0x16ae0>
  419bc4:	ldr	x8, [sp, #112]
  419bc8:	ldr	x8, [x8, #72]
  419bcc:	str	x8, [sp, #16]
  419bd0:	ldr	x8, [sp, #16]
  419bd4:	stur	x8, [x29, #-88]
  419bd8:	ldr	x8, [sp, #56]
  419bdc:	ldr	x9, [x8, #24]
  419be0:	ldr	w10, [x9, #72]
  419be4:	and	w10, w10, #0x4
  419be8:	cbz	w10, 419c1c <__fxstatat@plt+0x16b2c>
  419bec:	ldr	x8, [sp, #56]
  419bf0:	ldr	x9, [x8, #24]
  419bf4:	ldr	x9, [x9, #32]
  419bf8:	ldur	x10, [x29, #-88]
  419bfc:	add	x9, x9, x10
  419c00:	stur	x9, [x29, #-112]
  419c04:	ldur	x9, [x29, #-112]
  419c08:	add	x10, x9, #0x1
  419c0c:	stur	x10, [x29, #-112]
  419c10:	mov	w11, #0x2f                  	// #47
  419c14:	strb	w11, [x9]
  419c18:	b	419c24 <__fxstatat@plt+0x16b34>
  419c1c:	mov	x8, xzr
  419c20:	stur	x8, [x29, #-112]
  419c24:	ldur	x8, [x29, #-88]
  419c28:	add	x8, x8, #0x1
  419c2c:	stur	x8, [x29, #-88]
  419c30:	ldr	x8, [sp, #56]
  419c34:	ldr	x9, [x8, #24]
  419c38:	ldr	x9, [x9, #48]
  419c3c:	ldur	x10, [x29, #-88]
  419c40:	subs	x9, x9, x10
  419c44:	stur	x9, [x29, #-96]
  419c48:	ldr	x9, [sp, #112]
  419c4c:	ldr	x9, [x9, #88]
  419c50:	add	x9, x9, #0x1
  419c54:	stur	x9, [x29, #-80]
  419c58:	mov	w11, #0x0                   	// #0
  419c5c:	sturb	w11, [x29, #-70]
  419c60:	mov	x9, xzr
  419c64:	str	x9, [x8]
  419c68:	stur	x9, [x29, #-56]
  419c6c:	stur	xzr, [x29, #-48]
  419c70:	ldr	x8, [sp, #112]
  419c74:	ldr	x8, [x8, #24]
  419c78:	cbz	x8, 41a15c <__fxstatat@plt+0x1706c>
  419c7c:	bl	403030 <__errno_location@plt>
  419c80:	str	wzr, [x0]
  419c84:	ldr	x8, [sp, #112]
  419c88:	ldr	x0, [x8, #24]
  419c8c:	bl	402c40 <readdir@plt>
  419c90:	str	x0, [sp, #72]
  419c94:	ldr	x8, [sp, #72]
  419c98:	cbnz	x8, 419cf8 <__fxstatat@plt+0x16c08>
  419c9c:	bl	403030 <__errno_location@plt>
  419ca0:	ldr	w8, [x0]
  419ca4:	cbz	w8, 419cf4 <__fxstatat@plt+0x16c04>
  419ca8:	bl	403030 <__errno_location@plt>
  419cac:	ldr	w8, [x0]
  419cb0:	ldr	x9, [sp, #112]
  419cb4:	str	w8, [x9, #64]
  419cb8:	ldrb	w8, [sp, #111]
  419cbc:	mov	w10, #0x1                   	// #1
  419cc0:	str	w10, [sp, #12]
  419cc4:	tbnz	w8, #0, 419cd8 <__fxstatat@plt+0x16be8>
  419cc8:	ldur	x8, [x29, #-48]
  419ccc:	cmp	x8, #0x0
  419cd0:	cset	w9, ne  // ne = any
  419cd4:	str	w9, [sp, #12]
  419cd8:	ldr	w8, [sp, #12]
  419cdc:	mov	w9, #0x7                   	// #7
  419ce0:	mov	w10, #0x4                   	// #4
  419ce4:	tst	w8, #0x1
  419ce8:	csel	w8, w9, w10, ne  // ne = any
  419cec:	ldr	x11, [sp, #112]
  419cf0:	strh	w8, [x11, #108]
  419cf4:	b	41a15c <__fxstatat@plt+0x1706c>
  419cf8:	ldr	x8, [sp, #56]
  419cfc:	ldr	x9, [x8, #24]
  419d00:	ldr	w10, [x9, #72]
  419d04:	and	w10, w10, #0x20
  419d08:	cbnz	w10, 419d48 <__fxstatat@plt+0x16c58>
  419d0c:	ldr	x8, [sp, #72]
  419d10:	ldrb	w9, [x8, #19]
  419d14:	cmp	w9, #0x2e
  419d18:	b.ne	419d48 <__fxstatat@plt+0x16c58>  // b.any
  419d1c:	ldr	x8, [sp, #72]
  419d20:	ldrb	w9, [x8, #20]
  419d24:	cbz	w9, 419d44 <__fxstatat@plt+0x16c54>
  419d28:	ldr	x8, [sp, #72]
  419d2c:	ldrb	w9, [x8, #20]
  419d30:	cmp	w9, #0x2e
  419d34:	b.ne	419d48 <__fxstatat@plt+0x16c58>  // b.any
  419d38:	ldr	x8, [sp, #72]
  419d3c:	ldrb	w9, [x8, #21]
  419d40:	cbnz	w9, 419d48 <__fxstatat@plt+0x16c58>
  419d44:	b	419c70 <__fxstatat@plt+0x16b80>
  419d48:	ldr	x8, [sp, #72]
  419d4c:	add	x0, x8, #0x13
  419d50:	bl	402920 <strlen@plt>
  419d54:	str	x0, [sp, #80]
  419d58:	ldr	x8, [sp, #56]
  419d5c:	ldr	x0, [x8, #24]
  419d60:	ldr	x9, [sp, #72]
  419d64:	add	x1, x9, #0x13
  419d68:	ldr	x2, [sp, #80]
  419d6c:	bl	418048 <__fxstatat@plt+0x14f58>
  419d70:	ldr	x8, [sp, #56]
  419d74:	str	x0, [x8, #8]
  419d78:	ldr	x9, [x8, #8]
  419d7c:	cbnz	x9, 419d84 <__fxstatat@plt+0x16c94>
  419d80:	b	419dc0 <__fxstatat@plt+0x16cd0>
  419d84:	ldr	x8, [sp, #80]
  419d88:	ldur	x9, [x29, #-96]
  419d8c:	cmp	x8, x9
  419d90:	b.cc	419ea4 <__fxstatat@plt+0x16db4>  // b.lo, b.ul, b.last
  419d94:	ldr	x8, [sp, #56]
  419d98:	ldr	x9, [x8, #24]
  419d9c:	ldr	x9, [x9, #32]
  419da0:	stur	x9, [x29, #-64]
  419da4:	ldr	x0, [x8, #24]
  419da8:	ldr	x9, [sp, #80]
  419dac:	ldur	x10, [x29, #-88]
  419db0:	add	x9, x9, x10
  419db4:	add	x1, x9, #0x1
  419db8:	bl	417f54 <__fxstatat@plt+0x14e64>
  419dbc:	tbnz	w0, #0, 419e40 <__fxstatat@plt+0x16d50>
  419dc0:	bl	403030 <__errno_location@plt>
  419dc4:	ldr	w8, [x0]
  419dc8:	stur	w8, [x29, #-68]
  419dcc:	ldr	x9, [sp, #56]
  419dd0:	ldr	x0, [x9, #8]
  419dd4:	bl	402e10 <free@plt>
  419dd8:	ldr	x9, [sp, #56]
  419ddc:	ldr	x0, [x9]
  419de0:	bl	4186f0 <__fxstatat@plt+0x15600>
  419de4:	ldr	x8, [sp, #112]
  419de8:	ldr	x0, [x8, #24]
  419dec:	bl	402ca0 <closedir@plt>
  419df0:	ldr	x8, [sp, #112]
  419df4:	mov	x9, xzr
  419df8:	str	x9, [x8, #24]
  419dfc:	ldr	x8, [sp, #112]
  419e00:	mov	w9, #0x7                   	// #7
  419e04:	strh	w9, [x8, #108]
  419e08:	ldr	x8, [sp, #56]
  419e0c:	ldr	x10, [x8, #24]
  419e10:	ldr	w9, [x10, #72]
  419e14:	orr	w9, w9, #0x2000
  419e18:	str	w9, [x10, #72]
  419e1c:	ldur	w9, [x29, #-68]
  419e20:	str	w9, [sp, #8]
  419e24:	bl	403030 <__errno_location@plt>
  419e28:	ldr	w9, [sp, #8]
  419e2c:	str	w9, [x0]
  419e30:	mov	x8, xzr
  419e34:	ldr	x10, [sp, #56]
  419e38:	str	x8, [x10, #32]
  419e3c:	b	41a37c <__fxstatat@plt+0x1728c>
  419e40:	ldur	x8, [x29, #-64]
  419e44:	ldr	x9, [sp, #56]
  419e48:	ldr	x10, [x9, #24]
  419e4c:	ldr	x10, [x10, #32]
  419e50:	cmp	x8, x10
  419e54:	b.eq	419e8c <__fxstatat@plt+0x16d9c>  // b.none
  419e58:	mov	w8, #0x1                   	// #1
  419e5c:	sturb	w8, [x29, #-70]
  419e60:	ldr	x9, [sp, #56]
  419e64:	ldr	x10, [x9, #24]
  419e68:	ldr	w8, [x10, #72]
  419e6c:	and	w8, w8, #0x4
  419e70:	cbz	w8, 419e8c <__fxstatat@plt+0x16d9c>
  419e74:	ldr	x8, [sp, #56]
  419e78:	ldr	x9, [x8, #24]
  419e7c:	ldr	x9, [x9, #32]
  419e80:	ldur	x10, [x29, #-88]
  419e84:	add	x9, x9, x10
  419e88:	stur	x9, [x29, #-112]
  419e8c:	ldr	x8, [sp, #56]
  419e90:	ldr	x9, [x8, #24]
  419e94:	ldr	x9, [x9, #48]
  419e98:	ldur	x10, [x29, #-88]
  419e9c:	subs	x9, x9, x10
  419ea0:	stur	x9, [x29, #-96]
  419ea4:	ldur	x8, [x29, #-88]
  419ea8:	ldr	x9, [sp, #80]
  419eac:	add	x8, x8, x9
  419eb0:	stur	x8, [x29, #-104]
  419eb4:	ldur	x8, [x29, #-104]
  419eb8:	ldur	x9, [x29, #-88]
  419ebc:	cmp	x8, x9
  419ec0:	b.cs	419f30 <__fxstatat@plt+0x16e40>  // b.hs, b.nlast
  419ec4:	ldr	x8, [sp, #56]
  419ec8:	ldr	x0, [x8, #8]
  419ecc:	bl	402e10 <free@plt>
  419ed0:	ldr	x8, [sp, #56]
  419ed4:	ldr	x0, [x8]
  419ed8:	bl	4186f0 <__fxstatat@plt+0x15600>
  419edc:	ldr	x8, [sp, #112]
  419ee0:	ldr	x0, [x8, #24]
  419ee4:	bl	402ca0 <closedir@plt>
  419ee8:	ldr	x8, [sp, #112]
  419eec:	mov	x9, xzr
  419ef0:	str	x9, [x8, #24]
  419ef4:	ldr	x8, [sp, #112]
  419ef8:	mov	w9, #0x7                   	// #7
  419efc:	strh	w9, [x8, #108]
  419f00:	ldr	x8, [sp, #56]
  419f04:	ldr	x10, [x8, #24]
  419f08:	ldr	w9, [x10, #72]
  419f0c:	orr	w9, w9, #0x2000
  419f10:	str	w9, [x10, #72]
  419f14:	bl	403030 <__errno_location@plt>
  419f18:	mov	w9, #0x24                  	// #36
  419f1c:	str	w9, [x0]
  419f20:	mov	x8, xzr
  419f24:	ldr	x10, [sp, #56]
  419f28:	str	x8, [x10, #32]
  419f2c:	b	41a37c <__fxstatat@plt+0x1728c>
  419f30:	ldur	x8, [x29, #-80]
  419f34:	ldr	x9, [sp, #56]
  419f38:	ldr	x10, [x9, #8]
  419f3c:	str	x8, [x10, #88]
  419f40:	ldr	x8, [x9, #24]
  419f44:	ldr	x8, [x8]
  419f48:	ldr	x10, [x9, #8]
  419f4c:	str	x8, [x10, #8]
  419f50:	ldur	x8, [x29, #-104]
  419f54:	ldr	x10, [x9, #8]
  419f58:	str	x8, [x10, #72]
  419f5c:	ldr	x8, [sp, #72]
  419f60:	ldr	x8, [x8]
  419f64:	ldr	x10, [x9, #8]
  419f68:	str	x8, [x10, #128]
  419f6c:	ldr	x8, [x9, #24]
  419f70:	ldr	w11, [x8, #72]
  419f74:	and	w11, w11, #0x4
  419f78:	cbz	w11, 419fb0 <__fxstatat@plt+0x16ec0>
  419f7c:	ldr	x8, [sp, #56]
  419f80:	ldr	x9, [x8, #8]
  419f84:	ldr	x9, [x9, #56]
  419f88:	ldr	x10, [x8, #8]
  419f8c:	str	x9, [x10, #48]
  419f90:	ldur	x0, [x29, #-112]
  419f94:	ldr	x9, [x8, #8]
  419f98:	add	x1, x9, #0xf8
  419f9c:	ldr	x9, [x8, #8]
  419fa0:	ldr	x9, [x9, #96]
  419fa4:	add	x2, x9, #0x1
  419fa8:	bl	402900 <memmove@plt>
  419fac:	b	419fc4 <__fxstatat@plt+0x16ed4>
  419fb0:	ldr	x8, [sp, #56]
  419fb4:	ldr	x9, [x8, #8]
  419fb8:	add	x9, x9, #0xf8
  419fbc:	ldr	x10, [x8, #8]
  419fc0:	str	x9, [x10, #48]
  419fc4:	ldr	x8, [sp, #56]
  419fc8:	ldr	x9, [x8, #24]
  419fcc:	ldr	x9, [x9, #64]
  419fd0:	cbz	x9, 419fe8 <__fxstatat@plt+0x16ef8>
  419fd4:	ldr	x8, [sp, #56]
  419fd8:	ldr	x9, [x8, #24]
  419fdc:	ldr	w10, [x9, #72]
  419fe0:	and	w10, w10, #0x400
  419fe4:	cbz	w10, 41a09c <__fxstatat@plt+0x16fac>
  419fe8:	ldr	x8, [sp, #56]
  419fec:	ldr	x9, [x8, #24]
  419ff0:	ldr	w10, [x9, #72]
  419ff4:	and	w10, w10, #0x10
  419ff8:	mov	w11, #0x0                   	// #0
  419ffc:	str	w11, [sp, #4]
  41a000:	cbz	w10, 41a04c <__fxstatat@plt+0x16f5c>
  41a004:	ldr	x8, [sp, #56]
  41a008:	ldr	x9, [x8, #24]
  41a00c:	ldr	w10, [x9, #72]
  41a010:	and	w10, w10, #0x8
  41a014:	mov	w11, #0x0                   	// #0
  41a018:	str	w11, [sp, #4]
  41a01c:	cbz	w10, 41a04c <__fxstatat@plt+0x16f5c>
  41a020:	ldr	x8, [sp, #72]
  41a024:	ldrb	w9, [x8, #18]
  41a028:	mov	w10, #0x0                   	// #0
  41a02c:	str	w10, [sp, #4]
  41a030:	cbz	w9, 41a04c <__fxstatat@plt+0x16f5c>
  41a034:	ldr	x8, [sp, #72]
  41a038:	ldrb	w9, [x8, #18]
  41a03c:	cmp	w9, #0x4
  41a040:	cset	w9, eq  // eq = none
  41a044:	eor	w9, w9, #0x1
  41a048:	str	w9, [sp, #4]
  41a04c:	ldr	w8, [sp, #4]
  41a050:	mov	w9, #0x1                   	// #1
  41a054:	and	w8, w8, w9
  41a058:	strb	w8, [sp, #71]
  41a05c:	ldr	x10, [sp, #56]
  41a060:	ldr	x11, [x10, #8]
  41a064:	mov	w8, #0xb                   	// #11
  41a068:	strh	w8, [x11, #108]
  41a06c:	ldr	x11, [x10, #8]
  41a070:	add	x0, x11, #0x78
  41a074:	ldr	x11, [sp, #72]
  41a078:	ldrb	w1, [x11, #18]
  41a07c:	bl	41ad84 <__fxstatat@plt+0x17c94>
  41a080:	ldr	x10, [sp, #56]
  41a084:	ldr	x0, [x10, #8]
  41a088:	ldrb	w8, [sp, #71]
  41a08c:	eor	w8, w8, #0x1
  41a090:	and	w1, w8, #0x1
  41a094:	bl	418138 <__fxstatat@plt+0x15048>
  41a098:	b	41a0c0 <__fxstatat@plt+0x16fd0>
  41a09c:	ldr	x8, [sp, #56]
  41a0a0:	ldr	x0, [x8, #24]
  41a0a4:	ldr	x1, [x8, #8]
  41a0a8:	mov	w9, wzr
  41a0ac:	and	w2, w9, #0x1
  41a0b0:	bl	418198 <__fxstatat@plt+0x150a8>
  41a0b4:	ldr	x8, [sp, #56]
  41a0b8:	ldr	x10, [x8, #8]
  41a0bc:	strh	w0, [x10, #108]
  41a0c0:	ldr	x8, [sp, #56]
  41a0c4:	ldr	x9, [x8, #8]
  41a0c8:	mov	x10, xzr
  41a0cc:	str	x10, [x9, #16]
  41a0d0:	ldr	x9, [x8]
  41a0d4:	cbnz	x9, 41a0ec <__fxstatat@plt+0x16ffc>
  41a0d8:	ldr	x8, [sp, #56]
  41a0dc:	ldr	x9, [x8, #8]
  41a0e0:	stur	x9, [x29, #-56]
  41a0e4:	str	x9, [x8]
  41a0e8:	b	41a104 <__fxstatat@plt+0x17014>
  41a0ec:	ldr	x8, [sp, #56]
  41a0f0:	ldr	x9, [x8, #8]
  41a0f4:	ldur	x10, [x29, #-56]
  41a0f8:	str	x9, [x10, #16]
  41a0fc:	ldr	x9, [x8, #8]
  41a100:	stur	x9, [x29, #-56]
  41a104:	ldur	x8, [x29, #-48]
  41a108:	mov	x9, #0x2710                	// #10000
  41a10c:	cmp	x8, x9
  41a110:	b.ne	41a138 <__fxstatat@plt+0x17048>  // b.any
  41a114:	ldr	x8, [sp, #56]
  41a118:	ldr	x9, [x8, #24]
  41a11c:	ldr	x9, [x9, #64]
  41a120:	cbnz	x9, 41a138 <__fxstatat@plt+0x17048>
  41a124:	ldr	x0, [sp, #112]
  41a128:	ldur	w1, [x29, #-116]
  41a12c:	bl	41ae30 <__fxstatat@plt+0x17d40>
  41a130:	and	w8, w0, #0x1
  41a134:	strb	w8, [sp, #110]
  41a138:	ldur	x8, [x29, #-48]
  41a13c:	add	x8, x8, #0x1
  41a140:	stur	x8, [x29, #-48]
  41a144:	ldr	x8, [sp, #96]
  41a148:	ldur	x9, [x29, #-48]
  41a14c:	cmp	x8, x9
  41a150:	b.hi	41a158 <__fxstatat@plt+0x17068>  // b.pmore
  41a154:	b	41a180 <__fxstatat@plt+0x17090>
  41a158:	b	419c70 <__fxstatat@plt+0x16b80>
  41a15c:	ldr	x8, [sp, #112]
  41a160:	ldr	x8, [x8, #24]
  41a164:	cbz	x8, 41a180 <__fxstatat@plt+0x17090>
  41a168:	ldr	x8, [sp, #112]
  41a16c:	ldr	x0, [x8, #24]
  41a170:	bl	402ca0 <closedir@plt>
  41a174:	ldr	x8, [sp, #112]
  41a178:	mov	x9, xzr
  41a17c:	str	x9, [x8, #24]
  41a180:	ldurb	w8, [x29, #-70]
  41a184:	tbnz	w8, #0, 41a18c <__fxstatat@plt+0x1709c>
  41a188:	b	41a19c <__fxstatat@plt+0x170ac>
  41a18c:	ldr	x8, [sp, #56]
  41a190:	ldr	x0, [x8, #24]
  41a194:	ldr	x1, [x8]
  41a198:	bl	41aed4 <__fxstatat@plt+0x17de4>
  41a19c:	ldr	x8, [sp, #56]
  41a1a0:	ldr	x9, [x8, #24]
  41a1a4:	ldr	w10, [x9, #72]
  41a1a8:	and	w10, w10, #0x4
  41a1ac:	cbz	w10, 41a1ec <__fxstatat@plt+0x170fc>
  41a1b0:	ldur	x8, [x29, #-88]
  41a1b4:	ldr	x9, [sp, #56]
  41a1b8:	ldr	x10, [x9, #24]
  41a1bc:	ldr	x10, [x10, #48]
  41a1c0:	cmp	x8, x10
  41a1c4:	b.eq	41a1d0 <__fxstatat@plt+0x170e0>  // b.none
  41a1c8:	ldur	x8, [x29, #-48]
  41a1cc:	cbnz	x8, 41a1e0 <__fxstatat@plt+0x170f0>
  41a1d0:	ldur	x8, [x29, #-112]
  41a1d4:	mov	x9, #0xffffffffffffffff    	// #-1
  41a1d8:	add	x8, x8, x9
  41a1dc:	stur	x8, [x29, #-112]
  41a1e0:	ldur	x8, [x29, #-112]
  41a1e4:	mov	w9, #0x0                   	// #0
  41a1e8:	strb	w9, [x8]
  41a1ec:	ldrb	w8, [sp, #111]
  41a1f0:	tbnz	w8, #0, 41a294 <__fxstatat@plt+0x171a4>
  41a1f4:	ldurb	w8, [x29, #-69]
  41a1f8:	tbnz	w8, #0, 41a200 <__fxstatat@plt+0x17110>
  41a1fc:	b	41a294 <__fxstatat@plt+0x171a4>
  41a200:	ldr	x8, [sp, #56]
  41a204:	ldr	w9, [x8, #20]
  41a208:	cmp	w9, #0x1
  41a20c:	b.eq	41a218 <__fxstatat@plt+0x17128>  // b.none
  41a210:	ldur	x8, [x29, #-48]
  41a214:	cbnz	x8, 41a294 <__fxstatat@plt+0x171a4>
  41a218:	ldr	x8, [sp, #112]
  41a21c:	ldr	x8, [x8, #88]
  41a220:	cbnz	x8, 41a238 <__fxstatat@plt+0x17148>
  41a224:	ldr	x8, [sp, #56]
  41a228:	ldr	x0, [x8, #24]
  41a22c:	bl	41a390 <__fxstatat@plt+0x172a0>
  41a230:	cbnz	w0, 41a25c <__fxstatat@plt+0x1716c>
  41a234:	b	41a294 <__fxstatat@plt+0x171a4>
  41a238:	ldr	x8, [sp, #56]
  41a23c:	ldr	x0, [x8, #24]
  41a240:	ldr	x9, [sp, #112]
  41a244:	ldr	x1, [x9, #8]
  41a248:	mov	w2, #0xffffffff            	// #-1
  41a24c:	adrp	x3, 41f000 <__fxstatat@plt+0x1bf10>
  41a250:	add	x3, x3, #0xe7b
  41a254:	bl	419444 <__fxstatat@plt+0x16354>
  41a258:	cbz	w0, 41a294 <__fxstatat@plt+0x171a4>
  41a25c:	ldr	x8, [sp, #112]
  41a260:	mov	w9, #0x7                   	// #7
  41a264:	strh	w9, [x8, #108]
  41a268:	ldr	x8, [sp, #56]
  41a26c:	ldr	x10, [x8, #24]
  41a270:	ldr	w9, [x10, #72]
  41a274:	orr	w9, w9, #0x2000
  41a278:	str	w9, [x10, #72]
  41a27c:	ldr	x0, [x8]
  41a280:	bl	4186f0 <__fxstatat@plt+0x15600>
  41a284:	mov	x8, xzr
  41a288:	ldr	x10, [sp, #56]
  41a28c:	str	x8, [x10, #32]
  41a290:	b	41a37c <__fxstatat@plt+0x1728c>
  41a294:	ldur	x8, [x29, #-48]
  41a298:	cbnz	x8, 41a2f4 <__fxstatat@plt+0x17204>
  41a29c:	ldr	x8, [sp, #56]
  41a2a0:	ldr	w9, [x8, #20]
  41a2a4:	cmp	w9, #0x3
  41a2a8:	b.ne	41a2d8 <__fxstatat@plt+0x171e8>  // b.any
  41a2ac:	ldr	x8, [sp, #112]
  41a2b0:	ldrh	w9, [x8, #108]
  41a2b4:	cmp	w9, #0x4
  41a2b8:	b.eq	41a2d8 <__fxstatat@plt+0x171e8>  // b.none
  41a2bc:	ldr	x8, [sp, #112]
  41a2c0:	ldrh	w9, [x8, #108]
  41a2c4:	cmp	w9, #0x7
  41a2c8:	b.eq	41a2d8 <__fxstatat@plt+0x171e8>  // b.none
  41a2cc:	ldr	x8, [sp, #112]
  41a2d0:	mov	w9, #0x6                   	// #6
  41a2d4:	strh	w9, [x8, #108]
  41a2d8:	ldr	x8, [sp, #56]
  41a2dc:	ldr	x0, [x8]
  41a2e0:	bl	4186f0 <__fxstatat@plt+0x15600>
  41a2e4:	mov	x8, xzr
  41a2e8:	ldr	x9, [sp, #56]
  41a2ec:	str	x8, [x9, #32]
  41a2f0:	b	41a37c <__fxstatat@plt+0x1728c>
  41a2f4:	ldrb	w8, [sp, #110]
  41a2f8:	tbnz	w8, #0, 41a300 <__fxstatat@plt+0x17210>
  41a2fc:	b	41a338 <__fxstatat@plt+0x17248>
  41a300:	ldr	x8, [sp, #56]
  41a304:	ldr	x9, [x8, #24]
  41a308:	adrp	x10, 41a000 <__fxstatat@plt+0x16f10>
  41a30c:	add	x10, x10, #0xff8
  41a310:	str	x10, [x9, #64]
  41a314:	ldr	x0, [x8, #24]
  41a318:	ldr	x1, [x8]
  41a31c:	ldur	x2, [x29, #-48]
  41a320:	bl	4183ec <__fxstatat@plt+0x152fc>
  41a324:	ldr	x8, [sp, #56]
  41a328:	str	x0, [x8]
  41a32c:	ldr	x9, [x8, #24]
  41a330:	mov	x10, xzr
  41a334:	str	x10, [x9, #64]
  41a338:	ldr	x8, [sp, #56]
  41a33c:	ldr	x9, [x8, #24]
  41a340:	ldr	x9, [x9, #64]
  41a344:	cbz	x9, 41a370 <__fxstatat@plt+0x17280>
  41a348:	ldur	x8, [x29, #-48]
  41a34c:	cmp	x8, #0x1
  41a350:	b.ls	41a370 <__fxstatat@plt+0x17280>  // b.plast
  41a354:	ldr	x8, [sp, #56]
  41a358:	ldr	x0, [x8, #24]
  41a35c:	ldr	x1, [x8]
  41a360:	ldur	x2, [x29, #-48]
  41a364:	bl	4183ec <__fxstatat@plt+0x152fc>
  41a368:	ldr	x8, [sp, #56]
  41a36c:	str	x0, [x8]
  41a370:	ldr	x8, [sp, #56]
  41a374:	ldr	x9, [x8]
  41a378:	str	x9, [x8, #32]
  41a37c:	ldr	x8, [sp, #56]
  41a380:	ldr	x0, [x8, #32]
  41a384:	ldp	x29, x30, [sp, #240]
  41a388:	add	sp, sp, #0x100
  41a38c:	ret
  41a390:	sub	sp, sp, #0x40
  41a394:	stp	x29, x30, [sp, #48]
  41a398:	add	x29, sp, #0x30
  41a39c:	stur	x0, [x29, #-8]
  41a3a0:	ldur	x8, [x29, #-8]
  41a3a4:	ldr	w9, [x8, #72]
  41a3a8:	and	w9, w9, #0x4
  41a3ac:	mov	w10, #0x0                   	// #0
  41a3b0:	stur	w10, [x29, #-16]
  41a3b4:	cbnz	w9, 41a46c <__fxstatat@plt+0x1737c>
  41a3b8:	ldur	x8, [x29, #-8]
  41a3bc:	ldr	w9, [x8, #72]
  41a3c0:	and	w9, w9, #0x200
  41a3c4:	cbz	w9, 41a424 <__fxstatat@plt+0x17334>
  41a3c8:	ldur	x0, [x29, #-8]
  41a3cc:	ldur	x8, [x29, #-8]
  41a3d0:	ldr	w9, [x8, #72]
  41a3d4:	and	w9, w9, #0x200
  41a3d8:	str	x0, [sp, #24]
  41a3dc:	cbz	w9, 41a3ec <__fxstatat@plt+0x172fc>
  41a3e0:	mov	w8, #0xffffff9c            	// #-100
  41a3e4:	str	w8, [sp, #20]
  41a3e8:	b	41a3f8 <__fxstatat@plt+0x17308>
  41a3ec:	ldur	x8, [x29, #-8]
  41a3f0:	ldr	w9, [x8, #40]
  41a3f4:	str	w9, [sp, #20]
  41a3f8:	ldr	w8, [sp, #20]
  41a3fc:	mov	w9, wzr
  41a400:	ldr	x0, [sp, #24]
  41a404:	mov	w1, w8
  41a408:	mov	w8, #0x1                   	// #1
  41a40c:	and	w2, w8, #0x1
  41a410:	str	w9, [sp, #16]
  41a414:	bl	41a794 <__fxstatat@plt+0x176a4>
  41a418:	ldr	w8, [sp, #16]
  41a41c:	str	w8, [sp, #12]
  41a420:	b	41a45c <__fxstatat@plt+0x1736c>
  41a424:	ldur	x8, [x29, #-8]
  41a428:	ldr	w9, [x8, #72]
  41a42c:	and	w9, w9, #0x200
  41a430:	cbz	w9, 41a440 <__fxstatat@plt+0x17350>
  41a434:	mov	w8, #0xffffff9c            	// #-100
  41a438:	str	w8, [sp, #8]
  41a43c:	b	41a44c <__fxstatat@plt+0x1735c>
  41a440:	ldur	x8, [x29, #-8]
  41a444:	ldr	w9, [x8, #40]
  41a448:	str	w9, [sp, #8]
  41a44c:	ldr	w8, [sp, #8]
  41a450:	mov	w0, w8
  41a454:	bl	402970 <fchdir@plt>
  41a458:	str	w0, [sp, #12]
  41a45c:	ldr	w8, [sp, #12]
  41a460:	cmp	w8, #0x0
  41a464:	cset	w8, ne  // ne = any
  41a468:	stur	w8, [x29, #-16]
  41a46c:	ldur	w8, [x29, #-16]
  41a470:	and	w8, w8, #0x1
  41a474:	stur	w8, [x29, #-12]
  41a478:	ldur	x9, [x29, #-8]
  41a47c:	add	x0, x9, #0x60
  41a480:	bl	41890c <__fxstatat@plt+0x1581c>
  41a484:	ldur	w0, [x29, #-12]
  41a488:	ldp	x29, x30, [sp, #48]
  41a48c:	add	sp, sp, #0x40
  41a490:	ret
  41a494:	sub	sp, sp, #0x40
  41a498:	stp	x29, x30, [sp, #48]
  41a49c:	add	x29, sp, #0x30
  41a4a0:	mov	w8, #0x2f                  	// #47
  41a4a4:	stur	x0, [x29, #-8]
  41a4a8:	stur	x1, [x29, #-16]
  41a4ac:	ldur	x9, [x29, #-16]
  41a4b0:	ldr	x9, [x9, #96]
  41a4b4:	ldur	x10, [x29, #-16]
  41a4b8:	str	x9, [x10, #72]
  41a4bc:	str	x9, [sp, #24]
  41a4c0:	ldur	x9, [x29, #-8]
  41a4c4:	ldr	x0, [x9, #32]
  41a4c8:	ldur	x9, [x29, #-16]
  41a4cc:	add	x1, x9, #0xf8
  41a4d0:	ldr	x9, [sp, #24]
  41a4d4:	add	x2, x9, #0x1
  41a4d8:	str	w8, [sp, #12]
  41a4dc:	bl	402900 <memmove@plt>
  41a4e0:	ldur	x9, [x29, #-16]
  41a4e4:	add	x0, x9, #0xf8
  41a4e8:	ldr	w1, [sp, #12]
  41a4ec:	bl	402cc0 <strrchr@plt>
  41a4f0:	str	x0, [sp, #16]
  41a4f4:	cbz	x0, 41a554 <__fxstatat@plt+0x17464>
  41a4f8:	ldr	x8, [sp, #16]
  41a4fc:	ldur	x9, [x29, #-16]
  41a500:	add	x9, x9, #0xf8
  41a504:	cmp	x8, x9
  41a508:	b.ne	41a518 <__fxstatat@plt+0x17428>  // b.any
  41a50c:	ldr	x8, [sp, #16]
  41a510:	ldrb	w9, [x8, #1]
  41a514:	cbz	w9, 41a554 <__fxstatat@plt+0x17464>
  41a518:	ldr	x8, [sp, #16]
  41a51c:	add	x8, x8, #0x1
  41a520:	str	x8, [sp, #16]
  41a524:	mov	x0, x8
  41a528:	bl	402920 <strlen@plt>
  41a52c:	str	x0, [sp, #24]
  41a530:	ldur	x8, [x29, #-16]
  41a534:	add	x0, x8, #0xf8
  41a538:	ldr	x1, [sp, #16]
  41a53c:	ldr	x8, [sp, #24]
  41a540:	add	x2, x8, #0x1
  41a544:	bl	402900 <memmove@plt>
  41a548:	ldr	x8, [sp, #24]
  41a54c:	ldur	x9, [x29, #-16]
  41a550:	str	x8, [x9, #96]
  41a554:	ldur	x8, [x29, #-8]
  41a558:	ldr	x8, [x8, #32]
  41a55c:	ldur	x9, [x29, #-16]
  41a560:	str	x8, [x9, #56]
  41a564:	ldur	x9, [x29, #-16]
  41a568:	str	x8, [x9, #48]
  41a56c:	ldp	x29, x30, [sp, #48]
  41a570:	add	sp, sp, #0x40
  41a574:	ret
  41a578:	sub	sp, sp, #0x30
  41a57c:	stp	x29, x30, [sp, #32]
  41a580:	add	x29, sp, #0x20
  41a584:	str	x0, [sp, #16]
  41a588:	str	w1, [sp, #12]
  41a58c:	ldr	x0, [sp, #16]
  41a590:	ldr	w1, [sp, #12]
  41a594:	bl	41ab9c <__fxstatat@plt+0x17aac>
  41a598:	str	x0, [sp]
  41a59c:	cbz	x0, 41a638 <__fxstatat@plt+0x17548>
  41a5a0:	b	41a5a4 <__fxstatat@plt+0x174b4>
  41a5a4:	mov	x8, #0x6969                	// #26985
  41a5a8:	ldr	x9, [sp]
  41a5ac:	cmp	x9, x8
  41a5b0:	b.eq	41a638 <__fxstatat@plt+0x17548>  // b.none
  41a5b4:	b	41a5b8 <__fxstatat@plt+0x174c8>
  41a5b8:	mov	x8, #0x9fa0                	// #40864
  41a5bc:	ldr	x9, [sp]
  41a5c0:	cmp	x9, x8
  41a5c4:	b.eq	41a638 <__fxstatat@plt+0x17548>  // b.none
  41a5c8:	b	41a5cc <__fxstatat@plt+0x174dc>
  41a5cc:	mov	x8, #0x4973                	// #18803
  41a5d0:	movk	x8, #0x5265, lsl #16
  41a5d4:	ldr	x9, [sp]
  41a5d8:	cmp	x9, x8
  41a5dc:	b.eq	41a62c <__fxstatat@plt+0x1753c>  // b.none
  41a5e0:	b	41a5e4 <__fxstatat@plt+0x174f4>
  41a5e4:	mov	x8, #0x414f                	// #16719
  41a5e8:	movk	x8, #0x5346, lsl #16
  41a5ec:	ldr	x9, [sp]
  41a5f0:	cmp	x9, x8
  41a5f4:	b.eq	41a638 <__fxstatat@plt+0x17548>  // b.none
  41a5f8:	b	41a5fc <__fxstatat@plt+0x1750c>
  41a5fc:	mov	x8, #0x5342                	// #21314
  41a600:	movk	x8, #0x5846, lsl #16
  41a604:	ldr	x9, [sp]
  41a608:	cmp	x9, x8
  41a60c:	b.eq	41a62c <__fxstatat@plt+0x1753c>  // b.none
  41a610:	b	41a614 <__fxstatat@plt+0x17524>
  41a614:	mov	x8, #0x4d42                	// #19778
  41a618:	movk	x8, #0xff53, lsl #16
  41a61c:	ldr	x9, [sp]
  41a620:	cmp	x9, x8
  41a624:	b.eq	41a638 <__fxstatat@plt+0x17548>  // b.none
  41a628:	b	41a640 <__fxstatat@plt+0x17550>
  41a62c:	mov	w8, #0x2                   	// #2
  41a630:	stur	w8, [x29, #-4]
  41a634:	b	41a648 <__fxstatat@plt+0x17558>
  41a638:	stur	wzr, [x29, #-4]
  41a63c:	b	41a648 <__fxstatat@plt+0x17558>
  41a640:	mov	w8, #0x1                   	// #1
  41a644:	stur	w8, [x29, #-4]
  41a648:	ldur	w0, [x29, #-4]
  41a64c:	ldp	x29, x30, [sp, #32]
  41a650:	add	sp, sp, #0x30
  41a654:	ret
  41a658:	sub	sp, sp, #0x40
  41a65c:	stp	x29, x30, [sp, #48]
  41a660:	add	x29, sp, #0x30
  41a664:	mov	w8, #0x102                 	// #258
  41a668:	stur	x0, [x29, #-16]
  41a66c:	str	x1, [sp, #24]
  41a670:	ldur	x9, [x29, #-16]
  41a674:	ldr	w10, [x9, #72]
  41a678:	and	w8, w10, w8
  41a67c:	cbz	w8, 41a740 <__fxstatat@plt+0x17650>
  41a680:	ldr	x8, [sp, #24]
  41a684:	add	x8, x8, #0x78
  41a688:	str	x8, [sp, #16]
  41a68c:	mov	x0, #0x18                  	// #24
  41a690:	bl	402b30 <malloc@plt>
  41a694:	str	x0, [sp, #8]
  41a698:	ldr	x8, [sp, #8]
  41a69c:	cbnz	x8, 41a6b0 <__fxstatat@plt+0x175c0>
  41a6a0:	mov	w8, wzr
  41a6a4:	and	w8, w8, #0x1
  41a6a8:	sturb	w8, [x29, #-1]
  41a6ac:	b	41a780 <__fxstatat@plt+0x17690>
  41a6b0:	ldr	x8, [sp, #16]
  41a6b4:	ldr	x8, [x8]
  41a6b8:	ldr	x9, [sp, #8]
  41a6bc:	str	x8, [x9]
  41a6c0:	ldr	x8, [sp, #16]
  41a6c4:	ldr	x8, [x8, #8]
  41a6c8:	ldr	x9, [sp, #8]
  41a6cc:	str	x8, [x9, #8]
  41a6d0:	ldr	x8, [sp, #24]
  41a6d4:	ldr	x9, [sp, #8]
  41a6d8:	str	x8, [x9, #16]
  41a6dc:	ldur	x8, [x29, #-16]
  41a6e0:	ldr	x0, [x8, #88]
  41a6e4:	ldr	x1, [sp, #8]
  41a6e8:	bl	410f94 <__fxstatat@plt+0xdea4>
  41a6ec:	str	x0, [sp]
  41a6f0:	ldr	x8, [sp]
  41a6f4:	ldr	x9, [sp, #8]
  41a6f8:	cmp	x8, x9
  41a6fc:	b.eq	41a73c <__fxstatat@plt+0x1764c>  // b.none
  41a700:	ldr	x0, [sp, #8]
  41a704:	bl	402e10 <free@plt>
  41a708:	ldr	x8, [sp]
  41a70c:	cbnz	x8, 41a720 <__fxstatat@plt+0x17630>
  41a710:	mov	w8, wzr
  41a714:	and	w8, w8, #0x1
  41a718:	sturb	w8, [x29, #-1]
  41a71c:	b	41a780 <__fxstatat@plt+0x17690>
  41a720:	ldr	x8, [sp]
  41a724:	ldr	x8, [x8, #16]
  41a728:	ldr	x9, [sp, #24]
  41a72c:	str	x8, [x9]
  41a730:	ldr	x8, [sp, #24]
  41a734:	mov	w10, #0x2                   	// #2
  41a738:	strh	w10, [x8, #108]
  41a73c:	b	41a774 <__fxstatat@plt+0x17684>
  41a740:	ldur	x8, [x29, #-16]
  41a744:	ldr	x0, [x8, #88]
  41a748:	ldr	x8, [sp, #24]
  41a74c:	add	x1, x8, #0x78
  41a750:	bl	41c07c <__fxstatat@plt+0x18f8c>
  41a754:	tbnz	w0, #0, 41a75c <__fxstatat@plt+0x1766c>
  41a758:	b	41a774 <__fxstatat@plt+0x17684>
  41a75c:	ldr	x8, [sp, #24]
  41a760:	ldr	x9, [sp, #24]
  41a764:	str	x8, [x9]
  41a768:	ldr	x8, [sp, #24]
  41a76c:	mov	w10, #0x2                   	// #2
  41a770:	strh	w10, [x8, #108]
  41a774:	mov	w8, #0x1                   	// #1
  41a778:	and	w8, w8, #0x1
  41a77c:	sturb	w8, [x29, #-1]
  41a780:	ldurb	w8, [x29, #-1]
  41a784:	and	w0, w8, #0x1
  41a788:	ldp	x29, x30, [sp, #48]
  41a78c:	add	sp, sp, #0x40
  41a790:	ret
  41a794:	sub	sp, sp, #0x30
  41a798:	stp	x29, x30, [sp, #32]
  41a79c:	add	x29, sp, #0x20
  41a7a0:	stur	x0, [x29, #-8]
  41a7a4:	stur	w1, [x29, #-12]
  41a7a8:	and	w8, w2, #0x1
  41a7ac:	sturb	w8, [x29, #-13]
  41a7b0:	ldur	x9, [x29, #-8]
  41a7b4:	ldr	w8, [x9, #44]
  41a7b8:	str	w8, [sp, #12]
  41a7bc:	ldr	w8, [sp, #12]
  41a7c0:	ldur	w9, [x29, #-12]
  41a7c4:	cmp	w8, w9
  41a7c8:	b.ne	41a7e0 <__fxstatat@plt+0x176f0>  // b.any
  41a7cc:	ldr	w8, [sp, #12]
  41a7d0:	mov	w9, #0xffffff9c            	// #-100
  41a7d4:	cmp	w8, w9
  41a7d8:	b.eq	41a7e0 <__fxstatat@plt+0x176f0>  // b.none
  41a7dc:	bl	402d00 <abort@plt>
  41a7e0:	ldurb	w8, [x29, #-13]
  41a7e4:	tbnz	w8, #0, 41a7ec <__fxstatat@plt+0x176fc>
  41a7e8:	b	41a820 <__fxstatat@plt+0x17730>
  41a7ec:	ldur	x8, [x29, #-8]
  41a7f0:	add	x0, x8, #0x60
  41a7f4:	ldr	w1, [sp, #12]
  41a7f8:	bl	41c46c <__fxstatat@plt+0x1937c>
  41a7fc:	str	w0, [sp, #8]
  41a800:	ldr	w9, [sp, #8]
  41a804:	mov	w10, wzr
  41a808:	cmp	w10, w9
  41a80c:	cset	w9, gt
  41a810:	tbnz	w9, #0, 41a81c <__fxstatat@plt+0x1772c>
  41a814:	ldr	w0, [sp, #8]
  41a818:	bl	402cb0 <close@plt>
  41a81c:	b	41a84c <__fxstatat@plt+0x1775c>
  41a820:	ldur	x8, [x29, #-8]
  41a824:	ldr	w9, [x8, #72]
  41a828:	and	w9, w9, #0x4
  41a82c:	cbnz	w9, 41a84c <__fxstatat@plt+0x1775c>
  41a830:	ldr	w8, [sp, #12]
  41a834:	mov	w9, wzr
  41a838:	cmp	w9, w8
  41a83c:	cset	w8, gt
  41a840:	tbnz	w8, #0, 41a84c <__fxstatat@plt+0x1775c>
  41a844:	ldr	w0, [sp, #12]
  41a848:	bl	402cb0 <close@plt>
  41a84c:	ldur	w8, [x29, #-12]
  41a850:	ldur	x9, [x29, #-8]
  41a854:	str	w8, [x9, #44]
  41a858:	ldp	x29, x30, [sp, #32]
  41a85c:	add	sp, sp, #0x30
  41a860:	ret
  41a864:	sub	sp, sp, #0x30
  41a868:	stp	x29, x30, [sp, #32]
  41a86c:	add	x29, sp, #0x20
  41a870:	str	x0, [sp, #16]
  41a874:	str	x1, [sp, #8]
  41a878:	str	w2, [sp, #4]
  41a87c:	ldr	w8, [sp, #4]
  41a880:	cbz	w8, 41a8cc <__fxstatat@plt+0x177dc>
  41a884:	ldr	w8, [sp, #4]
  41a888:	cmp	w8, #0x1
  41a88c:	b.eq	41a8cc <__fxstatat@plt+0x177dc>  // b.none
  41a890:	ldr	w8, [sp, #4]
  41a894:	cmp	w8, #0x2
  41a898:	b.eq	41a8cc <__fxstatat@plt+0x177dc>  // b.none
  41a89c:	ldr	w8, [sp, #4]
  41a8a0:	cmp	w8, #0x3
  41a8a4:	b.eq	41a8cc <__fxstatat@plt+0x177dc>  // b.none
  41a8a8:	ldr	w8, [sp, #4]
  41a8ac:	cmp	w8, #0x4
  41a8b0:	b.eq	41a8cc <__fxstatat@plt+0x177dc>  // b.none
  41a8b4:	bl	403030 <__errno_location@plt>
  41a8b8:	mov	w8, #0x16                  	// #22
  41a8bc:	str	w8, [x0]
  41a8c0:	mov	w8, #0x1                   	// #1
  41a8c4:	stur	w8, [x29, #-4]
  41a8c8:	b	41a8dc <__fxstatat@plt+0x177ec>
  41a8cc:	ldr	w8, [sp, #4]
  41a8d0:	ldr	x9, [sp, #8]
  41a8d4:	strh	w8, [x9, #112]
  41a8d8:	stur	wzr, [x29, #-4]
  41a8dc:	ldur	w0, [x29, #-4]
  41a8e0:	ldp	x29, x30, [sp, #32]
  41a8e4:	add	sp, sp, #0x30
  41a8e8:	ret
  41a8ec:	sub	sp, sp, #0x40
  41a8f0:	stp	x29, x30, [sp, #48]
  41a8f4:	add	x29, sp, #0x30
  41a8f8:	stur	x0, [x29, #-16]
  41a8fc:	stur	w1, [x29, #-20]
  41a900:	ldur	w8, [x29, #-20]
  41a904:	cbz	w8, 41a92c <__fxstatat@plt+0x1783c>
  41a908:	ldur	w8, [x29, #-20]
  41a90c:	cmp	w8, #0x1, lsl #12
  41a910:	b.eq	41a92c <__fxstatat@plt+0x1783c>  // b.none
  41a914:	bl	403030 <__errno_location@plt>
  41a918:	mov	w8, #0x16                  	// #22
  41a91c:	str	w8, [x0]
  41a920:	mov	x9, xzr
  41a924:	stur	x9, [x29, #-8]
  41a928:	b	41aaf0 <__fxstatat@plt+0x17a00>
  41a92c:	ldur	x8, [x29, #-16]
  41a930:	ldr	x8, [x8]
  41a934:	str	x8, [sp, #16]
  41a938:	bl	403030 <__errno_location@plt>
  41a93c:	str	wzr, [x0]
  41a940:	ldur	x8, [x29, #-16]
  41a944:	ldr	w9, [x8, #72]
  41a948:	and	w9, w9, #0x2000
  41a94c:	cbz	w9, 41a95c <__fxstatat@plt+0x1786c>
  41a950:	mov	x8, xzr
  41a954:	stur	x8, [x29, #-8]
  41a958:	b	41aaf0 <__fxstatat@plt+0x17a00>
  41a95c:	ldr	x8, [sp, #16]
  41a960:	ldrh	w9, [x8, #108]
  41a964:	cmp	w9, #0x9
  41a968:	b.ne	41a97c <__fxstatat@plt+0x1788c>  // b.any
  41a96c:	ldr	x8, [sp, #16]
  41a970:	ldr	x8, [x8, #16]
  41a974:	stur	x8, [x29, #-8]
  41a978:	b	41aaf0 <__fxstatat@plt+0x17a00>
  41a97c:	ldr	x8, [sp, #16]
  41a980:	ldrh	w9, [x8, #108]
  41a984:	cmp	w9, #0x1
  41a988:	b.eq	41a998 <__fxstatat@plt+0x178a8>  // b.none
  41a98c:	mov	x8, xzr
  41a990:	stur	x8, [x29, #-8]
  41a994:	b	41aaf0 <__fxstatat@plt+0x17a00>
  41a998:	ldur	x8, [x29, #-16]
  41a99c:	ldr	x8, [x8, #8]
  41a9a0:	cbz	x8, 41a9b0 <__fxstatat@plt+0x178c0>
  41a9a4:	ldur	x8, [x29, #-16]
  41a9a8:	ldr	x0, [x8, #8]
  41a9ac:	bl	4186f0 <__fxstatat@plt+0x15600>
  41a9b0:	ldur	w8, [x29, #-20]
  41a9b4:	cmp	w8, #0x1, lsl #12
  41a9b8:	b.ne	41a9d8 <__fxstatat@plt+0x178e8>  // b.any
  41a9bc:	ldur	x8, [x29, #-16]
  41a9c0:	ldr	w9, [x8, #72]
  41a9c4:	orr	w9, w9, #0x1000
  41a9c8:	str	w9, [x8, #72]
  41a9cc:	mov	w9, #0x2                   	// #2
  41a9d0:	stur	w9, [x29, #-20]
  41a9d4:	b	41a9e0 <__fxstatat@plt+0x178f0>
  41a9d8:	mov	w8, #0x1                   	// #1
  41a9dc:	stur	w8, [x29, #-20]
  41a9e0:	ldr	x8, [sp, #16]
  41a9e4:	ldr	x8, [x8, #88]
  41a9e8:	cbnz	x8, 41aa10 <__fxstatat@plt+0x17920>
  41a9ec:	ldr	x8, [sp, #16]
  41a9f0:	ldr	x8, [x8, #48]
  41a9f4:	ldrb	w9, [x8]
  41a9f8:	cmp	w9, #0x2f
  41a9fc:	b.eq	41aa10 <__fxstatat@plt+0x17920>  // b.none
  41aa00:	ldur	x8, [x29, #-16]
  41aa04:	ldr	w9, [x8, #72]
  41aa08:	and	w9, w9, #0x4
  41aa0c:	cbz	w9, 41aa2c <__fxstatat@plt+0x1793c>
  41aa10:	ldur	x0, [x29, #-16]
  41aa14:	ldur	w1, [x29, #-20]
  41aa18:	bl	4196ec <__fxstatat@plt+0x165fc>
  41aa1c:	ldur	x8, [x29, #-16]
  41aa20:	str	x0, [x8, #8]
  41aa24:	stur	x0, [x29, #-8]
  41aa28:	b	41aaf0 <__fxstatat@plt+0x17a00>
  41aa2c:	ldur	x0, [x29, #-16]
  41aa30:	adrp	x1, 41f000 <__fxstatat@plt+0x1bf10>
  41aa34:	add	x1, x1, #0xe7c
  41aa38:	bl	418660 <__fxstatat@plt+0x15570>
  41aa3c:	str	w0, [sp, #12]
  41aa40:	cmp	w0, #0x0
  41aa44:	cset	w8, ge  // ge = tcont
  41aa48:	tbnz	w8, #0, 41aa60 <__fxstatat@plt+0x17970>
  41aa4c:	ldur	x8, [x29, #-16]
  41aa50:	mov	x9, xzr
  41aa54:	str	x9, [x8, #8]
  41aa58:	stur	x9, [x29, #-8]
  41aa5c:	b	41aaf0 <__fxstatat@plt+0x17a00>
  41aa60:	ldur	x0, [x29, #-16]
  41aa64:	ldur	w1, [x29, #-20]
  41aa68:	bl	4196ec <__fxstatat@plt+0x165fc>
  41aa6c:	ldur	x8, [x29, #-16]
  41aa70:	str	x0, [x8, #8]
  41aa74:	ldur	x8, [x29, #-16]
  41aa78:	ldr	w9, [x8, #72]
  41aa7c:	and	w9, w9, #0x200
  41aa80:	cbz	w9, 41aa9c <__fxstatat@plt+0x179ac>
  41aa84:	ldur	x0, [x29, #-16]
  41aa88:	ldr	w1, [sp, #12]
  41aa8c:	mov	w8, #0x1                   	// #1
  41aa90:	and	w2, w8, #0x1
  41aa94:	bl	41a794 <__fxstatat@plt+0x176a4>
  41aa98:	b	41aae4 <__fxstatat@plt+0x179f4>
  41aa9c:	ldr	w0, [sp, #12]
  41aaa0:	bl	402970 <fchdir@plt>
  41aaa4:	cbz	w0, 41aadc <__fxstatat@plt+0x179ec>
  41aaa8:	bl	403030 <__errno_location@plt>
  41aaac:	ldr	w8, [x0]
  41aab0:	str	w8, [sp, #8]
  41aab4:	ldr	w0, [sp, #12]
  41aab8:	bl	402cb0 <close@plt>
  41aabc:	ldr	w8, [sp, #8]
  41aac0:	str	w8, [sp, #4]
  41aac4:	bl	403030 <__errno_location@plt>
  41aac8:	ldr	w8, [sp, #4]
  41aacc:	str	w8, [x0]
  41aad0:	mov	x9, xzr
  41aad4:	stur	x9, [x29, #-8]
  41aad8:	b	41aaf0 <__fxstatat@plt+0x17a00>
  41aadc:	ldr	w0, [sp, #12]
  41aae0:	bl	402cb0 <close@plt>
  41aae4:	ldur	x8, [x29, #-16]
  41aae8:	ldr	x8, [x8, #8]
  41aaec:	stur	x8, [x29, #-8]
  41aaf0:	ldur	x0, [x29, #-8]
  41aaf4:	ldp	x29, x30, [sp, #48]
  41aaf8:	add	sp, sp, #0x40
  41aafc:	ret
  41ab00:	sub	sp, sp, #0x20
  41ab04:	str	x0, [sp, #24]
  41ab08:	str	x1, [sp, #16]
  41ab0c:	ldr	x8, [sp, #24]
  41ab10:	str	x8, [sp, #8]
  41ab14:	ldr	x8, [sp, #8]
  41ab18:	ldr	x8, [x8, #8]
  41ab1c:	ldr	x9, [sp, #16]
  41ab20:	udiv	x10, x8, x9
  41ab24:	mul	x9, x10, x9
  41ab28:	subs	x0, x8, x9
  41ab2c:	add	sp, sp, #0x20
  41ab30:	ret
  41ab34:	sub	sp, sp, #0x30
  41ab38:	str	x0, [sp, #40]
  41ab3c:	str	x1, [sp, #32]
  41ab40:	ldr	x8, [sp, #40]
  41ab44:	str	x8, [sp, #24]
  41ab48:	ldr	x8, [sp, #32]
  41ab4c:	str	x8, [sp, #16]
  41ab50:	ldr	x8, [sp, #24]
  41ab54:	ldr	x8, [x8, #8]
  41ab58:	ldr	x9, [sp, #16]
  41ab5c:	ldr	x9, [x9, #8]
  41ab60:	mov	w10, #0x0                   	// #0
  41ab64:	cmp	x8, x9
  41ab68:	str	w10, [sp, #12]
  41ab6c:	b.ne	41ab8c <__fxstatat@plt+0x17a9c>  // b.any
  41ab70:	ldr	x8, [sp, #24]
  41ab74:	ldr	x8, [x8]
  41ab78:	ldr	x9, [sp, #16]
  41ab7c:	ldr	x9, [x9]
  41ab80:	cmp	x8, x9
  41ab84:	cset	w10, eq  // eq = none
  41ab88:	str	w10, [sp, #12]
  41ab8c:	ldr	w8, [sp, #12]
  41ab90:	and	w0, w8, #0x1
  41ab94:	add	sp, sp, #0x30
  41ab98:	ret
  41ab9c:	sub	sp, sp, #0xd0
  41aba0:	stp	x29, x30, [sp, #192]
  41aba4:	add	x29, sp, #0xc0
  41aba8:	stur	x0, [x29, #-16]
  41abac:	stur	w1, [x29, #-20]
  41abb0:	ldur	x8, [x29, #-16]
  41abb4:	ldr	x8, [x8, #80]
  41abb8:	stur	x8, [x29, #-32]
  41abbc:	ldur	x8, [x29, #-32]
  41abc0:	ldr	x8, [x8, #80]
  41abc4:	stur	x8, [x29, #-40]
  41abc8:	ldur	x8, [x29, #-32]
  41abcc:	ldr	w9, [x8, #72]
  41abd0:	and	w9, w9, #0x200
  41abd4:	cbnz	w9, 41abe0 <__fxstatat@plt+0x17af0>
  41abd8:	stur	xzr, [x29, #-8]
  41abdc:	b	41acf8 <__fxstatat@plt+0x17c08>
  41abe0:	ldur	x8, [x29, #-40]
  41abe4:	cbnz	x8, 41ac1c <__fxstatat@plt+0x17b2c>
  41abe8:	mov	x0, #0xd                   	// #13
  41abec:	mov	x8, xzr
  41abf0:	mov	x1, x8
  41abf4:	adrp	x2, 41a000 <__fxstatat@plt+0x16f10>
  41abf8:	add	x2, x2, #0xd08
  41abfc:	adrp	x3, 41a000 <__fxstatat@plt+0x16f10>
  41ac00:	add	x3, x3, #0xd44
  41ac04:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  41ac08:	add	x4, x4, #0xe10
  41ac0c:	bl	4100c8 <__fxstatat@plt+0xcfd8>
  41ac10:	ldur	x8, [x29, #-32]
  41ac14:	str	x0, [x8, #80]
  41ac18:	stur	x0, [x29, #-40]
  41ac1c:	ldur	x8, [x29, #-40]
  41ac20:	cbz	x8, 41ac58 <__fxstatat@plt+0x17b68>
  41ac24:	ldur	x8, [x29, #-16]
  41ac28:	ldr	x8, [x8, #120]
  41ac2c:	add	x1, sp, #0x8
  41ac30:	str	x8, [sp, #8]
  41ac34:	ldur	x0, [x29, #-40]
  41ac38:	bl	40fc38 <__fxstatat@plt+0xcb48>
  41ac3c:	stur	x0, [x29, #-48]
  41ac40:	ldur	x8, [x29, #-48]
  41ac44:	cbz	x8, 41ac58 <__fxstatat@plt+0x17b68>
  41ac48:	ldur	x8, [x29, #-48]
  41ac4c:	ldr	x8, [x8, #8]
  41ac50:	stur	x8, [x29, #-8]
  41ac54:	b	41acf8 <__fxstatat@plt+0x17c08>
  41ac58:	ldur	w8, [x29, #-20]
  41ac5c:	cmp	w8, #0x0
  41ac60:	cset	w8, lt  // lt = tstop
  41ac64:	tbnz	w8, #0, 41ac78 <__fxstatat@plt+0x17b88>
  41ac68:	ldur	w0, [x29, #-20]
  41ac6c:	add	x1, sp, #0x18
  41ac70:	bl	402bd0 <fstatfs@plt>
  41ac74:	cbz	w0, 41ac80 <__fxstatat@plt+0x17b90>
  41ac78:	stur	xzr, [x29, #-8]
  41ac7c:	b	41acf8 <__fxstatat@plt+0x17c08>
  41ac80:	ldur	x8, [x29, #-40]
  41ac84:	cbz	x8, 41acf0 <__fxstatat@plt+0x17c00>
  41ac88:	mov	x0, #0x10                  	// #16
  41ac8c:	bl	402b30 <malloc@plt>
  41ac90:	str	x0, [sp]
  41ac94:	ldr	x8, [sp]
  41ac98:	cbz	x8, 41acf0 <__fxstatat@plt+0x17c00>
  41ac9c:	ldur	x8, [x29, #-16]
  41aca0:	ldr	x8, [x8, #120]
  41aca4:	ldr	x9, [sp]
  41aca8:	str	x8, [x9]
  41acac:	ldr	x8, [sp, #24]
  41acb0:	ldr	x9, [sp]
  41acb4:	str	x8, [x9, #8]
  41acb8:	ldur	x0, [x29, #-40]
  41acbc:	ldr	x1, [sp]
  41acc0:	bl	410f94 <__fxstatat@plt+0xdea4>
  41acc4:	stur	x0, [x29, #-48]
  41acc8:	ldur	x8, [x29, #-48]
  41accc:	cbz	x8, 41ace8 <__fxstatat@plt+0x17bf8>
  41acd0:	ldur	x8, [x29, #-48]
  41acd4:	ldr	x9, [sp]
  41acd8:	cmp	x8, x9
  41acdc:	b.eq	41ace4 <__fxstatat@plt+0x17bf4>  // b.none
  41ace0:	bl	402d00 <abort@plt>
  41ace4:	b	41acf0 <__fxstatat@plt+0x17c00>
  41ace8:	ldr	x0, [sp]
  41acec:	bl	402e10 <free@plt>
  41acf0:	ldr	x8, [sp, #24]
  41acf4:	stur	x8, [x29, #-8]
  41acf8:	ldur	x0, [x29, #-8]
  41acfc:	ldp	x29, x30, [sp, #192]
  41ad00:	add	sp, sp, #0xd0
  41ad04:	ret
  41ad08:	sub	sp, sp, #0x20
  41ad0c:	str	x0, [sp, #24]
  41ad10:	str	x1, [sp, #16]
  41ad14:	ldr	x8, [sp, #24]
  41ad18:	str	x8, [sp, #8]
  41ad1c:	ldr	x8, [sp, #8]
  41ad20:	ldr	x8, [x8]
  41ad24:	str	x8, [sp]
  41ad28:	ldr	x8, [sp]
  41ad2c:	ldr	x9, [sp, #16]
  41ad30:	udiv	x10, x8, x9
  41ad34:	mul	x9, x10, x9
  41ad38:	subs	x0, x8, x9
  41ad3c:	add	sp, sp, #0x20
  41ad40:	ret
  41ad44:	sub	sp, sp, #0x20
  41ad48:	str	x0, [sp, #24]
  41ad4c:	str	x1, [sp, #16]
  41ad50:	ldr	x8, [sp, #24]
  41ad54:	str	x8, [sp, #8]
  41ad58:	ldr	x8, [sp, #16]
  41ad5c:	str	x8, [sp]
  41ad60:	ldr	x8, [sp, #8]
  41ad64:	ldr	x8, [x8]
  41ad68:	ldr	x9, [sp]
  41ad6c:	ldr	x9, [x9]
  41ad70:	cmp	x8, x9
  41ad74:	cset	w10, eq  // eq = none
  41ad78:	and	w0, w10, #0x1
  41ad7c:	add	sp, sp, #0x20
  41ad80:	ret
  41ad84:	sub	sp, sp, #0x20
  41ad88:	str	x0, [sp, #24]
  41ad8c:	str	w1, [sp, #20]
  41ad90:	ldr	w8, [sp, #20]
  41ad94:	subs	w8, w8, #0x1
  41ad98:	mov	w9, w8
  41ad9c:	ubfx	x9, x9, #0, #32
  41ada0:	cmp	x9, #0xb
  41ada4:	str	x9, [sp, #8]
  41ada8:	b.hi	41ae18 <__fxstatat@plt+0x17d28>  // b.pmore
  41adac:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  41adb0:	add	x8, x8, #0x61c
  41adb4:	ldr	x11, [sp, #8]
  41adb8:	ldrsw	x10, [x8, x11, lsl #2]
  41adbc:	add	x9, x8, x10
  41adc0:	br	x9
  41adc4:	mov	w8, #0x6000                	// #24576
  41adc8:	str	w8, [sp, #16]
  41adcc:	b	41ae1c <__fxstatat@plt+0x17d2c>
  41add0:	mov	w8, #0x2000                	// #8192
  41add4:	str	w8, [sp, #16]
  41add8:	b	41ae1c <__fxstatat@plt+0x17d2c>
  41addc:	mov	w8, #0x4000                	// #16384
  41ade0:	str	w8, [sp, #16]
  41ade4:	b	41ae1c <__fxstatat@plt+0x17d2c>
  41ade8:	mov	w8, #0x1000                	// #4096
  41adec:	str	w8, [sp, #16]
  41adf0:	b	41ae1c <__fxstatat@plt+0x17d2c>
  41adf4:	mov	w8, #0xa000                	// #40960
  41adf8:	str	w8, [sp, #16]
  41adfc:	b	41ae1c <__fxstatat@plt+0x17d2c>
  41ae00:	mov	w8, #0x8000                	// #32768
  41ae04:	str	w8, [sp, #16]
  41ae08:	b	41ae1c <__fxstatat@plt+0x17d2c>
  41ae0c:	mov	w8, #0xc000                	// #49152
  41ae10:	str	w8, [sp, #16]
  41ae14:	b	41ae1c <__fxstatat@plt+0x17d2c>
  41ae18:	str	wzr, [sp, #16]
  41ae1c:	ldr	w8, [sp, #16]
  41ae20:	ldr	x9, [sp, #24]
  41ae24:	str	w8, [x9, #16]
  41ae28:	add	sp, sp, #0x20
  41ae2c:	ret
  41ae30:	sub	sp, sp, #0x40
  41ae34:	stp	x29, x30, [sp, #48]
  41ae38:	add	x29, sp, #0x30
  41ae3c:	mov	x8, #0x6969                	// #26985
  41ae40:	stur	x0, [x29, #-16]
  41ae44:	stur	w1, [x29, #-20]
  41ae48:	ldur	x0, [x29, #-16]
  41ae4c:	ldur	w1, [x29, #-20]
  41ae50:	str	x8, [sp, #16]
  41ae54:	bl	41ab9c <__fxstatat@plt+0x17aac>
  41ae58:	ldr	x8, [sp, #16]
  41ae5c:	cmp	x0, x8
  41ae60:	str	x0, [sp, #8]
  41ae64:	b.eq	41aea4 <__fxstatat@plt+0x17db4>  // b.none
  41ae68:	b	41ae6c <__fxstatat@plt+0x17d7c>
  41ae6c:	mov	x8, #0x1994                	// #6548
  41ae70:	movk	x8, #0x102, lsl #16
  41ae74:	ldr	x9, [sp, #8]
  41ae78:	cmp	x9, x8
  41ae7c:	b.eq	41aea4 <__fxstatat@plt+0x17db4>  // b.none
  41ae80:	b	41ae84 <__fxstatat@plt+0x17d94>
  41ae84:	mov	x8, #0x4d42                	// #19778
  41ae88:	movk	x8, #0xff53, lsl #16
  41ae8c:	ldr	x9, [sp, #8]
  41ae90:	cmp	x9, x8
  41ae94:	cset	w10, eq  // eq = none
  41ae98:	eor	w10, w10, #0x1
  41ae9c:	tbnz	w10, #0, 41aeb4 <__fxstatat@plt+0x17dc4>
  41aea0:	b	41aea4 <__fxstatat@plt+0x17db4>
  41aea4:	mov	w8, wzr
  41aea8:	and	w8, w8, #0x1
  41aeac:	sturb	w8, [x29, #-1]
  41aeb0:	b	41aec0 <__fxstatat@plt+0x17dd0>
  41aeb4:	mov	w8, #0x1                   	// #1
  41aeb8:	and	w8, w8, #0x1
  41aebc:	sturb	w8, [x29, #-1]
  41aec0:	ldurb	w8, [x29, #-1]
  41aec4:	and	w0, w8, #0x1
  41aec8:	ldp	x29, x30, [sp, #48]
  41aecc:	add	sp, sp, #0x40
  41aed0:	ret
  41aed4:	sub	sp, sp, #0x30
  41aed8:	str	x0, [sp, #40]
  41aedc:	str	x1, [sp, #32]
  41aee0:	ldr	x8, [sp, #40]
  41aee4:	ldr	x8, [x8, #32]
  41aee8:	str	x8, [sp, #16]
  41aeec:	ldr	x8, [sp, #40]
  41aef0:	ldr	x8, [x8, #8]
  41aef4:	str	x8, [sp, #24]
  41aef8:	ldr	x8, [sp, #24]
  41aefc:	cbz	x8, 41af58 <__fxstatat@plt+0x17e68>
  41af00:	ldr	x8, [sp, #24]
  41af04:	ldr	x8, [x8, #48]
  41af08:	ldr	x9, [sp, #24]
  41af0c:	add	x9, x9, #0xf8
  41af10:	cmp	x8, x9
  41af14:	b.eq	41af3c <__fxstatat@plt+0x17e4c>  // b.none
  41af18:	ldr	x8, [sp, #16]
  41af1c:	ldr	x9, [sp, #24]
  41af20:	ldr	x9, [x9, #48]
  41af24:	ldr	x10, [sp, #24]
  41af28:	ldr	x10, [x10, #56]
  41af2c:	subs	x9, x9, x10
  41af30:	add	x8, x8, x9
  41af34:	ldr	x9, [sp, #24]
  41af38:	str	x8, [x9, #48]
  41af3c:	ldr	x8, [sp, #16]
  41af40:	ldr	x9, [sp, #24]
  41af44:	str	x8, [x9, #56]
  41af48:	ldr	x8, [sp, #24]
  41af4c:	ldr	x8, [x8, #16]
  41af50:	str	x8, [sp, #24]
  41af54:	b	41aef8 <__fxstatat@plt+0x17e08>
  41af58:	ldr	x8, [sp, #32]
  41af5c:	str	x8, [sp, #24]
  41af60:	ldr	x8, [sp, #24]
  41af64:	ldr	x8, [x8, #88]
  41af68:	cmp	x8, #0x0
  41af6c:	cset	w9, lt  // lt = tstop
  41af70:	tbnz	w9, #0, 41aff0 <__fxstatat@plt+0x17f00>
  41af74:	ldr	x8, [sp, #24]
  41af78:	ldr	x8, [x8, #48]
  41af7c:	ldr	x9, [sp, #24]
  41af80:	add	x9, x9, #0xf8
  41af84:	cmp	x8, x9
  41af88:	b.eq	41afb0 <__fxstatat@plt+0x17ec0>  // b.none
  41af8c:	ldr	x8, [sp, #16]
  41af90:	ldr	x9, [sp, #24]
  41af94:	ldr	x9, [x9, #48]
  41af98:	ldr	x10, [sp, #24]
  41af9c:	ldr	x10, [x10, #56]
  41afa0:	subs	x9, x9, x10
  41afa4:	add	x8, x8, x9
  41afa8:	ldr	x9, [sp, #24]
  41afac:	str	x8, [x9, #48]
  41afb0:	ldr	x8, [sp, #16]
  41afb4:	ldr	x9, [sp, #24]
  41afb8:	str	x8, [x9, #56]
  41afbc:	ldr	x8, [sp, #24]
  41afc0:	ldr	x8, [x8, #16]
  41afc4:	cbz	x8, 41afd8 <__fxstatat@plt+0x17ee8>
  41afc8:	ldr	x8, [sp, #24]
  41afcc:	ldr	x8, [x8, #16]
  41afd0:	str	x8, [sp, #8]
  41afd4:	b	41afe4 <__fxstatat@plt+0x17ef4>
  41afd8:	ldr	x8, [sp, #24]
  41afdc:	ldr	x8, [x8, #8]
  41afe0:	str	x8, [sp, #8]
  41afe4:	ldr	x8, [sp, #8]
  41afe8:	str	x8, [sp, #24]
  41afec:	b	41af60 <__fxstatat@plt+0x17e70>
  41aff0:	add	sp, sp, #0x30
  41aff4:	ret
  41aff8:	sub	sp, sp, #0x20
  41affc:	str	x0, [sp, #24]
  41b000:	str	x1, [sp, #16]
  41b004:	ldr	x8, [sp, #24]
  41b008:	ldr	x8, [x8]
  41b00c:	ldr	x8, [x8, #128]
  41b010:	ldr	x9, [sp, #16]
  41b014:	ldr	x9, [x9]
  41b018:	ldr	x9, [x9, #128]
  41b01c:	cmp	x8, x9
  41b020:	b.cs	41b030 <__fxstatat@plt+0x17f40>  // b.hs, b.nlast
  41b024:	mov	w8, #0xffffffff            	// #-1
  41b028:	str	w8, [sp, #12]
  41b02c:	b	41b05c <__fxstatat@plt+0x17f6c>
  41b030:	ldr	x8, [sp, #16]
  41b034:	ldr	x8, [x8]
  41b038:	ldr	x8, [x8, #128]
  41b03c:	ldr	x9, [sp, #24]
  41b040:	ldr	x9, [x9]
  41b044:	ldr	x9, [x9, #128]
  41b048:	mov	w10, wzr
  41b04c:	mov	w11, #0x1                   	// #1
  41b050:	cmp	x8, x9
  41b054:	csel	w10, w11, w10, cc  // cc = lo, ul, last
  41b058:	str	w10, [sp, #12]
  41b05c:	ldr	w8, [sp, #12]
  41b060:	mov	w0, w8
  41b064:	add	sp, sp, #0x20
  41b068:	ret
  41b06c:	sub	sp, sp, #0x30
  41b070:	stp	x29, x30, [sp, #32]
  41b074:	add	x29, sp, #0x20
  41b078:	stur	x0, [x29, #-8]
  41b07c:	str	x1, [sp, #16]
  41b080:	ldur	x8, [x29, #-8]
  41b084:	str	x8, [sp, #8]
  41b088:	ldr	x8, [sp, #16]
  41b08c:	str	x8, [sp]
  41b090:	ldr	x8, [sp, #8]
  41b094:	ldr	x8, [x8]
  41b098:	ldr	x8, [x8, #80]
  41b09c:	ldr	x8, [x8, #64]
  41b0a0:	ldr	x0, [sp, #8]
  41b0a4:	ldr	x1, [sp]
  41b0a8:	blr	x8
  41b0ac:	ldp	x29, x30, [sp, #32]
  41b0b0:	add	sp, sp, #0x30
  41b0b4:	ret
  41b0b8:	sub	sp, sp, #0x50
  41b0bc:	stp	x29, x30, [sp, #64]
  41b0c0:	add	x29, sp, #0x40
  41b0c4:	stur	x0, [x29, #-16]
  41b0c8:	stur	x1, [x29, #-24]
  41b0cc:	str	x2, [sp, #32]
  41b0d0:	str	x3, [sp, #24]
  41b0d4:	ldur	x8, [x29, #-16]
  41b0d8:	cbnz	x8, 41b0e4 <__fxstatat@plt+0x17ff4>
  41b0dc:	add	x8, sp, #0xc
  41b0e0:	stur	x8, [x29, #-16]
  41b0e4:	ldur	x0, [x29, #-16]
  41b0e8:	ldur	x1, [x29, #-24]
  41b0ec:	ldr	x2, [sp, #32]
  41b0f0:	ldr	x3, [sp, #24]
  41b0f4:	bl	4028e0 <mbrtowc@plt>
  41b0f8:	str	x0, [sp, #16]
  41b0fc:	ldr	x8, [sp, #16]
  41b100:	mov	x9, #0xfffffffffffffffe    	// #-2
  41b104:	cmp	x9, x8
  41b108:	b.hi	41b148 <__fxstatat@plt+0x18058>  // b.pmore
  41b10c:	ldr	x8, [sp, #32]
  41b110:	cbz	x8, 41b148 <__fxstatat@plt+0x18058>
  41b114:	mov	w8, wzr
  41b118:	mov	w0, w8
  41b11c:	bl	41c2f8 <__fxstatat@plt+0x19208>
  41b120:	tbnz	w0, #0, 41b148 <__fxstatat@plt+0x18058>
  41b124:	ldur	x8, [x29, #-24]
  41b128:	ldrb	w9, [x8]
  41b12c:	strb	w9, [sp, #11]
  41b130:	ldrb	w9, [sp, #11]
  41b134:	ldur	x8, [x29, #-16]
  41b138:	str	w9, [x8]
  41b13c:	mov	x8, #0x1                   	// #1
  41b140:	stur	x8, [x29, #-8]
  41b144:	b	41b150 <__fxstatat@plt+0x18060>
  41b148:	ldr	x8, [sp, #16]
  41b14c:	stur	x8, [x29, #-8]
  41b150:	ldur	x0, [x29, #-8]
  41b154:	ldp	x29, x30, [sp, #64]
  41b158:	add	sp, sp, #0x50
  41b15c:	ret
  41b160:	sub	sp, sp, #0x30
  41b164:	stp	x29, x30, [sp, #32]
  41b168:	add	x29, sp, #0x20
  41b16c:	str	x0, [sp, #16]
  41b170:	str	w1, [sp, #12]
  41b174:	str	x2, [sp]
  41b178:	ldr	w8, [sp, #12]
  41b17c:	and	w8, w8, #0xf000
  41b180:	cmp	w8, #0x1, lsl #12
  41b184:	b.ne	41b1a8 <__fxstatat@plt+0x180b8>  // b.any
  41b188:	ldr	x8, [sp]
  41b18c:	cbnz	x8, 41b1a8 <__fxstatat@plt+0x180b8>
  41b190:	ldr	x0, [sp, #16]
  41b194:	ldr	w8, [sp, #12]
  41b198:	and	w1, w8, #0xffffefff
  41b19c:	bl	402a90 <mkfifo@plt>
  41b1a0:	stur	w0, [x29, #-4]
  41b1a4:	b	41b1bc <__fxstatat@plt+0x180cc>
  41b1a8:	ldr	x0, [sp, #16]
  41b1ac:	ldr	w1, [sp, #12]
  41b1b0:	ldr	x2, [sp]
  41b1b4:	bl	41ef70 <__fxstatat@plt+0x1be80>
  41b1b8:	stur	w0, [x29, #-4]
  41b1bc:	ldur	w0, [x29, #-4]
  41b1c0:	ldp	x29, x30, [sp, #32]
  41b1c4:	add	sp, sp, #0x30
  41b1c8:	ret
  41b1cc:	sub	sp, sp, #0x30
  41b1d0:	stp	x29, x30, [sp, #32]
  41b1d4:	add	x29, sp, #0x20
  41b1d8:	mov	w8, wzr
  41b1dc:	add	x2, sp, #0x8
  41b1e0:	str	x0, [sp, #16]
  41b1e4:	ldr	x0, [sp, #16]
  41b1e8:	mov	w1, w8
  41b1ec:	bl	402e70 <acl_get_entry@plt>
  41b1f0:	str	w0, [sp, #4]
  41b1f4:	ldr	w8, [sp, #4]
  41b1f8:	cmp	w8, #0x0
  41b1fc:	cset	w8, le
  41b200:	tbnz	w8, #0, 41b270 <__fxstatat@plt+0x18180>
  41b204:	ldr	x0, [sp, #8]
  41b208:	mov	x1, sp
  41b20c:	bl	402bc0 <acl_get_tag_type@plt>
  41b210:	cmp	w0, #0x0
  41b214:	cset	w8, ge  // ge = tcont
  41b218:	tbnz	w8, #0, 41b228 <__fxstatat@plt+0x18138>
  41b21c:	mov	w8, #0xffffffff            	// #-1
  41b220:	stur	w8, [x29, #-4]
  41b224:	b	41b278 <__fxstatat@plt+0x18188>
  41b228:	ldr	w8, [sp]
  41b22c:	cmp	w8, #0x1
  41b230:	b.eq	41b258 <__fxstatat@plt+0x18168>  // b.none
  41b234:	ldr	w8, [sp]
  41b238:	cmp	w8, #0x4
  41b23c:	b.eq	41b258 <__fxstatat@plt+0x18168>  // b.none
  41b240:	ldr	w8, [sp]
  41b244:	cmp	w8, #0x20
  41b248:	b.eq	41b258 <__fxstatat@plt+0x18168>  // b.none
  41b24c:	mov	w8, #0x1                   	// #1
  41b250:	stur	w8, [x29, #-4]
  41b254:	b	41b278 <__fxstatat@plt+0x18188>
  41b258:	ldr	x0, [sp, #16]
  41b25c:	mov	w1, #0x1                   	// #1
  41b260:	add	x2, sp, #0x8
  41b264:	bl	402e70 <acl_get_entry@plt>
  41b268:	str	w0, [sp, #4]
  41b26c:	b	41b1f4 <__fxstatat@plt+0x18104>
  41b270:	ldr	w8, [sp, #4]
  41b274:	stur	w8, [x29, #-4]
  41b278:	ldur	w0, [x29, #-4]
  41b27c:	ldp	x29, x30, [sp, #32]
  41b280:	add	sp, sp, #0x30
  41b284:	ret
  41b288:	sub	sp, sp, #0x20
  41b28c:	stp	x29, x30, [sp, #16]
  41b290:	add	x29, sp, #0x10
  41b294:	str	x0, [sp, #8]
  41b298:	ldr	x0, [sp, #8]
  41b29c:	bl	402990 <acl_entries@plt>
  41b2a0:	cmp	w0, #0x0
  41b2a4:	cset	w8, gt
  41b2a8:	and	w0, w8, #0x1
  41b2ac:	ldp	x29, x30, [sp, #16]
  41b2b0:	add	sp, sp, #0x20
  41b2b4:	ret
  41b2b8:	sub	sp, sp, #0x20
  41b2bc:	stp	x29, x30, [sp, #16]
  41b2c0:	add	x29, sp, #0x10
  41b2c4:	str	x0, [sp, #8]
  41b2c8:	ldr	x8, [sp, #8]
  41b2cc:	ldr	x8, [x8, #8]
  41b2d0:	cbz	x8, 41b2e0 <__fxstatat@plt+0x181f0>
  41b2d4:	ldr	x8, [sp, #8]
  41b2d8:	ldr	x0, [x8, #8]
  41b2dc:	bl	4030e0 <acl_free@plt>
  41b2e0:	ldr	x8, [sp, #8]
  41b2e4:	ldr	x8, [x8, #16]
  41b2e8:	cbz	x8, 41b2f8 <__fxstatat@plt+0x18208>
  41b2ec:	ldr	x8, [sp, #8]
  41b2f0:	ldr	x0, [x8, #16]
  41b2f4:	bl	4030e0 <acl_free@plt>
  41b2f8:	ldp	x29, x30, [sp, #16]
  41b2fc:	add	sp, sp, #0x20
  41b300:	ret
  41b304:	sub	sp, sp, #0x40
  41b308:	stp	x29, x30, [sp, #48]
  41b30c:	add	x29, sp, #0x30
  41b310:	mov	x8, #0x20                  	// #32
  41b314:	mov	w9, #0xffffffff            	// #-1
  41b318:	mov	w10, wzr
  41b31c:	stur	x0, [x29, #-16]
  41b320:	stur	w1, [x29, #-20]
  41b324:	str	w2, [sp, #24]
  41b328:	str	x3, [sp, #16]
  41b32c:	ldr	x0, [sp, #16]
  41b330:	mov	w1, w10
  41b334:	mov	x2, x8
  41b338:	str	w9, [sp, #12]
  41b33c:	bl	402be0 <memset@plt>
  41b340:	ldr	w9, [sp, #24]
  41b344:	ldr	x8, [sp, #16]
  41b348:	str	w9, [x8]
  41b34c:	ldur	w9, [x29, #-20]
  41b350:	ldr	w10, [sp, #12]
  41b354:	cmp	w9, w10
  41b358:	b.eq	41b370 <__fxstatat@plt+0x18280>  // b.none
  41b35c:	ldur	w0, [x29, #-20]
  41b360:	bl	402c90 <acl_get_fd@plt>
  41b364:	ldr	x8, [sp, #16]
  41b368:	str	x0, [x8, #8]
  41b36c:	b	41b384 <__fxstatat@plt+0x18294>
  41b370:	ldur	x0, [x29, #-16]
  41b374:	mov	w1, #0x8000                	// #32768
  41b378:	bl	402de0 <acl_get_file@plt>
  41b37c:	ldr	x8, [sp, #16]
  41b380:	str	x0, [x8, #8]
  41b384:	ldr	x8, [sp, #16]
  41b388:	ldr	x8, [x8, #8]
  41b38c:	cbnz	x8, 41b3b4 <__fxstatat@plt+0x182c4>
  41b390:	bl	403030 <__errno_location@plt>
  41b394:	ldr	w0, [x0]
  41b398:	bl	41e784 <__fxstatat@plt+0x1b694>
  41b39c:	mov	w8, wzr
  41b3a0:	mov	w9, #0xffffffff            	// #-1
  41b3a4:	tst	w0, #0x1
  41b3a8:	csel	w8, w9, w8, ne  // ne = any
  41b3ac:	stur	w8, [x29, #-4]
  41b3b0:	b	41b3f4 <__fxstatat@plt+0x18304>
  41b3b4:	ldr	w8, [sp, #24]
  41b3b8:	and	w8, w8, #0xf000
  41b3bc:	cmp	w8, #0x4, lsl #12
  41b3c0:	b.ne	41b3f0 <__fxstatat@plt+0x18300>  // b.any
  41b3c4:	ldur	x0, [x29, #-16]
  41b3c8:	mov	w1, #0x4000                	// #16384
  41b3cc:	bl	402de0 <acl_get_file@plt>
  41b3d0:	ldr	x8, [sp, #16]
  41b3d4:	str	x0, [x8, #16]
  41b3d8:	ldr	x8, [sp, #16]
  41b3dc:	ldr	x8, [x8, #16]
  41b3e0:	cbnz	x8, 41b3f0 <__fxstatat@plt+0x18300>
  41b3e4:	mov	w8, #0xffffffff            	// #-1
  41b3e8:	stur	w8, [x29, #-4]
  41b3ec:	b	41b3f4 <__fxstatat@plt+0x18304>
  41b3f0:	stur	wzr, [x29, #-4]
  41b3f4:	ldur	w0, [x29, #-4]
  41b3f8:	ldp	x29, x30, [sp, #48]
  41b3fc:	add	sp, sp, #0x40
  41b400:	ret
  41b404:	sub	sp, sp, #0x30
  41b408:	stp	x29, x30, [sp, #32]
  41b40c:	add	x29, sp, #0x20
  41b410:	mov	w8, #0xffffffff            	// #-1
  41b414:	str	x0, [sp, #16]
  41b418:	str	w1, [sp, #12]
  41b41c:	str	w2, [sp, #8]
  41b420:	ldr	w9, [sp, #12]
  41b424:	cmp	w9, w8
  41b428:	b.eq	41b440 <__fxstatat@plt+0x18350>  // b.none
  41b42c:	ldr	w0, [sp, #12]
  41b430:	ldr	w1, [sp, #8]
  41b434:	bl	402c10 <fchmod@plt>
  41b438:	stur	w0, [x29, #-4]
  41b43c:	b	41b450 <__fxstatat@plt+0x18360>
  41b440:	ldr	x0, [sp, #16]
  41b444:	ldr	w1, [sp, #8]
  41b448:	bl	402b50 <chmod@plt>
  41b44c:	stur	w0, [x29, #-4]
  41b450:	ldur	w0, [x29, #-4]
  41b454:	ldp	x29, x30, [sp, #32]
  41b458:	add	sp, sp, #0x30
  41b45c:	ret
  41b460:	sub	sp, sp, #0x50
  41b464:	stp	x29, x30, [sp, #64]
  41b468:	add	x29, sp, #0x40
  41b46c:	mov	w8, #0x0                   	// #0
  41b470:	mov	w9, #0x1                   	// #1
  41b474:	stur	x0, [x29, #-16]
  41b478:	stur	x1, [x29, #-24]
  41b47c:	stur	w2, [x29, #-28]
  41b480:	sturb	w8, [x29, #-29]
  41b484:	sturb	w8, [x29, #-31]
  41b488:	str	wzr, [sp, #28]
  41b48c:	ldur	x10, [x29, #-16]
  41b490:	ldr	w8, [x10]
  41b494:	tst	w8, #0xe00
  41b498:	cset	w8, ne  // ne = any
  41b49c:	and	w8, w8, w9
  41b4a0:	sturb	w8, [x29, #-30]
  41b4a4:	ldurb	w8, [x29, #-30]
  41b4a8:	tbnz	w8, #0, 41b4b0 <__fxstatat@plt+0x183c0>
  41b4ac:	b	41b4dc <__fxstatat@plt+0x183ec>
  41b4b0:	ldur	x0, [x29, #-24]
  41b4b4:	ldur	w1, [x29, #-28]
  41b4b8:	ldur	x8, [x29, #-16]
  41b4bc:	ldr	w2, [x8]
  41b4c0:	bl	41b404 <__fxstatat@plt+0x18314>
  41b4c4:	str	w0, [sp, #28]
  41b4c8:	ldr	w9, [sp, #28]
  41b4cc:	cbz	w9, 41b4dc <__fxstatat@plt+0x183ec>
  41b4d0:	mov	w8, #0xffffffff            	// #-1
  41b4d4:	stur	w8, [x29, #-4]
  41b4d8:	b	41b604 <__fxstatat@plt+0x18514>
  41b4dc:	ldur	x0, [x29, #-16]
  41b4e0:	ldur	x1, [x29, #-24]
  41b4e4:	ldur	w2, [x29, #-28]
  41b4e8:	mov	w8, wzr
  41b4ec:	mov	w3, w8
  41b4f0:	sub	x4, x29, #0x1f
  41b4f4:	sub	x5, x29, #0x1d
  41b4f8:	bl	41b614 <__fxstatat@plt+0x18524>
  41b4fc:	str	w0, [sp, #28]
  41b500:	ldurb	w8, [x29, #-29]
  41b504:	tbnz	w8, #0, 41b584 <__fxstatat@plt+0x18494>
  41b508:	ldr	w8, [sp, #28]
  41b50c:	cbz	w8, 41b520 <__fxstatat@plt+0x18430>
  41b510:	bl	403030 <__errno_location@plt>
  41b514:	ldr	w8, [x0]
  41b518:	str	w8, [sp, #16]
  41b51c:	b	41b528 <__fxstatat@plt+0x18438>
  41b520:	mov	w8, wzr
  41b524:	str	w8, [sp, #16]
  41b528:	ldr	w8, [sp, #16]
  41b52c:	str	w8, [sp, #24]
  41b530:	ldur	x0, [x29, #-16]
  41b534:	ldur	x1, [x29, #-24]
  41b538:	ldur	w2, [x29, #-28]
  41b53c:	mov	w3, #0x1                   	// #1
  41b540:	sub	x4, x29, #0x1f
  41b544:	sub	x5, x29, #0x1d
  41b548:	bl	41b614 <__fxstatat@plt+0x18524>
  41b54c:	str	w0, [sp, #28]
  41b550:	ldurb	w8, [x29, #-29]
  41b554:	tbnz	w8, #0, 41b560 <__fxstatat@plt+0x18470>
  41b558:	mov	w8, #0x1                   	// #1
  41b55c:	sturb	w8, [x29, #-31]
  41b560:	ldr	w8, [sp, #24]
  41b564:	cbz	w8, 41b584 <__fxstatat@plt+0x18494>
  41b568:	ldr	w8, [sp, #24]
  41b56c:	str	w8, [sp, #12]
  41b570:	bl	403030 <__errno_location@plt>
  41b574:	ldr	w8, [sp, #12]
  41b578:	str	w8, [x0]
  41b57c:	mov	w9, #0xffffffff            	// #-1
  41b580:	str	w9, [sp, #28]
  41b584:	ldurb	w8, [x29, #-31]
  41b588:	tbnz	w8, #0, 41b590 <__fxstatat@plt+0x184a0>
  41b58c:	b	41b5fc <__fxstatat@plt+0x1850c>
  41b590:	ldurb	w8, [x29, #-30]
  41b594:	tbnz	w8, #0, 41b5fc <__fxstatat@plt+0x1850c>
  41b598:	ldr	w8, [sp, #28]
  41b59c:	cbz	w8, 41b5b0 <__fxstatat@plt+0x184c0>
  41b5a0:	bl	403030 <__errno_location@plt>
  41b5a4:	ldr	w8, [x0]
  41b5a8:	str	w8, [sp, #8]
  41b5ac:	b	41b5b8 <__fxstatat@plt+0x184c8>
  41b5b0:	mov	w8, wzr
  41b5b4:	str	w8, [sp, #8]
  41b5b8:	ldr	w8, [sp, #8]
  41b5bc:	str	w8, [sp, #20]
  41b5c0:	ldur	x0, [x29, #-24]
  41b5c4:	ldur	w1, [x29, #-28]
  41b5c8:	ldur	x9, [x29, #-16]
  41b5cc:	ldr	w2, [x9]
  41b5d0:	bl	41b404 <__fxstatat@plt+0x18314>
  41b5d4:	str	w0, [sp, #28]
  41b5d8:	ldr	w8, [sp, #20]
  41b5dc:	cbz	w8, 41b5fc <__fxstatat@plt+0x1850c>
  41b5e0:	ldr	w8, [sp, #20]
  41b5e4:	str	w8, [sp, #4]
  41b5e8:	bl	403030 <__errno_location@plt>
  41b5ec:	ldr	w8, [sp, #4]
  41b5f0:	str	w8, [x0]
  41b5f4:	mov	w9, #0xffffffff            	// #-1
  41b5f8:	str	w9, [sp, #28]
  41b5fc:	ldr	w8, [sp, #28]
  41b600:	stur	w8, [x29, #-4]
  41b604:	ldur	w0, [x29, #-4]
  41b608:	ldp	x29, x30, [sp, #64]
  41b60c:	add	sp, sp, #0x50
  41b610:	ret
  41b614:	sub	sp, sp, #0x40
  41b618:	stp	x29, x30, [sp, #48]
  41b61c:	add	x29, sp, #0x30
  41b620:	stur	x0, [x29, #-8]
  41b624:	stur	x1, [x29, #-16]
  41b628:	stur	w2, [x29, #-20]
  41b62c:	str	w3, [sp, #24]
  41b630:	str	x4, [sp, #16]
  41b634:	str	x5, [sp, #8]
  41b638:	str	wzr, [sp, #4]
  41b63c:	ldur	x8, [x29, #-8]
  41b640:	ldrb	w9, [x8, #24]
  41b644:	tbnz	w9, #0, 41b79c <__fxstatat@plt+0x186ac>
  41b648:	ldr	w8, [sp, #4]
  41b64c:	cbnz	w8, 41b698 <__fxstatat@plt+0x185a8>
  41b650:	ldr	w8, [sp, #24]
  41b654:	cbz	w8, 41b698 <__fxstatat@plt+0x185a8>
  41b658:	ldur	x8, [x29, #-8]
  41b65c:	ldr	x8, [x8, #8]
  41b660:	cbz	x8, 41b670 <__fxstatat@plt+0x18580>
  41b664:	ldur	x8, [x29, #-8]
  41b668:	ldr	x0, [x8, #8]
  41b66c:	bl	4030e0 <acl_free@plt>
  41b670:	ldur	x8, [x29, #-8]
  41b674:	ldr	w0, [x8]
  41b678:	bl	402c80 <acl_from_mode@plt>
  41b67c:	ldur	x8, [x29, #-8]
  41b680:	str	x0, [x8, #8]
  41b684:	ldur	x8, [x29, #-8]
  41b688:	ldr	x8, [x8, #8]
  41b68c:	cbnz	x8, 41b698 <__fxstatat@plt+0x185a8>
  41b690:	mov	w8, #0xffffffff            	// #-1
  41b694:	str	w8, [sp, #4]
  41b698:	ldr	w8, [sp, #4]
  41b69c:	cbnz	w8, 41b79c <__fxstatat@plt+0x186ac>
  41b6a0:	ldur	x8, [x29, #-8]
  41b6a4:	ldr	x8, [x8, #8]
  41b6a8:	cbz	x8, 41b79c <__fxstatat@plt+0x186ac>
  41b6ac:	ldur	w8, [x29, #-20]
  41b6b0:	mov	w9, #0xffffffff            	// #-1
  41b6b4:	cmp	w8, w9
  41b6b8:	b.eq	41b6d4 <__fxstatat@plt+0x185e4>  // b.none
  41b6bc:	ldur	w0, [x29, #-20]
  41b6c0:	ldur	x8, [x29, #-8]
  41b6c4:	ldr	x1, [x8, #8]
  41b6c8:	bl	402940 <acl_set_fd@plt>
  41b6cc:	str	w0, [sp, #4]
  41b6d0:	b	41b6ec <__fxstatat@plt+0x185fc>
  41b6d4:	ldur	x0, [x29, #-16]
  41b6d8:	ldur	x8, [x29, #-8]
  41b6dc:	ldr	x2, [x8, #8]
  41b6e0:	mov	w1, #0x8000                	// #32768
  41b6e4:	bl	402c60 <acl_set_file@plt>
  41b6e8:	str	w0, [sp, #4]
  41b6ec:	ldr	w8, [sp, #4]
  41b6f0:	cbz	w8, 41b730 <__fxstatat@plt+0x18640>
  41b6f4:	bl	403030 <__errno_location@plt>
  41b6f8:	ldr	w0, [x0]
  41b6fc:	bl	41e784 <__fxstatat@plt+0x1b694>
  41b700:	tbnz	w0, #0, 41b72c <__fxstatat@plt+0x1863c>
  41b704:	ldur	x8, [x29, #-8]
  41b708:	mov	w9, #0x1                   	// #1
  41b70c:	strb	w9, [x8, #24]
  41b710:	ldr	w9, [sp, #24]
  41b714:	cbnz	w9, 41b728 <__fxstatat@plt+0x18638>
  41b718:	ldur	x8, [x29, #-8]
  41b71c:	ldr	x0, [x8, #8]
  41b720:	bl	41b1cc <__fxstatat@plt+0x180dc>
  41b724:	cbnz	w0, 41b72c <__fxstatat@plt+0x1863c>
  41b728:	str	wzr, [sp, #4]
  41b72c:	b	41b79c <__fxstatat@plt+0x186ac>
  41b730:	ldr	x8, [sp, #8]
  41b734:	mov	w9, #0x1                   	// #1
  41b738:	strb	w9, [x8]
  41b73c:	ldur	x8, [x29, #-8]
  41b740:	ldr	w9, [x8]
  41b744:	and	w9, w9, #0xf000
  41b748:	cmp	w9, #0x4, lsl #12
  41b74c:	b.ne	41b79c <__fxstatat@plt+0x186ac>  // b.any
  41b750:	ldr	w8, [sp, #24]
  41b754:	cbnz	w8, 41b790 <__fxstatat@plt+0x186a0>
  41b758:	ldur	x8, [x29, #-8]
  41b75c:	ldr	x8, [x8, #16]
  41b760:	cbz	x8, 41b790 <__fxstatat@plt+0x186a0>
  41b764:	ldur	x8, [x29, #-8]
  41b768:	ldr	x0, [x8, #16]
  41b76c:	bl	41b288 <__fxstatat@plt+0x18198>
  41b770:	cbz	w0, 41b790 <__fxstatat@plt+0x186a0>
  41b774:	ldur	x0, [x29, #-16]
  41b778:	ldur	x8, [x29, #-8]
  41b77c:	ldr	x2, [x8, #16]
  41b780:	mov	w1, #0x4000                	// #16384
  41b784:	bl	402c60 <acl_set_file@plt>
  41b788:	str	w0, [sp, #4]
  41b78c:	b	41b79c <__fxstatat@plt+0x186ac>
  41b790:	ldur	x0, [x29, #-16]
  41b794:	bl	402ae0 <acl_delete_def_file@plt>
  41b798:	str	w0, [sp, #4]
  41b79c:	ldr	w0, [sp, #4]
  41b7a0:	ldp	x29, x30, [sp, #48]
  41b7a4:	add	sp, sp, #0x40
  41b7a8:	ret
  41b7ac:	stp	x29, x30, [sp, #-16]!
  41b7b0:	mov	x29, sp
  41b7b4:	mov	w0, #0x1                   	// #1
  41b7b8:	bl	40320c <__fxstatat@plt+0x11c>
  41b7bc:	ldp	x29, x30, [sp], #16
  41b7c0:	ret
  41b7c4:	sub	sp, sp, #0x60
  41b7c8:	stp	x29, x30, [sp, #80]
  41b7cc:	add	x29, sp, #0x50
  41b7d0:	mov	x8, #0xffffffffffffffff    	// #-1
  41b7d4:	mov	w9, #0x0                   	// #0
  41b7d8:	stur	x0, [x29, #-16]
  41b7dc:	stur	x1, [x29, #-24]
  41b7e0:	stur	x2, [x29, #-32]
  41b7e4:	str	x3, [sp, #40]
  41b7e8:	str	x8, [sp, #16]
  41b7ec:	strb	w9, [sp, #15]
  41b7f0:	ldur	x0, [x29, #-16]
  41b7f4:	bl	402920 <strlen@plt>
  41b7f8:	str	x0, [sp, #24]
  41b7fc:	str	xzr, [sp, #32]
  41b800:	ldur	x8, [x29, #-24]
  41b804:	ldr	x9, [sp, #32]
  41b808:	mov	x10, #0x8                   	// #8
  41b80c:	mul	x9, x10, x9
  41b810:	add	x8, x8, x9
  41b814:	ldr	x8, [x8]
  41b818:	cbz	x8, 41b8e8 <__fxstatat@plt+0x187f8>
  41b81c:	ldur	x8, [x29, #-24]
  41b820:	ldr	x9, [sp, #32]
  41b824:	mov	x10, #0x8                   	// #8
  41b828:	mul	x9, x10, x9
  41b82c:	add	x8, x8, x9
  41b830:	ldr	x0, [x8]
  41b834:	ldur	x1, [x29, #-16]
  41b838:	ldr	x2, [sp, #24]
  41b83c:	bl	402b90 <strncmp@plt>
  41b840:	cbnz	w0, 41b8d8 <__fxstatat@plt+0x187e8>
  41b844:	ldur	x8, [x29, #-24]
  41b848:	ldr	x9, [sp, #32]
  41b84c:	mov	x10, #0x8                   	// #8
  41b850:	mul	x9, x10, x9
  41b854:	add	x8, x8, x9
  41b858:	ldr	x0, [x8]
  41b85c:	bl	402920 <strlen@plt>
  41b860:	ldr	x8, [sp, #24]
  41b864:	cmp	x0, x8
  41b868:	b.ne	41b878 <__fxstatat@plt+0x18788>  // b.any
  41b86c:	ldr	x8, [sp, #32]
  41b870:	stur	x8, [x29, #-8]
  41b874:	b	41b908 <__fxstatat@plt+0x18818>
  41b878:	ldr	x8, [sp, #16]
  41b87c:	mov	x9, #0xffffffffffffffff    	// #-1
  41b880:	cmp	x8, x9
  41b884:	b.ne	41b894 <__fxstatat@plt+0x187a4>  // b.any
  41b888:	ldr	x8, [sp, #32]
  41b88c:	str	x8, [sp, #16]
  41b890:	b	41b8d8 <__fxstatat@plt+0x187e8>
  41b894:	ldur	x8, [x29, #-32]
  41b898:	cbz	x8, 41b8d0 <__fxstatat@plt+0x187e0>
  41b89c:	ldur	x8, [x29, #-32]
  41b8a0:	ldr	x9, [sp, #40]
  41b8a4:	ldr	x10, [sp, #16]
  41b8a8:	mul	x9, x9, x10
  41b8ac:	add	x0, x8, x9
  41b8b0:	ldur	x8, [x29, #-32]
  41b8b4:	ldr	x9, [sp, #40]
  41b8b8:	ldr	x10, [sp, #32]
  41b8bc:	mul	x9, x9, x10
  41b8c0:	add	x1, x8, x9
  41b8c4:	ldr	x2, [sp, #40]
  41b8c8:	bl	402d60 <memcmp@plt>
  41b8cc:	cbz	w0, 41b8d8 <__fxstatat@plt+0x187e8>
  41b8d0:	mov	w8, #0x1                   	// #1
  41b8d4:	strb	w8, [sp, #15]
  41b8d8:	ldr	x8, [sp, #32]
  41b8dc:	add	x8, x8, #0x1
  41b8e0:	str	x8, [sp, #32]
  41b8e4:	b	41b800 <__fxstatat@plt+0x18710>
  41b8e8:	ldrb	w8, [sp, #15]
  41b8ec:	tbnz	w8, #0, 41b8f4 <__fxstatat@plt+0x18804>
  41b8f0:	b	41b900 <__fxstatat@plt+0x18810>
  41b8f4:	mov	x8, #0xfffffffffffffffe    	// #-2
  41b8f8:	stur	x8, [x29, #-8]
  41b8fc:	b	41b908 <__fxstatat@plt+0x18818>
  41b900:	ldr	x8, [sp, #16]
  41b904:	stur	x8, [x29, #-8]
  41b908:	ldur	x0, [x29, #-8]
  41b90c:	ldp	x29, x30, [sp, #80]
  41b910:	add	sp, sp, #0x60
  41b914:	ret
  41b918:	sub	sp, sp, #0x60
  41b91c:	stp	x29, x30, [sp, #80]
  41b920:	add	x29, sp, #0x50
  41b924:	mov	x8, #0xffffffffffffffff    	// #-1
  41b928:	stur	x0, [x29, #-8]
  41b92c:	stur	x1, [x29, #-16]
  41b930:	stur	x2, [x29, #-24]
  41b934:	ldur	x9, [x29, #-24]
  41b938:	cmp	x9, x8
  41b93c:	b.ne	41b954 <__fxstatat@plt+0x18864>  // b.any
  41b940:	adrp	x0, 421000 <__fxstatat@plt+0x1df10>
  41b944:	add	x0, x0, #0x64c
  41b948:	bl	403070 <gettext@plt>
  41b94c:	str	x0, [sp, #40]
  41b950:	b	41b964 <__fxstatat@plt+0x18874>
  41b954:	adrp	x0, 421000 <__fxstatat@plt+0x1df10>
  41b958:	add	x0, x0, #0x667
  41b95c:	bl	403070 <gettext@plt>
  41b960:	str	x0, [sp, #40]
  41b964:	ldr	x8, [sp, #40]
  41b968:	stur	x8, [x29, #-32]
  41b96c:	ldur	x2, [x29, #-32]
  41b970:	ldur	x8, [x29, #-16]
  41b974:	mov	w9, wzr
  41b978:	mov	w0, w9
  41b97c:	mov	w1, #0x8                   	// #8
  41b980:	str	x2, [sp, #32]
  41b984:	mov	x2, x8
  41b988:	str	w9, [sp, #28]
  41b98c:	bl	413464 <__fxstatat@plt+0x10374>
  41b990:	ldur	x1, [x29, #-8]
  41b994:	mov	w9, #0x1                   	// #1
  41b998:	str	x0, [sp, #16]
  41b99c:	mov	w0, w9
  41b9a0:	bl	413904 <__fxstatat@plt+0x10814>
  41b9a4:	ldr	w9, [sp, #28]
  41b9a8:	str	x0, [sp, #8]
  41b9ac:	mov	w0, w9
  41b9b0:	mov	w1, w9
  41b9b4:	ldr	x2, [sp, #32]
  41b9b8:	ldr	x3, [sp, #16]
  41b9bc:	ldr	x4, [sp, #8]
  41b9c0:	bl	402960 <error@plt>
  41b9c4:	ldp	x29, x30, [sp, #80]
  41b9c8:	add	sp, sp, #0x60
  41b9cc:	ret
  41b9d0:	sub	sp, sp, #0x60
  41b9d4:	stp	x29, x30, [sp, #80]
  41b9d8:	add	x29, sp, #0x50
  41b9dc:	mov	x8, xzr
  41b9e0:	adrp	x9, 421000 <__fxstatat@plt+0x1df10>
  41b9e4:	add	x9, x9, #0x684
  41b9e8:	adrp	x10, 432000 <__fxstatat@plt+0x2ef10>
  41b9ec:	add	x10, x10, #0x4a8
  41b9f0:	stur	x0, [x29, #-8]
  41b9f4:	stur	x1, [x29, #-16]
  41b9f8:	stur	x2, [x29, #-24]
  41b9fc:	str	x8, [sp, #40]
  41ba00:	mov	x0, x9
  41ba04:	str	x10, [sp, #32]
  41ba08:	bl	403070 <gettext@plt>
  41ba0c:	ldr	x8, [sp, #32]
  41ba10:	ldr	x1, [x8]
  41ba14:	bl	402f80 <fputs_unlocked@plt>
  41ba18:	stur	xzr, [x29, #-32]
  41ba1c:	ldur	x8, [x29, #-8]
  41ba20:	ldur	x9, [x29, #-32]
  41ba24:	mov	x10, #0x8                   	// #8
  41ba28:	mul	x9, x10, x9
  41ba2c:	add	x8, x8, x9
  41ba30:	ldr	x8, [x8]
  41ba34:	cbz	x8, 41bb20 <__fxstatat@plt+0x18a30>
  41ba38:	ldur	x8, [x29, #-32]
  41ba3c:	cbz	x8, 41ba64 <__fxstatat@plt+0x18974>
  41ba40:	ldr	x0, [sp, #40]
  41ba44:	ldur	x8, [x29, #-16]
  41ba48:	ldur	x9, [x29, #-24]
  41ba4c:	ldur	x10, [x29, #-32]
  41ba50:	mul	x9, x9, x10
  41ba54:	add	x1, x8, x9
  41ba58:	ldur	x2, [x29, #-24]
  41ba5c:	bl	402d60 <memcmp@plt>
  41ba60:	cbz	w0, 41bac8 <__fxstatat@plt+0x189d8>
  41ba64:	ldr	x8, [sp, #32]
  41ba68:	ldr	x0, [x8]
  41ba6c:	ldur	x9, [x29, #-8]
  41ba70:	ldur	x10, [x29, #-32]
  41ba74:	mov	x11, #0x8                   	// #8
  41ba78:	mul	x10, x11, x10
  41ba7c:	add	x9, x9, x10
  41ba80:	ldr	x9, [x9]
  41ba84:	str	x0, [sp, #24]
  41ba88:	mov	x0, x9
  41ba8c:	bl	413934 <__fxstatat@plt+0x10844>
  41ba90:	ldr	x8, [sp, #24]
  41ba94:	str	x0, [sp, #16]
  41ba98:	mov	x0, x8
  41ba9c:	adrp	x1, 421000 <__fxstatat@plt+0x1df10>
  41baa0:	add	x1, x1, #0x699
  41baa4:	ldr	x2, [sp, #16]
  41baa8:	bl	4030b0 <fprintf@plt>
  41baac:	ldur	x8, [x29, #-16]
  41bab0:	ldur	x9, [x29, #-24]
  41bab4:	ldur	x10, [x29, #-32]
  41bab8:	mul	x9, x9, x10
  41babc:	add	x8, x8, x9
  41bac0:	str	x8, [sp, #40]
  41bac4:	b	41bb10 <__fxstatat@plt+0x18a20>
  41bac8:	ldr	x8, [sp, #32]
  41bacc:	ldr	x0, [x8]
  41bad0:	ldur	x9, [x29, #-8]
  41bad4:	ldur	x10, [x29, #-32]
  41bad8:	mov	x11, #0x8                   	// #8
  41badc:	mul	x10, x11, x10
  41bae0:	add	x9, x9, x10
  41bae4:	ldr	x9, [x9]
  41bae8:	str	x0, [sp, #8]
  41baec:	mov	x0, x9
  41baf0:	bl	413934 <__fxstatat@plt+0x10844>
  41baf4:	ldr	x8, [sp, #8]
  41baf8:	str	x0, [sp]
  41bafc:	mov	x0, x8
  41bb00:	adrp	x1, 420000 <__fxstatat@plt+0x1cf10>
  41bb04:	add	x1, x1, #0x646
  41bb08:	ldr	x2, [sp]
  41bb0c:	bl	4030b0 <fprintf@plt>
  41bb10:	ldur	x8, [x29, #-32]
  41bb14:	add	x8, x8, #0x1
  41bb18:	stur	x8, [x29, #-32]
  41bb1c:	b	41ba1c <__fxstatat@plt+0x1892c>
  41bb20:	ldr	x8, [sp, #32]
  41bb24:	ldr	x1, [x8]
  41bb28:	mov	w0, #0xa                   	// #10
  41bb2c:	bl	402ad0 <putc_unlocked@plt>
  41bb30:	ldp	x29, x30, [sp, #80]
  41bb34:	add	sp, sp, #0x60
  41bb38:	ret
  41bb3c:	sub	sp, sp, #0x50
  41bb40:	stp	x29, x30, [sp, #64]
  41bb44:	add	x29, sp, #0x40
  41bb48:	stur	x0, [x29, #-16]
  41bb4c:	stur	x1, [x29, #-24]
  41bb50:	str	x2, [sp, #32]
  41bb54:	str	x3, [sp, #24]
  41bb58:	str	x4, [sp, #16]
  41bb5c:	str	x5, [sp, #8]
  41bb60:	ldur	x0, [x29, #-24]
  41bb64:	ldr	x1, [sp, #32]
  41bb68:	ldr	x2, [sp, #24]
  41bb6c:	ldr	x3, [sp, #16]
  41bb70:	bl	41b7c4 <__fxstatat@plt+0x186d4>
  41bb74:	str	x0, [sp]
  41bb78:	ldr	x8, [sp]
  41bb7c:	cmp	x8, #0x0
  41bb80:	cset	w9, lt  // lt = tstop
  41bb84:	tbnz	w9, #0, 41bb94 <__fxstatat@plt+0x18aa4>
  41bb88:	ldr	x8, [sp]
  41bb8c:	stur	x8, [x29, #-8]
  41bb90:	b	41bbc4 <__fxstatat@plt+0x18ad4>
  41bb94:	ldur	x0, [x29, #-16]
  41bb98:	ldur	x1, [x29, #-24]
  41bb9c:	ldr	x2, [sp]
  41bba0:	bl	41b918 <__fxstatat@plt+0x18828>
  41bba4:	ldr	x0, [sp, #32]
  41bba8:	ldr	x1, [sp, #24]
  41bbac:	ldr	x2, [sp, #16]
  41bbb0:	bl	41b9d0 <__fxstatat@plt+0x188e0>
  41bbb4:	ldr	x8, [sp, #8]
  41bbb8:	blr	x8
  41bbbc:	mov	x8, #0xffffffffffffffff    	// #-1
  41bbc0:	stur	x8, [x29, #-8]
  41bbc4:	ldur	x0, [x29, #-8]
  41bbc8:	ldp	x29, x30, [sp, #64]
  41bbcc:	add	sp, sp, #0x50
  41bbd0:	ret
  41bbd4:	sub	sp, sp, #0x40
  41bbd8:	stp	x29, x30, [sp, #48]
  41bbdc:	add	x29, sp, #0x30
  41bbe0:	stur	x0, [x29, #-16]
  41bbe4:	str	x1, [sp, #24]
  41bbe8:	str	x2, [sp, #16]
  41bbec:	str	x3, [sp, #8]
  41bbf0:	str	xzr, [sp]
  41bbf4:	ldr	x8, [sp, #24]
  41bbf8:	ldr	x9, [sp]
  41bbfc:	mov	x10, #0x8                   	// #8
  41bc00:	mul	x9, x10, x9
  41bc04:	add	x8, x8, x9
  41bc08:	ldr	x8, [x8]
  41bc0c:	cbz	x8, 41bc64 <__fxstatat@plt+0x18b74>
  41bc10:	ldur	x0, [x29, #-16]
  41bc14:	ldr	x8, [sp, #16]
  41bc18:	ldr	x9, [sp, #8]
  41bc1c:	ldr	x10, [sp]
  41bc20:	mul	x9, x9, x10
  41bc24:	add	x1, x8, x9
  41bc28:	ldr	x2, [sp, #8]
  41bc2c:	bl	402d60 <memcmp@plt>
  41bc30:	cbnz	w0, 41bc54 <__fxstatat@plt+0x18b64>
  41bc34:	ldr	x8, [sp, #24]
  41bc38:	ldr	x9, [sp]
  41bc3c:	mov	x10, #0x8                   	// #8
  41bc40:	mul	x9, x10, x9
  41bc44:	add	x8, x8, x9
  41bc48:	ldr	x8, [x8]
  41bc4c:	stur	x8, [x29, #-8]
  41bc50:	b	41bc6c <__fxstatat@plt+0x18b7c>
  41bc54:	ldr	x8, [sp]
  41bc58:	add	x8, x8, #0x1
  41bc5c:	str	x8, [sp]
  41bc60:	b	41bbf4 <__fxstatat@plt+0x18b04>
  41bc64:	mov	x8, xzr
  41bc68:	stur	x8, [x29, #-8]
  41bc6c:	ldur	x0, [x29, #-8]
  41bc70:	ldp	x29, x30, [sp, #48]
  41bc74:	add	sp, sp, #0x40
  41bc78:	ret
  41bc7c:	sub	sp, sp, #0x10
  41bc80:	mov	w8, #0x40                  	// #64
  41bc84:	str	x0, [sp, #8]
  41bc88:	str	w1, [sp, #4]
  41bc8c:	ldr	x9, [sp, #8]
  41bc90:	ldr	w10, [sp, #4]
  41bc94:	mov	w11, w10
  41bc98:	lsl	x9, x9, x11
  41bc9c:	ldr	x11, [sp, #8]
  41bca0:	ldr	w10, [sp, #4]
  41bca4:	subs	w8, w8, w10
  41bca8:	mov	w12, w8
  41bcac:	lsr	x11, x11, x12
  41bcb0:	orr	x0, x9, x11
  41bcb4:	add	sp, sp, #0x10
  41bcb8:	ret
  41bcbc:	sub	sp, sp, #0x10
  41bcc0:	mov	w8, #0x40                  	// #64
  41bcc4:	str	x0, [sp, #8]
  41bcc8:	str	w1, [sp, #4]
  41bccc:	ldr	x9, [sp, #8]
  41bcd0:	ldr	w10, [sp, #4]
  41bcd4:	mov	w11, w10
  41bcd8:	lsr	x9, x9, x11
  41bcdc:	ldr	x11, [sp, #8]
  41bce0:	ldr	w10, [sp, #4]
  41bce4:	subs	w8, w8, w10
  41bce8:	mov	w12, w8
  41bcec:	lsl	x11, x11, x12
  41bcf0:	orr	x0, x9, x11
  41bcf4:	add	sp, sp, #0x10
  41bcf8:	ret
  41bcfc:	sub	sp, sp, #0x10
  41bd00:	mov	w8, #0x20                  	// #32
  41bd04:	str	w0, [sp, #12]
  41bd08:	str	w1, [sp, #8]
  41bd0c:	ldr	w9, [sp, #12]
  41bd10:	ldr	w10, [sp, #8]
  41bd14:	lsl	w9, w9, w10
  41bd18:	ldr	w10, [sp, #12]
  41bd1c:	ldr	w11, [sp, #8]
  41bd20:	subs	w8, w8, w11
  41bd24:	lsr	w8, w10, w8
  41bd28:	orr	w0, w9, w8
  41bd2c:	add	sp, sp, #0x10
  41bd30:	ret
  41bd34:	sub	sp, sp, #0x10
  41bd38:	mov	w8, #0x20                  	// #32
  41bd3c:	str	w0, [sp, #12]
  41bd40:	str	w1, [sp, #8]
  41bd44:	ldr	w9, [sp, #12]
  41bd48:	ldr	w10, [sp, #8]
  41bd4c:	lsr	w9, w9, w10
  41bd50:	ldr	w10, [sp, #12]
  41bd54:	ldr	w11, [sp, #8]
  41bd58:	subs	w8, w8, w11
  41bd5c:	lsl	w8, w10, w8
  41bd60:	orr	w0, w9, w8
  41bd64:	add	sp, sp, #0x10
  41bd68:	ret
  41bd6c:	sub	sp, sp, #0x10
  41bd70:	mov	x8, #0x40                  	// #64
  41bd74:	str	x0, [sp, #8]
  41bd78:	str	w1, [sp, #4]
  41bd7c:	ldr	x9, [sp, #8]
  41bd80:	ldr	w10, [sp, #4]
  41bd84:	mov	w11, w10
  41bd88:	lsl	x9, x9, x11
  41bd8c:	ldr	x11, [sp, #8]
  41bd90:	ldrsw	x12, [sp, #4]
  41bd94:	subs	x8, x8, x12
  41bd98:	lsr	x8, x11, x8
  41bd9c:	orr	x0, x9, x8
  41bda0:	add	sp, sp, #0x10
  41bda4:	ret
  41bda8:	sub	sp, sp, #0x10
  41bdac:	mov	x8, #0x40                  	// #64
  41bdb0:	str	x0, [sp, #8]
  41bdb4:	str	w1, [sp, #4]
  41bdb8:	ldr	x9, [sp, #8]
  41bdbc:	ldr	w10, [sp, #4]
  41bdc0:	mov	w11, w10
  41bdc4:	lsr	x9, x9, x11
  41bdc8:	ldr	x11, [sp, #8]
  41bdcc:	ldrsw	x12, [sp, #4]
  41bdd0:	subs	x8, x8, x12
  41bdd4:	lsl	x8, x11, x8
  41bdd8:	orr	x0, x9, x8
  41bddc:	add	sp, sp, #0x10
  41bde0:	ret
  41bde4:	sub	sp, sp, #0x10
  41bde8:	mov	w8, #0x10                  	// #16
  41bdec:	strh	w0, [sp, #14]
  41bdf0:	str	w1, [sp, #8]
  41bdf4:	ldrh	w9, [sp, #14]
  41bdf8:	ldr	w10, [sp, #8]
  41bdfc:	lsl	w9, w9, w10
  41be00:	ldrh	w10, [sp, #14]
  41be04:	ldr	w11, [sp, #8]
  41be08:	subs	w8, w8, w11
  41be0c:	asr	w8, w10, w8
  41be10:	orr	w8, w9, w8
  41be14:	and	w8, w8, #0xffff
  41be18:	mov	w0, w8
  41be1c:	add	sp, sp, #0x10
  41be20:	ret
  41be24:	sub	sp, sp, #0x10
  41be28:	mov	w8, #0x10                  	// #16
  41be2c:	strh	w0, [sp, #14]
  41be30:	str	w1, [sp, #8]
  41be34:	ldrh	w9, [sp, #14]
  41be38:	ldr	w10, [sp, #8]
  41be3c:	asr	w9, w9, w10
  41be40:	ldrh	w10, [sp, #14]
  41be44:	ldr	w11, [sp, #8]
  41be48:	subs	w8, w8, w11
  41be4c:	lsl	w8, w10, w8
  41be50:	orr	w8, w9, w8
  41be54:	and	w8, w8, #0xffff
  41be58:	mov	w0, w8
  41be5c:	add	sp, sp, #0x10
  41be60:	ret
  41be64:	sub	sp, sp, #0x10
  41be68:	mov	w8, #0x8                   	// #8
  41be6c:	strb	w0, [sp, #15]
  41be70:	str	w1, [sp, #8]
  41be74:	ldrb	w9, [sp, #15]
  41be78:	ldr	w10, [sp, #8]
  41be7c:	lsl	w9, w9, w10
  41be80:	ldrb	w10, [sp, #15]
  41be84:	ldr	w11, [sp, #8]
  41be88:	subs	w8, w8, w11
  41be8c:	asr	w8, w10, w8
  41be90:	orr	w8, w9, w8
  41be94:	and	w8, w8, #0xff
  41be98:	mov	w0, w8
  41be9c:	add	sp, sp, #0x10
  41bea0:	ret
  41bea4:	sub	sp, sp, #0x10
  41bea8:	mov	w8, #0x8                   	// #8
  41beac:	strb	w0, [sp, #15]
  41beb0:	str	w1, [sp, #8]
  41beb4:	ldrb	w9, [sp, #15]
  41beb8:	ldr	w10, [sp, #8]
  41bebc:	asr	w9, w9, w10
  41bec0:	ldrb	w10, [sp, #15]
  41bec4:	ldr	w11, [sp, #8]
  41bec8:	subs	w8, w8, w11
  41becc:	lsl	w8, w10, w8
  41bed0:	orr	w8, w9, w8
  41bed4:	and	w8, w8, #0xff
  41bed8:	mov	w0, w8
  41bedc:	add	sp, sp, #0x10
  41bee0:	ret
  41bee4:	sub	sp, sp, #0x40
  41bee8:	stp	x29, x30, [sp, #48]
  41beec:	add	x29, sp, #0x30
  41bef0:	stur	x0, [x29, #-16]
  41bef4:	str	x1, [sp, #24]
  41bef8:	ldur	x8, [x29, #-16]
  41befc:	str	x8, [sp, #16]
  41bf00:	ldr	x8, [sp, #24]
  41bf04:	str	x8, [sp, #8]
  41bf08:	ldr	x8, [sp, #16]
  41bf0c:	ldr	x9, [sp, #8]
  41bf10:	cmp	x8, x9
  41bf14:	b.ne	41bf20 <__fxstatat@plt+0x18e30>  // b.any
  41bf18:	stur	wzr, [x29, #-4]
  41bf1c:	b	41bf84 <__fxstatat@plt+0x18e94>
  41bf20:	ldr	x8, [sp, #16]
  41bf24:	ldrb	w0, [x8]
  41bf28:	bl	41ecd8 <__fxstatat@plt+0x1bbe8>
  41bf2c:	strb	w0, [sp, #7]
  41bf30:	ldr	x8, [sp, #8]
  41bf34:	ldrb	w0, [x8]
  41bf38:	bl	41ecd8 <__fxstatat@plt+0x1bbe8>
  41bf3c:	strb	w0, [sp, #6]
  41bf40:	ldrb	w9, [sp, #7]
  41bf44:	cbnz	w9, 41bf4c <__fxstatat@plt+0x18e5c>
  41bf48:	b	41bf74 <__fxstatat@plt+0x18e84>
  41bf4c:	ldr	x8, [sp, #16]
  41bf50:	add	x8, x8, #0x1
  41bf54:	str	x8, [sp, #16]
  41bf58:	ldr	x8, [sp, #8]
  41bf5c:	add	x8, x8, #0x1
  41bf60:	str	x8, [sp, #8]
  41bf64:	ldrb	w8, [sp, #7]
  41bf68:	ldrb	w9, [sp, #6]
  41bf6c:	cmp	w8, w9
  41bf70:	b.eq	41bf20 <__fxstatat@plt+0x18e30>  // b.none
  41bf74:	ldrb	w8, [sp, #7]
  41bf78:	ldrb	w9, [sp, #6]
  41bf7c:	subs	w8, w8, w9
  41bf80:	stur	w8, [x29, #-4]
  41bf84:	ldur	w0, [x29, #-4]
  41bf88:	ldp	x29, x30, [sp, #48]
  41bf8c:	add	sp, sp, #0x40
  41bf90:	ret
  41bf94:	sub	sp, sp, #0x30
  41bf98:	stp	x29, x30, [sp, #32]
  41bf9c:	add	x29, sp, #0x20
  41bfa0:	str	x0, [sp, #16]
  41bfa4:	ldr	x0, [sp, #16]
  41bfa8:	bl	402aa0 <__fpending@plt>
  41bfac:	cmp	x0, #0x0
  41bfb0:	cset	w8, ne  // ne = any
  41bfb4:	mov	w9, #0x1                   	// #1
  41bfb8:	and	w8, w8, w9
  41bfbc:	strb	w8, [sp, #15]
  41bfc0:	ldr	x0, [sp, #16]
  41bfc4:	str	w9, [sp, #8]
  41bfc8:	bl	4029e0 <ferror_unlocked@plt>
  41bfcc:	cmp	w0, #0x0
  41bfd0:	cset	w8, ne  // ne = any
  41bfd4:	ldr	w9, [sp, #8]
  41bfd8:	and	w8, w8, w9
  41bfdc:	strb	w8, [sp, #14]
  41bfe0:	ldr	x0, [sp, #16]
  41bfe4:	bl	41e118 <__fxstatat@plt+0x1b028>
  41bfe8:	cmp	w0, #0x0
  41bfec:	cset	w8, ne  // ne = any
  41bff0:	and	w8, w8, #0x1
  41bff4:	strb	w8, [sp, #13]
  41bff8:	ldrb	w8, [sp, #14]
  41bffc:	tbnz	w8, #0, 41c024 <__fxstatat@plt+0x18f34>
  41c000:	ldrb	w8, [sp, #13]
  41c004:	tbnz	w8, #0, 41c00c <__fxstatat@plt+0x18f1c>
  41c008:	b	41c040 <__fxstatat@plt+0x18f50>
  41c00c:	ldrb	w8, [sp, #15]
  41c010:	tbnz	w8, #0, 41c024 <__fxstatat@plt+0x18f34>
  41c014:	bl	403030 <__errno_location@plt>
  41c018:	ldr	w8, [x0]
  41c01c:	cmp	w8, #0x9
  41c020:	b.eq	41c040 <__fxstatat@plt+0x18f50>  // b.none
  41c024:	ldrb	w8, [sp, #13]
  41c028:	tbnz	w8, #0, 41c034 <__fxstatat@plt+0x18f44>
  41c02c:	bl	403030 <__errno_location@plt>
  41c030:	str	wzr, [x0]
  41c034:	mov	w8, #0xffffffff            	// #-1
  41c038:	stur	w8, [x29, #-4]
  41c03c:	b	41c044 <__fxstatat@plt+0x18f54>
  41c040:	stur	wzr, [x29, #-4]
  41c044:	ldur	w0, [x29, #-4]
  41c048:	ldp	x29, x30, [sp, #32]
  41c04c:	add	sp, sp, #0x30
  41c050:	ret
  41c054:	sub	sp, sp, #0x10
  41c058:	mov	w8, #0xf616                	// #62998
  41c05c:	movk	w8, #0x95, lsl #16
  41c060:	str	x0, [sp, #8]
  41c064:	ldr	x9, [sp, #8]
  41c068:	str	xzr, [x9, #16]
  41c06c:	ldr	x9, [sp, #8]
  41c070:	str	w8, [x9, #24]
  41c074:	add	sp, sp, #0x10
  41c078:	ret
  41c07c:	sub	sp, sp, #0x30
  41c080:	stp	x29, x30, [sp, #32]
  41c084:	add	x29, sp, #0x20
  41c088:	mov	w8, #0xf616                	// #62998
  41c08c:	movk	w8, #0x95, lsl #16
  41c090:	str	x0, [sp, #16]
  41c094:	str	x1, [sp, #8]
  41c098:	ldr	x9, [sp, #16]
  41c09c:	ldr	w10, [x9, #24]
  41c0a0:	cmp	w10, w8
  41c0a4:	b.ne	41c0ac <__fxstatat@plt+0x18fbc>  // b.any
  41c0a8:	b	41c0cc <__fxstatat@plt+0x18fdc>
  41c0ac:	adrp	x0, 421000 <__fxstatat@plt+0x1df10>
  41c0b0:	add	x0, x0, #0x6a1
  41c0b4:	adrp	x1, 421000 <__fxstatat@plt+0x1df10>
  41c0b8:	add	x1, x1, #0x6b9
  41c0bc:	mov	w2, #0x3c                  	// #60
  41c0c0:	adrp	x3, 421000 <__fxstatat@plt+0x1df10>
  41c0c4:	add	x3, x3, #0x6cb
  41c0c8:	bl	403020 <__assert_fail@plt>
  41c0cc:	ldr	x8, [sp, #16]
  41c0d0:	ldr	x8, [x8, #16]
  41c0d4:	cbz	x8, 41c118 <__fxstatat@plt+0x19028>
  41c0d8:	ldr	x8, [sp, #8]
  41c0dc:	ldr	x8, [x8, #8]
  41c0e0:	ldr	x9, [sp, #16]
  41c0e4:	ldr	x9, [x9]
  41c0e8:	cmp	x8, x9
  41c0ec:	b.ne	41c118 <__fxstatat@plt+0x19028>  // b.any
  41c0f0:	ldr	x8, [sp, #8]
  41c0f4:	ldr	x8, [x8]
  41c0f8:	ldr	x9, [sp, #16]
  41c0fc:	ldr	x9, [x9, #8]
  41c100:	cmp	x8, x9
  41c104:	b.ne	41c118 <__fxstatat@plt+0x19028>  // b.any
  41c108:	mov	w8, #0x1                   	// #1
  41c10c:	and	w8, w8, #0x1
  41c110:	sturb	w8, [x29, #-1]
  41c114:	b	41c180 <__fxstatat@plt+0x19090>
  41c118:	ldr	x8, [sp, #16]
  41c11c:	ldr	x9, [x8, #16]
  41c120:	add	x9, x9, #0x1
  41c124:	str	x9, [x8, #16]
  41c128:	mov	x0, x9
  41c12c:	bl	41c194 <__fxstatat@plt+0x190a4>
  41c130:	tbnz	w0, #0, 41c138 <__fxstatat@plt+0x19048>
  41c134:	b	41c174 <__fxstatat@plt+0x19084>
  41c138:	ldr	x8, [sp, #16]
  41c13c:	ldr	x8, [x8, #16]
  41c140:	cbnz	x8, 41c154 <__fxstatat@plt+0x19064>
  41c144:	mov	w8, #0x1                   	// #1
  41c148:	and	w8, w8, #0x1
  41c14c:	sturb	w8, [x29, #-1]
  41c150:	b	41c180 <__fxstatat@plt+0x19090>
  41c154:	ldr	x8, [sp, #8]
  41c158:	ldr	x8, [x8]
  41c15c:	ldr	x9, [sp, #16]
  41c160:	str	x8, [x9, #8]
  41c164:	ldr	x8, [sp, #8]
  41c168:	ldr	x8, [x8, #8]
  41c16c:	ldr	x9, [sp, #16]
  41c170:	str	x8, [x9]
  41c174:	mov	w8, wzr
  41c178:	and	w8, w8, #0x1
  41c17c:	sturb	w8, [x29, #-1]
  41c180:	ldurb	w8, [x29, #-1]
  41c184:	and	w0, w8, #0x1
  41c188:	ldp	x29, x30, [sp, #32]
  41c18c:	add	sp, sp, #0x30
  41c190:	ret
  41c194:	sub	sp, sp, #0x10
  41c198:	str	x0, [sp, #8]
  41c19c:	ldr	x8, [sp, #8]
  41c1a0:	ldr	x9, [sp, #8]
  41c1a4:	subs	x9, x9, #0x1
  41c1a8:	tst	x8, x9
  41c1ac:	cset	w10, eq  // eq = none
  41c1b0:	and	w0, w10, #0x1
  41c1b4:	add	sp, sp, #0x10
  41c1b8:	ret
  41c1bc:	sub	sp, sp, #0x40
  41c1c0:	stp	x29, x30, [sp, #48]
  41c1c4:	add	x29, sp, #0x30
  41c1c8:	stur	x0, [x29, #-8]
  41c1cc:	ldur	x0, [x29, #-8]
  41c1d0:	bl	402a00 <opendir@plt>
  41c1d4:	stur	x0, [x29, #-16]
  41c1d8:	ldur	x8, [x29, #-16]
  41c1dc:	cbz	x8, 41c294 <__fxstatat@plt+0x191a4>
  41c1e0:	ldur	x0, [x29, #-16]
  41c1e4:	bl	402f10 <dirfd@plt>
  41c1e8:	stur	w0, [x29, #-20]
  41c1ec:	ldur	w8, [x29, #-20]
  41c1f0:	mov	w9, wzr
  41c1f4:	cmp	w9, w8
  41c1f8:	cset	w8, gt
  41c1fc:	tbnz	w8, #0, 41c294 <__fxstatat@plt+0x191a4>
  41c200:	ldur	w8, [x29, #-20]
  41c204:	cmp	w8, #0x2
  41c208:	b.gt	41c294 <__fxstatat@plt+0x191a4>
  41c20c:	ldur	w0, [x29, #-20]
  41c210:	mov	w1, #0x406                 	// #1030
  41c214:	mov	w2, #0x3                   	// #3
  41c218:	bl	41e1ec <__fxstatat@plt+0x1b0fc>
  41c21c:	str	w0, [sp, #8]
  41c220:	ldr	w8, [sp, #8]
  41c224:	cmp	w8, #0x0
  41c228:	cset	w8, ge  // ge = tcont
  41c22c:	tbnz	w8, #0, 41c248 <__fxstatat@plt+0x19158>
  41c230:	bl	403030 <__errno_location@plt>
  41c234:	ldr	w8, [x0]
  41c238:	str	w8, [sp, #12]
  41c23c:	mov	x9, xzr
  41c240:	str	x9, [sp, #16]
  41c244:	b	41c270 <__fxstatat@plt+0x19180>
  41c248:	ldr	w0, [sp, #8]
  41c24c:	bl	402ce0 <fdopendir@plt>
  41c250:	str	x0, [sp, #16]
  41c254:	bl	403030 <__errno_location@plt>
  41c258:	ldr	w8, [x0]
  41c25c:	str	w8, [sp, #12]
  41c260:	ldr	x9, [sp, #16]
  41c264:	cbnz	x9, 41c270 <__fxstatat@plt+0x19180>
  41c268:	ldr	w0, [sp, #8]
  41c26c:	bl	402cb0 <close@plt>
  41c270:	ldur	x0, [x29, #-16]
  41c274:	bl	402ca0 <closedir@plt>
  41c278:	ldr	w8, [sp, #12]
  41c27c:	str	w8, [sp, #4]
  41c280:	bl	403030 <__errno_location@plt>
  41c284:	ldr	w8, [sp, #4]
  41c288:	str	w8, [x0]
  41c28c:	ldr	x9, [sp, #16]
  41c290:	stur	x9, [x29, #-16]
  41c294:	ldur	x0, [x29, #-16]
  41c298:	ldp	x29, x30, [sp, #48]
  41c29c:	add	sp, sp, #0x40
  41c2a0:	ret
  41c2a4:	sub	sp, sp, #0x20
  41c2a8:	stp	x29, x30, [sp, #16]
  41c2ac:	add	x29, sp, #0x10
  41c2b0:	mov	w8, wzr
  41c2b4:	str	x0, [sp, #8]
  41c2b8:	ldr	x1, [sp, #8]
  41c2bc:	mov	w0, w8
  41c2c0:	bl	402a30 <clock_gettime@plt>
  41c2c4:	ldp	x29, x30, [sp, #16]
  41c2c8:	add	sp, sp, #0x20
  41c2cc:	ret
  41c2d0:	sub	sp, sp, #0x20
  41c2d4:	stp	x29, x30, [sp, #16]
  41c2d8:	add	x29, sp, #0x10
  41c2dc:	mov	x0, sp
  41c2e0:	bl	41c2a4 <__fxstatat@plt+0x191b4>
  41c2e4:	ldr	x0, [sp]
  41c2e8:	ldr	x1, [sp, #8]
  41c2ec:	ldp	x29, x30, [sp, #16]
  41c2f0:	add	sp, sp, #0x20
  41c2f4:	ret
  41c2f8:	sub	sp, sp, #0x20
  41c2fc:	stp	x29, x30, [sp, #16]
  41c300:	add	x29, sp, #0x10
  41c304:	mov	w8, #0x1                   	// #1
  41c308:	mov	x9, xzr
  41c30c:	stur	w0, [x29, #-4]
  41c310:	sturb	w8, [x29, #-5]
  41c314:	ldur	w0, [x29, #-4]
  41c318:	mov	x1, x9
  41c31c:	bl	4030d0 <setlocale@plt>
  41c320:	str	x0, [sp]
  41c324:	ldr	x9, [sp]
  41c328:	cbz	x9, 41c35c <__fxstatat@plt+0x1926c>
  41c32c:	ldr	x0, [sp]
  41c330:	adrp	x1, 421000 <__fxstatat@plt+0x1df10>
  41c334:	add	x1, x1, #0x70e
  41c338:	bl	402d90 <strcmp@plt>
  41c33c:	cbz	w0, 41c354 <__fxstatat@plt+0x19264>
  41c340:	ldr	x0, [sp]
  41c344:	adrp	x1, 421000 <__fxstatat@plt+0x1df10>
  41c348:	add	x1, x1, #0x710
  41c34c:	bl	402d90 <strcmp@plt>
  41c350:	cbnz	w0, 41c35c <__fxstatat@plt+0x1926c>
  41c354:	mov	w8, #0x0                   	// #0
  41c358:	sturb	w8, [x29, #-5]
  41c35c:	ldurb	w8, [x29, #-5]
  41c360:	and	w0, w8, #0x1
  41c364:	ldp	x29, x30, [sp, #16]
  41c368:	add	sp, sp, #0x20
  41c36c:	ret
  41c370:	sub	sp, sp, #0x20
  41c374:	str	x0, [sp, #24]
  41c378:	str	x1, [sp, #16]
  41c37c:	str	xzr, [sp]
  41c380:	ldr	x8, [sp, #24]
  41c384:	str	x8, [sp, #8]
  41c388:	ldr	x8, [sp, #8]
  41c38c:	ldrb	w9, [x8]
  41c390:	cbz	w9, 41c3c8 <__fxstatat@plt+0x192d8>
  41c394:	ldr	x8, [sp, #8]
  41c398:	ldrb	w9, [x8]
  41c39c:	mov	w8, w9
  41c3a0:	ldr	x10, [sp]
  41c3a4:	ldr	x11, [sp]
  41c3a8:	lsr	x11, x11, #55
  41c3ac:	orr	x10, x11, x10, lsl #9
  41c3b0:	add	x8, x8, x10
  41c3b4:	str	x8, [sp]
  41c3b8:	ldr	x8, [sp, #8]
  41c3bc:	add	x8, x8, #0x1
  41c3c0:	str	x8, [sp, #8]
  41c3c4:	b	41c388 <__fxstatat@plt+0x19298>
  41c3c8:	ldr	x8, [sp]
  41c3cc:	ldr	x9, [sp, #16]
  41c3d0:	udiv	x10, x8, x9
  41c3d4:	mul	x9, x10, x9
  41c3d8:	subs	x0, x8, x9
  41c3dc:	add	sp, sp, #0x20
  41c3e0:	ret
  41c3e4:	sub	sp, sp, #0x10
  41c3e8:	mov	w8, #0x1                   	// #1
  41c3ec:	str	x0, [sp, #8]
  41c3f0:	str	w1, [sp, #4]
  41c3f4:	ldr	x9, [sp, #8]
  41c3f8:	strb	w8, [x9, #28]
  41c3fc:	ldr	x9, [sp, #8]
  41c400:	str	wzr, [x9, #20]
  41c404:	ldr	x9, [sp, #8]
  41c408:	str	wzr, [x9, #24]
  41c40c:	str	wzr, [sp]
  41c410:	ldr	w8, [sp]
  41c414:	cmp	w8, #0x4
  41c418:	b.ge	41c43c <__fxstatat@plt+0x1934c>  // b.tcont
  41c41c:	ldr	w8, [sp, #4]
  41c420:	ldr	x9, [sp, #8]
  41c424:	ldrsw	x10, [sp]
  41c428:	str	w8, [x9, x10, lsl #2]
  41c42c:	ldr	w8, [sp]
  41c430:	add	w8, w8, #0x1
  41c434:	str	w8, [sp]
  41c438:	b	41c410 <__fxstatat@plt+0x19320>
  41c43c:	ldr	w8, [sp, #4]
  41c440:	ldr	x9, [sp, #8]
  41c444:	str	w8, [x9, #16]
  41c448:	add	sp, sp, #0x10
  41c44c:	ret
  41c450:	sub	sp, sp, #0x10
  41c454:	str	x0, [sp, #8]
  41c458:	ldr	x8, [sp, #8]
  41c45c:	ldrb	w9, [x8, #28]
  41c460:	and	w0, w9, #0x1
  41c464:	add	sp, sp, #0x10
  41c468:	ret
  41c46c:	sub	sp, sp, #0x20
  41c470:	mov	w8, #0x4                   	// #4
  41c474:	str	x0, [sp, #24]
  41c478:	str	w1, [sp, #20]
  41c47c:	ldr	x9, [sp, #24]
  41c480:	ldr	w10, [x9, #20]
  41c484:	ldr	x9, [sp, #24]
  41c488:	ldrb	w11, [x9, #28]
  41c48c:	eor	w11, w11, #0x1
  41c490:	and	w11, w11, #0x1
  41c494:	add	w10, w10, w11
  41c498:	udiv	w11, w10, w8
  41c49c:	mul	w8, w11, w8
  41c4a0:	subs	w8, w10, w8
  41c4a4:	str	w8, [sp, #16]
  41c4a8:	ldr	x9, [sp, #24]
  41c4ac:	ldr	w8, [sp, #16]
  41c4b0:	mov	w12, w8
  41c4b4:	ldr	w8, [x9, x12, lsl #2]
  41c4b8:	str	w8, [sp, #12]
  41c4bc:	ldr	w8, [sp, #20]
  41c4c0:	ldr	x9, [sp, #24]
  41c4c4:	ldr	w10, [sp, #16]
  41c4c8:	mov	w12, w10
  41c4cc:	str	w8, [x9, x12, lsl #2]
  41c4d0:	ldr	w8, [sp, #16]
  41c4d4:	ldr	x9, [sp, #24]
  41c4d8:	str	w8, [x9, #20]
  41c4dc:	ldr	w8, [sp, #16]
  41c4e0:	ldr	x9, [sp, #24]
  41c4e4:	ldr	w10, [x9, #24]
  41c4e8:	cmp	w8, w10
  41c4ec:	b.ne	41c524 <__fxstatat@plt+0x19434>  // b.any
  41c4f0:	ldr	x8, [sp, #24]
  41c4f4:	ldr	w9, [x8, #24]
  41c4f8:	ldr	x8, [sp, #24]
  41c4fc:	ldrb	w10, [x8, #28]
  41c500:	eor	w10, w10, #0x1
  41c504:	and	w10, w10, #0x1
  41c508:	add	w9, w9, w10
  41c50c:	mov	w10, #0x4                   	// #4
  41c510:	udiv	w11, w9, w10
  41c514:	mul	w10, w11, w10
  41c518:	subs	w9, w9, w10
  41c51c:	ldr	x8, [sp, #24]
  41c520:	str	w9, [x8, #24]
  41c524:	ldr	x8, [sp, #24]
  41c528:	mov	w9, #0x0                   	// #0
  41c52c:	strb	w9, [x8, #28]
  41c530:	ldr	w0, [sp, #12]
  41c534:	add	sp, sp, #0x20
  41c538:	ret
  41c53c:	sub	sp, sp, #0x20
  41c540:	stp	x29, x30, [sp, #16]
  41c544:	add	x29, sp, #0x10
  41c548:	str	x0, [sp, #8]
  41c54c:	ldr	x0, [sp, #8]
  41c550:	bl	41c450 <__fxstatat@plt+0x19360>
  41c554:	tbnz	w0, #0, 41c55c <__fxstatat@plt+0x1946c>
  41c558:	b	41c560 <__fxstatat@plt+0x19470>
  41c55c:	bl	402d00 <abort@plt>
  41c560:	ldr	x8, [sp, #8]
  41c564:	ldr	x9, [sp, #8]
  41c568:	ldr	w10, [x9, #20]
  41c56c:	mov	w9, w10
  41c570:	ldr	w10, [x8, x9, lsl #2]
  41c574:	str	w10, [sp, #4]
  41c578:	ldr	x8, [sp, #8]
  41c57c:	ldr	w10, [x8, #16]
  41c580:	ldr	x8, [sp, #8]
  41c584:	ldr	x9, [sp, #8]
  41c588:	ldr	w11, [x9, #20]
  41c58c:	mov	w9, w11
  41c590:	str	w10, [x8, x9, lsl #2]
  41c594:	ldr	x8, [sp, #8]
  41c598:	ldr	w10, [x8, #20]
  41c59c:	ldr	x8, [sp, #8]
  41c5a0:	ldr	w11, [x8, #24]
  41c5a4:	cmp	w10, w11
  41c5a8:	b.ne	41c5bc <__fxstatat@plt+0x194cc>  // b.any
  41c5ac:	ldr	x8, [sp, #8]
  41c5b0:	mov	w9, #0x1                   	// #1
  41c5b4:	strb	w9, [x8, #28]
  41c5b8:	b	41c5e4 <__fxstatat@plt+0x194f4>
  41c5bc:	ldr	x8, [sp, #8]
  41c5c0:	ldr	w9, [x8, #20]
  41c5c4:	mov	w10, #0x4                   	// #4
  41c5c8:	add	w9, w9, #0x4
  41c5cc:	subs	w9, w9, #0x1
  41c5d0:	udiv	w11, w9, w10
  41c5d4:	mul	w10, w11, w10
  41c5d8:	subs	w9, w9, w10
  41c5dc:	ldr	x8, [sp, #8]
  41c5e0:	str	w9, [x8, #20]
  41c5e4:	ldr	w0, [sp, #4]
  41c5e8:	ldp	x29, x30, [sp, #16]
  41c5ec:	add	sp, sp, #0x20
  41c5f0:	ret
  41c5f4:	sub	sp, sp, #0x20
  41c5f8:	stp	x29, x30, [sp, #16]
  41c5fc:	add	x29, sp, #0x10
  41c600:	mov	w0, #0xe                   	// #14
  41c604:	bl	402b10 <nl_langinfo@plt>
  41c608:	str	x0, [sp, #8]
  41c60c:	ldr	x8, [sp, #8]
  41c610:	cbnz	x8, 41c620 <__fxstatat@plt+0x19530>
  41c614:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  41c618:	add	x8, x8, #0x38a
  41c61c:	str	x8, [sp, #8]
  41c620:	ldr	x8, [sp, #8]
  41c624:	ldrb	w9, [x8]
  41c628:	cbnz	w9, 41c638 <__fxstatat@plt+0x19548>
  41c62c:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  41c630:	add	x8, x8, #0x716
  41c634:	str	x8, [sp, #8]
  41c638:	ldr	x0, [sp, #8]
  41c63c:	ldp	x29, x30, [sp, #16]
  41c640:	add	sp, sp, #0x20
  41c644:	ret
  41c648:	sub	sp, sp, #0x120
  41c64c:	stp	x29, x30, [sp, #256]
  41c650:	str	x28, [sp, #272]
  41c654:	add	x29, sp, #0x100
  41c658:	str	q7, [sp, #144]
  41c65c:	str	q6, [sp, #128]
  41c660:	str	q5, [sp, #112]
  41c664:	str	q4, [sp, #96]
  41c668:	str	q3, [sp, #80]
  41c66c:	str	q2, [sp, #64]
  41c670:	str	q1, [sp, #48]
  41c674:	str	q0, [sp, #32]
  41c678:	stur	x7, [x29, #-64]
  41c67c:	stur	x6, [x29, #-72]
  41c680:	stur	x5, [x29, #-80]
  41c684:	stur	x4, [x29, #-88]
  41c688:	stur	x3, [x29, #-96]
  41c68c:	stur	w0, [x29, #-4]
  41c690:	stur	x1, [x29, #-16]
  41c694:	stur	w2, [x29, #-20]
  41c698:	mov	w8, wzr
  41c69c:	stur	w8, [x29, #-24]
  41c6a0:	ldurb	w8, [x29, #-20]
  41c6a4:	tbz	w8, #6, 41c750 <__fxstatat@plt+0x19660>
  41c6a8:	b	41c6ac <__fxstatat@plt+0x195bc>
  41c6ac:	mov	w8, #0xffffff80            	// #-128
  41c6b0:	stur	w8, [x29, #-28]
  41c6b4:	mov	w8, #0xffffffd8            	// #-40
  41c6b8:	stur	w8, [x29, #-32]
  41c6bc:	add	x9, x29, #0x20
  41c6c0:	stur	x9, [x29, #-56]
  41c6c4:	add	x9, sp, #0x20
  41c6c8:	add	x9, x9, #0x80
  41c6cc:	stur	x9, [x29, #-40]
  41c6d0:	sub	x9, x29, #0x60
  41c6d4:	add	x9, x9, #0x28
  41c6d8:	stur	x9, [x29, #-48]
  41c6dc:	sub	x9, x29, #0x38
  41c6e0:	add	x9, x9, #0x18
  41c6e4:	ldur	w8, [x29, #-32]
  41c6e8:	mov	w10, w8
  41c6ec:	str	x9, [sp, #24]
  41c6f0:	str	w10, [sp, #20]
  41c6f4:	tbz	w8, #31, 41c72c <__fxstatat@plt+0x1963c>
  41c6f8:	b	41c6fc <__fxstatat@plt+0x1960c>
  41c6fc:	ldr	w8, [sp, #20]
  41c700:	add	w9, w8, #0x8
  41c704:	ldr	x10, [sp, #24]
  41c708:	str	w9, [x10]
  41c70c:	subs	w9, w9, #0x0
  41c710:	b.gt	41c72c <__fxstatat@plt+0x1963c>
  41c714:	b	41c718 <__fxstatat@plt+0x19628>
  41c718:	ldur	x8, [x29, #-48]
  41c71c:	ldr	w9, [sp, #20]
  41c720:	add	x8, x8, w9, sxtw
  41c724:	str	x8, [sp, #8]
  41c728:	b	41c740 <__fxstatat@plt+0x19650>
  41c72c:	ldur	x8, [x29, #-56]
  41c730:	add	x9, x8, #0x8
  41c734:	stur	x9, [x29, #-56]
  41c738:	str	x8, [sp, #8]
  41c73c:	b	41c740 <__fxstatat@plt+0x19650>
  41c740:	ldr	x8, [sp, #8]
  41c744:	ldr	w9, [x8]
  41c748:	stur	w9, [x29, #-24]
  41c74c:	b	41c750 <__fxstatat@plt+0x19660>
  41c750:	ldur	w0, [x29, #-4]
  41c754:	ldur	x1, [x29, #-16]
  41c758:	ldur	w2, [x29, #-20]
  41c75c:	ldur	w3, [x29, #-24]
  41c760:	bl	403000 <openat@plt>
  41c764:	bl	415024 <__fxstatat@plt+0x11f34>
  41c768:	ldr	x28, [sp, #272]
  41c76c:	ldp	x29, x30, [sp, #256]
  41c770:	add	sp, sp, #0x120
  41c774:	ret
  41c778:	sub	sp, sp, #0x20
  41c77c:	stp	x29, x30, [sp, #16]
  41c780:	add	x29, sp, #0x10
  41c784:	mov	x8, #0x18                  	// #24
  41c788:	str	x0, [sp, #8]
  41c78c:	mov	x0, x8
  41c790:	bl	416f04 <__fxstatat@plt+0x13e14>
  41c794:	str	x0, [sp]
  41c798:	ldr	x8, [sp, #8]
  41c79c:	ldr	x9, [sp]
  41c7a0:	str	x8, [x9]
  41c7a4:	ldr	x8, [sp]
  41c7a8:	str	xzr, [x8, #16]
  41c7ac:	ldr	x8, [sp]
  41c7b0:	str	xzr, [x8, #8]
  41c7b4:	ldr	x0, [sp]
  41c7b8:	ldp	x29, x30, [sp, #16]
  41c7bc:	add	sp, sp, #0x20
  41c7c0:	ret
  41c7c4:	sub	sp, sp, #0x30
  41c7c8:	stp	x29, x30, [sp, #32]
  41c7cc:	add	x29, sp, #0x20
  41c7d0:	stur	x0, [x29, #-8]
  41c7d4:	str	x1, [sp, #16]
  41c7d8:	ldur	x0, [x29, #-8]
  41c7dc:	ldr	x1, [sp, #16]
  41c7e0:	bl	41caa8 <__fxstatat@plt+0x199b8>
  41c7e4:	str	x0, [sp, #8]
  41c7e8:	ldr	x8, [sp, #8]
  41c7ec:	cbz	x8, 41c800 <__fxstatat@plt+0x19710>
  41c7f0:	ldr	x0, [sp, #8]
  41c7f4:	bl	41c778 <__fxstatat@plt+0x19688>
  41c7f8:	str	x0, [sp]
  41c7fc:	b	41c808 <__fxstatat@plt+0x19718>
  41c800:	mov	x8, xzr
  41c804:	str	x8, [sp]
  41c808:	ldr	x8, [sp]
  41c80c:	mov	x0, x8
  41c810:	ldp	x29, x30, [sp, #32]
  41c814:	add	sp, sp, #0x30
  41c818:	ret
  41c81c:	sub	sp, sp, #0x10
  41c820:	str	x0, [sp, #8]
  41c824:	ldr	x8, [sp, #8]
  41c828:	ldr	x0, [x8]
  41c82c:	add	sp, sp, #0x10
  41c830:	ret
  41c834:	sub	sp, sp, #0x80
  41c838:	stp	x29, x30, [sp, #112]
  41c83c:	add	x29, sp, #0x70
  41c840:	stur	x0, [x29, #-16]
  41c844:	stur	x1, [x29, #-24]
  41c848:	ldur	x8, [x29, #-16]
  41c84c:	ldr	x8, [x8]
  41c850:	stur	x8, [x29, #-32]
  41c854:	ldur	x8, [x29, #-16]
  41c858:	ldr	x8, [x8, #8]
  41c85c:	stur	x8, [x29, #-40]
  41c860:	ldur	x8, [x29, #-16]
  41c864:	ldr	x8, [x8, #16]
  41c868:	stur	x8, [x29, #-48]
  41c86c:	ldur	x8, [x29, #-24]
  41c870:	add	x8, x8, #0x1
  41c874:	str	x8, [sp, #56]
  41c878:	ldur	x8, [x29, #-48]
  41c87c:	ldur	x9, [x29, #-24]
  41c880:	cmp	x8, x9
  41c884:	b.cs	41c920 <__fxstatat@plt+0x19830>  // b.hs, b.nlast
  41c888:	str	xzr, [sp, #48]
  41c88c:	ldur	x8, [x29, #-48]
  41c890:	str	x8, [sp, #40]
  41c894:	ldr	x0, [sp, #40]
  41c898:	bl	41ca08 <__fxstatat@plt+0x19918>
  41c89c:	add	x8, x0, #0xff
  41c8a0:	str	x8, [sp, #40]
  41c8a4:	ldr	x8, [sp, #48]
  41c8a8:	add	x8, x8, #0x1
  41c8ac:	str	x8, [sp, #48]
  41c8b0:	ldr	x8, [sp, #40]
  41c8b4:	ldur	x9, [x29, #-24]
  41c8b8:	cmp	x8, x9
  41c8bc:	b.cc	41c894 <__fxstatat@plt+0x197a4>  // b.lo, b.ul, b.last
  41c8c0:	ldur	x0, [x29, #-32]
  41c8c4:	ldr	x2, [sp, #48]
  41c8c8:	add	x1, sp, #0x20
  41c8cc:	bl	41cfb0 <__fxstatat@plt+0x19ec0>
  41c8d0:	str	xzr, [sp, #48]
  41c8d4:	ldur	x0, [x29, #-40]
  41c8d8:	bl	41ca08 <__fxstatat@plt+0x19918>
  41c8dc:	ldr	x8, [sp, #48]
  41c8e0:	add	x9, sp, #0x20
  41c8e4:	ldrb	w10, [x9, x8]
  41c8e8:	mov	w8, w10
  41c8ec:	add	x8, x0, x8
  41c8f0:	stur	x8, [x29, #-40]
  41c8f4:	ldur	x0, [x29, #-48]
  41c8f8:	bl	41ca08 <__fxstatat@plt+0x19918>
  41c8fc:	add	x8, x0, #0xff
  41c900:	stur	x8, [x29, #-48]
  41c904:	ldr	x8, [sp, #48]
  41c908:	add	x8, x8, #0x1
  41c90c:	str	x8, [sp, #48]
  41c910:	ldur	x8, [x29, #-48]
  41c914:	ldur	x9, [x29, #-24]
  41c918:	cmp	x8, x9
  41c91c:	b.cc	41c8d4 <__fxstatat@plt+0x197e4>  // b.lo, b.ul, b.last
  41c920:	ldur	x8, [x29, #-48]
  41c924:	ldur	x9, [x29, #-24]
  41c928:	cmp	x8, x9
  41c92c:	b.ne	41c94c <__fxstatat@plt+0x1985c>  // b.any
  41c930:	ldur	x8, [x29, #-16]
  41c934:	str	xzr, [x8, #16]
  41c938:	ldur	x8, [x29, #-16]
  41c93c:	str	xzr, [x8, #8]
  41c940:	ldur	x8, [x29, #-40]
  41c944:	stur	x8, [x29, #-8]
  41c948:	b	41c9f8 <__fxstatat@plt+0x19908>
  41c94c:	ldur	x8, [x29, #-48]
  41c950:	ldur	x9, [x29, #-24]
  41c954:	subs	x8, x8, x9
  41c958:	str	x8, [sp, #24]
  41c95c:	ldr	x8, [sp, #24]
  41c960:	ldr	x9, [sp, #56]
  41c964:	udiv	x10, x8, x9
  41c968:	mul	x9, x10, x9
  41c96c:	subs	x8, x8, x9
  41c970:	str	x8, [sp, #16]
  41c974:	ldur	x8, [x29, #-48]
  41c978:	ldr	x9, [sp, #16]
  41c97c:	subs	x8, x8, x9
  41c980:	str	x8, [sp, #8]
  41c984:	ldur	x8, [x29, #-40]
  41c988:	ldr	x9, [sp, #56]
  41c98c:	udiv	x10, x8, x9
  41c990:	mul	x9, x10, x9
  41c994:	subs	x8, x8, x9
  41c998:	str	x8, [sp]
  41c99c:	ldur	x8, [x29, #-40]
  41c9a0:	ldr	x9, [sp, #8]
  41c9a4:	cmp	x8, x9
  41c9a8:	b.hi	41c9e0 <__fxstatat@plt+0x198f0>  // b.pmore
  41c9ac:	ldur	x8, [x29, #-40]
  41c9b0:	ldr	x9, [sp, #56]
  41c9b4:	udiv	x8, x8, x9
  41c9b8:	ldur	x9, [x29, #-16]
  41c9bc:	str	x8, [x9, #8]
  41c9c0:	ldr	x8, [sp, #24]
  41c9c4:	ldr	x9, [sp, #56]
  41c9c8:	udiv	x8, x8, x9
  41c9cc:	ldur	x9, [x29, #-16]
  41c9d0:	str	x8, [x9, #16]
  41c9d4:	ldr	x8, [sp]
  41c9d8:	stur	x8, [x29, #-8]
  41c9dc:	b	41c9f8 <__fxstatat@plt+0x19908>
  41c9e0:	ldr	x8, [sp]
  41c9e4:	stur	x8, [x29, #-40]
  41c9e8:	ldr	x8, [sp, #16]
  41c9ec:	subs	x8, x8, #0x1
  41c9f0:	stur	x8, [x29, #-48]
  41c9f4:	b	41c878 <__fxstatat@plt+0x19788>
  41c9f8:	ldur	x0, [x29, #-8]
  41c9fc:	ldp	x29, x30, [sp, #112]
  41ca00:	add	sp, sp, #0x80
  41ca04:	ret
  41ca08:	sub	sp, sp, #0x10
  41ca0c:	str	x0, [sp, #8]
  41ca10:	ldr	x8, [sp, #8]
  41ca14:	lsl	x0, x8, #8
  41ca18:	add	sp, sp, #0x10
  41ca1c:	ret
  41ca20:	sub	sp, sp, #0x20
  41ca24:	stp	x29, x30, [sp, #16]
  41ca28:	add	x29, sp, #0x10
  41ca2c:	mov	x1, #0x18                  	// #24
  41ca30:	str	x0, [sp, #8]
  41ca34:	ldr	x0, [sp, #8]
  41ca38:	bl	402f70 <explicit_bzero@plt>
  41ca3c:	ldr	x0, [sp, #8]
  41ca40:	bl	402e10 <free@plt>
  41ca44:	ldp	x29, x30, [sp, #16]
  41ca48:	add	sp, sp, #0x20
  41ca4c:	ret
  41ca50:	sub	sp, sp, #0x30
  41ca54:	stp	x29, x30, [sp, #32]
  41ca58:	add	x29, sp, #0x20
  41ca5c:	stur	x0, [x29, #-8]
  41ca60:	ldur	x8, [x29, #-8]
  41ca64:	ldr	x0, [x8]
  41ca68:	bl	41d238 <__fxstatat@plt+0x1a148>
  41ca6c:	stur	w0, [x29, #-12]
  41ca70:	bl	403030 <__errno_location@plt>
  41ca74:	ldr	w9, [x0]
  41ca78:	str	w9, [sp, #16]
  41ca7c:	ldur	x0, [x29, #-8]
  41ca80:	bl	41ca20 <__fxstatat@plt+0x19930>
  41ca84:	ldr	w9, [sp, #16]
  41ca88:	str	w9, [sp, #12]
  41ca8c:	bl	403030 <__errno_location@plt>
  41ca90:	ldr	w9, [sp, #12]
  41ca94:	str	w9, [x0]
  41ca98:	ldur	w0, [x29, #-12]
  41ca9c:	ldp	x29, x30, [sp, #32]
  41caa0:	add	sp, sp, #0x30
  41caa4:	ret
  41caa8:	sub	sp, sp, #0x50
  41caac:	stp	x29, x30, [sp, #64]
  41cab0:	add	x29, sp, #0x40
  41cab4:	stur	x0, [x29, #-16]
  41cab8:	stur	x1, [x29, #-24]
  41cabc:	ldur	x8, [x29, #-24]
  41cac0:	cbnz	x8, 41cadc <__fxstatat@plt+0x199ec>
  41cac4:	mov	x8, xzr
  41cac8:	mov	x0, x8
  41cacc:	mov	x1, x8
  41cad0:	bl	41cbc0 <__fxstatat@plt+0x19ad0>
  41cad4:	stur	x0, [x29, #-8]
  41cad8:	b	41cbb0 <__fxstatat@plt+0x19ac0>
  41cadc:	mov	x8, xzr
  41cae0:	str	x8, [sp, #32]
  41cae4:	ldur	x8, [x29, #-16]
  41cae8:	cbz	x8, 41cb10 <__fxstatat@plt+0x19a20>
  41caec:	ldur	x0, [x29, #-16]
  41caf0:	adrp	x1, 421000 <__fxstatat@plt+0x1df10>
  41caf4:	add	x1, x1, #0x71c
  41caf8:	bl	41ed70 <__fxstatat@plt+0x1bc80>
  41cafc:	str	x0, [sp, #32]
  41cb00:	cbnz	x0, 41cb10 <__fxstatat@plt+0x19a20>
  41cb04:	mov	x8, xzr
  41cb08:	stur	x8, [x29, #-8]
  41cb0c:	b	41cbb0 <__fxstatat@plt+0x19ac0>
  41cb10:	ldr	x0, [sp, #32]
  41cb14:	ldur	x1, [x29, #-16]
  41cb18:	bl	41cbc0 <__fxstatat@plt+0x19ad0>
  41cb1c:	str	x0, [sp, #24]
  41cb20:	ldr	x8, [sp, #32]
  41cb24:	cbz	x8, 41cb80 <__fxstatat@plt+0x19a90>
  41cb28:	ldr	x0, [sp, #32]
  41cb2c:	ldr	x8, [sp, #24]
  41cb30:	add	x1, x8, #0x18
  41cb34:	ldur	x8, [x29, #-24]
  41cb38:	mov	x9, #0x1000                	// #4096
  41cb3c:	cmp	x9, x8
  41cb40:	str	x0, [sp, #16]
  41cb44:	str	x1, [sp, #8]
  41cb48:	b.cs	41cb58 <__fxstatat@plt+0x19a68>  // b.hs, b.nlast
  41cb4c:	mov	x8, #0x1000                	// #4096
  41cb50:	str	x8, [sp]
  41cb54:	b	41cb60 <__fxstatat@plt+0x19a70>
  41cb58:	ldur	x8, [x29, #-24]
  41cb5c:	str	x8, [sp]
  41cb60:	ldr	x8, [sp]
  41cb64:	ldr	x0, [sp, #16]
  41cb68:	ldr	x1, [sp, #8]
  41cb6c:	mov	w9, wzr
  41cb70:	mov	w2, w9
  41cb74:	mov	x3, x8
  41cb78:	bl	402a50 <setvbuf@plt>
  41cb7c:	b	41cba8 <__fxstatat@plt+0x19ab8>
  41cb80:	ldr	x8, [sp, #24]
  41cb84:	str	xzr, [x8, #24]
  41cb88:	ldr	x8, [sp, #24]
  41cb8c:	add	x0, x8, #0x20
  41cb90:	ldur	x2, [x29, #-24]
  41cb94:	mov	x1, #0x800                 	// #2048
  41cb98:	bl	41cc24 <__fxstatat@plt+0x19b34>
  41cb9c:	ldr	x8, [sp, #24]
  41cba0:	add	x0, x8, #0x20
  41cba4:	bl	41d8b8 <__fxstatat@plt+0x1a7c8>
  41cba8:	ldr	x8, [sp, #24]
  41cbac:	stur	x8, [x29, #-8]
  41cbb0:	ldur	x0, [x29, #-8]
  41cbb4:	ldp	x29, x30, [sp, #64]
  41cbb8:	add	sp, sp, #0x50
  41cbbc:	ret
  41cbc0:	sub	sp, sp, #0x30
  41cbc4:	stp	x29, x30, [sp, #32]
  41cbc8:	add	x29, sp, #0x20
  41cbcc:	mov	x8, #0x1038                	// #4152
  41cbd0:	adrp	x9, 41d000 <__fxstatat@plt+0x19f10>
  41cbd4:	add	x9, x9, #0x29c
  41cbd8:	stur	x0, [x29, #-8]
  41cbdc:	str	x1, [sp, #16]
  41cbe0:	mov	x0, x8
  41cbe4:	str	x9, [sp]
  41cbe8:	bl	416f04 <__fxstatat@plt+0x13e14>
  41cbec:	str	x0, [sp, #8]
  41cbf0:	ldur	x8, [x29, #-8]
  41cbf4:	ldr	x9, [sp, #8]
  41cbf8:	str	x8, [x9]
  41cbfc:	ldr	x8, [sp, #8]
  41cc00:	ldr	x9, [sp]
  41cc04:	str	x9, [x8, #8]
  41cc08:	ldr	x8, [sp, #16]
  41cc0c:	ldr	x10, [sp, #8]
  41cc10:	str	x8, [x10, #16]
  41cc14:	ldr	x0, [sp, #8]
  41cc18:	ldp	x29, x30, [sp, #32]
  41cc1c:	add	sp, sp, #0x30
  41cc20:	ret
  41cc24:	sub	sp, sp, #0xe0
  41cc28:	stp	x29, x30, [sp, #208]
  41cc2c:	add	x29, sp, #0xd0
  41cc30:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  41cc34:	add	x8, x8, #0x73e
  41cc38:	mov	w9, wzr
  41cc3c:	stur	x0, [x29, #-8]
  41cc40:	stur	x1, [x29, #-16]
  41cc44:	stur	x2, [x29, #-24]
  41cc48:	ldur	x10, [x29, #-8]
  41cc4c:	stur	x10, [x29, #-32]
  41cc50:	stur	xzr, [x29, #-40]
  41cc54:	mov	x0, x8
  41cc58:	mov	w1, w9
  41cc5c:	str	w9, [sp, #68]
  41cc60:	bl	402b60 <open@plt>
  41cc64:	stur	w0, [x29, #-44]
  41cc68:	ldur	w9, [x29, #-44]
  41cc6c:	ldr	w11, [sp, #68]
  41cc70:	cmp	w11, w9
  41cc74:	cset	w9, gt
  41cc78:	tbnz	w9, #0, 41cce4 <__fxstatat@plt+0x19bf4>
  41cc7c:	ldur	w0, [x29, #-44]
  41cc80:	ldur	x1, [x29, #-32]
  41cc84:	ldur	x8, [x29, #-16]
  41cc88:	ldur	x9, [x29, #-24]
  41cc8c:	cmp	x8, x9
  41cc90:	str	w0, [sp, #64]
  41cc94:	str	x1, [sp, #56]
  41cc98:	b.cs	41cca8 <__fxstatat@plt+0x19bb8>  // b.hs, b.nlast
  41cc9c:	ldur	x8, [x29, #-16]
  41cca0:	str	x8, [sp, #48]
  41cca4:	b	41ccb0 <__fxstatat@plt+0x19bc0>
  41cca8:	ldur	x8, [x29, #-24]
  41ccac:	str	x8, [sp, #48]
  41ccb0:	ldr	x8, [sp, #48]
  41ccb4:	ldr	w0, [sp, #64]
  41ccb8:	ldr	x1, [sp, #56]
  41ccbc:	mov	x2, x8
  41ccc0:	bl	402f30 <read@plt>
  41ccc4:	stur	x0, [x29, #-40]
  41ccc8:	ldur	x8, [x29, #-40]
  41cccc:	cmp	x8, #0x0
  41ccd0:	cset	w9, ge  // ge = tcont
  41ccd4:	tbnz	w9, #0, 41ccdc <__fxstatat@plt+0x19bec>
  41ccd8:	stur	xzr, [x29, #-40]
  41ccdc:	ldur	w0, [x29, #-44]
  41cce0:	bl	402cb0 <close@plt>
  41cce4:	ldur	x8, [x29, #-40]
  41cce8:	ldur	x9, [x29, #-16]
  41ccec:	cmp	x8, x9
  41ccf0:	b.cs	41cd74 <__fxstatat@plt+0x19c84>  // b.hs, b.nlast
  41ccf4:	ldur	x8, [x29, #-16]
  41ccf8:	ldur	x9, [x29, #-40]
  41ccfc:	subs	x8, x8, x9
  41cd00:	mov	x9, #0x10                  	// #16
  41cd04:	cmp	x9, x8
  41cd08:	b.cs	41cd18 <__fxstatat@plt+0x19c28>  // b.hs, b.nlast
  41cd0c:	mov	x8, #0x10                  	// #16
  41cd10:	str	x8, [sp, #40]
  41cd14:	b	41cd28 <__fxstatat@plt+0x19c38>
  41cd18:	ldur	x8, [x29, #-16]
  41cd1c:	ldur	x9, [x29, #-40]
  41cd20:	subs	x8, x8, x9
  41cd24:	str	x8, [sp, #40]
  41cd28:	ldr	x8, [sp, #40]
  41cd2c:	stur	x8, [x29, #-72]
  41cd30:	sub	x8, x29, #0x40
  41cd34:	mov	x0, x8
  41cd38:	mov	x9, xzr
  41cd3c:	mov	x1, x9
  41cd40:	str	x8, [sp, #32]
  41cd44:	bl	402c00 <gettimeofday@plt>
  41cd48:	ldur	x8, [x29, #-32]
  41cd4c:	ldur	x9, [x29, #-40]
  41cd50:	add	x8, x8, x9
  41cd54:	ldur	x2, [x29, #-72]
  41cd58:	mov	x0, x8
  41cd5c:	ldr	x1, [sp, #32]
  41cd60:	bl	4028f0 <memcpy@plt>
  41cd64:	ldur	x8, [x29, #-72]
  41cd68:	ldur	x9, [x29, #-40]
  41cd6c:	add	x8, x9, x8
  41cd70:	stur	x8, [x29, #-40]
  41cd74:	ldur	x8, [x29, #-40]
  41cd78:	ldur	x9, [x29, #-16]
  41cd7c:	cmp	x8, x9
  41cd80:	b.cs	41cdf0 <__fxstatat@plt+0x19d00>  // b.hs, b.nlast
  41cd84:	ldur	x8, [x29, #-16]
  41cd88:	ldur	x9, [x29, #-40]
  41cd8c:	subs	x8, x8, x9
  41cd90:	mov	x9, #0x4                   	// #4
  41cd94:	cmp	x9, x8
  41cd98:	b.cs	41cda8 <__fxstatat@plt+0x19cb8>  // b.hs, b.nlast
  41cd9c:	mov	x8, #0x4                   	// #4
  41cda0:	str	x8, [sp, #24]
  41cda4:	b	41cdb8 <__fxstatat@plt+0x19cc8>
  41cda8:	ldur	x8, [x29, #-16]
  41cdac:	ldur	x9, [x29, #-40]
  41cdb0:	subs	x8, x8, x9
  41cdb4:	str	x8, [sp, #24]
  41cdb8:	ldr	x8, [sp, #24]
  41cdbc:	stur	x8, [x29, #-88]
  41cdc0:	bl	402b00 <getpid@plt>
  41cdc4:	sub	x1, x29, #0x4c
  41cdc8:	stur	w0, [x29, #-76]
  41cdcc:	ldur	x8, [x29, #-32]
  41cdd0:	ldur	x9, [x29, #-40]
  41cdd4:	add	x0, x8, x9
  41cdd8:	ldur	x2, [x29, #-88]
  41cddc:	bl	4028f0 <memcpy@plt>
  41cde0:	ldur	x8, [x29, #-88]
  41cde4:	ldur	x9, [x29, #-40]
  41cde8:	add	x8, x9, x8
  41cdec:	stur	x8, [x29, #-40]
  41cdf0:	ldur	x8, [x29, #-40]
  41cdf4:	ldur	x9, [x29, #-16]
  41cdf8:	cmp	x8, x9
  41cdfc:	b.cs	41ce6c <__fxstatat@plt+0x19d7c>  // b.hs, b.nlast
  41ce00:	ldur	x8, [x29, #-16]
  41ce04:	ldur	x9, [x29, #-40]
  41ce08:	subs	x8, x8, x9
  41ce0c:	mov	x9, #0x4                   	// #4
  41ce10:	cmp	x9, x8
  41ce14:	b.cs	41ce24 <__fxstatat@plt+0x19d34>  // b.hs, b.nlast
  41ce18:	mov	x8, #0x4                   	// #4
  41ce1c:	str	x8, [sp, #16]
  41ce20:	b	41ce34 <__fxstatat@plt+0x19d44>
  41ce24:	ldur	x8, [x29, #-16]
  41ce28:	ldur	x9, [x29, #-40]
  41ce2c:	subs	x8, x8, x9
  41ce30:	str	x8, [sp, #16]
  41ce34:	ldr	x8, [sp, #16]
  41ce38:	str	x8, [sp, #104]
  41ce3c:	bl	402b70 <getppid@plt>
  41ce40:	sub	x1, x29, #0x5c
  41ce44:	stur	w0, [x29, #-92]
  41ce48:	ldur	x8, [x29, #-32]
  41ce4c:	ldur	x9, [x29, #-40]
  41ce50:	add	x0, x8, x9
  41ce54:	ldr	x2, [sp, #104]
  41ce58:	bl	4028f0 <memcpy@plt>
  41ce5c:	ldr	x8, [sp, #104]
  41ce60:	ldur	x9, [x29, #-40]
  41ce64:	add	x8, x9, x8
  41ce68:	stur	x8, [x29, #-40]
  41ce6c:	ldur	x8, [x29, #-40]
  41ce70:	ldur	x9, [x29, #-16]
  41ce74:	cmp	x8, x9
  41ce78:	b.cs	41cee8 <__fxstatat@plt+0x19df8>  // b.hs, b.nlast
  41ce7c:	ldur	x8, [x29, #-16]
  41ce80:	ldur	x9, [x29, #-40]
  41ce84:	subs	x8, x8, x9
  41ce88:	mov	x9, #0x4                   	// #4
  41ce8c:	cmp	x9, x8
  41ce90:	b.cs	41cea0 <__fxstatat@plt+0x19db0>  // b.hs, b.nlast
  41ce94:	mov	x8, #0x4                   	// #4
  41ce98:	str	x8, [sp, #8]
  41ce9c:	b	41ceb0 <__fxstatat@plt+0x19dc0>
  41cea0:	ldur	x8, [x29, #-16]
  41cea4:	ldur	x9, [x29, #-40]
  41cea8:	subs	x8, x8, x9
  41ceac:	str	x8, [sp, #8]
  41ceb0:	ldr	x8, [sp, #8]
  41ceb4:	str	x8, [sp, #88]
  41ceb8:	bl	4029f0 <getuid@plt>
  41cebc:	add	x1, sp, #0x64
  41cec0:	str	w0, [sp, #100]
  41cec4:	ldur	x8, [x29, #-32]
  41cec8:	ldur	x9, [x29, #-40]
  41cecc:	add	x0, x8, x9
  41ced0:	ldr	x2, [sp, #88]
  41ced4:	bl	4028f0 <memcpy@plt>
  41ced8:	ldr	x8, [sp, #88]
  41cedc:	ldur	x9, [x29, #-40]
  41cee0:	add	x8, x9, x8
  41cee4:	stur	x8, [x29, #-40]
  41cee8:	ldur	x8, [x29, #-40]
  41ceec:	ldur	x9, [x29, #-16]
  41cef0:	cmp	x8, x9
  41cef4:	b.cs	41cf64 <__fxstatat@plt+0x19e74>  // b.hs, b.nlast
  41cef8:	ldur	x8, [x29, #-16]
  41cefc:	ldur	x9, [x29, #-40]
  41cf00:	subs	x8, x8, x9
  41cf04:	mov	x9, #0x4                   	// #4
  41cf08:	cmp	x9, x8
  41cf0c:	b.cs	41cf1c <__fxstatat@plt+0x19e2c>  // b.hs, b.nlast
  41cf10:	mov	x8, #0x4                   	// #4
  41cf14:	str	x8, [sp]
  41cf18:	b	41cf2c <__fxstatat@plt+0x19e3c>
  41cf1c:	ldur	x8, [x29, #-16]
  41cf20:	ldur	x9, [x29, #-40]
  41cf24:	subs	x8, x8, x9
  41cf28:	str	x8, [sp]
  41cf2c:	ldr	x8, [sp]
  41cf30:	str	x8, [sp, #72]
  41cf34:	bl	402e40 <getgid@plt>
  41cf38:	add	x1, sp, #0x54
  41cf3c:	str	w0, [sp, #84]
  41cf40:	ldur	x8, [x29, #-32]
  41cf44:	ldur	x9, [x29, #-40]
  41cf48:	add	x0, x8, x9
  41cf4c:	ldr	x2, [sp, #72]
  41cf50:	bl	4028f0 <memcpy@plt>
  41cf54:	ldr	x8, [sp, #72]
  41cf58:	ldur	x9, [x29, #-40]
  41cf5c:	add	x8, x9, x8
  41cf60:	stur	x8, [x29, #-40]
  41cf64:	ldp	x29, x30, [sp, #208]
  41cf68:	add	sp, sp, #0xe0
  41cf6c:	ret
  41cf70:	sub	sp, sp, #0x10
  41cf74:	str	x0, [sp, #8]
  41cf78:	str	x1, [sp]
  41cf7c:	ldr	x8, [sp]
  41cf80:	ldr	x9, [sp, #8]
  41cf84:	str	x8, [x9, #8]
  41cf88:	add	sp, sp, #0x10
  41cf8c:	ret
  41cf90:	sub	sp, sp, #0x10
  41cf94:	str	x0, [sp, #8]
  41cf98:	str	x1, [sp]
  41cf9c:	ldr	x8, [sp]
  41cfa0:	ldr	x9, [sp, #8]
  41cfa4:	str	x8, [x9, #16]
  41cfa8:	add	sp, sp, #0x10
  41cfac:	ret
  41cfb0:	sub	sp, sp, #0x30
  41cfb4:	stp	x29, x30, [sp, #32]
  41cfb8:	add	x29, sp, #0x20
  41cfbc:	stur	x0, [x29, #-8]
  41cfc0:	str	x1, [sp, #16]
  41cfc4:	str	x2, [sp, #8]
  41cfc8:	ldur	x8, [x29, #-8]
  41cfcc:	ldr	x8, [x8]
  41cfd0:	cbz	x8, 41cfe8 <__fxstatat@plt+0x19ef8>
  41cfd4:	ldur	x0, [x29, #-8]
  41cfd8:	ldr	x1, [sp, #16]
  41cfdc:	ldr	x2, [sp, #8]
  41cfe0:	bl	41d008 <__fxstatat@plt+0x19f18>
  41cfe4:	b	41cffc <__fxstatat@plt+0x19f0c>
  41cfe8:	ldur	x8, [x29, #-8]
  41cfec:	add	x0, x8, #0x18
  41cff0:	ldr	x1, [sp, #16]
  41cff4:	ldr	x2, [sp, #8]
  41cff8:	bl	41d0d0 <__fxstatat@plt+0x19fe0>
  41cffc:	ldp	x29, x30, [sp, #32]
  41d000:	add	sp, sp, #0x30
  41d004:	ret
  41d008:	sub	sp, sp, #0x40
  41d00c:	stp	x29, x30, [sp, #48]
  41d010:	add	x29, sp, #0x30
  41d014:	stur	x0, [x29, #-8]
  41d018:	stur	x1, [x29, #-16]
  41d01c:	str	x2, [sp, #24]
  41d020:	ldur	x0, [x29, #-16]
  41d024:	ldr	x2, [sp, #24]
  41d028:	ldur	x8, [x29, #-8]
  41d02c:	ldr	x3, [x8]
  41d030:	mov	x1, #0x1                   	// #1
  41d034:	bl	402d40 <fread_unlocked@plt>
  41d038:	str	x0, [sp, #16]
  41d03c:	bl	403030 <__errno_location@plt>
  41d040:	ldr	w9, [x0]
  41d044:	str	w9, [sp, #12]
  41d048:	ldr	x8, [sp, #16]
  41d04c:	ldur	x10, [x29, #-16]
  41d050:	add	x8, x10, x8
  41d054:	stur	x8, [x29, #-16]
  41d058:	ldr	x8, [sp, #16]
  41d05c:	ldr	x10, [sp, #24]
  41d060:	subs	x8, x10, x8
  41d064:	str	x8, [sp, #24]
  41d068:	ldr	x8, [sp, #24]
  41d06c:	cbnz	x8, 41d074 <__fxstatat@plt+0x19f84>
  41d070:	b	41d0c4 <__fxstatat@plt+0x19fd4>
  41d074:	ldur	x8, [x29, #-8]
  41d078:	ldr	x0, [x8]
  41d07c:	bl	4029e0 <ferror_unlocked@plt>
  41d080:	cbz	w0, 41d090 <__fxstatat@plt+0x19fa0>
  41d084:	ldr	w8, [sp, #12]
  41d088:	str	w8, [sp, #8]
  41d08c:	b	41d098 <__fxstatat@plt+0x19fa8>
  41d090:	mov	w8, wzr
  41d094:	str	w8, [sp, #8]
  41d098:	ldr	w8, [sp, #8]
  41d09c:	str	w8, [sp, #4]
  41d0a0:	bl	403030 <__errno_location@plt>
  41d0a4:	ldr	w8, [sp, #4]
  41d0a8:	str	w8, [x0]
  41d0ac:	ldur	x9, [x29, #-8]
  41d0b0:	ldr	x9, [x9, #8]
  41d0b4:	ldur	x10, [x29, #-8]
  41d0b8:	ldr	x0, [x10, #16]
  41d0bc:	blr	x9
  41d0c0:	b	41d020 <__fxstatat@plt+0x19f30>
  41d0c4:	ldp	x29, x30, [sp, #48]
  41d0c8:	add	sp, sp, #0x40
  41d0cc:	ret
  41d0d0:	sub	sp, sp, #0x40
  41d0d4:	stp	x29, x30, [sp, #48]
  41d0d8:	add	x29, sp, #0x30
  41d0dc:	stur	x0, [x29, #-8]
  41d0e0:	stur	x1, [x29, #-16]
  41d0e4:	str	x2, [sp, #24]
  41d0e8:	ldur	x8, [x29, #-8]
  41d0ec:	ldr	x8, [x8]
  41d0f0:	str	x8, [sp, #16]
  41d0f4:	ldur	x8, [x29, #-16]
  41d0f8:	str	x8, [sp, #8]
  41d0fc:	ldr	x8, [sp, #24]
  41d100:	ldr	x9, [sp, #16]
  41d104:	cmp	x8, x9
  41d108:	b.hi	41d14c <__fxstatat@plt+0x1a05c>  // b.pmore
  41d10c:	ldur	x0, [x29, #-16]
  41d110:	ldur	x8, [x29, #-8]
  41d114:	mov	x9, #0x1020                	// #4128
  41d118:	add	x8, x8, x9
  41d11c:	ldr	x9, [sp, #16]
  41d120:	mov	x10, xzr
  41d124:	subs	x9, x10, x9
  41d128:	add	x1, x8, x9
  41d12c:	ldr	x2, [sp, #24]
  41d130:	bl	4028f0 <memcpy@plt>
  41d134:	ldr	x8, [sp, #16]
  41d138:	ldr	x9, [sp, #24]
  41d13c:	subs	x8, x8, x9
  41d140:	ldur	x9, [x29, #-8]
  41d144:	str	x8, [x9]
  41d148:	b	41d22c <__fxstatat@plt+0x1a13c>
  41d14c:	ldur	x0, [x29, #-16]
  41d150:	ldur	x8, [x29, #-8]
  41d154:	mov	x9, #0x1020                	// #4128
  41d158:	add	x8, x8, x9
  41d15c:	ldr	x9, [sp, #16]
  41d160:	mov	x10, xzr
  41d164:	subs	x9, x10, x9
  41d168:	add	x1, x8, x9
  41d16c:	ldr	x2, [sp, #16]
  41d170:	bl	4028f0 <memcpy@plt>
  41d174:	ldr	x8, [sp, #8]
  41d178:	ldr	x9, [sp, #16]
  41d17c:	add	x8, x8, x9
  41d180:	stur	x8, [x29, #-16]
  41d184:	ldr	x8, [sp, #16]
  41d188:	ldr	x9, [sp, #24]
  41d18c:	subs	x8, x9, x8
  41d190:	str	x8, [sp, #24]
  41d194:	ldur	x8, [x29, #-16]
  41d198:	mov	x9, #0x8                   	// #8
  41d19c:	udiv	x10, x8, x9
  41d1a0:	mul	x9, x10, x9
  41d1a4:	subs	x8, x8, x9
  41d1a8:	cbnz	x8, 41d20c <__fxstatat@plt+0x1a11c>
  41d1ac:	ldur	x8, [x29, #-16]
  41d1b0:	str	x8, [sp]
  41d1b4:	ldr	x8, [sp, #24]
  41d1b8:	mov	x9, #0x800                 	// #2048
  41d1bc:	cmp	x9, x8
  41d1c0:	b.hi	41d204 <__fxstatat@plt+0x1a114>  // b.pmore
  41d1c4:	ldur	x8, [x29, #-8]
  41d1c8:	add	x0, x8, #0x8
  41d1cc:	ldr	x1, [sp]
  41d1d0:	bl	41d330 <__fxstatat@plt+0x1a240>
  41d1d4:	ldr	x8, [sp]
  41d1d8:	add	x8, x8, #0x800
  41d1dc:	str	x8, [sp]
  41d1e0:	ldr	x8, [sp, #24]
  41d1e4:	subs	x8, x8, #0x800
  41d1e8:	str	x8, [sp, #24]
  41d1ec:	ldr	x8, [sp, #24]
  41d1f0:	cbnz	x8, 41d200 <__fxstatat@plt+0x1a110>
  41d1f4:	ldur	x8, [x29, #-8]
  41d1f8:	str	xzr, [x8]
  41d1fc:	b	41d22c <__fxstatat@plt+0x1a13c>
  41d200:	b	41d1b4 <__fxstatat@plt+0x1a0c4>
  41d204:	ldr	x8, [sp]
  41d208:	stur	x8, [x29, #-16]
  41d20c:	ldur	x8, [x29, #-8]
  41d210:	add	x0, x8, #0x8
  41d214:	ldur	x8, [x29, #-8]
  41d218:	add	x1, x8, #0x820
  41d21c:	bl	41d330 <__fxstatat@plt+0x1a240>
  41d220:	mov	x8, #0x800                 	// #2048
  41d224:	str	x8, [sp, #16]
  41d228:	b	41d0f4 <__fxstatat@plt+0x1a004>
  41d22c:	ldp	x29, x30, [sp, #48]
  41d230:	add	sp, sp, #0x40
  41d234:	ret
  41d238:	sub	sp, sp, #0x30
  41d23c:	stp	x29, x30, [sp, #32]
  41d240:	add	x29, sp, #0x20
  41d244:	mov	x1, #0x1038                	// #4152
  41d248:	stur	x0, [x29, #-8]
  41d24c:	ldur	x8, [x29, #-8]
  41d250:	ldr	x8, [x8]
  41d254:	str	x8, [sp, #16]
  41d258:	ldur	x0, [x29, #-8]
  41d25c:	bl	402f70 <explicit_bzero@plt>
  41d260:	ldur	x0, [x29, #-8]
  41d264:	bl	402e10 <free@plt>
  41d268:	ldr	x8, [sp, #16]
  41d26c:	cbz	x8, 41d280 <__fxstatat@plt+0x1a190>
  41d270:	ldr	x0, [sp, #16]
  41d274:	bl	41e118 <__fxstatat@plt+0x1b028>
  41d278:	str	w0, [sp, #12]
  41d27c:	b	41d288 <__fxstatat@plt+0x1a198>
  41d280:	mov	w8, wzr
  41d284:	str	w8, [sp, #12]
  41d288:	ldr	w8, [sp, #12]
  41d28c:	mov	w0, w8
  41d290:	ldp	x29, x30, [sp, #32]
  41d294:	add	sp, sp, #0x30
  41d298:	ret
  41d29c:	sub	sp, sp, #0x40
  41d2a0:	stp	x29, x30, [sp, #48]
  41d2a4:	add	x29, sp, #0x30
  41d2a8:	stur	x0, [x29, #-8]
  41d2ac:	ldur	x8, [x29, #-8]
  41d2b0:	cbz	x8, 41d32c <__fxstatat@plt+0x1a23c>
  41d2b4:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  41d2b8:	add	x8, x8, #0x438
  41d2bc:	ldr	w0, [x8]
  41d2c0:	stur	w0, [x29, #-12]
  41d2c4:	bl	403030 <__errno_location@plt>
  41d2c8:	ldr	w1, [x0]
  41d2cc:	stur	w1, [x29, #-16]
  41d2d0:	bl	403030 <__errno_location@plt>
  41d2d4:	ldr	w9, [x0]
  41d2d8:	cbnz	w9, 41d2f0 <__fxstatat@plt+0x1a200>
  41d2dc:	adrp	x0, 421000 <__fxstatat@plt+0x1df10>
  41d2e0:	add	x0, x0, #0x71f
  41d2e4:	bl	403070 <gettext@plt>
  41d2e8:	str	x0, [sp, #24]
  41d2ec:	b	41d300 <__fxstatat@plt+0x1a210>
  41d2f0:	adrp	x0, 421000 <__fxstatat@plt+0x1df10>
  41d2f4:	add	x0, x0, #0x72f
  41d2f8:	bl	403070 <gettext@plt>
  41d2fc:	str	x0, [sp, #24]
  41d300:	ldr	x8, [sp, #24]
  41d304:	ldur	x0, [x29, #-8]
  41d308:	str	x8, [sp, #16]
  41d30c:	bl	413934 <__fxstatat@plt+0x10844>
  41d310:	ldur	w9, [x29, #-12]
  41d314:	str	x0, [sp, #8]
  41d318:	mov	w0, w9
  41d31c:	ldur	w1, [x29, #-16]
  41d320:	ldr	x2, [sp, #16]
  41d324:	ldr	x3, [sp, #8]
  41d328:	bl	402960 <error@plt>
  41d32c:	bl	402d00 <abort@plt>
  41d330:	sub	sp, sp, #0xf0
  41d334:	stp	x29, x30, [sp, #224]
  41d338:	add	x29, sp, #0xe0
  41d33c:	stur	x0, [x29, #-8]
  41d340:	stur	x1, [x29, #-16]
  41d344:	ldur	x8, [x29, #-8]
  41d348:	ldr	x8, [x8, #2048]
  41d34c:	stur	x8, [x29, #-24]
  41d350:	ldur	x8, [x29, #-8]
  41d354:	ldr	x8, [x8, #2056]
  41d358:	ldur	x9, [x29, #-8]
  41d35c:	ldr	x10, [x9, #2064]
  41d360:	add	x10, x10, #0x1
  41d364:	str	x10, [x9, #2064]
  41d368:	add	x8, x8, x10
  41d36c:	stur	x8, [x29, #-32]
  41d370:	ldur	x8, [x29, #-8]
  41d374:	stur	x8, [x29, #-40]
  41d378:	ldur	x8, [x29, #-16]
  41d37c:	stur	x8, [x29, #-48]
  41d380:	ldur	x8, [x29, #-24]
  41d384:	ldur	x9, [x29, #-24]
  41d388:	eor	x8, x8, x9, lsl #21
  41d38c:	mov	x9, xzr
  41d390:	eon	x8, x8, x9
  41d394:	ldur	x10, [x29, #-40]
  41d398:	ldr	x10, [x10, #1024]
  41d39c:	add	x8, x8, x10
  41d3a0:	stur	x8, [x29, #-24]
  41d3a4:	ldur	x8, [x29, #-40]
  41d3a8:	ldr	x8, [x8]
  41d3ac:	stur	x8, [x29, #-56]
  41d3b0:	ldur	x0, [x29, #-8]
  41d3b4:	ldur	x1, [x29, #-56]
  41d3b8:	str	x9, [sp, #40]
  41d3bc:	bl	41d84c <__fxstatat@plt+0x1a75c>
  41d3c0:	ldur	x8, [x29, #-24]
  41d3c4:	add	x8, x0, x8
  41d3c8:	ldur	x9, [x29, #-32]
  41d3cc:	add	x8, x8, x9
  41d3d0:	stur	x8, [x29, #-64]
  41d3d4:	ldur	x9, [x29, #-40]
  41d3d8:	str	x8, [x9]
  41d3dc:	ldur	x0, [x29, #-8]
  41d3e0:	ldur	x8, [x29, #-64]
  41d3e4:	lsr	x1, x8, #8
  41d3e8:	bl	41d84c <__fxstatat@plt+0x1a75c>
  41d3ec:	ldur	x8, [x29, #-56]
  41d3f0:	add	x0, x0, x8
  41d3f4:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41d3f8:	stur	x0, [x29, #-32]
  41d3fc:	ldur	x8, [x29, #-48]
  41d400:	str	x0, [x8]
  41d404:	ldur	x8, [x29, #-24]
  41d408:	ldur	x0, [x29, #-24]
  41d40c:	str	x8, [sp, #32]
  41d410:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41d414:	ldr	x8, [sp, #32]
  41d418:	eor	x9, x8, x0, lsr #5
  41d41c:	ldr	x10, [sp, #40]
  41d420:	eor	x9, x10, x9
  41d424:	ldur	x11, [x29, #-40]
  41d428:	ldr	x11, [x11, #1032]
  41d42c:	add	x9, x9, x11
  41d430:	stur	x9, [x29, #-24]
  41d434:	ldur	x9, [x29, #-40]
  41d438:	ldr	x9, [x9, #8]
  41d43c:	stur	x9, [x29, #-72]
  41d440:	ldur	x0, [x29, #-8]
  41d444:	ldur	x1, [x29, #-72]
  41d448:	bl	41d84c <__fxstatat@plt+0x1a75c>
  41d44c:	ldur	x8, [x29, #-24]
  41d450:	add	x8, x0, x8
  41d454:	ldur	x9, [x29, #-32]
  41d458:	add	x8, x8, x9
  41d45c:	stur	x8, [x29, #-80]
  41d460:	ldur	x9, [x29, #-40]
  41d464:	str	x8, [x9, #8]
  41d468:	ldur	x0, [x29, #-8]
  41d46c:	ldur	x8, [x29, #-80]
  41d470:	lsr	x1, x8, #8
  41d474:	bl	41d84c <__fxstatat@plt+0x1a75c>
  41d478:	ldur	x8, [x29, #-72]
  41d47c:	add	x0, x0, x8
  41d480:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41d484:	stur	x0, [x29, #-32]
  41d488:	ldur	x8, [x29, #-48]
  41d48c:	str	x0, [x8, #8]
  41d490:	ldur	x8, [x29, #-24]
  41d494:	ldur	x9, [x29, #-24]
  41d498:	eor	x8, x8, x9, lsl #12
  41d49c:	ldr	x9, [sp, #40]
  41d4a0:	eor	x8, x9, x8
  41d4a4:	ldur	x10, [x29, #-40]
  41d4a8:	ldr	x10, [x10, #1040]
  41d4ac:	add	x8, x8, x10
  41d4b0:	stur	x8, [x29, #-24]
  41d4b4:	ldur	x8, [x29, #-40]
  41d4b8:	ldr	x8, [x8, #16]
  41d4bc:	stur	x8, [x29, #-88]
  41d4c0:	ldur	x0, [x29, #-8]
  41d4c4:	ldur	x1, [x29, #-88]
  41d4c8:	bl	41d84c <__fxstatat@plt+0x1a75c>
  41d4cc:	ldur	x8, [x29, #-24]
  41d4d0:	add	x8, x0, x8
  41d4d4:	ldur	x9, [x29, #-32]
  41d4d8:	add	x8, x8, x9
  41d4dc:	stur	x8, [x29, #-96]
  41d4e0:	ldur	x9, [x29, #-40]
  41d4e4:	str	x8, [x9, #16]
  41d4e8:	ldur	x0, [x29, #-8]
  41d4ec:	ldur	x8, [x29, #-96]
  41d4f0:	lsr	x1, x8, #8
  41d4f4:	bl	41d84c <__fxstatat@plt+0x1a75c>
  41d4f8:	ldur	x8, [x29, #-88]
  41d4fc:	add	x0, x0, x8
  41d500:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41d504:	stur	x0, [x29, #-32]
  41d508:	ldur	x8, [x29, #-48]
  41d50c:	str	x0, [x8, #16]
  41d510:	ldur	x8, [x29, #-24]
  41d514:	ldur	x0, [x29, #-24]
  41d518:	str	x8, [sp, #24]
  41d51c:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41d520:	ldr	x8, [sp, #24]
  41d524:	eor	x9, x8, x0, lsr #33
  41d528:	ldr	x10, [sp, #40]
  41d52c:	eor	x9, x10, x9
  41d530:	ldur	x11, [x29, #-40]
  41d534:	ldr	x11, [x11, #1048]
  41d538:	add	x9, x9, x11
  41d53c:	stur	x9, [x29, #-24]
  41d540:	ldur	x9, [x29, #-40]
  41d544:	ldr	x9, [x9, #24]
  41d548:	stur	x9, [x29, #-104]
  41d54c:	ldur	x0, [x29, #-8]
  41d550:	ldur	x1, [x29, #-104]
  41d554:	bl	41d84c <__fxstatat@plt+0x1a75c>
  41d558:	ldur	x8, [x29, #-24]
  41d55c:	add	x8, x0, x8
  41d560:	ldur	x9, [x29, #-32]
  41d564:	add	x8, x8, x9
  41d568:	str	x8, [sp, #112]
  41d56c:	ldur	x9, [x29, #-40]
  41d570:	str	x8, [x9, #24]
  41d574:	ldur	x0, [x29, #-8]
  41d578:	ldr	x8, [sp, #112]
  41d57c:	lsr	x1, x8, #8
  41d580:	bl	41d84c <__fxstatat@plt+0x1a75c>
  41d584:	ldur	x8, [x29, #-104]
  41d588:	add	x0, x0, x8
  41d58c:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41d590:	stur	x0, [x29, #-32]
  41d594:	ldur	x8, [x29, #-48]
  41d598:	str	x0, [x8, #24]
  41d59c:	ldur	x8, [x29, #-48]
  41d5a0:	add	x8, x8, #0x20
  41d5a4:	stur	x8, [x29, #-48]
  41d5a8:	ldur	x8, [x29, #-40]
  41d5ac:	add	x8, x8, #0x20
  41d5b0:	stur	x8, [x29, #-40]
  41d5b4:	ldur	x9, [x29, #-8]
  41d5b8:	add	x9, x9, #0x400
  41d5bc:	cmp	x8, x9
  41d5c0:	b.cc	41d380 <__fxstatat@plt+0x1a290>  // b.lo, b.ul, b.last
  41d5c4:	ldur	x8, [x29, #-24]
  41d5c8:	ldur	x9, [x29, #-24]
  41d5cc:	eor	x8, x8, x9, lsl #21
  41d5d0:	mov	x9, xzr
  41d5d4:	eon	x8, x8, x9
  41d5d8:	ldur	x10, [x29, #-40]
  41d5dc:	mov	x11, #0xfffffffffffffc00    	// #-1024
  41d5e0:	add	x10, x10, x11
  41d5e4:	ldr	x10, [x10]
  41d5e8:	add	x8, x8, x10
  41d5ec:	stur	x8, [x29, #-24]
  41d5f0:	ldur	x8, [x29, #-40]
  41d5f4:	ldr	x8, [x8]
  41d5f8:	str	x8, [sp, #104]
  41d5fc:	ldur	x0, [x29, #-8]
  41d600:	ldr	x1, [sp, #104]
  41d604:	str	x9, [sp, #16]
  41d608:	bl	41d84c <__fxstatat@plt+0x1a75c>
  41d60c:	ldur	x8, [x29, #-24]
  41d610:	add	x8, x0, x8
  41d614:	ldur	x9, [x29, #-32]
  41d618:	add	x8, x8, x9
  41d61c:	str	x8, [sp, #96]
  41d620:	ldur	x9, [x29, #-40]
  41d624:	str	x8, [x9]
  41d628:	ldur	x0, [x29, #-8]
  41d62c:	ldr	x8, [sp, #96]
  41d630:	lsr	x1, x8, #8
  41d634:	bl	41d84c <__fxstatat@plt+0x1a75c>
  41d638:	ldr	x8, [sp, #104]
  41d63c:	add	x0, x0, x8
  41d640:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41d644:	stur	x0, [x29, #-32]
  41d648:	ldur	x8, [x29, #-48]
  41d64c:	str	x0, [x8]
  41d650:	ldur	x8, [x29, #-24]
  41d654:	ldur	x0, [x29, #-24]
  41d658:	str	x8, [sp, #8]
  41d65c:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41d660:	ldr	x8, [sp, #8]
  41d664:	eor	x9, x8, x0, lsr #5
  41d668:	ldr	x10, [sp, #16]
  41d66c:	eor	x9, x10, x9
  41d670:	ldur	x11, [x29, #-40]
  41d674:	mov	x12, #0xfffffffffffffc08    	// #-1016
  41d678:	add	x11, x11, x12
  41d67c:	ldr	x11, [x11]
  41d680:	add	x9, x9, x11
  41d684:	stur	x9, [x29, #-24]
  41d688:	ldur	x9, [x29, #-40]
  41d68c:	ldr	x9, [x9, #8]
  41d690:	str	x9, [sp, #88]
  41d694:	ldur	x0, [x29, #-8]
  41d698:	ldr	x1, [sp, #88]
  41d69c:	bl	41d84c <__fxstatat@plt+0x1a75c>
  41d6a0:	ldur	x8, [x29, #-24]
  41d6a4:	add	x8, x0, x8
  41d6a8:	ldur	x9, [x29, #-32]
  41d6ac:	add	x8, x8, x9
  41d6b0:	str	x8, [sp, #80]
  41d6b4:	ldur	x9, [x29, #-40]
  41d6b8:	str	x8, [x9, #8]
  41d6bc:	ldur	x0, [x29, #-8]
  41d6c0:	ldr	x8, [sp, #80]
  41d6c4:	lsr	x1, x8, #8
  41d6c8:	bl	41d84c <__fxstatat@plt+0x1a75c>
  41d6cc:	ldr	x8, [sp, #88]
  41d6d0:	add	x0, x0, x8
  41d6d4:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41d6d8:	stur	x0, [x29, #-32]
  41d6dc:	ldur	x8, [x29, #-48]
  41d6e0:	str	x0, [x8, #8]
  41d6e4:	ldur	x8, [x29, #-24]
  41d6e8:	ldur	x9, [x29, #-24]
  41d6ec:	eor	x8, x8, x9, lsl #12
  41d6f0:	ldr	x9, [sp, #16]
  41d6f4:	eor	x8, x9, x8
  41d6f8:	ldur	x10, [x29, #-40]
  41d6fc:	mov	x11, #0xfffffffffffffc10    	// #-1008
  41d700:	add	x10, x10, x11
  41d704:	ldr	x10, [x10]
  41d708:	add	x8, x8, x10
  41d70c:	stur	x8, [x29, #-24]
  41d710:	ldur	x8, [x29, #-40]
  41d714:	ldr	x8, [x8, #16]
  41d718:	str	x8, [sp, #72]
  41d71c:	ldur	x0, [x29, #-8]
  41d720:	ldr	x1, [sp, #72]
  41d724:	bl	41d84c <__fxstatat@plt+0x1a75c>
  41d728:	ldur	x8, [x29, #-24]
  41d72c:	add	x8, x0, x8
  41d730:	ldur	x9, [x29, #-32]
  41d734:	add	x8, x8, x9
  41d738:	str	x8, [sp, #64]
  41d73c:	ldur	x9, [x29, #-40]
  41d740:	str	x8, [x9, #16]
  41d744:	ldur	x0, [x29, #-8]
  41d748:	ldr	x8, [sp, #64]
  41d74c:	lsr	x1, x8, #8
  41d750:	bl	41d84c <__fxstatat@plt+0x1a75c>
  41d754:	ldr	x8, [sp, #72]
  41d758:	add	x0, x0, x8
  41d75c:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41d760:	stur	x0, [x29, #-32]
  41d764:	ldur	x8, [x29, #-48]
  41d768:	str	x0, [x8, #16]
  41d76c:	ldur	x8, [x29, #-24]
  41d770:	ldur	x0, [x29, #-24]
  41d774:	str	x8, [sp]
  41d778:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41d77c:	ldr	x8, [sp]
  41d780:	eor	x9, x8, x0, lsr #33
  41d784:	ldr	x10, [sp, #16]
  41d788:	eor	x9, x10, x9
  41d78c:	ldur	x11, [x29, #-40]
  41d790:	mov	x12, #0xfffffffffffffc18    	// #-1000
  41d794:	add	x11, x11, x12
  41d798:	ldr	x11, [x11]
  41d79c:	add	x9, x9, x11
  41d7a0:	stur	x9, [x29, #-24]
  41d7a4:	ldur	x9, [x29, #-40]
  41d7a8:	ldr	x9, [x9, #24]
  41d7ac:	str	x9, [sp, #56]
  41d7b0:	ldur	x0, [x29, #-8]
  41d7b4:	ldr	x1, [sp, #56]
  41d7b8:	bl	41d84c <__fxstatat@plt+0x1a75c>
  41d7bc:	ldur	x8, [x29, #-24]
  41d7c0:	add	x8, x0, x8
  41d7c4:	ldur	x9, [x29, #-32]
  41d7c8:	add	x8, x8, x9
  41d7cc:	str	x8, [sp, #48]
  41d7d0:	ldur	x9, [x29, #-40]
  41d7d4:	str	x8, [x9, #24]
  41d7d8:	ldur	x0, [x29, #-8]
  41d7dc:	ldr	x8, [sp, #48]
  41d7e0:	lsr	x1, x8, #8
  41d7e4:	bl	41d84c <__fxstatat@plt+0x1a75c>
  41d7e8:	ldr	x8, [sp, #56]
  41d7ec:	add	x0, x0, x8
  41d7f0:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41d7f4:	stur	x0, [x29, #-32]
  41d7f8:	ldur	x8, [x29, #-48]
  41d7fc:	str	x0, [x8, #24]
  41d800:	ldur	x8, [x29, #-48]
  41d804:	add	x8, x8, #0x20
  41d808:	stur	x8, [x29, #-48]
  41d80c:	ldur	x8, [x29, #-40]
  41d810:	add	x8, x8, #0x20
  41d814:	stur	x8, [x29, #-40]
  41d818:	ldur	x9, [x29, #-8]
  41d81c:	add	x9, x9, #0x800
  41d820:	cmp	x8, x9
  41d824:	b.cc	41d5c4 <__fxstatat@plt+0x1a4d4>  // b.lo, b.ul, b.last
  41d828:	ldur	x8, [x29, #-24]
  41d82c:	ldur	x9, [x29, #-8]
  41d830:	str	x8, [x9, #2048]
  41d834:	ldur	x8, [x29, #-32]
  41d838:	ldur	x9, [x29, #-8]
  41d83c:	str	x8, [x9, #2056]
  41d840:	ldp	x29, x30, [sp, #224]
  41d844:	add	sp, sp, #0xf0
  41d848:	ret
  41d84c:	sub	sp, sp, #0x30
  41d850:	str	x0, [sp, #40]
  41d854:	str	x1, [sp, #32]
  41d858:	ldr	x8, [sp, #40]
  41d85c:	str	x8, [sp, #24]
  41d860:	ldr	x8, [sp, #24]
  41d864:	str	x8, [sp, #16]
  41d868:	ldr	x8, [sp, #16]
  41d86c:	ldr	x9, [sp, #32]
  41d870:	and	x9, x9, #0x7f8
  41d874:	add	x8, x8, x9
  41d878:	str	x8, [sp, #8]
  41d87c:	ldr	x8, [sp, #8]
  41d880:	str	x8, [sp]
  41d884:	ldr	x8, [sp]
  41d888:	ldr	x0, [x8]
  41d88c:	add	sp, sp, #0x30
  41d890:	ret
  41d894:	sub	sp, sp, #0x10
  41d898:	mov	x8, #0xffffffffffffffff    	// #-1
  41d89c:	str	x0, [sp, #8]
  41d8a0:	str	x8, [sp]
  41d8a4:	ldr	x8, [sp, #8]
  41d8a8:	ldr	x9, [sp]
  41d8ac:	and	x0, x8, x9
  41d8b0:	add	sp, sp, #0x10
  41d8b4:	ret
  41d8b8:	sub	sp, sp, #0x60
  41d8bc:	stp	x29, x30, [sp, #80]
  41d8c0:	add	x29, sp, #0x50
  41d8c4:	mov	x8, #0x4b7c                	// #19324
  41d8c8:	movk	x8, #0xa288, lsl #16
  41d8cc:	movk	x8, #0x4677, lsl #32
  41d8d0:	movk	x8, #0x647c, lsl #48
  41d8d4:	mov	x9, #0xc862                	// #51298
  41d8d8:	movk	x9, #0xc73a, lsl #16
  41d8dc:	movk	x9, #0xb322, lsl #32
  41d8e0:	movk	x9, #0xb9f8, lsl #48
  41d8e4:	mov	x10, #0x12a0                	// #4768
  41d8e8:	movk	x10, #0x3d47, lsl #16
  41d8ec:	movk	x10, #0xa505, lsl #32
  41d8f0:	movk	x10, #0x8c0e, lsl #48
  41d8f4:	mov	x11, #0x5524                	// #21796
  41d8f8:	movk	x11, #0x4a59, lsl #16
  41d8fc:	movk	x11, #0x2e82, lsl #32
  41d900:	movk	x11, #0xb29b, lsl #48
  41d904:	mov	x12, #0xe0ce                	// #57550
  41d908:	movk	x12, #0x8355, lsl #16
  41d90c:	movk	x12, #0x53db, lsl #32
  41d910:	movk	x12, #0x82f0, lsl #48
  41d914:	mov	x13, #0x9315                	// #37653
  41d918:	movk	x13, #0xa5a0, lsl #16
  41d91c:	movk	x13, #0x4a0f, lsl #32
  41d920:	movk	x13, #0x48fe, lsl #48
  41d924:	mov	x14, #0x89ed                	// #35309
  41d928:	movk	x14, #0xcbfc, lsl #16
  41d92c:	movk	x14, #0x5bf2, lsl #32
  41d930:	movk	x14, #0xae98, lsl #48
  41d934:	mov	x15, #0xc0ab                	// #49323
  41d938:	movk	x15, #0x6c44, lsl #16
  41d93c:	movk	x15, #0x704f, lsl #32
  41d940:	movk	x15, #0x98f5, lsl #48
  41d944:	stur	x0, [x29, #-8]
  41d948:	stur	x8, [x29, #-16]
  41d94c:	stur	x9, [x29, #-24]
  41d950:	stur	x10, [x29, #-32]
  41d954:	str	x11, [sp, #40]
  41d958:	str	x12, [sp, #32]
  41d95c:	str	x13, [sp, #24]
  41d960:	str	x14, [sp, #16]
  41d964:	str	x15, [sp, #8]
  41d968:	str	wzr, [sp, #4]
  41d96c:	ldr	w8, [sp, #4]
  41d970:	cmp	w8, #0x100
  41d974:	b.ge	41dc90 <__fxstatat@plt+0x1aba0>  // b.tcont
  41d978:	ldur	x8, [x29, #-8]
  41d97c:	ldrsw	x9, [sp, #4]
  41d980:	ldr	x8, [x8, x9, lsl #3]
  41d984:	ldur	x9, [x29, #-16]
  41d988:	add	x8, x9, x8
  41d98c:	stur	x8, [x29, #-16]
  41d990:	ldur	x8, [x29, #-8]
  41d994:	ldr	w10, [sp, #4]
  41d998:	add	w10, w10, #0x1
  41d99c:	ldr	x8, [x8, w10, sxtw #3]
  41d9a0:	ldur	x9, [x29, #-24]
  41d9a4:	add	x8, x9, x8
  41d9a8:	stur	x8, [x29, #-24]
  41d9ac:	ldur	x8, [x29, #-8]
  41d9b0:	ldr	w10, [sp, #4]
  41d9b4:	add	w10, w10, #0x2
  41d9b8:	ldr	x8, [x8, w10, sxtw #3]
  41d9bc:	ldur	x9, [x29, #-32]
  41d9c0:	add	x8, x9, x8
  41d9c4:	stur	x8, [x29, #-32]
  41d9c8:	ldur	x8, [x29, #-8]
  41d9cc:	ldr	w10, [sp, #4]
  41d9d0:	add	w10, w10, #0x3
  41d9d4:	ldr	x8, [x8, w10, sxtw #3]
  41d9d8:	ldr	x9, [sp, #40]
  41d9dc:	add	x8, x9, x8
  41d9e0:	str	x8, [sp, #40]
  41d9e4:	ldur	x8, [x29, #-8]
  41d9e8:	ldr	w10, [sp, #4]
  41d9ec:	add	w10, w10, #0x4
  41d9f0:	ldr	x8, [x8, w10, sxtw #3]
  41d9f4:	ldr	x9, [sp, #32]
  41d9f8:	add	x8, x9, x8
  41d9fc:	str	x8, [sp, #32]
  41da00:	ldur	x8, [x29, #-8]
  41da04:	ldr	w10, [sp, #4]
  41da08:	add	w10, w10, #0x5
  41da0c:	ldr	x8, [x8, w10, sxtw #3]
  41da10:	ldr	x9, [sp, #24]
  41da14:	add	x8, x9, x8
  41da18:	str	x8, [sp, #24]
  41da1c:	ldur	x8, [x29, #-8]
  41da20:	ldr	w10, [sp, #4]
  41da24:	add	w10, w10, #0x6
  41da28:	ldr	x8, [x8, w10, sxtw #3]
  41da2c:	ldr	x9, [sp, #16]
  41da30:	add	x8, x9, x8
  41da34:	str	x8, [sp, #16]
  41da38:	ldur	x8, [x29, #-8]
  41da3c:	ldr	w10, [sp, #4]
  41da40:	add	w10, w10, #0x7
  41da44:	ldr	x8, [x8, w10, sxtw #3]
  41da48:	ldr	x9, [sp, #8]
  41da4c:	add	x8, x9, x8
  41da50:	str	x8, [sp, #8]
  41da54:	ldr	x8, [sp, #32]
  41da58:	ldur	x9, [x29, #-16]
  41da5c:	subs	x8, x9, x8
  41da60:	stur	x8, [x29, #-16]
  41da64:	ldr	x0, [sp, #8]
  41da68:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41da6c:	ldr	x8, [sp, #24]
  41da70:	eor	x8, x8, x0, lsr #9
  41da74:	str	x8, [sp, #24]
  41da78:	ldur	x8, [x29, #-16]
  41da7c:	ldr	x9, [sp, #8]
  41da80:	add	x8, x9, x8
  41da84:	str	x8, [sp, #8]
  41da88:	ldr	x8, [sp, #24]
  41da8c:	ldur	x9, [x29, #-24]
  41da90:	subs	x8, x9, x8
  41da94:	stur	x8, [x29, #-24]
  41da98:	ldur	x8, [x29, #-16]
  41da9c:	ldr	x9, [sp, #16]
  41daa0:	eor	x8, x9, x8, lsl #9
  41daa4:	str	x8, [sp, #16]
  41daa8:	ldur	x8, [x29, #-24]
  41daac:	ldur	x9, [x29, #-16]
  41dab0:	add	x8, x9, x8
  41dab4:	stur	x8, [x29, #-16]
  41dab8:	ldr	x8, [sp, #16]
  41dabc:	ldur	x9, [x29, #-32]
  41dac0:	subs	x8, x9, x8
  41dac4:	stur	x8, [x29, #-32]
  41dac8:	ldur	x0, [x29, #-24]
  41dacc:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41dad0:	ldr	x8, [sp, #8]
  41dad4:	eor	x8, x8, x0, lsr #23
  41dad8:	str	x8, [sp, #8]
  41dadc:	ldur	x8, [x29, #-32]
  41dae0:	ldur	x9, [x29, #-24]
  41dae4:	add	x8, x9, x8
  41dae8:	stur	x8, [x29, #-24]
  41daec:	ldr	x8, [sp, #8]
  41daf0:	ldr	x9, [sp, #40]
  41daf4:	subs	x8, x9, x8
  41daf8:	str	x8, [sp, #40]
  41dafc:	ldur	x8, [x29, #-32]
  41db00:	ldur	x9, [x29, #-16]
  41db04:	eor	x8, x9, x8, lsl #15
  41db08:	stur	x8, [x29, #-16]
  41db0c:	ldr	x8, [sp, #40]
  41db10:	ldur	x9, [x29, #-32]
  41db14:	add	x8, x9, x8
  41db18:	stur	x8, [x29, #-32]
  41db1c:	ldur	x8, [x29, #-16]
  41db20:	ldr	x9, [sp, #32]
  41db24:	subs	x8, x9, x8
  41db28:	str	x8, [sp, #32]
  41db2c:	ldr	x0, [sp, #40]
  41db30:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41db34:	ldur	x8, [x29, #-24]
  41db38:	eor	x8, x8, x0, lsr #14
  41db3c:	stur	x8, [x29, #-24]
  41db40:	ldr	x8, [sp, #32]
  41db44:	ldr	x9, [sp, #40]
  41db48:	add	x8, x9, x8
  41db4c:	str	x8, [sp, #40]
  41db50:	ldur	x8, [x29, #-24]
  41db54:	ldr	x9, [sp, #24]
  41db58:	subs	x8, x9, x8
  41db5c:	str	x8, [sp, #24]
  41db60:	ldr	x8, [sp, #32]
  41db64:	ldur	x9, [x29, #-32]
  41db68:	eor	x8, x9, x8, lsl #20
  41db6c:	stur	x8, [x29, #-32]
  41db70:	ldr	x8, [sp, #24]
  41db74:	ldr	x9, [sp, #32]
  41db78:	add	x8, x9, x8
  41db7c:	str	x8, [sp, #32]
  41db80:	ldur	x8, [x29, #-32]
  41db84:	ldr	x9, [sp, #16]
  41db88:	subs	x8, x9, x8
  41db8c:	str	x8, [sp, #16]
  41db90:	ldr	x0, [sp, #24]
  41db94:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41db98:	ldr	x8, [sp, #40]
  41db9c:	eor	x8, x8, x0, lsr #17
  41dba0:	str	x8, [sp, #40]
  41dba4:	ldr	x8, [sp, #16]
  41dba8:	ldr	x9, [sp, #24]
  41dbac:	add	x8, x9, x8
  41dbb0:	str	x8, [sp, #24]
  41dbb4:	ldr	x8, [sp, #40]
  41dbb8:	ldr	x9, [sp, #8]
  41dbbc:	subs	x8, x9, x8
  41dbc0:	str	x8, [sp, #8]
  41dbc4:	ldr	x8, [sp, #16]
  41dbc8:	ldr	x9, [sp, #32]
  41dbcc:	eor	x8, x9, x8, lsl #14
  41dbd0:	str	x8, [sp, #32]
  41dbd4:	ldr	x8, [sp, #8]
  41dbd8:	ldr	x9, [sp, #16]
  41dbdc:	add	x8, x9, x8
  41dbe0:	str	x8, [sp, #16]
  41dbe4:	ldur	x8, [x29, #-16]
  41dbe8:	ldur	x9, [x29, #-8]
  41dbec:	ldrsw	x11, [sp, #4]
  41dbf0:	str	x8, [x9, x11, lsl #3]
  41dbf4:	ldur	x8, [x29, #-24]
  41dbf8:	ldur	x9, [x29, #-8]
  41dbfc:	ldr	w10, [sp, #4]
  41dc00:	add	w10, w10, #0x1
  41dc04:	str	x8, [x9, w10, sxtw #3]
  41dc08:	ldur	x8, [x29, #-32]
  41dc0c:	ldur	x9, [x29, #-8]
  41dc10:	ldr	w10, [sp, #4]
  41dc14:	add	w10, w10, #0x2
  41dc18:	str	x8, [x9, w10, sxtw #3]
  41dc1c:	ldr	x8, [sp, #40]
  41dc20:	ldur	x9, [x29, #-8]
  41dc24:	ldr	w10, [sp, #4]
  41dc28:	add	w10, w10, #0x3
  41dc2c:	str	x8, [x9, w10, sxtw #3]
  41dc30:	ldr	x8, [sp, #32]
  41dc34:	ldur	x9, [x29, #-8]
  41dc38:	ldr	w10, [sp, #4]
  41dc3c:	add	w10, w10, #0x4
  41dc40:	str	x8, [x9, w10, sxtw #3]
  41dc44:	ldr	x8, [sp, #24]
  41dc48:	ldur	x9, [x29, #-8]
  41dc4c:	ldr	w10, [sp, #4]
  41dc50:	add	w10, w10, #0x5
  41dc54:	str	x8, [x9, w10, sxtw #3]
  41dc58:	ldr	x8, [sp, #16]
  41dc5c:	ldur	x9, [x29, #-8]
  41dc60:	ldr	w10, [sp, #4]
  41dc64:	add	w10, w10, #0x6
  41dc68:	str	x8, [x9, w10, sxtw #3]
  41dc6c:	ldr	x8, [sp, #8]
  41dc70:	ldur	x9, [x29, #-8]
  41dc74:	ldr	w10, [sp, #4]
  41dc78:	add	w10, w10, #0x7
  41dc7c:	str	x8, [x9, w10, sxtw #3]
  41dc80:	ldr	w8, [sp, #4]
  41dc84:	add	w8, w8, #0x8
  41dc88:	str	w8, [sp, #4]
  41dc8c:	b	41d96c <__fxstatat@plt+0x1a87c>
  41dc90:	str	wzr, [sp]
  41dc94:	ldr	w8, [sp]
  41dc98:	cmp	w8, #0x100
  41dc9c:	b.ge	41dfb8 <__fxstatat@plt+0x1aec8>  // b.tcont
  41dca0:	ldur	x8, [x29, #-8]
  41dca4:	ldrsw	x9, [sp]
  41dca8:	ldr	x8, [x8, x9, lsl #3]
  41dcac:	ldur	x9, [x29, #-16]
  41dcb0:	add	x8, x9, x8
  41dcb4:	stur	x8, [x29, #-16]
  41dcb8:	ldur	x8, [x29, #-8]
  41dcbc:	ldr	w10, [sp]
  41dcc0:	add	w10, w10, #0x1
  41dcc4:	ldr	x8, [x8, w10, sxtw #3]
  41dcc8:	ldur	x9, [x29, #-24]
  41dccc:	add	x8, x9, x8
  41dcd0:	stur	x8, [x29, #-24]
  41dcd4:	ldur	x8, [x29, #-8]
  41dcd8:	ldr	w10, [sp]
  41dcdc:	add	w10, w10, #0x2
  41dce0:	ldr	x8, [x8, w10, sxtw #3]
  41dce4:	ldur	x9, [x29, #-32]
  41dce8:	add	x8, x9, x8
  41dcec:	stur	x8, [x29, #-32]
  41dcf0:	ldur	x8, [x29, #-8]
  41dcf4:	ldr	w10, [sp]
  41dcf8:	add	w10, w10, #0x3
  41dcfc:	ldr	x8, [x8, w10, sxtw #3]
  41dd00:	ldr	x9, [sp, #40]
  41dd04:	add	x8, x9, x8
  41dd08:	str	x8, [sp, #40]
  41dd0c:	ldur	x8, [x29, #-8]
  41dd10:	ldr	w10, [sp]
  41dd14:	add	w10, w10, #0x4
  41dd18:	ldr	x8, [x8, w10, sxtw #3]
  41dd1c:	ldr	x9, [sp, #32]
  41dd20:	add	x8, x9, x8
  41dd24:	str	x8, [sp, #32]
  41dd28:	ldur	x8, [x29, #-8]
  41dd2c:	ldr	w10, [sp]
  41dd30:	add	w10, w10, #0x5
  41dd34:	ldr	x8, [x8, w10, sxtw #3]
  41dd38:	ldr	x9, [sp, #24]
  41dd3c:	add	x8, x9, x8
  41dd40:	str	x8, [sp, #24]
  41dd44:	ldur	x8, [x29, #-8]
  41dd48:	ldr	w10, [sp]
  41dd4c:	add	w10, w10, #0x6
  41dd50:	ldr	x8, [x8, w10, sxtw #3]
  41dd54:	ldr	x9, [sp, #16]
  41dd58:	add	x8, x9, x8
  41dd5c:	str	x8, [sp, #16]
  41dd60:	ldur	x8, [x29, #-8]
  41dd64:	ldr	w10, [sp]
  41dd68:	add	w10, w10, #0x7
  41dd6c:	ldr	x8, [x8, w10, sxtw #3]
  41dd70:	ldr	x9, [sp, #8]
  41dd74:	add	x8, x9, x8
  41dd78:	str	x8, [sp, #8]
  41dd7c:	ldr	x8, [sp, #32]
  41dd80:	ldur	x9, [x29, #-16]
  41dd84:	subs	x8, x9, x8
  41dd88:	stur	x8, [x29, #-16]
  41dd8c:	ldr	x0, [sp, #8]
  41dd90:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41dd94:	ldr	x8, [sp, #24]
  41dd98:	eor	x8, x8, x0, lsr #9
  41dd9c:	str	x8, [sp, #24]
  41dda0:	ldur	x8, [x29, #-16]
  41dda4:	ldr	x9, [sp, #8]
  41dda8:	add	x8, x9, x8
  41ddac:	str	x8, [sp, #8]
  41ddb0:	ldr	x8, [sp, #24]
  41ddb4:	ldur	x9, [x29, #-24]
  41ddb8:	subs	x8, x9, x8
  41ddbc:	stur	x8, [x29, #-24]
  41ddc0:	ldur	x8, [x29, #-16]
  41ddc4:	ldr	x9, [sp, #16]
  41ddc8:	eor	x8, x9, x8, lsl #9
  41ddcc:	str	x8, [sp, #16]
  41ddd0:	ldur	x8, [x29, #-24]
  41ddd4:	ldur	x9, [x29, #-16]
  41ddd8:	add	x8, x9, x8
  41dddc:	stur	x8, [x29, #-16]
  41dde0:	ldr	x8, [sp, #16]
  41dde4:	ldur	x9, [x29, #-32]
  41dde8:	subs	x8, x9, x8
  41ddec:	stur	x8, [x29, #-32]
  41ddf0:	ldur	x0, [x29, #-24]
  41ddf4:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41ddf8:	ldr	x8, [sp, #8]
  41ddfc:	eor	x8, x8, x0, lsr #23
  41de00:	str	x8, [sp, #8]
  41de04:	ldur	x8, [x29, #-32]
  41de08:	ldur	x9, [x29, #-24]
  41de0c:	add	x8, x9, x8
  41de10:	stur	x8, [x29, #-24]
  41de14:	ldr	x8, [sp, #8]
  41de18:	ldr	x9, [sp, #40]
  41de1c:	subs	x8, x9, x8
  41de20:	str	x8, [sp, #40]
  41de24:	ldur	x8, [x29, #-32]
  41de28:	ldur	x9, [x29, #-16]
  41de2c:	eor	x8, x9, x8, lsl #15
  41de30:	stur	x8, [x29, #-16]
  41de34:	ldr	x8, [sp, #40]
  41de38:	ldur	x9, [x29, #-32]
  41de3c:	add	x8, x9, x8
  41de40:	stur	x8, [x29, #-32]
  41de44:	ldur	x8, [x29, #-16]
  41de48:	ldr	x9, [sp, #32]
  41de4c:	subs	x8, x9, x8
  41de50:	str	x8, [sp, #32]
  41de54:	ldr	x0, [sp, #40]
  41de58:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41de5c:	ldur	x8, [x29, #-24]
  41de60:	eor	x8, x8, x0, lsr #14
  41de64:	stur	x8, [x29, #-24]
  41de68:	ldr	x8, [sp, #32]
  41de6c:	ldr	x9, [sp, #40]
  41de70:	add	x8, x9, x8
  41de74:	str	x8, [sp, #40]
  41de78:	ldur	x8, [x29, #-24]
  41de7c:	ldr	x9, [sp, #24]
  41de80:	subs	x8, x9, x8
  41de84:	str	x8, [sp, #24]
  41de88:	ldr	x8, [sp, #32]
  41de8c:	ldur	x9, [x29, #-32]
  41de90:	eor	x8, x9, x8, lsl #20
  41de94:	stur	x8, [x29, #-32]
  41de98:	ldr	x8, [sp, #24]
  41de9c:	ldr	x9, [sp, #32]
  41dea0:	add	x8, x9, x8
  41dea4:	str	x8, [sp, #32]
  41dea8:	ldur	x8, [x29, #-32]
  41deac:	ldr	x9, [sp, #16]
  41deb0:	subs	x8, x9, x8
  41deb4:	str	x8, [sp, #16]
  41deb8:	ldr	x0, [sp, #24]
  41debc:	bl	41d894 <__fxstatat@plt+0x1a7a4>
  41dec0:	ldr	x8, [sp, #40]
  41dec4:	eor	x8, x8, x0, lsr #17
  41dec8:	str	x8, [sp, #40]
  41decc:	ldr	x8, [sp, #16]
  41ded0:	ldr	x9, [sp, #24]
  41ded4:	add	x8, x9, x8
  41ded8:	str	x8, [sp, #24]
  41dedc:	ldr	x8, [sp, #40]
  41dee0:	ldr	x9, [sp, #8]
  41dee4:	subs	x8, x9, x8
  41dee8:	str	x8, [sp, #8]
  41deec:	ldr	x8, [sp, #16]
  41def0:	ldr	x9, [sp, #32]
  41def4:	eor	x8, x9, x8, lsl #14
  41def8:	str	x8, [sp, #32]
  41defc:	ldr	x8, [sp, #8]
  41df00:	ldr	x9, [sp, #16]
  41df04:	add	x8, x9, x8
  41df08:	str	x8, [sp, #16]
  41df0c:	ldur	x8, [x29, #-16]
  41df10:	ldur	x9, [x29, #-8]
  41df14:	ldrsw	x11, [sp]
  41df18:	str	x8, [x9, x11, lsl #3]
  41df1c:	ldur	x8, [x29, #-24]
  41df20:	ldur	x9, [x29, #-8]
  41df24:	ldr	w10, [sp]
  41df28:	add	w10, w10, #0x1
  41df2c:	str	x8, [x9, w10, sxtw #3]
  41df30:	ldur	x8, [x29, #-32]
  41df34:	ldur	x9, [x29, #-8]
  41df38:	ldr	w10, [sp]
  41df3c:	add	w10, w10, #0x2
  41df40:	str	x8, [x9, w10, sxtw #3]
  41df44:	ldr	x8, [sp, #40]
  41df48:	ldur	x9, [x29, #-8]
  41df4c:	ldr	w10, [sp]
  41df50:	add	w10, w10, #0x3
  41df54:	str	x8, [x9, w10, sxtw #3]
  41df58:	ldr	x8, [sp, #32]
  41df5c:	ldur	x9, [x29, #-8]
  41df60:	ldr	w10, [sp]
  41df64:	add	w10, w10, #0x4
  41df68:	str	x8, [x9, w10, sxtw #3]
  41df6c:	ldr	x8, [sp, #24]
  41df70:	ldur	x9, [x29, #-8]
  41df74:	ldr	w10, [sp]
  41df78:	add	w10, w10, #0x5
  41df7c:	str	x8, [x9, w10, sxtw #3]
  41df80:	ldr	x8, [sp, #16]
  41df84:	ldur	x9, [x29, #-8]
  41df88:	ldr	w10, [sp]
  41df8c:	add	w10, w10, #0x6
  41df90:	str	x8, [x9, w10, sxtw #3]
  41df94:	ldr	x8, [sp, #8]
  41df98:	ldur	x9, [x29, #-8]
  41df9c:	ldr	w10, [sp]
  41dfa0:	add	w10, w10, #0x7
  41dfa4:	str	x8, [x9, w10, sxtw #3]
  41dfa8:	ldr	w8, [sp]
  41dfac:	add	w8, w8, #0x8
  41dfb0:	str	w8, [sp]
  41dfb4:	b	41dc94 <__fxstatat@plt+0x1aba4>
  41dfb8:	ldur	x8, [x29, #-8]
  41dfbc:	str	xzr, [x8, #2064]
  41dfc0:	ldur	x8, [x29, #-8]
  41dfc4:	str	xzr, [x8, #2056]
  41dfc8:	ldur	x8, [x29, #-8]
  41dfcc:	str	xzr, [x8, #2048]
  41dfd0:	ldp	x29, x30, [sp, #80]
  41dfd4:	add	sp, sp, #0x60
  41dfd8:	ret
  41dfdc:	sub	sp, sp, #0x20
  41dfe0:	stp	x29, x30, [sp, #16]
  41dfe4:	add	x29, sp, #0x10
  41dfe8:	mov	w8, wzr
  41dfec:	mov	w2, #0x3                   	// #3
  41dff0:	stur	w0, [x29, #-4]
  41dff4:	ldur	w0, [x29, #-4]
  41dff8:	mov	w1, w8
  41dffc:	bl	41e1ec <__fxstatat@plt+0x1b0fc>
  41e000:	ldp	x29, x30, [sp, #16]
  41e004:	add	sp, sp, #0x20
  41e008:	ret
  41e00c:	sub	sp, sp, #0x20
  41e010:	str	x0, [sp, #24]
  41e014:	str	x1, [sp, #16]
  41e018:	ldr	x8, [sp, #24]
  41e01c:	ldr	x9, [sp, #16]
  41e020:	add	x8, x8, x9
  41e024:	str	x8, [sp, #8]
  41e028:	ldr	x8, [sp, #8]
  41e02c:	ldr	x9, [sp, #24]
  41e030:	cmp	x8, x9
  41e034:	b.cc	41e044 <__fxstatat@plt+0x1af54>  // b.lo, b.ul, b.last
  41e038:	ldr	x8, [sp, #8]
  41e03c:	str	x8, [sp]
  41e040:	b	41e04c <__fxstatat@plt+0x1af5c>
  41e044:	mov	x8, #0xffffffffffffffff    	// #-1
  41e048:	str	x8, [sp]
  41e04c:	ldr	x8, [sp]
  41e050:	mov	x0, x8
  41e054:	add	sp, sp, #0x20
  41e058:	ret
  41e05c:	sub	sp, sp, #0x30
  41e060:	stp	x29, x30, [sp, #32]
  41e064:	add	x29, sp, #0x20
  41e068:	stur	x0, [x29, #-8]
  41e06c:	str	x1, [sp, #16]
  41e070:	str	x2, [sp, #8]
  41e074:	ldur	x0, [x29, #-8]
  41e078:	ldr	x1, [sp, #16]
  41e07c:	bl	41e00c <__fxstatat@plt+0x1af1c>
  41e080:	ldr	x1, [sp, #8]
  41e084:	bl	41e00c <__fxstatat@plt+0x1af1c>
  41e088:	ldp	x29, x30, [sp, #32]
  41e08c:	add	sp, sp, #0x30
  41e090:	ret
  41e094:	sub	sp, sp, #0x30
  41e098:	stp	x29, x30, [sp, #32]
  41e09c:	add	x29, sp, #0x20
  41e0a0:	stur	x0, [x29, #-8]
  41e0a4:	str	x1, [sp, #16]
  41e0a8:	str	x2, [sp, #8]
  41e0ac:	str	x3, [sp]
  41e0b0:	ldur	x0, [x29, #-8]
  41e0b4:	ldr	x1, [sp, #16]
  41e0b8:	bl	41e00c <__fxstatat@plt+0x1af1c>
  41e0bc:	ldr	x1, [sp, #8]
  41e0c0:	bl	41e00c <__fxstatat@plt+0x1af1c>
  41e0c4:	ldr	x1, [sp]
  41e0c8:	bl	41e00c <__fxstatat@plt+0x1af1c>
  41e0cc:	ldp	x29, x30, [sp, #32]
  41e0d0:	add	sp, sp, #0x30
  41e0d4:	ret
  41e0d8:	sub	sp, sp, #0x20
  41e0dc:	str	x0, [sp, #24]
  41e0e0:	str	x1, [sp, #16]
  41e0e4:	ldr	x8, [sp, #24]
  41e0e8:	ldr	x9, [sp, #16]
  41e0ec:	cmp	x8, x9
  41e0f0:	b.cc	41e100 <__fxstatat@plt+0x1b010>  // b.lo, b.ul, b.last
  41e0f4:	ldr	x8, [sp, #24]
  41e0f8:	str	x8, [sp, #8]
  41e0fc:	b	41e108 <__fxstatat@plt+0x1b018>
  41e100:	ldr	x8, [sp, #16]
  41e104:	str	x8, [sp, #8]
  41e108:	ldr	x8, [sp, #8]
  41e10c:	mov	x0, x8
  41e110:	add	sp, sp, #0x20
  41e114:	ret
  41e118:	sub	sp, sp, #0x30
  41e11c:	stp	x29, x30, [sp, #32]
  41e120:	add	x29, sp, #0x20
  41e124:	str	x0, [sp, #16]
  41e128:	str	wzr, [sp, #12]
  41e12c:	str	wzr, [sp, #4]
  41e130:	ldr	x0, [sp, #16]
  41e134:	bl	402ac0 <fileno@plt>
  41e138:	str	w0, [sp, #8]
  41e13c:	ldr	w8, [sp, #8]
  41e140:	cmp	w8, #0x0
  41e144:	cset	w8, ge  // ge = tcont
  41e148:	tbnz	w8, #0, 41e15c <__fxstatat@plt+0x1b06c>
  41e14c:	ldr	x0, [sp, #16]
  41e150:	bl	402af0 <fclose@plt>
  41e154:	stur	w0, [x29, #-4]
  41e158:	b	41e1dc <__fxstatat@plt+0x1b0ec>
  41e15c:	ldr	x0, [sp, #16]
  41e160:	bl	402f90 <__freading@plt>
  41e164:	cbz	w0, 41e18c <__fxstatat@plt+0x1b09c>
  41e168:	ldr	x0, [sp, #16]
  41e16c:	bl	402ac0 <fileno@plt>
  41e170:	mov	x8, xzr
  41e174:	mov	x1, x8
  41e178:	mov	w2, #0x1                   	// #1
  41e17c:	bl	402a80 <lseek@plt>
  41e180:	mov	x8, #0xffffffffffffffff    	// #-1
  41e184:	cmp	x0, x8
  41e188:	b.eq	41e1a4 <__fxstatat@plt+0x1b0b4>  // b.none
  41e18c:	ldr	x0, [sp, #16]
  41e190:	bl	4177bc <__fxstatat@plt+0x146cc>
  41e194:	cbz	w0, 41e1a4 <__fxstatat@plt+0x1b0b4>
  41e198:	bl	403030 <__errno_location@plt>
  41e19c:	ldr	w8, [x0]
  41e1a0:	str	w8, [sp, #12]
  41e1a4:	ldr	x0, [sp, #16]
  41e1a8:	bl	402af0 <fclose@plt>
  41e1ac:	str	w0, [sp, #4]
  41e1b0:	ldr	w8, [sp, #12]
  41e1b4:	cbz	w8, 41e1d4 <__fxstatat@plt+0x1b0e4>
  41e1b8:	ldr	w8, [sp, #12]
  41e1bc:	str	w8, [sp]
  41e1c0:	bl	403030 <__errno_location@plt>
  41e1c4:	ldr	w8, [sp]
  41e1c8:	str	w8, [x0]
  41e1cc:	mov	w9, #0xffffffff            	// #-1
  41e1d0:	str	w9, [sp, #4]
  41e1d4:	ldr	w8, [sp, #4]
  41e1d8:	stur	w8, [x29, #-4]
  41e1dc:	ldur	w0, [x29, #-4]
  41e1e0:	ldp	x29, x30, [sp, #32]
  41e1e4:	add	sp, sp, #0x30
  41e1e8:	ret
  41e1ec:	sub	sp, sp, #0x180
  41e1f0:	stp	x29, x30, [sp, #352]
  41e1f4:	str	x28, [sp, #368]
  41e1f8:	add	x29, sp, #0x160
  41e1fc:	str	q7, [sp, #224]
  41e200:	str	q6, [sp, #208]
  41e204:	str	q5, [sp, #192]
  41e208:	str	q4, [sp, #176]
  41e20c:	str	q3, [sp, #160]
  41e210:	str	q2, [sp, #144]
  41e214:	str	q1, [sp, #128]
  41e218:	str	q0, [sp, #112]
  41e21c:	stur	x7, [x29, #-72]
  41e220:	stur	x6, [x29, #-80]
  41e224:	stur	x5, [x29, #-88]
  41e228:	stur	x4, [x29, #-96]
  41e22c:	stur	x3, [x29, #-104]
  41e230:	stur	x2, [x29, #-112]
  41e234:	stur	w0, [x29, #-4]
  41e238:	stur	w1, [x29, #-8]
  41e23c:	mov	w8, #0xffffffff            	// #-1
  41e240:	stur	w8, [x29, #-44]
  41e244:	mov	w8, #0xffffff80            	// #-128
  41e248:	stur	w8, [x29, #-12]
  41e24c:	mov	w8, #0xffffffd0            	// #-48
  41e250:	stur	w8, [x29, #-16]
  41e254:	add	x9, sp, #0x70
  41e258:	add	x9, x9, #0x80
  41e25c:	stur	x9, [x29, #-24]
  41e260:	sub	x9, x29, #0x70
  41e264:	add	x9, x9, #0x30
  41e268:	stur	x9, [x29, #-32]
  41e26c:	add	x9, x29, #0x20
  41e270:	stur	x9, [x29, #-40]
  41e274:	ldur	w8, [x29, #-8]
  41e278:	mov	w10, w8
  41e27c:	str	w10, [sp, #108]
  41e280:	cbz	w8, 41e298 <__fxstatat@plt+0x1b1a8>
  41e284:	b	41e288 <__fxstatat@plt+0x1b198>
  41e288:	ldr	w8, [sp, #108]
  41e28c:	subs	w9, w8, #0x406
  41e290:	b.eq	41e31c <__fxstatat@plt+0x1b22c>  // b.none
  41e294:	b	41e3a0 <__fxstatat@plt+0x1b2b0>
  41e298:	sub	x8, x29, #0x28
  41e29c:	add	x8, x8, #0x18
  41e2a0:	ldur	w9, [x29, #-16]
  41e2a4:	mov	w10, w9
  41e2a8:	str	x8, [sp, #96]
  41e2ac:	str	w10, [sp, #92]
  41e2b0:	tbz	w9, #31, 41e2e8 <__fxstatat@plt+0x1b1f8>
  41e2b4:	b	41e2b8 <__fxstatat@plt+0x1b1c8>
  41e2b8:	ldr	w8, [sp, #92]
  41e2bc:	add	w9, w8, #0x8
  41e2c0:	ldr	x10, [sp, #96]
  41e2c4:	str	w9, [x10]
  41e2c8:	subs	w9, w9, #0x0
  41e2cc:	b.gt	41e2e8 <__fxstatat@plt+0x1b1f8>
  41e2d0:	b	41e2d4 <__fxstatat@plt+0x1b1e4>
  41e2d4:	ldur	x8, [x29, #-32]
  41e2d8:	ldr	w9, [sp, #92]
  41e2dc:	add	x8, x8, w9, sxtw
  41e2e0:	str	x8, [sp, #80]
  41e2e4:	b	41e2fc <__fxstatat@plt+0x1b20c>
  41e2e8:	ldur	x8, [x29, #-40]
  41e2ec:	add	x9, x8, #0x8
  41e2f0:	stur	x9, [x29, #-40]
  41e2f4:	str	x8, [sp, #80]
  41e2f8:	b	41e2fc <__fxstatat@plt+0x1b20c>
  41e2fc:	ldr	x8, [sp, #80]
  41e300:	ldr	w9, [x8]
  41e304:	stur	w9, [x29, #-48]
  41e308:	ldur	w0, [x29, #-4]
  41e30c:	ldur	w1, [x29, #-48]
  41e310:	bl	41e5e4 <__fxstatat@plt+0x1b4f4>
  41e314:	stur	w0, [x29, #-44]
  41e318:	b	41e5d0 <__fxstatat@plt+0x1b4e0>
  41e31c:	sub	x8, x29, #0x28
  41e320:	add	x8, x8, #0x18
  41e324:	ldur	w9, [x29, #-16]
  41e328:	mov	w10, w9
  41e32c:	str	x8, [sp, #72]
  41e330:	str	w10, [sp, #68]
  41e334:	tbz	w9, #31, 41e36c <__fxstatat@plt+0x1b27c>
  41e338:	b	41e33c <__fxstatat@plt+0x1b24c>
  41e33c:	ldr	w8, [sp, #68]
  41e340:	add	w9, w8, #0x8
  41e344:	ldr	x10, [sp, #72]
  41e348:	str	w9, [x10]
  41e34c:	subs	w9, w9, #0x0
  41e350:	b.gt	41e36c <__fxstatat@plt+0x1b27c>
  41e354:	b	41e358 <__fxstatat@plt+0x1b268>
  41e358:	ldur	x8, [x29, #-32]
  41e35c:	ldr	w9, [sp, #68]
  41e360:	add	x8, x8, w9, sxtw
  41e364:	str	x8, [sp, #56]
  41e368:	b	41e380 <__fxstatat@plt+0x1b290>
  41e36c:	ldur	x8, [x29, #-40]
  41e370:	add	x9, x8, #0x8
  41e374:	stur	x9, [x29, #-40]
  41e378:	str	x8, [sp, #56]
  41e37c:	b	41e380 <__fxstatat@plt+0x1b290>
  41e380:	ldr	x8, [sp, #56]
  41e384:	ldr	w9, [x8]
  41e388:	stur	w9, [x29, #-52]
  41e38c:	ldur	w0, [x29, #-4]
  41e390:	ldur	w1, [x29, #-52]
  41e394:	bl	41e620 <__fxstatat@plt+0x1b530>
  41e398:	stur	w0, [x29, #-44]
  41e39c:	b	41e5d0 <__fxstatat@plt+0x1b4e0>
  41e3a0:	ldur	w8, [x29, #-8]
  41e3a4:	mov	w9, w8
  41e3a8:	str	w9, [sp, #52]
  41e3ac:	cbz	w8, 41e4bc <__fxstatat@plt+0x1b3cc>
  41e3b0:	b	41e3b4 <__fxstatat@plt+0x1b2c4>
  41e3b4:	ldr	w8, [sp, #52]
  41e3b8:	subs	w9, w8, #0x1
  41e3bc:	b.eq	41e4a8 <__fxstatat@plt+0x1b3b8>  // b.none
  41e3c0:	b	41e3c4 <__fxstatat@plt+0x1b2d4>
  41e3c4:	ldr	w8, [sp, #52]
  41e3c8:	subs	w9, w8, #0x2
  41e3cc:	b.eq	41e4bc <__fxstatat@plt+0x1b3cc>  // b.none
  41e3d0:	b	41e3d4 <__fxstatat@plt+0x1b2e4>
  41e3d4:	ldr	w8, [sp, #52]
  41e3d8:	subs	w9, w8, #0x3
  41e3dc:	b.eq	41e4a8 <__fxstatat@plt+0x1b3b8>  // b.none
  41e3e0:	b	41e3e4 <__fxstatat@plt+0x1b2f4>
  41e3e4:	ldr	w8, [sp, #52]
  41e3e8:	subs	w9, w8, #0x4
  41e3ec:	b.eq	41e4bc <__fxstatat@plt+0x1b3cc>  // b.none
  41e3f0:	b	41e3f4 <__fxstatat@plt+0x1b304>
  41e3f4:	ldr	w8, [sp, #52]
  41e3f8:	subs	w9, w8, #0x8
  41e3fc:	b.eq	41e4bc <__fxstatat@plt+0x1b3cc>  // b.none
  41e400:	b	41e404 <__fxstatat@plt+0x1b314>
  41e404:	ldr	w8, [sp, #52]
  41e408:	subs	w9, w8, #0x9
  41e40c:	b.eq	41e4a8 <__fxstatat@plt+0x1b3b8>  // b.none
  41e410:	b	41e414 <__fxstatat@plt+0x1b324>
  41e414:	ldr	w8, [sp, #52]
  41e418:	subs	w9, w8, #0xa
  41e41c:	b.eq	41e4bc <__fxstatat@plt+0x1b3cc>  // b.none
  41e420:	b	41e424 <__fxstatat@plt+0x1b334>
  41e424:	ldr	w8, [sp, #52]
  41e428:	subs	w9, w8, #0xb
  41e42c:	b.eq	41e4a8 <__fxstatat@plt+0x1b3b8>  // b.none
  41e430:	b	41e434 <__fxstatat@plt+0x1b344>
  41e434:	ldr	w8, [sp, #52]
  41e438:	subs	w9, w8, #0x400
  41e43c:	b.eq	41e4bc <__fxstatat@plt+0x1b3cc>  // b.none
  41e440:	b	41e444 <__fxstatat@plt+0x1b354>
  41e444:	ldr	w8, [sp, #52]
  41e448:	subs	w9, w8, #0x401
  41e44c:	b.eq	41e4a8 <__fxstatat@plt+0x1b3b8>  // b.none
  41e450:	b	41e454 <__fxstatat@plt+0x1b364>
  41e454:	ldr	w8, [sp, #52]
  41e458:	subs	w9, w8, #0x402
  41e45c:	b.eq	41e4bc <__fxstatat@plt+0x1b3cc>  // b.none
  41e460:	b	41e464 <__fxstatat@plt+0x1b374>
  41e464:	ldr	w8, [sp, #52]
  41e468:	subs	w9, w8, #0x406
  41e46c:	subs	w9, w9, #0x2
  41e470:	b.cc	41e4bc <__fxstatat@plt+0x1b3cc>  // b.lo, b.ul, b.last
  41e474:	b	41e478 <__fxstatat@plt+0x1b388>
  41e478:	ldr	w8, [sp, #52]
  41e47c:	subs	w9, w8, #0x408
  41e480:	b.eq	41e4a8 <__fxstatat@plt+0x1b3b8>  // b.none
  41e484:	b	41e488 <__fxstatat@plt+0x1b398>
  41e488:	ldr	w8, [sp, #52]
  41e48c:	subs	w9, w8, #0x409
  41e490:	b.eq	41e4bc <__fxstatat@plt+0x1b3cc>  // b.none
  41e494:	b	41e498 <__fxstatat@plt+0x1b3a8>
  41e498:	ldr	w8, [sp, #52]
  41e49c:	subs	w9, w8, #0x40a
  41e4a0:	b.ne	41e544 <__fxstatat@plt+0x1b454>  // b.any
  41e4a4:	b	41e4a8 <__fxstatat@plt+0x1b3b8>
  41e4a8:	ldur	w0, [x29, #-4]
  41e4ac:	ldur	w1, [x29, #-8]
  41e4b0:	bl	402ec0 <fcntl@plt>
  41e4b4:	stur	w0, [x29, #-44]
  41e4b8:	b	41e5cc <__fxstatat@plt+0x1b4dc>
  41e4bc:	sub	x8, x29, #0x28
  41e4c0:	add	x8, x8, #0x18
  41e4c4:	ldur	w9, [x29, #-16]
  41e4c8:	mov	w10, w9
  41e4cc:	str	x8, [sp, #40]
  41e4d0:	str	w10, [sp, #36]
  41e4d4:	tbz	w9, #31, 41e50c <__fxstatat@plt+0x1b41c>
  41e4d8:	b	41e4dc <__fxstatat@plt+0x1b3ec>
  41e4dc:	ldr	w8, [sp, #36]
  41e4e0:	add	w9, w8, #0x8
  41e4e4:	ldr	x10, [sp, #40]
  41e4e8:	str	w9, [x10]
  41e4ec:	subs	w9, w9, #0x0
  41e4f0:	b.gt	41e50c <__fxstatat@plt+0x1b41c>
  41e4f4:	b	41e4f8 <__fxstatat@plt+0x1b408>
  41e4f8:	ldur	x8, [x29, #-32]
  41e4fc:	ldr	w9, [sp, #36]
  41e500:	add	x8, x8, w9, sxtw
  41e504:	str	x8, [sp, #24]
  41e508:	b	41e520 <__fxstatat@plt+0x1b430>
  41e50c:	ldur	x8, [x29, #-40]
  41e510:	add	x9, x8, #0x8
  41e514:	stur	x9, [x29, #-40]
  41e518:	str	x8, [sp, #24]
  41e51c:	b	41e520 <__fxstatat@plt+0x1b430>
  41e520:	ldr	x8, [sp, #24]
  41e524:	ldr	w9, [x8]
  41e528:	stur	w9, [x29, #-56]
  41e52c:	ldur	w0, [x29, #-4]
  41e530:	ldur	w1, [x29, #-8]
  41e534:	ldur	w2, [x29, #-56]
  41e538:	bl	402ec0 <fcntl@plt>
  41e53c:	stur	w0, [x29, #-44]
  41e540:	b	41e5cc <__fxstatat@plt+0x1b4dc>
  41e544:	sub	x8, x29, #0x28
  41e548:	add	x8, x8, #0x18
  41e54c:	ldur	w9, [x29, #-16]
  41e550:	mov	w10, w9
  41e554:	str	x8, [sp, #16]
  41e558:	str	w10, [sp, #12]
  41e55c:	tbz	w9, #31, 41e594 <__fxstatat@plt+0x1b4a4>
  41e560:	b	41e564 <__fxstatat@plt+0x1b474>
  41e564:	ldr	w8, [sp, #12]
  41e568:	add	w9, w8, #0x8
  41e56c:	ldr	x10, [sp, #16]
  41e570:	str	w9, [x10]
  41e574:	subs	w9, w9, #0x0
  41e578:	b.gt	41e594 <__fxstatat@plt+0x1b4a4>
  41e57c:	b	41e580 <__fxstatat@plt+0x1b490>
  41e580:	ldur	x8, [x29, #-32]
  41e584:	ldr	w9, [sp, #12]
  41e588:	add	x8, x8, w9, sxtw
  41e58c:	str	x8, [sp]
  41e590:	b	41e5a8 <__fxstatat@plt+0x1b4b8>
  41e594:	ldur	x8, [x29, #-40]
  41e598:	add	x9, x8, #0x8
  41e59c:	stur	x9, [x29, #-40]
  41e5a0:	str	x8, [sp]
  41e5a4:	b	41e5a8 <__fxstatat@plt+0x1b4b8>
  41e5a8:	ldr	x8, [sp]
  41e5ac:	ldr	x8, [x8]
  41e5b0:	stur	x8, [x29, #-64]
  41e5b4:	ldur	w0, [x29, #-4]
  41e5b8:	ldur	w1, [x29, #-8]
  41e5bc:	ldur	x2, [x29, #-64]
  41e5c0:	bl	402ec0 <fcntl@plt>
  41e5c4:	stur	w0, [x29, #-44]
  41e5c8:	b	41e5cc <__fxstatat@plt+0x1b4dc>
  41e5cc:	b	41e5d0 <__fxstatat@plt+0x1b4e0>
  41e5d0:	ldur	w0, [x29, #-44]
  41e5d4:	ldr	x28, [sp, #368]
  41e5d8:	ldp	x29, x30, [sp, #352]
  41e5dc:	add	sp, sp, #0x180
  41e5e0:	ret
  41e5e4:	sub	sp, sp, #0x20
  41e5e8:	stp	x29, x30, [sp, #16]
  41e5ec:	add	x29, sp, #0x10
  41e5f0:	mov	w8, wzr
  41e5f4:	stur	w0, [x29, #-4]
  41e5f8:	str	w1, [sp, #8]
  41e5fc:	ldur	w0, [x29, #-4]
  41e600:	ldr	w2, [sp, #8]
  41e604:	mov	w1, w8
  41e608:	bl	402ec0 <fcntl@plt>
  41e60c:	str	w0, [sp, #4]
  41e610:	ldr	w0, [sp, #4]
  41e614:	ldp	x29, x30, [sp, #16]
  41e618:	add	sp, sp, #0x20
  41e61c:	ret
  41e620:	sub	sp, sp, #0x40
  41e624:	stp	x29, x30, [sp, #48]
  41e628:	add	x29, sp, #0x30
  41e62c:	adrp	x8, 432000 <__fxstatat@plt+0x2ef10>
  41e630:	add	x8, x8, #0xa94
  41e634:	mov	w9, wzr
  41e638:	stur	w0, [x29, #-4]
  41e63c:	stur	w1, [x29, #-8]
  41e640:	ldr	w10, [x8]
  41e644:	cmp	w9, w10
  41e648:	cset	w9, gt
  41e64c:	str	x8, [sp, #16]
  41e650:	tbnz	w9, #0, 41e6cc <__fxstatat@plt+0x1b5dc>
  41e654:	ldur	w0, [x29, #-4]
  41e658:	ldur	w2, [x29, #-8]
  41e65c:	mov	w1, #0x406                 	// #1030
  41e660:	bl	402ec0 <fcntl@plt>
  41e664:	stur	w0, [x29, #-12]
  41e668:	ldur	w8, [x29, #-12]
  41e66c:	mov	w9, wzr
  41e670:	cmp	w9, w8
  41e674:	cset	w8, le
  41e678:	tbnz	w8, #0, 41e68c <__fxstatat@plt+0x1b59c>
  41e67c:	bl	403030 <__errno_location@plt>
  41e680:	ldr	w8, [x0]
  41e684:	cmp	w8, #0x16
  41e688:	b.eq	41e69c <__fxstatat@plt+0x1b5ac>  // b.none
  41e68c:	mov	w8, #0x1                   	// #1
  41e690:	ldr	x9, [sp, #16]
  41e694:	str	w8, [x9]
  41e698:	b	41e6c8 <__fxstatat@plt+0x1b5d8>
  41e69c:	ldur	w0, [x29, #-4]
  41e6a0:	ldur	w1, [x29, #-8]
  41e6a4:	bl	41e5e4 <__fxstatat@plt+0x1b4f4>
  41e6a8:	stur	w0, [x29, #-12]
  41e6ac:	ldur	w8, [x29, #-12]
  41e6b0:	cmp	w8, #0x0
  41e6b4:	cset	w8, lt  // lt = tstop
  41e6b8:	tbnz	w8, #0, 41e6c8 <__fxstatat@plt+0x1b5d8>
  41e6bc:	mov	w8, #0xffffffff            	// #-1
  41e6c0:	ldr	x9, [sp, #16]
  41e6c4:	str	w8, [x9]
  41e6c8:	b	41e6dc <__fxstatat@plt+0x1b5ec>
  41e6cc:	ldur	w0, [x29, #-4]
  41e6d0:	ldur	w1, [x29, #-8]
  41e6d4:	bl	41e5e4 <__fxstatat@plt+0x1b4f4>
  41e6d8:	stur	w0, [x29, #-12]
  41e6dc:	ldur	w8, [x29, #-12]
  41e6e0:	mov	w9, wzr
  41e6e4:	cmp	w9, w8
  41e6e8:	cset	w8, gt
  41e6ec:	tbnz	w8, #0, 41e774 <__fxstatat@plt+0x1b684>
  41e6f0:	ldr	x8, [sp, #16]
  41e6f4:	ldr	w9, [x8]
  41e6f8:	mov	w10, #0xffffffff            	// #-1
  41e6fc:	cmp	w9, w10
  41e700:	b.ne	41e774 <__fxstatat@plt+0x1b684>  // b.any
  41e704:	ldur	w0, [x29, #-12]
  41e708:	mov	w1, #0x1                   	// #1
  41e70c:	bl	402ec0 <fcntl@plt>
  41e710:	stur	w0, [x29, #-16]
  41e714:	ldur	w8, [x29, #-16]
  41e718:	cmp	w8, #0x0
  41e71c:	cset	w8, lt  // lt = tstop
  41e720:	tbnz	w8, #0, 41e744 <__fxstatat@plt+0x1b654>
  41e724:	ldur	w0, [x29, #-12]
  41e728:	ldur	w8, [x29, #-16]
  41e72c:	orr	w2, w8, #0x1
  41e730:	mov	w1, #0x2                   	// #2
  41e734:	bl	402ec0 <fcntl@plt>
  41e738:	mov	w8, #0xffffffff            	// #-1
  41e73c:	cmp	w0, w8
  41e740:	b.ne	41e774 <__fxstatat@plt+0x1b684>  // b.any
  41e744:	bl	403030 <__errno_location@plt>
  41e748:	ldr	w8, [x0]
  41e74c:	stur	w8, [x29, #-20]
  41e750:	ldur	w0, [x29, #-12]
  41e754:	bl	402cb0 <close@plt>
  41e758:	ldur	w8, [x29, #-20]
  41e75c:	str	w8, [sp, #12]
  41e760:	bl	403030 <__errno_location@plt>
  41e764:	ldr	w8, [sp, #12]
  41e768:	str	w8, [x0]
  41e76c:	mov	w9, #0xffffffff            	// #-1
  41e770:	stur	w9, [x29, #-12]
  41e774:	ldur	w0, [x29, #-12]
  41e778:	ldp	x29, x30, [sp, #48]
  41e77c:	add	sp, sp, #0x40
  41e780:	ret
  41e784:	sub	sp, sp, #0x10
  41e788:	str	w0, [sp, #8]
  41e78c:	ldr	w8, [sp, #8]
  41e790:	cmp	w8, #0x10
  41e794:	str	w8, [sp, #4]
  41e798:	b.eq	41e7d0 <__fxstatat@plt+0x1b6e0>  // b.none
  41e79c:	b	41e7a0 <__fxstatat@plt+0x1b6b0>
  41e7a0:	ldr	w8, [sp, #4]
  41e7a4:	cmp	w8, #0x16
  41e7a8:	b.eq	41e7e0 <__fxstatat@plt+0x1b6f0>  // b.none
  41e7ac:	b	41e7b0 <__fxstatat@plt+0x1b6c0>
  41e7b0:	ldr	w8, [sp, #4]
  41e7b4:	cmp	w8, #0x26
  41e7b8:	b.eq	41e7f0 <__fxstatat@plt+0x1b700>  // b.none
  41e7bc:	b	41e7c0 <__fxstatat@plt+0x1b6d0>
  41e7c0:	ldr	w8, [sp, #4]
  41e7c4:	cmp	w8, #0x5f
  41e7c8:	b.eq	41e800 <__fxstatat@plt+0x1b710>  // b.none
  41e7cc:	b	41e810 <__fxstatat@plt+0x1b720>
  41e7d0:	mov	w8, wzr
  41e7d4:	and	w8, w8, #0x1
  41e7d8:	strb	w8, [sp, #15]
  41e7dc:	b	41e81c <__fxstatat@plt+0x1b72c>
  41e7e0:	mov	w8, wzr
  41e7e4:	and	w8, w8, #0x1
  41e7e8:	strb	w8, [sp, #15]
  41e7ec:	b	41e81c <__fxstatat@plt+0x1b72c>
  41e7f0:	mov	w8, wzr
  41e7f4:	and	w8, w8, #0x1
  41e7f8:	strb	w8, [sp, #15]
  41e7fc:	b	41e81c <__fxstatat@plt+0x1b72c>
  41e800:	mov	w8, wzr
  41e804:	and	w8, w8, #0x1
  41e808:	strb	w8, [sp, #15]
  41e80c:	b	41e81c <__fxstatat@plt+0x1b72c>
  41e810:	mov	w8, #0x1                   	// #1
  41e814:	and	w8, w8, #0x1
  41e818:	strb	w8, [sp, #15]
  41e81c:	ldrb	w8, [sp, #15]
  41e820:	and	w0, w8, #0x1
  41e824:	add	sp, sp, #0x10
  41e828:	ret
  41e82c:	sub	sp, sp, #0x10
  41e830:	str	w0, [sp, #8]
  41e834:	ldr	w8, [sp, #8]
  41e838:	subs	w9, w8, #0x30
  41e83c:	cmp	w9, #0x9
  41e840:	str	w8, [sp, #4]
  41e844:	b.ls	41e87c <__fxstatat@plt+0x1b78c>  // b.plast
  41e848:	b	41e84c <__fxstatat@plt+0x1b75c>
  41e84c:	ldr	w8, [sp, #4]
  41e850:	subs	w9, w8, #0x41
  41e854:	cmp	w9, #0x19
  41e858:	b.ls	41e87c <__fxstatat@plt+0x1b78c>  // b.plast
  41e85c:	b	41e860 <__fxstatat@plt+0x1b770>
  41e860:	ldr	w8, [sp, #4]
  41e864:	subs	w9, w8, #0x61
  41e868:	cmp	w9, #0x19
  41e86c:	cset	w9, ls  // ls = plast
  41e870:	eor	w9, w9, #0x1
  41e874:	tbnz	w9, #0, 41e88c <__fxstatat@plt+0x1b79c>
  41e878:	b	41e87c <__fxstatat@plt+0x1b78c>
  41e87c:	mov	w8, #0x1                   	// #1
  41e880:	and	w8, w8, #0x1
  41e884:	strb	w8, [sp, #15]
  41e888:	b	41e898 <__fxstatat@plt+0x1b7a8>
  41e88c:	mov	w8, wzr
  41e890:	and	w8, w8, #0x1
  41e894:	strb	w8, [sp, #15]
  41e898:	ldrb	w8, [sp, #15]
  41e89c:	and	w0, w8, #0x1
  41e8a0:	add	sp, sp, #0x10
  41e8a4:	ret
  41e8a8:	sub	sp, sp, #0x10
  41e8ac:	str	w0, [sp, #8]
  41e8b0:	ldr	w8, [sp, #8]
  41e8b4:	subs	w9, w8, #0x41
  41e8b8:	cmp	w9, #0x19
  41e8bc:	str	w8, [sp, #4]
  41e8c0:	b.ls	41e8e4 <__fxstatat@plt+0x1b7f4>  // b.plast
  41e8c4:	b	41e8c8 <__fxstatat@plt+0x1b7d8>
  41e8c8:	ldr	w8, [sp, #4]
  41e8cc:	subs	w9, w8, #0x61
  41e8d0:	cmp	w9, #0x19
  41e8d4:	cset	w9, ls  // ls = plast
  41e8d8:	eor	w9, w9, #0x1
  41e8dc:	tbnz	w9, #0, 41e8f4 <__fxstatat@plt+0x1b804>
  41e8e0:	b	41e8e4 <__fxstatat@plt+0x1b7f4>
  41e8e4:	mov	w8, #0x1                   	// #1
  41e8e8:	and	w8, w8, #0x1
  41e8ec:	strb	w8, [sp, #15]
  41e8f0:	b	41e900 <__fxstatat@plt+0x1b810>
  41e8f4:	mov	w8, wzr
  41e8f8:	and	w8, w8, #0x1
  41e8fc:	strb	w8, [sp, #15]
  41e900:	ldrb	w8, [sp, #15]
  41e904:	and	w0, w8, #0x1
  41e908:	add	sp, sp, #0x10
  41e90c:	ret
  41e910:	sub	sp, sp, #0x10
  41e914:	str	w0, [sp, #8]
  41e918:	ldr	w8, [sp, #8]
  41e91c:	subs	w8, w8, #0x0
  41e920:	cmp	w8, #0x7f
  41e924:	cset	w8, ls  // ls = plast
  41e928:	eor	w8, w8, #0x1
  41e92c:	tbnz	w8, #0, 41e944 <__fxstatat@plt+0x1b854>
  41e930:	b	41e934 <__fxstatat@plt+0x1b844>
  41e934:	mov	w8, #0x1                   	// #1
  41e938:	and	w8, w8, #0x1
  41e93c:	strb	w8, [sp, #15]
  41e940:	b	41e950 <__fxstatat@plt+0x1b860>
  41e944:	mov	w8, wzr
  41e948:	and	w8, w8, #0x1
  41e94c:	strb	w8, [sp, #15]
  41e950:	ldrb	w8, [sp, #15]
  41e954:	and	w0, w8, #0x1
  41e958:	add	sp, sp, #0x10
  41e95c:	ret
  41e960:	sub	sp, sp, #0x10
  41e964:	str	w0, [sp, #12]
  41e968:	ldr	w8, [sp, #12]
  41e96c:	mov	w9, #0x1                   	// #1
  41e970:	cmp	w8, #0x20
  41e974:	str	w9, [sp, #8]
  41e978:	b.eq	41e98c <__fxstatat@plt+0x1b89c>  // b.none
  41e97c:	ldr	w8, [sp, #12]
  41e980:	cmp	w8, #0x9
  41e984:	cset	w8, eq  // eq = none
  41e988:	str	w8, [sp, #8]
  41e98c:	ldr	w8, [sp, #8]
  41e990:	and	w0, w8, #0x1
  41e994:	add	sp, sp, #0x10
  41e998:	ret
  41e99c:	sub	sp, sp, #0x10
  41e9a0:	str	w0, [sp, #8]
  41e9a4:	ldr	w8, [sp, #8]
  41e9a8:	subs	w9, w8, #0x0
  41e9ac:	cmp	w9, #0x1f
  41e9b0:	str	w8, [sp, #4]
  41e9b4:	b.ls	41e9d4 <__fxstatat@plt+0x1b8e4>  // b.plast
  41e9b8:	b	41e9bc <__fxstatat@plt+0x1b8cc>
  41e9bc:	ldr	w8, [sp, #4]
  41e9c0:	cmp	w8, #0x7f
  41e9c4:	cset	w9, eq  // eq = none
  41e9c8:	eor	w9, w9, #0x1
  41e9cc:	tbnz	w9, #0, 41e9e4 <__fxstatat@plt+0x1b8f4>
  41e9d0:	b	41e9d4 <__fxstatat@plt+0x1b8e4>
  41e9d4:	mov	w8, #0x1                   	// #1
  41e9d8:	and	w8, w8, #0x1
  41e9dc:	strb	w8, [sp, #15]
  41e9e0:	b	41e9f0 <__fxstatat@plt+0x1b900>
  41e9e4:	mov	w8, wzr
  41e9e8:	and	w8, w8, #0x1
  41e9ec:	strb	w8, [sp, #15]
  41e9f0:	ldrb	w8, [sp, #15]
  41e9f4:	and	w0, w8, #0x1
  41e9f8:	add	sp, sp, #0x10
  41e9fc:	ret
  41ea00:	sub	sp, sp, #0x10
  41ea04:	str	w0, [sp, #8]
  41ea08:	ldr	w8, [sp, #8]
  41ea0c:	subs	w8, w8, #0x30
  41ea10:	cmp	w8, #0x9
  41ea14:	cset	w8, ls  // ls = plast
  41ea18:	eor	w8, w8, #0x1
  41ea1c:	tbnz	w8, #0, 41ea34 <__fxstatat@plt+0x1b944>
  41ea20:	b	41ea24 <__fxstatat@plt+0x1b934>
  41ea24:	mov	w8, #0x1                   	// #1
  41ea28:	and	w8, w8, #0x1
  41ea2c:	strb	w8, [sp, #15]
  41ea30:	b	41ea40 <__fxstatat@plt+0x1b950>
  41ea34:	mov	w8, wzr
  41ea38:	and	w8, w8, #0x1
  41ea3c:	strb	w8, [sp, #15]
  41ea40:	ldrb	w8, [sp, #15]
  41ea44:	and	w0, w8, #0x1
  41ea48:	add	sp, sp, #0x10
  41ea4c:	ret
  41ea50:	sub	sp, sp, #0x10
  41ea54:	str	w0, [sp, #8]
  41ea58:	ldr	w8, [sp, #8]
  41ea5c:	subs	w8, w8, #0x21
  41ea60:	cmp	w8, #0x5d
  41ea64:	cset	w8, ls  // ls = plast
  41ea68:	eor	w8, w8, #0x1
  41ea6c:	tbnz	w8, #0, 41ea84 <__fxstatat@plt+0x1b994>
  41ea70:	b	41ea74 <__fxstatat@plt+0x1b984>
  41ea74:	mov	w8, #0x1                   	// #1
  41ea78:	and	w8, w8, #0x1
  41ea7c:	strb	w8, [sp, #15]
  41ea80:	b	41ea90 <__fxstatat@plt+0x1b9a0>
  41ea84:	mov	w8, wzr
  41ea88:	and	w8, w8, #0x1
  41ea8c:	strb	w8, [sp, #15]
  41ea90:	ldrb	w8, [sp, #15]
  41ea94:	and	w0, w8, #0x1
  41ea98:	add	sp, sp, #0x10
  41ea9c:	ret
  41eaa0:	sub	sp, sp, #0x10
  41eaa4:	str	w0, [sp, #8]
  41eaa8:	ldr	w8, [sp, #8]
  41eaac:	subs	w8, w8, #0x61
  41eab0:	cmp	w8, #0x19
  41eab4:	cset	w8, ls  // ls = plast
  41eab8:	eor	w8, w8, #0x1
  41eabc:	tbnz	w8, #0, 41ead4 <__fxstatat@plt+0x1b9e4>
  41eac0:	b	41eac4 <__fxstatat@plt+0x1b9d4>
  41eac4:	mov	w8, #0x1                   	// #1
  41eac8:	and	w8, w8, #0x1
  41eacc:	strb	w8, [sp, #15]
  41ead0:	b	41eae0 <__fxstatat@plt+0x1b9f0>
  41ead4:	mov	w8, wzr
  41ead8:	and	w8, w8, #0x1
  41eadc:	strb	w8, [sp, #15]
  41eae0:	ldrb	w8, [sp, #15]
  41eae4:	and	w0, w8, #0x1
  41eae8:	add	sp, sp, #0x10
  41eaec:	ret
  41eaf0:	sub	sp, sp, #0x10
  41eaf4:	str	w0, [sp, #8]
  41eaf8:	ldr	w8, [sp, #8]
  41eafc:	subs	w8, w8, #0x20
  41eb00:	cmp	w8, #0x5e
  41eb04:	cset	w8, ls  // ls = plast
  41eb08:	eor	w8, w8, #0x1
  41eb0c:	tbnz	w8, #0, 41eb24 <__fxstatat@plt+0x1ba34>
  41eb10:	b	41eb14 <__fxstatat@plt+0x1ba24>
  41eb14:	mov	w8, #0x1                   	// #1
  41eb18:	and	w8, w8, #0x1
  41eb1c:	strb	w8, [sp, #15]
  41eb20:	b	41eb30 <__fxstatat@plt+0x1ba40>
  41eb24:	mov	w8, wzr
  41eb28:	and	w8, w8, #0x1
  41eb2c:	strb	w8, [sp, #15]
  41eb30:	ldrb	w8, [sp, #15]
  41eb34:	and	w0, w8, #0x1
  41eb38:	add	sp, sp, #0x10
  41eb3c:	ret
  41eb40:	sub	sp, sp, #0x10
  41eb44:	str	w0, [sp, #8]
  41eb48:	ldr	w8, [sp, #8]
  41eb4c:	subs	w8, w8, #0x21
  41eb50:	mov	w9, w8
  41eb54:	ubfx	x9, x9, #0, #32
  41eb58:	cmp	x9, #0x5d
  41eb5c:	str	x9, [sp]
  41eb60:	b.hi	41eb8c <__fxstatat@plt+0x1ba9c>  // b.pmore
  41eb64:	adrp	x8, 421000 <__fxstatat@plt+0x1df10>
  41eb68:	add	x8, x8, #0x74c
  41eb6c:	ldr	x11, [sp]
  41eb70:	ldrsw	x10, [x8, x11, lsl #2]
  41eb74:	add	x9, x8, x10
  41eb78:	br	x9
  41eb7c:	mov	w8, #0x1                   	// #1
  41eb80:	and	w8, w8, #0x1
  41eb84:	strb	w8, [sp, #15]
  41eb88:	b	41eb98 <__fxstatat@plt+0x1baa8>
  41eb8c:	mov	w8, wzr
  41eb90:	and	w8, w8, #0x1
  41eb94:	strb	w8, [sp, #15]
  41eb98:	ldrb	w8, [sp, #15]
  41eb9c:	and	w0, w8, #0x1
  41eba0:	add	sp, sp, #0x10
  41eba4:	ret
  41eba8:	sub	sp, sp, #0x10
  41ebac:	str	w0, [sp, #8]
  41ebb0:	ldr	w8, [sp, #8]
  41ebb4:	subs	w9, w8, #0x9
  41ebb8:	cmp	w9, #0x4
  41ebbc:	str	w8, [sp, #4]
  41ebc0:	b.ls	41ebe0 <__fxstatat@plt+0x1baf0>  // b.plast
  41ebc4:	b	41ebc8 <__fxstatat@plt+0x1bad8>
  41ebc8:	ldr	w8, [sp, #4]
  41ebcc:	cmp	w8, #0x20
  41ebd0:	cset	w9, eq  // eq = none
  41ebd4:	eor	w9, w9, #0x1
  41ebd8:	tbnz	w9, #0, 41ebf0 <__fxstatat@plt+0x1bb00>
  41ebdc:	b	41ebe0 <__fxstatat@plt+0x1baf0>
  41ebe0:	mov	w8, #0x1                   	// #1
  41ebe4:	and	w8, w8, #0x1
  41ebe8:	strb	w8, [sp, #15]
  41ebec:	b	41ebfc <__fxstatat@plt+0x1bb0c>
  41ebf0:	mov	w8, wzr
  41ebf4:	and	w8, w8, #0x1
  41ebf8:	strb	w8, [sp, #15]
  41ebfc:	ldrb	w8, [sp, #15]
  41ec00:	and	w0, w8, #0x1
  41ec04:	add	sp, sp, #0x10
  41ec08:	ret
  41ec0c:	sub	sp, sp, #0x10
  41ec10:	str	w0, [sp, #8]
  41ec14:	ldr	w8, [sp, #8]
  41ec18:	subs	w8, w8, #0x41
  41ec1c:	cmp	w8, #0x19
  41ec20:	cset	w8, ls  // ls = plast
  41ec24:	eor	w8, w8, #0x1
  41ec28:	tbnz	w8, #0, 41ec40 <__fxstatat@plt+0x1bb50>
  41ec2c:	b	41ec30 <__fxstatat@plt+0x1bb40>
  41ec30:	mov	w8, #0x1                   	// #1
  41ec34:	and	w8, w8, #0x1
  41ec38:	strb	w8, [sp, #15]
  41ec3c:	b	41ec4c <__fxstatat@plt+0x1bb5c>
  41ec40:	mov	w8, wzr
  41ec44:	and	w8, w8, #0x1
  41ec48:	strb	w8, [sp, #15]
  41ec4c:	ldrb	w8, [sp, #15]
  41ec50:	and	w0, w8, #0x1
  41ec54:	add	sp, sp, #0x10
  41ec58:	ret
  41ec5c:	sub	sp, sp, #0x10
  41ec60:	str	w0, [sp, #8]
  41ec64:	ldr	w8, [sp, #8]
  41ec68:	subs	w9, w8, #0x30
  41ec6c:	cmp	w9, #0x9
  41ec70:	str	w8, [sp, #4]
  41ec74:	b.ls	41ecac <__fxstatat@plt+0x1bbbc>  // b.plast
  41ec78:	b	41ec7c <__fxstatat@plt+0x1bb8c>
  41ec7c:	ldr	w8, [sp, #4]
  41ec80:	subs	w9, w8, #0x41
  41ec84:	cmp	w9, #0x5
  41ec88:	b.ls	41ecac <__fxstatat@plt+0x1bbbc>  // b.plast
  41ec8c:	b	41ec90 <__fxstatat@plt+0x1bba0>
  41ec90:	ldr	w8, [sp, #4]
  41ec94:	subs	w9, w8, #0x61
  41ec98:	cmp	w9, #0x5
  41ec9c:	cset	w9, ls  // ls = plast
  41eca0:	eor	w9, w9, #0x1
  41eca4:	tbnz	w9, #0, 41ecbc <__fxstatat@plt+0x1bbcc>
  41eca8:	b	41ecac <__fxstatat@plt+0x1bbbc>
  41ecac:	mov	w8, #0x1                   	// #1
  41ecb0:	and	w8, w8, #0x1
  41ecb4:	strb	w8, [sp, #15]
  41ecb8:	b	41ecc8 <__fxstatat@plt+0x1bbd8>
  41ecbc:	mov	w8, wzr
  41ecc0:	and	w8, w8, #0x1
  41ecc4:	strb	w8, [sp, #15]
  41ecc8:	ldrb	w8, [sp, #15]
  41eccc:	and	w0, w8, #0x1
  41ecd0:	add	sp, sp, #0x10
  41ecd4:	ret
  41ecd8:	sub	sp, sp, #0x10
  41ecdc:	str	w0, [sp, #8]
  41ece0:	ldr	w8, [sp, #8]
  41ece4:	subs	w8, w8, #0x41
  41ece8:	cmp	w8, #0x19
  41ecec:	cset	w8, ls  // ls = plast
  41ecf0:	eor	w8, w8, #0x1
  41ecf4:	tbnz	w8, #0, 41ed10 <__fxstatat@plt+0x1bc20>
  41ecf8:	b	41ecfc <__fxstatat@plt+0x1bc0c>
  41ecfc:	ldr	w8, [sp, #8]
  41ed00:	subs	w8, w8, #0x41
  41ed04:	add	w8, w8, #0x61
  41ed08:	str	w8, [sp, #12]
  41ed0c:	b	41ed18 <__fxstatat@plt+0x1bc28>
  41ed10:	ldr	w8, [sp, #8]
  41ed14:	str	w8, [sp, #12]
  41ed18:	ldr	w0, [sp, #12]
  41ed1c:	add	sp, sp, #0x10
  41ed20:	ret
  41ed24:	sub	sp, sp, #0x10
  41ed28:	str	w0, [sp, #8]
  41ed2c:	ldr	w8, [sp, #8]
  41ed30:	subs	w8, w8, #0x61
  41ed34:	cmp	w8, #0x19
  41ed38:	cset	w8, ls  // ls = plast
  41ed3c:	eor	w8, w8, #0x1
  41ed40:	tbnz	w8, #0, 41ed5c <__fxstatat@plt+0x1bc6c>
  41ed44:	b	41ed48 <__fxstatat@plt+0x1bc58>
  41ed48:	ldr	w8, [sp, #8]
  41ed4c:	subs	w8, w8, #0x61
  41ed50:	add	w8, w8, #0x41
  41ed54:	str	w8, [sp, #12]
  41ed58:	b	41ed64 <__fxstatat@plt+0x1bc74>
  41ed5c:	ldr	w8, [sp, #8]
  41ed60:	str	w8, [sp, #12]
  41ed64:	ldr	w0, [sp, #12]
  41ed68:	add	sp, sp, #0x10
  41ed6c:	ret
  41ed70:	sub	sp, sp, #0x50
  41ed74:	stp	x29, x30, [sp, #64]
  41ed78:	add	x29, sp, #0x40
  41ed7c:	stur	x0, [x29, #-16]
  41ed80:	stur	x1, [x29, #-24]
  41ed84:	ldur	x0, [x29, #-16]
  41ed88:	ldur	x1, [x29, #-24]
  41ed8c:	bl	402b20 <fopen@plt>
  41ed90:	str	x0, [sp, #32]
  41ed94:	ldr	x8, [sp, #32]
  41ed98:	cbz	x8, 41ee6c <__fxstatat@plt+0x1bd7c>
  41ed9c:	ldr	x0, [sp, #32]
  41eda0:	bl	402ac0 <fileno@plt>
  41eda4:	str	w0, [sp, #28]
  41eda8:	ldr	w8, [sp, #28]
  41edac:	mov	w9, wzr
  41edb0:	cmp	w9, w8
  41edb4:	cset	w8, gt
  41edb8:	tbnz	w8, #0, 41ee6c <__fxstatat@plt+0x1bd7c>
  41edbc:	ldr	w8, [sp, #28]
  41edc0:	cmp	w8, #0x2
  41edc4:	b.gt	41ee6c <__fxstatat@plt+0x1bd7c>
  41edc8:	ldr	w0, [sp, #28]
  41edcc:	bl	41dfdc <__fxstatat@plt+0x1aeec>
  41edd0:	str	w0, [sp, #24]
  41edd4:	ldr	w8, [sp, #24]
  41edd8:	cmp	w8, #0x0
  41eddc:	cset	w8, ge  // ge = tcont
  41ede0:	tbnz	w8, #0, 41ee18 <__fxstatat@plt+0x1bd28>
  41ede4:	bl	403030 <__errno_location@plt>
  41ede8:	ldr	w8, [x0]
  41edec:	str	w8, [sp, #20]
  41edf0:	ldr	x0, [sp, #32]
  41edf4:	bl	41e118 <__fxstatat@plt+0x1b028>
  41edf8:	ldr	w8, [sp, #20]
  41edfc:	str	w8, [sp, #12]
  41ee00:	bl	403030 <__errno_location@plt>
  41ee04:	ldr	w8, [sp, #12]
  41ee08:	str	w8, [x0]
  41ee0c:	mov	x9, xzr
  41ee10:	stur	x9, [x29, #-8]
  41ee14:	b	41ee74 <__fxstatat@plt+0x1bd84>
  41ee18:	ldr	x0, [sp, #32]
  41ee1c:	bl	41e118 <__fxstatat@plt+0x1b028>
  41ee20:	cbnz	w0, 41ee38 <__fxstatat@plt+0x1bd48>
  41ee24:	ldr	w0, [sp, #24]
  41ee28:	ldur	x1, [x29, #-24]
  41ee2c:	bl	402bf0 <fdopen@plt>
  41ee30:	str	x0, [sp, #32]
  41ee34:	cbnz	x0, 41ee6c <__fxstatat@plt+0x1bd7c>
  41ee38:	bl	403030 <__errno_location@plt>
  41ee3c:	ldr	w8, [x0]
  41ee40:	str	w8, [sp, #16]
  41ee44:	ldr	w0, [sp, #24]
  41ee48:	bl	402cb0 <close@plt>
  41ee4c:	ldr	w8, [sp, #16]
  41ee50:	str	w8, [sp, #8]
  41ee54:	bl	403030 <__errno_location@plt>
  41ee58:	ldr	w8, [sp, #8]
  41ee5c:	str	w8, [x0]
  41ee60:	mov	x9, xzr
  41ee64:	stur	x9, [x29, #-8]
  41ee68:	b	41ee74 <__fxstatat@plt+0x1bd84>
  41ee6c:	ldr	x8, [sp, #32]
  41ee70:	stur	x8, [x29, #-8]
  41ee74:	ldur	x0, [x29, #-8]
  41ee78:	ldp	x29, x30, [sp, #64]
  41ee7c:	add	sp, sp, #0x50
  41ee80:	ret
  41ee84:	nop
  41ee88:	stp	x29, x30, [sp, #-64]!
  41ee8c:	mov	x29, sp
  41ee90:	stp	x19, x20, [sp, #16]
  41ee94:	adrp	x20, 431000 <__fxstatat@plt+0x2df10>
  41ee98:	add	x20, x20, #0xdd0
  41ee9c:	stp	x21, x22, [sp, #32]
  41eea0:	adrp	x21, 431000 <__fxstatat@plt+0x2df10>
  41eea4:	add	x21, x21, #0xdc8
  41eea8:	sub	x20, x20, x21
  41eeac:	mov	w22, w0
  41eeb0:	stp	x23, x24, [sp, #48]
  41eeb4:	mov	x23, x1
  41eeb8:	mov	x24, x2
  41eebc:	bl	4028a0 <mbrtowc@plt-0x40>
  41eec0:	cmp	xzr, x20, asr #3
  41eec4:	b.eq	41eef0 <__fxstatat@plt+0x1be00>  // b.none
  41eec8:	asr	x20, x20, #3
  41eecc:	mov	x19, #0x0                   	// #0
  41eed0:	ldr	x3, [x21, x19, lsl #3]
  41eed4:	mov	x2, x24
  41eed8:	add	x19, x19, #0x1
  41eedc:	mov	x1, x23
  41eee0:	mov	w0, w22
  41eee4:	blr	x3
  41eee8:	cmp	x20, x19
  41eeec:	b.ne	41eed0 <__fxstatat@plt+0x1bde0>  // b.any
  41eef0:	ldp	x19, x20, [sp, #16]
  41eef4:	ldp	x21, x22, [sp, #32]
  41eef8:	ldp	x23, x24, [sp, #48]
  41eefc:	ldp	x29, x30, [sp], #64
  41ef00:	ret
  41ef04:	nop
  41ef08:	ret
  41ef0c:	nop
  41ef10:	adrp	x2, 432000 <__fxstatat@plt+0x2ef10>
  41ef14:	mov	x1, #0x0                   	// #0
  41ef18:	ldr	x2, [x2, #1048]
  41ef1c:	b	402a10 <__cxa_atexit@plt>
  41ef20:	mov	x2, x1
  41ef24:	mov	x1, x0
  41ef28:	mov	w0, #0x0                   	// #0
  41ef2c:	b	403050 <__xstat@plt>
  41ef30:	mov	x2, x1
  41ef34:	mov	w1, w0
  41ef38:	mov	w0, #0x0                   	// #0
  41ef3c:	b	402f60 <__fxstat@plt>
  41ef40:	mov	x2, x1
  41ef44:	mov	x1, x0
  41ef48:	mov	w0, #0x0                   	// #0
  41ef4c:	b	402f20 <__lxstat@plt>
  41ef50:	mov	x4, x1
  41ef54:	mov	x5, x2
  41ef58:	mov	w1, w0
  41ef5c:	mov	x2, x4
  41ef60:	mov	w0, #0x0                   	// #0
  41ef64:	mov	w4, w3
  41ef68:	mov	x3, x5
  41ef6c:	b	4030f0 <__fxstatat@plt>
  41ef70:	stp	x29, x30, [sp, #-32]!
  41ef74:	mov	w4, w1
  41ef78:	mov	x1, x0
  41ef7c:	mov	x29, sp
  41ef80:	add	x3, sp, #0x18
  41ef84:	mov	w0, #0x0                   	// #0
  41ef88:	str	x2, [sp, #24]
  41ef8c:	mov	w2, w4
  41ef90:	bl	4029b0 <__xmknod@plt>
  41ef94:	ldp	x29, x30, [sp], #32
  41ef98:	ret

Disassembly of section .fini:

000000000041ef9c <.fini>:
  41ef9c:	stp	x29, x30, [sp, #-16]!
  41efa0:	mov	x29, sp
  41efa4:	ldp	x29, x30, [sp], #16
  41efa8:	ret
