
Conversor IMU 2.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d18  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08002e24  08002e24  00012e24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002e50  08002e50  00012e50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002e54  08002e54  00012e54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08002e58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000188  2000000c  08002e64  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  20000194  08002e64  00020194  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000e771  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000022ce  00000000  00000000  0002e7a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_loc    00007bb7  00000000  00000000  00030a74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000a10  00000000  00000000  00038630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000009b8  00000000  00000000  00039040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000176c1  00000000  00000000  000399f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001049b  00000000  00000000  000510b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00084268  00000000  00000000  00061554  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000e57bc  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001b6c  00000000  00000000  000e5810  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002e0c 	.word	0x08002e0c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08002e0c 	.word	0x08002e0c

0800014c <__aeabi_dmul>:
 800014c:	b570      	push	{r4, r5, r6, lr}
 800014e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000152:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000156:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015a:	bf1d      	ittte	ne
 800015c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000160:	ea94 0f0c 	teqne	r4, ip
 8000164:	ea95 0f0c 	teqne	r5, ip
 8000168:	f000 f8de 	bleq	8000328 <__aeabi_dmul+0x1dc>
 800016c:	442c      	add	r4, r5
 800016e:	ea81 0603 	eor.w	r6, r1, r3
 8000172:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000176:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800017e:	bf18      	it	ne
 8000180:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000184:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000188:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800018c:	d038      	beq.n	8000200 <__aeabi_dmul+0xb4>
 800018e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000192:	f04f 0500 	mov.w	r5, #0
 8000196:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800019e:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a2:	f04f 0600 	mov.w	r6, #0
 80001a6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001aa:	f09c 0f00 	teq	ip, #0
 80001ae:	bf18      	it	ne
 80001b0:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001b8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001bc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001c0:	d204      	bcs.n	80001cc <__aeabi_dmul+0x80>
 80001c2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001c6:	416d      	adcs	r5, r5
 80001c8:	eb46 0606 	adc.w	r6, r6, r6
 80001cc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001d8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001dc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001e4:	bf88      	it	hi
 80001e6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80001ea:	d81e      	bhi.n	800022a <__aeabi_dmul+0xde>
 80001ec:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80001f0:	bf08      	it	eq
 80001f2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001f6:	f150 0000 	adcs.w	r0, r0, #0
 80001fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80001fe:	bd70      	pop	{r4, r5, r6, pc}
 8000200:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000204:	ea46 0101 	orr.w	r1, r6, r1
 8000208:	ea40 0002 	orr.w	r0, r0, r2
 800020c:	ea81 0103 	eor.w	r1, r1, r3
 8000210:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000214:	bfc2      	ittt	gt
 8000216:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800021e:	bd70      	popgt	{r4, r5, r6, pc}
 8000220:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000224:	f04f 0e00 	mov.w	lr, #0
 8000228:	3c01      	subs	r4, #1
 800022a:	f300 80ab 	bgt.w	8000384 <__aeabi_dmul+0x238>
 800022e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000232:	bfde      	ittt	le
 8000234:	2000      	movle	r0, #0
 8000236:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800023a:	bd70      	pople	{r4, r5, r6, pc}
 800023c:	f1c4 0400 	rsb	r4, r4, #0
 8000240:	3c20      	subs	r4, #32
 8000242:	da35      	bge.n	80002b0 <__aeabi_dmul+0x164>
 8000244:	340c      	adds	r4, #12
 8000246:	dc1b      	bgt.n	8000280 <__aeabi_dmul+0x134>
 8000248:	f104 0414 	add.w	r4, r4, #20
 800024c:	f1c4 0520 	rsb	r5, r4, #32
 8000250:	fa00 f305 	lsl.w	r3, r0, r5
 8000254:	fa20 f004 	lsr.w	r0, r0, r4
 8000258:	fa01 f205 	lsl.w	r2, r1, r5
 800025c:	ea40 0002 	orr.w	r0, r0, r2
 8000260:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000264:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000268:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800026c:	fa21 f604 	lsr.w	r6, r1, r4
 8000270:	eb42 0106 	adc.w	r1, r2, r6
 8000274:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000278:	bf08      	it	eq
 800027a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800027e:	bd70      	pop	{r4, r5, r6, pc}
 8000280:	f1c4 040c 	rsb	r4, r4, #12
 8000284:	f1c4 0520 	rsb	r5, r4, #32
 8000288:	fa00 f304 	lsl.w	r3, r0, r4
 800028c:	fa20 f005 	lsr.w	r0, r0, r5
 8000290:	fa01 f204 	lsl.w	r2, r1, r4
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800029c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a0:	f141 0100 	adc.w	r1, r1, #0
 80002a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002a8:	bf08      	it	eq
 80002aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ae:	bd70      	pop	{r4, r5, r6, pc}
 80002b0:	f1c4 0520 	rsb	r5, r4, #32
 80002b4:	fa00 f205 	lsl.w	r2, r0, r5
 80002b8:	ea4e 0e02 	orr.w	lr, lr, r2
 80002bc:	fa20 f304 	lsr.w	r3, r0, r4
 80002c0:	fa01 f205 	lsl.w	r2, r1, r5
 80002c4:	ea43 0302 	orr.w	r3, r3, r2
 80002c8:	fa21 f004 	lsr.w	r0, r1, r4
 80002cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002d0:	fa21 f204 	lsr.w	r2, r1, r4
 80002d4:	ea20 0002 	bic.w	r0, r0, r2
 80002d8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e0:	bf08      	it	eq
 80002e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002e6:	bd70      	pop	{r4, r5, r6, pc}
 80002e8:	f094 0f00 	teq	r4, #0
 80002ec:	d10f      	bne.n	800030e <__aeabi_dmul+0x1c2>
 80002ee:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80002f2:	0040      	lsls	r0, r0, #1
 80002f4:	eb41 0101 	adc.w	r1, r1, r1
 80002f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002fc:	bf08      	it	eq
 80002fe:	3c01      	subeq	r4, #1
 8000300:	d0f7      	beq.n	80002f2 <__aeabi_dmul+0x1a6>
 8000302:	ea41 0106 	orr.w	r1, r1, r6
 8000306:	f095 0f00 	teq	r5, #0
 800030a:	bf18      	it	ne
 800030c:	4770      	bxne	lr
 800030e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000312:	0052      	lsls	r2, r2, #1
 8000314:	eb43 0303 	adc.w	r3, r3, r3
 8000318:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800031c:	bf08      	it	eq
 800031e:	3d01      	subeq	r5, #1
 8000320:	d0f7      	beq.n	8000312 <__aeabi_dmul+0x1c6>
 8000322:	ea43 0306 	orr.w	r3, r3, r6
 8000326:	4770      	bx	lr
 8000328:	ea94 0f0c 	teq	r4, ip
 800032c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000330:	bf18      	it	ne
 8000332:	ea95 0f0c 	teqne	r5, ip
 8000336:	d00c      	beq.n	8000352 <__aeabi_dmul+0x206>
 8000338:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800033c:	bf18      	it	ne
 800033e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000342:	d1d1      	bne.n	80002e8 <__aeabi_dmul+0x19c>
 8000344:	ea81 0103 	eor.w	r1, r1, r3
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800034c:	f04f 0000 	mov.w	r0, #0
 8000350:	bd70      	pop	{r4, r5, r6, pc}
 8000352:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000356:	bf06      	itte	eq
 8000358:	4610      	moveq	r0, r2
 800035a:	4619      	moveq	r1, r3
 800035c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000360:	d019      	beq.n	8000396 <__aeabi_dmul+0x24a>
 8000362:	ea94 0f0c 	teq	r4, ip
 8000366:	d102      	bne.n	800036e <__aeabi_dmul+0x222>
 8000368:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800036c:	d113      	bne.n	8000396 <__aeabi_dmul+0x24a>
 800036e:	ea95 0f0c 	teq	r5, ip
 8000372:	d105      	bne.n	8000380 <__aeabi_dmul+0x234>
 8000374:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000378:	bf1c      	itt	ne
 800037a:	4610      	movne	r0, r2
 800037c:	4619      	movne	r1, r3
 800037e:	d10a      	bne.n	8000396 <__aeabi_dmul+0x24a>
 8000380:	ea81 0103 	eor.w	r1, r1, r3
 8000384:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000388:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800038c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000390:	f04f 0000 	mov.w	r0, #0
 8000394:	bd70      	pop	{r4, r5, r6, pc}
 8000396:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800039a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800039e:	bd70      	pop	{r4, r5, r6, pc}

080003a0 <__aeabi_drsub>:
 80003a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003a4:	e002      	b.n	80003ac <__adddf3>
 80003a6:	bf00      	nop

080003a8 <__aeabi_dsub>:
 80003a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003ac <__adddf3>:
 80003ac:	b530      	push	{r4, r5, lr}
 80003ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003b6:	ea94 0f05 	teq	r4, r5
 80003ba:	bf08      	it	eq
 80003bc:	ea90 0f02 	teqeq	r0, r2
 80003c0:	bf1f      	itttt	ne
 80003c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d2:	f000 80e2 	beq.w	800059a <__adddf3+0x1ee>
 80003d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003de:	bfb8      	it	lt
 80003e0:	426d      	neglt	r5, r5
 80003e2:	dd0c      	ble.n	80003fe <__adddf3+0x52>
 80003e4:	442c      	add	r4, r5
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	ea82 0000 	eor.w	r0, r2, r0
 80003f2:	ea83 0101 	eor.w	r1, r3, r1
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	2d36      	cmp	r5, #54	; 0x36
 8000400:	bf88      	it	hi
 8000402:	bd30      	pophi	{r4, r5, pc}
 8000404:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000408:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800040c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000414:	d002      	beq.n	800041c <__adddf3+0x70>
 8000416:	4240      	negs	r0, r0
 8000418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800041c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x84>
 800042a:	4252      	negs	r2, r2
 800042c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000430:	ea94 0f05 	teq	r4, r5
 8000434:	f000 80a7 	beq.w	8000586 <__adddf3+0x1da>
 8000438:	f1a4 0401 	sub.w	r4, r4, #1
 800043c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000440:	db0d      	blt.n	800045e <__adddf3+0xb2>
 8000442:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000446:	fa22 f205 	lsr.w	r2, r2, r5
 800044a:	1880      	adds	r0, r0, r2
 800044c:	f141 0100 	adc.w	r1, r1, #0
 8000450:	fa03 f20e 	lsl.w	r2, r3, lr
 8000454:	1880      	adds	r0, r0, r2
 8000456:	fa43 f305 	asr.w	r3, r3, r5
 800045a:	4159      	adcs	r1, r3
 800045c:	e00e      	b.n	800047c <__adddf3+0xd0>
 800045e:	f1a5 0520 	sub.w	r5, r5, #32
 8000462:	f10e 0e20 	add.w	lr, lr, #32
 8000466:	2a01      	cmp	r2, #1
 8000468:	fa03 fc0e 	lsl.w	ip, r3, lr
 800046c:	bf28      	it	cs
 800046e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000472:	fa43 f305 	asr.w	r3, r3, r5
 8000476:	18c0      	adds	r0, r0, r3
 8000478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000480:	d507      	bpl.n	8000492 <__adddf3+0xe6>
 8000482:	f04f 0e00 	mov.w	lr, #0
 8000486:	f1dc 0c00 	rsbs	ip, ip, #0
 800048a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800048e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000492:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000496:	d31b      	bcc.n	80004d0 <__adddf3+0x124>
 8000498:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800049c:	d30c      	bcc.n	80004b8 <__adddf3+0x10c>
 800049e:	0849      	lsrs	r1, r1, #1
 80004a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a8:	f104 0401 	add.w	r4, r4, #1
 80004ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004b4:	f080 809a 	bcs.w	80005ec <__adddf3+0x240>
 80004b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004bc:	bf08      	it	eq
 80004be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c2:	f150 0000 	adcs.w	r0, r0, #0
 80004c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ca:	ea41 0105 	orr.w	r1, r1, r5
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d4:	4140      	adcs	r0, r0
 80004d6:	eb41 0101 	adc.w	r1, r1, r1
 80004da:	3c01      	subs	r4, #1
 80004dc:	bf28      	it	cs
 80004de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004e2:	d2e9      	bcs.n	80004b8 <__adddf3+0x10c>
 80004e4:	f091 0f00 	teq	r1, #0
 80004e8:	bf04      	itt	eq
 80004ea:	4601      	moveq	r1, r0
 80004ec:	2000      	moveq	r0, #0
 80004ee:	fab1 f381 	clz	r3, r1
 80004f2:	bf08      	it	eq
 80004f4:	3320      	addeq	r3, #32
 80004f6:	f1a3 030b 	sub.w	r3, r3, #11
 80004fa:	f1b3 0220 	subs.w	r2, r3, #32
 80004fe:	da0c      	bge.n	800051a <__adddf3+0x16e>
 8000500:	320c      	adds	r2, #12
 8000502:	dd08      	ble.n	8000516 <__adddf3+0x16a>
 8000504:	f102 0c14 	add.w	ip, r2, #20
 8000508:	f1c2 020c 	rsb	r2, r2, #12
 800050c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000510:	fa21 f102 	lsr.w	r1, r1, r2
 8000514:	e00c      	b.n	8000530 <__adddf3+0x184>
 8000516:	f102 0214 	add.w	r2, r2, #20
 800051a:	bfd8      	it	le
 800051c:	f1c2 0c20 	rsble	ip, r2, #32
 8000520:	fa01 f102 	lsl.w	r1, r1, r2
 8000524:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000528:	bfdc      	itt	le
 800052a:	ea41 010c 	orrle.w	r1, r1, ip
 800052e:	4090      	lslle	r0, r2
 8000530:	1ae4      	subs	r4, r4, r3
 8000532:	bfa2      	ittt	ge
 8000534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000538:	4329      	orrge	r1, r5
 800053a:	bd30      	popge	{r4, r5, pc}
 800053c:	ea6f 0404 	mvn.w	r4, r4
 8000540:	3c1f      	subs	r4, #31
 8000542:	da1c      	bge.n	800057e <__adddf3+0x1d2>
 8000544:	340c      	adds	r4, #12
 8000546:	dc0e      	bgt.n	8000566 <__adddf3+0x1ba>
 8000548:	f104 0414 	add.w	r4, r4, #20
 800054c:	f1c4 0220 	rsb	r2, r4, #32
 8000550:	fa20 f004 	lsr.w	r0, r0, r4
 8000554:	fa01 f302 	lsl.w	r3, r1, r2
 8000558:	ea40 0003 	orr.w	r0, r0, r3
 800055c:	fa21 f304 	lsr.w	r3, r1, r4
 8000560:	ea45 0103 	orr.w	r1, r5, r3
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f1c4 040c 	rsb	r4, r4, #12
 800056a:	f1c4 0220 	rsb	r2, r4, #32
 800056e:	fa20 f002 	lsr.w	r0, r0, r2
 8000572:	fa01 f304 	lsl.w	r3, r1, r4
 8000576:	ea40 0003 	orr.w	r0, r0, r3
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	fa21 f004 	lsr.w	r0, r1, r4
 8000582:	4629      	mov	r1, r5
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f094 0f00 	teq	r4, #0
 800058a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800058e:	bf06      	itte	eq
 8000590:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000594:	3401      	addeq	r4, #1
 8000596:	3d01      	subne	r5, #1
 8000598:	e74e      	b.n	8000438 <__adddf3+0x8c>
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf18      	it	ne
 80005a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a4:	d029      	beq.n	80005fa <__adddf3+0x24e>
 80005a6:	ea94 0f05 	teq	r4, r5
 80005aa:	bf08      	it	eq
 80005ac:	ea90 0f02 	teqeq	r0, r2
 80005b0:	d005      	beq.n	80005be <__adddf3+0x212>
 80005b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005b6:	bf04      	itt	eq
 80005b8:	4619      	moveq	r1, r3
 80005ba:	4610      	moveq	r0, r2
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	ea91 0f03 	teq	r1, r3
 80005c2:	bf1e      	ittt	ne
 80005c4:	2100      	movne	r1, #0
 80005c6:	2000      	movne	r0, #0
 80005c8:	bd30      	popne	{r4, r5, pc}
 80005ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ce:	d105      	bne.n	80005dc <__adddf3+0x230>
 80005d0:	0040      	lsls	r0, r0, #1
 80005d2:	4149      	adcs	r1, r1
 80005d4:	bf28      	it	cs
 80005d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd30      	pop	{r4, r5, pc}
 80005dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005e0:	bf3c      	itt	cc
 80005e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005e6:	bd30      	popcc	{r4, r5, pc}
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005f4:	f04f 0000 	mov.w	r0, #0
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005fe:	bf1a      	itte	ne
 8000600:	4619      	movne	r1, r3
 8000602:	4610      	movne	r0, r2
 8000604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000608:	bf1c      	itt	ne
 800060a:	460b      	movne	r3, r1
 800060c:	4602      	movne	r2, r0
 800060e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000612:	bf06      	itte	eq
 8000614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000618:	ea91 0f03 	teqeq	r1, r3
 800061c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	bf00      	nop

08000624 <__aeabi_ui2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000638:	f04f 0500 	mov.w	r5, #0
 800063c:	f04f 0100 	mov.w	r1, #0
 8000640:	e750      	b.n	80004e4 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_i2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000658:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800065c:	bf48      	it	mi
 800065e:	4240      	negmi	r0, r0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e73e      	b.n	80004e4 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_f2d>:
 8000668:	0042      	lsls	r2, r0, #1
 800066a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800066e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000672:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000676:	bf1f      	itttt	ne
 8000678:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800067c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000680:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000684:	4770      	bxne	lr
 8000686:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800068a:	bf08      	it	eq
 800068c:	4770      	bxeq	lr
 800068e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000692:	bf04      	itt	eq
 8000694:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000698:	4770      	bxeq	lr
 800069a:	b530      	push	{r4, r5, lr}
 800069c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	e71c      	b.n	80004e4 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_ul2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f04f 0500 	mov.w	r5, #0
 80006ba:	e00a      	b.n	80006d2 <__aeabi_l2d+0x16>

080006bc <__aeabi_l2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ca:	d502      	bpl.n	80006d2 <__aeabi_l2d+0x16>
 80006cc:	4240      	negs	r0, r0
 80006ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006de:	f43f aed8 	beq.w	8000492 <__adddf3+0xe6>
 80006e2:	f04f 0203 	mov.w	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f2:	bf18      	it	ne
 80006f4:	3203      	addne	r2, #3
 80006f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fa:	f1c2 0320 	rsb	r3, r2, #32
 80006fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 fe03 	lsl.w	lr, r1, r3
 800070a:	ea40 000e 	orr.w	r0, r0, lr
 800070e:	fa21 f102 	lsr.w	r1, r1, r2
 8000712:	4414      	add	r4, r2
 8000714:	e6bd      	b.n	8000492 <__adddf3+0xe6>
 8000716:	bf00      	nop

08000718 <__aeabi_d2iz>:
 8000718:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800071c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000720:	d215      	bcs.n	800074e <__aeabi_d2iz+0x36>
 8000722:	d511      	bpl.n	8000748 <__aeabi_d2iz+0x30>
 8000724:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000728:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800072c:	d912      	bls.n	8000754 <__aeabi_d2iz+0x3c>
 800072e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000732:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000736:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800073a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800073e:	fa23 f002 	lsr.w	r0, r3, r2
 8000742:	bf18      	it	ne
 8000744:	4240      	negne	r0, r0
 8000746:	4770      	bx	lr
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	4770      	bx	lr
 800074e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000752:	d105      	bne.n	8000760 <__aeabi_d2iz+0x48>
 8000754:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000758:	bf08      	it	eq
 800075a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800075e:	4770      	bx	lr
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop

08000768 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000768:	b510      	push	{r4, lr}
 800076a:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800076c:	4b0e      	ldr	r3, [pc, #56]	; (80007a8 <HAL_InitTick+0x40>)
 800076e:	7818      	ldrb	r0, [r3, #0]
 8000770:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000774:	fbb3 f3f0 	udiv	r3, r3, r0
 8000778:	4a0c      	ldr	r2, [pc, #48]	; (80007ac <HAL_InitTick+0x44>)
 800077a:	6810      	ldr	r0, [r2, #0]
 800077c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000780:	f000 fb30 	bl	8000de4 <HAL_SYSTICK_Config>
 8000784:	b968      	cbnz	r0, 80007a2 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000786:	2c0f      	cmp	r4, #15
 8000788:	d901      	bls.n	800078e <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800078a:	2001      	movs	r0, #1
 800078c:	e00a      	b.n	80007a4 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800078e:	2200      	movs	r2, #0
 8000790:	4621      	mov	r1, r4
 8000792:	f04f 30ff 	mov.w	r0, #4294967295
 8000796:	f000 fae3 	bl	8000d60 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800079a:	4b03      	ldr	r3, [pc, #12]	; (80007a8 <HAL_InitTick+0x40>)
 800079c:	605c      	str	r4, [r3, #4]
  }

  /* Return function status */
  return HAL_OK;
 800079e:	2000      	movs	r0, #0
 80007a0:	e000      	b.n	80007a4 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 80007a2:	2001      	movs	r0, #1
}
 80007a4:	bd10      	pop	{r4, pc}
 80007a6:	bf00      	nop
 80007a8:	20000000 	.word	0x20000000
 80007ac:	20000008 	.word	0x20000008

080007b0 <HAL_Init>:
{
 80007b0:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007b2:	4a07      	ldr	r2, [pc, #28]	; (80007d0 <HAL_Init+0x20>)
 80007b4:	6813      	ldr	r3, [r2, #0]
 80007b6:	f043 0310 	orr.w	r3, r3, #16
 80007ba:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007bc:	2003      	movs	r0, #3
 80007be:	f000 fabd 	bl	8000d3c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80007c2:	2000      	movs	r0, #0
 80007c4:	f7ff ffd0 	bl	8000768 <HAL_InitTick>
  HAL_MspInit();
 80007c8:	f002 fa40 	bl	8002c4c <HAL_MspInit>
}
 80007cc:	2000      	movs	r0, #0
 80007ce:	bd08      	pop	{r3, pc}
 80007d0:	40022000 	.word	0x40022000

080007d4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80007d4:	4a03      	ldr	r2, [pc, #12]	; (80007e4 <HAL_IncTick+0x10>)
 80007d6:	6811      	ldr	r1, [r2, #0]
 80007d8:	4b03      	ldr	r3, [pc, #12]	; (80007e8 <HAL_IncTick+0x14>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	440b      	add	r3, r1
 80007de:	6013      	str	r3, [r2, #0]
}
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	20000034 	.word	0x20000034
 80007e8:	20000000 	.word	0x20000000

080007ec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80007ec:	4b01      	ldr	r3, [pc, #4]	; (80007f4 <HAL_GetTick+0x8>)
 80007ee:	6818      	ldr	r0, [r3, #0]
}
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	20000034 	.word	0x20000034

080007f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007f8:	b538      	push	{r3, r4, r5, lr}
 80007fa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80007fc:	f7ff fff6 	bl	80007ec <HAL_GetTick>
 8000800:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000802:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000806:	d002      	beq.n	800080e <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000808:	4b04      	ldr	r3, [pc, #16]	; (800081c <HAL_Delay+0x24>)
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800080e:	f7ff ffed 	bl	80007ec <HAL_GetTick>
 8000812:	1b40      	subs	r0, r0, r5
 8000814:	42a0      	cmp	r0, r4
 8000816:	d3fa      	bcc.n	800080e <HAL_Delay+0x16>
  {
  }
}
 8000818:	bd38      	pop	{r3, r4, r5, pc}
 800081a:	bf00      	nop
 800081c:	20000000 	.word	0x20000000

08000820 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000820:	2800      	cmp	r0, #0
 8000822:	f000 80a1 	beq.w	8000968 <HAL_CAN_Init+0x148>
{
 8000826:	b538      	push	{r3, r4, r5, lr}
 8000828:	4604      	mov	r4, r0
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800082a:	f890 3020 	ldrb.w	r3, [r0, #32]
 800082e:	b1d3      	cbz	r3, 8000866 <HAL_CAN_Init+0x46>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000830:	6822      	ldr	r2, [r4, #0]
 8000832:	6813      	ldr	r3, [r2, #0]
 8000834:	f023 0302 	bic.w	r3, r3, #2
 8000838:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800083a:	f7ff ffd7 	bl	80007ec <HAL_GetTick>
 800083e:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000840:	6823      	ldr	r3, [r4, #0]
 8000842:	685a      	ldr	r2, [r3, #4]
 8000844:	f012 0f02 	tst.w	r2, #2
 8000848:	d010      	beq.n	800086c <HAL_CAN_Init+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800084a:	f7ff ffcf 	bl	80007ec <HAL_GetTick>
 800084e:	1b40      	subs	r0, r0, r5
 8000850:	280a      	cmp	r0, #10
 8000852:	d9f5      	bls.n	8000840 <HAL_CAN_Init+0x20>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000854:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000856:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800085a:	6263      	str	r3, [r4, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800085c:	2305      	movs	r3, #5
 800085e:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 8000862:	2001      	movs	r0, #1
  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8000864:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 8000866:	f002 f8bf 	bl	80029e8 <HAL_CAN_MspInit>
 800086a:	e7e1      	b.n	8000830 <HAL_CAN_Init+0x10>
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800086c:	681a      	ldr	r2, [r3, #0]
 800086e:	f042 0201 	orr.w	r2, r2, #1
 8000872:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8000874:	f7ff ffba 	bl	80007ec <HAL_GetTick>
 8000878:	4605      	mov	r5, r0
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800087a:	6823      	ldr	r3, [r4, #0]
 800087c:	685a      	ldr	r2, [r3, #4]
 800087e:	f012 0f01 	tst.w	r2, #1
 8000882:	d10d      	bne.n	80008a0 <HAL_CAN_Init+0x80>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000884:	f7ff ffb2 	bl	80007ec <HAL_GetTick>
 8000888:	1b40      	subs	r0, r0, r5
 800088a:	280a      	cmp	r0, #10
 800088c:	d9f5      	bls.n	800087a <HAL_CAN_Init+0x5a>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800088e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000890:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000894:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8000896:	2305      	movs	r3, #5
 8000898:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 800089c:	2001      	movs	r0, #1
 800089e:	e7e1      	b.n	8000864 <HAL_CAN_Init+0x44>
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80008a0:	7e22      	ldrb	r2, [r4, #24]
 80008a2:	2a01      	cmp	r2, #1
 80008a4:	d03d      	beq.n	8000922 <HAL_CAN_Init+0x102>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80008a6:	681a      	ldr	r2, [r3, #0]
 80008a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80008ac:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 80008ae:	7e63      	ldrb	r3, [r4, #25]
 80008b0:	2b01      	cmp	r3, #1
 80008b2:	d03b      	beq.n	800092c <HAL_CAN_Init+0x10c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80008b4:	6822      	ldr	r2, [r4, #0]
 80008b6:	6813      	ldr	r3, [r2, #0]
 80008b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80008bc:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 80008be:	7ea3      	ldrb	r3, [r4, #26]
 80008c0:	2b01      	cmp	r3, #1
 80008c2:	d039      	beq.n	8000938 <HAL_CAN_Init+0x118>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80008c4:	6822      	ldr	r2, [r4, #0]
 80008c6:	6813      	ldr	r3, [r2, #0]
 80008c8:	f023 0320 	bic.w	r3, r3, #32
 80008cc:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 80008ce:	7ee3      	ldrb	r3, [r4, #27]
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d037      	beq.n	8000944 <HAL_CAN_Init+0x124>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80008d4:	6822      	ldr	r2, [r4, #0]
 80008d6:	6813      	ldr	r3, [r2, #0]
 80008d8:	f043 0310 	orr.w	r3, r3, #16
 80008dc:	6013      	str	r3, [r2, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80008de:	7f23      	ldrb	r3, [r4, #28]
 80008e0:	2b01      	cmp	r3, #1
 80008e2:	d035      	beq.n	8000950 <HAL_CAN_Init+0x130>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80008e4:	6822      	ldr	r2, [r4, #0]
 80008e6:	6813      	ldr	r3, [r2, #0]
 80008e8:	f023 0308 	bic.w	r3, r3, #8
 80008ec:	6013      	str	r3, [r2, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80008ee:	7f63      	ldrb	r3, [r4, #29]
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	d033      	beq.n	800095c <HAL_CAN_Init+0x13c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80008f4:	6822      	ldr	r2, [r4, #0]
 80008f6:	6813      	ldr	r3, [r2, #0]
 80008f8:	f023 0304 	bic.w	r3, r3, #4
 80008fc:	6013      	str	r3, [r2, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80008fe:	68a3      	ldr	r3, [r4, #8]
 8000900:	68e2      	ldr	r2, [r4, #12]
 8000902:	4313      	orrs	r3, r2
 8000904:	6922      	ldr	r2, [r4, #16]
 8000906:	4313      	orrs	r3, r2
 8000908:	6962      	ldr	r2, [r4, #20]
 800090a:	4313      	orrs	r3, r2
 800090c:	6862      	ldr	r2, [r4, #4]
 800090e:	3a01      	subs	r2, #1
 8000910:	6821      	ldr	r1, [r4, #0]
 8000912:	4313      	orrs	r3, r2
 8000914:	61cb      	str	r3, [r1, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000916:	2000      	movs	r0, #0
 8000918:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 800091a:	2301      	movs	r3, #1
 800091c:	f884 3020 	strb.w	r3, [r4, #32]
  return HAL_OK;
 8000920:	e7a0      	b.n	8000864 <HAL_CAN_Init+0x44>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000922:	681a      	ldr	r2, [r3, #0]
 8000924:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000928:	601a      	str	r2, [r3, #0]
 800092a:	e7c0      	b.n	80008ae <HAL_CAN_Init+0x8e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800092c:	6822      	ldr	r2, [r4, #0]
 800092e:	6813      	ldr	r3, [r2, #0]
 8000930:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000934:	6013      	str	r3, [r2, #0]
 8000936:	e7c2      	b.n	80008be <HAL_CAN_Init+0x9e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000938:	6822      	ldr	r2, [r4, #0]
 800093a:	6813      	ldr	r3, [r2, #0]
 800093c:	f043 0320 	orr.w	r3, r3, #32
 8000940:	6013      	str	r3, [r2, #0]
 8000942:	e7c4      	b.n	80008ce <HAL_CAN_Init+0xae>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000944:	6822      	ldr	r2, [r4, #0]
 8000946:	6813      	ldr	r3, [r2, #0]
 8000948:	f023 0310 	bic.w	r3, r3, #16
 800094c:	6013      	str	r3, [r2, #0]
 800094e:	e7c6      	b.n	80008de <HAL_CAN_Init+0xbe>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000950:	6822      	ldr	r2, [r4, #0]
 8000952:	6813      	ldr	r3, [r2, #0]
 8000954:	f043 0308 	orr.w	r3, r3, #8
 8000958:	6013      	str	r3, [r2, #0]
 800095a:	e7c8      	b.n	80008ee <HAL_CAN_Init+0xce>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800095c:	6822      	ldr	r2, [r4, #0]
 800095e:	6813      	ldr	r3, [r2, #0]
 8000960:	f043 0304 	orr.w	r3, r3, #4
 8000964:	6013      	str	r3, [r2, #0]
 8000966:	e7ca      	b.n	80008fe <HAL_CAN_Init+0xde>
    return HAL_ERROR;
 8000968:	2001      	movs	r0, #1
}
 800096a:	4770      	bx	lr

0800096c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800096c:	b570      	push	{r4, r5, r6, lr}
 800096e:	4604      	mov	r4, r0
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000970:	f890 5020 	ldrb.w	r5, [r0, #32]
 8000974:	b2ed      	uxtb	r5, r5
 8000976:	2d01      	cmp	r5, #1
 8000978:	d006      	beq.n	8000988 <HAL_CAN_Start+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800097a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800097c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000980:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000982:	2501      	movs	r5, #1
  }
}
 8000984:	4628      	mov	r0, r5
 8000986:	bd70      	pop	{r4, r5, r6, pc}
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000988:	2302      	movs	r3, #2
 800098a:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800098e:	6802      	ldr	r2, [r0, #0]
 8000990:	6813      	ldr	r3, [r2, #0]
 8000992:	f023 0301 	bic.w	r3, r3, #1
 8000996:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8000998:	f7ff ff28 	bl	80007ec <HAL_GetTick>
 800099c:	4606      	mov	r6, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800099e:	6823      	ldr	r3, [r4, #0]
 80009a0:	685b      	ldr	r3, [r3, #4]
 80009a2:	f013 0f01 	tst.w	r3, #1
 80009a6:	d00c      	beq.n	80009c2 <HAL_CAN_Start+0x56>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80009a8:	f7ff ff20 	bl	80007ec <HAL_GetTick>
 80009ac:	1b83      	subs	r3, r0, r6
 80009ae:	2b0a      	cmp	r3, #10
 80009b0:	d9f5      	bls.n	800099e <HAL_CAN_Start+0x32>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80009b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80009b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009b8:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 80009ba:	2305      	movs	r3, #5
 80009bc:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 80009c0:	e7e0      	b.n	8000984 <HAL_CAN_Start+0x18>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80009c2:	2500      	movs	r5, #0
 80009c4:	6265      	str	r5, [r4, #36]	; 0x24
    return HAL_OK;
 80009c6:	e7dd      	b.n	8000984 <HAL_CAN_Start+0x18>

080009c8 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80009c8:	b470      	push	{r4, r5, r6}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80009ca:	f890 4020 	ldrb.w	r4, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80009ce:	6805      	ldr	r5, [r0, #0]
 80009d0:	68ad      	ldr	r5, [r5, #8]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80009d2:	3c01      	subs	r4, #1
 80009d4:	b2e4      	uxtb	r4, r4
 80009d6:	2c01      	cmp	r4, #1
 80009d8:	d865      	bhi.n	8000aa6 <HAL_CAN_AddTxMessage+0xde>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80009da:	f015 5fe0 	tst.w	r5, #469762048	; 0x1c000000
 80009de:	d05c      	beq.n	8000a9a <HAL_CAN_AddTxMessage+0xd2>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80009e0:	f3c5 6401 	ubfx	r4, r5, #24, #2

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80009e4:	2c02      	cmp	r4, #2
 80009e6:	d905      	bls.n	80009f4 <HAL_CAN_AddTxMessage+0x2c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80009e8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80009ea:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80009ee:	6243      	str	r3, [r0, #36]	; 0x24

        return HAL_ERROR;
 80009f0:	2001      	movs	r0, #1
 80009f2:	e05d      	b.n	8000ab0 <HAL_CAN_AddTxMessage+0xe8>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80009f4:	2501      	movs	r5, #1
 80009f6:	40a5      	lsls	r5, r4
 80009f8:	601d      	str	r5, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80009fa:	688b      	ldr	r3, [r1, #8]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d139      	bne.n	8000a74 <HAL_CAN_AddTxMessage+0xac>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000a00:	680e      	ldr	r6, [r1, #0]
                                                           pHeader->RTR);
 8000a02:	68cb      	ldr	r3, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000a04:	6805      	ldr	r5, [r0, #0]
 8000a06:	ea43 5646 	orr.w	r6, r3, r6, lsl #21
 8000a0a:	f104 0318 	add.w	r3, r4, #24
 8000a0e:	011b      	lsls	r3, r3, #4
 8000a10:	50ee      	str	r6, [r5, r3]
                                                           pHeader->IDE |
                                                           pHeader->RTR);
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000a12:	6803      	ldr	r3, [r0, #0]
 8000a14:	690d      	ldr	r5, [r1, #16]
 8000a16:	f104 0618 	add.w	r6, r4, #24
 8000a1a:	eb03 1306 	add.w	r3, r3, r6, lsl #4
 8000a1e:	605d      	str	r5, [r3, #4]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000a20:	7d0b      	ldrb	r3, [r1, #20]
 8000a22:	2b01      	cmp	r3, #1
 8000a24:	d031      	beq.n	8000a8a <HAL_CAN_AddTxMessage+0xc2>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000a26:	79d1      	ldrb	r1, [r2, #7]
 8000a28:	7993      	ldrb	r3, [r2, #6]
 8000a2a:	041b      	lsls	r3, r3, #16
 8000a2c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8000a30:	7951      	ldrb	r1, [r2, #5]
 8000a32:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000a36:	7915      	ldrb	r5, [r2, #4]
 8000a38:	6801      	ldr	r1, [r0, #0]
 8000a3a:	432b      	orrs	r3, r5
 8000a3c:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 8000a40:	f8c1 318c 	str.w	r3, [r1, #396]	; 0x18c
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000a44:	78d1      	ldrb	r1, [r2, #3]
 8000a46:	7893      	ldrb	r3, [r2, #2]
 8000a48:	041b      	lsls	r3, r3, #16
 8000a4a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8000a4e:	7851      	ldrb	r1, [r2, #1]
 8000a50:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000a54:	7811      	ldrb	r1, [r2, #0]
 8000a56:	6802      	ldr	r2, [r0, #0]
 8000a58:	430b      	orrs	r3, r1
 8000a5a:	eb02 1204 	add.w	r2, r2, r4, lsl #4
 8000a5e:	f8c2 3188 	str.w	r3, [r2, #392]	; 0x188
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000a62:	6802      	ldr	r2, [r0, #0]
 8000a64:	3418      	adds	r4, #24
 8000a66:	0124      	lsls	r4, r4, #4
 8000a68:	5913      	ldr	r3, [r2, r4]
 8000a6a:	f043 0301 	orr.w	r3, r3, #1
 8000a6e:	5113      	str	r3, [r2, r4]

      /* Return function status */
      return HAL_OK;
 8000a70:	2000      	movs	r0, #0
 8000a72:	e01d      	b.n	8000ab0 <HAL_CAN_AddTxMessage+0xe8>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000a74:	684d      	ldr	r5, [r1, #4]
 8000a76:	ea43 03c5 	orr.w	r3, r3, r5, lsl #3
                                                           pHeader->RTR);
 8000a7a:	68cd      	ldr	r5, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000a7c:	6806      	ldr	r6, [r0, #0]
                                                           pHeader->IDE |
 8000a7e:	432b      	orrs	r3, r5
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000a80:	f104 0518 	add.w	r5, r4, #24
 8000a84:	012d      	lsls	r5, r5, #4
 8000a86:	5173      	str	r3, [r6, r5]
 8000a88:	e7c3      	b.n	8000a12 <HAL_CAN_AddTxMessage+0x4a>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000a8a:	6803      	ldr	r3, [r0, #0]
 8000a8c:	eb03 1306 	add.w	r3, r3, r6, lsl #4
 8000a90:	6859      	ldr	r1, [r3, #4]
 8000a92:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8000a96:	6059      	str	r1, [r3, #4]
 8000a98:	e7c5      	b.n	8000a26 <HAL_CAN_AddTxMessage+0x5e>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000a9a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000a9c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000aa0:	6243      	str	r3, [r0, #36]	; 0x24

      return HAL_ERROR;
 8000aa2:	2001      	movs	r0, #1
 8000aa4:	e004      	b.n	8000ab0 <HAL_CAN_AddTxMessage+0xe8>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000aa6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000aa8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000aac:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000aae:	2001      	movs	r0, #1
  }
}
 8000ab0:	bc70      	pop	{r4, r5, r6}
 8000ab2:	4770      	bx	lr

08000ab4 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8000ab4:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8000ab8:	3b01      	subs	r3, #1
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	2b01      	cmp	r3, #1
 8000abe:	d905      	bls.n	8000acc <HAL_CAN_ActivateNotification+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000ac0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000ac2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ac6:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000ac8:	2001      	movs	r0, #1
  }
}
 8000aca:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000acc:	6802      	ldr	r2, [r0, #0]
 8000ace:	6953      	ldr	r3, [r2, #20]
 8000ad0:	4319      	orrs	r1, r3
 8000ad2:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 8000ad4:	2000      	movs	r0, #0
 8000ad6:	4770      	bx	lr

08000ad8 <HAL_CAN_TxMailbox0CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8000ad8:	4770      	bx	lr

08000ada <HAL_CAN_TxMailbox1CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8000ada:	4770      	bx	lr

08000adc <HAL_CAN_TxMailbox2CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8000adc:	4770      	bx	lr

08000ade <HAL_CAN_TxMailbox0AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8000ade:	4770      	bx	lr

08000ae0 <HAL_CAN_TxMailbox1AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8000ae0:	4770      	bx	lr

08000ae2 <HAL_CAN_TxMailbox2AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8000ae2:	4770      	bx	lr

08000ae4 <HAL_CAN_RxFifo0MsgPendingCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8000ae4:	4770      	bx	lr

08000ae6 <HAL_CAN_RxFifo0FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8000ae6:	4770      	bx	lr

08000ae8 <HAL_CAN_RxFifo1MsgPendingCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8000ae8:	4770      	bx	lr

08000aea <HAL_CAN_RxFifo1FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8000aea:	4770      	bx	lr

08000aec <HAL_CAN_SleepCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8000aec:	4770      	bx	lr

08000aee <HAL_CAN_WakeUpFromRxMsgCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8000aee:	4770      	bx	lr

08000af0 <HAL_CAN_ErrorCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8000af0:	4770      	bx	lr

08000af2 <HAL_CAN_IRQHandler>:
{
 8000af2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000af6:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000af8:	6803      	ldr	r3, [r0, #0]
 8000afa:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000afc:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000b00:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000b02:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000b06:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000b0a:	f8d3 9018 	ldr.w	r9, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000b0e:	f014 0601 	ands.w	r6, r4, #1
 8000b12:	d03b      	beq.n	8000b8c <HAL_CAN_IRQHandler+0x9a>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000b14:	f017 0601 	ands.w	r6, r7, #1
 8000b18:	d016      	beq.n	8000b48 <HAL_CAN_IRQHandler+0x56>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000b1e:	f017 0f02 	tst.w	r7, #2
 8000b22:	d108      	bne.n	8000b36 <HAL_CAN_IRQHandler+0x44>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000b24:	f017 0f04 	tst.w	r7, #4
 8000b28:	d10c      	bne.n	8000b44 <HAL_CAN_IRQHandler+0x52>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000b2a:	f017 0608 	ands.w	r6, r7, #8
 8000b2e:	d006      	beq.n	8000b3e <HAL_CAN_IRQHandler+0x4c>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000b30:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 8000b34:	e008      	b.n	8000b48 <HAL_CAN_IRQHandler+0x56>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000b36:	f7ff ffcf 	bl	8000ad8 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000b3a:	2600      	movs	r6, #0
 8000b3c:	e004      	b.n	8000b48 <HAL_CAN_IRQHandler+0x56>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000b3e:	f7ff ffce 	bl	8000ade <HAL_CAN_TxMailbox0AbortCallback>
 8000b42:	e001      	b.n	8000b48 <HAL_CAN_IRQHandler+0x56>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000b44:	f44f 6600 	mov.w	r6, #2048	; 0x800
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000b48:	f417 7f80 	tst.w	r7, #256	; 0x100
 8000b4c:	d00d      	beq.n	8000b6a <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000b4e:	682b      	ldr	r3, [r5, #0]
 8000b50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b54:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000b56:	f417 7f00 	tst.w	r7, #512	; 0x200
 8000b5a:	f040 8086 	bne.w	8000c6a <HAL_CAN_IRQHandler+0x178>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000b5e:	f417 6f80 	tst.w	r7, #1024	; 0x400
 8000b62:	f000 8086 	beq.w	8000c72 <HAL_CAN_IRQHandler+0x180>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000b66:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000b6a:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8000b6e:	d00d      	beq.n	8000b8c <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000b70:	682b      	ldr	r3, [r5, #0]
 8000b72:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000b76:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000b78:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8000b7c:	f040 8083 	bne.w	8000c86 <HAL_CAN_IRQHandler+0x194>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8000b80:	f417 2f80 	tst.w	r7, #262144	; 0x40000
 8000b84:	f000 8083 	beq.w	8000c8e <HAL_CAN_IRQHandler+0x19c>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000b88:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8000b8c:	f014 0f08 	tst.w	r4, #8
 8000b90:	d007      	beq.n	8000ba2 <HAL_CAN_IRQHandler+0xb0>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8000b92:	f01b 0f10 	tst.w	fp, #16
 8000b96:	d004      	beq.n	8000ba2 <HAL_CAN_IRQHandler+0xb0>
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000b98:	f446 7600 	orr.w	r6, r6, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000b9c:	682b      	ldr	r3, [r5, #0]
 8000b9e:	2210      	movs	r2, #16
 8000ba0:	60da      	str	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8000ba2:	f014 0f04 	tst.w	r4, #4
 8000ba6:	d002      	beq.n	8000bae <HAL_CAN_IRQHandler+0xbc>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8000ba8:	f01b 0f08 	tst.w	fp, #8
 8000bac:	d179      	bne.n	8000ca2 <HAL_CAN_IRQHandler+0x1b0>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8000bae:	f014 0f02 	tst.w	r4, #2
 8000bb2:	d004      	beq.n	8000bbe <HAL_CAN_IRQHandler+0xcc>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8000bb4:	682b      	ldr	r3, [r5, #0]
 8000bb6:	68db      	ldr	r3, [r3, #12]
 8000bb8:	f013 0f03 	tst.w	r3, #3
 8000bbc:	d178      	bne.n	8000cb0 <HAL_CAN_IRQHandler+0x1be>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8000bbe:	f014 0f40 	tst.w	r4, #64	; 0x40
 8000bc2:	d007      	beq.n	8000bd4 <HAL_CAN_IRQHandler+0xe2>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8000bc4:	f01a 0f10 	tst.w	sl, #16
 8000bc8:	d004      	beq.n	8000bd4 <HAL_CAN_IRQHandler+0xe2>
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000bca:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000bce:	682b      	ldr	r3, [r5, #0]
 8000bd0:	2210      	movs	r2, #16
 8000bd2:	611a      	str	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8000bd4:	f014 0f20 	tst.w	r4, #32
 8000bd8:	d002      	beq.n	8000be0 <HAL_CAN_IRQHandler+0xee>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8000bda:	f01a 0f08 	tst.w	sl, #8
 8000bde:	d16b      	bne.n	8000cb8 <HAL_CAN_IRQHandler+0x1c6>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8000be0:	f014 0f10 	tst.w	r4, #16
 8000be4:	d004      	beq.n	8000bf0 <HAL_CAN_IRQHandler+0xfe>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8000be6:	682b      	ldr	r3, [r5, #0]
 8000be8:	691b      	ldr	r3, [r3, #16]
 8000bea:	f013 0f03 	tst.w	r3, #3
 8000bee:	d16a      	bne.n	8000cc6 <HAL_CAN_IRQHandler+0x1d4>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8000bf0:	f414 3f00 	tst.w	r4, #131072	; 0x20000
 8000bf4:	d002      	beq.n	8000bfc <HAL_CAN_IRQHandler+0x10a>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8000bf6:	f018 0f10 	tst.w	r8, #16
 8000bfa:	d168      	bne.n	8000cce <HAL_CAN_IRQHandler+0x1dc>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8000bfc:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 8000c00:	d002      	beq.n	8000c08 <HAL_CAN_IRQHandler+0x116>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8000c02:	f018 0f08 	tst.w	r8, #8
 8000c06:	d169      	bne.n	8000cdc <HAL_CAN_IRQHandler+0x1ea>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8000c08:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8000c0c:	d07a      	beq.n	8000d04 <HAL_CAN_IRQHandler+0x212>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8000c0e:	f018 0f04 	tst.w	r8, #4
 8000c12:	d074      	beq.n	8000cfe <HAL_CAN_IRQHandler+0x20c>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000c14:	f414 7f80 	tst.w	r4, #256	; 0x100
 8000c18:	d004      	beq.n	8000c24 <HAL_CAN_IRQHandler+0x132>
 8000c1a:	f019 0f01 	tst.w	r9, #1
 8000c1e:	d001      	beq.n	8000c24 <HAL_CAN_IRQHandler+0x132>
        errorcode |= HAL_CAN_ERROR_EWG;
 8000c20:	f046 0601 	orr.w	r6, r6, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000c24:	f414 7f00 	tst.w	r4, #512	; 0x200
 8000c28:	d004      	beq.n	8000c34 <HAL_CAN_IRQHandler+0x142>
 8000c2a:	f019 0f02 	tst.w	r9, #2
 8000c2e:	d001      	beq.n	8000c34 <HAL_CAN_IRQHandler+0x142>
        errorcode |= HAL_CAN_ERROR_EPV;
 8000c30:	f046 0602 	orr.w	r6, r6, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000c34:	f414 6f80 	tst.w	r4, #1024	; 0x400
 8000c38:	d004      	beq.n	8000c44 <HAL_CAN_IRQHandler+0x152>
 8000c3a:	f019 0f04 	tst.w	r9, #4
 8000c3e:	d001      	beq.n	8000c44 <HAL_CAN_IRQHandler+0x152>
        errorcode |= HAL_CAN_ERROR_BOF;
 8000c40:	f046 0604 	orr.w	r6, r6, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000c44:	f414 6f00 	tst.w	r4, #2048	; 0x800
 8000c48:	d059      	beq.n	8000cfe <HAL_CAN_IRQHandler+0x20c>
 8000c4a:	f019 0970 	ands.w	r9, r9, #112	; 0x70
 8000c4e:	d056      	beq.n	8000cfe <HAL_CAN_IRQHandler+0x20c>
        switch (esrflags & CAN_ESR_LEC)
 8000c50:	f1b9 0f40 	cmp.w	r9, #64	; 0x40
 8000c54:	d065      	beq.n	8000d22 <HAL_CAN_IRQHandler+0x230>
 8000c56:	d858      	bhi.n	8000d0a <HAL_CAN_IRQHandler+0x218>
 8000c58:	f1b9 0f20 	cmp.w	r9, #32
 8000c5c:	d05e      	beq.n	8000d1c <HAL_CAN_IRQHandler+0x22a>
 8000c5e:	f1b9 0f30 	cmp.w	r9, #48	; 0x30
 8000c62:	d142      	bne.n	8000cea <HAL_CAN_IRQHandler+0x1f8>
            errorcode |= HAL_CAN_ERROR_ACK;
 8000c64:	f046 0620 	orr.w	r6, r6, #32
            break;
 8000c68:	e044      	b.n	8000cf4 <HAL_CAN_IRQHandler+0x202>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000c6a:	4628      	mov	r0, r5
 8000c6c:	f7ff ff35 	bl	8000ada <HAL_CAN_TxMailbox1CompleteCallback>
 8000c70:	e77b      	b.n	8000b6a <HAL_CAN_IRQHandler+0x78>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000c72:	f417 6f00 	tst.w	r7, #2048	; 0x800
 8000c76:	d002      	beq.n	8000c7e <HAL_CAN_IRQHandler+0x18c>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000c78:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8000c7c:	e775      	b.n	8000b6a <HAL_CAN_IRQHandler+0x78>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000c7e:	4628      	mov	r0, r5
 8000c80:	f7ff ff2e 	bl	8000ae0 <HAL_CAN_TxMailbox1AbortCallback>
 8000c84:	e771      	b.n	8000b6a <HAL_CAN_IRQHandler+0x78>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000c86:	4628      	mov	r0, r5
 8000c88:	f7ff ff28 	bl	8000adc <HAL_CAN_TxMailbox2CompleteCallback>
 8000c8c:	e77e      	b.n	8000b8c <HAL_CAN_IRQHandler+0x9a>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8000c8e:	f417 2f00 	tst.w	r7, #524288	; 0x80000
 8000c92:	d002      	beq.n	8000c9a <HAL_CAN_IRQHandler+0x1a8>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000c94:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
 8000c98:	e778      	b.n	8000b8c <HAL_CAN_IRQHandler+0x9a>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000c9a:	4628      	mov	r0, r5
 8000c9c:	f7ff ff21 	bl	8000ae2 <HAL_CAN_TxMailbox2AbortCallback>
 8000ca0:	e774      	b.n	8000b8c <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000ca2:	682b      	ldr	r3, [r5, #0]
 8000ca4:	2208      	movs	r2, #8
 8000ca6:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000ca8:	4628      	mov	r0, r5
 8000caa:	f7ff ff1c 	bl	8000ae6 <HAL_CAN_RxFifo0FullCallback>
 8000cae:	e77e      	b.n	8000bae <HAL_CAN_IRQHandler+0xbc>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000cb0:	4628      	mov	r0, r5
 8000cb2:	f7ff ff17 	bl	8000ae4 <HAL_CAN_RxFifo0MsgPendingCallback>
 8000cb6:	e782      	b.n	8000bbe <HAL_CAN_IRQHandler+0xcc>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000cb8:	682b      	ldr	r3, [r5, #0]
 8000cba:	2208      	movs	r2, #8
 8000cbc:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000cbe:	4628      	mov	r0, r5
 8000cc0:	f7ff ff13 	bl	8000aea <HAL_CAN_RxFifo1FullCallback>
 8000cc4:	e78c      	b.n	8000be0 <HAL_CAN_IRQHandler+0xee>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8000cc6:	4628      	mov	r0, r5
 8000cc8:	f7ff ff0e 	bl	8000ae8 <HAL_CAN_RxFifo1MsgPendingCallback>
 8000ccc:	e790      	b.n	8000bf0 <HAL_CAN_IRQHandler+0xfe>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000cce:	682b      	ldr	r3, [r5, #0]
 8000cd0:	2210      	movs	r2, #16
 8000cd2:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8000cd4:	4628      	mov	r0, r5
 8000cd6:	f7ff ff09 	bl	8000aec <HAL_CAN_SleepCallback>
 8000cda:	e78f      	b.n	8000bfc <HAL_CAN_IRQHandler+0x10a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000cdc:	682b      	ldr	r3, [r5, #0]
 8000cde:	2208      	movs	r2, #8
 8000ce0:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000ce2:	4628      	mov	r0, r5
 8000ce4:	f7ff ff03 	bl	8000aee <HAL_CAN_WakeUpFromRxMsgCallback>
 8000ce8:	e78e      	b.n	8000c08 <HAL_CAN_IRQHandler+0x116>
        switch (esrflags & CAN_ESR_LEC)
 8000cea:	f1b9 0f10 	cmp.w	r9, #16
 8000cee:	d101      	bne.n	8000cf4 <HAL_CAN_IRQHandler+0x202>
            errorcode |= HAL_CAN_ERROR_STF;
 8000cf0:	f046 0608 	orr.w	r6, r6, #8
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8000cf4:	682a      	ldr	r2, [r5, #0]
 8000cf6:	6993      	ldr	r3, [r2, #24]
 8000cf8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000cfc:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8000cfe:	682b      	ldr	r3, [r5, #0]
 8000d00:	2204      	movs	r2, #4
 8000d02:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8000d04:	b99e      	cbnz	r6, 8000d2e <HAL_CAN_IRQHandler+0x23c>
}
 8000d06:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        switch (esrflags & CAN_ESR_LEC)
 8000d0a:	f1b9 0f50 	cmp.w	r9, #80	; 0x50
 8000d0e:	d00b      	beq.n	8000d28 <HAL_CAN_IRQHandler+0x236>
 8000d10:	f1b9 0f60 	cmp.w	r9, #96	; 0x60
 8000d14:	d1ee      	bne.n	8000cf4 <HAL_CAN_IRQHandler+0x202>
            errorcode |= HAL_CAN_ERROR_CRC;
 8000d16:	f446 7680 	orr.w	r6, r6, #256	; 0x100
            break;
 8000d1a:	e7eb      	b.n	8000cf4 <HAL_CAN_IRQHandler+0x202>
            errorcode |= HAL_CAN_ERROR_FOR;
 8000d1c:	f046 0610 	orr.w	r6, r6, #16
            break;
 8000d20:	e7e8      	b.n	8000cf4 <HAL_CAN_IRQHandler+0x202>
            errorcode |= HAL_CAN_ERROR_BR;
 8000d22:	f046 0640 	orr.w	r6, r6, #64	; 0x40
            break;
 8000d26:	e7e5      	b.n	8000cf4 <HAL_CAN_IRQHandler+0x202>
            errorcode |= HAL_CAN_ERROR_BD;
 8000d28:	f046 0680 	orr.w	r6, r6, #128	; 0x80
            break;
 8000d2c:	e7e2      	b.n	8000cf4 <HAL_CAN_IRQHandler+0x202>
    hcan->ErrorCode |= errorcode;
 8000d2e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000d30:	431e      	orrs	r6, r3
 8000d32:	626e      	str	r6, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 8000d34:	4628      	mov	r0, r5
 8000d36:	f7ff fedb 	bl	8000af0 <HAL_CAN_ErrorCallback>
}
 8000d3a:	e7e4      	b.n	8000d06 <HAL_CAN_IRQHandler+0x214>

08000d3c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d3c:	4a07      	ldr	r2, [pc, #28]	; (8000d5c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000d3e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d40:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000d44:	041b      	lsls	r3, r3, #16
 8000d46:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d48:	0200      	lsls	r0, r0, #8
 8000d4a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d4e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000d50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000d58:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000d5a:	4770      	bx	lr
 8000d5c:	e000ed00 	.word	0xe000ed00

08000d60 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d60:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d62:	4b17      	ldr	r3, [pc, #92]	; (8000dc0 <HAL_NVIC_SetPriority+0x60>)
 8000d64:	68db      	ldr	r3, [r3, #12]
 8000d66:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d6a:	f1c3 0407 	rsb	r4, r3, #7
 8000d6e:	2c04      	cmp	r4, #4
 8000d70:	bf28      	it	cs
 8000d72:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d74:	1d1d      	adds	r5, r3, #4
 8000d76:	2d06      	cmp	r5, #6
 8000d78:	d918      	bls.n	8000dac <HAL_NVIC_SetPriority+0x4c>
 8000d7a:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d7c:	f04f 35ff 	mov.w	r5, #4294967295
 8000d80:	fa05 f404 	lsl.w	r4, r5, r4
 8000d84:	ea21 0104 	bic.w	r1, r1, r4
 8000d88:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d8a:	fa05 f303 	lsl.w	r3, r5, r3
 8000d8e:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d92:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8000d94:	2800      	cmp	r0, #0
 8000d96:	db0b      	blt.n	8000db0 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d98:	0109      	lsls	r1, r1, #4
 8000d9a:	b2c9      	uxtb	r1, r1
 8000d9c:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000da0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000da4:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000da8:	bc30      	pop	{r4, r5}
 8000daa:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dac:	2300      	movs	r3, #0
 8000dae:	e7e5      	b.n	8000d7c <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000db0:	f000 000f 	and.w	r0, r0, #15
 8000db4:	0109      	lsls	r1, r1, #4
 8000db6:	b2c9      	uxtb	r1, r1
 8000db8:	4b02      	ldr	r3, [pc, #8]	; (8000dc4 <HAL_NVIC_SetPriority+0x64>)
 8000dba:	5419      	strb	r1, [r3, r0]
 8000dbc:	e7f4      	b.n	8000da8 <HAL_NVIC_SetPriority+0x48>
 8000dbe:	bf00      	nop
 8000dc0:	e000ed00 	.word	0xe000ed00
 8000dc4:	e000ed14 	.word	0xe000ed14

08000dc8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000dc8:	2800      	cmp	r0, #0
 8000dca:	db07      	blt.n	8000ddc <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dcc:	f000 021f 	and.w	r2, r0, #31
 8000dd0:	0940      	lsrs	r0, r0, #5
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	4093      	lsls	r3, r2
 8000dd6:	4a02      	ldr	r2, [pc, #8]	; (8000de0 <HAL_NVIC_EnableIRQ+0x18>)
 8000dd8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop
 8000de0:	e000e100 	.word	0xe000e100

08000de4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000de4:	3801      	subs	r0, #1
 8000de6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000dea:	d20a      	bcs.n	8000e02 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dec:	4b06      	ldr	r3, [pc, #24]	; (8000e08 <HAL_SYSTICK_Config+0x24>)
 8000dee:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df0:	4a06      	ldr	r2, [pc, #24]	; (8000e0c <HAL_SYSTICK_Config+0x28>)
 8000df2:	21f0      	movs	r1, #240	; 0xf0
 8000df4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000df8:	2000      	movs	r0, #0
 8000dfa:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dfc:	2207      	movs	r2, #7
 8000dfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e00:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000e02:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	e000e010 	.word	0xe000e010
 8000e0c:	e000ed00 	.word	0xe000ed00

08000e10 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e10:	b4f0      	push	{r4, r5, r6, r7}
 8000e12:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000e14:	2500      	movs	r5, #0
  uint32_t position = 0x00u;
 8000e16:	462c      	mov	r4, r5
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e18:	e0a3      	b.n	8000f62 <HAL_GPIO_Init+0x152>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e1a:	4f7f      	ldr	r7, [pc, #508]	; (8001018 <HAL_GPIO_Init+0x208>)
 8000e1c:	42bb      	cmp	r3, r7
 8000e1e:	d010      	beq.n	8000e42 <HAL_GPIO_Init+0x32>
 8000e20:	d907      	bls.n	8000e32 <HAL_GPIO_Init+0x22>
 8000e22:	4f7e      	ldr	r7, [pc, #504]	; (800101c <HAL_GPIO_Init+0x20c>)
 8000e24:	42bb      	cmp	r3, r7
 8000e26:	d00c      	beq.n	8000e42 <HAL_GPIO_Init+0x32>
 8000e28:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8000e2c:	42bb      	cmp	r3, r7
 8000e2e:	d008      	beq.n	8000e42 <HAL_GPIO_Init+0x32>
 8000e30:	e013      	b.n	8000e5a <HAL_GPIO_Init+0x4a>
 8000e32:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 8000e36:	42bb      	cmp	r3, r7
 8000e38:	d003      	beq.n	8000e42 <HAL_GPIO_Init+0x32>
 8000e3a:	f507 2770 	add.w	r7, r7, #983040	; 0xf0000
 8000e3e:	42bb      	cmp	r3, r7
 8000e40:	d107      	bne.n	8000e52 <HAL_GPIO_Init+0x42>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000e42:	688b      	ldr	r3, [r1, #8]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d058      	beq.n	8000efa <HAL_GPIO_Init+0xea>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000e48:	2b01      	cmp	r3, #1
 8000e4a:	d051      	beq.n	8000ef0 <HAL_GPIO_Init+0xe0>
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;

            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 8000e4c:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e4e:	2508      	movs	r5, #8
 8000e50:	e003      	b.n	8000e5a <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 8000e52:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 8000e56:	42bb      	cmp	r3, r7
 8000e58:	d0f3      	beq.n	8000e42 <HAL_GPIO_Init+0x32>
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e5a:	2eff      	cmp	r6, #255	; 0xff
 8000e5c:	d84f      	bhi.n	8000efe <HAL_GPIO_Init+0xee>
 8000e5e:	4684      	mov	ip, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e60:	2eff      	cmp	r6, #255	; 0xff
 8000e62:	d84f      	bhi.n	8000f04 <HAL_GPIO_Init+0xf4>
 8000e64:	00a2      	lsls	r2, r4, #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e66:	f8dc 3000 	ldr.w	r3, [ip]
 8000e6a:	270f      	movs	r7, #15
 8000e6c:	4097      	lsls	r7, r2
 8000e6e:	ea23 0307 	bic.w	r3, r3, r7
 8000e72:	fa05 f202 	lsl.w	r2, r5, r2
 8000e76:	4313      	orrs	r3, r2
 8000e78:	f8cc 3000 	str.w	r3, [ip]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e7c:	684b      	ldr	r3, [r1, #4]
 8000e7e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8000e82:	d06d      	beq.n	8000f60 <HAL_GPIO_Init+0x150>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000e84:	4b66      	ldr	r3, [pc, #408]	; (8001020 <HAL_GPIO_Init+0x210>)
 8000e86:	699a      	ldr	r2, [r3, #24]
 8000e88:	f042 0201 	orr.w	r2, r2, #1
 8000e8c:	619a      	str	r2, [r3, #24]
 8000e8e:	699b      	ldr	r3, [r3, #24]
 8000e90:	f003 0301 	and.w	r3, r3, #1
 8000e94:	9301      	str	r3, [sp, #4]
 8000e96:	9b01      	ldr	r3, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 8000e98:	08a2      	lsrs	r2, r4, #2
 8000e9a:	1c97      	adds	r7, r2, #2
 8000e9c:	4b61      	ldr	r3, [pc, #388]	; (8001024 <HAL_GPIO_Init+0x214>)
 8000e9e:	f853 3027 	ldr.w	r3, [r3, r7, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ea2:	f004 0703 	and.w	r7, r4, #3
 8000ea6:	00bf      	lsls	r7, r7, #2
 8000ea8:	f04f 0c0f 	mov.w	ip, #15
 8000eac:	fa0c fc07 	lsl.w	ip, ip, r7
 8000eb0:	ea23 0c0c 	bic.w	ip, r3, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000eb4:	4b5c      	ldr	r3, [pc, #368]	; (8001028 <HAL_GPIO_Init+0x218>)
 8000eb6:	4298      	cmp	r0, r3
 8000eb8:	d02a      	beq.n	8000f10 <HAL_GPIO_Init+0x100>
 8000eba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000ebe:	4298      	cmp	r0, r3
 8000ec0:	f000 808a 	beq.w	8000fd8 <HAL_GPIO_Init+0x1c8>
 8000ec4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000ec8:	4298      	cmp	r0, r3
 8000eca:	f000 8087 	beq.w	8000fdc <HAL_GPIO_Init+0x1cc>
 8000ece:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000ed2:	4298      	cmp	r0, r3
 8000ed4:	d01a      	beq.n	8000f0c <HAL_GPIO_Init+0xfc>
 8000ed6:	2304      	movs	r3, #4
 8000ed8:	e01b      	b.n	8000f12 <HAL_GPIO_Init+0x102>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000eda:	68cd      	ldr	r5, [r1, #12]
          break;
 8000edc:	e7bd      	b.n	8000e5a <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ede:	68cd      	ldr	r5, [r1, #12]
 8000ee0:	3504      	adds	r5, #4
          break;
 8000ee2:	e7ba      	b.n	8000e5a <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ee4:	68cd      	ldr	r5, [r1, #12]
 8000ee6:	3508      	adds	r5, #8
          break;
 8000ee8:	e7b7      	b.n	8000e5a <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000eea:	68cd      	ldr	r5, [r1, #12]
 8000eec:	350c      	adds	r5, #12
          break;
 8000eee:	e7b4      	b.n	8000e5a <HAL_GPIO_Init+0x4a>
            GPIOx->BSRR = ioposition;
 8000ef0:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ef2:	2508      	movs	r5, #8
 8000ef4:	e7b1      	b.n	8000e5a <HAL_GPIO_Init+0x4a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ef6:	2500      	movs	r5, #0
 8000ef8:	e7af      	b.n	8000e5a <HAL_GPIO_Init+0x4a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000efa:	2504      	movs	r5, #4
 8000efc:	e7ad      	b.n	8000e5a <HAL_GPIO_Init+0x4a>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000efe:	f100 0c04 	add.w	ip, r0, #4
 8000f02:	e7ad      	b.n	8000e60 <HAL_GPIO_Init+0x50>
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000f04:	f1a4 0208 	sub.w	r2, r4, #8
 8000f08:	0092      	lsls	r2, r2, #2
 8000f0a:	e7ac      	b.n	8000e66 <HAL_GPIO_Init+0x56>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000f0c:	2303      	movs	r3, #3
 8000f0e:	e000      	b.n	8000f12 <HAL_GPIO_Init+0x102>
 8000f10:	2300      	movs	r3, #0
 8000f12:	40bb      	lsls	r3, r7
 8000f14:	ea43 030c 	orr.w	r3, r3, ip
        AFIO->EXTICR[position >> 2u] = temp;
 8000f18:	3202      	adds	r2, #2
 8000f1a:	4f42      	ldr	r7, [pc, #264]	; (8001024 <HAL_GPIO_Init+0x214>)
 8000f1c:	f847 3022 	str.w	r3, [r7, r2, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f20:	684b      	ldr	r3, [r1, #4]
 8000f22:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000f26:	d05b      	beq.n	8000fe0 <HAL_GPIO_Init+0x1d0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f28:	4a40      	ldr	r2, [pc, #256]	; (800102c <HAL_GPIO_Init+0x21c>)
 8000f2a:	6813      	ldr	r3, [r2, #0]
 8000f2c:	4333      	orrs	r3, r6
 8000f2e:	6013      	str	r3, [r2, #0]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f30:	684b      	ldr	r3, [r1, #4]
 8000f32:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000f36:	d059      	beq.n	8000fec <HAL_GPIO_Init+0x1dc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000f38:	4a3c      	ldr	r2, [pc, #240]	; (800102c <HAL_GPIO_Init+0x21c>)
 8000f3a:	6853      	ldr	r3, [r2, #4]
 8000f3c:	4333      	orrs	r3, r6
 8000f3e:	6053      	str	r3, [r2, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f40:	684b      	ldr	r3, [r1, #4]
 8000f42:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000f46:	d057      	beq.n	8000ff8 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000f48:	4a38      	ldr	r2, [pc, #224]	; (800102c <HAL_GPIO_Init+0x21c>)
 8000f4a:	6893      	ldr	r3, [r2, #8]
 8000f4c:	4333      	orrs	r3, r6
 8000f4e:	6093      	str	r3, [r2, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f50:	684b      	ldr	r3, [r1, #4]
 8000f52:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8000f56:	d055      	beq.n	8001004 <HAL_GPIO_Init+0x1f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f58:	4a34      	ldr	r2, [pc, #208]	; (800102c <HAL_GPIO_Init+0x21c>)
 8000f5a:	68d3      	ldr	r3, [r2, #12]
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	60d6      	str	r6, [r2, #12]
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }
      }
    }

	position++;
 8000f60:	3401      	adds	r4, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f62:	680b      	ldr	r3, [r1, #0]
 8000f64:	fa33 f204 	lsrs.w	r2, r3, r4
 8000f68:	d052      	beq.n	8001010 <HAL_GPIO_Init+0x200>
    ioposition = (0x01uL << position);
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	40a2      	lsls	r2, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f6e:	ea03 0602 	and.w	r6, r3, r2
    if (iocurrent == ioposition)
 8000f72:	ea32 0303 	bics.w	r3, r2, r3
 8000f76:	d1f3      	bne.n	8000f60 <HAL_GPIO_Init+0x150>
      switch (GPIO_Init->Mode)
 8000f78:	684b      	ldr	r3, [r1, #4]
 8000f7a:	2b12      	cmp	r3, #18
 8000f7c:	f63f af4d 	bhi.w	8000e1a <HAL_GPIO_Init+0xa>
 8000f80:	2b12      	cmp	r3, #18
 8000f82:	f63f af6a 	bhi.w	8000e5a <HAL_GPIO_Init+0x4a>
 8000f86:	a701      	add	r7, pc, #4	; (adr r7, 8000f8c <HAL_GPIO_Init+0x17c>)
 8000f88:	f857 f023 	ldr.w	pc, [r7, r3, lsl #2]
 8000f8c:	08000e43 	.word	0x08000e43
 8000f90:	08000edb 	.word	0x08000edb
 8000f94:	08000ee5 	.word	0x08000ee5
 8000f98:	08000ef7 	.word	0x08000ef7
 8000f9c:	08000e5b 	.word	0x08000e5b
 8000fa0:	08000e5b 	.word	0x08000e5b
 8000fa4:	08000e5b 	.word	0x08000e5b
 8000fa8:	08000e5b 	.word	0x08000e5b
 8000fac:	08000e5b 	.word	0x08000e5b
 8000fb0:	08000e5b 	.word	0x08000e5b
 8000fb4:	08000e5b 	.word	0x08000e5b
 8000fb8:	08000e5b 	.word	0x08000e5b
 8000fbc:	08000e5b 	.word	0x08000e5b
 8000fc0:	08000e5b 	.word	0x08000e5b
 8000fc4:	08000e5b 	.word	0x08000e5b
 8000fc8:	08000e5b 	.word	0x08000e5b
 8000fcc:	08000e5b 	.word	0x08000e5b
 8000fd0:	08000edf 	.word	0x08000edf
 8000fd4:	08000eeb 	.word	0x08000eeb
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000fd8:	2301      	movs	r3, #1
 8000fda:	e79a      	b.n	8000f12 <HAL_GPIO_Init+0x102>
 8000fdc:	2302      	movs	r3, #2
 8000fde:	e798      	b.n	8000f12 <HAL_GPIO_Init+0x102>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000fe0:	4a12      	ldr	r2, [pc, #72]	; (800102c <HAL_GPIO_Init+0x21c>)
 8000fe2:	6813      	ldr	r3, [r2, #0]
 8000fe4:	ea23 0306 	bic.w	r3, r3, r6
 8000fe8:	6013      	str	r3, [r2, #0]
 8000fea:	e7a1      	b.n	8000f30 <HAL_GPIO_Init+0x120>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000fec:	4a0f      	ldr	r2, [pc, #60]	; (800102c <HAL_GPIO_Init+0x21c>)
 8000fee:	6853      	ldr	r3, [r2, #4]
 8000ff0:	ea23 0306 	bic.w	r3, r3, r6
 8000ff4:	6053      	str	r3, [r2, #4]
 8000ff6:	e7a3      	b.n	8000f40 <HAL_GPIO_Init+0x130>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ff8:	4a0c      	ldr	r2, [pc, #48]	; (800102c <HAL_GPIO_Init+0x21c>)
 8000ffa:	6893      	ldr	r3, [r2, #8]
 8000ffc:	ea23 0306 	bic.w	r3, r3, r6
 8001000:	6093      	str	r3, [r2, #8]
 8001002:	e7a5      	b.n	8000f50 <HAL_GPIO_Init+0x140>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001004:	4a09      	ldr	r2, [pc, #36]	; (800102c <HAL_GPIO_Init+0x21c>)
 8001006:	68d3      	ldr	r3, [r2, #12]
 8001008:	ea23 0606 	bic.w	r6, r3, r6
 800100c:	60d6      	str	r6, [r2, #12]
 800100e:	e7a7      	b.n	8000f60 <HAL_GPIO_Init+0x150>
  }
}
 8001010:	b002      	add	sp, #8
 8001012:	bcf0      	pop	{r4, r5, r6, r7}
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	10220000 	.word	0x10220000
 800101c:	10310000 	.word	0x10310000
 8001020:	40021000 	.word	0x40021000
 8001024:	40010000 	.word	0x40010000
 8001028:	40010800 	.word	0x40010800
 800102c:	40010400 	.word	0x40010400

08001030 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001030:	b10a      	cbz	r2, 8001036 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001032:	6101      	str	r1, [r0, #16]
 8001034:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001036:	0409      	lsls	r1, r1, #16
 8001038:	6101      	str	r1, [r0, #16]
  }
}
 800103a:	4770      	bx	lr

0800103c <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800103c:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800103e:	ea01 0203 	and.w	r2, r1, r3
 8001042:	ea21 0103 	bic.w	r1, r1, r3
 8001046:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800104a:	6101      	str	r1, [r0, #16]
}
 800104c:	4770      	bx	lr

0800104e <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800104e:	6803      	ldr	r3, [r0, #0]
 8001050:	695a      	ldr	r2, [r3, #20]
 8001052:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8001056:	d101      	bne.n	800105c <I2C_IsAcknowledgeFailed+0xe>
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
  }
  return HAL_OK;
 8001058:	2000      	movs	r0, #0
}
 800105a:	4770      	bx	lr
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800105c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001060:	615a      	str	r2, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8001062:	2300      	movs	r3, #0
 8001064:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001066:	2220      	movs	r2, #32
 8001068:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800106c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001070:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001072:	f042 0204 	orr.w	r2, r2, #4
 8001076:	6402      	str	r2, [r0, #64]	; 0x40
    __HAL_UNLOCK(hi2c);
 8001078:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    return HAL_ERROR;
 800107c:	2001      	movs	r0, #1
 800107e:	4770      	bx	lr

08001080 <I2C_WaitOnFlagUntilTimeout>:
{
 8001080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001084:	4607      	mov	r7, r0
 8001086:	460d      	mov	r5, r1
 8001088:	4690      	mov	r8, r2
 800108a:	461e      	mov	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800108c:	e022      	b.n	80010d4 <I2C_WaitOnFlagUntilTimeout+0x54>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800108e:	f7ff fbad 	bl	80007ec <HAL_GetTick>
 8001092:	9b06      	ldr	r3, [sp, #24]
 8001094:	1ac0      	subs	r0, r0, r3
 8001096:	42b0      	cmp	r0, r6
 8001098:	d800      	bhi.n	800109c <I2C_WaitOnFlagUntilTimeout+0x1c>
 800109a:	b9de      	cbnz	r6, 80010d4 <I2C_WaitOnFlagUntilTimeout+0x54>
        hi2c->PreviousState     = I2C_STATE_NONE;
 800109c:	2300      	movs	r3, #0
 800109e:	633b      	str	r3, [r7, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80010a0:	2220      	movs	r2, #32
 80010a2:	f887 203d 	strb.w	r2, [r7, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80010a6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80010aa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80010ac:	f042 0220 	orr.w	r2, r2, #32
 80010b0:	643a      	str	r2, [r7, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80010b2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
        return HAL_ERROR;
 80010b6:	2001      	movs	r0, #1
 80010b8:	e01a      	b.n	80010f0 <I2C_WaitOnFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	699c      	ldr	r4, [r3, #24]
 80010be:	ea25 0404 	bic.w	r4, r5, r4
 80010c2:	b2a4      	uxth	r4, r4
 80010c4:	fab4 f484 	clz	r4, r4
 80010c8:	0964      	lsrs	r4, r4, #5
 80010ca:	45a0      	cmp	r8, r4
 80010cc:	d10f      	bne.n	80010ee <I2C_WaitOnFlagUntilTimeout+0x6e>
    if (Timeout != HAL_MAX_DELAY)
 80010ce:	f1b6 3fff 	cmp.w	r6, #4294967295
 80010d2:	d1dc      	bne.n	800108e <I2C_WaitOnFlagUntilTimeout+0xe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80010d4:	f3c5 4307 	ubfx	r3, r5, #16, #8
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d1ee      	bne.n	80010ba <I2C_WaitOnFlagUntilTimeout+0x3a>
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	695c      	ldr	r4, [r3, #20]
 80010e0:	ea25 0404 	bic.w	r4, r5, r4
 80010e4:	b2a4      	uxth	r4, r4
 80010e6:	fab4 f484 	clz	r4, r4
 80010ea:	0964      	lsrs	r4, r4, #5
 80010ec:	e7ed      	b.n	80010ca <I2C_WaitOnFlagUntilTimeout+0x4a>
  return HAL_OK;
 80010ee:	2000      	movs	r0, #0
}
 80010f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080010f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 80010f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010f8:	4605      	mov	r5, r0
 80010fa:	460e      	mov	r6, r1
 80010fc:	4617      	mov	r7, r2
 80010fe:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001100:	e03d      	b.n	800117e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001108:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800110a:	682b      	ldr	r3, [r5, #0]
 800110c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001110:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001112:	2300      	movs	r3, #0
 8001114:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001116:	2220      	movs	r2, #32
 8001118:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800111c:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001120:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8001122:	f042 0204 	orr.w	r2, r2, #4
 8001126:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001128:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 800112c:	2001      	movs	r0, #1
 800112e:	e034      	b.n	800119a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa6>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001130:	f7ff fb5c 	bl	80007ec <HAL_GetTick>
 8001134:	eba0 0008 	sub.w	r0, r0, r8
 8001138:	42b8      	cmp	r0, r7
 800113a:	d800      	bhi.n	800113e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4a>
 800113c:	b9ff      	cbnz	r7, 800117e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8a>
        hi2c->PreviousState       = I2C_STATE_NONE;
 800113e:	2300      	movs	r3, #0
 8001140:	632b      	str	r3, [r5, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001142:	2220      	movs	r2, #32
 8001144:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001148:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800114c:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800114e:	f042 0220 	orr.w	r2, r2, #32
 8001152:	642a      	str	r2, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8001154:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
        return HAL_ERROR;
 8001158:	2001      	movs	r0, #1
 800115a:	e01e      	b.n	800119a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800115c:	682b      	ldr	r3, [r5, #0]
 800115e:	699c      	ldr	r4, [r3, #24]
 8001160:	ea26 0404 	bic.w	r4, r6, r4
 8001164:	b2a4      	uxth	r4, r4
 8001166:	3c00      	subs	r4, #0
 8001168:	bf18      	it	ne
 800116a:	2401      	movne	r4, #1
 800116c:	b1a4      	cbz	r4, 8001198 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa4>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800116e:	682b      	ldr	r3, [r5, #0]
 8001170:	695a      	ldr	r2, [r3, #20]
 8001172:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8001176:	d1c4      	bne.n	8001102 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
    if (Timeout != HAL_MAX_DELAY)
 8001178:	f1b7 3fff 	cmp.w	r7, #4294967295
 800117c:	d1d8      	bne.n	8001130 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800117e:	f3c6 4307 	ubfx	r3, r6, #16, #8
 8001182:	2b01      	cmp	r3, #1
 8001184:	d1ea      	bne.n	800115c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
 8001186:	682b      	ldr	r3, [r5, #0]
 8001188:	695c      	ldr	r4, [r3, #20]
 800118a:	ea26 0404 	bic.w	r4, r6, r4
 800118e:	b2a4      	uxth	r4, r4
 8001190:	3c00      	subs	r4, #0
 8001192:	bf18      	it	ne
 8001194:	2401      	movne	r4, #1
 8001196:	e7e9      	b.n	800116c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
  return HAL_OK;
 8001198:	2000      	movs	r0, #0
}
 800119a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080011a0 <I2C_MasterRequestWrite>:
{
 80011a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011a2:	b083      	sub	sp, #12
 80011a4:	4604      	mov	r4, r0
 80011a6:	460d      	mov	r5, r1
 80011a8:	4616      	mov	r6, r2
 80011aa:	461f      	mov	r7, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80011ac:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80011ae:	2b08      	cmp	r3, #8
 80011b0:	d00d      	beq.n	80011ce <I2C_MasterRequestWrite+0x2e>
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d00b      	beq.n	80011ce <I2C_MasterRequestWrite+0x2e>
 80011b6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80011ba:	d008      	beq.n	80011ce <I2C_MasterRequestWrite+0x2e>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80011bc:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80011be:	2b12      	cmp	r3, #18
 80011c0:	d10a      	bne.n	80011d8 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80011c2:	6802      	ldr	r2, [r0, #0]
 80011c4:	6813      	ldr	r3, [r2, #0]
 80011c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011ca:	6013      	str	r3, [r2, #0]
 80011cc:	e004      	b.n	80011d8 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80011ce:	6822      	ldr	r2, [r4, #0]
 80011d0:	6813      	ldr	r3, [r2, #0]
 80011d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011d6:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80011d8:	9700      	str	r7, [sp, #0]
 80011da:	4633      	mov	r3, r6
 80011dc:	2200      	movs	r2, #0
 80011de:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80011e2:	4620      	mov	r0, r4
 80011e4:	f7ff ff4c 	bl	8001080 <I2C_WaitOnFlagUntilTimeout>
 80011e8:	b980      	cbnz	r0, 800120c <I2C_MasterRequestWrite+0x6c>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80011ea:	6923      	ldr	r3, [r4, #16]
 80011ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80011f0:	d116      	bne.n	8001220 <I2C_MasterRequestWrite+0x80>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80011f2:	6823      	ldr	r3, [r4, #0]
 80011f4:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 80011f8:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80011fa:	463b      	mov	r3, r7
 80011fc:	4632      	mov	r2, r6
 80011fe:	4913      	ldr	r1, [pc, #76]	; (800124c <I2C_MasterRequestWrite+0xac>)
 8001200:	4620      	mov	r0, r4
 8001202:	f7ff ff77 	bl	80010f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001206:	b9f8      	cbnz	r0, 8001248 <I2C_MasterRequestWrite+0xa8>
}
 8001208:	b003      	add	sp, #12
 800120a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800120c:	6823      	ldr	r3, [r4, #0]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001214:	d002      	beq.n	800121c <I2C_MasterRequestWrite+0x7c>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001216:	f44f 7300 	mov.w	r3, #512	; 0x200
 800121a:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 800121c:	2003      	movs	r0, #3
 800121e:	e7f3      	b.n	8001208 <I2C_MasterRequestWrite+0x68>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001220:	11eb      	asrs	r3, r5, #7
 8001222:	6822      	ldr	r2, [r4, #0]
 8001224:	f003 0306 	and.w	r3, r3, #6
 8001228:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 800122c:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800122e:	463b      	mov	r3, r7
 8001230:	4632      	mov	r2, r6
 8001232:	4907      	ldr	r1, [pc, #28]	; (8001250 <I2C_MasterRequestWrite+0xb0>)
 8001234:	4620      	mov	r0, r4
 8001236:	f7ff ff5d 	bl	80010f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800123a:	b918      	cbnz	r0, 8001244 <I2C_MasterRequestWrite+0xa4>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800123c:	6823      	ldr	r3, [r4, #0]
 800123e:	b2ed      	uxtb	r5, r5
 8001240:	611d      	str	r5, [r3, #16]
 8001242:	e7da      	b.n	80011fa <I2C_MasterRequestWrite+0x5a>
      return HAL_ERROR;
 8001244:	2001      	movs	r0, #1
 8001246:	e7df      	b.n	8001208 <I2C_MasterRequestWrite+0x68>
    return HAL_ERROR;
 8001248:	2001      	movs	r0, #1
 800124a:	e7dd      	b.n	8001208 <I2C_MasterRequestWrite+0x68>
 800124c:	00010002 	.word	0x00010002
 8001250:	00010008 	.word	0x00010008

08001254 <I2C_MasterRequestRead>:
{
 8001254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001258:	b084      	sub	sp, #16
 800125a:	4604      	mov	r4, r0
 800125c:	460d      	mov	r5, r1
 800125e:	4616      	mov	r6, r2
 8001260:	461f      	mov	r7, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001262:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001264:	6801      	ldr	r1, [r0, #0]
 8001266:	680b      	ldr	r3, [r1, #0]
 8001268:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800126c:	600b      	str	r3, [r1, #0]
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800126e:	2a08      	cmp	r2, #8
 8001270:	d00d      	beq.n	800128e <I2C_MasterRequestRead+0x3a>
 8001272:	2a01      	cmp	r2, #1
 8001274:	d00b      	beq.n	800128e <I2C_MasterRequestRead+0x3a>
 8001276:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 800127a:	d008      	beq.n	800128e <I2C_MasterRequestRead+0x3a>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800127c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800127e:	2b11      	cmp	r3, #17
 8001280:	d10a      	bne.n	8001298 <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001282:	6802      	ldr	r2, [r0, #0]
 8001284:	6813      	ldr	r3, [r2, #0]
 8001286:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800128a:	6013      	str	r3, [r2, #0]
 800128c:	e004      	b.n	8001298 <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800128e:	6822      	ldr	r2, [r4, #0]
 8001290:	6813      	ldr	r3, [r2, #0]
 8001292:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001296:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001298:	9700      	str	r7, [sp, #0]
 800129a:	4633      	mov	r3, r6
 800129c:	2200      	movs	r2, #0
 800129e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80012a2:	4620      	mov	r0, r4
 80012a4:	f7ff feec 	bl	8001080 <I2C_WaitOnFlagUntilTimeout>
 80012a8:	b998      	cbnz	r0, 80012d2 <I2C_MasterRequestRead+0x7e>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80012aa:	6923      	ldr	r3, [r4, #16]
 80012ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80012b0:	d119      	bne.n	80012e6 <I2C_MasterRequestRead+0x92>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80012b2:	6823      	ldr	r3, [r4, #0]
 80012b4:	f045 0501 	orr.w	r5, r5, #1
 80012b8:	b2ed      	uxtb	r5, r5
 80012ba:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80012bc:	463b      	mov	r3, r7
 80012be:	4632      	mov	r2, r6
 80012c0:	492a      	ldr	r1, [pc, #168]	; (800136c <I2C_MasterRequestRead+0x118>)
 80012c2:	4620      	mov	r0, r4
 80012c4:	f7ff ff16 	bl	80010f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80012c8:	2800      	cmp	r0, #0
 80012ca:	d14c      	bne.n	8001366 <I2C_MasterRequestRead+0x112>
}
 80012cc:	b004      	add	sp, #16
 80012ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80012d2:	6823      	ldr	r3, [r4, #0]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80012da:	d002      	beq.n	80012e2 <I2C_MasterRequestRead+0x8e>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80012dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012e0:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 80012e2:	2003      	movs	r0, #3
 80012e4:	e7f2      	b.n	80012cc <I2C_MasterRequestRead+0x78>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80012e6:	ea4f 18e5 	mov.w	r8, r5, asr #7
 80012ea:	f008 0806 	and.w	r8, r8, #6
 80012ee:	6823      	ldr	r3, [r4, #0]
 80012f0:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 80012f4:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80012f6:	463b      	mov	r3, r7
 80012f8:	4632      	mov	r2, r6
 80012fa:	491d      	ldr	r1, [pc, #116]	; (8001370 <I2C_MasterRequestRead+0x11c>)
 80012fc:	4620      	mov	r0, r4
 80012fe:	f7ff fef9 	bl	80010f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001302:	b108      	cbz	r0, 8001308 <I2C_MasterRequestRead+0xb4>
      return HAL_ERROR;
 8001304:	2001      	movs	r0, #1
 8001306:	e7e1      	b.n	80012cc <I2C_MasterRequestRead+0x78>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001308:	6823      	ldr	r3, [r4, #0]
 800130a:	b2ed      	uxtb	r5, r5
 800130c:	611d      	str	r5, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800130e:	463b      	mov	r3, r7
 8001310:	4632      	mov	r2, r6
 8001312:	4916      	ldr	r1, [pc, #88]	; (800136c <I2C_MasterRequestRead+0x118>)
 8001314:	4620      	mov	r0, r4
 8001316:	f7ff feed 	bl	80010f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800131a:	b108      	cbz	r0, 8001320 <I2C_MasterRequestRead+0xcc>
      return HAL_ERROR;
 800131c:	2001      	movs	r0, #1
 800131e:	e7d5      	b.n	80012cc <I2C_MasterRequestRead+0x78>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001320:	2200      	movs	r2, #0
 8001322:	9203      	str	r2, [sp, #12]
 8001324:	6823      	ldr	r3, [r4, #0]
 8001326:	6959      	ldr	r1, [r3, #20]
 8001328:	9103      	str	r1, [sp, #12]
 800132a:	6999      	ldr	r1, [r3, #24]
 800132c:	9103      	str	r1, [sp, #12]
 800132e:	9903      	ldr	r1, [sp, #12]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001330:	6819      	ldr	r1, [r3, #0]
 8001332:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001336:	6019      	str	r1, [r3, #0]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001338:	9700      	str	r7, [sp, #0]
 800133a:	4633      	mov	r3, r6
 800133c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001340:	4620      	mov	r0, r4
 8001342:	f7ff fe9d 	bl	8001080 <I2C_WaitOnFlagUntilTimeout>
 8001346:	b920      	cbnz	r0, 8001352 <I2C_MasterRequestRead+0xfe>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8001348:	6822      	ldr	r2, [r4, #0]
 800134a:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 800134e:	6113      	str	r3, [r2, #16]
 8001350:	e7b4      	b.n	80012bc <I2C_MasterRequestRead+0x68>
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001352:	6823      	ldr	r3, [r4, #0]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f413 7f80 	tst.w	r3, #256	; 0x100
 800135a:	d002      	beq.n	8001362 <I2C_MasterRequestRead+0x10e>
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800135c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001360:	6423      	str	r3, [r4, #64]	; 0x40
      return HAL_TIMEOUT;
 8001362:	2003      	movs	r0, #3
 8001364:	e7b2      	b.n	80012cc <I2C_MasterRequestRead+0x78>
    return HAL_ERROR;
 8001366:	2001      	movs	r0, #1
 8001368:	e7b0      	b.n	80012cc <I2C_MasterRequestRead+0x78>
 800136a:	bf00      	nop
 800136c:	00010002 	.word	0x00010002
 8001370:	00010008 	.word	0x00010008

08001374 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8001374:	b570      	push	{r4, r5, r6, lr}
 8001376:	4604      	mov	r4, r0
 8001378:	460d      	mov	r5, r1
 800137a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800137c:	6823      	ldr	r3, [r4, #0]
 800137e:	695b      	ldr	r3, [r3, #20]
 8001380:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001384:	d11c      	bne.n	80013c0 <I2C_WaitOnTXEFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001386:	4620      	mov	r0, r4
 8001388:	f7ff fe61 	bl	800104e <I2C_IsAcknowledgeFailed>
 800138c:	b9d0      	cbnz	r0, 80013c4 <I2C_WaitOnTXEFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 800138e:	f1b5 3fff 	cmp.w	r5, #4294967295
 8001392:	d0f3      	beq.n	800137c <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001394:	f7ff fa2a 	bl	80007ec <HAL_GetTick>
 8001398:	1b80      	subs	r0, r0, r6
 800139a:	42a8      	cmp	r0, r5
 800139c:	d801      	bhi.n	80013a2 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 800139e:	2d00      	cmp	r5, #0
 80013a0:	d1ec      	bne.n	800137c <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 80013a2:	2300      	movs	r3, #0
 80013a4:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80013a6:	2220      	movs	r2, #32
 80013a8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80013ac:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80013b0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80013b2:	f042 0220 	orr.w	r2, r2, #32
 80013b6:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80013b8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 80013bc:	2001      	movs	r0, #1
 80013be:	e000      	b.n	80013c2 <I2C_WaitOnTXEFlagUntilTimeout+0x4e>
  return HAL_OK;
 80013c0:	2000      	movs	r0, #0
}
 80013c2:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80013c4:	2001      	movs	r0, #1
 80013c6:	e7fc      	b.n	80013c2 <I2C_WaitOnTXEFlagUntilTimeout+0x4e>

080013c8 <I2C_RequestMemoryWrite>:
{
 80013c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80013cc:	b085      	sub	sp, #20
 80013ce:	4604      	mov	r4, r0
 80013d0:	460d      	mov	r5, r1
 80013d2:	4691      	mov	r9, r2
 80013d4:	461f      	mov	r7, r3
 80013d6:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 80013da:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80013dc:	6803      	ldr	r3, [r0, #0]
 80013de:	6819      	ldr	r1, [r3, #0]
 80013e0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80013e4:	6019      	str	r1, [r3, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80013e6:	9600      	str	r6, [sp, #0]
 80013e8:	4643      	mov	r3, r8
 80013ea:	2200      	movs	r2, #0
 80013ec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80013f0:	f7ff fe46 	bl	8001080 <I2C_WaitOnFlagUntilTimeout>
 80013f4:	b960      	cbnz	r0, 8001410 <I2C_RequestMemoryWrite+0x48>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80013f6:	6823      	ldr	r3, [r4, #0]
 80013f8:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 80013fc:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80013fe:	4633      	mov	r3, r6
 8001400:	4642      	mov	r2, r8
 8001402:	4926      	ldr	r1, [pc, #152]	; (800149c <I2C_RequestMemoryWrite+0xd4>)
 8001404:	4620      	mov	r0, r4
 8001406:	f7ff fe75 	bl	80010f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800140a:	b168      	cbz	r0, 8001428 <I2C_RequestMemoryWrite+0x60>
    return HAL_ERROR;
 800140c:	2001      	movs	r0, #1
 800140e:	e008      	b.n	8001422 <I2C_RequestMemoryWrite+0x5a>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001410:	6823      	ldr	r3, [r4, #0]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001418:	d002      	beq.n	8001420 <I2C_RequestMemoryWrite+0x58>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800141a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800141e:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 8001420:	2003      	movs	r0, #3
}
 8001422:	b005      	add	sp, #20
 8001424:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001428:	2300      	movs	r3, #0
 800142a:	9303      	str	r3, [sp, #12]
 800142c:	6823      	ldr	r3, [r4, #0]
 800142e:	695a      	ldr	r2, [r3, #20]
 8001430:	9203      	str	r2, [sp, #12]
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	9303      	str	r3, [sp, #12]
 8001436:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001438:	4632      	mov	r2, r6
 800143a:	4641      	mov	r1, r8
 800143c:	4620      	mov	r0, r4
 800143e:	f7ff ff99 	bl	8001374 <I2C_WaitOnTXEFlagUntilTimeout>
 8001442:	b930      	cbnz	r0, 8001452 <I2C_RequestMemoryWrite+0x8a>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001444:	2f01      	cmp	r7, #1
 8001446:	d10f      	bne.n	8001468 <I2C_RequestMemoryWrite+0xa0>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001448:	6823      	ldr	r3, [r4, #0]
 800144a:	fa5f f689 	uxtb.w	r6, r9
 800144e:	611e      	str	r6, [r3, #16]
 8001450:	e7e7      	b.n	8001422 <I2C_RequestMemoryWrite+0x5a>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001452:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001454:	2b04      	cmp	r3, #4
 8001456:	d001      	beq.n	800145c <I2C_RequestMemoryWrite+0x94>
    return HAL_ERROR;
 8001458:	2001      	movs	r0, #1
 800145a:	e7e2      	b.n	8001422 <I2C_RequestMemoryWrite+0x5a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800145c:	6822      	ldr	r2, [r4, #0]
 800145e:	6813      	ldr	r3, [r2, #0]
 8001460:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001464:	6013      	str	r3, [r2, #0]
 8001466:	e7f7      	b.n	8001458 <I2C_RequestMemoryWrite+0x90>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001468:	6823      	ldr	r3, [r4, #0]
 800146a:	ea4f 2219 	mov.w	r2, r9, lsr #8
 800146e:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001470:	4632      	mov	r2, r6
 8001472:	4641      	mov	r1, r8
 8001474:	4620      	mov	r0, r4
 8001476:	f7ff ff7d 	bl	8001374 <I2C_WaitOnTXEFlagUntilTimeout>
 800147a:	b920      	cbnz	r0, 8001486 <I2C_RequestMemoryWrite+0xbe>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800147c:	6823      	ldr	r3, [r4, #0]
 800147e:	fa5f f689 	uxtb.w	r6, r9
 8001482:	611e      	str	r6, [r3, #16]
 8001484:	e7cd      	b.n	8001422 <I2C_RequestMemoryWrite+0x5a>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001486:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001488:	2b04      	cmp	r3, #4
 800148a:	d001      	beq.n	8001490 <I2C_RequestMemoryWrite+0xc8>
      return HAL_ERROR;
 800148c:	2001      	movs	r0, #1
 800148e:	e7c8      	b.n	8001422 <I2C_RequestMemoryWrite+0x5a>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001490:	6822      	ldr	r2, [r4, #0]
 8001492:	6813      	ldr	r3, [r2, #0]
 8001494:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001498:	6013      	str	r3, [r2, #0]
 800149a:	e7f7      	b.n	800148c <I2C_RequestMemoryWrite+0xc4>
 800149c:	00010002 	.word	0x00010002

080014a0 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 80014a0:	b570      	push	{r4, r5, r6, lr}
 80014a2:	4604      	mov	r4, r0
 80014a4:	460d      	mov	r5, r1
 80014a6:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80014a8:	6823      	ldr	r3, [r4, #0]
 80014aa:	695b      	ldr	r3, [r3, #20]
 80014ac:	f013 0f04 	tst.w	r3, #4
 80014b0:	d11c      	bne.n	80014ec <I2C_WaitOnBTFFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80014b2:	4620      	mov	r0, r4
 80014b4:	f7ff fdcb 	bl	800104e <I2C_IsAcknowledgeFailed>
 80014b8:	b9d0      	cbnz	r0, 80014f0 <I2C_WaitOnBTFFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 80014ba:	f1b5 3fff 	cmp.w	r5, #4294967295
 80014be:	d0f3      	beq.n	80014a8 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80014c0:	f7ff f994 	bl	80007ec <HAL_GetTick>
 80014c4:	1b80      	subs	r0, r0, r6
 80014c6:	42a8      	cmp	r0, r5
 80014c8:	d801      	bhi.n	80014ce <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 80014ca:	2d00      	cmp	r5, #0
 80014cc:	d1ec      	bne.n	80014a8 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 80014ce:	2300      	movs	r3, #0
 80014d0:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80014d2:	2220      	movs	r2, #32
 80014d4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80014d8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80014dc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80014de:	f042 0220 	orr.w	r2, r2, #32
 80014e2:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80014e4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 80014e8:	2001      	movs	r0, #1
 80014ea:	e000      	b.n	80014ee <I2C_WaitOnBTFFlagUntilTimeout+0x4e>
  return HAL_OK;
 80014ec:	2000      	movs	r0, #0
}
 80014ee:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80014f0:	2001      	movs	r0, #1
 80014f2:	e7fc      	b.n	80014ee <I2C_WaitOnBTFFlagUntilTimeout+0x4e>

080014f4 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 80014f4:	b570      	push	{r4, r5, r6, lr}
 80014f6:	4605      	mov	r5, r0
 80014f8:	460c      	mov	r4, r1
 80014fa:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80014fc:	682b      	ldr	r3, [r5, #0]
 80014fe:	6959      	ldr	r1, [r3, #20]
 8001500:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001504:	d129      	bne.n	800155a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001506:	6959      	ldr	r1, [r3, #20]
 8001508:	f011 0f10 	tst.w	r1, #16
 800150c:	d115      	bne.n	800153a <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800150e:	f7ff f96d 	bl	80007ec <HAL_GetTick>
 8001512:	1b80      	subs	r0, r0, r6
 8001514:	42a0      	cmp	r0, r4
 8001516:	d801      	bhi.n	800151c <I2C_WaitOnRXNEFlagUntilTimeout+0x28>
 8001518:	2c00      	cmp	r4, #0
 800151a:	d1ef      	bne.n	80014fc <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 800151c:	2300      	movs	r3, #0
 800151e:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001520:	2220      	movs	r2, #32
 8001522:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001526:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800152a:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800152c:	f042 0220 	orr.w	r2, r2, #32
 8001530:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001532:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 8001536:	2001      	movs	r0, #1
}
 8001538:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800153a:	f06f 0210 	mvn.w	r2, #16
 800153e:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001540:	2300      	movs	r3, #0
 8001542:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001544:	2220      	movs	r2, #32
 8001546:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800154a:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800154e:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8001550:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001552:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 8001556:	2001      	movs	r0, #1
 8001558:	e7ee      	b.n	8001538 <I2C_WaitOnRXNEFlagUntilTimeout+0x44>
  return HAL_OK;
 800155a:	2000      	movs	r0, #0
 800155c:	e7ec      	b.n	8001538 <I2C_WaitOnRXNEFlagUntilTimeout+0x44>
	...

08001560 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8001560:	2800      	cmp	r0, #0
 8001562:	f000 80cc 	beq.w	80016fe <HAL_I2C_Init+0x19e>
{
 8001566:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001568:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800156a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800156e:	2b00      	cmp	r3, #0
 8001570:	d077      	beq.n	8001662 <HAL_I2C_Init+0x102>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001572:	2324      	movs	r3, #36	; 0x24
 8001574:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001578:	6822      	ldr	r2, [r4, #0]
 800157a:	6813      	ldr	r3, [r2, #0]
 800157c:	f023 0301 	bic.w	r3, r3, #1
 8001580:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001582:	6822      	ldr	r2, [r4, #0]
 8001584:	6813      	ldr	r3, [r2, #0]
 8001586:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800158a:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800158c:	6822      	ldr	r2, [r4, #0]
 800158e:	6813      	ldr	r3, [r2, #0]
 8001590:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001594:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001596:	f000 fedf 	bl	8002358 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800159a:	6862      	ldr	r2, [r4, #4]
 800159c:	4b5a      	ldr	r3, [pc, #360]	; (8001708 <HAL_I2C_Init+0x1a8>)
 800159e:	429a      	cmp	r2, r3
 80015a0:	d864      	bhi.n	800166c <HAL_I2C_Init+0x10c>
 80015a2:	4b5a      	ldr	r3, [pc, #360]	; (800170c <HAL_I2C_Init+0x1ac>)
 80015a4:	4298      	cmp	r0, r3
 80015a6:	bf8c      	ite	hi
 80015a8:	2300      	movhi	r3, #0
 80015aa:	2301      	movls	r3, #1
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	f040 80a8 	bne.w	8001702 <HAL_I2C_Init+0x1a2>
  freqrange = I2C_FREQRANGE(pclk1);
 80015b2:	4d57      	ldr	r5, [pc, #348]	; (8001710 <HAL_I2C_Init+0x1b0>)
 80015b4:	fba5 3500 	umull	r3, r5, r5, r0
 80015b8:	0caf      	lsrs	r7, r5, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80015ba:	6826      	ldr	r6, [r4, #0]
 80015bc:	6871      	ldr	r1, [r6, #4]
 80015be:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 80015c2:	ea41 4195 	orr.w	r1, r1, r5, lsr #18
 80015c6:	6071      	str	r1, [r6, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80015c8:	6821      	ldr	r1, [r4, #0]
 80015ca:	6a0b      	ldr	r3, [r1, #32]
 80015cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80015d0:	6865      	ldr	r5, [r4, #4]
 80015d2:	4a4d      	ldr	r2, [pc, #308]	; (8001708 <HAL_I2C_Init+0x1a8>)
 80015d4:	4295      	cmp	r5, r2
 80015d6:	d84f      	bhi.n	8001678 <HAL_I2C_Init+0x118>
 80015d8:	1c7a      	adds	r2, r7, #1
 80015da:	4313      	orrs	r3, r2
 80015dc:	620b      	str	r3, [r1, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80015de:	6825      	ldr	r5, [r4, #0]
 80015e0:	69e9      	ldr	r1, [r5, #28]
 80015e2:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 80015e6:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80015ea:	6863      	ldr	r3, [r4, #4]
 80015ec:	4a46      	ldr	r2, [pc, #280]	; (8001708 <HAL_I2C_Init+0x1a8>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d84c      	bhi.n	800168c <HAL_I2C_Init+0x12c>
 80015f2:	3801      	subs	r0, #1
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	fbb0 f0f3 	udiv	r0, r0, r3
 80015fa:	3001      	adds	r0, #1
 80015fc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001600:	4218      	tst	r0, r3
 8001602:	d078      	beq.n	80016f6 <HAL_I2C_Init+0x196>
 8001604:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001608:	430b      	orrs	r3, r1
 800160a:	61eb      	str	r3, [r5, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800160c:	6821      	ldr	r1, [r4, #0]
 800160e:	680b      	ldr	r3, [r1, #0]
 8001610:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001614:	69e2      	ldr	r2, [r4, #28]
 8001616:	6a20      	ldr	r0, [r4, #32]
 8001618:	4302      	orrs	r2, r0
 800161a:	4313      	orrs	r3, r2
 800161c:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800161e:	6821      	ldr	r1, [r4, #0]
 8001620:	688b      	ldr	r3, [r1, #8]
 8001622:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001626:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800162a:	6922      	ldr	r2, [r4, #16]
 800162c:	68e0      	ldr	r0, [r4, #12]
 800162e:	4302      	orrs	r2, r0
 8001630:	4313      	orrs	r3, r2
 8001632:	608b      	str	r3, [r1, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001634:	6821      	ldr	r1, [r4, #0]
 8001636:	68cb      	ldr	r3, [r1, #12]
 8001638:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800163c:	6962      	ldr	r2, [r4, #20]
 800163e:	69a0      	ldr	r0, [r4, #24]
 8001640:	4302      	orrs	r2, r0
 8001642:	4313      	orrs	r3, r2
 8001644:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001646:	6822      	ldr	r2, [r4, #0]
 8001648:	6813      	ldr	r3, [r2, #0]
 800164a:	f043 0301 	orr.w	r3, r3, #1
 800164e:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001650:	2000      	movs	r0, #0
 8001652:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001654:	2320      	movs	r3, #32
 8001656:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800165a:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800165c:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
}
 8001660:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8001662:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001666:	f001 fa6f 	bl	8002b48 <HAL_I2C_MspInit>
 800166a:	e782      	b.n	8001572 <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800166c:	4b29      	ldr	r3, [pc, #164]	; (8001714 <HAL_I2C_Init+0x1b4>)
 800166e:	4298      	cmp	r0, r3
 8001670:	bf8c      	ite	hi
 8001672:	2300      	movhi	r3, #0
 8001674:	2301      	movls	r3, #1
 8001676:	e799      	b.n	80015ac <HAL_I2C_Init+0x4c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001678:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800167c:	fb02 f207 	mul.w	r2, r2, r7
 8001680:	4d25      	ldr	r5, [pc, #148]	; (8001718 <HAL_I2C_Init+0x1b8>)
 8001682:	fba5 5202 	umull	r5, r2, r5, r2
 8001686:	0992      	lsrs	r2, r2, #6
 8001688:	3201      	adds	r2, #1
 800168a:	e7a6      	b.n	80015da <HAL_I2C_Init+0x7a>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800168c:	68a2      	ldr	r2, [r4, #8]
 800168e:	b9ba      	cbnz	r2, 80016c0 <HAL_I2C_Init+0x160>
 8001690:	1e46      	subs	r6, r0, #1
 8001692:	eb03 0743 	add.w	r7, r3, r3, lsl #1
 8001696:	fbb6 f6f7 	udiv	r6, r6, r7
 800169a:	3601      	adds	r6, #1
 800169c:	f3c6 060b 	ubfx	r6, r6, #0, #12
 80016a0:	fab6 f686 	clz	r6, r6
 80016a4:	0976      	lsrs	r6, r6, #5
 80016a6:	bb46      	cbnz	r6, 80016fa <HAL_I2C_Init+0x19a>
 80016a8:	b9c2      	cbnz	r2, 80016dc <HAL_I2C_Init+0x17c>
 80016aa:	1e42      	subs	r2, r0, #1
 80016ac:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80016b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80016b4:	3201      	adds	r2, #1
 80016b6:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80016ba:	f442 4300 	orr.w	r3, r2, #32768	; 0x8000
 80016be:	e7a3      	b.n	8001608 <HAL_I2C_Init+0xa8>
 80016c0:	1e46      	subs	r6, r0, #1
 80016c2:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 80016c6:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 80016ca:	fbb6 f6f7 	udiv	r6, r6, r7
 80016ce:	3601      	adds	r6, #1
 80016d0:	f3c6 060b 	ubfx	r6, r6, #0, #12
 80016d4:	fab6 f686 	clz	r6, r6
 80016d8:	0976      	lsrs	r6, r6, #5
 80016da:	e7e4      	b.n	80016a6 <HAL_I2C_Init+0x146>
 80016dc:	1e42      	subs	r2, r0, #1
 80016de:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80016e2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80016e6:	fbb2 f2f3 	udiv	r2, r2, r3
 80016ea:	3201      	adds	r2, #1
 80016ec:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80016f0:	f442 4340 	orr.w	r3, r2, #49152	; 0xc000
 80016f4:	e788      	b.n	8001608 <HAL_I2C_Init+0xa8>
 80016f6:	2304      	movs	r3, #4
 80016f8:	e786      	b.n	8001608 <HAL_I2C_Init+0xa8>
 80016fa:	2301      	movs	r3, #1
 80016fc:	e784      	b.n	8001608 <HAL_I2C_Init+0xa8>
    return HAL_ERROR;
 80016fe:	2001      	movs	r0, #1
}
 8001700:	4770      	bx	lr
    return HAL_ERROR;
 8001702:	2001      	movs	r0, #1
 8001704:	e7ac      	b.n	8001660 <HAL_I2C_Init+0x100>
 8001706:	bf00      	nop
 8001708:	000186a0 	.word	0x000186a0
 800170c:	001e847f 	.word	0x001e847f
 8001710:	431bde83 	.word	0x431bde83
 8001714:	003d08ff 	.word	0x003d08ff
 8001718:	10624dd3 	.word	0x10624dd3

0800171c <HAL_I2C_Master_Transmit>:
{
 800171c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001720:	b085      	sub	sp, #20
 8001722:	4604      	mov	r4, r0
 8001724:	460f      	mov	r7, r1
 8001726:	4691      	mov	r9, r2
 8001728:	4698      	mov	r8, r3
 800172a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 800172c:	f7ff f85e 	bl	80007ec <HAL_GetTick>
 8001730:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001732:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 8001736:	b2c0      	uxtb	r0, r0
 8001738:	2820      	cmp	r0, #32
 800173a:	d004      	beq.n	8001746 <HAL_I2C_Master_Transmit+0x2a>
    return HAL_BUSY;
 800173c:	2702      	movs	r7, #2
}
 800173e:	4638      	mov	r0, r7
 8001740:	b005      	add	sp, #20
 8001742:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001746:	9500      	str	r5, [sp, #0]
 8001748:	2319      	movs	r3, #25
 800174a:	2201      	movs	r2, #1
 800174c:	494f      	ldr	r1, [pc, #316]	; (800188c <HAL_I2C_Master_Transmit+0x170>)
 800174e:	4620      	mov	r0, r4
 8001750:	f7ff fc96 	bl	8001080 <I2C_WaitOnFlagUntilTimeout>
 8001754:	2800      	cmp	r0, #0
 8001756:	f040 8092 	bne.w	800187e <HAL_I2C_Master_Transmit+0x162>
    __HAL_LOCK(hi2c);
 800175a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800175e:	2b01      	cmp	r3, #1
 8001760:	f000 808f 	beq.w	8001882 <HAL_I2C_Master_Transmit+0x166>
 8001764:	2301      	movs	r3, #1
 8001766:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800176a:	6823      	ldr	r3, [r4, #0]
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	f012 0f01 	tst.w	r2, #1
 8001772:	d103      	bne.n	800177c <HAL_I2C_Master_Transmit+0x60>
      __HAL_I2C_ENABLE(hi2c);
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	f042 0201 	orr.w	r2, r2, #1
 800177a:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800177c:	6822      	ldr	r2, [r4, #0]
 800177e:	6813      	ldr	r3, [r2, #0]
 8001780:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001784:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001786:	2321      	movs	r3, #33	; 0x21
 8001788:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800178c:	2310      	movs	r3, #16
 800178e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001792:	2300      	movs	r3, #0
 8001794:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8001796:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 800179a:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800179e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80017a0:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80017a2:	4b3b      	ldr	r3, [pc, #236]	; (8001890 <HAL_I2C_Master_Transmit+0x174>)
 80017a4:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80017a6:	462b      	mov	r3, r5
 80017a8:	4632      	mov	r2, r6
 80017aa:	4639      	mov	r1, r7
 80017ac:	4620      	mov	r0, r4
 80017ae:	f7ff fcf7 	bl	80011a0 <I2C_MasterRequestWrite>
 80017b2:	4607      	mov	r7, r0
 80017b4:	2800      	cmp	r0, #0
 80017b6:	d166      	bne.n	8001886 <HAL_I2C_Master_Transmit+0x16a>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80017b8:	2300      	movs	r3, #0
 80017ba:	9303      	str	r3, [sp, #12]
 80017bc:	6823      	ldr	r3, [r4, #0]
 80017be:	695a      	ldr	r2, [r3, #20]
 80017c0:	9203      	str	r2, [sp, #12]
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	9303      	str	r3, [sp, #12]
 80017c6:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 80017c8:	e011      	b.n	80017ee <HAL_I2C_Master_Transmit+0xd2>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80017ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80017cc:	2b04      	cmp	r3, #4
 80017ce:	d001      	beq.n	80017d4 <HAL_I2C_Master_Transmit+0xb8>
        return HAL_ERROR;
 80017d0:	2701      	movs	r7, #1
 80017d2:	e7b4      	b.n	800173e <HAL_I2C_Master_Transmit+0x22>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80017d4:	6822      	ldr	r2, [r4, #0]
 80017d6:	6813      	ldr	r3, [r2, #0]
 80017d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017dc:	6013      	str	r3, [r2, #0]
 80017de:	e7f7      	b.n	80017d0 <HAL_I2C_Master_Transmit+0xb4>
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80017e0:	462a      	mov	r2, r5
 80017e2:	4631      	mov	r1, r6
 80017e4:	4620      	mov	r0, r4
 80017e6:	f7ff fe5b 	bl	80014a0 <I2C_WaitOnBTFFlagUntilTimeout>
 80017ea:	2800      	cmp	r0, #0
 80017ec:	d12e      	bne.n	800184c <HAL_I2C_Master_Transmit+0x130>
    while (hi2c->XferSize > 0U)
 80017ee:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d036      	beq.n	8001862 <HAL_I2C_Master_Transmit+0x146>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80017f4:	462a      	mov	r2, r5
 80017f6:	4631      	mov	r1, r6
 80017f8:	4620      	mov	r0, r4
 80017fa:	f7ff fdbb 	bl	8001374 <I2C_WaitOnTXEFlagUntilTimeout>
 80017fe:	2800      	cmp	r0, #0
 8001800:	d1e3      	bne.n	80017ca <HAL_I2C_Master_Transmit+0xae>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001802:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001804:	6823      	ldr	r3, [r4, #0]
 8001806:	7812      	ldrb	r2, [r2, #0]
 8001808:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800180a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800180c:	1c4b      	adds	r3, r1, #1
 800180e:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001810:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001812:	b29b      	uxth	r3, r3
 8001814:	3b01      	subs	r3, #1
 8001816:	b29b      	uxth	r3, r3
 8001818:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800181a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800181c:	3b01      	subs	r3, #1
 800181e:	b29b      	uxth	r3, r3
 8001820:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001822:	6822      	ldr	r2, [r4, #0]
 8001824:	6950      	ldr	r0, [r2, #20]
 8001826:	f010 0f04 	tst.w	r0, #4
 800182a:	d0d9      	beq.n	80017e0 <HAL_I2C_Master_Transmit+0xc4>
 800182c:	2b00      	cmp	r3, #0
 800182e:	d0d7      	beq.n	80017e0 <HAL_I2C_Master_Transmit+0xc4>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001830:	784b      	ldrb	r3, [r1, #1]
 8001832:	6113      	str	r3, [r2, #16]
        hi2c->pBuffPtr++;
 8001834:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001836:	3301      	adds	r3, #1
 8001838:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 800183a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800183c:	b29b      	uxth	r3, r3
 800183e:	3b01      	subs	r3, #1
 8001840:	b29b      	uxth	r3, r3
 8001842:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8001844:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001846:	3b01      	subs	r3, #1
 8001848:	8523      	strh	r3, [r4, #40]	; 0x28
 800184a:	e7c9      	b.n	80017e0 <HAL_I2C_Master_Transmit+0xc4>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800184c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800184e:	2b04      	cmp	r3, #4
 8001850:	d001      	beq.n	8001856 <HAL_I2C_Master_Transmit+0x13a>
        return HAL_ERROR;
 8001852:	2701      	movs	r7, #1
 8001854:	e773      	b.n	800173e <HAL_I2C_Master_Transmit+0x22>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001856:	6822      	ldr	r2, [r4, #0]
 8001858:	6813      	ldr	r3, [r2, #0]
 800185a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800185e:	6013      	str	r3, [r2, #0]
 8001860:	e7f7      	b.n	8001852 <HAL_I2C_Master_Transmit+0x136>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001862:	6822      	ldr	r2, [r4, #0]
 8001864:	6813      	ldr	r3, [r2, #0]
 8001866:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800186a:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800186c:	2320      	movs	r3, #32
 800186e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001872:	2300      	movs	r3, #0
 8001874:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8001878:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 800187c:	e75f      	b.n	800173e <HAL_I2C_Master_Transmit+0x22>
      return HAL_BUSY;
 800187e:	2702      	movs	r7, #2
 8001880:	e75d      	b.n	800173e <HAL_I2C_Master_Transmit+0x22>
    __HAL_LOCK(hi2c);
 8001882:	2702      	movs	r7, #2
 8001884:	e75b      	b.n	800173e <HAL_I2C_Master_Transmit+0x22>
      return HAL_ERROR;
 8001886:	2701      	movs	r7, #1
 8001888:	e759      	b.n	800173e <HAL_I2C_Master_Transmit+0x22>
 800188a:	bf00      	nop
 800188c:	00100002 	.word	0x00100002
 8001890:	ffff0000 	.word	0xffff0000

08001894 <HAL_I2C_Master_Receive>:
{
 8001894:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001898:	b089      	sub	sp, #36	; 0x24
 800189a:	4604      	mov	r4, r0
 800189c:	460f      	mov	r7, r1
 800189e:	4691      	mov	r9, r2
 80018a0:	4698      	mov	r8, r3
 80018a2:	9e10      	ldr	r6, [sp, #64]	; 0x40
  __IO uint32_t count = 0U;
 80018a4:	2300      	movs	r3, #0
 80018a6:	9307      	str	r3, [sp, #28]
  uint32_t tickstart = HAL_GetTick();
 80018a8:	f7fe ffa0 	bl	80007ec <HAL_GetTick>
 80018ac:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80018ae:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 80018b2:	b2c0      	uxtb	r0, r0
 80018b4:	2820      	cmp	r0, #32
 80018b6:	d004      	beq.n	80018c2 <HAL_I2C_Master_Receive+0x2e>
    return HAL_BUSY;
 80018b8:	2702      	movs	r7, #2
}
 80018ba:	4638      	mov	r0, r7
 80018bc:	b009      	add	sp, #36	; 0x24
 80018be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80018c2:	9500      	str	r5, [sp, #0]
 80018c4:	2319      	movs	r3, #25
 80018c6:	2201      	movs	r2, #1
 80018c8:	499d      	ldr	r1, [pc, #628]	; (8001b40 <HAL_I2C_Master_Receive+0x2ac>)
 80018ca:	4620      	mov	r0, r4
 80018cc:	f7ff fbd8 	bl	8001080 <I2C_WaitOnFlagUntilTimeout>
 80018d0:	2800      	cmp	r0, #0
 80018d2:	f040 8172 	bne.w	8001bba <HAL_I2C_Master_Receive+0x326>
    __HAL_LOCK(hi2c);
 80018d6:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80018da:	2b01      	cmp	r3, #1
 80018dc:	f000 816f 	beq.w	8001bbe <HAL_I2C_Master_Receive+0x32a>
 80018e0:	2301      	movs	r3, #1
 80018e2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80018e6:	6823      	ldr	r3, [r4, #0]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	f012 0f01 	tst.w	r2, #1
 80018ee:	d103      	bne.n	80018f8 <HAL_I2C_Master_Receive+0x64>
      __HAL_I2C_ENABLE(hi2c);
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	f042 0201 	orr.w	r2, r2, #1
 80018f6:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80018f8:	6822      	ldr	r2, [r4, #0]
 80018fa:	6813      	ldr	r3, [r2, #0]
 80018fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001900:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001902:	2322      	movs	r3, #34	; 0x22
 8001904:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001908:	2310      	movs	r3, #16
 800190a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800190e:	2300      	movs	r3, #0
 8001910:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8001912:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001916:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800191a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800191c:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800191e:	4b89      	ldr	r3, [pc, #548]	; (8001b44 <HAL_I2C_Master_Receive+0x2b0>)
 8001920:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001922:	462b      	mov	r3, r5
 8001924:	4632      	mov	r2, r6
 8001926:	4639      	mov	r1, r7
 8001928:	4620      	mov	r0, r4
 800192a:	f7ff fc93 	bl	8001254 <I2C_MasterRequestRead>
 800192e:	4607      	mov	r7, r0
 8001930:	2800      	cmp	r0, #0
 8001932:	f040 8146 	bne.w	8001bc2 <HAL_I2C_Master_Receive+0x32e>
    if (hi2c->XferSize == 0U)
 8001936:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001938:	b95b      	cbnz	r3, 8001952 <HAL_I2C_Master_Receive+0xbe>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800193a:	9303      	str	r3, [sp, #12]
 800193c:	6823      	ldr	r3, [r4, #0]
 800193e:	695a      	ldr	r2, [r3, #20]
 8001940:	9203      	str	r2, [sp, #12]
 8001942:	699a      	ldr	r2, [r3, #24]
 8001944:	9203      	str	r2, [sp, #12]
 8001946:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	e076      	b.n	8001a40 <HAL_I2C_Master_Receive+0x1ac>
    else if (hi2c->XferSize == 1U)
 8001952:	2b01      	cmp	r3, #1
 8001954:	d00f      	beq.n	8001976 <HAL_I2C_Master_Receive+0xe2>
    else if (hi2c->XferSize == 2U)
 8001956:	2b02      	cmp	r3, #2
 8001958:	d021      	beq.n	800199e <HAL_I2C_Master_Receive+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800195a:	6822      	ldr	r2, [r4, #0]
 800195c:	6813      	ldr	r3, [r2, #0]
 800195e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001962:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001964:	2300      	movs	r3, #0
 8001966:	9306      	str	r3, [sp, #24]
 8001968:	6823      	ldr	r3, [r4, #0]
 800196a:	695a      	ldr	r2, [r3, #20]
 800196c:	9206      	str	r2, [sp, #24]
 800196e:	699b      	ldr	r3, [r3, #24]
 8001970:	9306      	str	r3, [sp, #24]
 8001972:	9b06      	ldr	r3, [sp, #24]
 8001974:	e064      	b.n	8001a40 <HAL_I2C_Master_Receive+0x1ac>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001976:	6822      	ldr	r2, [r4, #0]
 8001978:	6813      	ldr	r3, [r2, #0]
 800197a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800197e:	6013      	str	r3, [r2, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001980:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001982:	2300      	movs	r3, #0
 8001984:	9304      	str	r3, [sp, #16]
 8001986:	6823      	ldr	r3, [r4, #0]
 8001988:	695a      	ldr	r2, [r3, #20]
 800198a:	9204      	str	r2, [sp, #16]
 800198c:	699a      	ldr	r2, [r3, #24]
 800198e:	9204      	str	r2, [sp, #16]
 8001990:	9a04      	ldr	r2, [sp, #16]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001998:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800199a:	b662      	cpsie	i
}
 800199c:	e050      	b.n	8001a40 <HAL_I2C_Master_Receive+0x1ac>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800199e:	6822      	ldr	r2, [r4, #0]
 80019a0:	6813      	ldr	r3, [r2, #0]
 80019a2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80019a6:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80019a8:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80019aa:	2300      	movs	r3, #0
 80019ac:	9305      	str	r3, [sp, #20]
 80019ae:	6823      	ldr	r3, [r4, #0]
 80019b0:	695a      	ldr	r2, [r3, #20]
 80019b2:	9205      	str	r2, [sp, #20]
 80019b4:	699a      	ldr	r2, [r3, #24]
 80019b6:	9205      	str	r2, [sp, #20]
 80019b8:	9a05      	ldr	r2, [sp, #20]
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80019c0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80019c2:	b662      	cpsie	i
}
 80019c4:	e03c      	b.n	8001a40 <HAL_I2C_Master_Receive+0x1ac>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019c6:	462a      	mov	r2, r5
 80019c8:	4631      	mov	r1, r6
 80019ca:	4620      	mov	r0, r4
 80019cc:	f7ff fd92 	bl	80014f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80019d0:	2800      	cmp	r0, #0
 80019d2:	f040 80f8 	bne.w	8001bc6 <HAL_I2C_Master_Receive+0x332>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80019d6:	6823      	ldr	r3, [r4, #0]
 80019d8:	691a      	ldr	r2, [r3, #16]
 80019da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80019dc:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80019de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80019e0:	3301      	adds	r3, #1
 80019e2:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80019e4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80019e6:	3b01      	subs	r3, #1
 80019e8:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80019ea:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	3b01      	subs	r3, #1
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	8563      	strh	r3, [r4, #42]	; 0x2a
 80019f4:	e024      	b.n	8001a40 <HAL_I2C_Master_Receive+0x1ac>
  __ASM volatile ("cpsid i" : : : "memory");
 80019f6:	b672      	cpsid	i
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80019f8:	6822      	ldr	r2, [r4, #0]
 80019fa:	6813      	ldr	r3, [r2, #0]
 80019fc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a00:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001a02:	6823      	ldr	r3, [r4, #0]
 8001a04:	691a      	ldr	r2, [r3, #16]
 8001a06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a08:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8001a0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8001a10:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001a12:	3b01      	subs	r3, #1
 8001a14:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001a16:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001a18:	b29b      	uxth	r3, r3
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	8563      	strh	r3, [r4, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001a20:	b662      	cpsie	i
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001a22:	6823      	ldr	r3, [r4, #0]
 8001a24:	691a      	ldr	r2, [r3, #16]
 8001a26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a28:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8001a2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8001a30:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001a32:	3b01      	subs	r3, #1
 8001a34:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001a36:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001a38:	b29b      	uxth	r3, r3
 8001a3a:	3b01      	subs	r3, #1
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001a40:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	f000 80b0 	beq.w	8001ba8 <HAL_I2C_Master_Receive+0x314>
      if (hi2c->XferSize <= 3U)
 8001a48:	2b03      	cmp	r3, #3
 8001a4a:	f200 8083 	bhi.w	8001b54 <HAL_I2C_Master_Receive+0x2c0>
        if (hi2c->XferSize == 1U)
 8001a4e:	2b01      	cmp	r3, #1
 8001a50:	d0b9      	beq.n	80019c6 <HAL_I2C_Master_Receive+0x132>
        else if (hi2c->XferSize == 2U)
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	d10a      	bne.n	8001a6c <HAL_I2C_Master_Receive+0x1d8>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001a56:	9500      	str	r5, [sp, #0]
 8001a58:	4633      	mov	r3, r6
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	493a      	ldr	r1, [pc, #232]	; (8001b48 <HAL_I2C_Master_Receive+0x2b4>)
 8001a5e:	4620      	mov	r0, r4
 8001a60:	f7ff fb0e 	bl	8001080 <I2C_WaitOnFlagUntilTimeout>
 8001a64:	2800      	cmp	r0, #0
 8001a66:	d0c6      	beq.n	80019f6 <HAL_I2C_Master_Receive+0x162>
            return HAL_ERROR;
 8001a68:	2701      	movs	r7, #1
 8001a6a:	e726      	b.n	80018ba <HAL_I2C_Master_Receive+0x26>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001a6c:	9500      	str	r5, [sp, #0]
 8001a6e:	4633      	mov	r3, r6
 8001a70:	2200      	movs	r2, #0
 8001a72:	4935      	ldr	r1, [pc, #212]	; (8001b48 <HAL_I2C_Master_Receive+0x2b4>)
 8001a74:	4620      	mov	r0, r4
 8001a76:	f7ff fb03 	bl	8001080 <I2C_WaitOnFlagUntilTimeout>
 8001a7a:	2800      	cmp	r0, #0
 8001a7c:	f040 80a5 	bne.w	8001bca <HAL_I2C_Master_Receive+0x336>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001a80:	6822      	ldr	r2, [r4, #0]
 8001a82:	6813      	ldr	r3, [r2, #0]
 8001a84:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001a88:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001a8a:	b672      	cpsid	i
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001a8c:	6823      	ldr	r3, [r4, #0]
 8001a8e:	691a      	ldr	r2, [r3, #16]
 8001a90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a92:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8001a94:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a96:	3301      	adds	r3, #1
 8001a98:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8001a9a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001a9c:	3b01      	subs	r3, #1
 8001a9e:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001aa0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001aa2:	b29b      	uxth	r3, r3
 8001aa4:	3b01      	subs	r3, #1
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	8563      	strh	r3, [r4, #42]	; 0x2a
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8001aaa:	4b28      	ldr	r3, [pc, #160]	; (8001b4c <HAL_I2C_Master_Receive+0x2b8>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	08db      	lsrs	r3, r3, #3
 8001ab0:	4a27      	ldr	r2, [pc, #156]	; (8001b50 <HAL_I2C_Master_Receive+0x2bc>)
 8001ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ab6:	0a1b      	lsrs	r3, r3, #8
 8001ab8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001abc:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8001ac0:	9307      	str	r3, [sp, #28]
            count--;
 8001ac2:	9b07      	ldr	r3, [sp, #28]
 8001ac4:	3b01      	subs	r3, #1
 8001ac6:	9307      	str	r3, [sp, #28]
            if (count == 0U)
 8001ac8:	9b07      	ldr	r3, [sp, #28]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d028      	beq.n	8001b20 <HAL_I2C_Master_Receive+0x28c>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8001ace:	6823      	ldr	r3, [r4, #0]
 8001ad0:	695a      	ldr	r2, [r3, #20]
 8001ad2:	f012 0f04 	tst.w	r2, #4
 8001ad6:	d0f4      	beq.n	8001ac2 <HAL_I2C_Master_Receive+0x22e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ade:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ae0:	6823      	ldr	r3, [r4, #0]
 8001ae2:	691a      	ldr	r2, [r3, #16]
 8001ae4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001ae6:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8001ae8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001aea:	3301      	adds	r3, #1
 8001aec:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8001aee:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001af0:	3b01      	subs	r3, #1
 8001af2:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001af4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	3b01      	subs	r3, #1
 8001afa:	b29b      	uxth	r3, r3
 8001afc:	8563      	strh	r3, [r4, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001afe:	b662      	cpsie	i
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b00:	6823      	ldr	r3, [r4, #0]
 8001b02:	691a      	ldr	r2, [r3, #16]
 8001b04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001b06:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8001b08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8001b0e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001b10:	3b01      	subs	r3, #1
 8001b12:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001b14:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001b16:	b29b      	uxth	r3, r3
 8001b18:	3b01      	subs	r3, #1
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001b1e:	e78f      	b.n	8001a40 <HAL_I2C_Master_Receive+0x1ac>
              hi2c->PreviousState       = I2C_STATE_NONE;
 8001b20:	6323      	str	r3, [r4, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8001b22:	2220      	movs	r2, #32
 8001b24:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001b28:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001b2c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001b2e:	f042 0220 	orr.w	r2, r2, #32
 8001b32:	6422      	str	r2, [r4, #64]	; 0x40
 8001b34:	b662      	cpsie	i
              __HAL_UNLOCK(hi2c);
 8001b36:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_ERROR;
 8001b3a:	2701      	movs	r7, #1
 8001b3c:	e6bd      	b.n	80018ba <HAL_I2C_Master_Receive+0x26>
 8001b3e:	bf00      	nop
 8001b40:	00100002 	.word	0x00100002
 8001b44:	ffff0000 	.word	0xffff0000
 8001b48:	00010004 	.word	0x00010004
 8001b4c:	20000008 	.word	0x20000008
 8001b50:	14f8b589 	.word	0x14f8b589
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b54:	462a      	mov	r2, r5
 8001b56:	4631      	mov	r1, r6
 8001b58:	4620      	mov	r0, r4
 8001b5a:	f7ff fccb 	bl	80014f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001b5e:	2800      	cmp	r0, #0
 8001b60:	d135      	bne.n	8001bce <HAL_I2C_Master_Receive+0x33a>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b62:	6823      	ldr	r3, [r4, #0]
 8001b64:	691a      	ldr	r2, [r3, #16]
 8001b66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001b68:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8001b6a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001b6c:	1c53      	adds	r3, r2, #1
 8001b6e:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8001b70:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001b72:	3b01      	subs	r3, #1
 8001b74:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001b76:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001b78:	b29b      	uxth	r3, r3
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001b80:	6823      	ldr	r3, [r4, #0]
 8001b82:	6959      	ldr	r1, [r3, #20]
 8001b84:	f011 0f04 	tst.w	r1, #4
 8001b88:	f43f af5a 	beq.w	8001a40 <HAL_I2C_Master_Receive+0x1ac>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b8c:	691b      	ldr	r3, [r3, #16]
 8001b8e:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8001b90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001b92:	3301      	adds	r3, #1
 8001b94:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8001b96:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001b9c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	3b01      	subs	r3, #1
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001ba6:	e74b      	b.n	8001a40 <HAL_I2C_Master_Receive+0x1ac>
    hi2c->State = HAL_I2C_STATE_READY;
 8001ba8:	2320      	movs	r3, #32
 8001baa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8001bb4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8001bb8:	e67f      	b.n	80018ba <HAL_I2C_Master_Receive+0x26>
      return HAL_BUSY;
 8001bba:	2702      	movs	r7, #2
 8001bbc:	e67d      	b.n	80018ba <HAL_I2C_Master_Receive+0x26>
    __HAL_LOCK(hi2c);
 8001bbe:	2702      	movs	r7, #2
 8001bc0:	e67b      	b.n	80018ba <HAL_I2C_Master_Receive+0x26>
      return HAL_ERROR;
 8001bc2:	2701      	movs	r7, #1
 8001bc4:	e679      	b.n	80018ba <HAL_I2C_Master_Receive+0x26>
            return HAL_ERROR;
 8001bc6:	2701      	movs	r7, #1
 8001bc8:	e677      	b.n	80018ba <HAL_I2C_Master_Receive+0x26>
            return HAL_ERROR;
 8001bca:	2701      	movs	r7, #1
 8001bcc:	e675      	b.n	80018ba <HAL_I2C_Master_Receive+0x26>
          return HAL_ERROR;
 8001bce:	2701      	movs	r7, #1
 8001bd0:	e673      	b.n	80018ba <HAL_I2C_Master_Receive+0x26>
 8001bd2:	bf00      	nop

08001bd4 <HAL_I2C_Mem_Write>:
{
 8001bd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001bd8:	b083      	sub	sp, #12
 8001bda:	4604      	mov	r4, r0
 8001bdc:	460f      	mov	r7, r1
 8001bde:	4690      	mov	r8, r2
 8001be0:	4699      	mov	r9, r3
 8001be2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 8001be4:	f7fe fe02 	bl	80007ec <HAL_GetTick>
 8001be8:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001bea:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 8001bee:	b2c0      	uxtb	r0, r0
 8001bf0:	2820      	cmp	r0, #32
 8001bf2:	d003      	beq.n	8001bfc <HAL_I2C_Mem_Write+0x28>
    return HAL_BUSY;
 8001bf4:	2002      	movs	r0, #2
}
 8001bf6:	b003      	add	sp, #12
 8001bf8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001bfc:	9500      	str	r5, [sp, #0]
 8001bfe:	2319      	movs	r3, #25
 8001c00:	2201      	movs	r2, #1
 8001c02:	494b      	ldr	r1, [pc, #300]	; (8001d30 <HAL_I2C_Mem_Write+0x15c>)
 8001c04:	4620      	mov	r0, r4
 8001c06:	f7ff fa3b 	bl	8001080 <I2C_WaitOnFlagUntilTimeout>
 8001c0a:	2800      	cmp	r0, #0
 8001c0c:	f040 8089 	bne.w	8001d22 <HAL_I2C_Mem_Write+0x14e>
    __HAL_LOCK(hi2c);
 8001c10:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	f000 8086 	beq.w	8001d26 <HAL_I2C_Mem_Write+0x152>
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001c20:	6823      	ldr	r3, [r4, #0]
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	f012 0f01 	tst.w	r2, #1
 8001c28:	d103      	bne.n	8001c32 <HAL_I2C_Mem_Write+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	f042 0201 	orr.w	r2, r2, #1
 8001c30:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001c32:	6822      	ldr	r2, [r4, #0]
 8001c34:	6813      	ldr	r3, [r2, #0]
 8001c36:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001c3a:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001c3c:	2321      	movs	r3, #33	; 0x21
 8001c3e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001c42:	2340      	movs	r3, #64	; 0x40
 8001c44:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8001c4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001c4e:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001c50:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
 8001c54:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001c56:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001c58:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001c5a:	4b36      	ldr	r3, [pc, #216]	; (8001d34 <HAL_I2C_Mem_Write+0x160>)
 8001c5c:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001c5e:	9501      	str	r5, [sp, #4]
 8001c60:	9600      	str	r6, [sp, #0]
 8001c62:	464b      	mov	r3, r9
 8001c64:	4642      	mov	r2, r8
 8001c66:	4639      	mov	r1, r7
 8001c68:	4620      	mov	r0, r4
 8001c6a:	f7ff fbad 	bl	80013c8 <I2C_RequestMemoryWrite>
 8001c6e:	2800      	cmp	r0, #0
 8001c70:	d15b      	bne.n	8001d2a <HAL_I2C_Mem_Write+0x156>
    while (hi2c->XferSize > 0U)
 8001c72:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d035      	beq.n	8001ce4 <HAL_I2C_Mem_Write+0x110>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c78:	462a      	mov	r2, r5
 8001c7a:	4631      	mov	r1, r6
 8001c7c:	4620      	mov	r0, r4
 8001c7e:	f7ff fb79 	bl	8001374 <I2C_WaitOnTXEFlagUntilTimeout>
 8001c82:	bb20      	cbnz	r0, 8001cce <HAL_I2C_Mem_Write+0xfa>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001c84:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001c86:	6823      	ldr	r3, [r4, #0]
 8001c88:	7812      	ldrb	r2, [r2, #0]
 8001c8a:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8001c8c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001c8e:	1c4b      	adds	r3, r1, #1
 8001c90:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8001c92:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8001c94:	3a01      	subs	r2, #1
 8001c96:	b292      	uxth	r2, r2
 8001c98:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001c9a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001c9c:	b29b      	uxth	r3, r3
 8001c9e:	3b01      	subs	r3, #1
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001ca4:	6823      	ldr	r3, [r4, #0]
 8001ca6:	6958      	ldr	r0, [r3, #20]
 8001ca8:	f010 0f04 	tst.w	r0, #4
 8001cac:	d0e1      	beq.n	8001c72 <HAL_I2C_Mem_Write+0x9e>
 8001cae:	2a00      	cmp	r2, #0
 8001cb0:	d0df      	beq.n	8001c72 <HAL_I2C_Mem_Write+0x9e>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001cb2:	784a      	ldrb	r2, [r1, #1]
 8001cb4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8001cb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001cb8:	3301      	adds	r3, #1
 8001cba:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8001cbc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001cc2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001cc4:	b29b      	uxth	r3, r3
 8001cc6:	3b01      	subs	r3, #1
 8001cc8:	b29b      	uxth	r3, r3
 8001cca:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001ccc:	e7d1      	b.n	8001c72 <HAL_I2C_Mem_Write+0x9e>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001cce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001cd0:	2b04      	cmp	r3, #4
 8001cd2:	d001      	beq.n	8001cd8 <HAL_I2C_Mem_Write+0x104>
        return HAL_ERROR;
 8001cd4:	2001      	movs	r0, #1
 8001cd6:	e78e      	b.n	8001bf6 <HAL_I2C_Mem_Write+0x22>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cd8:	6822      	ldr	r2, [r4, #0]
 8001cda:	6813      	ldr	r3, [r2, #0]
 8001cdc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ce0:	6013      	str	r3, [r2, #0]
 8001ce2:	e7f7      	b.n	8001cd4 <HAL_I2C_Mem_Write+0x100>
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ce4:	462a      	mov	r2, r5
 8001ce6:	4631      	mov	r1, r6
 8001ce8:	4620      	mov	r0, r4
 8001cea:	f7ff fbd9 	bl	80014a0 <I2C_WaitOnBTFFlagUntilTimeout>
 8001cee:	b150      	cbz	r0, 8001d06 <HAL_I2C_Mem_Write+0x132>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001cf0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001cf2:	2b04      	cmp	r3, #4
 8001cf4:	d001      	beq.n	8001cfa <HAL_I2C_Mem_Write+0x126>
      return HAL_ERROR;
 8001cf6:	2001      	movs	r0, #1
 8001cf8:	e77d      	b.n	8001bf6 <HAL_I2C_Mem_Write+0x22>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cfa:	6822      	ldr	r2, [r4, #0]
 8001cfc:	6813      	ldr	r3, [r2, #0]
 8001cfe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d02:	6013      	str	r3, [r2, #0]
 8001d04:	e7f7      	b.n	8001cf6 <HAL_I2C_Mem_Write+0x122>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d06:	6822      	ldr	r2, [r4, #0]
 8001d08:	6813      	ldr	r3, [r2, #0]
 8001d0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d0e:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001d10:	2320      	movs	r3, #32
 8001d12:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d16:	2300      	movs	r3, #0
 8001d18:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8001d1c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8001d20:	e769      	b.n	8001bf6 <HAL_I2C_Mem_Write+0x22>
      return HAL_BUSY;
 8001d22:	2002      	movs	r0, #2
 8001d24:	e767      	b.n	8001bf6 <HAL_I2C_Mem_Write+0x22>
    __HAL_LOCK(hi2c);
 8001d26:	2002      	movs	r0, #2
 8001d28:	e765      	b.n	8001bf6 <HAL_I2C_Mem_Write+0x22>
      return HAL_ERROR;
 8001d2a:	2001      	movs	r0, #1
 8001d2c:	e763      	b.n	8001bf6 <HAL_I2C_Mem_Write+0x22>
 8001d2e:	bf00      	nop
 8001d30:	00100002 	.word	0x00100002
 8001d34:	ffff0000 	.word	0xffff0000

08001d38 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001d38:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001d3a:	4b08      	ldr	r3, [pc, #32]	; (8001d5c <RCC_Delay+0x24>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a08      	ldr	r2, [pc, #32]	; (8001d60 <RCC_Delay+0x28>)
 8001d40:	fba2 2303 	umull	r2, r3, r2, r3
 8001d44:	0a5b      	lsrs	r3, r3, #9
 8001d46:	fb00 f303 	mul.w	r3, r0, r3
 8001d4a:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8001d4c:	bf00      	nop
  }
  while (Delay --);
 8001d4e:	9b01      	ldr	r3, [sp, #4]
 8001d50:	1e5a      	subs	r2, r3, #1
 8001d52:	9201      	str	r2, [sp, #4]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d1f9      	bne.n	8001d4c <RCC_Delay+0x14>
}
 8001d58:	b002      	add	sp, #8
 8001d5a:	4770      	bx	lr
 8001d5c:	20000008 	.word	0x20000008
 8001d60:	10624dd3 	.word	0x10624dd3

08001d64 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8001d64:	2800      	cmp	r0, #0
 8001d66:	f000 81f1 	beq.w	800214c <HAL_RCC_OscConfig+0x3e8>
{
 8001d6a:	b570      	push	{r4, r5, r6, lr}
 8001d6c:	b082      	sub	sp, #8
 8001d6e:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d70:	6803      	ldr	r3, [r0, #0]
 8001d72:	f013 0f01 	tst.w	r3, #1
 8001d76:	d02c      	beq.n	8001dd2 <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d78:	4baa      	ldr	r3, [pc, #680]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f003 030c 	and.w	r3, r3, #12
 8001d80:	2b04      	cmp	r3, #4
 8001d82:	d01d      	beq.n	8001dc0 <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d84:	4ba7      	ldr	r3, [pc, #668]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f003 030c 	and.w	r3, r3, #12
 8001d8c:	2b08      	cmp	r3, #8
 8001d8e:	d012      	beq.n	8001db6 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d90:	6863      	ldr	r3, [r4, #4]
 8001d92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d96:	d041      	beq.n	8001e1c <HAL_RCC_OscConfig+0xb8>
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d155      	bne.n	8001e48 <HAL_RCC_OscConfig+0xe4>
 8001d9c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001da0:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	e037      	b.n	8001e26 <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001db6:	4b9b      	ldr	r3, [pc, #620]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001dbe:	d0e7      	beq.n	8001d90 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dc0:	4b98      	ldr	r3, [pc, #608]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001dc8:	d003      	beq.n	8001dd2 <HAL_RCC_OscConfig+0x6e>
 8001dca:	6863      	ldr	r3, [r4, #4]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	f000 81bf 	beq.w	8002150 <HAL_RCC_OscConfig+0x3ec>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dd2:	6823      	ldr	r3, [r4, #0]
 8001dd4:	f013 0f02 	tst.w	r3, #2
 8001dd8:	d075      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x162>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001dda:	4b92      	ldr	r3, [pc, #584]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f013 0f0c 	tst.w	r3, #12
 8001de2:	d05f      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001de4:	4b8f      	ldr	r3, [pc, #572]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f003 030c 	and.w	r3, r3, #12
 8001dec:	2b08      	cmp	r3, #8
 8001dee:	d054      	beq.n	8001e9a <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001df0:	6923      	ldr	r3, [r4, #16]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	f000 8089 	beq.w	8001f0a <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_HSI_ENABLE();
 8001df8:	4b8b      	ldr	r3, [pc, #556]	; (8002028 <HAL_RCC_OscConfig+0x2c4>)
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001dfe:	f7fe fcf5 	bl	80007ec <HAL_GetTick>
 8001e02:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e04:	4b87      	ldr	r3, [pc, #540]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f013 0f02 	tst.w	r3, #2
 8001e0c:	d174      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x194>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e0e:	f7fe fced 	bl	80007ec <HAL_GetTick>
 8001e12:	1b40      	subs	r0, r0, r5
 8001e14:	2802      	cmp	r0, #2
 8001e16:	d9f5      	bls.n	8001e04 <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 8001e18:	2003      	movs	r0, #3
 8001e1a:	e19e      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e1c:	4a81      	ldr	r2, [pc, #516]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001e1e:	6813      	ldr	r3, [r2, #0]
 8001e20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e24:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e26:	6863      	ldr	r3, [r4, #4]
 8001e28:	b343      	cbz	r3, 8001e7c <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 8001e2a:	f7fe fcdf 	bl	80007ec <HAL_GetTick>
 8001e2e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e30:	4b7c      	ldr	r3, [pc, #496]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001e38:	d1cb      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e3a:	f7fe fcd7 	bl	80007ec <HAL_GetTick>
 8001e3e:	1b40      	subs	r0, r0, r5
 8001e40:	2864      	cmp	r0, #100	; 0x64
 8001e42:	d9f5      	bls.n	8001e30 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8001e44:	2003      	movs	r0, #3
 8001e46:	e188      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e4c:	d009      	beq.n	8001e62 <HAL_RCC_OscConfig+0xfe>
 8001e4e:	4b75      	ldr	r3, [pc, #468]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	e7e1      	b.n	8001e26 <HAL_RCC_OscConfig+0xc2>
 8001e62:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001e66:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001e78:	601a      	str	r2, [r3, #0]
 8001e7a:	e7d4      	b.n	8001e26 <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8001e7c:	f7fe fcb6 	bl	80007ec <HAL_GetTick>
 8001e80:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e82:	4b68      	ldr	r3, [pc, #416]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001e8a:	d0a2      	beq.n	8001dd2 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e8c:	f7fe fcae 	bl	80007ec <HAL_GetTick>
 8001e90:	1b40      	subs	r0, r0, r5
 8001e92:	2864      	cmp	r0, #100	; 0x64
 8001e94:	d9f5      	bls.n	8001e82 <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 8001e96:	2003      	movs	r0, #3
 8001e98:	e15f      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e9a:	4b62      	ldr	r3, [pc, #392]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001ea2:	d1a5      	bne.n	8001df0 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ea4:	4b5f      	ldr	r3, [pc, #380]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f013 0f02 	tst.w	r3, #2
 8001eac:	d003      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x152>
 8001eae:	6923      	ldr	r3, [r4, #16]
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	f040 814f 	bne.w	8002154 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eb6:	4a5b      	ldr	r2, [pc, #364]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001eb8:	6813      	ldr	r3, [r2, #0]
 8001eba:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001ebe:	6961      	ldr	r1, [r4, #20]
 8001ec0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001ec4:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ec6:	6823      	ldr	r3, [r4, #0]
 8001ec8:	f013 0f08 	tst.w	r3, #8
 8001ecc:	d032      	beq.n	8001f34 <HAL_RCC_OscConfig+0x1d0>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ece:	69a3      	ldr	r3, [r4, #24]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d045      	beq.n	8001f60 <HAL_RCC_OscConfig+0x1fc>
      __HAL_RCC_LSI_ENABLE();
 8001ed4:	4b55      	ldr	r3, [pc, #340]	; (800202c <HAL_RCC_OscConfig+0x2c8>)
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001eda:	f7fe fc87 	bl	80007ec <HAL_GetTick>
 8001ede:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ee0:	4b50      	ldr	r3, [pc, #320]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee4:	f013 0f02 	tst.w	r3, #2
 8001ee8:	d121      	bne.n	8001f2e <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001eea:	f7fe fc7f 	bl	80007ec <HAL_GetTick>
 8001eee:	1b40      	subs	r0, r0, r5
 8001ef0:	2802      	cmp	r0, #2
 8001ef2:	d9f5      	bls.n	8001ee0 <HAL_RCC_OscConfig+0x17c>
          return HAL_TIMEOUT;
 8001ef4:	2003      	movs	r0, #3
 8001ef6:	e130      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ef8:	4a4a      	ldr	r2, [pc, #296]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001efa:	6813      	ldr	r3, [r2, #0]
 8001efc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001f00:	6961      	ldr	r1, [r4, #20]
 8001f02:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001f06:	6013      	str	r3, [r2, #0]
 8001f08:	e7dd      	b.n	8001ec6 <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8001f0a:	4b47      	ldr	r3, [pc, #284]	; (8002028 <HAL_RCC_OscConfig+0x2c4>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001f10:	f7fe fc6c 	bl	80007ec <HAL_GetTick>
 8001f14:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f16:	4b43      	ldr	r3, [pc, #268]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f013 0f02 	tst.w	r3, #2
 8001f1e:	d0d2      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f20:	f7fe fc64 	bl	80007ec <HAL_GetTick>
 8001f24:	1b40      	subs	r0, r0, r5
 8001f26:	2802      	cmp	r0, #2
 8001f28:	d9f5      	bls.n	8001f16 <HAL_RCC_OscConfig+0x1b2>
            return HAL_TIMEOUT;
 8001f2a:	2003      	movs	r0, #3
 8001f2c:	e115      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
      RCC_Delay(1);
 8001f2e:	2001      	movs	r0, #1
 8001f30:	f7ff ff02 	bl	8001d38 <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f34:	6823      	ldr	r3, [r4, #0]
 8001f36:	f013 0f04 	tst.w	r3, #4
 8001f3a:	f000 8097 	beq.w	800206c <HAL_RCC_OscConfig+0x308>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f3e:	4b39      	ldr	r3, [pc, #228]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001f40:	69db      	ldr	r3, [r3, #28]
 8001f42:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001f46:	d11d      	bne.n	8001f84 <HAL_RCC_OscConfig+0x220>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f48:	4b36      	ldr	r3, [pc, #216]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001f4a:	69da      	ldr	r2, [r3, #28]
 8001f4c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001f50:	61da      	str	r2, [r3, #28]
 8001f52:	69db      	ldr	r3, [r3, #28]
 8001f54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f58:	9301      	str	r3, [sp, #4]
 8001f5a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001f5c:	2501      	movs	r5, #1
 8001f5e:	e012      	b.n	8001f86 <HAL_RCC_OscConfig+0x222>
      __HAL_RCC_LSI_DISABLE();
 8001f60:	4b32      	ldr	r3, [pc, #200]	; (800202c <HAL_RCC_OscConfig+0x2c8>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001f66:	f7fe fc41 	bl	80007ec <HAL_GetTick>
 8001f6a:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f6c:	4b2d      	ldr	r3, [pc, #180]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f70:	f013 0f02 	tst.w	r3, #2
 8001f74:	d0de      	beq.n	8001f34 <HAL_RCC_OscConfig+0x1d0>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f76:	f7fe fc39 	bl	80007ec <HAL_GetTick>
 8001f7a:	1b40      	subs	r0, r0, r5
 8001f7c:	2802      	cmp	r0, #2
 8001f7e:	d9f5      	bls.n	8001f6c <HAL_RCC_OscConfig+0x208>
          return HAL_TIMEOUT;
 8001f80:	2003      	movs	r0, #3
 8001f82:	e0ea      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
    FlagStatus       pwrclkchanged = RESET;
 8001f84:	2500      	movs	r5, #0
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f86:	4b2a      	ldr	r3, [pc, #168]	; (8002030 <HAL_RCC_OscConfig+0x2cc>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001f8e:	d011      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x250>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f90:	68e3      	ldr	r3, [r4, #12]
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d022      	beq.n	8001fdc <HAL_RCC_OscConfig+0x278>
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d138      	bne.n	800200c <HAL_RCC_OscConfig+0x2a8>
 8001f9a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001f9e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001fa2:	6a1a      	ldr	r2, [r3, #32]
 8001fa4:	f022 0201 	bic.w	r2, r2, #1
 8001fa8:	621a      	str	r2, [r3, #32]
 8001faa:	6a1a      	ldr	r2, [r3, #32]
 8001fac:	f022 0204 	bic.w	r2, r2, #4
 8001fb0:	621a      	str	r2, [r3, #32]
 8001fb2:	e018      	b.n	8001fe6 <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fb4:	4a1e      	ldr	r2, [pc, #120]	; (8002030 <HAL_RCC_OscConfig+0x2cc>)
 8001fb6:	6813      	ldr	r3, [r2, #0]
 8001fb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fbc:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001fbe:	f7fe fc15 	bl	80007ec <HAL_GetTick>
 8001fc2:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fc4:	4b1a      	ldr	r3, [pc, #104]	; (8002030 <HAL_RCC_OscConfig+0x2cc>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001fcc:	d1e0      	bne.n	8001f90 <HAL_RCC_OscConfig+0x22c>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fce:	f7fe fc0d 	bl	80007ec <HAL_GetTick>
 8001fd2:	1b80      	subs	r0, r0, r6
 8001fd4:	2864      	cmp	r0, #100	; 0x64
 8001fd6:	d9f5      	bls.n	8001fc4 <HAL_RCC_OscConfig+0x260>
          return HAL_TIMEOUT;
 8001fd8:	2003      	movs	r0, #3
 8001fda:	e0be      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fdc:	4a11      	ldr	r2, [pc, #68]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001fde:	6a13      	ldr	r3, [r2, #32]
 8001fe0:	f043 0301 	orr.w	r3, r3, #1
 8001fe4:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fe6:	68e3      	ldr	r3, [r4, #12]
 8001fe8:	b373      	cbz	r3, 8002048 <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 8001fea:	f7fe fbff 	bl	80007ec <HAL_GetTick>
 8001fee:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ff0:	4b0c      	ldr	r3, [pc, #48]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8001ff2:	6a1b      	ldr	r3, [r3, #32]
 8001ff4:	f013 0f02 	tst.w	r3, #2
 8001ff8:	d137      	bne.n	800206a <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ffa:	f7fe fbf7 	bl	80007ec <HAL_GetTick>
 8001ffe:	1b80      	subs	r0, r0, r6
 8002000:	f241 3388 	movw	r3, #5000	; 0x1388
 8002004:	4298      	cmp	r0, r3
 8002006:	d9f3      	bls.n	8001ff0 <HAL_RCC_OscConfig+0x28c>
          return HAL_TIMEOUT;
 8002008:	2003      	movs	r0, #3
 800200a:	e0a6      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800200c:	2b05      	cmp	r3, #5
 800200e:	d011      	beq.n	8002034 <HAL_RCC_OscConfig+0x2d0>
 8002010:	4b04      	ldr	r3, [pc, #16]	; (8002024 <HAL_RCC_OscConfig+0x2c0>)
 8002012:	6a1a      	ldr	r2, [r3, #32]
 8002014:	f022 0201 	bic.w	r2, r2, #1
 8002018:	621a      	str	r2, [r3, #32]
 800201a:	6a1a      	ldr	r2, [r3, #32]
 800201c:	f022 0204 	bic.w	r2, r2, #4
 8002020:	621a      	str	r2, [r3, #32]
 8002022:	e7e0      	b.n	8001fe6 <HAL_RCC_OscConfig+0x282>
 8002024:	40021000 	.word	0x40021000
 8002028:	42420000 	.word	0x42420000
 800202c:	42420480 	.word	0x42420480
 8002030:	40007000 	.word	0x40007000
 8002034:	4b4d      	ldr	r3, [pc, #308]	; (800216c <HAL_RCC_OscConfig+0x408>)
 8002036:	6a1a      	ldr	r2, [r3, #32]
 8002038:	f042 0204 	orr.w	r2, r2, #4
 800203c:	621a      	str	r2, [r3, #32]
 800203e:	6a1a      	ldr	r2, [r3, #32]
 8002040:	f042 0201 	orr.w	r2, r2, #1
 8002044:	621a      	str	r2, [r3, #32]
 8002046:	e7ce      	b.n	8001fe6 <HAL_RCC_OscConfig+0x282>
      tickstart = HAL_GetTick();
 8002048:	f7fe fbd0 	bl	80007ec <HAL_GetTick>
 800204c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800204e:	4b47      	ldr	r3, [pc, #284]	; (800216c <HAL_RCC_OscConfig+0x408>)
 8002050:	6a1b      	ldr	r3, [r3, #32]
 8002052:	f013 0f02 	tst.w	r3, #2
 8002056:	d008      	beq.n	800206a <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002058:	f7fe fbc8 	bl	80007ec <HAL_GetTick>
 800205c:	1b80      	subs	r0, r0, r6
 800205e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002062:	4298      	cmp	r0, r3
 8002064:	d9f3      	bls.n	800204e <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 8002066:	2003      	movs	r0, #3
 8002068:	e077      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
    if (pwrclkchanged == SET)
 800206a:	b9e5      	cbnz	r5, 80020a6 <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800206c:	69e3      	ldr	r3, [r4, #28]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d072      	beq.n	8002158 <HAL_RCC_OscConfig+0x3f4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002072:	4a3e      	ldr	r2, [pc, #248]	; (800216c <HAL_RCC_OscConfig+0x408>)
 8002074:	6852      	ldr	r2, [r2, #4]
 8002076:	f002 020c 	and.w	r2, r2, #12
 800207a:	2a08      	cmp	r2, #8
 800207c:	d056      	beq.n	800212c <HAL_RCC_OscConfig+0x3c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800207e:	2b02      	cmp	r3, #2
 8002080:	d017      	beq.n	80020b2 <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 8002082:	4b3b      	ldr	r3, [pc, #236]	; (8002170 <HAL_RCC_OscConfig+0x40c>)
 8002084:	2200      	movs	r2, #0
 8002086:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002088:	f7fe fbb0 	bl	80007ec <HAL_GetTick>
 800208c:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800208e:	4b37      	ldr	r3, [pc, #220]	; (800216c <HAL_RCC_OscConfig+0x408>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002096:	d047      	beq.n	8002128 <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002098:	f7fe fba8 	bl	80007ec <HAL_GetTick>
 800209c:	1b00      	subs	r0, r0, r4
 800209e:	2802      	cmp	r0, #2
 80020a0:	d9f5      	bls.n	800208e <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 80020a2:	2003      	movs	r0, #3
 80020a4:	e059      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 80020a6:	4a31      	ldr	r2, [pc, #196]	; (800216c <HAL_RCC_OscConfig+0x408>)
 80020a8:	69d3      	ldr	r3, [r2, #28]
 80020aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020ae:	61d3      	str	r3, [r2, #28]
 80020b0:	e7dc      	b.n	800206c <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 80020b2:	4b2f      	ldr	r3, [pc, #188]	; (8002170 <HAL_RCC_OscConfig+0x40c>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80020b8:	f7fe fb98 	bl	80007ec <HAL_GetTick>
 80020bc:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020be:	4b2b      	ldr	r3, [pc, #172]	; (800216c <HAL_RCC_OscConfig+0x408>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80020c6:	d006      	beq.n	80020d6 <HAL_RCC_OscConfig+0x372>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020c8:	f7fe fb90 	bl	80007ec <HAL_GetTick>
 80020cc:	1b40      	subs	r0, r0, r5
 80020ce:	2802      	cmp	r0, #2
 80020d0:	d9f5      	bls.n	80020be <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 80020d2:	2003      	movs	r0, #3
 80020d4:	e041      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80020d6:	6a23      	ldr	r3, [r4, #32]
 80020d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020dc:	d01a      	beq.n	8002114 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020de:	4923      	ldr	r1, [pc, #140]	; (800216c <HAL_RCC_OscConfig+0x408>)
 80020e0:	684b      	ldr	r3, [r1, #4]
 80020e2:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 80020e6:	6a22      	ldr	r2, [r4, #32]
 80020e8:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80020ea:	4302      	orrs	r2, r0
 80020ec:	4313      	orrs	r3, r2
 80020ee:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 80020f0:	4b1f      	ldr	r3, [pc, #124]	; (8002170 <HAL_RCC_OscConfig+0x40c>)
 80020f2:	2201      	movs	r2, #1
 80020f4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80020f6:	f7fe fb79 	bl	80007ec <HAL_GetTick>
 80020fa:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020fc:	4b1b      	ldr	r3, [pc, #108]	; (800216c <HAL_RCC_OscConfig+0x408>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002104:	d10e      	bne.n	8002124 <HAL_RCC_OscConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002106:	f7fe fb71 	bl	80007ec <HAL_GetTick>
 800210a:	1b00      	subs	r0, r0, r4
 800210c:	2802      	cmp	r0, #2
 800210e:	d9f5      	bls.n	80020fc <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 8002110:	2003      	movs	r0, #3
 8002112:	e022      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002114:	4a15      	ldr	r2, [pc, #84]	; (800216c <HAL_RCC_OscConfig+0x408>)
 8002116:	6853      	ldr	r3, [r2, #4]
 8002118:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800211c:	68a1      	ldr	r1, [r4, #8]
 800211e:	430b      	orrs	r3, r1
 8002120:	6053      	str	r3, [r2, #4]
 8002122:	e7dc      	b.n	80020de <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 8002124:	2000      	movs	r0, #0
 8002126:	e018      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
 8002128:	2000      	movs	r0, #0
 800212a:	e016      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800212c:	2b01      	cmp	r3, #1
 800212e:	d016      	beq.n	800215e <HAL_RCC_OscConfig+0x3fa>
        pll_config = RCC->CFGR;
 8002130:	4b0e      	ldr	r3, [pc, #56]	; (800216c <HAL_RCC_OscConfig+0x408>)
 8002132:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002134:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8002138:	6a22      	ldr	r2, [r4, #32]
 800213a:	4291      	cmp	r1, r2
 800213c:	d111      	bne.n	8002162 <HAL_RCC_OscConfig+0x3fe>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800213e:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002142:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002144:	4293      	cmp	r3, r2
 8002146:	d10e      	bne.n	8002166 <HAL_RCC_OscConfig+0x402>
  return HAL_OK;
 8002148:	2000      	movs	r0, #0
 800214a:	e006      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
    return HAL_ERROR;
 800214c:	2001      	movs	r0, #1
}
 800214e:	4770      	bx	lr
        return HAL_ERROR;
 8002150:	2001      	movs	r0, #1
 8002152:	e002      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
        return HAL_ERROR;
 8002154:	2001      	movs	r0, #1
 8002156:	e000      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
  return HAL_OK;
 8002158:	2000      	movs	r0, #0
}
 800215a:	b002      	add	sp, #8
 800215c:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800215e:	2001      	movs	r0, #1
 8002160:	e7fb      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
          return HAL_ERROR;
 8002162:	2001      	movs	r0, #1
 8002164:	e7f9      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
 8002166:	2001      	movs	r0, #1
 8002168:	e7f7      	b.n	800215a <HAL_RCC_OscConfig+0x3f6>
 800216a:	bf00      	nop
 800216c:	40021000 	.word	0x40021000
 8002170:	42420060 	.word	0x42420060

08002174 <HAL_RCC_GetSysClockFreq>:
{
 8002174:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002176:	4b16      	ldr	r3, [pc, #88]	; (80021d0 <HAL_RCC_GetSysClockFreq+0x5c>)
 8002178:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800217a:	f10d 0c18 	add.w	ip, sp, #24
 800217e:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002182:	f240 2301 	movw	r3, #513	; 0x201
 8002186:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 800218a:	4b12      	ldr	r3, [pc, #72]	; (80021d4 <HAL_RCC_GetSysClockFreq+0x60>)
 800218c:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800218e:	f003 020c 	and.w	r2, r3, #12
 8002192:	2a08      	cmp	r2, #8
 8002194:	d002      	beq.n	800219c <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 8002196:	4810      	ldr	r0, [pc, #64]	; (80021d8 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8002198:	b006      	add	sp, #24
 800219a:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800219c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80021a0:	4462      	add	r2, ip
 80021a2:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021a6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80021aa:	d00c      	beq.n	80021c6 <HAL_RCC_GetSysClockFreq+0x52>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021ac:	4b09      	ldr	r3, [pc, #36]	; (80021d4 <HAL_RCC_GetSysClockFreq+0x60>)
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f3c3 4340 	ubfx	r3, r3, #17, #1
 80021b4:	4463      	add	r3, ip
 80021b6:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80021ba:	4807      	ldr	r0, [pc, #28]	; (80021d8 <HAL_RCC_GetSysClockFreq+0x64>)
 80021bc:	fb00 f002 	mul.w	r0, r0, r2
 80021c0:	fbb0 f0f3 	udiv	r0, r0, r3
 80021c4:	e7e8      	b.n	8002198 <HAL_RCC_GetSysClockFreq+0x24>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80021c6:	4805      	ldr	r0, [pc, #20]	; (80021dc <HAL_RCC_GetSysClockFreq+0x68>)
 80021c8:	fb00 f002 	mul.w	r0, r0, r2
 80021cc:	e7e4      	b.n	8002198 <HAL_RCC_GetSysClockFreq+0x24>
 80021ce:	bf00      	nop
 80021d0:	08002e3c 	.word	0x08002e3c
 80021d4:	40021000 	.word	0x40021000
 80021d8:	007a1200 	.word	0x007a1200
 80021dc:	003d0900 	.word	0x003d0900

080021e0 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80021e0:	2800      	cmp	r0, #0
 80021e2:	f000 80a0 	beq.w	8002326 <HAL_RCC_ClockConfig+0x146>
{
 80021e6:	b570      	push	{r4, r5, r6, lr}
 80021e8:	460d      	mov	r5, r1
 80021ea:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021ec:	4b52      	ldr	r3, [pc, #328]	; (8002338 <HAL_RCC_ClockConfig+0x158>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0307 	and.w	r3, r3, #7
 80021f4:	428b      	cmp	r3, r1
 80021f6:	d20b      	bcs.n	8002210 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021f8:	4a4f      	ldr	r2, [pc, #316]	; (8002338 <HAL_RCC_ClockConfig+0x158>)
 80021fa:	6813      	ldr	r3, [r2, #0]
 80021fc:	f023 0307 	bic.w	r3, r3, #7
 8002200:	430b      	orrs	r3, r1
 8002202:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002204:	6813      	ldr	r3, [r2, #0]
 8002206:	f003 0307 	and.w	r3, r3, #7
 800220a:	428b      	cmp	r3, r1
 800220c:	f040 808d 	bne.w	800232a <HAL_RCC_ClockConfig+0x14a>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002210:	6823      	ldr	r3, [r4, #0]
 8002212:	f013 0f02 	tst.w	r3, #2
 8002216:	d017      	beq.n	8002248 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002218:	f013 0f04 	tst.w	r3, #4
 800221c:	d004      	beq.n	8002228 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800221e:	4a47      	ldr	r2, [pc, #284]	; (800233c <HAL_RCC_ClockConfig+0x15c>)
 8002220:	6853      	ldr	r3, [r2, #4]
 8002222:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002226:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002228:	6823      	ldr	r3, [r4, #0]
 800222a:	f013 0f08 	tst.w	r3, #8
 800222e:	d004      	beq.n	800223a <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002230:	4a42      	ldr	r2, [pc, #264]	; (800233c <HAL_RCC_ClockConfig+0x15c>)
 8002232:	6853      	ldr	r3, [r2, #4]
 8002234:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002238:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800223a:	4a40      	ldr	r2, [pc, #256]	; (800233c <HAL_RCC_ClockConfig+0x15c>)
 800223c:	6853      	ldr	r3, [r2, #4]
 800223e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002242:	68a1      	ldr	r1, [r4, #8]
 8002244:	430b      	orrs	r3, r1
 8002246:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002248:	6823      	ldr	r3, [r4, #0]
 800224a:	f013 0f01 	tst.w	r3, #1
 800224e:	d031      	beq.n	80022b4 <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002250:	6863      	ldr	r3, [r4, #4]
 8002252:	2b01      	cmp	r3, #1
 8002254:	d020      	beq.n	8002298 <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002256:	2b02      	cmp	r3, #2
 8002258:	d025      	beq.n	80022a6 <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800225a:	4a38      	ldr	r2, [pc, #224]	; (800233c <HAL_RCC_ClockConfig+0x15c>)
 800225c:	6812      	ldr	r2, [r2, #0]
 800225e:	f012 0f02 	tst.w	r2, #2
 8002262:	d064      	beq.n	800232e <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002264:	4935      	ldr	r1, [pc, #212]	; (800233c <HAL_RCC_ClockConfig+0x15c>)
 8002266:	684a      	ldr	r2, [r1, #4]
 8002268:	f022 0203 	bic.w	r2, r2, #3
 800226c:	4313      	orrs	r3, r2
 800226e:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8002270:	f7fe fabc 	bl	80007ec <HAL_GetTick>
 8002274:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002276:	4b31      	ldr	r3, [pc, #196]	; (800233c <HAL_RCC_ClockConfig+0x15c>)
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f003 030c 	and.w	r3, r3, #12
 800227e:	6862      	ldr	r2, [r4, #4]
 8002280:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002284:	d016      	beq.n	80022b4 <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002286:	f7fe fab1 	bl	80007ec <HAL_GetTick>
 800228a:	1b80      	subs	r0, r0, r6
 800228c:	f241 3388 	movw	r3, #5000	; 0x1388
 8002290:	4298      	cmp	r0, r3
 8002292:	d9f0      	bls.n	8002276 <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8002294:	2003      	movs	r0, #3
 8002296:	e045      	b.n	8002324 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002298:	4a28      	ldr	r2, [pc, #160]	; (800233c <HAL_RCC_ClockConfig+0x15c>)
 800229a:	6812      	ldr	r2, [r2, #0]
 800229c:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80022a0:	d1e0      	bne.n	8002264 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 80022a2:	2001      	movs	r0, #1
 80022a4:	e03e      	b.n	8002324 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022a6:	4a25      	ldr	r2, [pc, #148]	; (800233c <HAL_RCC_ClockConfig+0x15c>)
 80022a8:	6812      	ldr	r2, [r2, #0]
 80022aa:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80022ae:	d1d9      	bne.n	8002264 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 80022b0:	2001      	movs	r0, #1
 80022b2:	e037      	b.n	8002324 <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022b4:	4b20      	ldr	r3, [pc, #128]	; (8002338 <HAL_RCC_ClockConfig+0x158>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0307 	and.w	r3, r3, #7
 80022bc:	42ab      	cmp	r3, r5
 80022be:	d90a      	bls.n	80022d6 <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022c0:	4a1d      	ldr	r2, [pc, #116]	; (8002338 <HAL_RCC_ClockConfig+0x158>)
 80022c2:	6813      	ldr	r3, [r2, #0]
 80022c4:	f023 0307 	bic.w	r3, r3, #7
 80022c8:	432b      	orrs	r3, r5
 80022ca:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022cc:	6813      	ldr	r3, [r2, #0]
 80022ce:	f003 0307 	and.w	r3, r3, #7
 80022d2:	42ab      	cmp	r3, r5
 80022d4:	d12d      	bne.n	8002332 <HAL_RCC_ClockConfig+0x152>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022d6:	6823      	ldr	r3, [r4, #0]
 80022d8:	f013 0f04 	tst.w	r3, #4
 80022dc:	d006      	beq.n	80022ec <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022de:	4a17      	ldr	r2, [pc, #92]	; (800233c <HAL_RCC_ClockConfig+0x15c>)
 80022e0:	6853      	ldr	r3, [r2, #4]
 80022e2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80022e6:	68e1      	ldr	r1, [r4, #12]
 80022e8:	430b      	orrs	r3, r1
 80022ea:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022ec:	6823      	ldr	r3, [r4, #0]
 80022ee:	f013 0f08 	tst.w	r3, #8
 80022f2:	d007      	beq.n	8002304 <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80022f4:	4a11      	ldr	r2, [pc, #68]	; (800233c <HAL_RCC_ClockConfig+0x15c>)
 80022f6:	6853      	ldr	r3, [r2, #4]
 80022f8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80022fc:	6921      	ldr	r1, [r4, #16]
 80022fe:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002302:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002304:	f7ff ff36 	bl	8002174 <HAL_RCC_GetSysClockFreq>
 8002308:	4b0c      	ldr	r3, [pc, #48]	; (800233c <HAL_RCC_ClockConfig+0x15c>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002310:	4a0b      	ldr	r2, [pc, #44]	; (8002340 <HAL_RCC_ClockConfig+0x160>)
 8002312:	5cd3      	ldrb	r3, [r2, r3]
 8002314:	40d8      	lsrs	r0, r3
 8002316:	4b0b      	ldr	r3, [pc, #44]	; (8002344 <HAL_RCC_ClockConfig+0x164>)
 8002318:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800231a:	4b0b      	ldr	r3, [pc, #44]	; (8002348 <HAL_RCC_ClockConfig+0x168>)
 800231c:	6818      	ldr	r0, [r3, #0]
 800231e:	f7fe fa23 	bl	8000768 <HAL_InitTick>
  return HAL_OK;
 8002322:	2000      	movs	r0, #0
}
 8002324:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002326:	2001      	movs	r0, #1
}
 8002328:	4770      	bx	lr
    return HAL_ERROR;
 800232a:	2001      	movs	r0, #1
 800232c:	e7fa      	b.n	8002324 <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 800232e:	2001      	movs	r0, #1
 8002330:	e7f8      	b.n	8002324 <HAL_RCC_ClockConfig+0x144>
    return HAL_ERROR;
 8002332:	2001      	movs	r0, #1
 8002334:	e7f6      	b.n	8002324 <HAL_RCC_ClockConfig+0x144>
 8002336:	bf00      	nop
 8002338:	40022000 	.word	0x40022000
 800233c:	40021000 	.word	0x40021000
 8002340:	08002e24 	.word	0x08002e24
 8002344:	20000008 	.word	0x20000008
 8002348:	20000004 	.word	0x20000004

0800234c <HAL_RCC_GetHCLKFreq>:
}
 800234c:	4b01      	ldr	r3, [pc, #4]	; (8002354 <HAL_RCC_GetHCLKFreq+0x8>)
 800234e:	6818      	ldr	r0, [r3, #0]
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	20000008 	.word	0x20000008

08002358 <HAL_RCC_GetPCLK1Freq>:
{
 8002358:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800235a:	f7ff fff7 	bl	800234c <HAL_RCC_GetHCLKFreq>
 800235e:	4b04      	ldr	r3, [pc, #16]	; (8002370 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002366:	4a03      	ldr	r2, [pc, #12]	; (8002374 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002368:	5cd3      	ldrb	r3, [r2, r3]
}
 800236a:	40d8      	lsrs	r0, r3
 800236c:	bd08      	pop	{r3, pc}
 800236e:	bf00      	nop
 8002370:	40021000 	.word	0x40021000
 8002374:	08002e34 	.word	0x08002e34

08002378 <HAL_RCC_GetPCLK2Freq>:
{
 8002378:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800237a:	f7ff ffe7 	bl	800234c <HAL_RCC_GetHCLKFreq>
 800237e:	4b04      	ldr	r3, [pc, #16]	; (8002390 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002386:	4a03      	ldr	r2, [pc, #12]	; (8002394 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002388:	5cd3      	ldrb	r3, [r2, r3]
}
 800238a:	40d8      	lsrs	r0, r3
 800238c:	bd08      	pop	{r3, pc}
 800238e:	bf00      	nop
 8002390:	40021000 	.word	0x40021000
 8002394:	08002e34 	.word	0x08002e34

08002398 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002398:	b510      	push	{r4, lr}
 800239a:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800239c:	6802      	ldr	r2, [r0, #0]
 800239e:	6913      	ldr	r3, [r2, #16]
 80023a0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80023a4:	68c1      	ldr	r1, [r0, #12]
 80023a6:	430b      	orrs	r3, r1
 80023a8:	6113      	str	r3, [r2, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80023aa:	6883      	ldr	r3, [r0, #8]
 80023ac:	6902      	ldr	r2, [r0, #16]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	6942      	ldr	r2, [r0, #20]
 80023b2:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 80023b4:	6801      	ldr	r1, [r0, #0]
 80023b6:	68cb      	ldr	r3, [r1, #12]
 80023b8:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80023bc:	f023 030c 	bic.w	r3, r3, #12
 80023c0:	4313      	orrs	r3, r2
 80023c2:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80023c4:	6802      	ldr	r2, [r0, #0]
 80023c6:	6953      	ldr	r3, [r2, #20]
 80023c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023cc:	6981      	ldr	r1, [r0, #24]
 80023ce:	430b      	orrs	r3, r1
 80023d0:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 80023d2:	6802      	ldr	r2, [r0, #0]
 80023d4:	4b12      	ldr	r3, [pc, #72]	; (8002420 <UART_SetConfig+0x88>)
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d01f      	beq.n	800241a <UART_SetConfig+0x82>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80023da:	f7ff ffbd 	bl	8002358 <HAL_RCC_GetPCLK1Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023de:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 80023e2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80023e6:	6862      	ldr	r2, [r4, #4]
 80023e8:	0092      	lsls	r2, r2, #2
 80023ea:	fbb3 f2f2 	udiv	r2, r3, r2
 80023ee:	480d      	ldr	r0, [pc, #52]	; (8002424 <UART_SetConfig+0x8c>)
 80023f0:	fba0 3102 	umull	r3, r1, r0, r2
 80023f4:	0949      	lsrs	r1, r1, #5
 80023f6:	2364      	movs	r3, #100	; 0x64
 80023f8:	fb03 2311 	mls	r3, r3, r1, r2
 80023fc:	011b      	lsls	r3, r3, #4
 80023fe:	3332      	adds	r3, #50	; 0x32
 8002400:	fba0 2303 	umull	r2, r3, r0, r3
 8002404:	095b      	lsrs	r3, r3, #5
 8002406:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800240a:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800240e:	f003 030f 	and.w	r3, r3, #15
 8002412:	6821      	ldr	r1, [r4, #0]
 8002414:	4413      	add	r3, r2
 8002416:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 8002418:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 800241a:	f7ff ffad 	bl	8002378 <HAL_RCC_GetPCLK2Freq>
 800241e:	e7de      	b.n	80023de <UART_SetConfig+0x46>
 8002420:	40013800 	.word	0x40013800
 8002424:	51eb851f 	.word	0x51eb851f

08002428 <HAL_UART_Init>:
  if (huart == NULL)
 8002428:	b358      	cbz	r0, 8002482 <HAL_UART_Init+0x5a>
{
 800242a:	b510      	push	{r4, lr}
 800242c:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800242e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002432:	b30b      	cbz	r3, 8002478 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8002434:	2324      	movs	r3, #36	; 0x24
 8002436:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800243a:	6822      	ldr	r2, [r4, #0]
 800243c:	68d3      	ldr	r3, [r2, #12]
 800243e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002442:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002444:	4620      	mov	r0, r4
 8002446:	f7ff ffa7 	bl	8002398 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800244a:	6822      	ldr	r2, [r4, #0]
 800244c:	6913      	ldr	r3, [r2, #16]
 800244e:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8002452:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002454:	6822      	ldr	r2, [r4, #0]
 8002456:	6953      	ldr	r3, [r2, #20]
 8002458:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800245c:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 800245e:	6822      	ldr	r2, [r4, #0]
 8002460:	68d3      	ldr	r3, [r2, #12]
 8002462:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002466:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002468:	2000      	movs	r0, #0
 800246a:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800246c:	2320      	movs	r3, #32
 800246e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002472:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8002476:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8002478:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800247c:	f000 fc40 	bl	8002d00 <HAL_UART_MspInit>
 8002480:	e7d8      	b.n	8002434 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8002482:	2001      	movs	r0, #1
}
 8002484:	4770      	bx	lr
	...

08002488 <Evita_travamento>:

	temp = (int16_t) (buffer[0] << 8 | buffer[1]);
	temp = temp / 340 + (int16_t) 36.53;
}*/

uint8_t Evita_travamento(uint32_t timer) {//verifica se houve timeout no i2c
 8002488:	b510      	push	{r4, lr}
 800248a:	4604      	mov	r4, r0
	uint32_t timer2 = HAL_GetTick();
 800248c:	f7fe f9ae 	bl	80007ec <HAL_GetTick>
	if ((timer2 - timer) < 50)
 8002490:	1b00      	subs	r0, r0, r4
 8002492:	2831      	cmp	r0, #49	; 0x31
 8002494:	d904      	bls.n	80024a0 <Evita_travamento+0x18>
		return 1;
	else {
		_accel_ok = 1;
 8002496:	4b03      	ldr	r3, [pc, #12]	; (80024a4 <Evita_travamento+0x1c>)
 8002498:	2201      	movs	r2, #1
 800249a:	701a      	strb	r2, [r3, #0]
		return 0;
 800249c:	2000      	movs	r0, #0
	}

}
 800249e:	bd10      	pop	{r4, pc}
		return 1;
 80024a0:	2001      	movs	r0, #1
 80024a2:	e7fc      	b.n	800249e <Evita_travamento+0x16>
 80024a4:	20000092 	.word	0x20000092

080024a8 <SetupACEL>:
void SetupACEL(void) {
 80024a8:	b510      	push	{r4, lr}
 80024aa:	b084      	sub	sp, #16
	_accel_ok = 1;
 80024ac:	4b39      	ldr	r3, [pc, #228]	; (8002594 <SetupACEL+0xec>)
 80024ae:	2201      	movs	r2, #1
 80024b0:	701a      	strb	r2, [r3, #0]
	buffer[0] = 0;
 80024b2:	4c39      	ldr	r4, [pc, #228]	; (8002598 <SetupACEL+0xf0>)
 80024b4:	2300      	movs	r3, #0
 80024b6:	7023      	strb	r3, [r4, #0]
	timer = HAL_GetTick();
 80024b8:	f7fe f998 	bl	80007ec <HAL_GetTick>
 80024bc:	60a0      	str	r0, [r4, #8]
	while (HAL_I2C_Mem_Write(&hi2c1, (uint16_t) addressACEL << 1, MemAdd, 1,
 80024be:	2364      	movs	r3, #100	; 0x64
 80024c0:	9302      	str	r3, [sp, #8]
 80024c2:	2301      	movs	r3, #1
 80024c4:	9301      	str	r3, [sp, #4]
 80024c6:	4a34      	ldr	r2, [pc, #208]	; (8002598 <SetupACEL+0xf0>)
 80024c8:	9200      	str	r2, [sp, #0]
 80024ca:	226b      	movs	r2, #107	; 0x6b
 80024cc:	21d0      	movs	r1, #208	; 0xd0
 80024ce:	4833      	ldr	r0, [pc, #204]	; (800259c <SetupACEL+0xf4>)
 80024d0:	f7ff fb80 	bl	8001bd4 <HAL_I2C_Mem_Write>
 80024d4:	b128      	cbz	r0, 80024e2 <SetupACEL+0x3a>
			buffer, 1, 100) != HAL_OK && Evita_travamento(timer)); //Desabilita o sleep mode do MPU
 80024d6:	4b30      	ldr	r3, [pc, #192]	; (8002598 <SetupACEL+0xf0>)
 80024d8:	6898      	ldr	r0, [r3, #8]
 80024da:	f7ff ffd5 	bl	8002488 <Evita_travamento>
 80024de:	2800      	cmp	r0, #0
 80024e0:	d1ed      	bne.n	80024be <SetupACEL+0x16>
	buffer[0] = 0;
 80024e2:	4c2d      	ldr	r4, [pc, #180]	; (8002598 <SetupACEL+0xf0>)
 80024e4:	2300      	movs	r3, #0
 80024e6:	7023      	strb	r3, [r4, #0]
	timer = HAL_GetTick();
 80024e8:	f7fe f980 	bl	80007ec <HAL_GetTick>
 80024ec:	60a0      	str	r0, [r4, #8]
	while (HAL_I2C_Mem_Write(&hi2c1, (uint16_t) addressACEL << 1, MemAdd, 1,
 80024ee:	2364      	movs	r3, #100	; 0x64
 80024f0:	9302      	str	r3, [sp, #8]
 80024f2:	2301      	movs	r3, #1
 80024f4:	9301      	str	r3, [sp, #4]
 80024f6:	4a28      	ldr	r2, [pc, #160]	; (8002598 <SetupACEL+0xf0>)
 80024f8:	9200      	str	r2, [sp, #0]
 80024fa:	221b      	movs	r2, #27
 80024fc:	21d0      	movs	r1, #208	; 0xd0
 80024fe:	4827      	ldr	r0, [pc, #156]	; (800259c <SetupACEL+0xf4>)
 8002500:	f7ff fb68 	bl	8001bd4 <HAL_I2C_Mem_Write>
 8002504:	b128      	cbz	r0, 8002512 <SetupACEL+0x6a>
			buffer, 1, 100) != HAL_OK && Evita_travamento(timer)); //Configura o giroscopio com a sensibilidade de 250
 8002506:	4b24      	ldr	r3, [pc, #144]	; (8002598 <SetupACEL+0xf0>)
 8002508:	6898      	ldr	r0, [r3, #8]
 800250a:	f7ff ffbd 	bl	8002488 <Evita_travamento>
 800250e:	2800      	cmp	r0, #0
 8002510:	d1ed      	bne.n	80024ee <SetupACEL+0x46>
	buffer[0] = 0;
 8002512:	4c21      	ldr	r4, [pc, #132]	; (8002598 <SetupACEL+0xf0>)
 8002514:	2300      	movs	r3, #0
 8002516:	7023      	strb	r3, [r4, #0]
	timer = HAL_GetTick();
 8002518:	f7fe f968 	bl	80007ec <HAL_GetTick>
 800251c:	60a0      	str	r0, [r4, #8]
	while (HAL_I2C_Mem_Write(&hi2c1, (uint16_t) addressACEL << 1, MemAdd, 1,
 800251e:	2364      	movs	r3, #100	; 0x64
 8002520:	9302      	str	r3, [sp, #8]
 8002522:	2301      	movs	r3, #1
 8002524:	9301      	str	r3, [sp, #4]
 8002526:	4a1c      	ldr	r2, [pc, #112]	; (8002598 <SetupACEL+0xf0>)
 8002528:	9200      	str	r2, [sp, #0]
 800252a:	221c      	movs	r2, #28
 800252c:	21d0      	movs	r1, #208	; 0xd0
 800252e:	481b      	ldr	r0, [pc, #108]	; (800259c <SetupACEL+0xf4>)
 8002530:	f7ff fb50 	bl	8001bd4 <HAL_I2C_Mem_Write>
 8002534:	b128      	cbz	r0, 8002542 <SetupACEL+0x9a>
			buffer, 1, 100) != HAL_OK && Evita_travamento(timer)); //Configura o acelerometro com a sensibilidade de 4G
 8002536:	4b18      	ldr	r3, [pc, #96]	; (8002598 <SetupACEL+0xf0>)
 8002538:	6898      	ldr	r0, [r3, #8]
 800253a:	f7ff ffa5 	bl	8002488 <Evita_travamento>
 800253e:	2800      	cmp	r0, #0
 8002540:	d1ed      	bne.n	800251e <SetupACEL+0x76>
	buffer[0] = 6;
 8002542:	4c15      	ldr	r4, [pc, #84]	; (8002598 <SetupACEL+0xf0>)
 8002544:	2306      	movs	r3, #6
 8002546:	7023      	strb	r3, [r4, #0]
	timer = HAL_GetTick();
 8002548:	f7fe f950 	bl	80007ec <HAL_GetTick>
 800254c:	60a0      	str	r0, [r4, #8]
	while (HAL_I2C_Mem_Write(&hi2c1, (uint16_t) addressACEL << 1, MemAdd, 1,
 800254e:	2364      	movs	r3, #100	; 0x64
 8002550:	9302      	str	r3, [sp, #8]
 8002552:	2301      	movs	r3, #1
 8002554:	9301      	str	r3, [sp, #4]
 8002556:	4a10      	ldr	r2, [pc, #64]	; (8002598 <SetupACEL+0xf0>)
 8002558:	9200      	str	r2, [sp, #0]
 800255a:	221a      	movs	r2, #26
 800255c:	21d0      	movs	r1, #208	; 0xd0
 800255e:	480f      	ldr	r0, [pc, #60]	; (800259c <SetupACEL+0xf4>)
 8002560:	f7ff fb38 	bl	8001bd4 <HAL_I2C_Mem_Write>
 8002564:	b128      	cbz	r0, 8002572 <SetupACEL+0xca>
			buffer, 1, 100) != HAL_OK && Evita_travamento(timer)); //Configura o low pass filter interno do MPU como 6Hz
 8002566:	4b0c      	ldr	r3, [pc, #48]	; (8002598 <SetupACEL+0xf0>)
 8002568:	6898      	ldr	r0, [r3, #8]
 800256a:	f7ff ff8d 	bl	8002488 <Evita_travamento>
 800256e:	2800      	cmp	r0, #0
 8002570:	d1ed      	bne.n	800254e <SetupACEL+0xa6>
	accelX = 0;
 8002572:	2300      	movs	r3, #0
 8002574:	4a0a      	ldr	r2, [pc, #40]	; (80025a0 <SetupACEL+0xf8>)
 8002576:	8013      	strh	r3, [r2, #0]
	accelY = 0;
 8002578:	4a0a      	ldr	r2, [pc, #40]	; (80025a4 <SetupACEL+0xfc>)
 800257a:	8013      	strh	r3, [r2, #0]
	accelZ = 0;
 800257c:	4a0a      	ldr	r2, [pc, #40]	; (80025a8 <SetupACEL+0x100>)
 800257e:	8013      	strh	r3, [r2, #0]
	gyroX = 0;
 8002580:	4a0a      	ldr	r2, [pc, #40]	; (80025ac <SetupACEL+0x104>)
 8002582:	8013      	strh	r3, [r2, #0]
	gyroY = 0;
 8002584:	4a0a      	ldr	r2, [pc, #40]	; (80025b0 <SetupACEL+0x108>)
 8002586:	8013      	strh	r3, [r2, #0]
	gyroZ = 0;
 8002588:	4a0a      	ldr	r2, [pc, #40]	; (80025b4 <SetupACEL+0x10c>)
 800258a:	8013      	strh	r3, [r2, #0]
	_accel_ok = 0;
 800258c:	4a01      	ldr	r2, [pc, #4]	; (8002594 <SetupACEL+0xec>)
 800258e:	7013      	strb	r3, [r2, #0]
}
 8002590:	b004      	add	sp, #16
 8002592:	bd10      	pop	{r4, pc}
 8002594:	20000092 	.word	0x20000092
 8002598:	20000028 	.word	0x20000028
 800259c:	2000003c 	.word	0x2000003c
 80025a0:	2000003a 	.word	0x2000003a
 80025a4:	20000038 	.word	0x20000038
 80025a8:	20000098 	.word	0x20000098
 80025ac:	20000090 	.word	0x20000090
 80025b0:	200000a0 	.word	0x200000a0
 80025b4:	20000096 	.word	0x20000096

080025b8 <recordAccelRegisters>:
void recordAccelRegisters() {
 80025b8:	b530      	push	{r4, r5, lr}
 80025ba:	b083      	sub	sp, #12
	buffer[0] = 0x3B;
 80025bc:	4c34      	ldr	r4, [pc, #208]	; (8002690 <recordAccelRegisters+0xd8>)
 80025be:	233b      	movs	r3, #59	; 0x3b
 80025c0:	7023      	strb	r3, [r4, #0]
	timer = HAL_GetTick();
 80025c2:	f7fe f913 	bl	80007ec <HAL_GetTick>
 80025c6:	60a0      	str	r0, [r4, #8]
	while (HAL_I2C_Master_Transmit(&hi2c1, (addressACEL << 1), buffer, 1, 100)
 80025c8:	2364      	movs	r3, #100	; 0x64
 80025ca:	9300      	str	r3, [sp, #0]
 80025cc:	2301      	movs	r3, #1
 80025ce:	4a30      	ldr	r2, [pc, #192]	; (8002690 <recordAccelRegisters+0xd8>)
 80025d0:	21d0      	movs	r1, #208	; 0xd0
 80025d2:	4830      	ldr	r0, [pc, #192]	; (8002694 <recordAccelRegisters+0xdc>)
 80025d4:	f7ff f8a2 	bl	800171c <HAL_I2C_Master_Transmit>
 80025d8:	b128      	cbz	r0, 80025e6 <recordAccelRegisters+0x2e>
			!= HAL_OK && Evita_travamento(timer)); //Inicializa a comunicacao com o registrador do acelerometro
 80025da:	4b2d      	ldr	r3, [pc, #180]	; (8002690 <recordAccelRegisters+0xd8>)
 80025dc:	6898      	ldr	r0, [r3, #8]
 80025de:	f7ff ff53 	bl	8002488 <Evita_travamento>
 80025e2:	2800      	cmp	r0, #0
 80025e4:	d1f0      	bne.n	80025c8 <recordAccelRegisters+0x10>
	timer = HAL_GetTick();
 80025e6:	f7fe f901 	bl	80007ec <HAL_GetTick>
 80025ea:	4b29      	ldr	r3, [pc, #164]	; (8002690 <recordAccelRegisters+0xd8>)
 80025ec:	6098      	str	r0, [r3, #8]
	while (HAL_I2C_Master_Receive(&hi2c1, (addressACEL << 1), buffer, 6, 100)
 80025ee:	2364      	movs	r3, #100	; 0x64
 80025f0:	9300      	str	r3, [sp, #0]
 80025f2:	2306      	movs	r3, #6
 80025f4:	4a26      	ldr	r2, [pc, #152]	; (8002690 <recordAccelRegisters+0xd8>)
 80025f6:	21d0      	movs	r1, #208	; 0xd0
 80025f8:	4826      	ldr	r0, [pc, #152]	; (8002694 <recordAccelRegisters+0xdc>)
 80025fa:	f7ff f94b 	bl	8001894 <HAL_I2C_Master_Receive>
 80025fe:	b128      	cbz	r0, 800260c <recordAccelRegisters+0x54>
			!= HAL_OK && Evita_travamento(timer)); //Recebe os dados do acelerometro
 8002600:	4b23      	ldr	r3, [pc, #140]	; (8002690 <recordAccelRegisters+0xd8>)
 8002602:	6898      	ldr	r0, [r3, #8]
 8002604:	f7ff ff40 	bl	8002488 <Evita_travamento>
 8002608:	2800      	cmp	r0, #0
 800260a:	d1f0      	bne.n	80025ee <recordAccelRegisters+0x36>
	accelX = (int16_t) (buffer[0] << 8 | buffer[1]); //buffer[0] == HSB **** buffer[1] == LSB de uma variavel de 16 bits
 800260c:	4b20      	ldr	r3, [pc, #128]	; (8002690 <recordAccelRegisters+0xd8>)
 800260e:	781a      	ldrb	r2, [r3, #0]
 8002610:	7858      	ldrb	r0, [r3, #1]
 8002612:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
	accelY = (int16_t) (buffer[2] << 8 | buffer[3]); //buffer[2] == HSB **** buffer[3] == LSB de uma variavel de 16 bits
 8002616:	789a      	ldrb	r2, [r3, #2]
 8002618:	78dc      	ldrb	r4, [r3, #3]
 800261a:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
 800261e:	b224      	sxth	r4, r4
	accelZ = (int16_t) (buffer[4] << 8 | buffer[5]); //buffer[4] == HSB **** buffer[5] == LSB de uma variavel de 16 bits
 8002620:	791a      	ldrb	r2, [r3, #4]
 8002622:	795d      	ldrb	r5, [r3, #5]
 8002624:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
 8002628:	b22d      	sxth	r5, r5
	accelX = (accelX / 16384.0) * 1000;
 800262a:	b200      	sxth	r0, r0
 800262c:	f7fe f80a 	bl	8000644 <__aeabi_i2d>
 8002630:	2200      	movs	r2, #0
 8002632:	4b19      	ldr	r3, [pc, #100]	; (8002698 <recordAccelRegisters+0xe0>)
 8002634:	f7fd fd8a 	bl	800014c <__aeabi_dmul>
 8002638:	2200      	movs	r2, #0
 800263a:	4b18      	ldr	r3, [pc, #96]	; (800269c <recordAccelRegisters+0xe4>)
 800263c:	f7fd fd86 	bl	800014c <__aeabi_dmul>
 8002640:	f7fe f86a 	bl	8000718 <__aeabi_d2iz>
 8002644:	4b16      	ldr	r3, [pc, #88]	; (80026a0 <recordAccelRegisters+0xe8>)
 8002646:	8018      	strh	r0, [r3, #0]
	accelY = (accelY / 16384.0) * 1000;
 8002648:	4620      	mov	r0, r4
 800264a:	f7fd fffb 	bl	8000644 <__aeabi_i2d>
 800264e:	2200      	movs	r2, #0
 8002650:	4b11      	ldr	r3, [pc, #68]	; (8002698 <recordAccelRegisters+0xe0>)
 8002652:	f7fd fd7b 	bl	800014c <__aeabi_dmul>
 8002656:	2200      	movs	r2, #0
 8002658:	4b10      	ldr	r3, [pc, #64]	; (800269c <recordAccelRegisters+0xe4>)
 800265a:	f7fd fd77 	bl	800014c <__aeabi_dmul>
 800265e:	f7fe f85b 	bl	8000718 <__aeabi_d2iz>
 8002662:	b204      	sxth	r4, r0
	accelZ = (accelZ / 16384.0) * 1000;
 8002664:	4628      	mov	r0, r5
 8002666:	f7fd ffed 	bl	8000644 <__aeabi_i2d>
 800266a:	2200      	movs	r2, #0
 800266c:	4b0a      	ldr	r3, [pc, #40]	; (8002698 <recordAccelRegisters+0xe0>)
 800266e:	f7fd fd6d 	bl	800014c <__aeabi_dmul>
 8002672:	2200      	movs	r2, #0
 8002674:	4b09      	ldr	r3, [pc, #36]	; (800269c <recordAccelRegisters+0xe4>)
 8002676:	f7fd fd69 	bl	800014c <__aeabi_dmul>
 800267a:	f7fe f84d 	bl	8000718 <__aeabi_d2iz>
 800267e:	b200      	sxth	r0, r0
	accelY = accelY - 20;
 8002680:	3c14      	subs	r4, #20
 8002682:	4b08      	ldr	r3, [pc, #32]	; (80026a4 <recordAccelRegisters+0xec>)
 8002684:	801c      	strh	r4, [r3, #0]
	accelZ = accelZ - 147;
 8002686:	3893      	subs	r0, #147	; 0x93
 8002688:	4b07      	ldr	r3, [pc, #28]	; (80026a8 <recordAccelRegisters+0xf0>)
 800268a:	8018      	strh	r0, [r3, #0]
}
 800268c:	b003      	add	sp, #12
 800268e:	bd30      	pop	{r4, r5, pc}
 8002690:	20000028 	.word	0x20000028
 8002694:	2000003c 	.word	0x2000003c
 8002698:	3f100000 	.word	0x3f100000
 800269c:	408f4000 	.word	0x408f4000
 80026a0:	2000003a 	.word	0x2000003a
 80026a4:	20000038 	.word	0x20000038
 80026a8:	20000098 	.word	0x20000098

080026ac <recordGyroRegisters>:
void recordGyroRegisters(void) {
 80026ac:	b510      	push	{r4, lr}
 80026ae:	b082      	sub	sp, #8
	buffer[0] = 0x43;
 80026b0:	4c28      	ldr	r4, [pc, #160]	; (8002754 <recordGyroRegisters+0xa8>)
 80026b2:	2343      	movs	r3, #67	; 0x43
 80026b4:	7023      	strb	r3, [r4, #0]
	timer = HAL_GetTick();
 80026b6:	f7fe f899 	bl	80007ec <HAL_GetTick>
 80026ba:	60a0      	str	r0, [r4, #8]
	while (HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) addressACEL << 1, buffer, 1, 100) != HAL_OK && Evita_travamento(timer));
 80026bc:	2364      	movs	r3, #100	; 0x64
 80026be:	9300      	str	r3, [sp, #0]
 80026c0:	2301      	movs	r3, #1
 80026c2:	4a24      	ldr	r2, [pc, #144]	; (8002754 <recordGyroRegisters+0xa8>)
 80026c4:	21d0      	movs	r1, #208	; 0xd0
 80026c6:	4824      	ldr	r0, [pc, #144]	; (8002758 <recordGyroRegisters+0xac>)
 80026c8:	f7ff f828 	bl	800171c <HAL_I2C_Master_Transmit>
 80026cc:	b128      	cbz	r0, 80026da <recordGyroRegisters+0x2e>
 80026ce:	4b21      	ldr	r3, [pc, #132]	; (8002754 <recordGyroRegisters+0xa8>)
 80026d0:	6898      	ldr	r0, [r3, #8]
 80026d2:	f7ff fed9 	bl	8002488 <Evita_travamento>
 80026d6:	2800      	cmp	r0, #0
 80026d8:	d1f0      	bne.n	80026bc <recordGyroRegisters+0x10>
	timer = HAL_GetTick();
 80026da:	f7fe f887 	bl	80007ec <HAL_GetTick>
 80026de:	4b1d      	ldr	r3, [pc, #116]	; (8002754 <recordGyroRegisters+0xa8>)
 80026e0:	6098      	str	r0, [r3, #8]
	while (HAL_I2C_Master_Receive(&hi2c1, (uint16_t) addressACEL << 1, buffer, 6, 100) != HAL_OK && Evita_travamento(timer));
 80026e2:	2364      	movs	r3, #100	; 0x64
 80026e4:	9300      	str	r3, [sp, #0]
 80026e6:	2306      	movs	r3, #6
 80026e8:	4a1a      	ldr	r2, [pc, #104]	; (8002754 <recordGyroRegisters+0xa8>)
 80026ea:	21d0      	movs	r1, #208	; 0xd0
 80026ec:	481a      	ldr	r0, [pc, #104]	; (8002758 <recordGyroRegisters+0xac>)
 80026ee:	f7ff f8d1 	bl	8001894 <HAL_I2C_Master_Receive>
 80026f2:	b128      	cbz	r0, 8002700 <recordGyroRegisters+0x54>
 80026f4:	4b17      	ldr	r3, [pc, #92]	; (8002754 <recordGyroRegisters+0xa8>)
 80026f6:	6898      	ldr	r0, [r3, #8]
 80026f8:	f7ff fec6 	bl	8002488 <Evita_travamento>
 80026fc:	2800      	cmp	r0, #0
 80026fe:	d1f0      	bne.n	80026e2 <recordGyroRegisters+0x36>
	gyroX = (int16_t) (buffer[0] << 8 | buffer[1]);
 8002700:	4814      	ldr	r0, [pc, #80]	; (8002754 <recordGyroRegisters+0xa8>)
 8002702:	7802      	ldrb	r2, [r0, #0]
 8002704:	7843      	ldrb	r3, [r0, #1]
 8002706:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800270a:	b21b      	sxth	r3, r3
	gyroY = (int16_t) (buffer[2] << 8 | buffer[3]);
 800270c:	7882      	ldrb	r2, [r0, #2]
 800270e:	78c1      	ldrb	r1, [r0, #3]
 8002710:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
 8002714:	b209      	sxth	r1, r1
	gyroZ = (int16_t) (buffer[4] << 8 | buffer[5]);
 8002716:	7904      	ldrb	r4, [r0, #4]
 8002718:	7942      	ldrb	r2, [r0, #5]
 800271a:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 800271e:	b212      	sxth	r2, r2
	gyroX = (gyroX / 131);
 8002720:	480e      	ldr	r0, [pc, #56]	; (800275c <recordGyroRegisters+0xb0>)
 8002722:	fb80 c403 	smull	ip, r4, r0, r3
 8002726:	17db      	asrs	r3, r3, #31
 8002728:	ebc3 1364 	rsb	r3, r3, r4, asr #5
 800272c:	b21b      	sxth	r3, r3
	gyroY = (gyroY / 131);
 800272e:	fb80 c401 	smull	ip, r4, r0, r1
 8002732:	17c9      	asrs	r1, r1, #31
 8002734:	ebc1 1164 	rsb	r1, r1, r4, asr #5
 8002738:	4c09      	ldr	r4, [pc, #36]	; (8002760 <recordGyroRegisters+0xb4>)
 800273a:	8021      	strh	r1, [r4, #0]
	gyroZ = (gyroZ / 131);
 800273c:	fb80 1002 	smull	r1, r0, r0, r2
 8002740:	17d2      	asrs	r2, r2, #31
 8002742:	ebc2 1260 	rsb	r2, r2, r0, asr #5
 8002746:	4907      	ldr	r1, [pc, #28]	; (8002764 <recordGyroRegisters+0xb8>)
 8002748:	800a      	strh	r2, [r1, #0]
	gyroX = gyroX + 3;
 800274a:	3303      	adds	r3, #3
 800274c:	4a06      	ldr	r2, [pc, #24]	; (8002768 <recordGyroRegisters+0xbc>)
 800274e:	8013      	strh	r3, [r2, #0]
}
 8002750:	b002      	add	sp, #8
 8002752:	bd10      	pop	{r4, pc}
 8002754:	20000028 	.word	0x20000028
 8002758:	2000003c 	.word	0x2000003c
 800275c:	3e88cb3d 	.word	0x3e88cb3d
 8002760:	200000a0 	.word	0x200000a0
 8002764:	20000096 	.word	0x20000096
 8002768:	20000090 	.word	0x20000090

0800276c <Pisca_SOS>:

void Pisca_SOS(){ //Caso haja falha na conexo do IMU com a placa, o LED_DEBUG piscar S.O.S em cdigo morse
 800276c:	b510      	push	{r4, lr}

	        	HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_RESET);
 800276e:	4c50      	ldr	r4, [pc, #320]	; (80028b0 <Pisca_SOS+0x144>)
 8002770:	2200      	movs	r2, #0
 8002772:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002776:	4620      	mov	r0, r4
 8002778:	f7fe fc5a 	bl	8001030 <HAL_GPIO_WritePin>
	        	HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 800277c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002780:	4620      	mov	r0, r4
 8002782:	f7fe fc5b 	bl	800103c <HAL_GPIO_TogglePin>
	        	HAL_Delay(50);
 8002786:	2032      	movs	r0, #50	; 0x32
 8002788:	f7fe f836 	bl	80007f8 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 800278c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002790:	4620      	mov	r0, r4
 8002792:	f7fe fc53 	bl	800103c <HAL_GPIO_TogglePin>
	        	HAL_Delay(50);
 8002796:	2032      	movs	r0, #50	; 0x32
 8002798:	f7fe f82e 	bl	80007f8 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 800279c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80027a0:	4620      	mov	r0, r4
 80027a2:	f7fe fc4b 	bl	800103c <HAL_GPIO_TogglePin>
	        	HAL_Delay(50);
 80027a6:	2032      	movs	r0, #50	; 0x32
 80027a8:	f7fe f826 	bl	80007f8 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 80027ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80027b0:	4620      	mov	r0, r4
 80027b2:	f7fe fc43 	bl	800103c <HAL_GPIO_TogglePin>
	        	HAL_Delay(50);
 80027b6:	2032      	movs	r0, #50	; 0x32
 80027b8:	f7fe f81e 	bl	80007f8 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 80027bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80027c0:	4620      	mov	r0, r4
 80027c2:	f7fe fc3b 	bl	800103c <HAL_GPIO_TogglePin>
	        	HAL_Delay(50);
 80027c6:	2032      	movs	r0, #50	; 0x32
 80027c8:	f7fe f816 	bl	80007f8 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 80027cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80027d0:	4620      	mov	r0, r4
 80027d2:	f7fe fc33 	bl	800103c <HAL_GPIO_TogglePin>
	        	HAL_Delay(50);
 80027d6:	2032      	movs	r0, #50	; 0x32
 80027d8:	f7fe f80e 	bl	80007f8 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 80027dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80027e0:	4620      	mov	r0, r4
 80027e2:	f7fe fc2b 	bl	800103c <HAL_GPIO_TogglePin>
	        	HAL_Delay(167);
 80027e6:	20a7      	movs	r0, #167	; 0xa7
 80027e8:	f7fe f806 	bl	80007f8 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 80027ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80027f0:	4620      	mov	r0, r4
 80027f2:	f7fe fc23 	bl	800103c <HAL_GPIO_TogglePin>
	        	HAL_Delay(167);
 80027f6:	20a7      	movs	r0, #167	; 0xa7
 80027f8:	f7fd fffe 	bl	80007f8 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 80027fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002800:	4620      	mov	r0, r4
 8002802:	f7fe fc1b 	bl	800103c <HAL_GPIO_TogglePin>
	        	HAL_Delay(167);
 8002806:	20a7      	movs	r0, #167	; 0xa7
 8002808:	f7fd fff6 	bl	80007f8 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 800280c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002810:	4620      	mov	r0, r4
 8002812:	f7fe fc13 	bl	800103c <HAL_GPIO_TogglePin>
	        	HAL_Delay(167);
 8002816:	20a7      	movs	r0, #167	; 0xa7
 8002818:	f7fd ffee 	bl	80007f8 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 800281c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002820:	4620      	mov	r0, r4
 8002822:	f7fe fc0b 	bl	800103c <HAL_GPIO_TogglePin>
	        	HAL_Delay(167);
 8002826:	20a7      	movs	r0, #167	; 0xa7
 8002828:	f7fd ffe6 	bl	80007f8 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 800282c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002830:	4620      	mov	r0, r4
 8002832:	f7fe fc03 	bl	800103c <HAL_GPIO_TogglePin>
	        	HAL_Delay(167);
 8002836:	20a7      	movs	r0, #167	; 0xa7
 8002838:	f7fd ffde 	bl	80007f8 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 800283c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002840:	4620      	mov	r0, r4
 8002842:	f7fe fbfb 	bl	800103c <HAL_GPIO_TogglePin>
	        	HAL_Delay(167);
 8002846:	20a7      	movs	r0, #167	; 0xa7
 8002848:	f7fd ffd6 	bl	80007f8 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 800284c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002850:	4620      	mov	r0, r4
 8002852:	f7fe fbf3 	bl	800103c <HAL_GPIO_TogglePin>
	        	HAL_Delay(50);
 8002856:	2032      	movs	r0, #50	; 0x32
 8002858:	f7fd ffce 	bl	80007f8 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 800285c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002860:	4620      	mov	r0, r4
 8002862:	f7fe fbeb 	bl	800103c <HAL_GPIO_TogglePin>
	        	HAL_Delay(50);
 8002866:	2032      	movs	r0, #50	; 0x32
 8002868:	f7fd ffc6 	bl	80007f8 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 800286c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002870:	4620      	mov	r0, r4
 8002872:	f7fe fbe3 	bl	800103c <HAL_GPIO_TogglePin>
	        	HAL_Delay(50);
 8002876:	2032      	movs	r0, #50	; 0x32
 8002878:	f7fd ffbe 	bl	80007f8 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 800287c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002880:	4620      	mov	r0, r4
 8002882:	f7fe fbdb 	bl	800103c <HAL_GPIO_TogglePin>
	        	HAL_Delay(50);
 8002886:	2032      	movs	r0, #50	; 0x32
 8002888:	f7fd ffb6 	bl	80007f8 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 800288c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002890:	4620      	mov	r0, r4
 8002892:	f7fe fbd3 	bl	800103c <HAL_GPIO_TogglePin>
	        	HAL_Delay(50);
 8002896:	2032      	movs	r0, #50	; 0x32
 8002898:	f7fd ffae 	bl	80007f8 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 800289c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80028a0:	4620      	mov	r0, r4
 80028a2:	f7fe fbcb 	bl	800103c <HAL_GPIO_TogglePin>
	        	HAL_Delay(50);
 80028a6:	2032      	movs	r0, #50	; 0x32
 80028a8:	f7fd ffa6 	bl	80007f8 <HAL_Delay>

}
 80028ac:	bd10      	pop	{r4, pc}
 80028ae:	bf00      	nop
 80028b0:	40011000 	.word	0x40011000

080028b4 <Checa_leitura>:

uint8_t Checa_leitura() {//se houver timeout no i2c essa funo sinaliza
	return _accel_ok;


}
 80028b4:	4b01      	ldr	r3, [pc, #4]	; (80028bc <Checa_leitura+0x8>)
 80028b6:	7818      	ldrb	r0, [r3, #0]
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	20000092 	.word	0x20000092

080028c0 <CAN_Transmit>:
/* USER CODE BEGIN 0 */
#include "IMU.h"


void CAN_Transmit()
{
 80028c0:	b508      	push	{r3, lr}
	uint8_t vet[8] = {0,0,0,0,0,0,0,0};
	TxGyro[0] = gyroX;
 80028c2:	4a20      	ldr	r2, [pc, #128]	; (8002944 <CAN_Transmit+0x84>)
 80028c4:	4b20      	ldr	r3, [pc, #128]	; (8002948 <CAN_Transmit+0x88>)
 80028c6:	881b      	ldrh	r3, [r3, #0]
 80028c8:	8013      	strh	r3, [r2, #0]
	TxGyro[1] = gyroY;
 80028ca:	4b20      	ldr	r3, [pc, #128]	; (800294c <CAN_Transmit+0x8c>)
 80028cc:	881b      	ldrh	r3, [r3, #0]
 80028ce:	8053      	strh	r3, [r2, #2]
	TxGyro[2] = gyroZ;
 80028d0:	4b1f      	ldr	r3, [pc, #124]	; (8002950 <CAN_Transmit+0x90>)
 80028d2:	881b      	ldrh	r3, [r3, #0]
 80028d4:	8093      	strh	r3, [r2, #4]
	TxGyro[3] = _accel_ok;
 80028d6:	4b1f      	ldr	r3, [pc, #124]	; (8002954 <CAN_Transmit+0x94>)
 80028d8:	7819      	ldrb	r1, [r3, #0]
 80028da:	80d1      	strh	r1, [r2, #6]
	TxAccel[0] = accelX;
 80028dc:	4b1e      	ldr	r3, [pc, #120]	; (8002958 <CAN_Transmit+0x98>)
 80028de:	481f      	ldr	r0, [pc, #124]	; (800295c <CAN_Transmit+0x9c>)
 80028e0:	8800      	ldrh	r0, [r0, #0]
 80028e2:	8018      	strh	r0, [r3, #0]
	TxAccel[1] = accelY;
 80028e4:	481e      	ldr	r0, [pc, #120]	; (8002960 <CAN_Transmit+0xa0>)
 80028e6:	8800      	ldrh	r0, [r0, #0]
 80028e8:	8058      	strh	r0, [r3, #2]
	TxAccel[2] = accelZ;
 80028ea:	481e      	ldr	r0, [pc, #120]	; (8002964 <CAN_Transmit+0xa4>)
 80028ec:	8800      	ldrh	r0, [r0, #0]
 80028ee:	8098      	strh	r0, [r3, #4]
	TxAccel[3] = _accel_ok;
 80028f0:	80d9      	strh	r1, [r3, #6]
	TxHeader.StdId = 0x123;
 80028f2:	491d      	ldr	r1, [pc, #116]	; (8002968 <CAN_Transmit+0xa8>)
 80028f4:	f240 1323 	movw	r3, #291	; 0x123
 80028f8:	600b      	str	r3, [r1, #0]
	if(HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxGyro, &TxMailbox) == HAL_OK)
 80028fa:	4b1c      	ldr	r3, [pc, #112]	; (800296c <CAN_Transmit+0xac>)
 80028fc:	481c      	ldr	r0, [pc, #112]	; (8002970 <CAN_Transmit+0xb0>)
 80028fe:	f7fe f863 	bl	80009c8 <HAL_CAN_AddTxMessage>
 8002902:	b168      	cbz	r0, 8002920 <CAN_Transmit+0x60>
		HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
	HAL_Delay(20);
 8002904:	2014      	movs	r0, #20
 8002906:	f7fd ff77 	bl	80007f8 <HAL_Delay>
	TxHeader.StdId = 0x124;
 800290a:	4917      	ldr	r1, [pc, #92]	; (8002968 <CAN_Transmit+0xa8>)
 800290c:	f44f 7392 	mov.w	r3, #292	; 0x124
 8002910:	600b      	str	r3, [r1, #0]
	if(HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxAccel, &TxMailbox) == HAL_OK)
 8002912:	4b16      	ldr	r3, [pc, #88]	; (800296c <CAN_Transmit+0xac>)
 8002914:	4a10      	ldr	r2, [pc, #64]	; (8002958 <CAN_Transmit+0x98>)
 8002916:	4816      	ldr	r0, [pc, #88]	; (8002970 <CAN_Transmit+0xb0>)
 8002918:	f7fe f856 	bl	80009c8 <HAL_CAN_AddTxMessage>
 800291c:	b148      	cbz	r0, 8002932 <CAN_Transmit+0x72>
			HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
}
 800291e:	bd08      	pop	{r3, pc}
		HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 8002920:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002924:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002928:	f500 3088 	add.w	r0, r0, #69632	; 0x11000
 800292c:	f7fe fb86 	bl	800103c <HAL_GPIO_TogglePin>
 8002930:	e7e8      	b.n	8002904 <CAN_Transmit+0x44>
			HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 8002932:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002936:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800293a:	f500 3088 	add.w	r0, r0, #69632	; 0x11000
 800293e:	f7fe fb7d 	bl	800103c <HAL_GPIO_TogglePin>
}
 8002942:	e7ec      	b.n	800291e <CAN_Transmit+0x5e>
 8002944:	200000f4 	.word	0x200000f4
 8002948:	20000090 	.word	0x20000090
 800294c:	200000a0 	.word	0x200000a0
 8002950:	20000096 	.word	0x20000096
 8002954:	20000092 	.word	0x20000092
 8002958:	20000108 	.word	0x20000108
 800295c:	2000003a 	.word	0x2000003a
 8002960:	20000038 	.word	0x20000038
 8002964:	20000098 	.word	0x20000098
 8002968:	20000120 	.word	0x20000120
 800296c:	20000104 	.word	0x20000104
 8002970:	200000cc 	.word	0x200000cc

08002974 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8002974:	b508      	push	{r3, lr}
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8002976:	4819      	ldr	r0, [pc, #100]	; (80029dc <MX_CAN_Init+0x68>)
 8002978:	4b19      	ldr	r3, [pc, #100]	; (80029e0 <MX_CAN_Init+0x6c>)
 800297a:	6003      	str	r3, [r0, #0]
  hcan.Init.Prescaler = 9;
 800297c:	2309      	movs	r3, #9
 800297e:	6043      	str	r3, [r0, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8002980:	2300      	movs	r3, #0
 8002982:	6083      	str	r3, [r0, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002984:	60c3      	str	r3, [r0, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 8002986:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 800298a:	6102      	str	r2, [r0, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 800298c:	6143      	str	r3, [r0, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800298e:	7603      	strb	r3, [r0, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8002990:	2201      	movs	r2, #1
 8002992:	7642      	strb	r2, [r0, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8002994:	7683      	strb	r3, [r0, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8002996:	76c3      	strb	r3, [r0, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8002998:	7703      	strb	r3, [r0, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800299a:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800299c:	f7fd ff40 	bl	8000820 <HAL_CAN_Init>
 80029a0:	b990      	cbnz	r0, 80029c8 <MX_CAN_Init+0x54>
  {
    Error_Handler();
  }
  /* USER CODE BEGIN CAN_Init 2 */
  if (HAL_CAN_Start(&hcan) != HAL_OK)
 80029a2:	480e      	ldr	r0, [pc, #56]	; (80029dc <MX_CAN_Init+0x68>)
 80029a4:	f7fd ffe2 	bl	800096c <HAL_CAN_Start>
 80029a8:	b988      	cbnz	r0, 80029ce <MX_CAN_Init+0x5a>
  {
	  /* Start Error */
	  Error_Handler();
  }
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 80029aa:	2103      	movs	r1, #3
 80029ac:	480b      	ldr	r0, [pc, #44]	; (80029dc <MX_CAN_Init+0x68>)
 80029ae:	f7fe f881 	bl	8000ab4 <HAL_CAN_ActivateNotification>
 80029b2:	b978      	cbnz	r0, 80029d4 <MX_CAN_Init+0x60>
  {
	  /* Notification Error */
	  Error_Handler();
  }
  TxHeader.ExtId = 0x01;
 80029b4:	4b0b      	ldr	r3, [pc, #44]	; (80029e4 <MX_CAN_Init+0x70>)
 80029b6:	2201      	movs	r2, #1
 80029b8:	605a      	str	r2, [r3, #4]
  TxHeader.RTR = CAN_RTR_DATA;
 80029ba:	2200      	movs	r2, #0
 80029bc:	60da      	str	r2, [r3, #12]
  TxHeader.IDE = CAN_ID_STD;
 80029be:	609a      	str	r2, [r3, #8]
  TxHeader.DLC = 8;
 80029c0:	2108      	movs	r1, #8
 80029c2:	6119      	str	r1, [r3, #16]
  TxHeader.TransmitGlobalTime = DISABLE;
 80029c4:	751a      	strb	r2, [r3, #20]
  /* USER CODE END CAN_Init 2 */

}
 80029c6:	bd08      	pop	{r3, pc}
    Error_Handler();
 80029c8:	f000 f93f 	bl	8002c4a <Error_Handler>
 80029cc:	e7e9      	b.n	80029a2 <MX_CAN_Init+0x2e>
	  Error_Handler();
 80029ce:	f000 f93c 	bl	8002c4a <Error_Handler>
 80029d2:	e7ea      	b.n	80029aa <MX_CAN_Init+0x36>
	  Error_Handler();
 80029d4:	f000 f939 	bl	8002c4a <Error_Handler>
 80029d8:	e7ec      	b.n	80029b4 <MX_CAN_Init+0x40>
 80029da:	bf00      	nop
 80029dc:	200000cc 	.word	0x200000cc
 80029e0:	40006400 	.word	0x40006400
 80029e4:	20000120 	.word	0x20000120

080029e8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80029e8:	b530      	push	{r4, r5, lr}
 80029ea:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ec:	2300      	movs	r3, #0
 80029ee:	9302      	str	r3, [sp, #8]
 80029f0:	9303      	str	r3, [sp, #12]
 80029f2:	9304      	str	r3, [sp, #16]
 80029f4:	9305      	str	r3, [sp, #20]
  if(canHandle->Instance==CAN1)
 80029f6:	6802      	ldr	r2, [r0, #0]
 80029f8:	4b1f      	ldr	r3, [pc, #124]	; (8002a78 <HAL_CAN_MspInit+0x90>)
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d001      	beq.n	8002a02 <HAL_CAN_MspInit+0x1a>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80029fe:	b007      	add	sp, #28
 8002a00:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002a02:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 8002a06:	69da      	ldr	r2, [r3, #28]
 8002a08:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002a0c:	61da      	str	r2, [r3, #28]
 8002a0e:	69da      	ldr	r2, [r3, #28]
 8002a10:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8002a14:	9200      	str	r2, [sp, #0]
 8002a16:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a18:	699a      	ldr	r2, [r3, #24]
 8002a1a:	f042 0204 	orr.w	r2, r2, #4
 8002a1e:	619a      	str	r2, [r3, #24]
 8002a20:	699b      	ldr	r3, [r3, #24]
 8002a22:	f003 0304 	and.w	r3, r3, #4
 8002a26:	9301      	str	r3, [sp, #4]
 8002a28:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002a2a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002a2e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a30:	2400      	movs	r4, #0
 8002a32:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a34:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a36:	4d11      	ldr	r5, [pc, #68]	; (8002a7c <HAL_CAN_MspInit+0x94>)
 8002a38:	a902      	add	r1, sp, #8
 8002a3a:	4628      	mov	r0, r5
 8002a3c:	f7fe f9e8 	bl	8000e10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002a40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a44:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a46:	2302      	movs	r3, #2
 8002a48:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a4e:	a902      	add	r1, sp, #8
 8002a50:	4628      	mov	r0, r5
 8002a52:	f7fe f9dd 	bl	8000e10 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8002a56:	4622      	mov	r2, r4
 8002a58:	4621      	mov	r1, r4
 8002a5a:	2013      	movs	r0, #19
 8002a5c:	f7fe f980 	bl	8000d60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8002a60:	2013      	movs	r0, #19
 8002a62:	f7fe f9b1 	bl	8000dc8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8002a66:	4622      	mov	r2, r4
 8002a68:	4621      	mov	r1, r4
 8002a6a:	2014      	movs	r0, #20
 8002a6c:	f7fe f978 	bl	8000d60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8002a70:	2014      	movs	r0, #20
 8002a72:	f7fe f9a9 	bl	8000dc8 <HAL_NVIC_EnableIRQ>
}
 8002a76:	e7c2      	b.n	80029fe <HAL_CAN_MspInit+0x16>
 8002a78:	40006400 	.word	0x40006400
 8002a7c:	40010800 	.word	0x40010800

08002a80 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002a80:	b530      	push	{r4, r5, lr}
 8002a82:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a84:	2400      	movs	r4, #0
 8002a86:	9404      	str	r4, [sp, #16]
 8002a88:	9405      	str	r4, [sp, #20]
 8002a8a:	9406      	str	r4, [sp, #24]
 8002a8c:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a8e:	4b1d      	ldr	r3, [pc, #116]	; (8002b04 <MX_GPIO_Init+0x84>)
 8002a90:	699a      	ldr	r2, [r3, #24]
 8002a92:	f042 0210 	orr.w	r2, r2, #16
 8002a96:	619a      	str	r2, [r3, #24]
 8002a98:	699a      	ldr	r2, [r3, #24]
 8002a9a:	f002 0210 	and.w	r2, r2, #16
 8002a9e:	9200      	str	r2, [sp, #0]
 8002aa0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002aa2:	699a      	ldr	r2, [r3, #24]
 8002aa4:	f042 0220 	orr.w	r2, r2, #32
 8002aa8:	619a      	str	r2, [r3, #24]
 8002aaa:	699a      	ldr	r2, [r3, #24]
 8002aac:	f002 0220 	and.w	r2, r2, #32
 8002ab0:	9201      	str	r2, [sp, #4]
 8002ab2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ab4:	699a      	ldr	r2, [r3, #24]
 8002ab6:	f042 0204 	orr.w	r2, r2, #4
 8002aba:	619a      	str	r2, [r3, #24]
 8002abc:	699a      	ldr	r2, [r3, #24]
 8002abe:	f002 0204 	and.w	r2, r2, #4
 8002ac2:	9202      	str	r2, [sp, #8]
 8002ac4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ac6:	699a      	ldr	r2, [r3, #24]
 8002ac8:	f042 0208 	orr.w	r2, r2, #8
 8002acc:	619a      	str	r2, [r3, #24]
 8002ace:	699b      	ldr	r3, [r3, #24]
 8002ad0:	f003 0308 	and.w	r3, r3, #8
 8002ad4:	9303      	str	r3, [sp, #12]
 8002ad6:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_RESET);
 8002ad8:	4d0b      	ldr	r5, [pc, #44]	; (8002b08 <MX_GPIO_Init+0x88>)
 8002ada:	4622      	mov	r2, r4
 8002adc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ae0:	4628      	mov	r0, r5
 8002ae2:	f7fe faa5 	bl	8001030 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_DEBUG_Pin;
 8002ae6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002aea:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aec:	2301      	movs	r3, #1
 8002aee:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af0:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002af2:	2302      	movs	r3, #2
 8002af4:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(LED_DEBUG_GPIO_Port, &GPIO_InitStruct);
 8002af6:	a904      	add	r1, sp, #16
 8002af8:	4628      	mov	r0, r5
 8002afa:	f7fe f989 	bl	8000e10 <HAL_GPIO_Init>

}
 8002afe:	b009      	add	sp, #36	; 0x24
 8002b00:	bd30      	pop	{r4, r5, pc}
 8002b02:	bf00      	nop
 8002b04:	40021000 	.word	0x40021000
 8002b08:	40011000 	.word	0x40011000

08002b0c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002b0c:	b508      	push	{r3, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002b0e:	480b      	ldr	r0, [pc, #44]	; (8002b3c <MX_I2C1_Init+0x30>)
 8002b10:	4b0b      	ldr	r3, [pc, #44]	; (8002b40 <MX_I2C1_Init+0x34>)
 8002b12:	6003      	str	r3, [r0, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002b14:	4b0b      	ldr	r3, [pc, #44]	; (8002b44 <MX_I2C1_Init+0x38>)
 8002b16:	6043      	str	r3, [r0, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002b1c:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b1e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002b22:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b24:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002b26:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b28:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b2a:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002b2c:	f7fe fd18 	bl	8001560 <HAL_I2C_Init>
 8002b30:	b900      	cbnz	r0, 8002b34 <MX_I2C1_Init+0x28>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002b32:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002b34:	f000 f889 	bl	8002c4a <Error_Handler>
}
 8002b38:	e7fb      	b.n	8002b32 <MX_I2C1_Init+0x26>
 8002b3a:	bf00      	nop
 8002b3c:	2000003c 	.word	0x2000003c
 8002b40:	40005400 	.word	0x40005400
 8002b44:	000186a0 	.word	0x000186a0

08002b48 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002b48:	b510      	push	{r4, lr}
 8002b4a:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	9302      	str	r3, [sp, #8]
 8002b50:	9303      	str	r3, [sp, #12]
 8002b52:	9304      	str	r3, [sp, #16]
 8002b54:	9305      	str	r3, [sp, #20]
  if(i2cHandle->Instance==I2C1)
 8002b56:	6802      	ldr	r2, [r0, #0]
 8002b58:	4b11      	ldr	r3, [pc, #68]	; (8002ba0 <HAL_I2C_MspInit+0x58>)
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d001      	beq.n	8002b62 <HAL_I2C_MspInit+0x1a>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002b5e:	b006      	add	sp, #24
 8002b60:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b62:	4c10      	ldr	r4, [pc, #64]	; (8002ba4 <HAL_I2C_MspInit+0x5c>)
 8002b64:	69a3      	ldr	r3, [r4, #24]
 8002b66:	f043 0308 	orr.w	r3, r3, #8
 8002b6a:	61a3      	str	r3, [r4, #24]
 8002b6c:	69a3      	ldr	r3, [r4, #24]
 8002b6e:	f003 0308 	and.w	r3, r3, #8
 8002b72:	9300      	str	r3, [sp, #0]
 8002b74:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b76:	23c0      	movs	r3, #192	; 0xc0
 8002b78:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b7a:	2312      	movs	r3, #18
 8002b7c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b82:	a902      	add	r1, sp, #8
 8002b84:	4808      	ldr	r0, [pc, #32]	; (8002ba8 <HAL_I2C_MspInit+0x60>)
 8002b86:	f7fe f943 	bl	8000e10 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b8a:	69e3      	ldr	r3, [r4, #28]
 8002b8c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b90:	61e3      	str	r3, [r4, #28]
 8002b92:	69e3      	ldr	r3, [r4, #28]
 8002b94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b98:	9301      	str	r3, [sp, #4]
 8002b9a:	9b01      	ldr	r3, [sp, #4]
}
 8002b9c:	e7df      	b.n	8002b5e <HAL_I2C_MspInit+0x16>
 8002b9e:	bf00      	nop
 8002ba0:	40005400 	.word	0x40005400
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	40010c00 	.word	0x40010c00

08002bac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002bac:	b530      	push	{r4, r5, lr}
 8002bae:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002bb0:	2400      	movs	r4, #0
 8002bb2:	9409      	str	r4, [sp, #36]	; 0x24
 8002bb4:	940b      	str	r4, [sp, #44]	; 0x2c
 8002bb6:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002bb8:	9401      	str	r4, [sp, #4]
 8002bba:	9402      	str	r4, [sp, #8]
 8002bbc:	9403      	str	r4, [sp, #12]
 8002bbe:	9404      	str	r4, [sp, #16]
 8002bc0:	9405      	str	r4, [sp, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002bc6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002bca:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002bcc:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002bce:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bd0:	2502      	movs	r5, #2
 8002bd2:	950d      	str	r5, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002bd4:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002bd6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002bda:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002bdc:	a806      	add	r0, sp, #24
 8002bde:	f7ff f8c1 	bl	8001d64 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002be2:	230f      	movs	r3, #15
 8002be4:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002be6:	9502      	str	r5, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002be8:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002bea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bee:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002bf0:	9405      	str	r4, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002bf2:	4629      	mov	r1, r5
 8002bf4:	a801      	add	r0, sp, #4
 8002bf6:	f7ff faf3 	bl	80021e0 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8002bfa:	b011      	add	sp, #68	; 0x44
 8002bfc:	bd30      	pop	{r4, r5, pc}

08002bfe <main>:
{
 8002bfe:	b508      	push	{r3, lr}
  HAL_Init();
 8002c00:	f7fd fdd6 	bl	80007b0 <HAL_Init>
  SystemClock_Config();
 8002c04:	f7ff ffd2 	bl	8002bac <SystemClock_Config>
  MX_GPIO_Init();
 8002c08:	f7ff ff3a 	bl	8002a80 <MX_GPIO_Init>
  MX_CAN_Init();
 8002c0c:	f7ff feb2 	bl	8002974 <MX_CAN_Init>
  MX_I2C1_Init();
 8002c10:	f7ff ff7c 	bl	8002b0c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002c14:	f000 f85a 	bl	8002ccc <MX_USART1_UART_Init>
  HAL_Delay(500);
 8002c18:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002c1c:	f7fd fdec 	bl	80007f8 <HAL_Delay>
  SetupACEL();
 8002c20:	f7ff fc42 	bl	80024a8 <SetupACEL>
 8002c24:	e003      	b.n	8002c2e <main+0x30>
		 Pisca_SOS();
 8002c26:	f7ff fda1 	bl	800276c <Pisca_SOS>
		 SetupACEL();
 8002c2a:	f7ff fc3d 	bl	80024a8 <SetupACEL>
	 recordAccelRegisters();
 8002c2e:	f7ff fcc3 	bl	80025b8 <recordAccelRegisters>
	 recordGyroRegisters();
 8002c32:	f7ff fd3b 	bl	80026ac <recordGyroRegisters>
	 CAN_Transmit();
 8002c36:	f7ff fe43 	bl	80028c0 <CAN_Transmit>
	 HAL_Delay(50);
 8002c3a:	2032      	movs	r0, #50	; 0x32
 8002c3c:	f7fd fddc 	bl	80007f8 <HAL_Delay>
	 if(Checa_leitura()){
 8002c40:	f7ff fe38 	bl	80028b4 <Checa_leitura>
 8002c44:	2800      	cmp	r0, #0
 8002c46:	d0f2      	beq.n	8002c2e <main+0x30>
 8002c48:	e7ed      	b.n	8002c26 <main+0x28>

08002c4a <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002c4a:	4770      	bx	lr

08002c4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c4c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002c4e:	4b0e      	ldr	r3, [pc, #56]	; (8002c88 <HAL_MspInit+0x3c>)
 8002c50:	699a      	ldr	r2, [r3, #24]
 8002c52:	f042 0201 	orr.w	r2, r2, #1
 8002c56:	619a      	str	r2, [r3, #24]
 8002c58:	699a      	ldr	r2, [r3, #24]
 8002c5a:	f002 0201 	and.w	r2, r2, #1
 8002c5e:	9200      	str	r2, [sp, #0]
 8002c60:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c62:	69da      	ldr	r2, [r3, #28]
 8002c64:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002c68:	61da      	str	r2, [r3, #28]
 8002c6a:	69db      	ldr	r3, [r3, #28]
 8002c6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c70:	9301      	str	r3, [sp, #4]
 8002c72:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002c74:	4a05      	ldr	r2, [pc, #20]	; (8002c8c <HAL_MspInit+0x40>)
 8002c76:	6853      	ldr	r3, [r2, #4]
 8002c78:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002c7c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002c80:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c82:	b002      	add	sp, #8
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	40021000 	.word	0x40021000
 8002c8c:	40010000 	.word	0x40010000

08002c90 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002c90:	4770      	bx	lr

08002c92 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c92:	e7fe      	b.n	8002c92 <HardFault_Handler>

08002c94 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c94:	e7fe      	b.n	8002c94 <MemManage_Handler>

08002c96 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c96:	e7fe      	b.n	8002c96 <BusFault_Handler>

08002c98 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c98:	e7fe      	b.n	8002c98 <UsageFault_Handler>

08002c9a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c9a:	4770      	bx	lr

08002c9c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c9c:	4770      	bx	lr

08002c9e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c9e:	4770      	bx	lr

08002ca0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ca0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ca2:	f7fd fd97 	bl	80007d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ca6:	bd08      	pop	{r3, pc}

08002ca8 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8002ca8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002caa:	4802      	ldr	r0, [pc, #8]	; (8002cb4 <USB_HP_CAN1_TX_IRQHandler+0xc>)
 8002cac:	f7fd ff21 	bl	8000af2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8002cb0:	bd08      	pop	{r3, pc}
 8002cb2:	bf00      	nop
 8002cb4:	200000cc 	.word	0x200000cc

08002cb8 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002cb8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002cba:	4802      	ldr	r0, [pc, #8]	; (8002cc4 <USB_LP_CAN1_RX0_IRQHandler+0xc>)
 8002cbc:	f7fd ff19 	bl	8000af2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8002cc0:	bd08      	pop	{r3, pc}
 8002cc2:	bf00      	nop
 8002cc4:	200000cc 	.word	0x200000cc

08002cc8 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cc8:	4770      	bx	lr
	...

08002ccc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002ccc:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002cce:	480a      	ldr	r0, [pc, #40]	; (8002cf8 <MX_USART1_UART_Init+0x2c>)
 8002cd0:	4b0a      	ldr	r3, [pc, #40]	; (8002cfc <MX_USART1_UART_Init+0x30>)
 8002cd2:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 9600;
 8002cd4:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002cd8:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002cde:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ce0:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ce2:	220c      	movs	r2, #12
 8002ce4:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ce6:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ce8:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002cea:	f7ff fb9d 	bl	8002428 <HAL_UART_Init>
 8002cee:	b900      	cbnz	r0, 8002cf2 <MX_USART1_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002cf0:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002cf2:	f7ff ffaa 	bl	8002c4a <Error_Handler>
}
 8002cf6:	e7fb      	b.n	8002cf0 <MX_USART1_UART_Init+0x24>
 8002cf8:	20000154 	.word	0x20000154
 8002cfc:	40013800 	.word	0x40013800

08002d00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d00:	b510      	push	{r4, lr}
 8002d02:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d04:	2300      	movs	r3, #0
 8002d06:	9302      	str	r3, [sp, #8]
 8002d08:	9303      	str	r3, [sp, #12]
 8002d0a:	9304      	str	r3, [sp, #16]
 8002d0c:	9305      	str	r3, [sp, #20]
  if(uartHandle->Instance==USART1)
 8002d0e:	6802      	ldr	r2, [r0, #0]
 8002d10:	4b17      	ldr	r3, [pc, #92]	; (8002d70 <HAL_UART_MspInit+0x70>)
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d001      	beq.n	8002d1a <HAL_UART_MspInit+0x1a>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002d16:	b006      	add	sp, #24
 8002d18:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d1a:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002d1e:	699a      	ldr	r2, [r3, #24]
 8002d20:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d24:	619a      	str	r2, [r3, #24]
 8002d26:	699a      	ldr	r2, [r3, #24]
 8002d28:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002d2c:	9200      	str	r2, [sp, #0]
 8002d2e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d30:	699a      	ldr	r2, [r3, #24]
 8002d32:	f042 0204 	orr.w	r2, r2, #4
 8002d36:	619a      	str	r2, [r3, #24]
 8002d38:	699b      	ldr	r3, [r3, #24]
 8002d3a:	f003 0304 	and.w	r3, r3, #4
 8002d3e:	9301      	str	r3, [sp, #4]
 8002d40:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d42:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d46:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d48:	2302      	movs	r3, #2
 8002d4a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d50:	4c08      	ldr	r4, [pc, #32]	; (8002d74 <HAL_UART_MspInit+0x74>)
 8002d52:	a902      	add	r1, sp, #8
 8002d54:	4620      	mov	r0, r4
 8002d56:	f7fe f85b 	bl	8000e10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002d5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d5e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d60:	2300      	movs	r3, #0
 8002d62:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d64:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d66:	a902      	add	r1, sp, #8
 8002d68:	4620      	mov	r0, r4
 8002d6a:	f7fe f851 	bl	8000e10 <HAL_GPIO_Init>
}
 8002d6e:	e7d2      	b.n	8002d16 <HAL_UART_MspInit+0x16>
 8002d70:	40013800 	.word	0x40013800
 8002d74:	40010800 	.word	0x40010800

08002d78 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002d78:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002d7a:	e003      	b.n	8002d84 <LoopCopyDataInit>

08002d7c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002d7c:	4b0b      	ldr	r3, [pc, #44]	; (8002dac <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002d7e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002d80:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002d82:	3104      	adds	r1, #4

08002d84 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002d84:	480a      	ldr	r0, [pc, #40]	; (8002db0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002d86:	4b0b      	ldr	r3, [pc, #44]	; (8002db4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002d88:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002d8a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002d8c:	d3f6      	bcc.n	8002d7c <CopyDataInit>
  ldr r2, =_sbss
 8002d8e:	4a0a      	ldr	r2, [pc, #40]	; (8002db8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002d90:	e002      	b.n	8002d98 <LoopFillZerobss>

08002d92 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002d92:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002d94:	f842 3b04 	str.w	r3, [r2], #4

08002d98 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002d98:	4b08      	ldr	r3, [pc, #32]	; (8002dbc <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002d9a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002d9c:	d3f9      	bcc.n	8002d92 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002d9e:	f7ff ff93 	bl	8002cc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002da2:	f000 f80f 	bl	8002dc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002da6:	f7ff ff2a 	bl	8002bfe <main>
  bx lr
 8002daa:	4770      	bx	lr
  ldr r3, =_sidata
 8002dac:	08002e58 	.word	0x08002e58
  ldr r0, =_sdata
 8002db0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002db4:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8002db8:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8002dbc:	20000194 	.word	0x20000194

08002dc0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002dc0:	e7fe      	b.n	8002dc0 <ADC1_2_IRQHandler>
	...

08002dc4 <__libc_init_array>:
 8002dc4:	b570      	push	{r4, r5, r6, lr}
 8002dc6:	2600      	movs	r6, #0
 8002dc8:	4d0c      	ldr	r5, [pc, #48]	; (8002dfc <__libc_init_array+0x38>)
 8002dca:	4c0d      	ldr	r4, [pc, #52]	; (8002e00 <__libc_init_array+0x3c>)
 8002dcc:	1b64      	subs	r4, r4, r5
 8002dce:	10a4      	asrs	r4, r4, #2
 8002dd0:	42a6      	cmp	r6, r4
 8002dd2:	d109      	bne.n	8002de8 <__libc_init_array+0x24>
 8002dd4:	f000 f81a 	bl	8002e0c <_init>
 8002dd8:	2600      	movs	r6, #0
 8002dda:	4d0a      	ldr	r5, [pc, #40]	; (8002e04 <__libc_init_array+0x40>)
 8002ddc:	4c0a      	ldr	r4, [pc, #40]	; (8002e08 <__libc_init_array+0x44>)
 8002dde:	1b64      	subs	r4, r4, r5
 8002de0:	10a4      	asrs	r4, r4, #2
 8002de2:	42a6      	cmp	r6, r4
 8002de4:	d105      	bne.n	8002df2 <__libc_init_array+0x2e>
 8002de6:	bd70      	pop	{r4, r5, r6, pc}
 8002de8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002dec:	4798      	blx	r3
 8002dee:	3601      	adds	r6, #1
 8002df0:	e7ee      	b.n	8002dd0 <__libc_init_array+0xc>
 8002df2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002df6:	4798      	blx	r3
 8002df8:	3601      	adds	r6, #1
 8002dfa:	e7f2      	b.n	8002de2 <__libc_init_array+0x1e>
 8002dfc:	08002e50 	.word	0x08002e50
 8002e00:	08002e50 	.word	0x08002e50
 8002e04:	08002e50 	.word	0x08002e50
 8002e08:	08002e54 	.word	0x08002e54

08002e0c <_init>:
 8002e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e0e:	bf00      	nop
 8002e10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e12:	bc08      	pop	{r3}
 8002e14:	469e      	mov	lr, r3
 8002e16:	4770      	bx	lr

08002e18 <_fini>:
 8002e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e1a:	bf00      	nop
 8002e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e1e:	bc08      	pop	{r3}
 8002e20:	469e      	mov	lr, r3
 8002e22:	4770      	bx	lr
