// Seed: 1474798927
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  id_5(
      .id_0(id_2 + 1), .id_1((1)), .id_2(1'd0)
  );
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    output wire id_2,
    input tri1 id_3,
    output supply0 id_4,
    input wand id_5,
    input wand id_6,
    output tri0 id_7,
    input wire id_8,
    input tri0 id_9,
    input tri1 id_10,
    input wor id_11,
    output tri0 id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14
  );
  id_15(
      .id_0(id_10), .id_1(id_10), .id_2(1), .id_3(1), .id_4(id_6), .id_5(id_6)
  );
  wire id_16;
  wire id_17;
  always @* if (1) assign id_2 = 1'b0;
endmodule
