# Single-Port-RAM
This repository consists of the RTL design and related essentials of Single Port RAM design written in Verilog.
