// Seed: 3493512404
module module_0 (
    output wor id_0,
    output wor id_1,
    output wand id_2,
    input supply1 id_3
);
  assign id_0 = id_3;
  assign id_2 = 1;
  id_5(
      1'b0 == id_1, id_3, 1, id_3, id_2
  );
  wire id_6;
endmodule
module module_1 (
    input logic id_0,
    input wire id_1,
    input tri0 id_2,
    output logic id_3,
    input supply1 id_4,
    input supply0 id_5
);
  always id_3 <= id_0;
  assign id_3 = 1;
  wire id_7;
  assign id_7 = id_7;
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_1
  );
  wor id_9 = id_8, id_10;
  assign id_9 = 1'h0;
  always_latch id_9 = id_4;
  wire id_11;
endmodule
