{
    "partition_metadata":
    {
        "schema_version":
        {
            "major": "0x1",
            "minor": "0x0"
        },
        "logic_uuid": "00000000000000000000000000000000",
        "interfaces":
        [
            {
                "interface_uuid": "01fc70e30e731fbcfe5ba8009f8a22e5"
            }
        ],
        "pcie":
        {
            "bars":
            [
                {
                    "pcie_base_address_register": "0x0",
                    "pcie_physical_function": "0x0",
                    "offset": "0x0000020100000000",
                    "range": "0x0000000010000000"
                },
                {
                    "pcie_base_address_register": "0x2",
                    "pcie_physical_function": "0x0",
                    "offset": "0x0000000000000000",
                    "range": "0x0000000000020000"
                },
                {
                    "pcie_base_address_register": "0x0",
                    "pcie_physical_function": "0x1",
                    "offset": "0x0000000000000000",
                    "range": "0x0000000000080000"
                },
                {
                    "pcie_base_address_register": "0x2",
                    "pcie_physical_function": "0x1",
                    "offset": "0x0000020200000000",
                    "range": "0x0000000008000000"
                }
            ]
        },
        "partition_info": {
            "revision_control" : {
                "card" : "ve2302",
                "family" : "pcie_qdma",
                "package_name" : "xilinx-ve2302-pcie_qdma-base",
                "package_version" : "1",
                "package_release" : "20230914",
                "build_changelist" : "",
                "hardware_changelist" : "",
                "dtb_commithash" : "db419fa"
            }
        },
        "addressable_endpoints":
        {
            "ep_reserved_ps_mem_00":
            {
                "offset" : "0x0000050000000000",
                "range" : "0x0000000100000000",
                "pcie_base_address_register" : "0x0",
                "pcie_physical_function" : "0x1",
                "register_abstraction_name" : "xilinx.com:reg_abs:ps_memory:1.0"
            },
            "ep_qdma_00":
            {
                "offset": "0x0000000000000000",
                "range": "0x0000000000020000",
                "pcie_physical_function": "0x1",
                "pcie_base_address_register": "0x0"
            },
            "ep_ert_debug_uart_01":
            {
                "offset": "0x0000000002021000",
                "range": "0x0000000000001000",
                "pcie_physical_function": "0x0",
                "pcie_base_address_register": "0x0"
            },
            "ep_ert_debug_uart_00":
            {
                "offset": "0x0000000002020000",
                "range": "0x0000000000001000",
                "pcie_physical_function": "0x0",
                "pcie_base_address_register": "0x0"
            },
            "ep_xgq_mgmt_to_rpu_sq_pi_00":
            {
                "offset": "0x0000000002010000",
                "range": "0x0000000000001000",
                "pcie_physical_function": "0x0",
                "pcie_base_address_register": "0x0"
            },
            "ep_bar_layout_mgmt_00":
            {
                "offset": "0x0000000002001000",
                "range": "0x0000000000001000",
                "pcie_physical_function": "0x0",
                "pcie_base_address_register": "0x0"
            },
            "ep_mailbox_mgmt_00":
            {
                "offset": "0x0000000002000000",
                "range": "0x0000000000001000",
                "pcie_physical_function": "0x0",
                "pcie_base_address_register": "0x0"
            },
            "ep_blp_rom_00":
            {
                "offset": "0x0000000002002000",
                "range": "0x0000000000001000",
                "pcie_physical_function": "0x0",
                "pcie_base_address_register": "0x0"
            },
            "ep_debug_hub_mgmt_00":
            {
                "offset": "0x0000000005000000",
                "range": "0x0000000000200000",
                "pcie_physical_function": "0x0",
                "pcie_base_address_register": "0x0"
            },
            "ep_pmc_mux_00":
            {
                "offset": "0x0000000002040000",
                "range": "0x0000000000001000",
                "pcie_physical_function": "0x0",
                "pcie_base_address_register": "0x0"
            },
            "ep_xgq_user_to_apu_sq_pi_00":
            {
                "offset": "0x0000000002010000",
                "range": "0x0000000000001000",
                "pcie_physical_function": "0x1",
                "msix_interrupt_start_index": "0x0",
                "msix_interrupt_end_index": "0x0",
                "pcie_base_address_register": "0x2"
            },
            "ep_bar_layout_user_00":
            {
                "offset": "0x0000000002001000",
                "range": "0x0000000000001000",
                "pcie_physical_function": "0x1",
                "pcie_base_address_register": "0x2"
            },
            "ep_mailbox_user_00":
            {
                "offset": "0x0000000002000000",
                "range": "0x0000000000001000",
                "pcie_physical_function": "0x1",
                "pcie_base_address_register": "0x2"
            },
	    "ep_xgq_payload_mgmt_00": {
                "offset": "0x0000000008000000",
                "range": "0x0000000008000000",
                "pcie_physical_function": "0x0",
                "pcie_base_address_register": "0x0"
            },
	    "ep_xgq_payload_user_00": {
                "offset": "0x0000000006000000",
                "range": "0x0000000001000000",
                "pcie_physical_function": "0x1",
                "pcie_base_address_register": "0x2"
            }
        }
    }
}
