<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='241' ll='250'/>
<size>8</size>
<mbr r='llvm::SIMachineFunctionInfo::SpilledReg::VGPR' o='0' t='unsigned int'/>
<mbr r='llvm::SIMachineFunctionInfo::SpilledReg::Lane' o='32' t='int'/>
<fun r='_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1Ev'/>
<fun r='_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1Eji'/>
<fun r='_ZN4llvm21SIMachineFunctionInfo10SpilledReg7hasLaneEv'/>
<fun r='_ZN4llvm21SIMachineFunctionInfo10SpilledReg6hasRegEv'/>
