

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s'
================================================================
* Date:           Sat Jul 22 14:21:13 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  5.282 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.174 us|  0.174 us|   34|   34|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 34, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 34, D = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.28>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read32 = read i168 @_ssdm_op_Read.ap_auto.i168, i168 %p_read" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 35 'read' 'p_read32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i168 %p_read32" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 36 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 8, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 37 'partselect' 'trunc_ln38_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln38_2 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 16, i32 23" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 38 'partselect' 'trunc_ln38_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln38_3 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 24, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 39 'partselect' 'trunc_ln38_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln38_4 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 32, i32 39" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 40 'partselect' 'trunc_ln38_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln38_5 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 40, i32 47" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 41 'partselect' 'trunc_ln38_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln38_6 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 48, i32 55" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 42 'partselect' 'trunc_ln38_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln38_7 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 56, i32 63" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 43 'partselect' 'trunc_ln38_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln38_8 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 64, i32 71" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 44 'partselect' 'trunc_ln38_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln38_9 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 72, i32 79" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 45 'partselect' 'trunc_ln38_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln38_s = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 80, i32 87" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 46 'partselect' 'trunc_ln38_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln38_10 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 88, i32 95" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 47 'partselect' 'trunc_ln38_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln38_11 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 96, i32 103" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 48 'partselect' 'trunc_ln38_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln38_12 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 104, i32 111" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 49 'partselect' 'trunc_ln38_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln38_13 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 112, i32 119" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 50 'partselect' 'trunc_ln38_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1171_40 = sext i8 %trunc_ln38_13"   --->   Operation 51 'sext' 'sext_ln1171_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (5.28ns)   --->   "%mul_ln1171_24 = mul i14 %sext_ln1171_40, i14 16363"   --->   Operation 52 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln717_39 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_24, i32 3, i32 13"   --->   Operation 53 'partselect' 'trunc_ln717_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln38_14 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 120, i32 127" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 54 'partselect' 'trunc_ln38_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln717_41 = partselect i7 @_ssdm_op_PartSelect.i7.i168.i32.i32, i168 %p_read32, i32 121, i32 127"   --->   Operation 55 'partselect' 'trunc_ln717_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln38_15 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 128, i32 135" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 56 'partselect' 'trunc_ln38_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln38_16 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 136, i32 143" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 57 'partselect' 'trunc_ln38_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln717_48 = partselect i5 @_ssdm_op_PartSelect.i5.i168.i32.i32, i168 %p_read32, i32 139, i32 143"   --->   Operation 58 'partselect' 'trunc_ln717_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 144, i32 151"   --->   Operation 59 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln38_17 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 152, i32 159" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 60 'partselect' 'trunc_ln38_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln38_18 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 160, i32 167" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 61 'partselect' 'trunc_ln38_18' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.28>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i8 %trunc_ln38_14"   --->   Operation 62 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (5.28ns)   --->   "%mul_ln1171_25 = mul i14 %sext_ln717, i14 16363"   --->   Operation 63 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln717_42 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_25, i32 3, i32 13"   --->   Operation 64 'partselect' 'trunc_ln717_42' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.28>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1171_47 = sext i8 %trunc_ln38_16"   --->   Operation 65 'sext' 'sext_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (5.28ns)   --->   "%mul_ln1171_28 = mul i15 %sext_ln1171_47, i15 55"   --->   Operation 66 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln717_47 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_28, i32 3, i32 14"   --->   Operation 67 'partselect' 'trunc_ln717_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln712_46 = sext i11 %trunc_ln717_39"   --->   Operation 68 'sext' 'sext_ln712_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln712_49 = sext i11 %trunc_ln717_42"   --->   Operation 69 'sext' 'sext_ln712_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.48ns)   --->   "%add_ln740_39 = add i12 %sext_ln712_46, i12 %sext_ln712_49"   --->   Operation 70 'add' 'add_ln740_39' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.28>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%r_V_19 = sext i8 %trunc_ln38_17" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 71 'sext' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (5.28ns)   --->   "%mul_ln1171_29 = mul i16 %r_V_19, i16 86"   --->   Operation 72 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln717_53 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_29, i32 3, i32 15"   --->   Operation 73 'partselect' 'trunc_ln717_53' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.28>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln1171_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_2, i3 0"   --->   Operation 74 'bitconcatenate' 'shl_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1171_50 = sext i11 %shl_ln1171_24"   --->   Operation 75 'sext' 'sext_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln1171_25 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_2, i1 0"   --->   Operation 76 'bitconcatenate' 'shl_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1171_51 = sext i9 %shl_ln1171_25"   --->   Operation 77 'sext' 'sext_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.48ns)   --->   "%sub_ln1171_23 = sub i12 %sext_ln1171_50, i12 %sext_ln1171_51"   --->   Operation 78 'sub' 'sub_ln1171_23' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln717_50 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_23, i32 3, i32 11"   --->   Operation 79 'partselect' 'trunc_ln717_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1171_57 = sext i8 %trunc_ln38_18"   --->   Operation 80 'sext' 'sext_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1171_58 = sext i8 %trunc_ln38_18"   --->   Operation 81 'sext' 'sext_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln1171_31 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_18, i2 0"   --->   Operation 82 'bitconcatenate' 'shl_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1171_59 = sext i10 %shl_ln1171_31"   --->   Operation 83 'sext' 'sext_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.41ns)   --->   "%sub_ln1171_27 = sub i11 %sext_ln1171_59, i11 %sext_ln1171_58"   --->   Operation 84 'sub' 'sub_ln1171_27' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln717_55 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_27, i32 3, i32 10"   --->   Operation 85 'partselect' 'trunc_ln717_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (5.28ns)   --->   "%mul_ln1171_30 = mul i15 %sext_ln1171_57, i15 32722"   --->   Operation 86 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln717_56 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_30, i32 3, i32 14"   --->   Operation 87 'partselect' 'trunc_ln717_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln712_48 = sext i7 %trunc_ln717_41"   --->   Operation 88 'sext' 'sext_ln712_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln712_62 = sext i8 %trunc_ln717_55"   --->   Operation 89 'sext' 'sext_ln712_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.30ns)   --->   "%add_ln740_24 = add i9 %sext_ln712_48, i9 384"   --->   Operation 90 'add' 'add_ln740_24' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln740 = zext i9 %add_ln740_24"   --->   Operation 91 'zext' 'zext_ln740' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.36ns)   --->   "%add_ln740_25 = add i10 %zext_ln740, i10 %sext_ln712_62"   --->   Operation 92 'add' 'add_ln740_25' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.28>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1171_44 = sext i8 %trunc_ln38_15"   --->   Operation 93 'sext' 'sext_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_15, i4 0"   --->   Operation 94 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1171_46 = sext i12 %tmp_1"   --->   Operation 95 'sext' 'sext_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.54ns)   --->   "%sub_ln1171_29 = sub i13 %sext_ln1171_44, i13 %sext_ln1171_46"   --->   Operation 96 'sub' 'sub_ln1171_29' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln717_45 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_29, i32 3, i32 12"   --->   Operation 97 'partselect' 'trunc_ln717_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln1171_26 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %tmp_2, i7 0"   --->   Operation 98 'bitconcatenate' 'shl_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1171_52 = sext i15 %shl_ln1171_26"   --->   Operation 99 'sext' 'sext_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln1171_27 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_2, i2 0"   --->   Operation 100 'bitconcatenate' 'shl_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1171_53 = sext i10 %shl_ln1171_27"   --->   Operation 101 'sext' 'sext_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.53ns)   --->   "%sub_ln1171_24 = sub i16 %sext_ln1171_53, i16 %sext_ln1171_52"   --->   Operation 102 'sub' 'sub_ln1171_24' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln717_51 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_24, i32 3, i32 15"   --->   Operation 103 'partselect' 'trunc_ln717_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln1171_28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln38_17, i7 0"   --->   Operation 104 'bitconcatenate' 'shl_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1171_54 = sext i15 %shl_ln1171_28"   --->   Operation 105 'sext' 'sext_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln1171_29 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_17, i1 0"   --->   Operation 106 'bitconcatenate' 'shl_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1171_55 = sext i9 %shl_ln1171_29"   --->   Operation 107 'sext' 'sext_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (1.53ns)   --->   "%sub_ln1171_25 = sub i16 %sext_ln1171_55, i16 %sext_ln1171_54"   --->   Operation 108 'sub' 'sub_ln1171_25' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln717_52 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_25, i32 3, i32 15"   --->   Operation 109 'partselect' 'trunc_ln717_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1171_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_17, i2 0"   --->   Operation 110 'bitconcatenate' 'shl_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1171_56 = sext i10 %shl_ln1171_30"   --->   Operation 111 'sext' 'sext_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.53ns)   --->   "%sub_ln1171_26 = sub i16 %sext_ln1171_54, i16 %sext_ln1171_56"   --->   Operation 112 'sub' 'sub_ln1171_26' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln717_54 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_26, i32 3, i32 15"   --->   Operation 113 'partselect' 'trunc_ln717_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (5.28ns)   --->   "%mul_ln1171_31 = mul i15 %sext_ln1171_57, i15 32721"   --->   Operation 114 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln717_57 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_31, i32 3, i32 14"   --->   Operation 115 'partselect' 'trunc_ln717_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln712_44 = sext i8 %trunc_ln38_12"   --->   Operation 116 'sext' 'sext_ln712_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln712_55 = sext i5 %trunc_ln717_48"   --->   Operation 117 'sext' 'sext_ln712_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln712_57 = sext i9 %trunc_ln717_50"   --->   Operation 118 'sext' 'sext_ln712_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln712_60 = sext i13 %trunc_ln717_53"   --->   Operation 119 'sext' 'sext_ln712_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln712_63 = sext i12 %trunc_ln717_56"   --->   Operation 120 'sext' 'sext_ln712_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (1.53ns)   --->   "%add_ln740_42 = add i14 %sext_ln712_57, i14 %sext_ln712_60"   --->   Operation 121 'add' 'add_ln740_42' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (1.02ns)   --->   "%add_ln740_44 = add i6 %sext_ln712_55, i6 56"   --->   Operation 122 'add' 'add_ln740_44' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln740_11 = sext i6 %add_ln740_44"   --->   Operation 123 'sext' 'sext_ln740_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.54ns)   --->   "%add_ln740_45 = add i13 %sext_ln740_11, i13 %sext_ln712_63"   --->   Operation 124 'add' 'add_ln740_45' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (1.41ns)   --->   "%add_ln740_64 = add i10 %sext_ln712_44, i10 480"   --->   Operation 125 'add' 'add_ln740_64' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.28>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1171_7 = sext i8 %trunc_ln38_2"   --->   Operation 126 'sext' 'sext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (5.28ns)   --->   "%mul_ln1171_3 = mul i14 %sext_ln1171_7, i14 26"   --->   Operation 127 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln717_6 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_3, i32 3, i32 13"   --->   Operation 128 'partselect' 'trunc_ln717_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln1171_22 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln38_16, i6 0"   --->   Operation 129 'bitconcatenate' 'shl_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1171_48 = sext i14 %shl_ln1171_22"   --->   Operation 130 'sext' 'sext_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_21 = sub i15 0, i15 %sext_ln1171_48"   --->   Operation 131 'sub' 'sub_ln1171_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln1171_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_16, i2 0"   --->   Operation 132 'bitconcatenate' 'shl_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1171_49 = sext i10 %shl_ln1171_23"   --->   Operation 133 'sext' 'sext_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%sub_ln1171_22 = sub i15 %sub_ln1171_21, i15 %sext_ln1171_49"   --->   Operation 134 'sub' 'sub_ln1171_22' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln717_49 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_22, i32 3, i32 14"   --->   Operation 135 'partselect' 'trunc_ln717_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln712_52 = sext i10 %trunc_ln717_45"   --->   Operation 136 'sext' 'sext_ln712_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln712_54 = sext i12 %trunc_ln717_47"   --->   Operation 137 'sext' 'sext_ln712_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln712_58 = sext i13 %trunc_ln717_51"   --->   Operation 138 'sext' 'sext_ln712_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln712_59 = sext i13 %trunc_ln717_52"   --->   Operation 139 'sext' 'sext_ln712_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln712_61 = sext i13 %trunc_ln717_54"   --->   Operation 140 'sext' 'sext_ln712_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln740 = sext i12 %trunc_ln717_57"   --->   Operation 141 'sext' 'sext_ln740' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (1.53ns)   --->   "%add_ln740_22 = add i14 %sext_ln712_54, i14 %sext_ln712_59"   --->   Operation 142 'add' 'add_ln740_22' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_43 = add i14 %add_ln740_42, i14 %sext_ln712_52"   --->   Operation 143 'add' 'add_ln740_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln740_12 = sext i13 %add_ln740_45"   --->   Operation 144 'sext' 'sext_ln740_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_46 = add i14 %sext_ln740_12, i14 %add_ln740_43"   --->   Operation 145 'add' 'add_ln740_46' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 146 [1/1] (1.53ns)   --->   "%add_ln740_62 = add i14 %sext_ln712_58, i14 %sext_ln712_61"   --->   Operation 146 'add' 'add_ln740_62' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln740_4 = zext i10 %add_ln740_64"   --->   Operation 147 'zext' 'zext_ln740_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (1.54ns)   --->   "%add_ln740_65 = add i13 %zext_ln740_4, i13 %sext_ln740"   --->   Operation 148 'add' 'add_ln740_65' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.28>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%r_V_3 = sext i8 %trunc_ln38_3" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 149 'sext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln1171_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln38_3, i7 0"   --->   Operation 150 'bitconcatenate' 'shl_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1171_13 = sext i15 %shl_ln1171_9"   --->   Operation 151 'sext' 'sext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (1.53ns)   --->   "%sub_ln1171_12 = sub i16 %sext_ln1171_13, i16 %r_V_3"   --->   Operation 152 'sub' 'sub_ln1171_12' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln717_7 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_12, i32 3, i32 15"   --->   Operation 153 'partselect' 'trunc_ln717_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (5.28ns)   --->   "%mul_ln1171_4 = mul i16 %r_V_3, i16 65442"   --->   Operation 154 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln717_8 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_4, i32 3, i32 15"   --->   Operation 155 'partselect' 'trunc_ln717_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln712_56 = sext i12 %trunc_ln717_49"   --->   Operation 156 'sext' 'sext_ln712_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_63 = add i14 %add_ln740_62, i14 %sext_ln712_56"   --->   Operation 157 'add' 'add_ln740_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln740_15 = sext i13 %add_ln740_65"   --->   Operation 158 'sext' 'sext_ln740_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_66 = add i14 %sext_ln740_15, i14 %add_ln740_63"   --->   Operation 159 'add' 'add_ln740_66' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 5.28>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1171_12 = sext i8 %trunc_ln38_3"   --->   Operation 160 'sext' 'sext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (5.28ns)   --->   "%mul_ln1171_5 = mul i15 %sext_ln1171_12, i15 52"   --->   Operation 161 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln717_10 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_5, i32 3, i32 14"   --->   Operation 162 'partselect' 'trunc_ln717_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_4, i5 0"   --->   Operation 163 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1171_16 = sext i13 %shl_ln1171_s"   --->   Operation 164 'sext' 'sext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln1171_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_4, i2 0"   --->   Operation 165 'bitconcatenate' 'shl_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1171_17 = sext i10 %shl_ln1171_1"   --->   Operation 166 'sext' 'sext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (1.53ns)   --->   "%add_ln1171 = add i14 %sext_ln1171_16, i14 %sext_ln1171_17"   --->   Operation 167 'add' 'add_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln717_13 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171, i32 3, i32 13"   --->   Operation 168 'partselect' 'trunc_ln717_13' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.28>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln1171_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_2, i5 0"   --->   Operation 169 'bitconcatenate' 'shl_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1171_8 = sext i13 %shl_ln1171_6"   --->   Operation 170 'sext' 'sext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1171_9 = sext i13 %shl_ln1171_6"   --->   Operation 171 'sext' 'sext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_9 = sub i14 0, i14 %sext_ln1171_9"   --->   Operation 172 'sub' 'sub_ln1171_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln1171_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_2, i1 0"   --->   Operation 173 'bitconcatenate' 'shl_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1171_10 = sext i9 %shl_ln1171_7"   --->   Operation 174 'sext' 'sext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%sub_ln1171_10 = sub i14 %sub_ln1171_9, i14 %sext_ln1171_10"   --->   Operation 175 'sub' 'sub_ln1171_10' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln717_4 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_10, i32 3, i32 13"   --->   Operation 176 'partselect' 'trunc_ln717_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln1171_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln38_2, i7 0"   --->   Operation 177 'bitconcatenate' 'shl_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1171_11 = sext i15 %shl_ln1171_8"   --->   Operation 178 'sext' 'sext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (1.53ns)   --->   "%sub_ln1171_11 = sub i16 %sext_ln1171_11, i16 %sext_ln1171_8"   --->   Operation 179 'sub' 'sub_ln1171_11' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln717_5 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_11, i32 3, i32 15"   --->   Operation 180 'partselect' 'trunc_ln717_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1171_15 = sext i8 %trunc_ln38_4"   --->   Operation 181 'sext' 'sext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (5.28ns)   --->   "%mul_ln1171_6 = mul i15 %sext_ln1171_15, i15 52"   --->   Operation 182 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln717_11 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_6, i32 3, i32 14"   --->   Operation 183 'partselect' 'trunc_ln717_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln712_12 = sext i11 %trunc_ln717_6"   --->   Operation 184 'sext' 'sext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln712_15 = sext i12 %trunc_ln717_10"   --->   Operation 185 'sext' 'sext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln712_18 = sext i11 %trunc_ln717_13"   --->   Operation 186 'sext' 'sext_ln712_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_49 = add i13 %sext_ln712_15, i13 %sext_ln712_18"   --->   Operation 187 'add' 'add_ln740_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 188 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_50 = add i13 %add_ln740_49, i13 %sext_ln712_12"   --->   Operation 188 'add' 'add_ln740_50' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 5.28>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1171_14 = sext i8 %trunc_ln38_4"   --->   Operation 189 'sext' 'sext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (5.28ns)   --->   "%mul_ln1171_7 = mul i13 %sext_ln1171_14, i13 13"   --->   Operation 190 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln717_12 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_7, i32 3, i32 12"   --->   Operation 191 'partselect' 'trunc_ln717_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln712_10 = sext i11 %trunc_ln717_4"   --->   Operation 192 'sext' 'sext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln712_13 = sext i13 %trunc_ln717_7"   --->   Operation 193 'sext' 'sext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln712_16 = sext i12 %trunc_ln717_11"   --->   Operation 194 'sext' 'sext_ln712_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_10 = add i14 %sext_ln712_13, i14 %sext_ln712_16"   --->   Operation 195 'add' 'add_ln740_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 196 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_11 = add i14 %add_ln740_10, i14 %sext_ln712_10"   --->   Operation 196 'add' 'add_ln740_11' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 5.28>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%r_V_6 = sext i8 %trunc_ln38_6" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 197 'sext' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (5.28ns)   --->   "%mul_ln1171_10 = mul i16 %r_V_6, i16 125"   --->   Operation 198 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln717_18 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_10, i32 3, i32 15"   --->   Operation 199 'partselect' 'trunc_ln717_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln712_11 = sext i13 %trunc_ln717_5"   --->   Operation 200 'sext' 'sext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln712_14 = sext i13 %trunc_ln717_8"   --->   Operation 201 'sext' 'sext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln712_17 = sext i10 %trunc_ln717_12"   --->   Operation 202 'sext' 'sext_ln712_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_29 = add i14 %sext_ln712_14, i14 %sext_ln712_17"   --->   Operation 203 'add' 'add_ln740_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 204 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_30 = add i14 %add_ln740_29, i14 %sext_ln712_11"   --->   Operation 204 'add' 'add_ln740_30' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 5.28>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%r_V_77 = sext i8 %trunc_ln38_7" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 205 'sext' 'r_V_77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (5.28ns)   --->   "%mul_ln1171_11 = mul i16 %r_V_77, i16 65439"   --->   Operation 206 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln717_19 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_11, i32 3, i32 15"   --->   Operation 207 'partselect' 'trunc_ln717_19' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.28>
ST_14 : Operation 208 [1/1] (5.28ns)   --->   "%mul_ln1171_12 = mul i16 %r_V_77, i16 104"   --->   Operation 208 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln717_20 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_12, i32 3, i32 15"   --->   Operation 209 'partselect' 'trunc_ln717_20' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 5.28>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_7, i3 0"   --->   Operation 210 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln1171_23 = sext i8 %trunc_ln38_8"   --->   Operation 211 'sext' 'sext_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (5.28ns)   --->   "%mul_ln1171_13 = mul i15 %sext_ln1171_23, i15 47"   --->   Operation 212 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln717_21 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_13, i32 3, i32 14"   --->   Operation 213 'partselect' 'trunc_ln717_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln712_23 = sext i13 %trunc_ln717_18"   --->   Operation 214 'sext' 'sext_ln712_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln712_25 = sext i13 %trunc_ln717_20"   --->   Operation 215 'sext' 'sext_ln712_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln712_26 = sext i11 %shl_ln2"   --->   Operation 216 'sext' 'sext_ln712_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (1.53ns)   --->   "%add_ln740_32 = add i14 %sext_ln712_23, i14 %sext_ln712_25"   --->   Operation 217 'add' 'add_ln740_32' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 218 [1/1] (1.53ns)   --->   "%add_ln740_52 = add i14 %sext_ln712_23, i14 %sext_ln712_26"   --->   Operation 218 'add' 'add_ln740_52' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.28>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%r_V_8 = sext i8 %trunc_ln38_8" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 219 'sext' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (5.28ns)   --->   "%mul_ln1171_14 = mul i16 %r_V_8, i16 65446"   --->   Operation 220 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln717_22 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_14, i32 3, i32 15"   --->   Operation 221 'partselect' 'trunc_ln717_22' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 5.28>
ST_17 : Operation 222 [1/1] (5.28ns)   --->   "%mul_ln1171_15 = mul i16 %r_V_8, i16 86"   --->   Operation 222 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln717_23 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_15, i32 3, i32 15"   --->   Operation 223 'partselect' 'trunc_ln717_23' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 5.28>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%r_V_9 = sext i8 %trunc_ln38_9" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 224 'sext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (5.28ns)   --->   "%mul_ln1171_16 = mul i16 %r_V_9, i16 65448"   --->   Operation 225 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln717_24 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_16, i32 3, i32 15"   --->   Operation 226 'partselect' 'trunc_ln717_24' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.28>
ST_19 : Operation 227 [1/1] (5.28ns)   --->   "%mul_ln1171_17 = mul i16 %r_V_9, i16 117"   --->   Operation 227 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln717_25 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_17, i32 3, i32 15"   --->   Operation 228 'partselect' 'trunc_ln717_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln712_24 = sext i13 %trunc_ln717_19"   --->   Operation 229 'sext' 'sext_ln712_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln712_27 = sext i12 %trunc_ln717_21"   --->   Operation 230 'sext' 'sext_ln712_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln712_30 = sext i13 %trunc_ln717_24"   --->   Operation 231 'sext' 'sext_ln712_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_14 = add i14 %sext_ln712_27, i14 %sext_ln712_30"   --->   Operation 232 'add' 'add_ln740_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 233 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_15 = add i14 %add_ln740_14, i14 %sext_ln712_24"   --->   Operation 233 'add' 'add_ln740_15' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 5.28>
ST_20 : Operation 234 [1/1] (5.28ns)   --->   "%mul_ln1171_18 = mul i16 %r_V_9, i16 65450"   --->   Operation 234 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln717_26 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_18, i32 3, i32 15"   --->   Operation 235 'partselect' 'trunc_ln717_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln1171_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_s, i4 0"   --->   Operation 236 'bitconcatenate' 'shl_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1171_25 = sext i12 %shl_ln1171_11"   --->   Operation 237 'sext' 'sext_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln1171_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_s, i2 0"   --->   Operation 238 'bitconcatenate' 'shl_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1171_26 = sext i10 %shl_ln1171_12"   --->   Operation 239 'sext' 'sext_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 240 [1/1] (1.54ns)   --->   "%sub_ln1171_14 = sub i13 %sext_ln1171_26, i13 %sext_ln1171_25"   --->   Operation 240 'sub' 'sub_ln1171_14' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln717_29 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_14, i32 3, i32 12"   --->   Operation 241 'partselect' 'trunc_ln717_29' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 5.28>
ST_21 : Operation 242 [1/1] (0.00ns)   --->   "%r_V_10 = sext i8 %trunc_ln38_s" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 242 'sext' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 243 [1/1] (5.28ns)   --->   "%mul_ln1171_19 = mul i16 %r_V_10, i16 91"   --->   Operation 243 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln717_27 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_19, i32 3, i32 15"   --->   Operation 244 'partselect' 'trunc_ln717_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln712_29 = sext i13 %trunc_ln717_23"   --->   Operation 245 'sext' 'sext_ln712_29' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln712_32 = sext i13 %trunc_ln717_26"   --->   Operation 246 'sext' 'sext_ln712_32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln712_35 = sext i10 %trunc_ln717_29"   --->   Operation 247 'sext' 'sext_ln712_35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_54 = add i14 %sext_ln712_32, i14 %sext_ln712_35"   --->   Operation 248 'add' 'add_ln740_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 249 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_55 = add i14 %add_ln740_54, i14 %sext_ln712_29"   --->   Operation 249 'add' 'add_ln740_55' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 5.28>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1171_24 = sext i8 %trunc_ln38_s"   --->   Operation 250 'sext' 'sext_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (5.28ns)   --->   "%mul_ln1171_20 = mul i14 %sext_ln1171_24, i14 16363"   --->   Operation 251 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln717_28 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_20, i32 3, i32 13"   --->   Operation 252 'partselect' 'trunc_ln717_28' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 5.28>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1171_18 = sext i8 %trunc_ln38_5"   --->   Operation 253 'sext' 'sext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 254 [1/1] (0.00ns)   --->   "%shl_ln1171_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_5, i4 0"   --->   Operation 254 'bitconcatenate' 'shl_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1171_20 = sext i12 %shl_ln1171_2"   --->   Operation 255 'sext' 'sext_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (1.54ns)   --->   "%add_ln1171_1 = add i13 %sext_ln1171_20, i13 %sext_ln1171_18"   --->   Operation 256 'add' 'add_ln1171_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln717_15 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln1171_1, i32 3, i32 12"   --->   Operation 257 'partselect' 'trunc_ln717_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1171_27 = sext i8 %trunc_ln38_10"   --->   Operation 258 'sext' 'sext_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 259 [1/1] (5.28ns)   --->   "%mul_ln1171_21 = mul i15 %sext_ln1171_27, i15 37"   --->   Operation 259 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln717_30 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_21, i32 3, i32 14"   --->   Operation 260 'partselect' 'trunc_ln717_30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln712_28 = sext i13 %trunc_ln717_22"   --->   Operation 261 'sext' 'sext_ln712_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln712_31 = sext i13 %trunc_ln717_25"   --->   Operation 262 'sext' 'sext_ln712_31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln712_34 = sext i11 %trunc_ln717_28"   --->   Operation 263 'sext' 'sext_ln712_34' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_34 = add i14 %sext_ln712_31, i14 %sext_ln712_34"   --->   Operation 264 'add' 'add_ln740_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 265 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_35 = add i14 %add_ln740_34, i14 %sext_ln712_28"   --->   Operation 265 'add' 'add_ln740_35' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 5.28>
ST_24 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1171_31 = sext i8 %trunc_ln38_11"   --->   Operation 266 'sext' 'sext_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 267 [1/1] (5.28ns)   --->   "%mul_ln1171_22 = mul i15 %sext_ln1171_31, i15 32710"   --->   Operation 267 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln717_35 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_22, i32 3, i32 14"   --->   Operation 268 'partselect' 'trunc_ln717_35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln712_20 = sext i10 %trunc_ln717_15"   --->   Operation 269 'sext' 'sext_ln712_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln712_33 = sext i13 %trunc_ln717_27"   --->   Operation 270 'sext' 'sext_ln712_33' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln712_36 = sext i12 %trunc_ln717_30"   --->   Operation 271 'sext' 'sext_ln712_36' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 272 [1/1] (1.53ns)   --->   "%add_ln740_18 = add i14 %sext_ln712_33, i14 %sext_ln712_36"   --->   Operation 272 'add' 'add_ln740_18' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_33 = add i14 %add_ln740_32, i14 %sext_ln712_20"   --->   Operation 273 'add' 'add_ln740_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 274 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_36 = add i14 %add_ln740_35, i14 %add_ln740_33"   --->   Operation 274 'add' 'add_ln740_36' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 5.28>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "%shl_ln1171_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_10, i5 0"   --->   Operation 275 'bitconcatenate' 'shl_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1171_28 = sext i13 %shl_ln1171_13"   --->   Operation 276 'sext' 'sext_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln1171_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_10, i3 0"   --->   Operation 277 'bitconcatenate' 'shl_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1171_29 = sext i11 %shl_ln1171_14"   --->   Operation 278 'sext' 'sext_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 279 [1/1] (1.53ns)   --->   "%sub_ln1171_15 = sub i14 %sext_ln1171_28, i14 %sext_ln1171_29"   --->   Operation 279 'sub' 'sub_ln1171_15' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln717_31 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_15, i32 3, i32 13"   --->   Operation 280 'partselect' 'trunc_ln717_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 281 [1/1] (0.00ns)   --->   "%shl_ln1171_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_10, i1 0"   --->   Operation 281 'bitconcatenate' 'shl_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1171_30 = sext i9 %shl_ln1171_15"   --->   Operation 282 'sext' 'sext_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 283 [1/1] (1.36ns)   --->   "%sub_ln1171_16 = sub i10 0, i10 %sext_ln1171_30"   --->   Operation 283 'sub' 'sub_ln1171_16' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln717_32 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_16, i32 3, i32 9"   --->   Operation 284 'partselect' 'trunc_ln717_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1171_32 = sext i8 %trunc_ln38_11"   --->   Operation 285 'sext' 'sext_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln1171_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_11, i4 0"   --->   Operation 286 'bitconcatenate' 'shl_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1171_33 = sext i12 %shl_ln1171_16"   --->   Operation 287 'sext' 'sext_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 288 [1/1] (1.54ns)   --->   "%sub_ln1171_17 = sub i13 %sext_ln1171_33, i13 %sext_ln1171_32"   --->   Operation 288 'sub' 'sub_ln1171_17' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln717_33 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_17, i32 3, i32 12"   --->   Operation 289 'partselect' 'trunc_ln717_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 290 [1/1] (0.00ns)   --->   "%shl_ln1171_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_11, i5 0"   --->   Operation 290 'bitconcatenate' 'shl_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1171_34 = sext i13 %shl_ln1171_17"   --->   Operation 291 'sext' 'sext_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 292 [1/1] (0.00ns)   --->   "%shl_ln1171_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_11, i1 0"   --->   Operation 292 'bitconcatenate' 'shl_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1171_35 = sext i9 %shl_ln1171_18"   --->   Operation 293 'sext' 'sext_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 294 [1/1] (1.53ns)   --->   "%sub_ln1171_18 = sub i14 %sext_ln1171_35, i14 %sext_ln1171_34"   --->   Operation 294 'sub' 'sub_ln1171_18' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln717_34 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_18, i32 3, i32 13"   --->   Operation 295 'partselect' 'trunc_ln717_34' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1171_36 = sext i8 %trunc_ln38_12"   --->   Operation 296 'sext' 'sext_ln1171_36' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1171_37 = sext i8 %trunc_ln38_12"   --->   Operation 297 'sext' 'sext_ln1171_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_12, i3 0"   --->   Operation 298 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1171_38 = sext i11 %tmp_s"   --->   Operation 299 'sext' 'sext_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 300 [1/1] (1.48ns)   --->   "%sub_ln1171_28 = sub i12 %sext_ln1171_37, i12 %sext_ln1171_38"   --->   Operation 300 'sub' 'sub_ln1171_28' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln717_36 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_28, i32 3, i32 11"   --->   Operation 301 'partselect' 'trunc_ln717_36' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 302 [1/1] (5.28ns)   --->   "%mul_ln1171_23 = mul i15 %sext_ln1171_36, i15 38"   --->   Operation 302 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln717_37 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_23, i32 3, i32 14"   --->   Operation 303 'partselect' 'trunc_ln717_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1171_39 = sext i8 %trunc_ln38_13"   --->   Operation 304 'sext' 'sext_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 305 [1/1] (0.00ns)   --->   "%shl_ln1171_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_13, i2 0"   --->   Operation 305 'bitconcatenate' 'shl_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln1171_41 = sext i10 %shl_ln1171_19"   --->   Operation 306 'sext' 'sext_ln1171_41' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 307 [1/1] (1.41ns)   --->   "%sub_ln1171_19 = sub i11 0, i11 %sext_ln1171_41"   --->   Operation 307 'sub' 'sub_ln1171_19' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln717_38 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_19, i32 3, i32 10"   --->   Operation 308 'partselect' 'trunc_ln717_38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 309 [1/1] (1.41ns)   --->   "%add_ln1171_2 = add i11 %sext_ln1171_41, i11 %sext_ln1171_39"   --->   Operation 309 'add' 'add_ln1171_2' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln717_40 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln1171_2, i32 3, i32 10"   --->   Operation 310 'partselect' 'trunc_ln717_40' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln712_38 = sext i7 %trunc_ln717_32"   --->   Operation 311 'sext' 'sext_ln712_38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln712_41 = sext i12 %trunc_ln717_35"   --->   Operation 312 'sext' 'sext_ln712_41' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln712_42 = sext i9 %trunc_ln717_36"   --->   Operation 313 'sext' 'sext_ln712_42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln712_45 = sext i8 %trunc_ln717_38"   --->   Operation 314 'sext' 'sext_ln712_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 315 [1/1] (1.36ns)   --->   "%add_ln740_19 = add i10 %sext_ln712_42, i10 %sext_ln712_45"   --->   Operation 315 'add' 'add_ln740_19' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 316 [1/1] (1.54ns)   --->   "%add_ln740_58 = add i13 %sext_ln712_38, i13 %sext_ln712_41"   --->   Operation 316 'add' 'add_ln740_58' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.28>
ST_26 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1171_45 = sext i8 %trunc_ln38_15"   --->   Operation 317 'sext' 'sext_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 318 [1/1] (5.28ns)   --->   "%mul_ln1171_26 = mul i14 %sext_ln1171_45, i14 22"   --->   Operation 318 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln717_44 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_26, i32 3, i32 13"   --->   Operation 319 'partselect' 'trunc_ln717_44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln712_37 = sext i11 %trunc_ln717_31"   --->   Operation 320 'sext' 'sext_ln712_37' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln712_39 = sext i10 %trunc_ln717_33"   --->   Operation 321 'sext' 'sext_ln712_39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln712_40 = sext i11 %trunc_ln717_34"   --->   Operation 322 'sext' 'sext_ln712_40' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln712_43 = sext i12 %trunc_ln717_37"   --->   Operation 323 'sext' 'sext_ln712_43' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln740_6 = sext i10 %add_ln740_19"   --->   Operation 324 'sext' 'sext_ln740_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 325 [1/1] (1.41ns)   --->   "%add_ln740_20 = add i11 %sext_ln740_6, i11 %sext_ln712_39"   --->   Operation 325 'add' 'add_ln740_20' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 326 [1/1] (1.48ns)   --->   "%add_ln740_38 = add i12 %sext_ln712_37, i12 %sext_ln712_40"   --->   Operation 326 'add' 'add_ln740_38' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln740_9 = sext i12 %add_ln740_39"   --->   Operation 327 'sext' 'sext_ln740_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 328 [1/1] (1.54ns)   --->   "%add_ln740_40 = add i13 %sext_ln740_9, i13 %sext_ln712_43"   --->   Operation 328 'add' 'add_ln740_40' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.28>
ST_27 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln1171_20 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln38_14, i6 0"   --->   Operation 329 'bitconcatenate' 'shl_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1171_42 = sext i14 %shl_ln1171_20"   --->   Operation 330 'sext' 'sext_ln1171_42' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 331 [1/1] (0.00ns)   --->   "%shl_ln1171_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_14, i4 0"   --->   Operation 331 'bitconcatenate' 'shl_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln1171_43 = sext i12 %shl_ln1171_21"   --->   Operation 332 'sext' 'sext_ln1171_43' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 333 [1/1] (1.52ns)   --->   "%sub_ln1171_20 = sub i15 %sext_ln1171_42, i15 %sext_ln1171_43"   --->   Operation 333 'sub' 'sub_ln1171_20' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln717_43 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_20, i32 3, i32 14"   --->   Operation 334 'partselect' 'trunc_ln717_43' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 335 [1/1] (0.00ns)   --->   "%r_V_16 = sext i8 %trunc_ln38_15" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 335 'sext' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 336 [1/1] (5.28ns)   --->   "%mul_ln1171_27 = mul i16 %r_V_16, i16 65467"   --->   Operation 336 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln717_46 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_27, i32 3, i32 15"   --->   Operation 337 'partselect' 'trunc_ln717_46' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln712_51 = sext i11 %trunc_ln717_44"   --->   Operation 338 'sext' 'sext_ln712_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_23 = add i14 %add_ln740_22, i14 %sext_ln712_51"   --->   Operation 339 'add' 'add_ln740_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln740_3 = zext i10 %add_ln740_25"   --->   Operation 340 'zext' 'zext_ln740_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 341 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_26 = add i14 %zext_ln740_3, i14 %add_ln740_23"   --->   Operation 341 'add' 'add_ln740_26' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln740_8 = sext i12 %add_ln740_38"   --->   Operation 342 'sext' 'sext_ln740_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln740_10 = sext i13 %add_ln740_40"   --->   Operation 343 'sext' 'sext_ln740_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_41 = add i14 %sext_ln740_10, i14 %sext_ln740_8"   --->   Operation 344 'add' 'add_ln740_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 345 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_47 = add i14 %add_ln740_46, i14 %add_ln740_41"   --->   Operation 345 'add' 'add_ln740_47' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 5.28>
ST_28 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i8 %trunc_ln38"   --->   Operation 346 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 347 [1/1] (5.28ns)   --->   "%mul_ln1171 = mul i15 %sext_ln1171, i15 32724"   --->   Operation 347 'mul' 'mul_ln1171' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171, i32 3, i32 14"   --->   Operation 348 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln712_47 = sext i8 %trunc_ln717_40"   --->   Operation 349 'sext' 'sext_ln712_47' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln712_50 = sext i12 %trunc_ln717_43"   --->   Operation 350 'sext' 'sext_ln712_50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln712_53 = sext i13 %trunc_ln717_46"   --->   Operation 351 'sext' 'sext_ln712_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln740_7 = sext i11 %add_ln740_20"   --->   Operation 352 'sext' 'sext_ln740_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_21 = add i14 %sext_ln740_7, i14 %add_ln740_18"   --->   Operation 353 'add' 'add_ln740_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 354 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_27 = add i14 %add_ln740_26, i14 %add_ln740_21"   --->   Operation 354 'add' 'add_ln740_27' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_59 = add i14 %sext_ln712_50, i14 %sext_ln712_53"   --->   Operation 355 'add' 'add_ln740_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 356 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_60 = add i14 %add_ln740_59, i14 %sext_ln712_47"   --->   Operation 356 'add' 'add_ln740_60' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 5.28>
ST_29 : Operation 357 [1/1] (0.00ns)   --->   "%r_V_0 = sext i8 %trunc_ln38" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 357 'sext' 'r_V_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 358 [1/1] (5.28ns)   --->   "%mul_ln1171_1 = mul i16 %r_V_0, i16 111"   --->   Operation 358 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln717_9 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_1, i32 3, i32 15"   --->   Operation 359 'partselect' 'trunc_ln717_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 360 [1/1] (0.00ns)   --->   "%r_V_1 = sext i8 %trunc_ln38_1" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 360 'sext' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 361 [1/1] (0.00ns)   --->   "%shl_ln1171_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln38_1, i7 0"   --->   Operation 361 'bitconcatenate' 'shl_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i15 %shl_ln1171_5"   --->   Operation 362 'sext' 'sext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 363 [1/1] (1.53ns)   --->   "%sub_ln1171_7 = sub i16 %sext_ln1171_6, i16 %r_V_1"   --->   Operation 363 'sub' 'sub_ln1171_7' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_7, i32 3, i32 15"   --->   Operation 364 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 365 [1/1] (1.53ns)   --->   "%sub_ln1171_8 = sub i16 0, i16 %sext_ln1171_6"   --->   Operation 365 'sub' 'sub_ln1171_8' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln717_2 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_8, i32 3, i32 15"   --->   Operation 366 'partselect' 'trunc_ln717_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln740_14 = sext i13 %add_ln740_58"   --->   Operation 367 'sext' 'sext_ln740_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_61 = add i14 %add_ln740_60, i14 %sext_ln740_14"   --->   Operation 368 'add' 'add_ln740_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 369 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_67 = add i14 %add_ln740_66, i14 %add_ln740_61"   --->   Operation 369 'add' 'add_ln740_67' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 5.28>
ST_30 : Operation 370 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38, i4 0"   --->   Operation 370 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i12 %shl_ln"   --->   Operation 371 'sext' 'sext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 372 [1/1] (0.00ns)   --->   "%shl_ln1171_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38, i2 0"   --->   Operation 372 'bitconcatenate' 'shl_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i10 %shl_ln1171_4"   --->   Operation 373 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 374 [1/1] (1.54ns)   --->   "%sub_ln1171 = sub i13 %sext_ln1171_5, i13 %sext_ln1171_4"   --->   Operation 374 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171, i32 3, i32 12"   --->   Operation 375 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 376 [1/1] (5.28ns)   --->   "%mul_ln1171_2 = mul i16 %r_V_1, i16 65426"   --->   Operation 376 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln717_3 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_2, i32 3, i32 15"   --->   Operation 377 'partselect' 'trunc_ln717_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i12 %trunc_ln5"   --->   Operation 378 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln712_5 = sext i13 %trunc_ln717_9"   --->   Operation 379 'sext' 'sext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln712_7 = sext i13 %trunc_ln717_1"   --->   Operation 380 'sext' 'sext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln712_8 = sext i13 %trunc_ln717_2"   --->   Operation 381 'sext' 'sext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_9 = add i14 %sext_ln712, i14 %sext_ln712_7"   --->   Operation 382 'add' 'add_ln740_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 383 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_12 = add i14 %add_ln740_11, i14 %add_ln740_9"   --->   Operation 383 'add' 'add_ln740_12' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_28 = add i14 %sext_ln712_5, i14 %sext_ln712_8"   --->   Operation 384 'add' 'add_ln740_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 385 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_31 = add i14 %add_ln740_30, i14 %add_ln740_28"   --->   Operation 385 'add' 'add_ln740_31' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 5.28>
ST_31 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1171_19 = sext i8 %trunc_ln38_5"   --->   Operation 386 'sext' 'sext_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 387 [1/1] (5.28ns)   --->   "%mul_ln1171_8 = mul i14 %sext_ln1171_19, i14 16358"   --->   Operation 387 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln717_14 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_8, i32 3, i32 13"   --->   Operation 388 'partselect' 'trunc_ln717_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 389 [1/1] (0.00ns)   --->   "%shl_ln1171_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln38_6, i7 0"   --->   Operation 389 'bitconcatenate' 'shl_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln1171_21 = sext i15 %shl_ln1171_3"   --->   Operation 390 'sext' 'sext_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 391 [1/1] (0.00ns)   --->   "%shl_ln1171_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_6, i1 0"   --->   Operation 391 'bitconcatenate' 'shl_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln1171_22 = sext i9 %shl_ln1171_10"   --->   Operation 392 'sext' 'sext_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 393 [1/1] (1.53ns)   --->   "%sub_ln1171_13 = sub i16 %sext_ln1171_22, i16 %sext_ln1171_21"   --->   Operation 393 'sub' 'sub_ln1171_13' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln717_17 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_13, i32 3, i32 15"   --->   Operation 394 'partselect' 'trunc_ln717_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln712_6 = sext i10 %trunc_ln717_s"   --->   Operation 395 'sext' 'sext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln712_9 = sext i13 %trunc_ln717_3"   --->   Operation 396 'sext' 'sext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_37 = add i14 %add_ln740_36, i14 %add_ln740_31"   --->   Operation 397 'add' 'add_ln740_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 398 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_3 = add i14 %add_ln740_47, i14 %add_ln740_37"   --->   Operation 398 'add' 'add_ln740_3' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_48 = add i14 %sext_ln712_6, i14 %sext_ln712_9"   --->   Operation 399 'add' 'add_ln740_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln740_13 = sext i13 %add_ln740_50"   --->   Operation 400 'sext' 'sext_ln740_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 401 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_51 = add i14 %sext_ln740_13, i14 %add_ln740_48"   --->   Operation 401 'add' 'add_ln740_51' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 5.28>
ST_32 : Operation 402 [1/1] (5.28ns)   --->   "%mul_ln1171_9 = mul i14 %sext_ln1171_19, i14 19"   --->   Operation 402 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln717_16 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_9, i32 3, i32 13"   --->   Operation 403 'partselect' 'trunc_ln717_16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln712_19 = sext i11 %trunc_ln717_14"   --->   Operation 404 'sext' 'sext_ln712_19' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln712_22 = sext i13 %trunc_ln717_17"   --->   Operation 405 'sext' 'sext_ln712_22' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_13 = add i14 %sext_ln712_19, i14 %sext_ln712_22"   --->   Operation 406 'add' 'add_ln740_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 407 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_16 = add i14 %add_ln740_15, i14 %add_ln740_13"   --->   Operation 407 'add' 'add_ln740_16' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 3.13>
ST_33 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln712_21 = sext i11 %trunc_ln717_16"   --->   Operation 408 'sext' 'sext_ln712_21' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_17 = add i14 %add_ln740_16, i14 %add_ln740_12"   --->   Operation 409 'add' 'add_ln740_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 410 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740 = add i14 %add_ln740_27, i14 %add_ln740_17"   --->   Operation 410 'add' 'add_ln740' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_53 = add i14 %add_ln740_52, i14 %sext_ln712_21"   --->   Operation 411 'add' 'add_ln740_53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 412 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_56 = add i14 %add_ln740_55, i14 %add_ln740_53"   --->   Operation 412 'add' 'add_ln740_56' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 3.13>
ST_34 : Operation 413 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 413 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 414 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_2, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 414 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 415 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740, i2 0"   --->   Operation 415 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 416 [1/1] (0.00ns)   --->   "%shl_ln740_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_3, i2 0"   --->   Operation 416 'bitconcatenate' 'shl_ln740_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_57 = add i14 %add_ln740_56, i14 %add_ln740_51"   --->   Operation 417 'add' 'add_ln740_57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 418 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_4 = add i14 %add_ln740_67, i14 %add_ln740_57"   --->   Operation 418 'add' 'add_ln740_4' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 419 [1/1] (0.00ns)   --->   "%shl_ln740_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_4, i2 0"   --->   Operation 419 'bitconcatenate' 'shl_ln740_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 420 [1/1] (0.00ns)   --->   "%mrv = insertvalue i48 <undef>, i16 %shl_ln3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 420 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 421 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i48 %mrv, i16 %shl_ln740_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 421 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 422 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i48 %mrv_1, i16 %shl_ln740_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 422 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 423 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i48 %mrv_2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 423 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read32', firmware/nnet_utils/nnet_dense_latency.h:38) on port 'p_read' (firmware/nnet_utils/nnet_dense_latency.h:38) [4]  (0 ns)
	'mul' operation ('mul_ln1171_24') [171]  (5.28 ns)

 <State 2>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_25') [178]  (5.28 ns)

 <State 3>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_28') [200]  (5.28 ns)

 <State 4>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_29') [231]  (5.28 ns)

 <State 5>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_30') [244]  (5.28 ns)

 <State 6>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_31') [246]  (5.28 ns)

 <State 7>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_3') [42]  (5.28 ns)

 <State 8>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_4') [51]  (5.28 ns)

 <State 9>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_5') [53]  (5.28 ns)

 <State 10>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_6') [58]  (5.28 ns)

 <State 11>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_7') [60]  (5.28 ns)

 <State 12>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_10') [87]  (5.28 ns)

 <State 13>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_11') [91]  (5.28 ns)

 <State 14>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_12') [93]  (5.28 ns)

 <State 15>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_13') [99]  (5.28 ns)

 <State 16>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_14') [101]  (5.28 ns)

 <State 17>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_15') [103]  (5.28 ns)

 <State 18>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_16') [107]  (5.28 ns)

 <State 19>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_17') [109]  (5.28 ns)

 <State 20>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_18') [111]  (5.28 ns)

 <State 21>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_19') [116]  (5.28 ns)

 <State 22>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_20') [118]  (5.28 ns)

 <State 23>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_21') [128]  (5.28 ns)

 <State 24>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_22') [153]  (5.28 ns)

 <State 25>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_23') [162]  (5.28 ns)

 <State 26>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_26') [190]  (5.28 ns)

 <State 27>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_27') [196]  (5.28 ns)

 <State 28>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [8]  (5.28 ns)

 <State 29>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_1') [10]  (5.28 ns)

 <State 30>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_2') [26]  (5.28 ns)

 <State 31>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_8') [71]  (5.28 ns)

 <State 32>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_9') [77]  (5.28 ns)

 <State 33>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_17') [317]  (0 ns)
	'add' operation ('add_ln740') [332]  (3.13 ns)

 <State 34>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_57') [371]  (0 ns)
	'add' operation ('add_ln740_4') [385]  (3.13 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
