

================================================================
== Vitis HLS Report for 'double_buffer'
================================================================
* Date:           Mon Aug 28 05:53:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        RBM_hls
* Solution:       RBM_512_64_80M (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.50 ns|  6.208 ns|     3.38 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2|  25.000 ns|  25.000 ns|    1|    1|  yes(flp)|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.20>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i21 %buffer_out, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %vector_in_len_ch176, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control_ch173, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_vector_in, void @empty_2, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_3" [RBM_hls/code/RBM.cpp:113]   --->   Operation 8 'specpipeline' 'specpipeline_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0" [RBM_hls/code/RBM.cpp:113]   --->   Operation 9 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%buffer_0 = alloca i64 1"   --->   Operation 10 'alloca' 'buffer_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 1024> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @buffer_0_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i21 %buffer_0, i21 %buffer_0"   --->   Operation 11 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i21 %buffer_0, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%buffer_1 = alloca i64 1"   --->   Operation 13 'alloca' 'buffer_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 1024> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @buffer_1_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i21 %buffer_1, i21 %buffer_1"   --->   Operation 14 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i21 %buffer_1, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i8P0A, i8 %control_ch173, i32 1" [RBM_hls/code/RBM.cpp:121]   --->   Operation 16 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 128> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %tmp, void %if.else, void %if.then" [RBM_hls/code/RBM.cpp:121]   --->   Operation 17 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%control_V_1_load = load i8 %control_V_1"   --->   Operation 18 'load' 'control_V_1_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%vector_in_length_V_1_load = load i12 %vector_in_length_V_1"   --->   Operation 19 'load' 'vector_in_length_V_1_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.95ns)   --->   "%switch_ln123 = switch i8 %control_V_1_load, void %if.end146, i8 1, void %if.then10, i8 4, void %init.end21" [RBM_hls/code/RBM.cpp:123]   --->   Operation 20 'switch' 'switch_ln123' <Predicate = (!tmp)> <Delay = 0.95>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %stream_vector_in, i32 1" [RBM_hls/code/RBM.cpp:142]   --->   Operation 21 'nbreadreq' 'tmp_3' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buffer_write_en_load = load i1 %buffer_write_en" [RBM_hls/code/RBM.cpp:143]   --->   Operation 22 'load' 'buffer_write_en_load' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.97ns)   --->   "%and_ln143 = and i1 %buffer_write_en_load, i1 %tmp_3" [RBM_hls/code/RBM.cpp:143]   --->   Operation 23 'and' 'and_ln143' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buffer_data_read_valid_load = load i1 %buffer_data_read_valid" [RBM_hls/code/RBM.cpp:146]   --->   Operation 24 'load' 'buffer_data_read_valid_load' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %buffer_data_read_valid_load, void %if.end28, void %if.then27" [RBM_hls/code/RBM.cpp:146]   --->   Operation 25 'br' 'br_ln146' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buffer_data_read_first_data_load = load i1 %buffer_data_read_first_data" [RBM_hls/code/RBM.cpp:147]   --->   Operation 26 'load' 'buffer_data_read_first_data_load' <Predicate = (!tmp & control_V_1_load == 4 & buffer_data_read_valid_load)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buffer_data_read_last_data_load = load i1 %buffer_data_read_last_data" [RBM_hls/code/RBM.cpp:147]   --->   Operation 27 'load' 'buffer_data_read_last_data_load' <Predicate = (!tmp & control_V_1_load == 4 & buffer_data_read_valid_load)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%br_ln150 = br i1 %and_ln143, void %if.end62, void %if.then30" [RBM_hls/code/RBM.cpp:150]   --->   Operation 28 'br' 'br_ln150' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%stream_vector_in_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %stream_vector_in" [RBM_hls/code/RBM.cpp:151]   --->   Operation 29 'read' 'stream_vector_in_read' <Predicate = (!tmp & control_V_1_load == 4 & and_ln143)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%stream_data_v_data_V = trunc i32 %stream_vector_in_read" [RBM_hls/code/RBM.cpp:151]   --->   Operation 30 'trunc' 'stream_data_v_data_V' <Predicate = (!tmp & control_V_1_load == 4 & and_ln143)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buffer_write_select_load = load i1 %buffer_write_select" [RBM_hls/code/RBM.cpp:152]   --->   Operation 31 'load' 'buffer_write_select_load' <Predicate = (!tmp & control_V_1_load == 4 & and_ln143)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %stream_vector_in_read, i32 16" [RBM_hls/code/RBM.cpp:164]   --->   Operation 32 'bitselect' 'tmp_204' <Predicate = (!tmp & control_V_1_load == 4 & and_ln143)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %buffer_write_select_load, void %if.then32, void %if.else42" [RBM_hls/code/RBM.cpp:152]   --->   Operation 33 'br' 'br_ln152' <Predicate = (!tmp & control_V_1_load == 4 & and_ln143)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%br_ln160 = br void %if.end62" [RBM_hls/code/RBM.cpp:160]   --->   Operation 34 'br' 'br_ln160' <Predicate = (!tmp & control_V_1_load == 4 & and_ln143 & !buffer_write_select_load)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end62"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!tmp & control_V_1_load == 4 & and_ln143 & buffer_write_select_load)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i1 1, void %if.else42, i1 0, void %if.then32, i1 0, void %if.end28"   --->   Operation 36 'phi' 'i_op_assign_2' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i_op_assign = phi i1 0, void %if.else42, i1 1, void %if.then32, i1 0, void %if.end28"   --->   Operation 37 'phi' 'i_op_assign' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buffer0_read_en_load = load i1 %buffer0_read_en" [RBM_hls/code/RBM.cpp:181]   --->   Operation 38 'load' 'buffer0_read_en_load' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%double_buffer_stream_stream_stream_stream_buffer_status_4_load = load i16 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_4"   --->   Operation 39 'load' 'double_buffer_stream_stream_stream_stream_buffer_status_4_load' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%double_buffer_stream_stream_stream_stream_buffer_status_5_load = load i16 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_5"   --->   Operation 40 'load' 'double_buffer_stream_stream_stream_stream_buffer_status_5_load' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %buffer0_read_en_load, void %if.else70, void %if.then63" [RBM_hls/code/RBM.cpp:181]   --->   Operation 41 'br' 'br_ln181' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buffer1_read_en_load = load i1 %buffer1_read_en" [RBM_hls/code/RBM.cpp:188]   --->   Operation 42 'load' 'buffer1_read_en_load' <Predicate = (!tmp & control_V_1_load == 4 & !buffer0_read_en_load)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %buffer1_read_en_load, void %if.else78, void %if.then71" [RBM_hls/code/RBM.cpp:188]   --->   Operation 43 'br' 'br_ln188' <Predicate = (!tmp & control_V_1_load == 4 & !buffer0_read_en_load)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln198 = store i1 0, i1 %buffer_data_read_valid" [RBM_hls/code/RBM.cpp:198]   --->   Operation 44 'store' 'store_ln198' <Predicate = (!tmp & control_V_1_load == 4 & !buffer0_read_en_load & !buffer1_read_en_load)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%br_ln0 = br void %VITIS_LOOP_201_1"   --->   Operation 45 'br' 'br_ln0' <Predicate = (!tmp & control_V_1_load == 4 & !buffer0_read_en_load & !buffer1_read_en_load)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln190 = store i1 1, i1 %buffer_data_read_valid" [RBM_hls/code/RBM.cpp:190]   --->   Operation 46 'store' 'store_ln190' <Predicate = (!tmp & control_V_1_load == 4 & !buffer0_read_en_load & buffer1_read_en_load)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1019_1 = zext i12 %vector_in_length_V_1_load"   --->   Operation 47 'zext' 'zext_ln1019_1' <Predicate = (!tmp & control_V_1_load == 4 & !buffer0_read_en_load & buffer1_read_en_load)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (2.42ns)   --->   "%icmp_ln1019_2 = icmp_eq  i16 %double_buffer_stream_stream_stream_stream_buffer_status_5_load, i16 %zext_ln1019_1"   --->   Operation 48 'icmp' 'icmp_ln1019_2' <Predicate = (!tmp & control_V_1_load == 4 & !buffer0_read_en_load & buffer1_read_en_load)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln191 = store i1 %icmp_ln1019_2, i1 %buffer_data_read_first_data" [RBM_hls/code/RBM.cpp:191]   --->   Operation 49 'store' 'store_ln191' <Predicate = (!tmp & control_V_1_load == 4 & !buffer0_read_en_load & buffer1_read_en_load)> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (2.42ns)   --->   "%icmp_ln1019_3 = icmp_eq  i16 %double_buffer_stream_stream_stream_stream_buffer_status_5_load, i16 1"   --->   Operation 50 'icmp' 'icmp_ln1019_3' <Predicate = (!tmp & control_V_1_load == 4 & !buffer0_read_en_load & buffer1_read_en_load)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln192 = store i1 %icmp_ln1019_3, i1 %buffer_data_read_last_data" [RBM_hls/code/RBM.cpp:192]   --->   Operation 51 'store' 'store_ln192' <Predicate = (!tmp & control_V_1_load == 4 & !buffer0_read_en_load & buffer1_read_en_load)> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%br_ln195 = br void %VITIS_LOOP_201_1" [RBM_hls/code/RBM.cpp:195]   --->   Operation 52 'br' 'br_ln195' <Predicate = (!tmp & control_V_1_load == 4 & !buffer0_read_en_load & buffer1_read_en_load)> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln183 = store i1 1, i1 %buffer_data_read_valid" [RBM_hls/code/RBM.cpp:183]   --->   Operation 53 'store' 'store_ln183' <Predicate = (!tmp & control_V_1_load == 4 & buffer0_read_en_load)> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1019 = zext i12 %vector_in_length_V_1_load"   --->   Operation 54 'zext' 'zext_ln1019' <Predicate = (!tmp & control_V_1_load == 4 & buffer0_read_en_load)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (2.42ns)   --->   "%icmp_ln1019 = icmp_eq  i16 %double_buffer_stream_stream_stream_stream_buffer_status_4_load, i16 %zext_ln1019"   --->   Operation 55 'icmp' 'icmp_ln1019' <Predicate = (!tmp & control_V_1_load == 4 & buffer0_read_en_load)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln184 = store i1 %icmp_ln1019, i1 %buffer_data_read_first_data" [RBM_hls/code/RBM.cpp:184]   --->   Operation 56 'store' 'store_ln184' <Predicate = (!tmp & control_V_1_load == 4 & buffer0_read_en_load)> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (2.42ns)   --->   "%icmp_ln1019_1 = icmp_eq  i16 %double_buffer_stream_stream_stream_stream_buffer_status_4_load, i16 1"   --->   Operation 57 'icmp' 'icmp_ln1019_1' <Predicate = (!tmp & control_V_1_load == 4 & buffer0_read_en_load)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln185 = store i1 %icmp_ln1019_1, i1 %buffer_data_read_last_data" [RBM_hls/code/RBM.cpp:185]   --->   Operation 58 'store' 'store_ln185' <Predicate = (!tmp & control_V_1_load == 4 & buffer0_read_en_load)> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%br_ln188 = br void %VITIS_LOOP_201_1" [RBM_hls/code/RBM.cpp:188]   --->   Operation 59 'br' 'br_ln188' <Predicate = (!tmp & control_V_1_load == 4 & buffer0_read_en_load)> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%i_op_assign_3 = phi i1 0, void %if.then63, i1 0, void %if.else78, i1 1, void %if.then71"   --->   Operation 60 'phi' 'i_op_assign_3' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i1 1, void %if.then63, i1 0, void %if.else78, i1 0, void %if.then71"   --->   Operation 61 'phi' 'i_op_assign_1' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%vector_in_length_minus_1_V_load = load i12 %vector_in_length_minus_1_V"   --->   Operation 62 'load' 'vector_in_length_minus_1_V_load' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1031 = zext i12 %vector_in_length_minus_1_V_load"   --->   Operation 63 'zext' 'zext_ln1031' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (2.42ns)   --->   "%icmp_ln1031 = icmp_slt  i16 %double_buffer_stream_stream_stream_stream_buffer_status_4_load, i16 %zext_ln1031"   --->   Operation 64 'icmp' 'icmp_ln1031' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%double_buffer_stream_stream_stream_stream_buffer_status_2_load = load i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_2" [RBM_hls/code/RBM.cpp:214]   --->   Operation 65 'load' 'double_buffer_stream_stream_stream_stream_buffer_status_2_load' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%double_buffer_stream_stream_stream_stream_buffer_status_load = load i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status" [RBM_hls/code/RBM.cpp:220]   --->   Operation 66 'load' 'double_buffer_stream_stream_stream_stream_buffer_status_load' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln1031, void %if.then88, void %if.else95" [RBM_hls/code/RBM.cpp:202]   --->   Operation 67 'br' 'br_ln202' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln203 = store i1 0, i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_2" [RBM_hls/code/RBM.cpp:203]   --->   Operation 68 'store' 'store_ln203' <Predicate = (!tmp & control_V_1_load == 4 & !icmp_ln1031)> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln204 = store i1 1, i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status" [RBM_hls/code/RBM.cpp:204]   --->   Operation 69 'store' 'store_ln204' <Predicate = (!tmp & control_V_1_load == 4 & !icmp_ln1031)> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (1.70ns)   --->   "%br_ln205 = br void %for.inc" [RBM_hls/code/RBM.cpp:205]   --->   Operation 70 'br' 'br_ln205' <Predicate = (!tmp & control_V_1_load == 4 & !icmp_ln1031)> <Delay = 1.70>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %double_buffer_stream_stream_stream_stream_buffer_status_4_load, i32 1, i32 15"   --->   Operation 71 'partselect' 'tmp_209' <Predicate = (!tmp & control_V_1_load == 4 & icmp_ln1031)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (2.31ns)   --->   "%icmp_ln1039 = icmp_slt  i15 %tmp_209, i15 1"   --->   Operation 72 'icmp' 'icmp_ln1039' <Predicate = (!tmp & control_V_1_load == 4 & icmp_ln1031)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (1.70ns)   --->   "%br_ln205 = br i1 %icmp_ln1039, void %for.inc, void %if.then100" [RBM_hls/code/RBM.cpp:205]   --->   Operation 73 'br' 'br_ln205' <Predicate = (!tmp & control_V_1_load == 4 & icmp_ln1031)> <Delay = 1.70>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln206 = store i1 1, i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_2" [RBM_hls/code/RBM.cpp:206]   --->   Operation 74 'store' 'store_ln206' <Predicate = (!tmp & control_V_1_load == 4 & icmp_ln1031 & icmp_ln1039)> <Delay = 1.58>
ST_1 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln207 = store i1 0, i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status" [RBM_hls/code/RBM.cpp:207]   --->   Operation 75 'store' 'store_ln207' <Predicate = (!tmp & control_V_1_load == 4 & icmp_ln1031 & icmp_ln1039)> <Delay = 1.58>
ST_1 : Operation 76 [1/1] (1.70ns)   --->   "%br_ln208 = br void %for.inc" [RBM_hls/code/RBM.cpp:208]   --->   Operation 76 'br' 'br_ln208' <Predicate = (!tmp & control_V_1_load == 4 & icmp_ln1031 & icmp_ln1039)> <Delay = 1.70>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%double_buffer_stream_stream_stream_stream_buffer_status_3_loc = phi i1 0, void %if.then88, i1 1, void %if.then100, i1 %double_buffer_stream_stream_stream_stream_buffer_status_2_load, void %if.else95" [RBM_hls/code/RBM.cpp:214]   --->   Operation 77 'phi' 'double_buffer_stream_stream_stream_stream_buffer_status_3_loc' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%double_buffer_stream_stream_stream_stream_buffer_status_5_loc = phi i1 1, void %if.then88, i1 0, void %if.then100, i1 %double_buffer_stream_stream_stream_stream_buffer_status_load, void %if.else95" [RBM_hls/code/RBM.cpp:220]   --->   Operation 78 'phi' 'double_buffer_stream_stream_stream_stream_buffer_status_5_loc' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (2.42ns)   --->   "%icmp_ln1031_1 = icmp_slt  i16 %double_buffer_stream_stream_stream_stream_buffer_status_5_load, i16 %zext_ln1031"   --->   Operation 79 'icmp' 'icmp_ln1031_1' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%double_buffer_stream_stream_stream_stream_buffer_status_3_load = load i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_3" [RBM_hls/code/RBM.cpp:214]   --->   Operation 80 'load' 'double_buffer_stream_stream_stream_stream_buffer_status_3_load' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%double_buffer_stream_stream_stream_stream_buffer_status_1_load = load i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_1" [RBM_hls/code/RBM.cpp:221]   --->   Operation 81 'load' 'double_buffer_stream_stream_stream_stream_buffer_status_1_load' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln1031_1, void %if.then88.1, void %if.else95.1" [RBM_hls/code/RBM.cpp:202]   --->   Operation 82 'br' 'br_ln202' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln203 = store i1 0, i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_3" [RBM_hls/code/RBM.cpp:203]   --->   Operation 83 'store' 'store_ln203' <Predicate = (!tmp & control_V_1_load == 4 & !icmp_ln1031_1)> <Delay = 1.58>
ST_1 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln204 = store i1 1, i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_1" [RBM_hls/code/RBM.cpp:204]   --->   Operation 84 'store' 'store_ln204' <Predicate = (!tmp & control_V_1_load == 4 & !icmp_ln1031_1)> <Delay = 1.58>
ST_1 : Operation 85 [1/1] (1.70ns)   --->   "%br_ln205 = br void %for.end" [RBM_hls/code/RBM.cpp:205]   --->   Operation 85 'br' 'br_ln205' <Predicate = (!tmp & control_V_1_load == 4 & !icmp_ln1031_1)> <Delay = 1.70>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %double_buffer_stream_stream_stream_stream_buffer_status_5_load, i32 1, i32 15"   --->   Operation 86 'partselect' 'tmp_210' <Predicate = (!tmp & control_V_1_load == 4 & icmp_ln1031_1)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (2.31ns)   --->   "%icmp_ln1039_1 = icmp_slt  i15 %tmp_210, i15 1"   --->   Operation 87 'icmp' 'icmp_ln1039_1' <Predicate = (!tmp & control_V_1_load == 4 & icmp_ln1031_1)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (1.70ns)   --->   "%br_ln205 = br i1 %icmp_ln1039_1, void %for.end, void %if.then100.1" [RBM_hls/code/RBM.cpp:205]   --->   Operation 88 'br' 'br_ln205' <Predicate = (!tmp & control_V_1_load == 4 & icmp_ln1031_1)> <Delay = 1.70>
ST_1 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln206 = store i1 1, i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_3" [RBM_hls/code/RBM.cpp:206]   --->   Operation 89 'store' 'store_ln206' <Predicate = (!tmp & control_V_1_load == 4 & icmp_ln1031_1 & icmp_ln1039_1)> <Delay = 1.58>
ST_1 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln207 = store i1 0, i1 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_1" [RBM_hls/code/RBM.cpp:207]   --->   Operation 90 'store' 'store_ln207' <Predicate = (!tmp & control_V_1_load == 4 & icmp_ln1031_1 & icmp_ln1039_1)> <Delay = 1.58>
ST_1 : Operation 91 [1/1] (1.70ns)   --->   "%br_ln208 = br void %for.end" [RBM_hls/code/RBM.cpp:208]   --->   Operation 91 'br' 'br_ln208' <Predicate = (!tmp & control_V_1_load == 4 & icmp_ln1031_1 & icmp_ln1039_1)> <Delay = 1.70>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%double_buffer_stream_stream_stream_stream_buffer_status_2_loc_0 = phi i1 0, void %if.then88.1, i1 1, void %if.then100.1, i1 %double_buffer_stream_stream_stream_stream_buffer_status_3_load, void %if.else95.1" [RBM_hls/code/RBM.cpp:214]   --->   Operation 92 'phi' 'double_buffer_stream_stream_stream_stream_buffer_status_2_loc_0' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%double_buffer_stream_stream_stream_stream_buffer_status_4_loc_0 = phi i1 1, void %if.then88.1, i1 0, void %if.then100.1, i1 %double_buffer_stream_stream_stream_stream_buffer_status_1_load, void %if.else95.1" [RBM_hls/code/RBM.cpp:221]   --->   Operation 93 'phi' 'double_buffer_stream_stream_stream_stream_buffer_status_4_loc_0' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.97ns)   --->   "%or_ln214 = or i1 %double_buffer_stream_stream_stream_stream_buffer_status_3_loc, i1 %double_buffer_stream_stream_stream_stream_buffer_status_2_loc_0" [RBM_hls/code/RBM.cpp:214]   --->   Operation 94 'or' 'or_ln214' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln214 = store i1 %or_ln214, i1 %buffer_write_en" [RBM_hls/code/RBM.cpp:214]   --->   Operation 95 'store' 'store_ln214' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln215)   --->   "%xor_ln215 = xor i1 %double_buffer_stream_stream_stream_stream_buffer_status_3_loc, i1 1" [RBM_hls/code/RBM.cpp:215]   --->   Operation 96 'xor' 'xor_ln215' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln215 = and i1 %double_buffer_stream_stream_stream_stream_buffer_status_2_loc_0, i1 %xor_ln215" [RBM_hls/code/RBM.cpp:215]   --->   Operation 97 'and' 'and_ln215' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%store_ln215 = store i1 %and_ln215, i1 %buffer_write_select" [RBM_hls/code/RBM.cpp:215]   --->   Operation 98 'store' 'store_ln215' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln220 = store i1 %double_buffer_stream_stream_stream_stream_buffer_status_5_loc, i1 %buffer0_read_en" [RBM_hls/code/RBM.cpp:220]   --->   Operation 99 'store' 'store_ln220' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln221 = store i1 %double_buffer_stream_stream_stream_stream_buffer_status_4_loc_0, i1 %buffer1_read_en" [RBM_hls/code/RBM.cpp:221]   --->   Operation 100 'store' 'store_ln221' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln1496)   --->   "%zext_ln1627 = zext i1 %i_op_assign"   --->   Operation 101 'zext' 'zext_ln1627' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln1496)   --->   "%select_ln1496 = select i1 %i_op_assign_1, i2 3, i2 0"   --->   Operation 102 'select' 'select_ln1496' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln1496 = add i2 %select_ln1496, i2 %zext_ln1627"   --->   Operation 103 'add' 'add_ln1496' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln223 = sext i2 %add_ln1496" [RBM_hls/code/RBM.cpp:223]   --->   Operation 104 'sext' 'sext_ln223' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (2.07ns)   --->   "%add_ln223 = add i16 %double_buffer_stream_stream_stream_stream_buffer_status_4_load, i16 %sext_ln223" [RBM_hls/code/RBM.cpp:223]   --->   Operation 105 'add' 'add_ln223' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln223 = store i16 %add_ln223, i16 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_4" [RBM_hls/code/RBM.cpp:223]   --->   Operation 106 'store' 'store_ln223' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln1496_1)   --->   "%zext_ln1627_1 = zext i1 %i_op_assign_2"   --->   Operation 107 'zext' 'zext_ln1627_1' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln1496_1)   --->   "%select_ln1496_1 = select i1 %i_op_assign_3, i2 3, i2 0"   --->   Operation 108 'select' 'select_ln1496_1' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln1496_1 = add i2 %select_ln1496_1, i2 %zext_ln1627_1"   --->   Operation 109 'add' 'add_ln1496_1' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln225 = sext i2 %add_ln1496_1" [RBM_hls/code/RBM.cpp:225]   --->   Operation 110 'sext' 'sext_ln225' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (2.07ns)   --->   "%add_ln225 = add i16 %double_buffer_stream_stream_stream_stream_buffer_status_5_load, i16 %sext_ln225" [RBM_hls/code/RBM.cpp:225]   --->   Operation 111 'add' 'add_ln225' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln225 = store i16 %add_ln225, i16 %double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_5" [RBM_hls/code/RBM.cpp:225]   --->   Operation 112 'store' 'store_ln225' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln227 = br void %if.end146" [RBM_hls/code/RBM.cpp:227]   --->   Operation 113 'br' 'br_ln227' <Predicate = (!tmp & control_V_1_load == 4)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i12P0A, i12 %vector_in_len_ch176, i32 1" [RBM_hls/code/RBM.cpp:124]   --->   Operation 114 'nbreadreq' 'tmp_s' <Predicate = (!tmp & control_V_1_load == 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 128> <FIFO>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %tmp_s, void %if.end, void %if.then12" [RBM_hls/code/RBM.cpp:124]   --->   Operation 115 'br' 'br_ln124' <Predicate = (!tmp & control_V_1_load == 1)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (3.52ns)   --->   "%vector_in_len_ch176_read = read i12 @_ssdm_op_Read.ap_fifo.volatile.i12P0A, i12 %vector_in_len_ch176" [RBM_hls/code/RBM.cpp:125]   --->   Operation 116 'read' 'vector_in_len_ch176_read' <Predicate = (!tmp & control_V_1_load == 1 & tmp_s)> <Delay = 3.52> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 128> <FIFO>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln125 = store i12 %vector_in_len_ch176_read, i12 %vector_in_length_V_1" [RBM_hls/code/RBM.cpp:125]   --->   Operation 117 'store' 'store_ln125' <Predicate = (!tmp & control_V_1_load == 1 & tmp_s)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.54ns)   --->   "%add_ln186 = add i12 %vector_in_len_ch176_read, i12 4095"   --->   Operation 118 'add' 'add_ln186' <Predicate = (!tmp & control_V_1_load == 1 & tmp_s)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln126 = store i12 %add_ln186, i12 %vector_in_length_minus_1_V" [RBM_hls/code/RBM.cpp:126]   --->   Operation 119 'store' 'store_ln126' <Predicate = (!tmp & control_V_1_load == 1 & tmp_s)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln127 = br void %if.end" [RBM_hls/code/RBM.cpp:127]   --->   Operation 120 'br' 'br_ln127' <Predicate = (!tmp & control_V_1_load == 1 & tmp_s)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln128 = br void %if.end147" [RBM_hls/code/RBM.cpp:128]   --->   Operation 121 'br' 'br_ln128' <Predicate = (!tmp & control_V_1_load == 1)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end147"   --->   Operation 122 'br' 'br_ln0' <Predicate = (!tmp & control_V_1_load != 1)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end148"   --->   Operation 123 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (3.95ns)   --->   "%control_ch173_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %control_ch173" [RBM_hls/code/RBM.cpp:122]   --->   Operation 124 'read' 'control_ch173_read' <Predicate = (tmp)> <Delay = 3.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 128> <FIFO>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln122 = store i8 %control_ch173_read, i8 %control_V_1" [RBM_hls/code/RBM.cpp:122]   --->   Operation 125 'store' 'store_ln122' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln123 = br void %if.end148" [RBM_hls/code/RBM.cpp:123]   --->   Operation 126 'br' 'br_ln123' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.50>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i1.i1.i3, i16 %stream_data_v_data_V, i1 0, i1 %tmp_204, i3 0" [RBM_hls/code/RBM.cpp:164]   --->   Operation 127 'bitconcatenate' 'p_s' <Predicate = (!tmp & control_V_1_load == 4 & and_ln143)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (3.50ns)   --->   "%write_ln156 = write void @_ssdm_op_Write.ap_fifo.volatile.i21P0A, i21 %buffer_0, i21 %p_s" [RBM_hls/code/RBM.cpp:156]   --->   Operation 128 'write' 'write_ln156' <Predicate = (!tmp & control_V_1_load == 4 & and_ln143 & !buffer_write_select_load)> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 1024> <FIFO>
ST_2 : Operation 129 [1/1] (3.50ns)   --->   "%write_ln164 = write void @_ssdm_op_Write.ap_fifo.volatile.i21P0A, i21 %buffer_1, i21 %p_s" [RBM_hls/code/RBM.cpp:164]   --->   Operation 129 'write' 'write_ln164' <Predicate = (!tmp & control_V_1_load == 4 & and_ln143 & buffer_write_select_load)> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 1024> <FIFO>

State 3 <SV = 2> <Delay = 5.09>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%buffer_data_read_axis_last_load = load i1 %buffer_data_read_axis_last" [RBM_hls/code/RBM.cpp:147]   --->   Operation 130 'load' 'buffer_data_read_axis_last_load' <Predicate = (!tmp & control_V_1_load == 4 & buffer_data_read_valid_load)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%buffer_data_read_pad_zero_load = load i1 %buffer_data_read_pad_zero" [RBM_hls/code/RBM.cpp:147]   --->   Operation 131 'load' 'buffer_data_read_pad_zero_load' <Predicate = (!tmp & control_V_1_load == 4 & buffer_data_read_valid_load)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%buffer_data_read_data_V_load = load i16 %buffer_data_read_data_V" [RBM_hls/code/RBM.cpp:147]   --->   Operation 132 'load' 'buffer_data_read_data_V_load' <Predicate = (!tmp & control_V_1_load == 4 & buffer_data_read_valid_load)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln147_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i15.i1.i7.i1.i7.i1.i7.i1.i8, i16 %buffer_data_read_data_V_load, i15 0, i1 %buffer_data_read_pad_zero_load, i7 0, i1 %buffer_data_read_axis_last_load, i7 0, i1 %buffer_data_read_last_data_load, i7 0, i1 %buffer_data_read_first_data_load, i8 0" [RBM_hls/code/RBM.cpp:147]   --->   Operation 133 'bitconcatenate' 'or_ln147_3' <Predicate = (!tmp & control_V_1_load == 4 & buffer_data_read_valid_load)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%or_ln147 = or i64 %or_ln147_3, i64 1" [RBM_hls/code/RBM.cpp:147]   --->   Operation 134 'or' 'or_ln147' <Predicate = (!tmp & control_V_1_load == 4 & buffer_data_read_valid_load)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %or_ln147, i64 8" [RBM_hls/code/RBM.cpp:147]   --->   Operation 135 'bitselect' 'tmp_200' <Predicate = (!tmp & control_V_1_load == 4 & buffer_data_read_valid_load)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %or_ln147, i64 16" [RBM_hls/code/RBM.cpp:147]   --->   Operation 136 'bitselect' 'tmp_201' <Predicate = (!tmp & control_V_1_load == 4 & buffer_data_read_valid_load)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %or_ln147, i64 24" [RBM_hls/code/RBM.cpp:147]   --->   Operation 137 'bitselect' 'tmp_202' <Predicate = (!tmp & control_V_1_load == 4 & buffer_data_read_valid_load)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %or_ln147, i64 32" [RBM_hls/code/RBM.cpp:147]   --->   Operation 138 'bitselect' 'tmp_203' <Predicate = (!tmp & control_V_1_load == 4 & buffer_data_read_valid_load)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %or_ln147, i32 48, i32 63" [RBM_hls/code/RBM.cpp:147]   --->   Operation 139 'partselect' 'tmp_4' <Predicate = (!tmp & control_V_1_load == 4 & buffer_data_read_valid_load)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln147_8 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i1.i1.i1.i1.i1, i16 %tmp_4, i1 %tmp_203, i1 %tmp_202, i1 %tmp_201, i1 %tmp_200, i1 0" [RBM_hls/code/RBM.cpp:147]   --->   Operation 140 'bitconcatenate' 'or_ln147_8' <Predicate = (!tmp & control_V_1_load == 4 & buffer_data_read_valid_load)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln147_1 = or i21 %or_ln147_8, i21 1" [RBM_hls/code/RBM.cpp:147]   --->   Operation 141 'or' 'or_ln147_1' <Predicate = (!tmp & control_V_1_load == 4 & buffer_data_read_valid_load)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (3.50ns)   --->   "%write_ln147 = write void @_ssdm_op_Write.ap_fifo.volatile.i21P0A, i21 %buffer_out, i21 %or_ln147_1" [RBM_hls/code/RBM.cpp:147]   --->   Operation 142 'write' 'write_ln147' <Predicate = (!tmp & control_V_1_load == 4 & buffer_data_read_valid_load)> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 1024> <FIFO>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln148 = br void %if.end28" [RBM_hls/code/RBM.cpp:148]   --->   Operation 143 'br' 'br_ln148' <Predicate = (!tmp & control_V_1_load == 4 & buffer_data_read_valid_load)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (3.50ns)   --->   "%buffer_1_read = read i21 @_ssdm_op_Read.ap_fifo.volatile.i21P0A, i21 %buffer_1" [RBM_hls/code/RBM.cpp:189]   --->   Operation 144 'read' 'buffer_1_read' <Predicate = (!tmp & control_V_1_load == 4 & !buffer0_read_en_load & buffer1_read_en_load)> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 1024> <FIFO>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %buffer_1_read, i32 4" [RBM_hls/code/RBM.cpp:189]   --->   Operation 145 'bitselect' 'tmp_207' <Predicate = (!tmp & control_V_1_load == 4 & !buffer0_read_en_load & buffer1_read_en_load)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln189_3 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %buffer_1_read, i32 5, i32 20" [RBM_hls/code/RBM.cpp:189]   --->   Operation 146 'partselect' 'trunc_ln189_3' <Predicate = (!tmp & control_V_1_load == 4 & !buffer0_read_en_load & buffer1_read_en_load)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %buffer_1_read, i32 3" [RBM_hls/code/RBM.cpp:189]   --->   Operation 147 'bitselect' 'tmp_208' <Predicate = (!tmp & control_V_1_load == 4 & !buffer0_read_en_load & buffer1_read_en_load)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln189 = store i1 %tmp_208, i1 %buffer_data_read_axis_last" [RBM_hls/code/RBM.cpp:189]   --->   Operation 148 'store' 'store_ln189' <Predicate = (!tmp & control_V_1_load == 4 & !buffer0_read_en_load & buffer1_read_en_load)> <Delay = 1.58>
ST_3 : Operation 149 [1/1] (1.58ns)   --->   "%store_ln189 = store i1 %tmp_207, i1 %buffer_data_read_pad_zero" [RBM_hls/code/RBM.cpp:189]   --->   Operation 149 'store' 'store_ln189' <Predicate = (!tmp & control_V_1_load == 4 & !buffer0_read_en_load & buffer1_read_en_load)> <Delay = 1.58>
ST_3 : Operation 150 [1/1] (1.58ns)   --->   "%store_ln189 = store i16 %trunc_ln189_3, i16 %buffer_data_read_data_V" [RBM_hls/code/RBM.cpp:189]   --->   Operation 150 'store' 'store_ln189' <Predicate = (!tmp & control_V_1_load == 4 & !buffer0_read_en_load & buffer1_read_en_load)> <Delay = 1.58>
ST_3 : Operation 151 [1/1] (3.50ns)   --->   "%buffer_0_read = read i21 @_ssdm_op_Read.ap_fifo.volatile.i21P0A, i21 %buffer_0" [RBM_hls/code/RBM.cpp:182]   --->   Operation 151 'read' 'buffer_0_read' <Predicate = (!tmp & control_V_1_load == 4 & buffer0_read_en_load)> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 1024> <FIFO>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %buffer_0_read, i32 4" [RBM_hls/code/RBM.cpp:182]   --->   Operation 152 'bitselect' 'tmp_205' <Predicate = (!tmp & control_V_1_load == 4 & buffer0_read_en_load)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln182_3 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %buffer_0_read, i32 5, i32 20" [RBM_hls/code/RBM.cpp:182]   --->   Operation 153 'partselect' 'trunc_ln182_3' <Predicate = (!tmp & control_V_1_load == 4 & buffer0_read_en_load)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %buffer_0_read, i32 3" [RBM_hls/code/RBM.cpp:182]   --->   Operation 154 'bitselect' 'tmp_206' <Predicate = (!tmp & control_V_1_load == 4 & buffer0_read_en_load)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (1.58ns)   --->   "%store_ln182 = store i1 %tmp_206, i1 %buffer_data_read_axis_last" [RBM_hls/code/RBM.cpp:182]   --->   Operation 155 'store' 'store_ln182' <Predicate = (!tmp & control_V_1_load == 4 & buffer0_read_en_load)> <Delay = 1.58>
ST_3 : Operation 156 [1/1] (1.58ns)   --->   "%store_ln182 = store i1 %tmp_205, i1 %buffer_data_read_pad_zero" [RBM_hls/code/RBM.cpp:182]   --->   Operation 156 'store' 'store_ln182' <Predicate = (!tmp & control_V_1_load == 4 & buffer0_read_en_load)> <Delay = 1.58>
ST_3 : Operation 157 [1/1] (1.58ns)   --->   "%store_ln182 = store i16 %trunc_ln182_3, i16 %buffer_data_read_data_V" [RBM_hls/code/RBM.cpp:182]   --->   Operation 157 'store' 'store_ln182' <Predicate = (!tmp & control_V_1_load == 4 & buffer0_read_en_load)> <Delay = 1.58>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln228 = ret" [RBM_hls/code/RBM.cpp:228]   --->   Operation 158 'ret' 'ret_ln228' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.5ns, clock uncertainty: 3.38ns.

 <State 1>: 6.21ns
The critical path consists of the following:
	axis request operation ('tmp_3', RBM_hls/code/RBM.cpp:142) on port 'stream_vector_in' (RBM_hls/code/RBM.cpp:142) [43]  (0 ns)
	'and' operation ('and_ln143', RBM_hls/code/RBM.cpp:143) [45]  (0.978 ns)
	multiplexor before 'phi' operation ('i_op') [82]  (1.59 ns)
	'phi' operation ('i_op') [82]  (0 ns)
	'add' operation ('add_ln1496') [175]  (1.56 ns)
	'add' operation ('add_ln223', RBM_hls/code/RBM.cpp:223) [177]  (2.08 ns)

 <State 2>: 3.51ns
The critical path consists of the following:
	fifo write operation ('write_ln156', RBM_hls/code/RBM.cpp:156) on port 'buffer_0' (RBM_hls/code/RBM.cpp:156) [75]  (3.51 ns)

 <State 3>: 5.1ns
The critical path consists of the following:
	fifo read operation ('buffer_0_read', RBM_hls/code/RBM.cpp:182) on port 'buffer_0' (RBM_hls/code/RBM.cpp:182) [109]  (3.51 ns)
	'store' operation ('store_ln182', RBM_hls/code/RBM.cpp:182) of variable 'tmp_206', RBM_hls/code/RBM.cpp:182 on static variable 'buffer_data_read_axis_last' [113]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
