# //  Questa Sim-64
# //  Version 10.6b linux_x86_64 May 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 17:00:13 on Dec 06,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb.sv 
# -- Compiling module serializer_tb
# -- Compiling program test_div
# 
# Top level modules:
# 	serializer_tb
# End time: 17:00:14 on Dec 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/Clock_divider.v
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 17:00:39 on Dec 06,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/Clock_divider.v 
# -- Compiling module Clock_divider
# 
# Top level modules:
# 	Clock_divider
# End time: 17:00:39 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/Serializer.v
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 17:00:57 on Dec 06,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/Serializer.v 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 17:00:58 on Dec 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.serializer_tb
# vsim work.serializer_tb 
# Start time: 17:02:55 on Dec 06,2018
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/msc18h28/ma/RTL/serializer_tb.sv(265): Module 'TopLevel' is not defined.
# Optimization failed
# Error loading design
# End time: 17:02:57 on Dec 06,2018, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
# Load canceled
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/Toplevel_serializer.v
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 17:05:35 on Dec 06,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/Toplevel_serializer.v 
# -- Compiling module TopLevel
# 
# Top level modules:
# 	TopLevel
# End time: 17:05:36 on Dec 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.serializer_tb
# vsim work.serializer_tb 
# Start time: 17:06:18 on Dec 06,2018
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): (vopt-7063) /home/msc18h28/ma/RTL/serializer_tb.sv(138): Failed to find 'WIDTH' in hierarchical name '/WIDTH'.
# Optimization failed
# Error loading design
# End time: 17:06:18 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 17:08:48 on Dec 06,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb.sv 
# -- Compiling module serializer_tb
# -- Compiling program test_div
# 
# Top level modules:
# 	serializer_tb
# End time: 17:08:48 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.serializer_tb
# vsim work.serializer_tb 
# Start time: 17:09:02 on Dec 06,2018
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.serializer_tb(fast)
# Loading work.TopLevel(fast)
add wave -position end  sim:/serializer_tb/CLOCK_PERIOD
add wave -position end  sim:/serializer_tb/data_o
add wave -position end  sim:/serializer_tb/test_div/cb/data_o
add wave -position end  sim:/serializer_tb/test_div/cb/data1_i
add wave -position end  sim:/serializer_tb/test_div/cb/data2_i
add wave -position end  sim:/serializer_tb/test_div/cb/reset
add wave -position end  sim:/serializer_tb/test_div/cb/cb_event
# A time value could not be extracted from the current line
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.serializer_tb(fast)
# Loading work.TopLevel(fast)
run 50ns
run 1000ns
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Serializer
# --------------------------------------------------
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# Expected:  2
# Result:    0
# --------------------------------------------------
# --------------------------------------------------
#                     1 of                     1 Checks were successful
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                     1 Checks
#                           1 were successfull!
# --------------------------------------------------
# ** Note: implicit $finish from program    : /home/msc18h28/ma/RTL/serializer_tb.sv(122)
#    Time: 105 ns  Iteration: 2  Instance: /serializer_tb/test_div
# 1
# Simulation stop requested.
# End time: 17:14:49 on Dec 06,2018, Elapsed time: 0:05:47
# Errors: 0, Warnings: 0
