// Seed: 2744605553
module module_0 (
    input wor id_0
);
  wire id_2;
  localparam id_3 = 1, id_4 = 1;
  for (id_5 = (-1); (-1); id_2 = id_4) begin : LABEL_0
    always_ff @(posedge -1 or id_3 or posedge id_3);
  end
endmodule
module module_1 (
    input  tri   id_0,
    output wor   id_1,
    input  wor   id_2,
    inout  uwire id_3,
    input  wire  id_4,
    id_6
);
  assign id_1 = -1;
  assign id_3 = -1;
  module_0 modCall_1 (id_2);
  parameter id_7 = 1'b0;
  wire id_8;
endmodule
