<?xml version="1.0" encoding="UTF-8"?>
<robot generator="Robot 7.3.2 (Python 3.10.12 on linux)" generated="2025-09-09T10:09:47.148185" rpa="false" schemaversion="5">
<suite id="s1" name="Uvm-Cookbook" source="/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/uvm-cookbook.robot">
<test id="s1-t1" name="Uvm_register_spi_bl" line="7">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:09:47.171650" level="INFO">Starting process:
scripts/test-cookbook Uvm_register_spi_bl ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:09:47.172127" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:09:48.605837" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:09:48.606124" level="INFO">${result} = &lt;result object with rc 1&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>Uvm_register_spi_bl</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/Uvm_register_spi_bl/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:09:47.170924" elapsed="1.435234"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:09:48.606993" level="INFO">Running test: Uvm_register_spi_bl/block_level_tbs/spi_tb/sim
%Error: /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/seq/uvm_sequencer.svh:156:21: Function Argument expects a CLASSREFDTYPE 'uvm_sequencer__Tz8_TBz8', got CLASSREFDTYPE 'uvm_sequencer__Tz8'
                                                                                                                                                           : ... note: In instance 'hdl_top.DUT.shift'
  156 |   seq_item_export = new ("seq_item_export", this);
      |                     ^~~
        /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/seq/uvm_seq.svh:30:1: ... note: In file included from 'uvm_seq.svh'
        /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/uvm_pkg.sv:36:1: ... note: In file included from 'uvm_pkg.sv'
        ... See the manual at https://verilator.org/verilator_doc.html?v=5.041 for more assistance.
%Error: /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/seq/uvm_sequencer.svh:156:21: Function Argument expects a CLASSREFDTYPE 'uvm_sequencer__Tz14_TBz14', got CLASSREFDTYPE 'uvm_sequencer__Tz14'
                                                                                                                                                           : ... note: In instance 'hdl_top.DUT.shift'
  156 |   seq_item_export = new ("seq_item_export", this);
      |                     ^~~
        /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/seq/uvm_seq.svh:30:1: ... note: In file included from 'uvm_seq.svh'
        /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/uvm_pkg.sv:36:1: ... note: In file included from 'uvm_pkg.sv'
%Error: ../../../agents/spi_agent/spi_agent.svh:66:17: Assign RHS expects a CLASSREFDTYPE 'uvm_sequencer__Tz14', got CLASSREFDTYPE 'uvm_sequencer__Tz14_TBz14'
                                                     : ... note: In instance 'hdl_top.DUT.shift'
   66 |     m_sequencer = spi_sequencer::type_id::create("m_sequencer", this);
      |                 ^
        ../register_model/../../../agents/spi_agent/spi_agent_pkg.sv:33:1: ... note: In file included from 'spi_agent_pkg.sv'
%Error: ../../../agents/apb_agent/apb_agent.svh:66:17: Assign RHS expects a CLASSREFDTYPE 'uvm_sequencer__Tz8', got CLASSREFDTYPE 'uvm_sequencer__Tz8_TBz8'
                                                     : ... note: In instance 'hdl_top.DUT.shift'
   66 |     m_sequencer = apb_sequencer::type_id::create("m_sequencer", this);
      |                 ^
        ../register_model/../../../agents/apb_agent/apb_agent_pkg.sv:32:1: ... note: In file included from 'apb_agent_pkg.sv'
%Error: Exiting due to 4 error(s)</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:09:48.606354" elapsed="0.000720"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:09:48.607183" elapsed="0.000435"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:09:48.608132" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<msg time="2025-09-09T10:09:48.608256" level="FAIL">1 != 0</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="FAIL" start="2025-09-09T10:09:48.607735" elapsed="0.000593">1 != 0</status>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="FAIL" start="2025-09-09T10:09:47.170127" elapsed="1.438379">1 != 0</status>
</test>
<test id="s1-t2" name="interrupts_simple" line="14">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:09:48.609378" level="INFO">Starting process:
scripts/test-cookbook interrupts_simple ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:09:48.609777" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:11:27.363140" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:11:27.363445" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>interrupts_simple</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/interrupts_simple/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:09:48.609060" elapsed="98.754421"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:11:27.364394" level="INFO">Running test: interrupts_simple/simple
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/interrupts_simple/simple/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/interrupts_simple/simple/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 23.129 MB sources in 355 modules, into 23.624 MB in 4787 C++ files needing 12.527 MB
- Verilator: Walltime 97.542 s (elab=0.817, cvt=5.542, bld=90.335); cpu 8.177 s on 4 threads; alloced 493.859 MB
  sim run #1 args: ''
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test int_test...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_agent" of the component "uvm_test_top.m_agent" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_driver" of the component "uvm_test_top.m_agent.m_driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.m_agent.m_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.m_agent.m_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_sequencer" of the component "uvm_test_top.m_agent.m_sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.m_agent.m_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.m_agent.m_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_INFO top.sv(164) @ 6890: reporter [ISR:BODY] IRQ2 detected
UVM_INFO top.sv(210) @ 7350: reporter [ISR:BODY] IRQ2 cleared
UVM_INFO top.sv(157) @ 7710: reporter [ISR:BODY] IRQ1 detected
UVM_INFO top.sv(199) @ 8410: reporter [ISR:BODY] IRQ1 cleared
UVM_INFO top.sv(164) @ 8610: reporter [ISR:BODY] IRQ2 detected
UVM_INFO top.sv(210) @ 8990: reporter [ISR:BODY] IRQ2 cleared
UVM_INFO top.sv(157) @ 9370: reporter [ISR:BODY] IRQ1 detected
UVM_INFO top.sv(171) @ 9730: reporter [ISR:BODY] IRQ3 detected
UVM_INFO top.sv(199) @ 10470: reporter [ISR:BODY] IRQ1 cleared
UVM_INFO top.sv(221) @ 10850: reporter [ISR:BODY] IRQ3 cleared
UVM_INFO top.sv(150) @ 11290: reporter [ISR:BODY] IRQ0 detected
UVM_INFO top.sv(188) @ 12150: reporter [ISR:BODY] IRQ0 cleared
UVM_INFO top.sv(157) @ 12550: reporter [ISR:BODY] IRQ1 detected
UVM_INFO top.sv(164) @ 12930: reporter [ISR:BODY] IRQ2 detected
UVM_INFO top.sv(199) @ 13710: reporter [ISR:BODY] IRQ1 cleared
UVM_INFO top.sv(210) @ 14110: reporter [ISR:BODY] IRQ2 cleared
UVM_INFO top.sv(171) @ 14470: reporter [ISR:BODY] IRQ3 detected
UVM_INFO top.sv(221) @ 15170: reporter [ISR:BODY] IRQ3 cleared
UVM_INFO top.sv(157) @ 19370: reporter [ISR:BODY] IRQ1 detected
UVM_INFO top.sv(171) @ 19510: reporter [ISR:BODY] IRQ3 detected
UVM_INFO top.sv(199) @ 19810: reporter [ISR:BODY] IRQ1 cleared
UVM_INFO top.sv(221) @ 19970: reporter [ISR:BODY] IRQ3 cleared
UVM_INFO top.sv(157) @ 21390: reporter [ISR:BODY] IRQ1 detected
UVM_INFO top.sv(164) @ 21750: reporter [ISR:BODY] IRQ2 detected
UVM_INFO top.sv(171) @ 22110: reporter [ISR:BODY] IRQ3 detected
UVM_INFO top.sv(199) @ 22850: reporter [ISR:BODY] IRQ1 cleared
UVM_INFO top.sv(210) @ 23230: reporter [ISR:BODY] IRQ2 cleared
UVM_INFO top.sv(221) @ 23610: reporter [ISR:BODY] IRQ3 cleared
UVM_INFO top.sv(157) @ 25350: reporter [ISR:BODY] IRQ1 detected
UVM_INFO top.sv(171) @ 25790: reporter [ISR:BODY] IRQ3 detected
UVM_INFO top.sv(199) @ 26690: reporter [ISR:BODY] IRQ1 cleared
UVM_INFO top.sv(221) @ 27150: reporter [ISR:BODY] IRQ3 cleared
UVM_INFO top.sv(157) @ 27870: reporter [ISR:BODY] IRQ1 detected
UVM_INFO top.sv(199) @ 28450: reporter [ISR:BODY] IRQ1 cleared
UVM_INFO top.sv(150) @ 28950: reporter [ISR:BODY] IRQ0 detected
UVM_INFO top.sv(171) @ 29430: reporter [ISR:BODY] IRQ3 detected
UVM_INFO top.sv(188) @ 30410: reporter [ISR:BODY] IRQ0 cleared
UVM_INFO top.sv(221) @ 30910: reporter [ISR:BODY] IRQ3 cleared
UVM_INFO top.sv(157) @ 32790: reporter [ISR:BODY] IRQ1 detected
UVM_INFO top.sv(164) @ 33050: reporter [ISR:BODY] IRQ2 detected
UVM_INFO top.sv(199) @ 33590: reporter [ISR:BODY] IRQ1 cleared
UVM_INFO top.sv(210) @ 33870: reporter [ISR:BODY] IRQ2 cleared
UVM_INFO top.sv(157) @ 38730: reporter [ISR:BODY] IRQ1 detected
UVM_INFO top.sv(199) @ 39550: reporter [ISR:BODY] IRQ1 cleared
UVM_INFO top.sv(164) @ 39970: reporter [ISR:BODY] IRQ2 detected
UVM_INFO top.sv(210) @ 40790: reporter [ISR:BODY] IRQ2 cleared
UVM_INFO top.sv(157) @ 41930: reporter [ISR:BODY] IRQ1 detected
UVM_INFO top.sv(164) @ 42050: reporter [ISR:BODY] IRQ2 detected
UVM_INFO top.sv(199) @ 42310: reporter [ISR:BODY] IRQ1 cleared
UVM_INFO top.sv(210) @ 42450: reporter [ISR:BODY] IRQ2 cleared
UVM_INFO top.sv(150) @ 42730: reporter [ISR:BODY] IRQ0 detected
UVM_INFO top.sv(171) @ 42990: reporter [ISR:BODY] IRQ3 detected
UVM_INFO top.sv(188) @ 43530: reporter [ISR:BODY] IRQ0 cleared
UVM_INFO top.sv(221) @ 43810: reporter [ISR:BODY] IRQ3 cleared
UVM_INFO top.sv(157) @ 44130: reporter [ISR:BODY] IRQ1 detected
UVM_INFO top.sv(199) @ 44750: reporter [ISR:BODY] IRQ1 cleared
UVM_INFO top.sv(150) @ 44990: reporter [ISR:BODY] IRQ0 detected
UVM_INFO top.sv(171) @ 45210: reporter [ISR:BODY] IRQ3 detected
UVM_INFO top.sv(188) @ 45670: reporter [ISR:BODY] IRQ0 cleared
UVM_INFO top.sv(221) @ 45910: reporter [ISR:BODY] IRQ3 cleared
UVM_INFO top.sv(157) @ 46130: reporter [ISR:BODY] IRQ1 detected
UVM_INFO top.sv(164) @ 46330: reporter [ISR:BODY] IRQ2 detected
UVM_INFO top.sv(199) @ 46750: reporter [ISR:BODY] IRQ1 cleared
UVM_INFO top.sv(210) @ 46970: reporter [ISR:BODY] IRQ2 cleared
UVM_INFO top.sv(171) @ 47090: reporter [ISR:BODY] IRQ3 detected
UVM_INFO top.sv(221) @ 47310: reporter [ISR:BODY] IRQ3 cleared
UVM_INFO top.sv(157) @ 47610: reporter [ISR:BODY] IRQ1 detected
UVM_INFO top.sv(164) @ 47890: reporter [ISR:BODY] IRQ2 detected
UVM_INFO top.sv(199) @ 48470: reporter [ISR:BODY] IRQ1 cleared
UVM_INFO top.sv(210) @ 48770: reporter [ISR:BODY] IRQ2 cleared
UVM_INFO top.sv(164) @ 49790: reporter [ISR:BODY] IRQ2 detected
UVM_INFO top.sv(171) @ 50110: reporter [ISR:BODY] IRQ3 detected
UVM_INFO top.sv(210) @ 50770: reporter [ISR:BODY] IRQ2 cleared
UVM_INFO top.sv(221) @ 51110: reporter [ISR:BODY] IRQ3 cleared
UVM_INFO top.sv(157) @ 54610: reporter [ISR:BODY] IRQ1 detected
UVM_INFO top.sv(199) @ 55430: reporter [ISR:BODY] IRQ1 cleared
UVM_INFO top.sv(164) @ 55670: reporter [ISR:BODY] IRQ2 detected
UVM_INFO top.sv(171) @ 55890: reporter [ISR:BODY] IRQ3 detected
UVM_INFO top.sv(210) @ 56350: reporter [ISR:BODY] IRQ2 cleared
UVM_INFO top.sv(221) @ 56590: reporter [ISR:BODY] IRQ3 cleared
UVM_INFO top.sv(171) @ 62670: reporter [ISR:BODY] IRQ3 detected
UVM_INFO top.sv(221) @ 63130: reporter [ISR:BODY] IRQ3 cleared
UVM_INFO top.sv(150) @ 63570: reporter [ISR:BODY] IRQ0 detected
UVM_INFO top.sv(157) @ 63990: reporter [ISR:BODY] IRQ1 detected
UVM_INFO top.sv(164) @ 64410: reporter [ISR:BODY] IRQ2 detected
UVM_INFO top.sv(188) @ 65270: reporter [ISR:BODY] IRQ0 cleared
UVM_INFO top.sv(199) @ 65710: reporter [ISR:BODY] IRQ1 cleared
UVM_INFO top.sv(210) @ 66150: reporter [ISR:BODY] IRQ2 cleared
UVM_INFO top.sv(344) @ 66250: uvm_test_top [** UVM TEST PASSED **] No Read Write mismatches
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/seq/uvm_sequencer_base.svh(625) @ 66250: uvm_test_top.m_agent.m_sequencer [SEQREQZMB] The task responsible for requesting a wait_for_grant on sequencer 'uvm_test_top.m_agent.m_sequencer' for sequence 'uvm_test_top.m_agent.m_sequencer.ISR' has been killed, to avoid a deadlock the sequence will be removed from the arbitration queues
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 66250: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   92
UVM_WARNING :   19
UVM_ERROR :    1
UVM_FATAL :    0
** Report counts by id
[** UVM TEST PASSED **]     1
[ISR:BODY]    88
[RNTST]     1
[SEQREQZMB]     1
[UVM/COMP/NAME]    19
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 66ns; walltime 1.030 s; speed 988.468 ns/s
- Verilator: cpu 0.067 s on 1 threads; alloced 68 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:11:27.363724" elapsed="0.000926"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:11:27.364787" elapsed="0.000384"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:11:27.365644" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T10:11:27.365268" elapsed="0.000467"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T10:09:48.608770" elapsed="98.757082"/>
</test>
<test id="s1-t3" name="many_to_one" line="21">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:11:27.366727" level="INFO">Starting process:
scripts/test-cookbook many_to_one ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:11:27.367091" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:13:08.780468" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:13:08.780762" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>many_to_one</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/many_to_one/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:11:27.366340" elapsed="101.414454"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:13:08.781660" level="INFO">Running test: many_to_one
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/many_to_one/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/many_to_one/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 32.392 MB sources in 353 modules, into 24.135 MB in 4947 C++ files needing 19.351 MB
- Verilator: Walltime 101.234 s (elab=0.797, cvt=5.491, bld=94.092); cpu 8.107 s on 4 threads; alloced 541.797 MB
  sim run #1 args: '+UVM_TESTNAME=test'
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(517) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO @ 0: reporter [RNTST] Running test test...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "env" of the component "uvm_test_top.env" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "abc" of the component "uvm_test_top.env.abc" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "a_sequencer" of the component "uvm_test_top.env.abc.a_sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.env.abc.a_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.env.abc.a_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.env.abc.a_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.env.abc.a_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.env.abc.a_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.env.abc.a_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.env.abc.a_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.env.abc.a_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.env.abc.a_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.env.abc.a_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.env.abc.a_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.env.abc.a_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.env.abc.a_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_imp" of the component "uvm_test_top.env.abc.analysis_imp" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "ap" of the component "uvm_test_top.env.abc.ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "b2a_mon" of the component "uvm_test_top.env.abc.b2a_mon" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_imp" of the component "uvm_test_top.env.abc.b2a_mon.analysis_imp" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "ap" of the component "uvm_test_top.env.abc.b2a_mon.ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "b_sequencer" of the component "uvm_test_top.env.abc.b_sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.env.abc.b_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.env.abc.b_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.env.abc.b_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.env.abc.b_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.env.abc.b_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.env.abc.b_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.env.abc.b_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.env.abc.b_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.env.abc.b_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.env.abc.b_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.env.abc.b_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.env.abc.b_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.env.abc.b_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "c2b_mon" of the component "uvm_test_top.env.abc.c2b_mon" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_imp" of the component "uvm_test_top.env.abc.c2b_mon.analysis_imp" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "ap" of the component "uvm_test_top.env.abc.c2b_mon.ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "c_agent" of the component "uvm_test_top.env.c_agent" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "ap" of the component "uvm_test_top.env.c_agent.ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "c_driver" of the component "uvm_test_top.env.c_agent.c_driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "ap" of the component "uvm_test_top.env.c_agent.c_driver.ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.env.c_agent.c_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.env.c_agent.c_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "c_sequencer" of the component "uvm_test_top.env.c_agent.c_sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.env.c_agent.c_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.env.c_agent.c_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.env.c_agent.c_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.env.c_agent.c_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.env.c_agent.c_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.env.c_agent.c_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.env.c_agent.c_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.env.c_agent.c_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.env.c_agent.c_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.env.c_agent.c_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.env.c_agent.c_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.env.c_agent.c_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.env.c_agent.c_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_INFO a.sv(74) @ 0: reporter [a_seq] Executing fa=26
UVM_INFO a.sv(74) @ 0: reporter [a_seq] Executing fa=ef
UVM_INFO a.sv(74) @ 0: reporter [a_seq] Executing fa=f6
UVM_INFO a.sv(74) @ 0: reporter [a_seq] Executing fa=05
UVM_INFO a.sv(74) @ 0: reporter [a_seq] Executing fa=30
UVM_INFO a.sv(74) @ 0: reporter [a_seq] Executing fa=fe
UVM_INFO a.sv(74) @ 0: reporter [a_seq] Executing fa=00
UVM_INFO a.sv(82) @ 0: reporter [a_seq] Terminating A_seq fa=ff
UVM_INFO ab.svh(92) @ 0: reporter [Executing] { 07 26 ef f6 05 30 fe 00}
UVM_INFO bc.svh(51) @ 0: reporter [b2c_seq] Executing fc=07
UVM_INFO c.sv(76) @ 0: reporter [DRIVER RECEIVED ITEM] fc=07
UVM_INFO bc.svh(86) @ 20: reporter [Debug] fc=07
UVM_INFO bc.svh(51) @ 20: reporter [b2c_seq] Executing fc=26
UVM_INFO c.sv(76) @ 20: reporter [DRIVER RECEIVED ITEM] fc=26
UVM_INFO bc.svh(86) @ 40: reporter [Debug] fc=26
UVM_INFO bc.svh(101) @ 40: reporter [Debug] { 07 26}
UVM_INFO bc.svh(102) @ 40: reporter [Debug] b_lencnt, c_count = 00000001,00000007
UVM_INFO bc.svh(51) @ 40: reporter [b2c_seq] Executing fc=ef
UVM_INFO c.sv(76) @ 40: reporter [DRIVER RECEIVED ITEM] fc=ef
UVM_INFO bc.svh(86) @ 60: reporter [Debug] fc=ef
UVM_INFO bc.svh(101) @ 60: reporter [Debug] { 07 26 ef}
UVM_INFO bc.svh(102) @ 60: reporter [Debug] b_lencnt, c_count = 00000002,00000007
UVM_INFO bc.svh(51) @ 60: reporter [b2c_seq] Executing fc=f6
UVM_INFO c.sv(76) @ 60: reporter [DRIVER RECEIVED ITEM] fc=f6
UVM_INFO bc.svh(86) @ 80: reporter [Debug] fc=f6
UVM_INFO bc.svh(101) @ 80: reporter [Debug] { 07 26 ef f6}
UVM_INFO bc.svh(102) @ 80: reporter [Debug] b_lencnt, c_count = 00000003,00000007
UVM_INFO bc.svh(51) @ 80: reporter [b2c_seq] Executing fc=05
UVM_INFO c.sv(76) @ 80: reporter [DRIVER RECEIVED ITEM] fc=05
UVM_INFO bc.svh(86) @ 100: reporter [Debug] fc=05
UVM_INFO bc.svh(101) @ 100: reporter [Debug] { 07 26 ef f6 05}
UVM_INFO bc.svh(102) @ 100: reporter [Debug] b_lencnt, c_count = 00000004,00000007
UVM_INFO bc.svh(51) @ 100: reporter [b2c_seq] Executing fc=30
UVM_INFO c.sv(76) @ 100: reporter [DRIVER RECEIVED ITEM] fc=30
UVM_INFO bc.svh(86) @ 120: reporter [Debug] fc=30
UVM_INFO bc.svh(101) @ 120: reporter [Debug] { 07 26 ef f6 05 30}
UVM_INFO bc.svh(102) @ 120: reporter [Debug] b_lencnt, c_count = 00000005,00000007
UVM_INFO bc.svh(51) @ 120: reporter [b2c_seq] Executing fc=fe
UVM_INFO c.sv(76) @ 120: reporter [DRIVER RECEIVED ITEM] fc=fe
UVM_INFO bc.svh(86) @ 140: reporter [Debug] fc=fe
UVM_INFO bc.svh(101) @ 140: reporter [Debug] { 07 26 ef f6 05 30 fe}
UVM_INFO bc.svh(102) @ 140: reporter [Debug] b_lencnt, c_count = 00000006,00000007
UVM_INFO bc.svh(51) @ 140: reporter [b2c_seq] Executing fc=00
UVM_INFO c.sv(76) @ 140: reporter [DRIVER RECEIVED ITEM] fc=00
UVM_INFO bc.svh(86) @ 160: reporter [Debug] fc=00
UVM_INFO bc.svh(101) @ 160: reporter [Debug] { 07 26 ef f6 05 30 fe 00}
UVM_INFO bc.svh(102) @ 160: reporter [Debug] b_lencnt, c_count = 00000007,00000007
UVM_INFO bc.svh(105) @ 160: reporter [Writing B Burst] { 07 26 ef f6 05 30 fe 00}
UVM_INFO ab.svh(129) @ 160: reporter [Recieved B_item] { 07 26 ef f6 05 30 fe 00}
UVM_INFO ab.svh(133) @ 160: reporter [Writing A_item] fa=26
UVM_INFO ab.svh(133) @ 160: reporter [Writing A_item] fa=ef
UVM_INFO ab.svh(133) @ 160: reporter [Writing A_item] fa=f6
UVM_INFO ab.svh(133) @ 160: reporter [Writing A_item] fa=05
UVM_INFO ab.svh(133) @ 160: reporter [Writing A_item] fa=30
UVM_INFO ab.svh(133) @ 160: reporter [Writing A_item] fa=fe
UVM_INFO ab.svh(133) @ 160: reporter [Writing A_item] fa=00
UVM_INFO ab.svh(139) @ 160: reporter [Writing A_item] fa=ff
UVM_INFO test.sv(55) @ 170: uvm_test_top [** UVM TEST PASSED **] Layered sequence completed successfully
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 170: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   62
UVM_WARNING :   59
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[** UVM TEST PASSED **]     1
[DRIVER RECEIVED ITEM]     8
[Debug]    22
[Executing]     1
[NO_DPI_TSTNAME]     1
[RNTST]     1
[Recieved B_item]     1
[UVM/COMP/NAME]    59
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[Writing A_item]     8
[Writing B Burst]     1
[a_seq]     8
[b2c_seq]     8

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 9200s; walltime 0.038 s; speed 627177.396 s/s
- Verilator: cpu 0.015 s on 1 threads; alloced 69 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:13:08.780986" elapsed="0.000987"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:13:08.782084" elapsed="0.000393"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:13:08.782979" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T10:13:08.782575" elapsed="0.000475"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T10:11:27.366072" elapsed="101.417096"/>
</test>
<test id="s1-t4" name="priority_arbitration" line="28">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:13:08.784011" level="INFO">Starting process:
scripts/test-cookbook priority_arbitration ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:13:08.784315" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:14:42.861432" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:14:42.861794" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>priority_arbitration</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/priority_arbitration/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:13:08.783689" elapsed="94.078149"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:14:42.862789" level="INFO">Running test: priority_arbitration/arbitration
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/priority_arbitration/arbitration/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/priority_arbitration/arbitration/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 9.237 MB sources in 342 modules, into 22.184 MB in 4446 C++ files needing 13.355 MB
- Verilator: Walltime 93.911 s (elab=0.691, cvt=5.432, bld=86.970); cpu 7.868 s on 4 threads; alloced 603.367 MB
  sim run #1 args: '+ARB_TYPE=SEQ_ARB_FIFO'
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test arb_test...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_driver" of the component "uvm_test_top.m_driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.m_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.m_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_sequencer" of the component "uvm_test_top.m_sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.m_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.m_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.m_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_INFO top.sv(256) @ 0: uvm_test_top [Sequencer Arbitration selected:] UVM_SEQ_ARB_FIFO
UVM_INFO top.sv(94) @ 1: reporter [RCVD] Totals: SEQ_1:1 SEQ_2:0 SEQ_3:0 SEQ_4:0
UVM_INFO top.sv(94) @ 11: reporter [RCVD] Totals: SEQ_1:1 SEQ_2:1 SEQ_3:0 SEQ_4:0
UVM_INFO top.sv(94) @ 21: reporter [RCVD] Totals: SEQ_1:2 SEQ_2:1 SEQ_3:0 SEQ_4:0
UVM_INFO top.sv(94) @ 31: reporter [RCVD] Totals: SEQ_1:2 SEQ_2:1 SEQ_3:1 SEQ_4:0
UVM_INFO top.sv(94) @ 41: reporter [RCVD] Totals: SEQ_1:2 SEQ_2:1 SEQ_3:1 SEQ_4:1
UVM_INFO top.sv(94) @ 51: reporter [RCVD] Totals: SEQ_1:2 SEQ_2:2 SEQ_3:1 SEQ_4:1
UVM_INFO top.sv(94) @ 61: reporter [RCVD] Totals: SEQ_1:3 SEQ_2:2 SEQ_3:1 SEQ_4:1
UVM_INFO top.sv(94) @ 71: reporter [RCVD] Totals: SEQ_1:3 SEQ_2:2 SEQ_3:2 SEQ_4:1
UVM_INFO top.sv(94) @ 81: reporter [RCVD] Totals: SEQ_1:3 SEQ_2:2 SEQ_3:2 SEQ_4:2
UVM_INFO top.sv(94) @ 91: reporter [RCVD] Totals: SEQ_1:3 SEQ_2:3 SEQ_3:2 SEQ_4:2
UVM_INFO top.sv(94) @ 101: reporter [RCVD] Totals: SEQ_1:4 SEQ_2:3 SEQ_3:2 SEQ_4:2
UVM_INFO top.sv(94) @ 111: reporter [RCVD] Totals: SEQ_1:4 SEQ_2:3 SEQ_3:3 SEQ_4:2
UVM_INFO top.sv(94) @ 121: reporter [RCVD] Totals: SEQ_1:4 SEQ_2:3 SEQ_3:3 SEQ_4:3
UVM_INFO top.sv(94) @ 131: reporter [RCVD] Totals: SEQ_1:4 SEQ_2:4 SEQ_3:3 SEQ_4:3
UVM_INFO top.sv(94) @ 141: reporter [RCVD] Totals: SEQ_1:4 SEQ_2:4 SEQ_3:4 SEQ_4:3
UVM_INFO top.sv(94) @ 151: reporter [RCVD] Totals: SEQ_1:4 SEQ_2:4 SEQ_3:4 SEQ_4:4
UVM_INFO top.sv(101) @ 251: reporter [SEQ_ARB_TEST] * UVM TEST PASSED *
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 251: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   21
UVM_WARNING :   18
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RCVD]    16
[RNTST]     1
[SEQ_ARB_TEST]     1
[Sequencer Arbitration selected:]     1
[UVM/COMP/NAME]    18
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 9200s; walltime 0.007 s; speed 1386977.398 s/s
- Verilator: cpu 0.007 s on 1 threads; alloced 67 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:14:42.862067" elapsed="0.000944"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:14:42.863122" elapsed="0.000396"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:14:42.864027" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T10:14:42.863616" elapsed="0.000482"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T10:13:08.783397" elapsed="94.080818"/>
</test>
<test id="s1-t5" name="slave_agent" line="35">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:14:42.865052" level="INFO">Starting process:
scripts/test-cookbook slave_agent ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:14:42.865393" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:16:20.654266" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:16:20.654539" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>slave_agent</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/slave_agent/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:14:42.864748" elapsed="97.789822"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:16:20.655436" level="INFO">Running test: slave_agent
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/slave_agent/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/slave_agent/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 41.821 MB sources in 353 modules, into 23.182 MB in 4670 C++ files needing 13.829 MB
- Verilator: Walltime 97.332 s (elab=0.735, cvt=5.577, bld=90.170); cpu 8.130 s on 4 threads; alloced 516.992 MB
  sim run #1 args: ''
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test test...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_env" of the component "uvm_test_top.m_env" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "slave_agent" of the component "uvm_test_top.m_env.slave_agent" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "item_listener" of the component "uvm_test_top.m_env.slave_agent.item_listener" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_imp" of the component "uvm_test_top.m_env.slave_agent.item_listener.analysis_imp" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_driver" of the component "uvm_test_top.m_env.slave_agent.m_driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.m_env.slave_agent.m_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.m_env.slave_agent.m_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_monitor" of the component "uvm_test_top.m_env.slave_agent.m_monitor" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "ap" of the component "uvm_test_top.m_env.slave_agent.m_monitor.ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_sequencer" of the component "uvm_test_top.m_env.slave_agent.m_sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.m_env.slave_agent.m_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_env.slave_agent.m_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_env.slave_agent.m_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_env.slave_agent.m_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_env.slave_agent.m_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.m_env.slave_agent.m_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.m_env.slave_agent.m_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.m_env.slave_agent.m_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.m_env.slave_agent.m_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_env.slave_agent.m_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_env.slave_agent.m_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_env.slave_agent.m_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_env.slave_agent.m_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_INFO agents/apb_slave_agent/apb_listener.svh(55) @ 6410: reporter [** UVM TEST PASSED **] Correct number of transfers occured before timeout
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 6410: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    4
UVM_WARNING :   24
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[** UVM TEST PASSED **]     1
[RNTST]     1
[UVM/COMP/NAME]    24
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 6us; walltime 0.323 s; speed 305.027 us/s
- Verilator: cpu 0.021 s on 1 threads; alloced 68 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:16:20.654813" elapsed="0.000837"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:16:20.655789" elapsed="0.000398"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:16:20.656678" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T10:16:20.656287" elapsed="0.000511"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T10:14:42.864448" elapsed="97.792482"/>
</test>
<test id="s1-t6" name="mem_example" line="42">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:16:20.657774" level="INFO">Starting process:
scripts/test-cookbook mem_example ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:16:20.658090" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:18:06.037479" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:18:06.037781" level="INFO">${result} = &lt;result object with rc 1&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>mem_example</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/mem_example/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:16:20.657447" elapsed="105.380366"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:18:06.038636" level="INFO">Running test: mem_example/sim
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/mem_example/sim/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/mem_example/sim/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 65.314 MB sources in 371 modules, into 24.916 MB in 5123 C++ files needing 13.970 MB
- Verilator: Walltime 102.317 s (elab=0.817, cvt=5.684, bld=94.917); cpu 8.465 s on 4 threads; alloced 518.586 MB
  sim run #1 args: ''
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test mem_ss_test...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_env" of the component "uvm_test_top.m_env" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "ahb2reg_predictor" of the component "uvm_test_top.m_env.ahb2reg_predictor" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "bus_in" of the component "uvm_test_top.m_env.ahb2reg_predictor.bus_in" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "reg_ap" of the component "uvm_test_top.m_env.ahb2reg_predictor.reg_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "ahb2reg_predictor_2" of the component "uvm_test_top.m_env.ahb2reg_predictor_2" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "bus_in" of the component "uvm_test_top.m_env.ahb2reg_predictor_2.bus_in" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "reg_ap" of the component "uvm_test_top.m_env.ahb2reg_predictor_2.reg_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_ahb_agent" of the component "uvm_test_top.m_env.m_ahb_agent" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_driver" of the component "uvm_test_top.m_env.m_ahb_agent.m_driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.m_env.m_ahb_agent.m_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.m_env.m_ahb_agent.m_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_monitor" of the component "uvm_test_top.m_env.m_ahb_agent.m_monitor" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "ap" of the component "uvm_test_top.m_env.m_ahb_agent.m_monitor.ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_sequencer" of the component "uvm_test_top.m_env.m_ahb_agent.m_sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.m_env.m_ahb_agent.m_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_env.m_ahb_agent.m_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_env.m_ahb_agent.m_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_env.m_ahb_agent.m_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_env.m_ahb_agent.m_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.m_env.m_ahb_agent.m_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.m_env.m_ahb_agent.m_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.m_env.m_ahb_agent.m_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.m_env.m_ahb_agent.m_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_env.m_ahb_agent.m_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_env.m_ahb_agent.m_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_env.m_ahb_agent.m_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_env.m_ahb_agent.m_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/sequences/uvm_reg_hw_reset_seq.svh(83) @ 0: reporter [STARTING_SEQ] 

Starting rst_seq sequence...

UVM_INFO @ 0: reporter [STARTING_SEQ] 

Starting reg_bash sequence...

UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/sequences/uvm_reg_bit_bash_seq.svh(135) @ 0: reporter [uvm_reg_bit_bash_seq] Verifying bits in register mem_ss_rm.mem_1_range in map "mem_ss_rm.AHB_map"...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/sequences/uvm_reg_bit_bash_seq.svh(135) @ 0: reporter [uvm_reg_bit_bash_seq] Verifying bits in register mem_ss_rm.mem_1_range in map "mem_ss_rm.AHB_2_map"...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/sequences/uvm_reg_bit_bash_seq.svh(135) @ 0: reporter [uvm_reg_bit_bash_seq] Verifying bits in register mem_ss_rm.mem_2_offset in map "mem_ss_rm.AHB_map"...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/sequences/uvm_reg_bit_bash_seq.svh(135) @ 31000: reporter [uvm_reg_bit_bash_seq] Verifying bits in register mem_ss_rm.mem_2_offset in map "mem_ss_rm.AHB_2_map"...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/sequences/uvm_reg_bit_bash_seq.svh(135) @ 55000: reporter [uvm_reg_bit_bash_seq] Verifying bits in register mem_ss_rm.mem_2_range in map "mem_ss_rm.AHB_map"...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/sequences/uvm_reg_bit_bash_seq.svh(135) @ 55000: reporter [uvm_reg_bit_bash_seq] Verifying bits in register mem_ss_rm.mem_2_range in map "mem_ss_rm.AHB_2_map"...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/sequences/uvm_reg_bit_bash_seq.svh(135) @ 55000: reporter [uvm_reg_bit_bash_seq] Verifying bits in register mem_ss_rm.mem_3_offset in map "mem_ss_rm.AHB_map"...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/sequences/uvm_reg_bit_bash_seq.svh(135) @ 79000: reporter [uvm_reg_bit_bash_seq] Verifying bits in register mem_ss_rm.mem_3_offset in map "mem_ss_rm.AHB_2_map"...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/sequences/uvm_reg_bit_bash_seq.svh(135) @ 103000: reporter [uvm_reg_bit_bash_seq] Verifying bits in register mem_ss_rm.mem_3_range in map "mem_ss_rm.AHB_map"...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/sequences/uvm_reg_bit_bash_seq.svh(135) @ 103000: reporter [uvm_reg_bit_bash_seq] Verifying bits in register mem_ss_rm.mem_3_range in map "mem_ss_rm.AHB_2_map"...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/sequences/uvm_reg_bit_bash_seq.svh(135) @ 103000: reporter [uvm_reg_bit_bash_seq] Verifying bits in register mem_ss_rm.mem_status in map "mem_ss_rm.AHB_map"...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/sequences/uvm_reg_bit_bash_seq.svh(135) @ 223000: reporter [uvm_reg_bit_bash_seq] Verifying bits in register mem_ss_rm.mem_status in map "mem_ss_rm.AHB_2_map"...
UVM_INFO @ 385000: reporter [STARTING_SEQ] 

Starting walk sequence...

UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/sequences/uvm_mem_walk_seq.svh(124) @ 385000: reporter [uvm_mem_walk_seq] Walking memory mem_ss_rm.mem_2 in map "mem_ss_rm.AHB_map"...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/sequences/uvm_mem_walk_seq.svh(124) @ 74107000: reporter [uvm_mem_walk_seq] Walking memory mem_ss_rm.mem_2 in map "mem_ss_rm.AHB_2_map"...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/sequences/uvm_mem_walk_seq.svh(124) @ 147829000: reporter [uvm_mem_walk_seq] Walking memory mem_ss_rm.mem_3 in map "mem_ss_rm.AHB_map"...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/sequences/uvm_mem_walk_seq.svh(124) @ 166255000: reporter [uvm_mem_walk_seq] Walking memory mem_ss_rm.mem_3 in map "mem_ss_rm.AHB_2_map"...
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'hb9800000007d3585 exceeds size of memory, 'h800
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'h66e7b55b91768987 exceeds size of memory, 'h800
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'hbef012d4a0a6cc17 exceeds size of memory, 'h800
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'h547920eed899520e exceeds size of memory, 'h800
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'hd837f661ce2460ed exceeds size of memory, 'h800
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'hcb35cfc475b2d2d6 exceeds size of memory, 'h800
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'h3cd6749d0794884d exceeds size of memory, 'h800
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'h24d8225068e9094c exceeds size of memory, 'h800
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'h5f7ead35748ece67 exceeds size of memory, 'h800
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'h5cba4b317f42a9dd exceeds size of memory, 'h800
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'hb9800000007d3585 exceeds size of memory, 'h800
UVM_ERROR ../dut/../sequences/mem_ss_seq_lib_pkg.sv(207) @ 184723000: reporter [mem_1_test] Memory access error: expected f4d616e6, actual 0
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'h66e7b55b91768987 exceeds size of memory, 'h800
UVM_ERROR ../dut/../sequences/mem_ss_seq_lib_pkg.sv(207) @ 184723000: reporter [mem_1_test] Memory access error: expected e51c4b1f, actual 0
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'hbef012d4a0a6cc17 exceeds size of memory, 'h800
UVM_ERROR ../dut/../sequences/mem_ss_seq_lib_pkg.sv(207) @ 184723000: reporter [mem_1_test] Memory access error: expected dfb8a935, actual 0
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'h547920eed899520e exceeds size of memory, 'h800
UVM_ERROR ../dut/../sequences/mem_ss_seq_lib_pkg.sv(207) @ 184723000: reporter [mem_1_test] Memory access error: expected e2c62af3, actual 0
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'hd837f661ce2460ed exceeds size of memory, 'h800
UVM_ERROR ../dut/../sequences/mem_ss_seq_lib_pkg.sv(207) @ 184723000: reporter [mem_1_test] Memory access error: expected 7d077a9e, actual 0
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'hcb35cfc475b2d2d6 exceeds size of memory, 'h800
UVM_ERROR ../dut/../sequences/mem_ss_seq_lib_pkg.sv(207) @ 184723000: reporter [mem_1_test] Memory access error: expected 22cfac40, actual 0
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'h3cd6749d0794884d exceeds size of memory, 'h800
UVM_ERROR ../dut/../sequences/mem_ss_seq_lib_pkg.sv(207) @ 184723000: reporter [mem_1_test] Memory access error: expected c8f93e5b, actual 0
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'h24d8225068e9094c exceeds size of memory, 'h800
UVM_ERROR ../dut/../sequences/mem_ss_seq_lib_pkg.sv(207) @ 184723000: reporter [mem_1_test] Memory access error: expected 59adce00, actual 0
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'h5f7ead35748ece67 exceeds size of memory, 'h800
UVM_ERROR ../dut/../sequences/mem_ss_seq_lib_pkg.sv(207) @ 184723000: reporter [mem_1_test] Memory access error: expected 5c857170, actual 0
UVM_ERROR /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/reg/uvm_mem.svh(1389) @ 184723000: reporter [mem_1_model] Offset 'h5cba4b317f42a9dd exceeds size of memory, 'h800
UVM_ERROR ../dut/../sequences/mem_ss_seq_lib_pkg.sv(207) @ 184723000: reporter [mem_1_test] Memory access error: expected 42d7607, actual 0
UVM_ERROR ../test/mem_ss_test.svh(82) @ 184723000: uvm_test_top [!! UVM TEST FAILED !!] Memory controller test failed with 10 errors
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 184723000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   22
UVM_WARNING :   28
UVM_ERROR :   31
UVM_FATAL :    0
** Report counts by id
[!! UVM TEST FAILED !!]     1
[RNTST]     1
[STARTING_SEQ]     3
[UVM/COMP/NAME]    28
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[mem_1_model]    20
[mem_1_test]    10
[uvm_mem_walk_seq]     4
[uvm_reg_bit_bash_seq]    12

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 2ms; walltime 2.906 s; speed 635.731 us/s
- Verilator: cpu 2.906 s on 1 threads; alloced 69 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:18:06.037998" elapsed="0.000948"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:18:06.039055" elapsed="0.000385"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:18:06.039956" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<msg time="2025-09-09T10:18:06.040073" level="FAIL">1 != 0</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="FAIL" start="2025-09-09T10:18:06.039548" elapsed="0.000589">1 != 0</status>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="FAIL" start="2025-09-09T10:16:20.657162" elapsed="105.383123">1 != 0</status>
</test>
<test id="s1-t7" name="generation_sequence_polymorph" line="49">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:18:06.041114" level="INFO">Starting process:
scripts/test-cookbook generation_sequence_polymorph ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:18:06.041471" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:19:48.550176" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:19:48.550490" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>generation_sequence_polymorph</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/generation_sequence_polymorph/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:18:06.040819" elapsed="102.509711"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:19:48.551475" level="INFO">Running test: generation_sequence_polymorph/ex3_sequence_polymorphism
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/generation_sequence_polymorph/ex3_sequence_polymorphism/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/generation_sequence_polymorph/ex3_sequence_polymorphism/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 32.467 MB sources in 358 modules, into 23.585 MB in 4790 C++ files needing 13.796 MB
- Verilator: Walltime 97.001 s (elab=0.759, cvt=5.716, bld=89.675); cpu 8.305 s on 4 threads; alloced 584.320 MB
  sim run #1 args: '+UVM_TESTNAME=rand_transfer_test'
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(517) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO @ 0: reporter [RNTST] Running test rand_transfer_test...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_agent" of the component "uvm_test_top.m_agent" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_driver" of the component "uvm_test_top.m_agent.m_driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.m_agent.m_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.m_agent.m_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_sequencer" of the component "uvm_test_top.m_agent.m_sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.m_agent.m_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.m_agent.m_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(210) @ 0: reporter [Body] Starting memory fill from 1006b9c - 1007b98
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(308) @ 102450: reporter [Starting] rwr_seq
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(351) @ 103510: reporter [Starting] n_m_rw__interleaved_seq
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(258) @ 105550: reporter [Starting] n_m_rw_seq
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(351) @ 110490: reporter [Starting] n_m_rw__interleaved_seq
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(308) @ 116270: reporter [Starting] rwr_seq
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(210) @ 117070: reporter [Body] Starting memory fill from 10093e4 - 1009be0
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(258) @ 168270: reporter [Starting] n_m_rw_seq
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(210) @ 177610: reporter [Body] Starting memory fill from 10300ac - 10308a8
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(308) @ 228810: reporter [Starting] rwr_seq
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(351) @ 229430: reporter [Starting] n_m_rw__interleaved_seq
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(258) @ 246090: reporter [Starting] n_m_rw_seq
UVM_INFO ../tests/test_lib_pkg.sv(79) @ 272450: uvm_test_top [** UVM TEST PASSED **] Number of errors: 0
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 272450: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   17
UVM_WARNING :   19
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[** UVM TEST PASSED **]     1
[Body]     3
[NO_DPI_TSTNAME]     1
[RNTST]     1
[Starting]     9
[UVM/COMP/NAME]    19
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 272ns; walltime 5.302 s; speed 425.061 ns/s
- Verilator: cpu 0.641 s on 1 threads; alloced 80 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:19:48.550792" elapsed="0.000932"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:19:48.551866" elapsed="0.000428"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:19:48.552834" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T10:19:48.552401" elapsed="0.000507"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T10:18:06.040513" elapsed="102.512514"/>
</test>
<test id="s1-t8" name="test_init" line="56">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:19:48.553873" level="INFO">Starting process:
scripts/test-cookbook test_init ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:19:48.554216" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:21:32.306134" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:21:32.306413" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>test_init</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/test_init/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:19:48.553541" elapsed="103.752902"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:21:32.307312" level="INFO">Running test: test_init
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/test_init/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/test_init/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 40.905 MB sources in 363 modules, into 24.475 MB in 5109 C++ files needing 20.010 MB
- Verilator: Walltime 103.577 s (elab=0.774, cvt=5.679, bld=96.264); cpu 8.315 s on 4 threads; alloced 533.875 MB
  sim run #1 args: '+UVM_TESTNAME=init_vseq_from_test'
UVM_INFO @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO @ 0: reporter [RNTST] Running test init_vseq_from_test...
UVM_INFO @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "m_env" of the component "uvm_test_top.m_env" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "m_env_1" of the component "uvm_test_top.m_env.m_env_1" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "m_agent_a" of the component "uvm_test_top.m_env.m_env_1.m_agent_a" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "m_driver" of the component "uvm_test_top.m_env.m_env_1.m_agent_a.m_driver" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.m_env.m_env_1.m_agent_a.m_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.m_env.m_env_1.m_agent_a.m_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "m_sequencer" of the component "uvm_test_top.m_env.m_env_1.m_agent_a.m_sequencer" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.m_env.m_env_1.m_agent_a.m_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_env.m_env_1.m_agent_a.m_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_env.m_env_1.m_agent_a.m_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_env.m_env_1.m_agent_a.m_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_env.m_env_1.m_agent_a.m_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.m_env.m_env_1.m_agent_a.m_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.m_env.m_env_1.m_agent_a.m_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.m_env.m_env_1.m_agent_a.m_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.m_env.m_env_1.m_agent_a.m_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_env.m_env_1.m_agent_a.m_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_env.m_env_1.m_agent_a.m_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_env.m_env_1.m_agent_a.m_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_env.m_env_1.m_agent_a.m_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "m_agent_c" of the component "uvm_test_top.m_env.m_env_1.m_agent_c" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "m_driver" of the component "uvm_test_top.m_env.m_env_1.m_agent_c.m_driver" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.m_env.m_env_1.m_agent_c.m_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.m_env.m_env_1.m_agent_c.m_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "m_sequencer" of the component "uvm_test_top.m_env.m_env_1.m_agent_c.m_sequencer" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.m_env.m_env_1.m_agent_c.m_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_env.m_env_1.m_agent_c.m_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_env.m_env_1.m_agent_c.m_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_env.m_env_1.m_agent_c.m_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_env.m_env_1.m_agent_c.m_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.m_env.m_env_1.m_agent_c.m_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.m_env.m_env_1.m_agent_c.m_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.m_env.m_env_1.m_agent_c.m_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.m_env.m_env_1.m_agent_c.m_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_env.m_env_1.m_agent_c.m_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_env.m_env_1.m_agent_c.m_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_env.m_env_1.m_agent_c.m_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_env.m_env_1.m_agent_c.m_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "m_env_2" of the component "uvm_test_top.m_env.m_env_2" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "m_agent_a" of the component "uvm_test_top.m_env.m_env_2.m_agent_a" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "m_driver" of the component "uvm_test_top.m_env.m_env_2.m_agent_a.m_driver" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.m_env.m_env_2.m_agent_a.m_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.m_env.m_env_2.m_agent_a.m_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "m_sequencer" of the component "uvm_test_top.m_env.m_env_2.m_agent_a.m_sequencer" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.m_env.m_env_2.m_agent_a.m_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_env.m_env_2.m_agent_a.m_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_env.m_env_2.m_agent_a.m_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_env.m_env_2.m_agent_a.m_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_env.m_env_2.m_agent_a.m_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.m_env.m_env_2.m_agent_a.m_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.m_env.m_env_2.m_agent_a.m_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.m_env.m_env_2.m_agent_a.m_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.m_env.m_env_2.m_agent_a.m_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_env.m_env_2.m_agent_a.m_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_env.m_env_2.m_agent_a.m_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_env.m_env_2.m_agent_a.m_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_env.m_env_2.m_agent_a.m_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "m_agent_b" of the component "uvm_test_top.m_env.m_env_2.m_agent_b" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "m_driver" of the component "uvm_test_top.m_env.m_env_2.m_agent_b.m_driver" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.m_env.m_env_2.m_agent_b.m_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.m_env.m_env_2.m_agent_b.m_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "m_sequencer" of the component "uvm_test_top.m_env.m_env_2.m_agent_b.m_sequencer" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.m_env.m_env_2.m_agent_b.m_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_env.m_env_2.m_agent_b.m_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_env.m_env_2.m_agent_b.m_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_env.m_env_2.m_agent_b.m_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_env.m_env_2.m_agent_b.m_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.m_env.m_env_2.m_agent_b.m_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.m_env.m_env_2.m_agent_b.m_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.m_env.m_env_2.m_agent_b.m_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.m_env.m_env_2.m_agent_b.m_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_env.m_env_2.m_agent_b.m_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_env.m_env_2.m_agent_b.m_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_env.m_env_2.m_agent_b.m_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_env.m_env_2.m_agent_b.m_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_INFO @ 0: reporter [A_DRIVER] Received transaction 0 with value -1210891528
UVM_INFO @ 0: reporter [A_DRIVER] Received transaction 1 with value -1210891526
UVM_INFO @ 0: reporter [A_DRIVER] Received transaction 2 with value -1210891522
UVM_INFO @ 0: reporter [C_DRIVER] Received transaction 0 with value -207203532
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 0 with value -1074058834
UVM_INFO @ 0: reporter [C_DRIVER] Received transaction 1 with value -207203530
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 1 with value -1074058832
UVM_INFO @ 0: reporter [C_DRIVER] Received transaction 2 with value -207203526
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 2 with value -1074058828
UVM_INFO @ 0: reporter [C_DRIVER] Received transaction 3 with value -207203520
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 3 with value -1074058822
UVM_INFO @ 0: reporter [C_DRIVER] Received transaction 4 with value -207203512
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 4 with value -1074058814
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 5 with value -1074058804
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 6 with value -1074058792
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 7 with value -1074058778
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 8 with value -1074058762
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 9 with value -1074058744
UVM_INFO @ 0: reporter [A_DRIVER] Received transaction 3 with value -1210891516
UVM_INFO @ 0: reporter [A_DRIVER] Received transaction 4 with value -1210891508
UVM_INFO @ 0: reporter [A_DRIVER] Received transaction 5 with value -1210891498
UVM_INFO @ 0: reporter [A_DRIVER] Received transaction 0 with value 805074446
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 10 with value -1074058724
UVM_INFO @ 0: reporter [A_DRIVER] Received transaction 1 with value 805074448
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 11 with value -1074058702
UVM_INFO @ 0: reporter [A_DRIVER] Received transaction 2 with value 805074452
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 12 with value -1074058678
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 13 with value -1074058652
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 14 with value -1074058624
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 15 with value -1074058594
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 16 with value -1074058562
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 17 with value -1074058528
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 18 with value -1074058492
UVM_INFO @ 0: reporter [B_DRIVER] Received transaction 19 with value -1074058454
UVM_INFO @ 0: reporter [A_DRIVER] Received transaction 6 with value -1210891486
UVM_INFO @ 0: reporter [A_DRIVER] Received transaction 7 with value -1210891472
UVM_INFO @ 0: reporter [A_DRIVER] Received transaction 8 with value -1210891456
UVM_INFO @ 0: uvm_test_top [** UVM TEST PASSED **] All transactions delivered correctly
UVM_INFO @ 0: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   42
UVM_WARNING :   76
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[** UVM TEST PASSED **]     1
[A_DRIVER]    12
[B_DRIVER]    20
[C_DRIVER]     5
[NO_DPI_TSTNAME]     1
[RNTST]     1
[UVM/COMP/NAME]    76
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 9200s; walltime 0.016 s; speed 584712.105 s/s
- Verilator: cpu 0.016 s on 1 threads; alloced 70 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:21:32.306634" elapsed="0.000954"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:21:32.307720" elapsed="0.000574"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:21:32.308817" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T10:21:32.308393" elapsed="0.000496"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T10:19:48.553258" elapsed="103.755745"/>
</test>
<test id="s1-t9" name="interrupts_parallel_processing" line="63">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:21:32.309840" level="INFO">Starting process:
scripts/test-cookbook interrupts_parallel_processing ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:21:32.310159" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:23:07.168047" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:23:07.168342" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>interrupts_parallel_processing</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/interrupts_parallel_processing/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:21:32.309519" elapsed="94.858855"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:23:07.169235" level="INFO">Running test: interrupts_parallel_processing/parallel_processing
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/interrupts_parallel_processing/parallel_processing/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/interrupts_parallel_processing/parallel_processing/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 32.364 MB sources in 350 modules, into 23.137 MB in 4663 C++ files needing 13.592 MB
- Verilator: Walltime 94.689 s (elab=0.754, cvt=5.457, bld=87.635); cpu 8.007 s on 4 threads; alloced 546.680 MB
  sim run #1 args: ''
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test dsp_con_test...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_agent" of the component "uvm_test_top.m_agent" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_driver" of the component "uvm_test_top.m_agent.m_driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.m_agent.m_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.m_agent.m_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_sequencer" of the component "uvm_test_top.m_agent.m_sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.m_agent.m_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.m_agent.m_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
Final content =&gt; location 0 value: 6
Final content =&gt; location 1 value: 7
Final content =&gt; location 2 value: 8
Final content =&gt; location 3 value: 9
Final content =&gt; location 4 value: a
Final content =&gt; location 5 value: b
Final content =&gt; location 6 value: c
Final content =&gt; location 7 value: d
Final content =&gt; location 8 value: e
Final content =&gt; location 9 value: f
Final content =&gt; location 10 value: 10
Final content =&gt; location 11 value: 11
Final content =&gt; location 12 value: 12
Final content =&gt; location 13 value: 13
Final content =&gt; location 14 value: 14
Final content =&gt; location 15 value: 15
Final content =&gt; location 16 value: 16
Final content =&gt; location 17 value: 17
Final content =&gt; location 18 value: 18
Final content =&gt; location 19 value: 19
Final content =&gt; location 20 value: 1a
Final content =&gt; location 21 value: 1b
Final content =&gt; location 22 value: 1c
Final content =&gt; location 23 value: 1d
Final content =&gt; location 24 value: 1e
Final content =&gt; location 25 value: 1f
Final content =&gt; location 26 value: 20
Final content =&gt; location 27 value: 21
Final content =&gt; location 28 value: 22
Final content =&gt; location 29 value: 23
Final content =&gt; location 30 value: 24
Final content =&gt; location 31 value: 25
UVM_INFO dsp_con_test.svh(59) @ 22300000: uvm_test_top [** UVM TEST PASSED **] All wait for Interrupts done
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 22300000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    4
UVM_WARNING :   19
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[** UVM TEST PASSED **]     1
[RNTST]     1
[UVM/COMP/NAME]    19
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 22us; walltime 0.010 s; speed 2.128 ms/s
- Verilator: cpu 0.010 s on 1 threads; alloced 67 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:23:07.168582" elapsed="0.000900"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:23:07.169600" elapsed="0.000426"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:23:07.170531" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T10:23:07.170132" elapsed="0.000469"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T10:21:32.309227" elapsed="94.861525"/>
</test>
<test id="s1-t10" name="slave_agent_multi_seq_item" line="70">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:23:07.171612" level="INFO">Starting process:
scripts/test-cookbook slave_agent_multi_seq_item ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:23:07.171985" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:33:07.171578" level="INFO">Timeout exceeded.</msg>
<msg time="2025-09-09T10:33:07.171648" level="INFO">Forcefully killing process.</msg>
<msg time="2025-09-09T10:33:07.272135" level="FAIL">Test timeout 10 minutes exceeded.</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>slave_agent_multi_seq_item</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/slave_agent_multi_seq_item/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="FAIL" start="2025-09-09T10:23:07.171293" elapsed="600.100891">Test timeout 10 minutes exceeded.</status>
</kw>
<kw name="Log" owner="BuiltIn">
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="NOT RUN" start="2025-09-09T10:33:07.272418" elapsed="0.000037"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="NOT RUN" start="2025-09-09T10:33:07.272578" elapsed="0.000024"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="NOT RUN" start="2025-09-09T10:33:07.272747" elapsed="0.000026"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="FAIL" start="2025-09-09T10:23:07.170992" elapsed="600.101985">Test timeout 10 minutes exceeded.</status>
</test>
<test id="s1-t11" name="Uvm_vif_config_db" line="77">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:33:07.273968" level="INFO">Starting process:
scripts/test-cookbook Uvm_vif_config_db ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:33:07.274343" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:34:42.548881" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:34:42.549155" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>Uvm_vif_config_db</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/Uvm_vif_config_db/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:33:07.273570" elapsed="95.275617"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:34:42.550049" level="INFO">Running test: Uvm_vif_config_db/sim
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/Uvm_vif_config_db/sim/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/Uvm_vif_config_db/sim/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 32.428 MB sources in 350 modules, into 23.179 MB in 4703 C++ files needing 12.964 MB
- Verilator: Walltime 95.043 s (elab=0.745, cvt=5.642, bld=87.782); cpu 8.233 s on 4 threads; alloced 491.676 MB
  sim run #1 args: '+UVM_TESTNAME=sfr_test'
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(517) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO @ 0: reporter [RNTST] Running test sfr_test...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "env" of the component "uvm_test_top.env" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "agent" of the component "uvm_test_top.env.agent" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "ap" of the component "uvm_test_top.env.agent.ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "driver" of the component "uvm_test_top.env.agent.driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.env.agent.driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.env.agent.driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "monitor" of the component "uvm_test_top.env.agent.monitor" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "ap" of the component "uvm_test_top.env.agent.monitor.ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sequencer" of the component "uvm_test_top.env.agent.sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.env.agent.sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.env.agent.sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.env.agent.sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.env.agent.sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.env.agent.sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.env.agent.sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.env.agent.sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sb" of the component "uvm_test_top.env.sb" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_imp" of the component "uvm_test_top.env.sb.analysis_imp" violates the uvm component name constraints
UVM_INFO ../sfr_test_pkg/sfr_scoreboard.svh(75) @ 81970000: reporter [** UVM TEST PASSED **] SFR agent test passed with no errors in 908 valid read scenarios
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 81970000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    5
UVM_WARNING :   25
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[** UVM TEST PASSED **]     1
[NO_DPI_TSTNAME]     1
[RNTST]     1
[UVM/COMP/NAME]    25
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 82us; walltime 0.070 s; speed 1.167 ms/s
- Verilator: cpu 0.070 s on 1 threads; alloced 68 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:34:42.549378" elapsed="0.000901"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:34:42.550414" elapsed="0.000447"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:34:42.551381" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T10:34:42.550972" elapsed="0.000482"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T10:33:07.273260" elapsed="95.278313"/>
</test>
<test id="s1-t12" name="use_models_unidirectional" line="84">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:34:42.552446" level="INFO">Starting process:
scripts/test-cookbook use_models_unidirectional ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:34:42.552804" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:36:14.528101" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:36:14.528375" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>use_models_unidirectional</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/use_models_unidirectional/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:34:42.552136" elapsed="91.976269"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:36:14.529210" level="INFO">Running test: use_models_unidirectional
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/use_models_unidirectional/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/use_models_unidirectional/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 13.855 MB sources in 344 modules, into 22.402 MB in 4494 C++ files needing 13.402 MB
- Verilator: Walltime 91.749 s (elab=0.722, cvt=5.450, bld=84.761); cpu 7.871 s on 4 threads; alloced 496.613 MB
  sim run #1 args: ''
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test adpcm_test...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_driver" of the component "uvm_test_top.m_driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.m_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.m_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_sequencer" of the component "uvm_test_top.m_sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.m_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.m_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.m_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_INFO top_tb.sv(151) @ 410: reporter [ADPCM_TX_SEQ_BODY] Transmitted frame 0
UVM_INFO top_tb.sv(151) @ 770: reporter [ADPCM_TX_SEQ_BODY] Transmitted frame 1
UVM_INFO top_tb.sv(151) @ 1030: reporter [ADPCM_TX_SEQ_BODY] Transmitted frame 2
UVM_INFO top_tb.sv(151) @ 1430: reporter [ADPCM_TX_SEQ_BODY] Transmitted frame 3
UVM_INFO top_tb.sv(151) @ 1630: reporter [ADPCM_TX_SEQ_BODY] Transmitted frame 4
UVM_INFO top_tb.sv(151) @ 2130: reporter [ADPCM_TX_SEQ_BODY] Transmitted frame 5
UVM_INFO top_tb.sv(151) @ 2390: reporter [ADPCM_TX_SEQ_BODY] Transmitted frame 6
UVM_INFO top_tb.sv(151) @ 2850: reporter [ADPCM_TX_SEQ_BODY] Transmitted frame 7
UVM_INFO top_tb.sv(151) @ 3130: reporter [ADPCM_TX_SEQ_BODY] Transmitted frame 8
UVM_INFO top_tb.sv(151) @ 3410: reporter [ADPCM_TX_SEQ_BODY] Transmitted frame 9
UVM_INFO top_tb.sv(198) @ 3410: uvm_test_top [** UVM TEST PASSED **] All ADPCM transfers sent
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 3410: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   14
UVM_WARNING :   18
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[** UVM TEST PASSED **]     1
[ADPCM_TX_SEQ_BODY]    10
[RNTST]     1
[UVM/COMP/NAME]    18
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 3ns; walltime 0.075 s; speed 381.425 ns/s
- Verilator: cpu 0.009 s on 1 threads; alloced 67 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:36:14.528594" elapsed="0.000829"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:36:14.529530" elapsed="0.000409"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:36:14.530419" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T10:36:14.530035" elapsed="0.000452"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T10:34:42.551836" elapsed="91.978763"/>
</test>
<test id="s1-t13" name="virtual_sequences" line="91">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:36:14.531686" level="INFO">Starting process:
scripts/test-cookbook virtual_sequences ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:36:14.532034" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:37:35.502015" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:37:35.502327" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>virtual_sequences</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/virtual_sequences/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:36:14.531383" elapsed="80.970986"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:37:35.503601" level="INFO">Running test: virtual_sequences/standalone_find_all
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/virtual_sequences/standalone_find_all/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
g++-11    verilated.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/virtual_sequences/standalone_find_all/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 13.980 MB sources in 341 modules, into 18.248 MB in 3509 C++ files needing 29.857 MB
- Verilator: Walltime 79.740 s (elab=0.522, cvt=4.764, bld=73.649); cpu 6.805 s on 4 threads; alloced 582.227 MB
  sim run #1 args: ''
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test env...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-1.2/src/base/uvm_traversal.svh(284) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO simple_ovc/simple_driver.svh(49) @ 0: reporter [run] ...starting
UVM_INFO simple_ovc/simple_driver.svh(49) @ 0: reporter [run] ...starting
UVM_INFO simple_ovc/simple_driver.svh(49) @ 0: reporter [run] ...starting
UVM_INFO simple_ovc/simple_driver.svh(61) @ 5: reporter [completed] () , ADDR=0000, DATA=00000012
UVM_INFO simple_ovc/simple_driver.svh(61) @ 15: reporter [completed] ( ) , ADDR=0000, DATA=00000012
UVM_INFO simple_ovc/simple_driver.svh(61) @ 20: reporter [completed] () , ADDR=0001, DATA=00000033
UVM_INFO simple_ovc/simple_driver.svh(61) @ 30: reporter [completed] ( ) , ADDR=0001, DATA=00000033
UVM_INFO simple_ovc/simple_driver.svh(61) @ 35: reporter [completed] () , ADDR=0002, DATA=000000c1
UVM_INFO simple_ovc/simple_driver.svh(61) @ 45: reporter [completed] ( ) , ADDR=0002, DATA=000000c1
UVM_INFO simple_ovc/simple_driver.svh(61) @ 50: reporter [completed] () , ADDR=0003, DATA=00000001
UVM_INFO simple_ovc/simple_driver.svh(61) @ 60: reporter [completed] ( ) , ADDR=0003, DATA=00000001
UVM_INFO simple_ovc/simple_driver.svh(61) @ 65: reporter [completed] () , ADDR=0004, DATA=00000006
UVM_INFO simple_ovc/simple_driver.svh(61) @ 75: reporter [completed] ( ) , ADDR=0004, DATA=00000006
UVM_INFO simple_ovc/simple_driver.svh(61) @ 80: reporter [completed] () , ADDR=0005, DATA=00000089
UVM_INFO simple_ovc/simple_driver.svh(61) @ 90: reporter [completed] ( ) , ADDR=0005, DATA=00000089
UVM_INFO simple_ovc/simple_driver.svh(61) @ 95: reporter [completed] () , ADDR=0006, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 105: reporter [completed] ( ) , ADDR=0006, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 110: reporter [completed] () , ADDR=0007, DATA=00000021
UVM_INFO simple_ovc/simple_driver.svh(61) @ 120: reporter [completed] ( ) , ADDR=0007, DATA=00000021
UVM_INFO simple_ovc/simple_driver.svh(61) @ 125: reporter [completed] () , ADDR=0008, DATA=000000a2
UVM_INFO simple_ovc/simple_driver.svh(61) @ 135: reporter [completed] ( ) , ADDR=0008, DATA=000000a2
UVM_INFO simple_ovc/simple_driver.svh(61) @ 140: reporter [completed] () , ADDR=0009, DATA=0000001b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 150: reporter [completed] ( ) , ADDR=0009, DATA=0000001b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 155: reporter [completed] () , ADDR=000a, DATA=000000b4
UVM_INFO simple_ovc/simple_driver.svh(61) @ 165: reporter [completed] ( ) , ADDR=000a, DATA=000000b4
UVM_INFO simple_ovc/simple_driver.svh(61) @ 170: reporter [completed] () , ADDR=000b, DATA=00000007
UVM_INFO simple_ovc/simple_driver.svh(61) @ 180: reporter [completed] ( ) , ADDR=000b, DATA=00000007
UVM_INFO simple_ovc/simple_driver.svh(61) @ 185: reporter [completed] () , ADDR=000c, DATA=000000fe
UVM_INFO simple_ovc/simple_driver.svh(61) @ 195: reporter [completed] ( ) , ADDR=000c, DATA=000000fe
UVM_INFO simple_ovc/simple_driver.svh(61) @ 200: reporter [completed] () , ADDR=000d, DATA=00000046
UVM_INFO simple_ovc/simple_driver.svh(61) @ 210: reporter [completed] ( ) , ADDR=000d, DATA=00000046
UVM_INFO simple_ovc/simple_driver.svh(61) @ 215: reporter [completed] () , ADDR=000e, DATA=00000001
UVM_INFO simple_ovc/simple_driver.svh(61) @ 225: reporter [completed] ( ) , ADDR=000e, DATA=00000001
UVM_INFO simple_ovc/simple_driver.svh(61) @ 230: reporter [completed] () , ADDR=000f, DATA=00000028
UVM_INFO simple_ovc/simple_driver.svh(61) @ 240: reporter [completed] ( ) , ADDR=000f, DATA=00000028
UVM_INFO simple_ovc/simple_driver.svh(61) @ 245: reporter [completed] () , ADDR=0010, DATA=00000083
UVM_INFO simple_ovc/simple_driver.svh(61) @ 255: reporter [completed] ( ) , ADDR=0010, DATA=00000083
UVM_INFO simple_ovc/simple_driver.svh(61) @ 260: reporter [completed] () , ADDR=0011, DATA=00000098
UVM_INFO simple_ovc/simple_driver.svh(61) @ 270: reporter [completed] ( ) , ADDR=0011, DATA=00000098
UVM_INFO simple_ovc/simple_driver.svh(61) @ 275: reporter [completed] () , ADDR=0012, DATA=00000018
UVM_INFO simple_ovc/simple_driver.svh(61) @ 285: reporter [completed] ( ) , ADDR=0012, DATA=00000018
UVM_INFO simple_ovc/simple_driver.svh(61) @ 290: reporter [completed] () , ADDR=0013, DATA=0000000a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 300: reporter [completed] ( ) , ADDR=0013, DATA=0000000a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 305: reporter [completed] () , ADDR=0014, DATA=0000001c
UVM_INFO simple_ovc/simple_driver.svh(61) @ 315: reporter [completed] ( ) , ADDR=0014, DATA=0000001c
UVM_INFO simple_ovc/simple_driver.svh(61) @ 320: reporter [completed] () , ADDR=0015, DATA=00000004
UVM_INFO simple_ovc/simple_driver.svh(61) @ 330: reporter [completed] ( ) , ADDR=0015, DATA=00000004
UVM_INFO simple_ovc/simple_driver.svh(61) @ 335: reporter [completed] () , ADDR=0016, DATA=00000021
UVM_INFO simple_ovc/simple_driver.svh(61) @ 345: reporter [completed] ( ) , ADDR=0016, DATA=00000021
UVM_INFO simple_ovc/simple_driver.svh(61) @ 350: reporter [completed] () , ADDR=0017, DATA=00000069
UVM_INFO simple_ovc/simple_driver.svh(61) @ 360: reporter [completed] ( ) , ADDR=0017, DATA=00000069
UVM_INFO simple_ovc/simple_driver.svh(61) @ 365: reporter [completed] () , ADDR=0018, DATA=00000057
UVM_INFO simple_ovc/simple_driver.svh(61) @ 375: reporter [completed] ( ) , ADDR=0018, DATA=00000057
UVM_INFO simple_ovc/simple_driver.svh(61) @ 380: reporter [completed] () , ADDR=0019, DATA=00000054
UVM_INFO simple_ovc/simple_driver.svh(61) @ 390: reporter [completed] ( ) , ADDR=0019, DATA=00000054
UVM_INFO simple_ovc/simple_driver.svh(61) @ 395: reporter [completed] () , ADDR=001a, DATA=00000013
UVM_INFO simple_ovc/simple_driver.svh(61) @ 405: reporter [completed] ( ) , ADDR=001a, DATA=00000013
UVM_INFO simple_ovc/simple_driver.svh(61) @ 410: reporter [completed] () , ADDR=001b, DATA=000000d3
UVM_INFO simple_ovc/simple_driver.svh(61) @ 420: reporter [completed] ( ) , ADDR=001b, DATA=000000d3
UVM_INFO simple_ovc/simple_driver.svh(61) @ 425: reporter [completed] () , ADDR=001c, DATA=0000000e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 435: reporter [completed] ( ) , ADDR=001c, DATA=0000000e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 440: reporter [completed] () , ADDR=001d, DATA=0000000a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 450: reporter [completed] ( ) , ADDR=001d, DATA=0000000a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 455: reporter [completed] () , ADDR=001e, DATA=0000007c
UVM_INFO simple_ovc/simple_driver.svh(61) @ 465: reporter [completed] ( ) , ADDR=001e, DATA=0000007c
UVM_INFO simple_ovc/simple_driver.svh(61) @ 470: reporter [completed] () , ADDR=001f, DATA=00000040
UVM_INFO simple_ovc/simple_driver.svh(61) @ 480: reporter [completed] ( ) , ADDR=001f, DATA=00000040
UVM_INFO simple_ovc/simple_driver.svh(61) @ 485: reporter [completed] () , ADDR=0020, DATA=000000f4
UVM_INFO simple_ovc/simple_driver.svh(61) @ 495: reporter [completed] ( ) , ADDR=0020, DATA=000000f4
UVM_INFO simple_ovc/simple_driver.svh(61) @ 500: reporter [completed] () , ADDR=0021, DATA=0000000b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 510: reporter [completed] ( ) , ADDR=0021, DATA=0000000b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 515: reporter [completed] () , ADDR=0022, DATA=000000ef
UVM_INFO simple_ovc/simple_driver.svh(61) @ 525: reporter [completed] ( ) , ADDR=0022, DATA=000000ef
UVM_INFO simple_ovc/simple_driver.svh(61) @ 530: reporter [completed] () , ADDR=0023, DATA=00000038
UVM_INFO simple_ovc/simple_driver.svh(61) @ 540: reporter [completed] ( ) , ADDR=0023, DATA=00000038
UVM_INFO simple_ovc/simple_driver.svh(61) @ 545: reporter [completed] () , ADDR=0024, DATA=000000be
UVM_INFO simple_ovc/simple_driver.svh(61) @ 555: reporter [completed] ( ) , ADDR=0024, DATA=000000be
UVM_INFO simple_ovc/simple_driver.svh(61) @ 560: reporter [completed] () , ADDR=0025, DATA=000000b5
UVM_INFO simple_ovc/simple_driver.svh(61) @ 570: reporter [completed] ( ) , ADDR=0025, DATA=000000b5
UVM_INFO simple_ovc/simple_driver.svh(61) @ 575: reporter [completed] () , ADDR=0026, DATA=00000004
UVM_INFO simple_ovc/simple_driver.svh(61) @ 585: reporter [completed] ( ) , ADDR=0026, DATA=00000004
UVM_INFO simple_ovc/simple_driver.svh(61) @ 590: reporter [completed] () , ADDR=0027, DATA=00000005
UVM_INFO simple_ovc/simple_driver.svh(61) @ 600: reporter [completed] ( ) , ADDR=0027, DATA=00000005
UVM_INFO simple_ovc/simple_driver.svh(61) @ 605: reporter [completed] () , ADDR=0028, DATA=00000007
UVM_INFO simple_ovc/simple_driver.svh(61) @ 615: reporter [completed] ( ) , ADDR=0028, DATA=00000007
UVM_INFO simple_ovc/simple_driver.svh(61) @ 620: reporter [completed] () , ADDR=0029, DATA=00000085
UVM_INFO simple_ovc/simple_driver.svh(61) @ 630: reporter [completed] ( ) , ADDR=0029, DATA=00000085
UVM_INFO simple_ovc/simple_driver.svh(61) @ 635: reporter [completed] () , ADDR=002a, DATA=00000002
UVM_INFO simple_ovc/simple_driver.svh(61) @ 645: reporter [completed] ( ) , ADDR=002a, DATA=00000002
UVM_INFO simple_ovc/simple_driver.svh(61) @ 650: reporter [completed] () , ADDR=002b, DATA=00000023
UVM_INFO simple_ovc/simple_driver.svh(61) @ 660: reporter [completed] ( ) , ADDR=002b, DATA=00000023
UVM_INFO simple_ovc/simple_driver.svh(61) @ 665: reporter [completed] () , ADDR=002c, DATA=00000097
UVM_INFO simple_ovc/simple_driver.svh(61) @ 675: reporter [completed] ( ) , ADDR=002c, DATA=00000097
UVM_INFO simple_ovc/simple_driver.svh(61) @ 680: reporter [completed] () , ADDR=002d, DATA=00000005
UVM_INFO simple_ovc/simple_driver.svh(61) @ 690: reporter [completed] ( ) , ADDR=002d, DATA=00000005
UVM_INFO simple_ovc/simple_driver.svh(61) @ 695: reporter [completed] () , ADDR=002e, DATA=00000000
UVM_INFO simple_ovc/simple_driver.svh(61) @ 705: reporter [completed] ( ) , ADDR=002e, DATA=00000000
UVM_INFO simple_ovc/simple_driver.svh(61) @ 710: reporter [completed] () , ADDR=002f, DATA=0000009f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 720: reporter [completed] ( ) , ADDR=002f, DATA=0000009f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 725: reporter [completed] () , ADDR=0030, DATA=000000d9
UVM_INFO simple_ovc/simple_driver.svh(61) @ 735: reporter [completed] ( ) , ADDR=0030, DATA=000000d9
UVM_INFO simple_ovc/simple_driver.svh(61) @ 740: reporter [completed] () , ADDR=0031, DATA=0000002e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 750: reporter [completed] ( ) , ADDR=0031, DATA=0000002e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 755: reporter [completed] () , ADDR=0032, DATA=00000062
UVM_INFO simple_ovc/simple_driver.svh(61) @ 765: reporter [completed] ( ) , ADDR=0032, DATA=00000062
UVM_INFO simple_ovc/simple_driver.svh(61) @ 770: reporter [completed] () , ADDR=0033, DATA=00000061
UVM_INFO simple_ovc/simple_driver.svh(61) @ 780: reporter [completed] ( ) , ADDR=0033, DATA=00000061
UVM_INFO simple_ovc/simple_driver.svh(61) @ 785: reporter [completed] () , ADDR=0034, DATA=00000030
UVM_INFO simple_ovc/simple_driver.svh(61) @ 795: reporter [completed] ( ) , ADDR=0034, DATA=00000030
UVM_INFO simple_ovc/simple_driver.svh(61) @ 800: reporter [completed] () , ADDR=0035, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 810: reporter [completed] ( ) , ADDR=0035, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 815: reporter [completed] () , ADDR=0036, DATA=0000004d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 825: reporter [completed] ( ) , ADDR=0036, DATA=0000004d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 830: reporter [completed] () , ADDR=0037, DATA=00000014
UVM_INFO simple_ovc/simple_driver.svh(61) @ 840: reporter [completed] ( ) , ADDR=0037, DATA=00000014
UVM_INFO simple_ovc/simple_driver.svh(61) @ 845: reporter [completed] () , ADDR=0038, DATA=00000007
UVM_INFO simple_ovc/simple_driver.svh(61) @ 855: reporter [completed] ( ) , ADDR=0038, DATA=00000007
UVM_INFO simple_ovc/simple_driver.svh(61) @ 860: reporter [completed] () , ADDR=0039, DATA=00000014
UVM_INFO simple_ovc/simple_driver.svh(61) @ 870: reporter [completed] ( ) , ADDR=0039, DATA=00000014
UVM_INFO simple_ovc/simple_driver.svh(61) @ 875: reporter [completed] () , ADDR=003a, DATA=00000028
UVM_INFO simple_ovc/simple_driver.svh(61) @ 885: reporter [completed] ( ) , ADDR=003a, DATA=00000028
UVM_INFO simple_ovc/simple_driver.svh(61) @ 890: reporter [completed] () , ADDR=003b, DATA=0000002b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 900: reporter [completed] ( ) , ADDR=003b, DATA=0000002b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 905: reporter [completed] () , ADDR=003c, DATA=0000000a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 915: reporter [completed] ( ) , ADDR=003c, DATA=0000000a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 920: reporter [completed] () , ADDR=003d, DATA=00000033
UVM_INFO simple_ovc/simple_driver.svh(61) @ 930: reporter [completed] ( ) , ADDR=003d, DATA=00000033
UVM_INFO simple_ovc/simple_driver.svh(61) @ 935: reporter [completed] () , ADDR=003e, DATA=000000eb
UVM_INFO simple_ovc/simple_driver.svh(61) @ 945: reporter [completed] ( ) , ADDR=003e, DATA=000000eb
UVM_INFO simple_ovc/simple_driver.svh(61) @ 950: reporter [completed] () , ADDR=003f, DATA=00000073
UVM_INFO simple_ovc/simple_driver.svh(61) @ 960: reporter [completed] ( ) , ADDR=003f, DATA=00000073
UVM_INFO simple_ovc/simple_driver.svh(61) @ 965: reporter [completed] () , ADDR=0040, DATA=00000045
UVM_INFO simple_ovc/simple_driver.svh(61) @ 975: reporter [completed] ( ) , ADDR=0040, DATA=00000045
UVM_INFO simple_ovc/simple_driver.svh(61) @ 980: reporter [completed] () , ADDR=0041, DATA=0000007c
UVM_INFO simple_ovc/simple_driver.svh(61) @ 990: reporter [completed] ( ) , ADDR=0041, DATA=0000007c
UVM_INFO simple_ovc/simple_driver.svh(61) @ 995: reporter [completed] () , ADDR=0042, DATA=00000002
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1005: reporter [completed] ( ) , ADDR=0042, DATA=00000002
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1010: reporter [completed] () , ADDR=0043, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1020: reporter [completed] ( ) , ADDR=0043, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1025: reporter [completed] () , ADDR=0044, DATA=000000a1
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1035: reporter [completed] ( ) , ADDR=0044, DATA=000000a1
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1040: reporter [completed] () , ADDR=0045, DATA=00000039
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1050: reporter [completed] ( ) , ADDR=0045, DATA=00000039
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1055: reporter [completed] () , ADDR=0046, DATA=000000c9
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1065: reporter [completed] ( ) , ADDR=0046, DATA=000000c9
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1070: reporter [completed] () , ADDR=0047, DATA=000000c3
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1080: reporter [completed] ( ) , ADDR=0047, DATA=000000c3
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1085: reporter [completed] () , ADDR=0048, DATA=0000004f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1095: reporter [completed] ( ) , ADDR=0048, DATA=0000004f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1100: reporter [completed] () , ADDR=0049, DATA=000000c0
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1110: reporter [completed] ( ) , ADDR=0049, DATA=000000c0
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1115: reporter [completed] () , ADDR=004a, DATA=000000c2
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1125: reporter [completed] ( ) , ADDR=004a, DATA=000000c2
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1130: reporter [completed] () , ADDR=004b, DATA=000000a1
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1140: reporter [completed] ( ) , ADDR=004b, DATA=000000a1
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1145: reporter [completed] () , ADDR=004c, DATA=000000e9
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1155: reporter [completed] ( ) , ADDR=004c, DATA=000000e9
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1160: reporter [completed] () , ADDR=004d, DATA=00000002
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1170: reporter [completed] ( ) , ADDR=004d, DATA=00000002
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1175: reporter [completed] () , ADDR=004e, DATA=00000006
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1185: reporter [completed] ( ) , ADDR=004e, DATA=00000006
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1190: reporter [completed] () , ADDR=004f, DATA=00000029
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1200: reporter [completed] ( ) , ADDR=004f, DATA=00000029
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1205: reporter [completed] () , ADDR=0050, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1215: reporter [completed] ( ) , ADDR=0050, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1220: reporter [completed] () , ADDR=0051, DATA=0000009b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1230: reporter [completed] ( ) , ADDR=0051, DATA=0000009b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1235: reporter [completed] () , ADDR=0052, DATA=000000f8
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1245: reporter [completed] ( ) , ADDR=0052, DATA=000000f8
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1250: reporter [completed] () , ADDR=0053, DATA=00000000
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1260: reporter [completed] ( ) , ADDR=0053, DATA=00000000
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1265: reporter [completed] () , ADDR=0054, DATA=0000008b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1275: reporter [completed] ( ) , ADDR=0054, DATA=0000008b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1280: reporter [completed] () , ADDR=0055, DATA=0000008a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1290: reporter [completed] ( ) , ADDR=0055, DATA=0000008a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1295: reporter [completed] () , ADDR=0056, DATA=00000009
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1305: reporter [completed] ( ) , ADDR=0056, DATA=00000009
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1310: reporter [completed] () , ADDR=0057, DATA=00000004
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1320: reporter [completed] ( ) , ADDR=0057, DATA=00000004
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1325: reporter [completed] () , ADDR=0058, DATA=0000000c
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1335: reporter [completed] ( ) , ADDR=0058, DATA=0000000c
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1340: reporter [completed] () , ADDR=0059, DATA=00000039
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1350: reporter [completed] ( ) , ADDR=0059, DATA=00000039
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1355: reporter [completed] () , ADDR=005a, DATA=000000b3
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1365: reporter [completed] ( ) , ADDR=005a, DATA=000000b3
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1370: reporter [completed] () , ADDR=005b, DATA=000000c9
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1380: reporter [completed] ( ) , ADDR=005b, DATA=000000c9
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1385: reporter [completed] () , ADDR=005c, DATA=000000e4
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1395: reporter [completed] ( ) , ADDR=005c, DATA=000000e4
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1400: reporter [completed] () , ADDR=005d, DATA=00000043
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1410: reporter [completed] ( ) , ADDR=005d, DATA=00000043
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1415: reporter [completed] () , ADDR=005e, DATA=000000a4
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1425: reporter [completed] ( ) , ADDR=005e, DATA=000000a4
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1430: reporter [completed] () , ADDR=005f, DATA=00000006
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1440: reporter [completed] ( ) , ADDR=005f, DATA=00000006
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1445: reporter [completed] () , ADDR=0060, DATA=0000002b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1455: reporter [completed] ( ) , ADDR=0060, DATA=0000002b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1460: reporter [completed] () , ADDR=0061, DATA=00000036
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1470: reporter [completed] ( ) , ADDR=0061, DATA=00000036
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1475: reporter [completed] () , ADDR=0062, DATA=00000082
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1485: reporter [completed] ( ) , ADDR=0062, DATA=00000082
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1490: reporter [completed] () , ADDR=0063, DATA=0000002d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1500: reporter [completed] ( ) , ADDR=0063, DATA=0000002d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1505: reporter [completed] () , ADDR=0000, DATA=0000001b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1515: reporter [completed] ( ) , ADDR=0000, DATA=0000001b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1520: reporter [completed] () , ADDR=0001, DATA=00000006
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1530: reporter [completed] ( ) , ADDR=0001, DATA=00000006
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1535: reporter [completed] () , ADDR=0002, DATA=00000092
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1545: reporter [completed] ( ) , ADDR=0002, DATA=00000092
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1550: reporter [completed] () , ADDR=0003, DATA=00000002
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1560: reporter [completed] ( ) , ADDR=0003, DATA=00000002
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1565: reporter [completed] () , ADDR=0004, DATA=00000007
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1575: reporter [completed] ( ) , ADDR=0004, DATA=00000007
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1580: reporter [completed] () , ADDR=0005, DATA=00000069
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1590: reporter [completed] ( ) , ADDR=0005, DATA=00000069
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1595: reporter [completed] () , ADDR=0006, DATA=0000008a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1605: reporter [completed] ( ) , ADDR=0006, DATA=0000008a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1610: reporter [completed] () , ADDR=0007, DATA=00000041
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1620: reporter [completed] ( ) , ADDR=0007, DATA=00000041
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1625: reporter [completed] () , ADDR=0008, DATA=0000003e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1635: reporter [completed] ( ) , ADDR=0008, DATA=0000003e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1640: reporter [completed] () , ADDR=0009, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1650: reporter [completed] ( ) , ADDR=0009, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1655: reporter [completed] () , ADDR=000a, DATA=000000d3
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1665: reporter [completed] ( ) , ADDR=000a, DATA=000000d3
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1670: reporter [completed] () , ADDR=000b, DATA=000000db
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1680: reporter [completed] ( ) , ADDR=000b, DATA=000000db
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1685: reporter [completed] () , ADDR=000c, DATA=00000090
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1695: reporter [completed] ( ) , ADDR=000c, DATA=00000090
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1700: reporter [completed] () , ADDR=000d, DATA=00000092
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1710: reporter [completed] ( ) , ADDR=000d, DATA=00000092
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1715: reporter [completed] () , ADDR=000e, DATA=00000077
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1725: reporter [completed] ( ) , ADDR=000e, DATA=00000077
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1730: reporter [completed] () , ADDR=000f, DATA=000000b5
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1740: reporter [completed] ( ) , ADDR=000f, DATA=000000b5
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1745: reporter [completed] () , ADDR=0010, DATA=0000000b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1755: reporter [completed] ( ) , ADDR=0010, DATA=0000000b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1760: reporter [completed] () , ADDR=0011, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1770: reporter [completed] ( ) , ADDR=0011, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1775: reporter [completed] () , ADDR=0012, DATA=00000040
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1785: reporter [completed] ( ) , ADDR=0012, DATA=00000040
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1790: reporter [completed] () , ADDR=0013, DATA=00000047
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1800: reporter [completed] ( ) , ADDR=0013, DATA=00000047
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1805: reporter [completed] () , ADDR=0014, DATA=000000c7
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1815: reporter [completed] ( ) , ADDR=0014, DATA=000000c7
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1820: reporter [completed] () , ADDR=0015, DATA=00000025
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1830: reporter [completed] ( ) , ADDR=0015, DATA=00000025
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1835: reporter [completed] () , ADDR=0016, DATA=000000ac
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1845: reporter [completed] ( ) , ADDR=0016, DATA=000000ac
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1850: reporter [completed] () , ADDR=0017, DATA=00000013
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1860: reporter [completed] ( ) , ADDR=0017, DATA=00000013
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1865: reporter [completed] () , ADDR=0018, DATA=00000041
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1875: reporter [completed] ( ) , ADDR=0018, DATA=00000041
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1880: reporter [completed] () , ADDR=0019, DATA=000000e2
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1890: reporter [completed] ( ) , ADDR=0019, DATA=000000e2
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1895: reporter [completed] () , ADDR=001a, DATA=00000051
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1905: reporter [completed] ( ) , ADDR=001a, DATA=00000051
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1910: reporter [completed] () , ADDR=001b, DATA=000000bf
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1920: reporter [completed] ( ) , ADDR=001b, DATA=000000bf
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1925: reporter [completed] () , ADDR=001c, DATA=0000003d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1935: reporter [completed] ( ) , ADDR=001c, DATA=0000003d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1940: reporter [completed] () , ADDR=001d, DATA=00000045
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1950: reporter [completed] ( ) , ADDR=001d, DATA=00000045
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1955: reporter [completed] () , ADDR=001e, DATA=0000002b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1965: reporter [completed] ( ) , ADDR=001e, DATA=0000002b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1970: reporter [completed] () , ADDR=001f, DATA=00000005
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1980: reporter [completed] ( ) , ADDR=001f, DATA=00000005
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1985: reporter [completed] () , ADDR=0020, DATA=00000035
UVM_INFO simple_ovc/simple_driver.svh(61) @ 1995: reporter [completed] ( ) , ADDR=0020, DATA=00000035
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2000: reporter [completed] () , ADDR=0021, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2010: reporter [completed] ( ) , ADDR=0021, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2015: reporter [completed] () , ADDR=0022, DATA=000000a2
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2025: reporter [completed] ( ) , ADDR=0022, DATA=000000a2
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2030: reporter [completed] () , ADDR=0023, DATA=00000052
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2040: reporter [completed] ( ) , ADDR=0023, DATA=00000052
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2045: reporter [completed] () , ADDR=0024, DATA=00000042
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2055: reporter [completed] ( ) , ADDR=0024, DATA=00000042
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2060: reporter [completed] () , ADDR=0025, DATA=00000004
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2070: reporter [completed] ( ) , ADDR=0025, DATA=00000004
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2075: reporter [completed] () , ADDR=0026, DATA=000000a4
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2085: reporter [completed] ( ) , ADDR=0026, DATA=000000a4
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2090: reporter [completed] () , ADDR=0027, DATA=00000030
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2100: reporter [completed] ( ) , ADDR=0027, DATA=00000030
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2105: reporter [completed] () , ADDR=0028, DATA=000000d3
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2115: reporter [completed] ( ) , ADDR=0028, DATA=000000d3
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2120: reporter [completed] () , ADDR=0029, DATA=0000002d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2130: reporter [completed] ( ) , ADDR=0029, DATA=0000002d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2135: reporter [completed] () , ADDR=002a, DATA=00000047
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2145: reporter [completed] ( ) , ADDR=002a, DATA=00000047
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2150: reporter [completed] () , ADDR=002b, DATA=0000001a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2160: reporter [completed] ( ) , ADDR=002b, DATA=0000001a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2165: reporter [completed] () , ADDR=002c, DATA=00000011
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2175: reporter [completed] ( ) , ADDR=002c, DATA=00000011
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2180: reporter [completed] () , ADDR=002d, DATA=00000001
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2190: reporter [completed] ( ) , ADDR=002d, DATA=00000001
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2195: reporter [completed] () , ADDR=002e, DATA=00000005
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2205: reporter [completed] ( ) , ADDR=002e, DATA=00000005
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2210: reporter [completed] () , ADDR=002f, DATA=00000022
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2220: reporter [completed] ( ) , ADDR=002f, DATA=00000022
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2225: reporter [completed] () , ADDR=0030, DATA=00000019
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2235: reporter [completed] ( ) , ADDR=0030, DATA=00000019
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2240: reporter [completed] () , ADDR=0031, DATA=00000021
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2250: reporter [completed] ( ) , ADDR=0031, DATA=00000021
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2255: reporter [completed] () , ADDR=0032, DATA=0000004d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2265: reporter [completed] ( ) , ADDR=0032, DATA=0000004d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2270: reporter [completed] () , ADDR=0033, DATA=00000034
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2280: reporter [completed] ( ) , ADDR=0033, DATA=00000034
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2285: reporter [completed] () , ADDR=0034, DATA=000000e3
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2295: reporter [completed] ( ) , ADDR=0034, DATA=000000e3
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2300: reporter [completed] () , ADDR=0035, DATA=0000004e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2310: reporter [completed] ( ) , ADDR=0035, DATA=0000004e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2315: reporter [completed] () , ADDR=0036, DATA=00000045
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2325: reporter [completed] ( ) , ADDR=0036, DATA=00000045
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2330: reporter [completed] () , ADDR=0037, DATA=000000db
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2340: reporter [completed] ( ) , ADDR=0037, DATA=000000db
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2345: reporter [completed] () , ADDR=0038, DATA=00000025
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2355: reporter [completed] ( ) , ADDR=0038, DATA=00000025
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2360: reporter [completed] () , ADDR=0039, DATA=00000013
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2370: reporter [completed] ( ) , ADDR=0039, DATA=00000013
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2375: reporter [completed] () , ADDR=003a, DATA=000000a2
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2385: reporter [completed] ( ) , ADDR=003a, DATA=000000a2
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2390: reporter [completed] () , ADDR=003b, DATA=00000001
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2400: reporter [completed] ( ) , ADDR=003b, DATA=00000001
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2405: reporter [completed] () , ADDR=003c, DATA=000000bb
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2415: reporter [completed] ( ) , ADDR=003c, DATA=000000bb
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2420: reporter [completed] () , ADDR=003d, DATA=00000081
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2430: reporter [completed] ( ) , ADDR=003d, DATA=00000081
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2435: reporter [completed] () , ADDR=003e, DATA=000000c7
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2445: reporter [completed] ( ) , ADDR=003e, DATA=000000c7
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2450: reporter [completed] () , ADDR=003f, DATA=00000017
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2460: reporter [completed] ( ) , ADDR=003f, DATA=00000017
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2465: reporter [completed] () , ADDR=0040, DATA=000000ad
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2475: reporter [completed] ( ) , ADDR=0040, DATA=000000ad
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2480: reporter [completed] () , ADDR=0041, DATA=00000093
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2490: reporter [completed] ( ) , ADDR=0041, DATA=00000093
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2495: reporter [completed] () , ADDR=0042, DATA=00000008
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2505: reporter [completed] ( ) , ADDR=0042, DATA=00000008
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2510: reporter [completed] () , ADDR=0043, DATA=0000009d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2520: reporter [completed] ( ) , ADDR=0043, DATA=0000009d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2525: reporter [completed] () , ADDR=0044, DATA=00000016
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2535: reporter [completed] ( ) , ADDR=0044, DATA=00000016
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2540: reporter [completed] () , ADDR=0045, DATA=00000006
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2550: reporter [completed] ( ) , ADDR=0045, DATA=00000006
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2555: reporter [completed] () , ADDR=0046, DATA=000000ac
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2565: reporter [completed] ( ) , ADDR=0046, DATA=000000ac
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2570: reporter [completed] () , ADDR=0047, DATA=00000012
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2580: reporter [completed] ( ) , ADDR=0047, DATA=00000012
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2585: reporter [completed] () , ADDR=0048, DATA=0000000d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2595: reporter [completed] ( ) , ADDR=0048, DATA=0000000d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2600: reporter [completed] () , ADDR=0049, DATA=0000001b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2610: reporter [completed] ( ) , ADDR=0049, DATA=0000001b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2615: reporter [completed] () , ADDR=004a, DATA=00000056
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2625: reporter [completed] ( ) , ADDR=004a, DATA=00000056
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2630: reporter [completed] () , ADDR=004b, DATA=0000004f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2640: reporter [completed] ( ) , ADDR=004b, DATA=0000004f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2645: reporter [completed] () , ADDR=004c, DATA=00000081
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2655: reporter [completed] ( ) , ADDR=004c, DATA=00000081
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2660: reporter [completed] () , ADDR=004d, DATA=000000da
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2670: reporter [completed] ( ) , ADDR=004d, DATA=000000da
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2675: reporter [completed] () , ADDR=004e, DATA=000000db
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2685: reporter [completed] ( ) , ADDR=004e, DATA=000000db
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2690: reporter [completed] () , ADDR=004f, DATA=00000081
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2700: reporter [completed] ( ) , ADDR=004f, DATA=00000081
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2705: reporter [completed] () , ADDR=0050, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2715: reporter [completed] ( ) , ADDR=0050, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2720: reporter [completed] () , ADDR=0051, DATA=000000ce
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2730: reporter [completed] ( ) , ADDR=0051, DATA=000000ce
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2735: reporter [completed] () , ADDR=0052, DATA=00000004
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2745: reporter [completed] ( ) , ADDR=0052, DATA=00000004
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2750: reporter [completed] () , ADDR=0053, DATA=00000017
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2760: reporter [completed] ( ) , ADDR=0053, DATA=00000017
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2765: reporter [completed] () , ADDR=0054, DATA=00000013
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2775: reporter [completed] ( ) , ADDR=0054, DATA=00000013
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2780: reporter [completed] () , ADDR=0055, DATA=00000052
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2790: reporter [completed] ( ) , ADDR=0055, DATA=00000052
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2795: reporter [completed] () , ADDR=0056, DATA=0000000f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2805: reporter [completed] ( ) , ADDR=0056, DATA=0000000f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2810: reporter [completed] () , ADDR=0057, DATA=000000e4
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2820: reporter [completed] ( ) , ADDR=0057, DATA=000000e4
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2825: reporter [completed] () , ADDR=0058, DATA=00000028
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2835: reporter [completed] ( ) , ADDR=0058, DATA=00000028
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2840: reporter [completed] () , ADDR=0059, DATA=000000af
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2850: reporter [completed] ( ) , ADDR=0059, DATA=000000af
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2855: reporter [completed] () , ADDR=005a, DATA=00000020
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2865: reporter [completed] ( ) , ADDR=005a, DATA=00000020
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2870: reporter [completed] () , ADDR=005b, DATA=00000040
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2880: reporter [completed] ( ) , ADDR=005b, DATA=00000040
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2885: reporter [completed] () , ADDR=005c, DATA=00000001
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2895: reporter [completed] ( ) , ADDR=005c, DATA=00000001
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2900: reporter [completed] () , ADDR=005d, DATA=00000032
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2910: reporter [completed] ( ) , ADDR=005d, DATA=00000032
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2915: reporter [completed] () , ADDR=005e, DATA=0000004f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2925: reporter [completed] ( ) , ADDR=005e, DATA=0000004f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2930: reporter [completed] () , ADDR=005f, DATA=00000016
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2940: reporter [completed] ( ) , ADDR=005f, DATA=00000016
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2945: reporter [completed] () , ADDR=0060, DATA=00000044
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2955: reporter [completed] ( ) , ADDR=0060, DATA=00000044
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2960: reporter [completed] () , ADDR=0061, DATA=00000006
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2970: reporter [completed] ( ) , ADDR=0061, DATA=00000006
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2975: reporter [completed] () , ADDR=0062, DATA=000000e3
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2985: reporter [completed] ( ) , ADDR=0062, DATA=000000e3
UVM_INFO simple_ovc/simple_driver.svh(61) @ 2990: reporter [completed] () , ADDR=0063, DATA=0000005b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3000: reporter [completed] ( ) , ADDR=0063, DATA=0000005b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3005: reporter [completed] () , ADDR=0000, DATA=000000d1
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3015: reporter [completed] ( ) , ADDR=0000, DATA=000000d1
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3020: reporter [completed] () , ADDR=0001, DATA=00000047
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3030: reporter [completed] ( ) , ADDR=0001, DATA=00000047
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3035: reporter [completed] () , ADDR=0002, DATA=00000041
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3045: reporter [completed] ( ) , ADDR=0002, DATA=00000041
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3050: reporter [completed] () , ADDR=0003, DATA=000000b6
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3060: reporter [completed] ( ) , ADDR=0003, DATA=000000b6
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3065: reporter [completed] () , ADDR=0004, DATA=00000093
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3075: reporter [completed] ( ) , ADDR=0004, DATA=00000093
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3080: reporter [completed] () , ADDR=0005, DATA=00000013
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3090: reporter [completed] ( ) , ADDR=0005, DATA=00000013
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3095: reporter [completed] () , ADDR=0006, DATA=0000003c
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3105: reporter [completed] ( ) , ADDR=0006, DATA=0000003c
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3110: reporter [completed] () , ADDR=0007, DATA=00000026
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3120: reporter [completed] ( ) , ADDR=0007, DATA=00000026
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3125: reporter [completed] () , ADDR=0008, DATA=00000041
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3135: reporter [completed] ( ) , ADDR=0008, DATA=00000041
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3140: reporter [completed] () , ADDR=0009, DATA=0000008e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3150: reporter [completed] ( ) , ADDR=0009, DATA=0000008e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3155: reporter [completed] () , ADDR=000a, DATA=000000a7
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3165: reporter [completed] ( ) , ADDR=000a, DATA=000000a7
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3170: reporter [completed] () , ADDR=000b, DATA=00000022
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3180: reporter [completed] ( ) , ADDR=000b, DATA=00000022
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3185: reporter [completed] () , ADDR=000c, DATA=000000a3
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3195: reporter [completed] ( ) , ADDR=000c, DATA=000000a3
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3200: reporter [completed] () , ADDR=000d, DATA=00000011
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3210: reporter [completed] ( ) , ADDR=000d, DATA=00000011
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3215: reporter [completed] () , ADDR=000e, DATA=000000b1
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3225: reporter [completed] ( ) , ADDR=000e, DATA=000000b1
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3230: reporter [completed] () , ADDR=000f, DATA=00000002
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3240: reporter [completed] ( ) , ADDR=000f, DATA=00000002
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3245: reporter [completed] () , ADDR=0010, DATA=0000000d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3255: reporter [completed] ( ) , ADDR=0010, DATA=0000000d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3260: reporter [completed] () , ADDR=0011, DATA=00000036
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3270: reporter [completed] ( ) , ADDR=0011, DATA=00000036
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3275: reporter [completed] () , ADDR=0012, DATA=00000047
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3285: reporter [completed] ( ) , ADDR=0012, DATA=00000047
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3290: reporter [completed] () , ADDR=0013, DATA=000000f0
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3300: reporter [completed] ( ) , ADDR=0013, DATA=000000f0
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3305: reporter [completed] () , ADDR=0014, DATA=000000eb
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3315: reporter [completed] ( ) , ADDR=0014, DATA=000000eb
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3320: reporter [completed] () , ADDR=0015, DATA=000000d5
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3330: reporter [completed] ( ) , ADDR=0015, DATA=000000d5
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3335: reporter [completed] () , ADDR=0016, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3345: reporter [completed] ( ) , ADDR=0016, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3350: reporter [completed] () , ADDR=0017, DATA=00000000
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3360: reporter [completed] ( ) , ADDR=0017, DATA=00000000
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3365: reporter [completed] () , ADDR=0018, DATA=00000077
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3375: reporter [completed] ( ) , ADDR=0018, DATA=00000077
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3380: reporter [completed] () , ADDR=0019, DATA=00000022
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3390: reporter [completed] ( ) , ADDR=0019, DATA=00000022
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3395: reporter [completed] () , ADDR=001a, DATA=0000003d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3405: reporter [completed] ( ) , ADDR=001a, DATA=0000003d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3410: reporter [completed] () , ADDR=001b, DATA=0000000e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3420: reporter [completed] ( ) , ADDR=001b, DATA=0000000e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3425: reporter [completed] () , ADDR=001c, DATA=00000006
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3435: reporter [completed] ( ) , ADDR=001c, DATA=00000006
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3440: reporter [completed] () , ADDR=001d, DATA=00000010
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3450: reporter [completed] ( ) , ADDR=001d, DATA=00000010
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3455: reporter [completed] () , ADDR=001e, DATA=00000047
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3465: reporter [completed] ( ) , ADDR=001e, DATA=00000047
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3470: reporter [completed] () , ADDR=001f, DATA=0000003d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3480: reporter [completed] ( ) , ADDR=001f, DATA=0000003d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3485: reporter [completed] () , ADDR=0020, DATA=0000001a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3495: reporter [completed] ( ) , ADDR=0020, DATA=0000001a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3500: reporter [completed] () , ADDR=0021, DATA=0000000f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3510: reporter [completed] ( ) , ADDR=0021, DATA=0000000f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3515: reporter [completed] () , ADDR=0022, DATA=00000042
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3525: reporter [completed] ( ) , ADDR=0022, DATA=00000042
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3530: reporter [completed] () , ADDR=0023, DATA=00000007
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3540: reporter [completed] ( ) , ADDR=0023, DATA=00000007
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3545: reporter [completed] () , ADDR=0024, DATA=0000001d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3555: reporter [completed] ( ) , ADDR=0024, DATA=0000001d
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3560: reporter [completed] () , ADDR=0025, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3570: reporter [completed] ( ) , ADDR=0025, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3575: reporter [completed] () , ADDR=0026, DATA=00000066
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3585: reporter [completed] ( ) , ADDR=0026, DATA=00000066
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3590: reporter [completed] () , ADDR=0027, DATA=000000cd
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3600: reporter [completed] ( ) , ADDR=0027, DATA=000000cd
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3605: reporter [completed] () , ADDR=0028, DATA=0000003b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3615: reporter [completed] ( ) , ADDR=0028, DATA=0000003b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3620: reporter [completed] () , ADDR=0029, DATA=00000081
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3630: reporter [completed] ( ) , ADDR=0029, DATA=00000081
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3635: reporter [completed] () , ADDR=002a, DATA=00000005
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3645: reporter [completed] ( ) , ADDR=002a, DATA=00000005
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3650: reporter [completed] () , ADDR=002b, DATA=0000001e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3660: reporter [completed] ( ) , ADDR=002b, DATA=0000001e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3665: reporter [completed] () , ADDR=002c, DATA=00000023
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3675: reporter [completed] ( ) , ADDR=002c, DATA=00000023
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3680: reporter [completed] () , ADDR=002d, DATA=00000007
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3690: reporter [completed] ( ) , ADDR=002d, DATA=00000007
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3695: reporter [completed] () , ADDR=002e, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3705: reporter [completed] ( ) , ADDR=002e, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3710: reporter [completed] () , ADDR=002f, DATA=00000004
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3720: reporter [completed] ( ) , ADDR=002f, DATA=00000004
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3725: reporter [completed] () , ADDR=0030, DATA=00000053
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3735: reporter [completed] ( ) , ADDR=0030, DATA=00000053
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3740: reporter [completed] () , ADDR=0031, DATA=000000b2
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3750: reporter [completed] ( ) , ADDR=0031, DATA=000000b2
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3755: reporter [completed] () , ADDR=0032, DATA=0000000c
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3765: reporter [completed] ( ) , ADDR=0032, DATA=0000000c
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3770: reporter [completed] () , ADDR=0033, DATA=00000007
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3780: reporter [completed] ( ) , ADDR=0033, DATA=00000007
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3785: reporter [completed] () , ADDR=0034, DATA=00000097
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3795: reporter [completed] ( ) , ADDR=0034, DATA=00000097
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3800: reporter [completed] () , ADDR=0035, DATA=000000a8
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3810: reporter [completed] ( ) , ADDR=0035, DATA=000000a8
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3815: reporter [completed] () , ADDR=0036, DATA=00000019
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3825: reporter [completed] ( ) , ADDR=0036, DATA=00000019
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3830: reporter [completed] () , ADDR=0037, DATA=0000000e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3840: reporter [completed] ( ) , ADDR=0037, DATA=0000000e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3845: reporter [completed] () , ADDR=0038, DATA=00000046
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3855: reporter [completed] ( ) , ADDR=0038, DATA=00000046
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3860: reporter [completed] () , ADDR=0039, DATA=000000d9
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3870: reporter [completed] ( ) , ADDR=0039, DATA=000000d9
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3875: reporter [completed] () , ADDR=003a, DATA=0000008c
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3885: reporter [completed] ( ) , ADDR=003a, DATA=0000008c
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3890: reporter [completed] () , ADDR=003b, DATA=00000052
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3900: reporter [completed] ( ) , ADDR=003b, DATA=00000052
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3905: reporter [completed] () , ADDR=003c, DATA=00000099
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3915: reporter [completed] ( ) , ADDR=003c, DATA=00000099
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3920: reporter [completed] () , ADDR=003d, DATA=00000011
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3930: reporter [completed] ( ) , ADDR=003d, DATA=00000011
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3935: reporter [completed] () , ADDR=003e, DATA=00000047
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3945: reporter [completed] ( ) , ADDR=003e, DATA=00000047
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3950: reporter [completed] () , ADDR=003f, DATA=00000061
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3960: reporter [completed] ( ) , ADDR=003f, DATA=00000061
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3965: reporter [completed] () , ADDR=0040, DATA=0000001f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3975: reporter [completed] ( ) , ADDR=0040, DATA=0000001f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3980: reporter [completed] () , ADDR=0041, DATA=00000095
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3990: reporter [completed] ( ) , ADDR=0041, DATA=00000095
UVM_INFO simple_ovc/simple_driver.svh(61) @ 3995: reporter [completed] () , ADDR=0042, DATA=0000002f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4005: reporter [completed] ( ) , ADDR=0042, DATA=0000002f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4010: reporter [completed] () , ADDR=0043, DATA=000000e4
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4020: reporter [completed] ( ) , ADDR=0043, DATA=000000e4
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4025: reporter [completed] () , ADDR=0044, DATA=0000003a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4035: reporter [completed] ( ) , ADDR=0044, DATA=0000003a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4040: reporter [completed] () , ADDR=0045, DATA=0000008f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4050: reporter [completed] ( ) , ADDR=0045, DATA=0000008f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4055: reporter [completed] () , ADDR=0046, DATA=000000e5
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4065: reporter [completed] ( ) , ADDR=0046, DATA=000000e5
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4070: reporter [completed] () , ADDR=0047, DATA=0000003a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4080: reporter [completed] ( ) , ADDR=0047, DATA=0000003a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4085: reporter [completed] () , ADDR=0048, DATA=0000000f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4095: reporter [completed] ( ) , ADDR=0048, DATA=0000000f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4100: reporter [completed] () , ADDR=0049, DATA=0000003f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4110: reporter [completed] ( ) , ADDR=0049, DATA=0000003f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4115: reporter [completed] () , ADDR=004a, DATA=0000002e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4125: reporter [completed] ( ) , ADDR=004a, DATA=0000002e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4130: reporter [completed] () , ADDR=004b, DATA=00000076
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4140: reporter [completed] ( ) , ADDR=004b, DATA=00000076
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4145: reporter [completed] () , ADDR=004c, DATA=00000040
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4155: reporter [completed] ( ) , ADDR=004c, DATA=00000040
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4160: reporter [completed] () , ADDR=004d, DATA=00000024
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4170: reporter [completed] ( ) , ADDR=004d, DATA=00000024
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4175: reporter [completed] () , ADDR=004e, DATA=00000001
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4185: reporter [completed] ( ) , ADDR=004e, DATA=00000001
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4190: reporter [completed] () , ADDR=004f, DATA=00000028
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4200: reporter [completed] ( ) , ADDR=004f, DATA=00000028
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4205: reporter [completed] () , ADDR=0050, DATA=00000017
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4215: reporter [completed] ( ) , ADDR=0050, DATA=00000017
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4220: reporter [completed] () , ADDR=0051, DATA=0000000c
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4230: reporter [completed] ( ) , ADDR=0051, DATA=0000000c
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4235: reporter [completed] () , ADDR=0052, DATA=000000de
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4245: reporter [completed] ( ) , ADDR=0052, DATA=000000de
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4250: reporter [completed] () , ADDR=0053, DATA=00000012
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4260: reporter [completed] ( ) , ADDR=0053, DATA=00000012
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4265: reporter [completed] () , ADDR=0054, DATA=00000006
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4275: reporter [completed] ( ) , ADDR=0054, DATA=00000006
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4280: reporter [completed] () , ADDR=0055, DATA=00000039
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4290: reporter [completed] ( ) , ADDR=0055, DATA=00000039
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4295: reporter [completed] () , ADDR=0056, DATA=00000041
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4305: reporter [completed] ( ) , ADDR=0056, DATA=00000041
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4310: reporter [completed] () , ADDR=0057, DATA=000000a8
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4320: reporter [completed] ( ) , ADDR=0057, DATA=000000a8
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4325: reporter [completed] () , ADDR=0058, DATA=000000cb
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4335: reporter [completed] ( ) , ADDR=0058, DATA=000000cb
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4340: reporter [completed] () , ADDR=0059, DATA=0000000a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4350: reporter [completed] ( ) , ADDR=0059, DATA=0000000a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4355: reporter [completed] () , ADDR=005a, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4365: reporter [completed] ( ) , ADDR=005a, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4370: reporter [completed] () , ADDR=005b, DATA=00000052
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4380: reporter [completed] ( ) , ADDR=005b, DATA=00000052
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4385: reporter [completed] () , ADDR=005c, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4395: reporter [completed] ( ) , ADDR=005c, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4400: reporter [completed] () , ADDR=005d, DATA=000000ad
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4410: reporter [completed] ( ) , ADDR=005d, DATA=000000ad
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4415: reporter [completed] () , ADDR=005e, DATA=00000044
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4425: reporter [completed] ( ) , ADDR=005e, DATA=00000044
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4430: reporter [completed] () , ADDR=005f, DATA=00000094
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4440: reporter [completed] ( ) , ADDR=005f, DATA=00000094
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4445: reporter [completed] () , ADDR=0060, DATA=0000000a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4455: reporter [completed] ( ) , ADDR=0060, DATA=0000000a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4460: reporter [completed] () , ADDR=0061, DATA=00000002
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4470: reporter [completed] ( ) , ADDR=0061, DATA=00000002
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4475: reporter [completed] () , ADDR=0062, DATA=00000032
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4485: reporter [completed] ( ) , ADDR=0062, DATA=00000032
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4490: reporter [completed] () , ADDR=0063, DATA=00000007
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4500: reporter [completed] ( ) , ADDR=0063, DATA=00000007
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4510: reporter [completed] ( ) , ADDR=0051, DATA=0000009b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4510: reporter [completed] ( ) , ADDR=0000, DATA=0000001b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4520: reporter [completed] ( ) , ADDR=0052, DATA=000000f8
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4520: reporter [completed] ( ) , ADDR=0001, DATA=00000006
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4530: reporter [completed] ( ) , ADDR=0053, DATA=00000000
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4530: reporter [completed] ( ) , ADDR=0002, DATA=00000092
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4540: reporter [completed] ( ) , ADDR=0054, DATA=0000008b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4540: reporter [completed] ( ) , ADDR=0003, DATA=00000002
UVM_INFO top.sv(101) @ 4540: reporter [sum report] sum from 81 to 85 is 542 -&gt; 42
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4550: reporter [completed] ( ) , ADDR=0004, DATA=00000007
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4560: reporter [completed] ( ) , ADDR=0005, DATA=00000069
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4570: reporter [completed] ( ) , ADDR=0006, DATA=0000008a
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4580: reporter [completed] ( ) , ADDR=0007, DATA=00000041
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4590: reporter [completed] ( ) , ADDR=0008, DATA=0000003e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4600: reporter [completed] ( ) , ADDR=0009, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4610: reporter [completed] ( ) , ADDR=000a, DATA=000000d3
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4620: reporter [completed] ( ) , ADDR=000b, DATA=000000db
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4630: reporter [completed] ( ) , ADDR=000c, DATA=00000090
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4640: reporter [completed] ( ) , ADDR=000d, DATA=00000092
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4650: reporter [completed] ( ) , ADDR=000e, DATA=00000077
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4660: reporter [completed] ( ) , ADDR=000f, DATA=000000b5
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4670: reporter [completed] ( ) , ADDR=0010, DATA=0000000b
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4680: reporter [completed] ( ) , ADDR=0011, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4690: reporter [completed] ( ) , ADDR=0012, DATA=00000040
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4700: reporter [completed] ( ) , ADDR=0013, DATA=00000047
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4710: reporter [completed] ( ) , ADDR=0014, DATA=000000c7
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4720: reporter [completed] ( ) , ADDR=0015, DATA=00000025
UVM_INFO top.sv(101) @ 4720: reporter [sum report] sum from 0 to 22 is 1966 -&gt; 66
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4730: reporter [completed] ( ) , ADDR=002a, DATA=00000005
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4740: reporter [completed] ( ) , ADDR=002b, DATA=0000001e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4750: reporter [completed] ( ) , ADDR=002c, DATA=00000023
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4760: reporter [completed] ( ) , ADDR=002d, DATA=00000007
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4770: reporter [completed] ( ) , ADDR=002e, DATA=00000003
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4780: reporter [completed] ( ) , ADDR=002f, DATA=00000004
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4790: reporter [completed] ( ) , ADDR=0030, DATA=00000053
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4800: reporter [completed] ( ) , ADDR=0031, DATA=000000b2
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4810: reporter [completed] ( ) , ADDR=0032, DATA=0000000c
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4820: reporter [completed] ( ) , ADDR=0033, DATA=00000007
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4830: reporter [completed] ( ) , ADDR=0034, DATA=00000097
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4840: reporter [completed] ( ) , ADDR=0035, DATA=000000a8
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4850: reporter [completed] ( ) , ADDR=0036, DATA=00000019
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4860: reporter [completed] ( ) , ADDR=0037, DATA=0000000e
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4870: reporter [completed] ( ) , ADDR=0038, DATA=00000046
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4880: reporter [completed] ( ) , ADDR=0039, DATA=000000d9
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4890: reporter [completed] ( ) , ADDR=003a, DATA=0000008c
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4900: reporter [completed] ( ) , ADDR=003b, DATA=00000052
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4910: reporter [completed] ( ) , ADDR=003c, DATA=00000099
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4920: reporter [completed] ( ) , ADDR=003d, DATA=00000011
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4930: reporter [completed] ( ) , ADDR=003e, DATA=00000047
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4940: reporter [completed] ( ) , ADDR=003f, DATA=00000061
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4950: reporter [completed] ( ) , ADDR=0040, DATA=0000001f
UVM_INFO simple_ovc/simple_driver.svh(61) @ 4960: reporter [completed] ( ) , ADDR=0041, DATA=00000095
UVM_INFO top.sv(101) @ 4960: reporter [sum report] sum from 42 to 66 is 1749 -&gt; 49
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-1.2/src/base/uvm_objection.svh(1278) @ 4960: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO top.sv(365) @ 4960: uvm_test_top [** UVM TEST PASSED **] All sequences found correctly
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-1.2/src/base/uvm_report_server.svh(847) @ 4960: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  661
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[** UVM TEST PASSED **]     1
[RNTST]     1
[TEST_DONE]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[completed]   650
[run]     3
[sum report]     3

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-1.2/src/base/uvm_root.svh:517: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 9200s; walltime 1.079 s; speed 96020.874 s/s
- Verilator: cpu 0.096 s on 1 threads; alloced 67 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:37:35.502598" elapsed="0.001556"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:37:35.504309" elapsed="0.000684"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:37:35.505528" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T10:37:35.505106" elapsed="0.000496"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T10:36:14.531101" elapsed="80.974639"/>
</test>
<test id="s1-t14" name="Uvm_tb_build_ss_tb" line="98">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:37:35.506590" level="INFO">Starting process:
scripts/test-cookbook Uvm_tb_build_ss_tb ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:37:35.506963" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:37:37.209599" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:37:37.209946" level="INFO">${result} = &lt;result object with rc 1&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>Uvm_tb_build_ss_tb</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/Uvm_tb_build_ss_tb/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:37:35.506271" elapsed="1.703713"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:37:37.210806" level="INFO">Running test: Uvm_tb_build_ss_tb/sub_system_tbs/pss_tb/sim
%Error: /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/seq/uvm_sequencer.svh:156:21: Function Argument expects a CLASSREFDTYPE 'uvm_sequencer__Tz3_TBz3', got CLASSREFDTYPE 'uvm_sequencer__Tz3'
  156 |   seq_item_export = new ("seq_item_export", this);
      |                     ^~~
        /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/seq/uvm_seq.svh:30:1: ... note: In file included from 'uvm_seq.svh'
        /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/uvm_pkg.sv:36:1: ... note: In file included from 'uvm_pkg.sv'
        ... See the manual at https://verilator.org/verilator_doc.html?v=5.041 for more assistance.
%Error: /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/seq/uvm_sequencer.svh:156:21: Function Argument expects a CLASSREFDTYPE 'uvm_sequencer__Tz36_TBz36', got CLASSREFDTYPE 'uvm_sequencer__Tz36'
  156 |   seq_item_export = new ("seq_item_export", this);
      |                     ^~~
        /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/seq/uvm_seq.svh:30:1: ... note: In file included from 'uvm_seq.svh'
        /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/uvm_pkg.sv:36:1: ... note: In file included from 'uvm_pkg.sv'
%Error: /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/seq/uvm_sequencer.svh:156:21: Function Argument expects a CLASSREFDTYPE 'uvm_sequencer__Tz31_TBz31', got CLASSREFDTYPE 'uvm_sequencer__Tz31'
  156 |   seq_item_export = new ("seq_item_export", this);
      |                     ^~~
        /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/seq/uvm_seq.svh:30:1: ... note: In file included from 'uvm_seq.svh'
        /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/uvm_pkg.sv:36:1: ... note: In file included from 'uvm_pkg.sv'
%Error: /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/seq/uvm_sequencer.svh:156:21: Function Argument expects a CLASSREFDTYPE 'uvm_sequencer__Tz26_TBz26', got CLASSREFDTYPE 'uvm_sequencer__Tz26'
  156 |   seq_item_export = new ("seq_item_export", this);
      |                     ^~~
        /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/seq/uvm_seq.svh:30:1: ... note: In file included from 'uvm_seq.svh'
        /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/uvm_pkg.sv:36:1: ... note: In file included from 'uvm_pkg.sv'
%Error: ../../../agents/gpio_agent/gpio_agent.svh:68:17: Assign RHS expects a CLASSREFDTYPE 'uvm_sequencer__Tz26', got CLASSREFDTYPE 'uvm_sequencer__Tz26_TBz26'
   68 |     m_sequencer = gpio_sequencer::type_id::create("m_sequencer", this);
      |                 ^
        ../../../block_level_tbs/spi_tb/register_model/../../../agents/gpio_agent/gpio_agent_pkg.sv:31:1: ... note: In file included from 'gpio_agent_pkg.sv'
%Error: ../../../agents/spi_agent/spi_agent.svh:66:17: Assign RHS expects a CLASSREFDTYPE 'uvm_sequencer__Tz31', got CLASSREFDTYPE 'uvm_sequencer__Tz31_TBz31'
   66 |     m_sequencer = spi_sequencer::type_id::create("m_sequencer", this);
      |                 ^
        ../../../block_level_tbs/spi_tb/register_model/../../../agents/spi_agent/spi_agent_pkg.sv:33:1: ... note: In file included from 'spi_agent_pkg.sv'
%Error: ../../../agents/apb_agent/apb_agent.svh:66:17: Assign RHS expects a CLASSREFDTYPE 'uvm_sequencer__Tz36', got CLASSREFDTYPE 'uvm_sequencer__Tz36_TBz36'
   66 |     m_sequencer = apb_sequencer::type_id::create("m_sequencer", this);
      |                 ^
        ../../../block_level_tbs/spi_tb/register_model/../../../agents/apb_agent/apb_agent_pkg.sv:32:1: ... note: In file included from 'apb_agent_pkg.sv'
%Error: ../../../agents/uart_agent/uart_agent.svh:46:24: Assign RHS expects a CLASSREFDTYPE 'uvm_sequencer__Tz3', got CLASSREFDTYPE 'uvm_sequencer__Tz3_TBz3'
   46 |       m_uart_sequencer = uart_sequencer::type_id::create("m_uart_sequencer", this);
      |                        ^
        ../../../block_level_tbs/spi_tb/register_model/../../../agents/uart_agent/uart_agent_pkg.sv:57:1: ... note: In file included from 'uart_agent_pkg.sv'
%Error: Exiting due to 8 error(s)</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:37:37.210209" elapsed="0.000676"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:37:37.210989" elapsed="0.000382"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:37:37.211858" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<msg time="2025-09-09T10:37:37.211966" level="FAIL">1 != 0</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="FAIL" start="2025-09-09T10:37:37.211466" elapsed="0.000566">1 != 0</status>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="FAIL" start="2025-09-09T10:37:35.505977" elapsed="1.706201">1 != 0</status>
</test>
<test id="s1-t15" name="Uvm_param_vif_config_db" line="105">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:37:37.213006" level="INFO">Starting process:
scripts/test-cookbook Uvm_param_vif_config_db ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:37:37.213378" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:39:16.082629" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:39:16.083002" level="INFO">${result} = &lt;result object with rc 1&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>Uvm_param_vif_config_db</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/Uvm_param_vif_config_db/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:37:37.212684" elapsed="98.870350"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:39:16.083851" level="INFO">Running test: Uvm_param_vif_config_db/sim
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/Uvm_param_vif_config_db/sim/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/Uvm_param_vif_config_db/sim/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 41.686 MB sources in 353 modules, into 23.908 MB in 4881 C++ files needing 13.093 MB
- Verilator: Walltime 98.688 s (elab=0.807, cvt=5.445, bld=91.562); cpu 8.099 s on 4 threads; alloced 546.551 MB
  sim run #1 args: '+UVM_TESTNAME=sfr_test'
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(517) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO @ 0: reporter [RNTST] Running test sfr_test...
UVM_ERROR ../sfr_test_pkg/sfr_test.svh(61) @ 0: uvm_test_top [BUILD_PHASE] Unable to find virtual interface sfr_master_bfm in the uvm_config_db
UVM_ERROR ../sfr_test_pkg/sfr_test.svh(64) @ 0: uvm_test_top [BUILD_PHASE] Unable to find virtual interface sfr_master_bfm in the uvm_config_db
UVM_FATAL @ 0: reporter [BUILDERR] stopping due to build errors
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 0: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    3
UVM_WARNING :    0
UVM_ERROR :    2
UVM_FATAL :    1
** Report counts by id
[BUILDERR]     1
[BUILD_PHASE]     2
[NO_DPI_TSTNAME]     1
[RNTST]     1
[UVM/RELNOTES]     1

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:161: Verilog $finish
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "env" of the component "uvm_test_top.env" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "agent" of the component "uvm_test_top.env.agent" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "ap" of the component "uvm_test_top.env.agent.ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "driver" of the component "uvm_test_top.env.agent.driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.env.agent.driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.env.agent.driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "monitor" of the component "uvm_test_top.env.agent.monitor" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "ap" of the component "uvm_test_top.env.agent.monitor.ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sequencer" of the component "uvm_test_top.env.agent.sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.env.agent.sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.env.agent.sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.env.agent.sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.env.agent.sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.env.agent.sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.env.agent.sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.env.agent.sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sb" of the component "uvm_test_top.env.sb" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_imp" of the component "uvm_test_top.env.sb.analysis_imp" violates the uvm component name constraints
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 10ns; walltime 0.020 s; speed 1.518 us/s
- Verilator: cpu 0.007 s on 1 threads; alloced 68 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:39:16.083231" elapsed="0.000818"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:39:16.084158" elapsed="0.000385"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:39:16.085052" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<msg time="2025-09-09T10:39:16.085164" level="FAIL">1 != 0</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="FAIL" start="2025-09-09T10:39:16.084639" elapsed="0.000590">1 != 0</status>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="FAIL" start="2025-09-09T10:37:37.212406" elapsed="98.872974">1 != 0</status>
</test>
<test id="s1-t16" name="Uvm_messaging_example" line="112">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:39:16.086449" level="INFO">Starting process:
scripts/test-cookbook Uvm_messaging_example ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:39:16.086778" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:40:43.942648" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:40:43.942955" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>Uvm_messaging_example</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/Uvm_messaging_example/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:39:16.086135" elapsed="87.856851"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:40:43.943779" level="INFO">Running test: Uvm_messaging_example
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/Uvm_messaging_example/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/Uvm_messaging_example/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 9.063 MB sources in 343 modules, into 21.348 MB in 4264 C++ files needing 8.948 MB
- Verilator: Walltime 87.724 s (elab=0.683, cvt=5.107, bld=81.146); cpu 7.377 s on 4 threads; alloced 534.359 MB
  sim run #1 args: ''
UVM_INFO @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test message_test...
UVM_INFO @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "env" of the component "uvm_test_top.env" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "blue" of the component "uvm_test_top.env.blue" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "green" of the component "uvm_test_top.env.green" violates the uvm component name constraints
UVM_WARNING @ 0: reporter [UVM/COMP/NAME] the name "red" of the component "uvm_test_top.env.red" violates the uvm component name constraints
UVM_INFO @ 0: uvm_test_top.env.blue [blue_id] Starting run phase
UVM_INFO @ 0: uvm_test_top.env.red [red_id] Starting run phase
UVM_ERROR @ 100000: uvm_test_top.env.blue [blue_id] Nothing much has happened
UVM_WARNING @ 100000: uvm_test_top.env.green [green_id] Nothing much has happened
UVM_ERROR @ 100000: uvm_test_top.env.red [red_id] Nothing much has happened
UVM_WARNING @ 200000: uvm_test_top.env.blue [blue_id] No activity
UVM_WARNING @ 200000: uvm_test_top.env.green [green_id] This warning was an error
UVM_INFO @ 200000: uvm_test_top.env.red [red_id] No activity
UVM_INFO @ 300000: uvm_test_top.env.blue [blue_id] Finishing run phase
UVM_ERROR @ 300000: uvm_test_top.env.red [red_id] Something went very wrong but was demoted to error
UVM_INFO @ 1000000: uvm_test_top [test_id] reporting
UVM_INFO @ 1000000: uvm_test_top [** UVM TEST PASSED **] Message id counts correct
UVM_INFO @ 1000000: reporter [UVM/REPORT/CATCHER] 
--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    1
Number of demoted UVM_ERROR reports  :    1
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

UVM_INFO @ 1000000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   10
UVM_WARNING :    8
UVM_ERROR :    3
UVM_FATAL :    0
** Report counts by id
[** UVM TEST PASSED **]     1
[RNTST]     1
[UVM/COMP/NAME]     5
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[UVM/REPORT/CATCHER]     1
[blue_id]     4
[green_id]     2
[red_id]     4
[test_id]     1

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 9200s; walltime 0.003 s; speed 2603889.532 s/s
- Verilator: cpu 0.004 s on 1 threads; alloced 66 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:40:43.943172" elapsed="0.000796"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:40:43.944082" elapsed="0.000401"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:40:43.945027" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T10:40:43.944584" elapsed="0.000526"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T10:39:16.085840" elapsed="87.859386"/>
</test>
<test id="s1-t17" name="Uvm_alu_config_analysis" line="119">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:40:43.946065" level="INFO">Starting process:
scripts/test-cookbook Uvm_alu_config_analysis ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:40:43.946372" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:40:45.211877" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:40:45.212170" level="INFO">${result} = &lt;result object with rc 1&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>Uvm_alu_config_analysis</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/Uvm_alu_config_analysis/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:40:43.945764" elapsed="1.266436"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:40:45.213010" level="INFO">Running test: Uvm_alu_config_analysis/sim
%Error: /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_registry.svh:63:11: Illegal to call 'new' using an abstract virtual class 'analysis_group_base' (IEEE 1800-2023 8.21)
                                                                                                                                                          : ... note: In instance 'hdl_top.alu'
   63 |     obj = new(name, parent);
      |           ^~~
        /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_base.svh:51:1: ... note: In file included from 'uvm_base.svh'
        /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/uvm_pkg.sv:32:1: ... note: In file included from 'uvm_pkg.sv'
        ... See the manual at https://verilator.org/verilator_doc.html?v=5.041 for more assistance.
%Error: Exiting due to 1 error(s)</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:40:45.212405" elapsed="0.000671"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:40:45.213180" elapsed="0.000387"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:40:45.214096" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<msg time="2025-09-09T10:40:45.214236" level="FAIL">1 != 0</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="FAIL" start="2025-09-09T10:40:45.213662" elapsed="0.000658">1 != 0</status>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="FAIL" start="2025-09-09T10:40:43.945452" elapsed="1.269060">1 != 0</status>
</test>
<test id="s1-t18" name="use_models_bidirectional_get_put" line="126">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:40:45.215594" level="INFO">Starting process:
scripts/test-cookbook use_models_bidirectional_get_put ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:40:45.216075" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:42:15.524832" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:42:15.525125" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>use_models_bidirectional_get_put</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/use_models_bidirectional_get_put/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:40:45.215218" elapsed="90.309941"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:42:15.526059" level="INFO">Running test: use_models_bidirectional_get_put
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/use_models_bidirectional_get_put/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/use_models_bidirectional_get_put/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 13.860 MB sources in 346 modules, into 21.798 MB in 4487 C++ files needing 12.572 MB
- Verilator: Walltime 89.869 s (elab=0.764, cvt=5.313, bld=82.989); cpu 7.744 s on 4 threads; alloced 571.539 MB
  sim run #1 args: ''
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test bidirect_bus_test...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_driver" of the component "uvm_test_top.m_driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.m_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.m_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_sequencer" of the component "uvm_test_top.m_sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.m_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.m_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.m_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_INFO top_tb.sv(191) @ 330: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48cc10
 read_not_write:	1
 delay:	9
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 330: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 770: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cc12
 read_not_write:	1
 delay:	17
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 770: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 1010: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48cc16
 read_not_write:	1
 delay:	7
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 1010: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 1450: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48cc1c
 read_not_write:	1
 delay:	17
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 1450: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 1770: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cc24
 read_not_write:	1
 delay:	11
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 1770: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 2070: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48cc2e
 read_not_write:	1
 delay:	10
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 2070: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 2470: reporter [seq_body] 
 addr:	100000c
 write_data:	1f48cc3a
 read_not_write:	1
 delay:	15
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 2470: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 2590: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cc48
 read_not_write:	1
 delay:	1
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 2590: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 2990: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48cc58
 read_not_write:	1
 delay:	15
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 2990: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 3410: reporter [seq_body] 
 addr:	1000004
 write_data:	1f48cc6a
 read_not_write:	1
 delay:	16
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 3410: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 3570: reporter [seq_body] 
 addr:	100001c
 write_data:	1f48cc7e
 read_not_write:	1
 delay:	3
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 3570: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 3770: reporter [seq_body] 
 addr:	100000c
 write_data:	1f48cc94
 read_not_write:	1
 delay:	5
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 3770: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 4210: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48ccac
 read_not_write:	1
 delay:	17
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 4210: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 4450: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48ccc6
 read_not_write:	1
 delay:	7
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 4450: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 4610: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cce2
 read_not_write:	1
 delay:	3
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 4610: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 4750: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48cd00
 read_not_write:	1
 delay:	2
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 4750: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 4890: reporter [seq_body] 
 addr:	1000008
 write_data:	1f48cd20
 read_not_write:	1
 delay:	2
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 4890: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 5050: reporter [seq_body] 
 addr:	1000004
 write_data:	1f48cd42
 read_not_write:	1
 delay:	3
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 5050: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 5210: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cd66
 read_not_write:	1
 delay:	3
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 5210: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 5430: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cd8c
 read_not_write:	1
 delay:	6
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 5430: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 5670: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48cdb4
 read_not_write:	1
 delay:	7
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 5670: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 5990: reporter [seq_body] 
 addr:	1000004
 write_data:	1f48cdde
 read_not_write:	1
 delay:	11
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 5990: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 6390: reporter [seq_body] 
 addr:	1000018
 write_data:	1f48ce0a
 read_not_write:	1
 delay:	15
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 6390: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 6710: reporter [seq_body] 
 addr:	1000008
 write_data:	1f48ce38
 read_not_write:	1
 delay:	11
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 6710: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 7210: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48ce68
 read_not_write:	1
 delay:	20
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 7210: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 7350: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48ce9a
 read_not_write:	1
 delay:	2
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 7350: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 7590: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48cece
 read_not_write:	1
 delay:	7
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 7590: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 7710: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cf04
 read_not_write:	1
 delay:	1
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 7710: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 7910: reporter [seq_body] 
 addr:	100001c
 write_data:	1f48cf3c
 read_not_write:	1
 delay:	5
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 7910: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 8410: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48cf76
 read_not_write:	1
 delay:	20
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 8410: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 8670: reporter [seq_body] 
 addr:	100000c
 write_data:	1f48cfb2
 read_not_write:	1
 delay:	8
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 8670: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 8830: reporter [seq_body] 
 addr:	1000004
 write_data:	1f48cff0
 read_not_write:	1
 delay:	3
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(197) @ 8830: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(191) @ 9310: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48d030
 read_not_write:	0
 delay:	20
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(191) @ 9690: reporter [seq_body] 
 addr:	1000004
 write_data:	1f48d072
 read_not_write:	0
 delay:	15
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(191) @ 9950: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48d0b6
 read_not_write:	0
 delay:	9
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(191) @ 10250: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48d0fc
 read_not_write:	0
 delay:	11
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(191) @ 10530: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48d144
 read_not_write:	0
 delay:	10
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(191) @ 10850: reporter [seq_body] 
 addr:	100000c
 write_data:	1f48d18e
 read_not_write:	0
 delay:	12
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(191) @ 11110: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48d1da
 read_not_write:	0
 delay:	9
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(191) @ 11530: reporter [seq_body] 
 addr:	100001c
 write_data:	1f48d228
 read_not_write:	0
 delay:	17
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(250) @ 11530: uvm_test_top [** UVM TEST PASSED **] No Read Write mismatches
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 11530: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   76
UVM_WARNING :   18
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[** UVM TEST PASSED **]     1
[RNTST]     1
[UVM/COMP/NAME]    18
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[seq_body]    72

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 12ns; walltime 0.292 s; speed 530.295 ns/s
- Verilator: cpu 0.022 s on 1 threads; alloced 67 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:42:15.525362" elapsed="0.000966"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:42:15.526479" elapsed="0.000464"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:42:15.527668" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T10:42:15.527057" elapsed="0.000720"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T10:40:45.214861" elapsed="90.313042"/>
</test>
<test id="s1-t19" name="id_register" line="133">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:42:15.528778" level="INFO">Starting process:
scripts/test-cookbook id_register ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:42:15.529103" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:52:15.528777" level="INFO">Timeout exceeded.</msg>
<msg time="2025-09-09T10:52:15.528836" level="INFO">Forcefully killing process.</msg>
<msg time="2025-09-09T10:52:15.629306" level="FAIL">Test timeout 10 minutes exceeded.</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>id_register</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/id_register/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="FAIL" start="2025-09-09T10:42:15.528432" elapsed="600.100920">Test timeout 10 minutes exceeded.</status>
</kw>
<kw name="Log" owner="BuiltIn">
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="NOT RUN" start="2025-09-09T10:52:15.629555" elapsed="0.000030"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="NOT RUN" start="2025-09-09T10:52:15.629691" elapsed="0.000054"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="NOT RUN" start="2025-09-09T10:52:15.629834" elapsed="0.000016"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="FAIL" start="2025-09-09T10:42:15.528140" elapsed="600.101882">Test timeout 10 minutes exceeded.</status>
</test>
<test id="s1-t20" name="wait_for_signal" line="140">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:52:15.630953" level="INFO">Starting process:
scripts/test-cookbook wait_for_signal ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:52:15.631304" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:53:49.824193" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:53:49.824469" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>wait_for_signal</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/wait_for_signal/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:52:15.630564" elapsed="94.193935"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:53:49.825322" level="INFO">Running test: wait_for_signal
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/wait_for_signal/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/wait_for_signal/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 23.098 MB sources in 346 modules, into 22.673 MB in 4554 C++ files needing 12.888 MB
- Verilator: Walltime 93.664 s (elab=0.692, cvt=5.332, bld=86.833); cpu 7.716 s on 4 threads; alloced 502.828 MB
  sim run #1 args: ''
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test bidirect_bus_test...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_driver" of the component "uvm_test_top.m_driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.m_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.m_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_sequencer" of the component "uvm_test_top.m_sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.m_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.m_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.m_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_INFO @ 410: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48cc10
 read_not_write:	1
 delay:	9
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 410: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 950: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cc12
 read_not_write:	1
 delay:	17
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 950: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 1310: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48cc16
 read_not_write:	1
 delay:	7
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 1310: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 1890: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48cc1c
 read_not_write:	1
 delay:	17
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 1890: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 2370: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cc24
 read_not_write:	1
 delay:	11
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 2370: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 2850: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48cc2e
 read_not_write:	1
 delay:	10
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 2850: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 3450: reporter [seq_body] 
 addr:	100000c
 write_data:	1f48cc3a
 read_not_write:	1
 delay:	15
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 3450: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 3790: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cc48
 read_not_write:	1
 delay:	1
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 3790: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 4430: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48cc58
 read_not_write:	1
 delay:	15
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 4430: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 5110: reporter [seq_body] 
 addr:	1000004
 write_data:	1f48cc6a
 read_not_write:	1
 delay:	16
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 5110: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 5550: reporter [seq_body] 
 addr:	100001c
 write_data:	1f48cc7e
 read_not_write:	1
 delay:	3
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 5550: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 6050: reporter [seq_body] 
 addr:	100000c
 write_data:	1f48cc94
 read_not_write:	1
 delay:	5
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 6050: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 6810: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48ccac
 read_not_write:	1
 delay:	17
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 6810: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 7390: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48ccc6
 read_not_write:	1
 delay:	7
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 7390: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 7910: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cce2
 read_not_write:	1
 delay:	3
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 7910: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 8430: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48cd00
 read_not_write:	1
 delay:	2
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 8430: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 8970: reporter [seq_body] 
 addr:	1000008
 write_data:	1f48cd20
 read_not_write:	1
 delay:	2
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 8970: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 9550: reporter [seq_body] 
 addr:	1000004
 write_data:	1f48cd42
 read_not_write:	1
 delay:	3
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 9550: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 10150: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cd66
 read_not_write:	1
 delay:	3
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 10150: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 10830: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cd8c
 read_not_write:	1
 delay:	6
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 10830: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 11550: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48cdb4
 read_not_write:	1
 delay:	7
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 11550: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 12370: reporter [seq_body] 
 addr:	1000004
 write_data:	1f48cdde
 read_not_write:	1
 delay:	11
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 12370: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 13290: reporter [seq_body] 
 addr:	1000018
 write_data:	1f48ce0a
 read_not_write:	1
 delay:	15
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 13290: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 14150: reporter [seq_body] 
 addr:	1000008
 write_data:	1f48ce38
 read_not_write:	1
 delay:	11
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 14150: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 15210: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48ce68
 read_not_write:	1
 delay:	20
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 15210: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 15930: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48ce9a
 read_not_write:	1
 delay:	2
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 15930: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 16770: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48cece
 read_not_write:	1
 delay:	7
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 16770: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 17510: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cf04
 read_not_write:	1
 delay:	1
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 17510: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 18350: reporter [seq_body] 
 addr:	100001c
 write_data:	1f48cf3c
 read_not_write:	1
 delay:	5
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 18350: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 19510: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48cf76
 read_not_write:	1
 delay:	20
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 19510: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 20450: reporter [seq_body] 
 addr:	100000c
 write_data:	1f48cfb2
 read_not_write:	1
 delay:	8
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 20450: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 21310: reporter [seq_body] 
 addr:	1000004
 write_data:	1f48cff0
 read_not_write:	1
 delay:	3
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(208) @ 21310: reporter [seq_body] READ WRITE MATCH
UVM_INFO @ 22510: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48d030
 read_not_write:	0
 delay:	20
 error:	0
 read_data:	0
UVM_INFO @ 23630: reporter [seq_body] 
 addr:	1000004
 write_data:	1f48d072
 read_not_write:	0
 delay:	15
 error:	0
 read_data:	0
UVM_INFO @ 24650: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48d0b6
 read_not_write:	0
 delay:	9
 error:	0
 read_data:	0
UVM_INFO @ 25730: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48d0fc
 read_not_write:	0
 delay:	11
 error:	0
 read_data:	0
UVM_INFO @ 26810: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48d144
 read_not_write:	0
 delay:	10
 error:	0
 read_data:	0
UVM_INFO @ 27950: reporter [seq_body] 
 addr:	100000c
 write_data:	1f48d18e
 read_not_write:	0
 delay:	12
 error:	0
 read_data:	0
UVM_INFO @ 29050: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48d1da
 read_not_write:	0
 delay:	9
 error:	0
 read_data:	0
UVM_INFO @ 30330: reporter [seq_body] 
 addr:	100001c
 write_data:	1f48d228
 read_not_write:	0
 delay:	17
 error:	0
 read_data:	0
UVM_INFO bidirect_bus_pkg.sv(270) @ 30330: uvm_test_top [** UVM TEST PASSED **] No Read Write mismatches
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 30330: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   76
UVM_WARNING :   18
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[** UVM TEST PASSED **]     1
[RNTST]     1
[UVM/COMP/NAME]    18
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[seq_body]    72

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 30ns; walltime 0.353 s; speed 1.176 us/s
- Verilator: cpu 0.026 s on 1 threads; alloced 67 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:53:49.824692" elapsed="0.000874"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:53:49.825673" elapsed="0.000409"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:53:49.826555" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T10:53:49.826178" elapsed="0.000446"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T10:52:15.630283" elapsed="94.196493"/>
</test>
<test id="s1-t21" name="use_models_bidirectional_item_done" line="147">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:53:49.827606" level="INFO">Starting process:
scripts/test-cookbook use_models_bidirectional_item_done ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:53:49.827989" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:55:24.181771" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:55:24.182051" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>use_models_bidirectional_item_done</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/use_models_bidirectional_item_done/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:53:49.827294" elapsed="94.354787"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:55:24.182941" level="INFO">Running test: use_models_bidirectional_item_done/bidirectional_item_done
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/use_models_bidirectional_item_done/bidirectional_item_done/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/use_models_bidirectional_item_done/bidirectional_item_done/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 13.860 MB sources in 346 modules, into 22.423 MB in 4497 C++ files needing 13.403 MB
- Verilator: Walltime 93.878 s (elab=0.741, cvt=5.442, bld=86.867); cpu 7.934 s on 4 threads; alloced 508.969 MB
  sim run #1 args: ''
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test bidirect_bus_test...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_driver" of the component "uvm_test_top.m_driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.m_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.m_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_sequencer" of the component "uvm_test_top.m_sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.m_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.m_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.m_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_INFO top_tb.sv(186) @ 330: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48cc10
 read_not_write:	1
 delay:	9
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 330: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 770: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cc12
 read_not_write:	1
 delay:	17
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 770: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 1010: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48cc16
 read_not_write:	1
 delay:	7
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 1010: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 1450: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48cc1c
 read_not_write:	1
 delay:	17
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 1450: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 1770: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cc24
 read_not_write:	1
 delay:	11
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 1770: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 2070: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48cc2e
 read_not_write:	1
 delay:	10
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 2070: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 2470: reporter [seq_body] 
 addr:	100000c
 write_data:	1f48cc3a
 read_not_write:	1
 delay:	15
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 2470: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 2590: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cc48
 read_not_write:	1
 delay:	1
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 2590: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 2990: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48cc58
 read_not_write:	1
 delay:	15
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 2990: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 3410: reporter [seq_body] 
 addr:	1000004
 write_data:	1f48cc6a
 read_not_write:	1
 delay:	16
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 3410: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 3570: reporter [seq_body] 
 addr:	100001c
 write_data:	1f48cc7e
 read_not_write:	1
 delay:	3
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 3570: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 3770: reporter [seq_body] 
 addr:	100000c
 write_data:	1f48cc94
 read_not_write:	1
 delay:	5
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 3770: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 4210: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48ccac
 read_not_write:	1
 delay:	17
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 4210: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 4450: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48ccc6
 read_not_write:	1
 delay:	7
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 4450: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 4610: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cce2
 read_not_write:	1
 delay:	3
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 4610: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 4750: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48cd00
 read_not_write:	1
 delay:	2
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 4750: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 4890: reporter [seq_body] 
 addr:	1000008
 write_data:	1f48cd20
 read_not_write:	1
 delay:	2
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 4890: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 5050: reporter [seq_body] 
 addr:	1000004
 write_data:	1f48cd42
 read_not_write:	1
 delay:	3
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 5050: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 5210: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cd66
 read_not_write:	1
 delay:	3
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 5210: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 5430: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cd8c
 read_not_write:	1
 delay:	6
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 5430: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 5670: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48cdb4
 read_not_write:	1
 delay:	7
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 5670: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 5990: reporter [seq_body] 
 addr:	1000004
 write_data:	1f48cdde
 read_not_write:	1
 delay:	11
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 5990: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 6390: reporter [seq_body] 
 addr:	1000018
 write_data:	1f48ce0a
 read_not_write:	1
 delay:	15
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 6390: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 6710: reporter [seq_body] 
 addr:	1000008
 write_data:	1f48ce38
 read_not_write:	1
 delay:	11
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 6710: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 7210: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48ce68
 read_not_write:	1
 delay:	20
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 7210: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 7350: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48ce9a
 read_not_write:	1
 delay:	2
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 7350: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 7590: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48cece
 read_not_write:	1
 delay:	7
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 7590: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 7710: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48cf04
 read_not_write:	1
 delay:	1
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 7710: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 7910: reporter [seq_body] 
 addr:	100001c
 write_data:	1f48cf3c
 read_not_write:	1
 delay:	5
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 7910: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 8410: reporter [seq_body] 
 addr:	1000010
 write_data:	1f48cf76
 read_not_write:	1
 delay:	20
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 8410: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 8670: reporter [seq_body] 
 addr:	100000c
 write_data:	1f48cfb2
 read_not_write:	1
 delay:	8
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 8670: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 8830: reporter [seq_body] 
 addr:	1000004
 write_data:	1f48cff0
 read_not_write:	1
 delay:	3
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(189) @ 8830: reporter [seq_body] READ WRITE MATCH
UVM_INFO top_tb.sv(186) @ 9310: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48d030
 read_not_write:	0
 delay:	20
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(186) @ 9690: reporter [seq_body] 
 addr:	1000004
 write_data:	1f48d072
 read_not_write:	0
 delay:	15
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(186) @ 9950: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48d0b6
 read_not_write:	0
 delay:	9
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(186) @ 10250: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48d0fc
 read_not_write:	0
 delay:	11
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(186) @ 10530: reporter [seq_body] 
 addr:	1000014
 write_data:	1f48d144
 read_not_write:	0
 delay:	10
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(186) @ 10850: reporter [seq_body] 
 addr:	100000c
 write_data:	1f48d18e
 read_not_write:	0
 delay:	12
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(186) @ 11110: reporter [seq_body] 
 addr:	1000000
 write_data:	1f48d1da
 read_not_write:	0
 delay:	9
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(186) @ 11530: reporter [seq_body] 
 addr:	100001c
 write_data:	1f48d228
 read_not_write:	0
 delay:	17
 error:	0
 read_data:	0
UVM_INFO top_tb.sv(242) @ 11530: uvm_test_top [** UVM TEST PASSED **] No Read Write mismatches
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 11530: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   76
UVM_WARNING :   18
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[** UVM TEST PASSED **]     1
[RNTST]     1
[UVM/COMP/NAME]    18
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[seq_body]    72

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 12ns; walltime 0.309 s; speed 598.593 ns/s
- Verilator: cpu 0.019 s on 1 threads; alloced 67 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:55:24.182275" elapsed="0.000970"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:55:24.183356" elapsed="0.000411"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:55:24.184241" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T10:55:24.183864" elapsed="0.000446"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T10:53:49.827005" elapsed="94.357418"/>
</test>
<test id="s1-t22" name="generation_sequence_randomization" line="154">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:55:24.185273" level="INFO">Starting process:
scripts/test-cookbook generation_sequence_randomization ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:55:24.185628" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:57:05.962943" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:57:05.963225" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>generation_sequence_randomization</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/generation_sequence_randomization/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:55:24.184964" elapsed="101.778292"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:57:05.964084" level="INFO">Running test: generation_sequence_randomization/ex1_sequence_randomization
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/generation_sequence_randomization/ex1_sequence_randomization/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/generation_sequence_randomization/ex1_sequence_randomization/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 32.467 MB sources in 358 modules, into 23.585 MB in 4790 C++ files needing 13.796 MB
- Verilator: Walltime 98.872 s (elab=0.838, cvt=5.577, bld=91.609); cpu 8.207 s on 4 threads; alloced 546.324 MB
  sim run #1 args: '+UVM_TESTNAME=seq_rand_test'
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(517) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO @ 0: reporter [RNTST] Running test seq_rand_test...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_agent" of the component "uvm_test_top.m_agent" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_driver" of the component "uvm_test_top.m_agent.m_driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.m_agent.m_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.m_agent.m_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_sequencer" of the component "uvm_test_top.m_agent.m_sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.m_agent.m_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.m_agent.m_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 0: reporter [run:] Transfer block of 128 words from 1000800-10009fc to 1018004-1018200
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 45990: reporter [run:] Finished transfer end addresses SRC: 10009fc DST:1018200
UVM_INFO ../tests/test_lib_pkg.sv(79) @ 45990: uvm_test_top [** UVM TEST PASSED **] Number of errors: 0
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 45990: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    7
UVM_WARNING :   19
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[** UVM TEST PASSED **]     1
[NO_DPI_TSTNAME]     1
[RNTST]     1
[UVM/COMP/NAME]    19
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[run:]     2

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 46ns; walltime 2.724 s; speed 140.669 ns/s
- Verilator: cpu 0.327 s on 1 threads; alloced 80 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:57:05.963451" elapsed="0.000852"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:57:05.964420" elapsed="0.000412"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:57:05.965311" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T10:57:05.964931" elapsed="0.000450"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T10:55:24.184651" elapsed="101.780848"/>
</test>
<test id="s1-t23" name="c_stimulus" line="161">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:57:05.966354" level="INFO">Starting process:
scripts/test-cookbook c_stimulus ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:57:05.966668" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T10:57:07.368845" level="INFO">Process completed.</msg>
<msg time="2025-09-09T10:57:07.369125" level="INFO">${result} = &lt;result object with rc 1&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>c_stimulus</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/c_stimulus/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T10:57:05.966044" elapsed="1.403110"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T10:57:07.370206" level="INFO">Running test: c_stimulus/block_level_example/sim
%Error: ../c_code/../uvm_tb/uvm_register_model/spi_reg_pkg.sv:334:19: Too many arguments in function call to FUNC 'sample'
                                                                    : ... note: In instance 'top_tb.DUT.shift'
  334 |     ra_cov.sample(offset, is_read);
      |                   ^~~~~~
        ... See the manual at https://verilator.org/verilator_doc.html?v=5.041 for more assistance.
%Error: ../c_code/../uvm_tb/uvm_register_model/spi_reg_pkg.sv:334:27: Too many arguments in function call to FUNC 'sample'
                                                                    : ... note: In instance 'top_tb.DUT.shift'
  334 |     ra_cov.sample(offset, is_read);
      |                           ^~~~~~~
%Error: Exiting due to 2 error(s)</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T10:57:07.369351" elapsed="0.000957"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T10:57:07.370475" elapsed="0.000562"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T10:57:07.371621" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<msg time="2025-09-09T10:57:07.371829" level="FAIL">1 != 0</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="FAIL" start="2025-09-09T10:57:07.371153" elapsed="0.000785">1 != 0</status>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="FAIL" start="2025-09-09T10:57:05.965756" elapsed="1.406399">1 != 0</status>
</test>
<test id="s1-t24" name="use_models_pipelined_get_put" line="168">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T10:57:07.373460" level="INFO">Starting process:
scripts/test-cookbook use_models_pipelined_get_put ./third-party/verilator/master</msg>
<msg time="2025-09-09T10:57:07.373915" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T11:07:07.372392" level="INFO">Timeout exceeded.</msg>
<msg time="2025-09-09T11:07:07.372453" level="INFO">Forcefully killing process.</msg>
<msg time="2025-09-09T11:07:07.472952" level="FAIL">Test timeout 10 minutes exceeded.</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>use_models_pipelined_get_put</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/use_models_pipelined_get_put/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="FAIL" start="2025-09-09T10:57:07.372899" elapsed="600.100101">Test timeout 10 minutes exceeded.</status>
</kw>
<kw name="Log" owner="BuiltIn">
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="NOT RUN" start="2025-09-09T11:07:07.473249" elapsed="0.000038"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="NOT RUN" start="2025-09-09T11:07:07.473419" elapsed="0.000024"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="NOT RUN" start="2025-09-09T11:07:07.473552" elapsed="0.000021"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="FAIL" start="2025-09-09T10:57:07.372484" elapsed="600.101332">Test timeout 10 minutes exceeded.</status>
</test>
<test id="s1-t25" name="Uvm_ac_config_db" line="175">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T11:07:07.474957" level="INFO">Starting process:
scripts/test-cookbook Uvm_ac_config_db ./third-party/verilator/master</msg>
<msg time="2025-09-09T11:07:07.475315" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T11:08:58.719850" level="INFO">Process completed.</msg>
<msg time="2025-09-09T11:08:58.720129" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>Uvm_ac_config_db</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/Uvm_ac_config_db/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T11:07:07.474537" elapsed="111.245622"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T11:08:58.721014" level="INFO">Running test: Uvm_ac_config_db/sim
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/Uvm_ac_config_db/sim/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/Uvm_ac_config_db/sim/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 37.081 MB sources in 355 modules, into 23.444 MB in 4781 C++ files needing 13.011 MB
- Verilator: Walltime 96.951 s (elab=0.742, cvt=5.542, bld=89.812); cpu 8.107 s on 4 threads; alloced 503.375 MB
  sim run #1 args: '+UVM_TESTNAME=sfr_test'
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(517) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO @ 0: reporter [RNTST] Running test sfr_test...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "env" of the component "uvm_test_top.env" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "agent" of the component "uvm_test_top.env.agent" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "ap" of the component "uvm_test_top.env.agent.ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "driver" of the component "uvm_test_top.env.agent.driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.env.agent.driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.env.agent.driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "monitor" of the component "uvm_test_top.env.agent.monitor" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "ap" of the component "uvm_test_top.env.agent.monitor.ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sequencer" of the component "uvm_test_top.env.agent.sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.env.agent.sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.env.agent.sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.env.agent.sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.env.agent.sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.env.agent.sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.env.agent.sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.env.agent.sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sb" of the component "uvm_test_top.env.sb" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_imp" of the component "uvm_test_top.env.sb.analysis_imp" violates the uvm component name constraints
UVM_INFO ../sfr_test_pkg/sfr_scoreboard.svh(75) @ 81970000: reporter [** UVM TEST PASSED **] SFR agent test passed with no errors in 509 valid read scenarios
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 81970000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    5
UVM_WARNING :   25
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[** UVM TEST PASSED **]     1
[NO_DPI_TSTNAME]     1
[RNTST]     1
[UVM/COMP/NAME]    25
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 82us; walltime 14.128 s; speed 153.410 us/s
- Verilator: cpu 0.534 s on 1 threads; alloced 68 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T11:08:58.720356" elapsed="0.000892"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T11:08:58.721374" elapsed="0.000444"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T11:08:58.722307" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T11:08:58.721921" elapsed="0.000460"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T11:07:07.474180" elapsed="111.248320"/>
</test>
<test id="s1-t26" name="biquad_example" line="182">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T11:08:58.723383" level="INFO">Starting process:
scripts/test-cookbook biquad_example ./third-party/verilator/master</msg>
<msg time="2025-09-09T11:08:58.723735" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T11:08:59.989263" level="INFO">Process completed.</msg>
<msg time="2025-09-09T11:08:59.989580" level="INFO">${result} = &lt;result object with rc 1&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>biquad_example</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/biquad_example/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T11:08:58.723066" elapsed="1.266551"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T11:08:59.990473" level="INFO">Running test: biquad_example/sim
%Error: ../tb/env/biquad_covergroup_wrappers.svh:114:23: Too many arguments in function call to FUNC 'sample'
                                                       : ... note: In instance 'biquad_tb.DUT'
  114 |   LP_FILTER_cg.sample(frequency);
      |                       ^~~~~~~~~
        ../tb/env/biquad_env_pkg.sv:33:1: ... note: In file included from 'biquad_env_pkg.sv'
        ... See the manual at https://verilator.org/verilator_doc.html?v=5.041 for more assistance.
%Error: ../tb/env/biquad_covergroup_wrappers.svh:213:23: Too many arguments in function call to FUNC 'sample'
                                                       : ... note: In instance 'biquad_tb.DUT'
  213 |   HP_FILTER_cg.sample(frequency);
      |                       ^~~~~~~~~
        ../tb/env/biquad_env_pkg.sv:33:1: ... note: In file included from 'biquad_env_pkg.sv'
%Error: ../tb/env/biquad_covergroup_wrappers.svh:312:23: Too many arguments in function call to FUNC 'sample'
                                                       : ... note: In instance 'biquad_tb.DUT'
  312 |   BP_FILTER_cg.sample(frequency);
      |                       ^~~~~~~~~
        ../tb/env/biquad_env_pkg.sv:33:1: ... note: In file included from 'biquad_env_pkg.sv'
%Error: Exiting due to 3 error(s)</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T11:08:59.989880" elapsed="0.000662"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T11:08:59.990649" elapsed="0.000428"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T11:08:59.991546" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<msg time="2025-09-09T11:08:59.991657" level="FAIL">1 != 0</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="FAIL" start="2025-09-09T11:08:59.991174" elapsed="0.000568">1 != 0</status>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="FAIL" start="2025-09-09T11:08:58.722765" elapsed="1.269132">1 != 0</status>
</test>
<test id="s1-t27" name="overriding" line="189">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T11:08:59.992762" level="INFO">Starting process:
scripts/test-cookbook overriding ./third-party/verilator/master</msg>
<msg time="2025-09-09T11:08:59.993173" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T11:10:34.394553" level="INFO">Process completed.</msg>
<msg time="2025-09-09T11:10:34.394852" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>overriding</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/overriding/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T11:08:59.992410" elapsed="94.402472"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T11:10:34.395640" level="INFO">Running test: overriding
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/overriding/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/overriding/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 13.860 MB sources in 346 modules, into 22.355 MB in 4502 C++ files needing 13.516 MB
- Verilator: Walltime 94.242 s (elab=0.803, cvt=5.583, bld=87.029); cpu 8.106 s on 4 threads; alloced 485.371 MB
  sim run #1 args: ''
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test sot_test...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_env" of the component "uvm_test_top.m_env" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_a_agent" of the component "uvm_test_top.m_env.m_a_agent" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_driver" of the component "uvm_test_top.m_env.m_a_agent.m_driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.m_env.m_a_agent.m_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.m_env.m_a_agent.m_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_sequencer" of the component "uvm_test_top.m_env.m_a_agent.m_sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.m_env.m_a_agent.m_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_env.m_a_agent.m_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_env.m_a_agent.m_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_env.m_a_agent.m_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_env.m_a_agent.m_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.m_env.m_a_agent.m_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.m_env.m_a_agent.m_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.m_env.m_a_agent.m_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.m_env.m_a_agent.m_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_env.m_a_agent.m_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_env.m_a_agent.m_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_env.m_a_agent.m_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_env.m_a_agent.m_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_INFO a_agent_pkg.sv(73) @ 10: reporter [RUN:] Heartbeat:C_SEQ
UVM_INFO a_agent_pkg.sv(73) @ 20: reporter [RUN:] Heartbeat:C_SEQ
UVM_INFO a_agent_pkg.sv(73) @ 30: reporter [RUN:] Heartbeat:C_SEQ
UVM_INFO a_agent_pkg.sv(85) @ 30: reporter [** UVM TEST PASSED **] All Overrides done correctly
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 30: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    7
UVM_WARNING :   20
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[** UVM TEST PASSED **]     1
[RNTST]     1
[RUN:]     3
[UVM/COMP/NAME]    20
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 9200s; walltime 0.006 s; speed 1467076.959 s/s
- Verilator: cpu 0.006 s on 1 threads; alloced 67 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T11:10:34.395069" elapsed="0.000802"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T11:10:34.395975" elapsed="0.000375"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T11:10:34.396834" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T11:10:34.396444" elapsed="0.000458"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T11:08:59.992137" elapsed="94.404876"/>
</test>
<test id="s1-t28" name="Uvm_ef_vif_config_db" line="196">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T11:10:34.397820" level="INFO">Starting process:
scripts/test-cookbook Uvm_ef_vif_config_db ./third-party/verilator/master</msg>
<msg time="2025-09-09T11:10:34.398162" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T11:12:12.482776" level="INFO">Process completed.</msg>
<msg time="2025-09-09T11:12:12.483052" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>Uvm_ef_vif_config_db</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/Uvm_ef_vif_config_db/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T11:10:34.397506" elapsed="98.085576"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T11:12:12.483925" level="INFO">Running test: Uvm_ef_vif_config_db/sim
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/Uvm_ef_vif_config_db/sim/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/Uvm_ef_vif_config_db/sim/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 37.062 MB sources in 351 modules, into 23.410 MB in 4763 C++ files needing 13.011 MB
- Verilator: Walltime 97.869 s (elab=0.728, cvt=5.316, bld=90.976); cpu 7.833 s on 4 threads; alloced 531.258 MB
  sim run #1 args: '+UVM_TESTNAME=sfr_test'
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(517) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO @ 0: reporter [RNTST] Running test sfr_test...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "env" of the component "uvm_test_top.env" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "agent" of the component "uvm_test_top.env.agent" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "ap" of the component "uvm_test_top.env.agent.ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "driver" of the component "uvm_test_top.env.agent.driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.env.agent.driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.env.agent.driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "monitor" of the component "uvm_test_top.env.agent.monitor" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "ap" of the component "uvm_test_top.env.agent.monitor.ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sequencer" of the component "uvm_test_top.env.agent.sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.env.agent.sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.env.agent.sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.env.agent.sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.env.agent.sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.env.agent.sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.env.agent.sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.env.agent.sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.env.agent.sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sb" of the component "uvm_test_top.env.sb" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_imp" of the component "uvm_test_top.env.sb.analysis_imp" violates the uvm component name constraints
UVM_INFO ../sfr_test_pkg/sfr_scoreboard.svh(75) @ 81970000: reporter [** UVM TEST PASSED **] SFR agent test passed with no errors in 908 valid read scenarios
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 81970000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    5
UVM_WARNING :   25
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[** UVM TEST PASSED **]     1
[NO_DPI_TSTNAME]     1
[RNTST]     1
[UVM/COMP/NAME]    25
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 82us; walltime 0.071 s; speed 1.158 ms/s
- Verilator: cpu 0.071 s on 1 threads; alloced 68 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T11:12:12.483276" elapsed="0.000872"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T11:12:12.484260" elapsed="0.000394"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T11:12:12.485163" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T11:12:12.484776" elapsed="0.000459"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T11:10:34.397234" elapsed="98.088120"/>
</test>
<test id="s1-t29" name="generation_sequence_persistence" line="203">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T11:12:12.486259" level="INFO">Starting process:
scripts/test-cookbook generation_sequence_persistence ./third-party/verilator/master</msg>
<msg time="2025-09-09T11:12:12.486584" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T11:17:35.801494" level="INFO">Process completed.</msg>
<msg time="2025-09-09T11:17:35.801840" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>generation_sequence_persistence</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/generation_sequence_persistence/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T11:12:12.485943" elapsed="323.315940"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T11:17:35.802816" level="INFO">Running test: generation_sequence_persistence/ex2_sequence_persistence
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/generation_sequence_persistence/ex2_sequence_persistence/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/generation_sequence_persistence/ex2_sequence_persistence/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 32.467 MB sources in 358 modules, into 23.585 MB in 4790 C++ files needing 13.796 MB
- Verilator: Walltime 97.037 s (elab=0.760, cvt=5.373, bld=90.056); cpu 7.930 s on 4 threads; alloced 532.324 MB
  sim run #1 args: '+UVM_TESTNAME=complete_transfer_test'
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(517) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO @ 0: reporter [RNTST] Running test complete_transfer_test...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_agent" of the component "uvm_test_top.m_agent" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_driver" of the component "uvm_test_top.m_agent.m_driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.m_agent.m_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.m_agent.m_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_sequencer" of the component "uvm_test_top.m_agent.m_sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.m_agent.m_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.m_agent.m_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 0: reporter [run:] Transfer block of 256 words from 100011c-1000518 to 1034848-1034c44
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 91670: reporter [run:] Finished transfer end addresses SRC: 1000518 DST:1034c44
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 91670: reporter [run:] Transfer block of 256 words from 1000518-1000914 to 1034c44-1035040
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 183550: reporter [run:] Finished transfer end addresses SRC: 1000914 DST:1035040
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 183550: reporter [run:] Transfer block of 256 words from 1000914-1000d10 to 1035040-103543c
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 275690: reporter [run:] Finished transfer end addresses SRC: 1000d10 DST:103543c
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 275690: reporter [run:] Transfer block of 256 words from 1000d10-100110c to 103543c-1035838
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 367890: reporter [run:] Finished transfer end addresses SRC: 100110c DST:1035838
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 367890: reporter [run:] Transfer block of 256 words from 100110c-1001508 to 1035838-1035c34
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 459710: reporter [run:] Finished transfer end addresses SRC: 1001508 DST:1035c34
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 459710: reporter [run:] Transfer block of 256 words from 1001508-1001904 to 1035c34-1036030
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 551730: reporter [run:] Finished transfer end addresses SRC: 1001904 DST:1036030
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 551730: reporter [run:] Transfer block of 256 words from 1001904-1001d00 to 1036030-103642c
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 643650: reporter [run:] Finished transfer end addresses SRC: 1001d00 DST:103642c
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 643650: reporter [run:] Transfer block of 256 words from 1001d00-10020fc to 103642c-1036828
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 735790: reporter [run:] Finished transfer end addresses SRC: 10020fc DST:1036828
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 735790: reporter [run:] Transfer block of 256 words from 10020fc-10024f8 to 1036828-1036c24
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 827110: reporter [run:] Finished transfer end addresses SRC: 10024f8 DST:1036c24
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 827110: reporter [run:] Transfer block of 256 words from 10024f8-10028f4 to 1036c24-1037020
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 919170: reporter [run:] Finished transfer end addresses SRC: 10028f4 DST:1037020
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 919170: reporter [run:] Transfer block of 256 words from 10028f4-1002cf0 to 1037020-103741c
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 1011270: reporter [run:] Finished transfer end addresses SRC: 1002cf0 DST:103741c
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 1011270: reporter [run:] Transfer block of 256 words from 1002cf0-10030ec to 103741c-1037818
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 1102990: reporter [run:] Finished transfer end addresses SRC: 10030ec DST:1037818
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 1102990: reporter [run:] Transfer block of 256 words from 10030ec-10034e8 to 1037818-1037c14
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 1194950: reporter [run:] Finished transfer end addresses SRC: 10034e8 DST:1037c14
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 1194950: reporter [run:] Transfer block of 256 words from 10034e8-10038e4 to 1037c14-1038010
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 1286690: reporter [run:] Finished transfer end addresses SRC: 10038e4 DST:1038010
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 1286690: reporter [run:] Transfer block of 256 words from 10038e4-1003ce0 to 1038010-103840c
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 1379110: reporter [run:] Finished transfer end addresses SRC: 1003ce0 DST:103840c
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 1379110: reporter [run:] Transfer block of 256 words from 1003ce0-10040dc to 103840c-1038808
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 1471430: reporter [run:] Finished transfer end addresses SRC: 10040dc DST:1038808
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 1471430: reporter [run:] Transfer block of 256 words from 10040dc-10044d8 to 1038808-1038c04
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 1563530: reporter [run:] Finished transfer end addresses SRC: 10044d8 DST:1038c04
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 1563530: reporter [run:] Transfer block of 256 words from 10044d8-10048d4 to 1038c04-1039000
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 1655370: reporter [run:] Finished transfer end addresses SRC: 10048d4 DST:1039000
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 1655370: reporter [run:] Transfer block of 256 words from 10048d4-1004cd0 to 1039000-10393fc
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 1747330: reporter [run:] Finished transfer end addresses SRC: 1004cd0 DST:10393fc
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 1747330: reporter [run:] Transfer block of 256 words from 1004cd0-10050cc to 10393fc-10397f8
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 1839130: reporter [run:] Finished transfer end addresses SRC: 10050cc DST:10397f8
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 1839130: reporter [run:] Transfer block of 256 words from 10050cc-10054c8 to 10397f8-1039bf4
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 1931010: reporter [run:] Finished transfer end addresses SRC: 10054c8 DST:1039bf4
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 1931010: reporter [run:] Transfer block of 256 words from 10054c8-10058c4 to 1039bf4-1039ff0
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 2023110: reporter [run:] Finished transfer end addresses SRC: 10058c4 DST:1039ff0
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 2023110: reporter [run:] Transfer block of 256 words from 10058c4-1005cc0 to 1039ff0-103a3ec
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 2115030: reporter [run:] Finished transfer end addresses SRC: 1005cc0 DST:103a3ec
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 2115030: reporter [run:] Transfer block of 256 words from 1005cc0-10060bc to 103a3ec-103a7e8
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 2207030: reporter [run:] Finished transfer end addresses SRC: 10060bc DST:103a7e8
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 2207030: reporter [run:] Transfer block of 256 words from 10060bc-10064b8 to 103a7e8-103abe4
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 2298850: reporter [run:] Finished transfer end addresses SRC: 10064b8 DST:103abe4
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 2298850: reporter [run:] Transfer block of 256 words from 10064b8-10068b4 to 103abe4-103afe0
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 2390890: reporter [run:] Finished transfer end addresses SRC: 10068b4 DST:103afe0
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 2390890: reporter [run:] Transfer block of 256 words from 10068b4-1006cb0 to 103afe0-103b3dc
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 2482650: reporter [run:] Finished transfer end addresses SRC: 1006cb0 DST:103b3dc
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 2482650: reporter [run:] Transfer block of 256 words from 1006cb0-10070ac to 103b3dc-103b7d8
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 2574470: reporter [run:] Finished transfer end addresses SRC: 10070ac DST:103b7d8
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 2574470: reporter [run:] Transfer block of 256 words from 10070ac-10074a8 to 103b7d8-103bbd4
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 2666650: reporter [run:] Finished transfer end addresses SRC: 10074a8 DST:103bbd4
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 2666650: reporter [run:] Transfer block of 256 words from 10074a8-10078a4 to 103bbd4-103bfd0
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 2758790: reporter [run:] Finished transfer end addresses SRC: 10078a4 DST:103bfd0
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 2758790: reporter [run:] Transfer block of 256 words from 10078a4-1007ca0 to 103bfd0-103c3cc
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 2850670: reporter [run:] Finished transfer end addresses SRC: 1007ca0 DST:103c3cc
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 2850670: reporter [run:] Transfer block of 256 words from 1007ca0-100809c to 103c3cc-103c7c8
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 2942650: reporter [run:] Finished transfer end addresses SRC: 100809c DST:103c7c8
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 2942650: reporter [run:] Transfer block of 256 words from 100809c-1008498 to 103c7c8-103cbc4
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 3034670: reporter [run:] Finished transfer end addresses SRC: 1008498 DST:103cbc4
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 3034670: reporter [run:] Transfer block of 256 words from 1008498-1008894 to 103cbc4-103cfc0
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 3126570: reporter [run:] Finished transfer end addresses SRC: 1008894 DST:103cfc0
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 3126570: reporter [run:] Transfer block of 256 words from 1008894-1008c90 to 103cfc0-103d3bc
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 3218510: reporter [run:] Finished transfer end addresses SRC: 1008c90 DST:103d3bc
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 3218510: reporter [run:] Transfer block of 256 words from 1008c90-100908c to 103d3bc-103d7b8
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 3310270: reporter [run:] Finished transfer end addresses SRC: 100908c DST:103d7b8
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 3310270: reporter [run:] Transfer block of 256 words from 100908c-1009488 to 103d7b8-103dbb4
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 3401850: reporter [run:] Finished transfer end addresses SRC: 1009488 DST:103dbb4
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 3401850: reporter [run:] Transfer block of 256 words from 1009488-1009884 to 103dbb4-103dfb0
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 3493750: reporter [run:] Finished transfer end addresses SRC: 1009884 DST:103dfb0
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 3493750: reporter [run:] Transfer block of 256 words from 1009884-1009c80 to 103dfb0-103e3ac
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 3585730: reporter [run:] Finished transfer end addresses SRC: 1009c80 DST:103e3ac
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 3585730: reporter [run:] Transfer block of 256 words from 1009c80-100a07c to 103e3ac-103e7a8
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 3677530: reporter [run:] Finished transfer end addresses SRC: 100a07c DST:103e7a8
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 3677530: reporter [run:] Transfer block of 256 words from 100a07c-100a478 to 103e7a8-103eba4
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 3769290: reporter [run:] Finished transfer end addresses SRC: 100a478 DST:103eba4
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 3769290: reporter [run:] Transfer block of 256 words from 100a478-100a874 to 103eba4-103efa0
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 3860910: reporter [run:] Finished transfer end addresses SRC: 100a874 DST:103efa0
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 3860910: reporter [run:] Transfer block of 256 words from 100a874-100ac70 to 103efa0-103f39c
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 3952710: reporter [run:] Finished transfer end addresses SRC: 100ac70 DST:103f39c
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 3952710: reporter [run:] Transfer block of 256 words from 100ac70-100b06c to 103f39c-103f798
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 4044530: reporter [run:] Finished transfer end addresses SRC: 100b06c DST:103f798
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 4044530: reporter [run:] Transfer block of 256 words from 100b06c-100b468 to 103f798-103fb94
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 4136850: reporter [run:] Finished transfer end addresses SRC: 100b468 DST:103fb94
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(106) @ 4136850: reporter [run:] Transfer block of 256 words from 100b468-100b864 to 103fb94-103ff90
UVM_INFO ../sequence_library/bus_seq_lib_pkg.sv(141) @ 4228910: reporter [run:] Finished transfer end addresses SRC: 100b864 DST:103ff90
UVM_INFO ../tests/test_lib_pkg.sv(79) @ 4228910: uvm_test_top [** UVM TEST PASSED **] Number of errors: 0
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 4228910: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   97
UVM_WARNING :   19
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[** UVM TEST PASSED **]     1
[NO_DPI_TSTNAME]     1
[RNTST]     1
[UVM/COMP/NAME]    19
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[run:]    92

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 4us; walltime 226.064 s; speed 576.692 ns/s
- Verilator: cpu 7.333 s on 1 threads; alloced 80 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T11:17:35.802091" elapsed="0.001040"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T11:17:35.803281" elapsed="0.000454"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T11:17:35.804287" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T11:17:35.803855" elapsed="0.000508"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T11:12:12.485587" elapsed="323.318899"/>
</test>
<test id="s1-t30" name="use_models_pipelined_item_done" line="210">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T11:17:35.806236" level="INFO">Starting process:
scripts/test-cookbook use_models_pipelined_item_done ./third-party/verilator/master</msg>
<msg time="2025-09-09T11:17:35.806624" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T11:27:35.805197" level="INFO">Timeout exceeded.</msg>
<msg time="2025-09-09T11:27:35.805253" level="INFO">Forcefully killing process.</msg>
<msg time="2025-09-09T11:27:35.905803" level="FAIL">Test timeout 10 minutes exceeded.</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>use_models_pipelined_item_done</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/use_models_pipelined_item_done/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="FAIL" start="2025-09-09T11:17:35.805077" elapsed="600.100783">Test timeout 10 minutes exceeded.</status>
</kw>
<kw name="Log" owner="BuiltIn">
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="NOT RUN" start="2025-09-09T11:27:35.906097" elapsed="0.000033"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="NOT RUN" start="2025-09-09T11:27:35.906244" elapsed="0.000022"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="NOT RUN" start="2025-09-09T11:27:35.906363" elapsed="0.000021"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="FAIL" start="2025-09-09T11:17:35.804756" elapsed="600.101821">Test timeout 10 minutes exceeded.</status>
</test>
<test id="s1-t31" name="interrupts_prioritised" line="217">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T11:27:35.907630" level="INFO">Starting process:
scripts/test-cookbook interrupts_prioritised ./third-party/verilator/master</msg>
<msg time="2025-09-09T11:27:35.908001" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T11:29:13.788978" level="INFO">Process completed.</msg>
<msg time="2025-09-09T11:29:13.789253" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>interrupts_prioritised</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/interrupts_prioritised/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T11:27:35.907261" elapsed="97.882021"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T11:29:13.790126" level="INFO">Running test: interrupts_prioritised/prioritised
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/interrupts_prioritised/prioritised/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/interrupts_prioritised/prioritised/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 23.127 MB sources in 355 modules, into 23.606 MB in 4787 C++ files needing 12.524 MB
- Verilator: Walltime 96.456 s (elab=0.839, cvt=5.592, bld=89.151); cpu 8.286 s on 4 threads; alloced 500.609 MB
  sim run #1 args: ''
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test int_test...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_agent" of the component "uvm_test_top.m_agent" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_driver" of the component "uvm_test_top.m_agent.m_driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.m_agent.m_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.m_agent.m_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_sequencer" of the component "uvm_test_top.m_agent.m_sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_agent.m_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.m_agent.m_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.m_agent.m_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_agent.m_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_INFO top.sv(141) @ 80: reporter [ISR0] Entering ISR 1
UVM_INFO top.sv(141) @ 100: reporter [ISR3] Entering ISR 1
UVM_INFO top.sv(141) @ 180: reporter [ISR1] Entering ISR 1
UVM_INFO top.sv(141) @ 220: reporter [ISR2] Entering ISR 1
UVM_INFO top.sv(146) @ 470: reporter [ISR0] Read back status
UVM_INFO top.sv(152) @ 890: reporter [ISR0] Leaving ISR 1
UVM_INFO top.sv(146) @ 890: reporter [ISR1] Read back status
UVM_INFO top.sv(152) @ 1270: reporter [ISR1] Leaving ISR 1
UVM_INFO top.sv(141) @ 1270: reporter [ISR1] Entering ISR 2
UVM_INFO top.sv(146) @ 1270: reporter [ISR2] Read back status
UVM_INFO top.sv(152) @ 1530: reporter [ISR2] Leaving ISR 1
UVM_INFO top.sv(141) @ 1530: reporter [ISR2] Entering ISR 2
UVM_INFO top.sv(146) @ 1530: reporter [ISR1] Read back status
UVM_INFO top.sv(152) @ 1930: reporter [ISR1] Leaving ISR 2
UVM_INFO top.sv(141) @ 1930: reporter [ISR1] Entering ISR 3
UVM_INFO top.sv(146) @ 1930: reporter [ISR2] Read back status
UVM_INFO top.sv(141) @ 2120: reporter [ISR0] Entering ISR 2
UVM_INFO top.sv(152) @ 2250: reporter [ISR2] Leaving ISR 2
UVM_INFO top.sv(146) @ 2250: reporter [ISR0] Read back status
UVM_INFO top.sv(152) @ 2590: reporter [ISR0] Leaving ISR 2
UVM_INFO top.sv(146) @ 2590: reporter [ISR1] Read back status
UVM_INFO top.sv(141) @ 2600: reporter [ISR2] Entering ISR 3
UVM_INFO top.sv(152) @ 2810: reporter [ISR1] Leaving ISR 3
UVM_INFO top.sv(141) @ 2810: reporter [ISR1] Entering ISR 4
UVM_INFO top.sv(146) @ 2810: reporter [ISR2] Read back status
UVM_INFO top.sv(141) @ 2820: reporter [ISR0] Entering ISR 3
UVM_INFO top.sv(152) @ 3210: reporter [ISR2] Leaving ISR 3
UVM_INFO top.sv(146) @ 3210: reporter [ISR0] Read back status
UVM_INFO top.sv(152) @ 3690: reporter [ISR0] Leaving ISR 3
UVM_INFO top.sv(146) @ 3690: reporter [ISR1] Read back status
UVM_INFO top.sv(152) @ 3850: reporter [ISR1] Leaving ISR 4
UVM_INFO top.sv(146) @ 3850: reporter [ISR3] Read back status
UVM_INFO top.sv(141) @ 4100: reporter [ISR1] Entering ISR 5
UVM_INFO top.sv(152) @ 4310: reporter [ISR3] Leaving ISR 1
UVM_INFO top.sv(141) @ 4310: reporter [ISR3] Entering ISR 2
UVM_INFO top.sv(146) @ 4310: reporter [ISR1] Read back status
UVM_INFO top.sv(152) @ 4430: reporter [ISR1] Leaving ISR 5
UVM_INFO top.sv(146) @ 4430: reporter [ISR3] Read back status
UVM_INFO top.sv(152) @ 4790: reporter [ISR3] Leaving ISR 2
UVM_INFO top.sv(141) @ 4790: reporter [ISR3] Entering ISR 3
UVM_INFO top.sv(146) @ 4790: reporter [ISR3] Read back status
UVM_INFO top.sv(141) @ 4820: reporter [ISR1] Entering ISR 6
UVM_INFO top.sv(152) @ 4950: reporter [ISR3] Leaving ISR 3
UVM_INFO top.sv(146) @ 4950: reporter [ISR1] Read back status
UVM_INFO top.sv(152) @ 5170: reporter [ISR1] Leaving ISR 6
UVM_INFO top.sv(141) @ 5300: reporter [ISR3] Entering ISR 4
UVM_INFO top.sv(146) @ 5330: reporter [ISR3] Read back status
UVM_INFO top.sv(141) @ 5480: reporter [ISR2] Entering ISR 4
UVM_INFO top.sv(141) @ 5500: reporter [ISR0] Entering ISR 4
UVM_INFO top.sv(146) @ 5570: reporter [ISR0] Read back status
UVM_INFO top.sv(152) @ 5690: reporter [ISR0] Leaving ISR 4
UVM_INFO top.sv(146) @ 5690: reporter [ISR2] Read back status
UVM_INFO top.sv(141) @ 5740: reporter [ISR1] Entering ISR 7
UVM_INFO top.sv(152) @ 6170: reporter [ISR2] Leaving ISR 4
UVM_INFO top.sv(141) @ 6170: reporter [ISR2] Entering ISR 5
UVM_INFO top.sv(146) @ 6170: reporter [ISR1] Read back status
UVM_INFO top.sv(152) @ 6670: reporter [ISR1] Leaving ISR 7
UVM_INFO top.sv(146) @ 6670: reporter [ISR2] Read back status
UVM_INFO top.sv(152) @ 6830: reporter [ISR2] Leaving ISR 5
UVM_INFO top.sv(141) @ 7040: reporter [ISR0] Entering ISR 5
UVM_INFO top.sv(152) @ 7070: reporter [ISR3] Leaving ISR 4
UVM_INFO top.sv(141) @ 7070: reporter [ISR3] Entering ISR 5
UVM_INFO top.sv(146) @ 7070: reporter [ISR0] Read back status
UVM_INFO top.sv(152) @ 7330: reporter [ISR0] Leaving ISR 5
UVM_INFO top.sv(146) @ 7330: reporter [ISR3] Read back status
UVM_INFO top.sv(152) @ 7730: reporter [ISR3] Leaving ISR 5
UVM_INFO top.sv(141) @ 7730: reporter [ISR3] Entering ISR 6
UVM_INFO top.sv(146) @ 7730: reporter [ISR3] Read back status
UVM_INFO top.sv(141) @ 8000: reporter [ISR1] Entering ISR 8
UVM_INFO top.sv(146) @ 8210: reporter [ISR1] Read back status
UVM_INFO top.sv(141) @ 8480: reporter [ISR2] Entering ISR 6
UVM_INFO top.sv(152) @ 8670: reporter [ISR1] Leaving ISR 8
UVM_INFO top.sv(146) @ 8670: reporter [ISR2] Read back status
UVM_INFO top.sv(152) @ 9010: reporter [ISR2] Leaving ISR 6
UVM_INFO top.sv(141) @ 9010: reporter [ISR2] Entering ISR 7
UVM_INFO top.sv(146) @ 9010: reporter [ISR2] Read back status
UVM_INFO top.sv(141) @ 9080: reporter [ISR1] Entering ISR 9
UVM_INFO top.sv(152) @ 9230: reporter [ISR2] Leaving ISR 7
UVM_INFO top.sv(141) @ 9230: reporter [ISR2] Entering ISR 8
UVM_INFO top.sv(146) @ 9230: reporter [ISR1] Read back status
UVM_INFO top.sv(152) @ 9370: reporter [ISR1] Leaving ISR 9
UVM_INFO top.sv(141) @ 9370: reporter [ISR1] Entering ISR 10
UVM_INFO top.sv(146) @ 9370: reporter [ISR2] Read back status
UVM_INFO top.sv(152) @ 9610: reporter [ISR2] Leaving ISR 8
UVM_INFO top.sv(141) @ 9610: reporter [ISR2] Entering ISR 9
UVM_INFO top.sv(146) @ 9610: reporter [ISR1] Read back status
UVM_INFO top.sv(152) @ 9770: reporter [ISR1] Leaving ISR 10
UVM_INFO top.sv(141) @ 9770: reporter [ISR1] Entering ISR 11
UVM_INFO top.sv(146) @ 9770: reporter [ISR2] Read back status
UVM_INFO top.sv(152) @ 10230: reporter [ISR2] Leaving ISR 9
UVM_INFO top.sv(146) @ 10230: reporter [ISR1] Read back status
UVM_INFO top.sv(152) @ 10690: reporter [ISR1] Leaving ISR 11
UVM_INFO top.sv(141) @ 10690: reporter [ISR1] Entering ISR 12
UVM_INFO top.sv(146) @ 10690: reporter [ISR1] Read back status
UVM_INFO top.sv(152) @ 11110: reporter [ISR1] Leaving ISR 12
UVM_INFO top.sv(152) @ 11590: reporter [ISR3] Leaving ISR 6
UVM_INFO top.sv(141) @ 11590: reporter [ISR3] Entering ISR 7
UVM_INFO top.sv(146) @ 11590: reporter [ISR3] Read back status
UVM_INFO top.sv(141) @ 11640: reporter [ISR1] Entering ISR 13
UVM_INFO top.sv(141) @ 12000: reporter [ISR2] Entering ISR 10
UVM_INFO top.sv(152) @ 12070: reporter [ISR3] Leaving ISR 7
UVM_INFO top.sv(141) @ 12070: reporter [ISR3] Entering ISR 8
UVM_INFO top.sv(146) @ 12070: reporter [ISR1] Read back status
UVM_INFO top.sv(152) @ 12190: reporter [ISR1] Leaving ISR 13
UVM_INFO top.sv(141) @ 12190: reporter [ISR1] Entering ISR 14
UVM_INFO top.sv(146) @ 12190: reporter [ISR2] Read back status
UVM_INFO top.sv(141) @ 12480: reporter [ISR0] Entering ISR 6
UVM_INFO top.sv(152) @ 12630: reporter [ISR2] Leaving ISR 10
UVM_INFO top.sv(141) @ 12630: reporter [ISR2] Entering ISR 11
UVM_INFO top.sv(146) @ 12630: reporter [ISR0] Read back status
UVM_INFO top.sv(152) @ 12750: reporter [ISR0] Leaving ISR 6
UVM_INFO top.sv(146) @ 12750: reporter [ISR1] Read back status
UVM_INFO top.sv(152) @ 13230: reporter [ISR1] Leaving ISR 14
UVM_INFO top.sv(141) @ 13230: reporter [ISR1] Entering ISR 15
UVM_INFO top.sv(146) @ 13230: reporter [ISR2] Read back status
UVM_INFO top.sv(152) @ 13470: reporter [ISR2] Leaving ISR 11
UVM_INFO top.sv(141) @ 13470: reporter [ISR2] Entering ISR 12
UVM_INFO top.sv(146) @ 13470: reporter [ISR1] Read back status
UVM_INFO top.sv(152) @ 13910: reporter [ISR1] Leaving ISR 15
UVM_INFO top.sv(146) @ 13910: reporter [ISR2] Read back status
UVM_INFO top.sv(152) @ 14090: reporter [ISR2] Leaving ISR 12
UVM_INFO top.sv(141) @ 14090: reporter [ISR2] Entering ISR 13
UVM_INFO top.sv(146) @ 14090: reporter [ISR2] Read back status
UVM_INFO top.sv(152) @ 14490: reporter [ISR2] Leaving ISR 13
UVM_INFO top.sv(146) @ 14490: reporter [ISR3] Read back status
UVM_INFO top.sv(141) @ 14680: reporter [ISR1] Entering ISR 16
UVM_INFO top.sv(152) @ 14770: reporter [ISR3] Leaving ISR 8
UVM_INFO top.sv(141) @ 14770: reporter [ISR3] Entering ISR 9
UVM_INFO top.sv(146) @ 14770: reporter [ISR1] Read back status
UVM_INFO top.sv(141) @ 14880: reporter [ISR2] Entering ISR 14
UVM_INFO top.sv(141) @ 15020: reporter [ISR0] Entering ISR 7
UVM_INFO top.sv(152) @ 15050: reporter [ISR1] Leaving ISR 16
UVM_INFO top.sv(146) @ 15050: reporter [ISR0] Read back status
UVM_INFO top.sv(152) @ 15290: reporter [ISR0] Leaving ISR 7
UVM_INFO top.sv(146) @ 15290: reporter [ISR2] Read back status
UVM_INFO top.sv(141) @ 15500: reporter [ISR1] Entering ISR 17
UVM_INFO top.sv(152) @ 15610: reporter [ISR2] Leaving ISR 14
UVM_INFO top.sv(146) @ 15610: reporter [ISR1] Read back status
UVM_INFO top.sv(152) @ 16030: reporter [ISR1] Leaving ISR 17
UVM_INFO top.sv(141) @ 16030: reporter [ISR1] Entering ISR 18
UVM_INFO top.sv(146) @ 16030: reporter [ISR1] Read back status
UVM_INFO top.sv(152) @ 16250: reporter [ISR1] Leaving ISR 18
UVM_INFO top.sv(146) @ 16250: reporter [ISR3] Read back status
UVM_INFO top.sv(141) @ 16320: reporter [ISR1] Entering ISR 19
UVM_INFO top.sv(152) @ 16370: reporter [ISR3] Leaving ISR 9
UVM_INFO top.sv(141) @ 16370: reporter [ISR3] Entering ISR 10
UVM_INFO top.sv(146) @ 16370: reporter [ISR1] Read back status
UVM_INFO top.sv(141) @ 16660: reporter [ISR2] Entering ISR 15
UVM_INFO top.sv(152) @ 16750: reporter [ISR1] Leaving ISR 19
UVM_INFO top.sv(141) @ 16750: reporter [ISR1] Entering ISR 20
UVM_INFO top.sv(146) @ 16750: reporter [ISR2] Read back status
UVM_INFO top.sv(152) @ 17110: reporter [ISR2] Leaving ISR 15
UVM_INFO top.sv(146) @ 17110: reporter [ISR1] Read back status
UVM_INFO top.sv(141) @ 17160: reporter [ISR2] Entering ISR 16
UVM_INFO top.sv(152) @ 17230: reporter [ISR1] Leaving ISR 20
UVM_INFO top.sv(146) @ 17230: reporter [ISR2] Read back status
UVM_INFO top.sv(152) @ 17670: reporter [ISR2] Leaving ISR 16
UVM_INFO top.sv(141) @ 17670: reporter [ISR2] Entering ISR 17
UVM_INFO top.sv(146) @ 17670: reporter [ISR2] Read back status
UVM_INFO top.sv(152) @ 17990: reporter [ISR2] Leaving ISR 17
UVM_INFO top.sv(141) @ 17990: reporter [ISR2] Entering ISR 18
UVM_INFO top.sv(146) @ 17990: reporter [ISR2] Read back status
UVM_INFO top.sv(152) @ 18250: reporter [ISR2] Leaving ISR 18
UVM_INFO top.sv(146) @ 18250: reporter [ISR3] Read back status
UVM_INFO top.sv(152) @ 18490: reporter [ISR3] Leaving ISR 10
UVM_INFO top.sv(141) @ 18490: reporter [ISR3] Entering ISR 11
UVM_INFO top.sv(146) @ 18490: reporter [ISR3] Read back status
UVM_INFO top.sv(152) @ 18610: reporter [ISR3] Leaving ISR 11
UVM_INFO top.sv(141) @ 18660: reporter [ISR3] Entering ISR 12
UVM_INFO top.sv(141) @ 18860: reporter [ISR2] Entering ISR 19
UVM_INFO top.sv(146) @ 18950: reporter [ISR2] Read back status
UVM_INFO top.sv(141) @ 19160: reporter [ISR1] Entering ISR 21
UVM_INFO top.sv(152) @ 19390: reporter [ISR2] Leaving ISR 19
UVM_INFO top.sv(141) @ 19390: reporter [ISR2] Entering ISR 20
UVM_INFO top.sv(146) @ 19390: reporter [ISR1] Read back status
UVM_INFO top.sv(152) @ 19630: reporter [ISR1] Leaving ISR 21
UVM_INFO top.sv(146) @ 19630: reporter [ISR2] Read back status
UVM_INFO top.sv(152) @ 19770: reporter [ISR2] Leaving ISR 20
UVM_INFO top.sv(146) @ 19770: reporter [ISR3] Read back status
UVM_INFO top.sv(152) @ 20150: reporter [ISR3] Leaving ISR 12
UVM_INFO top.sv(141) @ 20150: reporter [ISR3] Entering ISR 13
UVM_INFO top.sv(146) @ 20150: reporter [ISR3] Read back status
UVM_INFO top.sv(152) @ 20490: reporter [ISR3] Leaving ISR 13
UVM_INFO top.sv(252) @ 49870: reporter [** UVM TEST PASSED **] All interrupts were serviced
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 49870: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  187
UVM_WARNING :   19
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[** UVM TEST PASSED **]     1
[ISR0]    21
[ISR1]    63
[ISR2]    60
[ISR3]    39
[RNTST]     1
[UVM/COMP/NAME]    19
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 50ns; walltime 1.220 s; speed 720.320 ns/s
- Verilator: cpu 0.069 s on 1 threads; alloced 68 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T11:29:13.789470" elapsed="0.000932"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T11:29:13.790510" elapsed="0.000397"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T11:29:13.791373" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T11:29:13.791001" elapsed="0.000440"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T11:27:35.906925" elapsed="97.884627"/>
</test>
<test id="s1-t32" name="Uvm_tb_build_bl_tb" line="224">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T11:29:13.792555" level="INFO">Starting process:
scripts/test-cookbook Uvm_tb_build_bl_tb ./third-party/verilator/master</msg>
<msg time="2025-09-09T11:29:13.792922" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T11:29:15.210344" level="INFO">Process completed.</msg>
<msg time="2025-09-09T11:29:15.210618" level="INFO">${result} = &lt;result object with rc 1&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>Uvm_tb_build_bl_tb</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/Uvm_tb_build_bl_tb/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T11:29:13.792064" elapsed="1.418584"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T11:29:15.211425" level="INFO">Running test: Uvm_tb_build_bl_tb/block_level_tbs/spi_tb/sim
%Error: /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/seq/uvm_sequencer.svh:156:21: Function Argument expects a CLASSREFDTYPE 'uvm_sequencer__Tz8_TBz8', got CLASSREFDTYPE 'uvm_sequencer__Tz8'
                                                                                                                                                           : ... note: In instance 'hdl_top.DUT.shift'
  156 |   seq_item_export = new ("seq_item_export", this);
      |                     ^~~
        /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/seq/uvm_seq.svh:30:1: ... note: In file included from 'uvm_seq.svh'
        /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/uvm_pkg.sv:36:1: ... note: In file included from 'uvm_pkg.sv'
        ... See the manual at https://verilator.org/verilator_doc.html?v=5.041 for more assistance.
%Error: /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/seq/uvm_sequencer.svh:156:21: Function Argument expects a CLASSREFDTYPE 'uvm_sequencer__Tz14_TBz14', got CLASSREFDTYPE 'uvm_sequencer__Tz14'
                                                                                                                                                           : ... note: In instance 'hdl_top.DUT.shift'
  156 |   seq_item_export = new ("seq_item_export", this);
      |                     ^~~
        /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/seq/uvm_seq.svh:30:1: ... note: In file included from 'uvm_seq.svh'
        /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/uvm_pkg.sv:36:1: ... note: In file included from 'uvm_pkg.sv'
%Error: ../../../agents/spi_agent/spi_agent.svh:66:17: Assign RHS expects a CLASSREFDTYPE 'uvm_sequencer__Tz14', got CLASSREFDTYPE 'uvm_sequencer__Tz14_TBz14'
                                                     : ... note: In instance 'hdl_top.DUT.shift'
   66 |     m_sequencer = spi_sequencer::type_id::create("m_sequencer", this);
      |                 ^
        ../register_model/../../../agents/spi_agent/spi_agent_pkg.sv:33:1: ... note: In file included from 'spi_agent_pkg.sv'
%Error: ../../../agents/apb_agent/apb_agent.svh:66:17: Assign RHS expects a CLASSREFDTYPE 'uvm_sequencer__Tz8', got CLASSREFDTYPE 'uvm_sequencer__Tz8_TBz8'
                                                     : ... note: In instance 'hdl_top.DUT.shift'
   66 |     m_sequencer = apb_sequencer::type_id::create("m_sequencer", this);
      |                 ^
        ../register_model/../../../agents/apb_agent/apb_agent_pkg.sv:32:1: ... note: In file included from 'apb_agent_pkg.sv'
%Error: Exiting due to 4 error(s)</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T11:29:15.210867" elapsed="0.000630"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T11:29:15.211599" elapsed="0.000403"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T11:29:15.212472" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<msg time="2025-09-09T11:29:15.212582" level="FAIL">1 != 0</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="FAIL" start="2025-09-09T11:29:15.212097" elapsed="0.000549">1 != 0</status>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="FAIL" start="2025-09-09T11:29:13.791790" elapsed="1.421029">1 != 0</status>
</test>
<test id="s1-t33" name="priority_grab_lock" line="231">
<kw name="Run Process" owner="Process">
<msg time="2025-09-09T11:29:15.213866" level="INFO">Starting process:
scripts/test-cookbook priority_grab_lock ./third-party/verilator/master</msg>
<msg time="2025-09-09T11:29:15.214216" level="INFO">Waiting for process to complete.</msg>
<msg time="2025-09-09T11:30:47.963134" level="INFO">Process completed.</msg>
<msg time="2025-09-09T11:30:47.963439" level="INFO">${result} = &lt;result object with rc 0&gt;</msg>
<var>${result}</var>
<arg>scripts/test-cookbook</arg>
<arg>priority_grab_lock</arg>
<arg>./third-party/verilator/master</arg>
<arg>stdout=out/uvm-cookbook/priority_grab_lock/stdout.log</arg>
<arg>stderr=STDOUT</arg>
<doc>Runs a process and waits for it to complete.</doc>
<status status="PASS" start="2025-09-09T11:29:15.213326" elapsed="92.750149"/>
</kw>
<kw name="Log" owner="BuiltIn">
<msg time="2025-09-09T11:30:47.964330" level="INFO">Running test: priority_grab_lock/grab_lock
make: Entering directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/priority_grab_lock/grab_lock/verilator_obj_dir'
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_dpi.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_dpi.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_timing.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_random.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_random.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/verilated_threads.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.fast.gch
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vuvm_pkg__pch.h -o Vuvm_pkg__pch.h.slow.gch
echo "" &gt; Vuvm_pkg__ALL.verilator_deplist.tmp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_0.o Vuvm_pkg_vm_classes_0.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_1.o Vuvm_pkg_vm_classes_1.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_2.o Vuvm_pkg_vm_classes_2.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg_vm_classes_3.o Vuvm_pkg_vm_classes_3.cpp
ccache g++-11 -Os  -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.fast -c -o Vuvm_pkg__Dpi.o Vuvm_pkg__Dpi.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_0.o Vuvm_pkg_vm_classes_Slow_0.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_1.o Vuvm_pkg_vm_classes_Slow_1.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_2.o Vuvm_pkg_vm_classes_Slow_2.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg_vm_classes_Slow_3.o Vuvm_pkg_vm_classes_Slow_3.cpp
ccache g++-11   -I.  -MMD -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include -I/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/./third-party/verilator/master/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVM_SOLVER_DEFAULT='"z3 --in"' -DVL_TIME_CONTEXT   -fcoroutines -include Vuvm_pkg__pch.h.slow -c -o Vuvm_pkg__Syms.o Vuvm_pkg__Syms.cpp
g++-11    verilated.o verilated_dpi.o verilated_timing.o verilated_random.o verilated_threads.o Vuvm_pkg__ALL.a    -pthread -lpthread -latomic   -o Vuvm_pkg
rm Vuvm_pkg__ALL.verilator_deplist.tmp
make: Leaving directory '/home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-examples/ref_uvc_design/uvm_code_examples/priority_grab_lock/grab_lock/verilator_obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.041 devel rev v5.040-45-gfeea221f3
- Verilator: Built from 9.244 MB sources in 344 modules, into 22.354 MB in 4484 C++ files needing 13.365 MB
- Verilator: Walltime 92.563 s (elab=0.715, cvt=5.336, bld=85.687); cpu 7.803 s on 4 threads; alloced 541.934 MB
  sim run #1 args: '+ARB_TYPE=SEQ_ARB_FIFO'
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh(449) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test arb_test...
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(289) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "uvm_test_top" of the component "uvm_test_top" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_driver" of the component "uvm_test_top.m_driver" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_port" of the component "uvm_test_top.m_driver.rsp_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_port" of the component "uvm_test_top.m_driver.seq_item_port" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "m_sequencer" of the component "uvm_test_top.m_sequencer" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "req_fifo" of the component "uvm_test_top.m_sequencer.req_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_sequencer.req_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_sequencer.req_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_sequencer.req_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_sequencer.req_fifo.put_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "rsp_export" of the component "uvm_test_top.m_sequencer.rsp_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "seq_item_export" of the component "uvm_test_top.m_sequencer.seq_item_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "sqr_rsp_analysis_fifo" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "analysis_export" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.analysis_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_ap" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.get_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "get_peek_export" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.get_peek_export" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_ap" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.put_ap" violates the uvm component name constraints
UVM_WARNING /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_traversal.svh(274) @ 0: reporter [UVM/COMP/NAME] the name "put_export" of the component "uvm_test_top.m_sequencer.sqr_rsp_analysis_fifo.put_export" violates the uvm component name constraints
UVM_INFO top.sv(380) @ 0: uvm_test_top [Sequencer Arbitration selected:] SEQ_ARB_FIFO
UVM_INFO top.sv(107) @ 1: reporter [RCVD] Type: 1 S1:1 S2:0 S3:0 S4:0 GB:0 LK:0
UVM_INFO top.sv(206) @ 10: reporter [grab_seq] This sequence is NOT blocked by an existing lock in place
UVM_INFO top.sv(107) @ 11: reporter [RCVD] Type: 5 S1:1 S2:0 S3:0 S4:0 GB:1 LK:0
UVM_INFO top.sv(176) @ 12: reporter [is_blocked] This sequence is blocked by a lock or a grab
UVM_INFO top.sv(107) @ 21: reporter [RCVD] Type: 5 S1:1 S2:0 S3:0 S4:0 GB:2 LK:0
UVM_INFO top.sv(107) @ 31: reporter [RCVD] Type: 5 S1:1 S2:0 S3:0 S4:0 GB:3 LK:0
UVM_INFO top.sv(107) @ 41: reporter [RCVD] Type: 5 S1:1 S2:0 S3:0 S4:0 GB:4 LK:0
UVM_INFO top.sv(107) @ 51: reporter [RCVD] Type: 2 S1:1 S2:1 S3:0 S4:0 GB:4 LK:0
UVM_INFO top.sv(107) @ 61: reporter [RCVD] Type: 3 S1:1 S2:1 S3:1 S4:0 GB:4 LK:0
UVM_INFO top.sv(107) @ 71: reporter [RCVD] Type: 4 S1:1 S2:1 S3:1 S4:1 GB:4 LK:0
UVM_INFO top.sv(107) @ 81: reporter [RCVD] Type: 1 S1:2 S2:1 S3:1 S4:1 GB:4 LK:0
UVM_INFO top.sv(107) @ 91: reporter [RCVD] Type: 2 S1:2 S2:2 S3:1 S4:1 GB:4 LK:0
UVM_INFO top.sv(107) @ 101: reporter [RCVD] Type: 3 S1:2 S2:2 S3:2 S4:1 GB:4 LK:0
UVM_INFO top.sv(107) @ 111: reporter [RCVD] Type: 4 S1:2 S2:2 S3:2 S4:2 GB:4 LK:0
UVM_INFO top.sv(107) @ 121: reporter [RCVD] Type: 1 S1:3 S2:2 S3:2 S4:2 GB:4 LK:0
UVM_INFO top.sv(107) @ 131: reporter [RCVD] Type: 2 S1:3 S2:3 S3:2 S4:2 GB:4 LK:0
UVM_INFO top.sv(107) @ 141: reporter [RCVD] Type: 3 S1:3 S2:3 S3:3 S4:2 GB:4 LK:0
UVM_INFO top.sv(107) @ 151: reporter [RCVD] Type: 4 S1:3 S2:3 S3:3 S4:3 GB:4 LK:0
UVM_INFO top.sv(252) @ 161: reporter [lock_seq] This sequence is NOT blocked by an existing lock
UVM_INFO top.sv(107) @ 161: reporter [RCVD] Type: 6 S1:3 S2:3 S3:3 S4:3 GB:4 LK:1
UVM_INFO top.sv(107) @ 171: reporter [RCVD] Type: 6 S1:3 S2:3 S3:3 S4:3 GB:4 LK:2
UVM_INFO top.sv(201) @ 181: reporter [grab_seq] This sequence IS BLOCKED by an existing lock in place
UVM_INFO top.sv(107) @ 181: reporter [RCVD] Type: 6 S1:3 S2:3 S3:3 S4:3 GB:4 LK:3
UVM_INFO top.sv(107) @ 191: reporter [RCVD] Type: 6 S1:3 S2:3 S3:3 S4:3 GB:4 LK:4
UVM_INFO top.sv(107) @ 201: reporter [RCVD] Type: 5 S1:3 S2:3 S3:3 S4:3 GB:5 LK:4
UVM_INFO top.sv(107) @ 211: reporter [RCVD] Type: 5 S1:3 S2:3 S3:3 S4:3 GB:6 LK:4
UVM_INFO top.sv(107) @ 221: reporter [RCVD] Type: 5 S1:3 S2:3 S3:3 S4:3 GB:7 LK:4
UVM_INFO top.sv(107) @ 231: reporter [RCVD] Type: 5 S1:3 S2:3 S3:3 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 241: reporter [RCVD] Type: 1 S1:4 S2:3 S3:3 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 251: reporter [RCVD] Type: 2 S1:4 S2:4 S3:3 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 261: reporter [RCVD] Type: 3 S1:4 S2:4 S3:4 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 271: reporter [RCVD] Type: 1 S1:5 S2:4 S3:4 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 281: reporter [RCVD] Type: 2 S1:5 S2:5 S3:4 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 291: reporter [RCVD] Type: 3 S1:5 S2:5 S3:5 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 301: reporter [RCVD] Type: 1 S1:6 S2:5 S3:5 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 311: reporter [RCVD] Type: 2 S1:6 S2:6 S3:5 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 321: reporter [RCVD] Type: 3 S1:6 S2:6 S3:6 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 331: reporter [RCVD] Type: 1 S1:7 S2:6 S3:6 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 341: reporter [RCVD] Type: 2 S1:7 S2:7 S3:6 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 351: reporter [RCVD] Type: 3 S1:7 S2:7 S3:7 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 361: reporter [RCVD] Type: 1 S1:8 S2:7 S3:7 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 371: reporter [RCVD] Type: 2 S1:8 S2:8 S3:7 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 381: reporter [RCVD] Type: 3 S1:8 S2:8 S3:8 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 391: reporter [RCVD] Type: 1 S1:9 S2:8 S3:8 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 401: reporter [RCVD] Type: 2 S1:9 S2:9 S3:8 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 411: reporter [RCVD] Type: 3 S1:9 S2:9 S3:9 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 421: reporter [RCVD] Type: 1 S1:10 S2:9 S3:9 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 431: reporter [RCVD] Type: 2 S1:10 S2:10 S3:9 S4:3 GB:8 LK:4
UVM_INFO top.sv(107) @ 441: reporter [RCVD] Type: 3 S1:10 S2:10 S3:10 S4:3 GB:8 LK:4
UVM_INFO top.sv(114) @ 551: reporter [SEQ_ARB_TEST] * UVM TEST PASSED *
UVM_INFO /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_report_server.svh(864) @ 551: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   54
UVM_WARNING :   18
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RCVD]    45
[RNTST]     1
[SEQ_ARB_TEST]     1
[Sequencer Arbitration selected:]     1
[UVM/COMP/NAME]    18
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[grab_seq]     2
[is_blocked]     1
[lock_seq]     1

- /home/runner/work/verilator-verification-features-tests/verilator-verification-features-tests/third-party/uvm-2017/src/base/uvm_root.svh:585: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.041 devel
- Verilator: $finish at 9200s; walltime 0.008 s; speed 1079776.594 s/s
- Verilator: cpu 0.009 s on 1 threads; alloced 67 MB</msg>
<arg>${result.stdout}</arg>
<doc>Logs the given message with the given level.</doc>
<status status="PASS" start="2025-09-09T11:30:47.963669" elapsed="0.000910"/>
</kw>
<kw name="Run Keyword If" owner="BuiltIn">
<arg>${result.rc}==-15</arg>
<arg>Set Tags</arg>
<arg>Timeout</arg>
<doc>Runs the given keyword with the given arguments, if ``condition`` is true.</doc>
<status status="PASS" start="2025-09-09T11:30:47.964690" elapsed="0.000406"/>
</kw>
<kw name="Should Be Equal As Integers" owner="BuiltIn">
<msg time="2025-09-09T11:30:47.965572" level="INFO">Argument types are:
&lt;class 'int'&gt;
&lt;class 'str'&gt;</msg>
<arg>${result.rc}</arg>
<arg>0</arg>
<doc>Fails if objects are unequal after converting them to integers.</doc>
<status status="PASS" start="2025-09-09T11:30:47.965194" elapsed="0.000447"/>
</kw>
<tag>Branch: 'master'</tag>
<timeout value="10 minutes"/>
<status status="PASS" start="2025-09-09T11:29:15.213052" elapsed="92.752722"/>
</test>
<kw name="Terminate All Processes" owner="Process" type="TEARDOWN">
<arg>kill=True</arg>
<doc>Terminates all still running processes started by this library.</doc>
<status status="PASS" start="2025-09-09T11:30:47.966297" elapsed="0.000312"/>
</kw>
<status status="FAIL" start="2025-09-09T10:09:47.149755" elapsed="4860.816891"/>
</suite>
<statistics>
<total>
<stat pass="21" fail="12" skip="0">All Tests</stat>
</total>
<tag>
<stat pass="21" fail="12" skip="0">Branch: 'master'</stat>
</tag>
<suite>
<stat name="Uvm-Cookbook" id="s1" pass="21" fail="12" skip="0">Uvm-Cookbook</stat>
</suite>
</statistics>
<errors>
</errors>
</robot>
