/*
 * Copyright 2011 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/dts-v1/;
#include "imx6dl.dtsi"
#include <dt-bindings/interrupt-controller/irq.h>

/ {
	model = "Technologic Systems i.MX6 Solo TS-4900 (Default Device Tree)";
	compatible = "fsl,imx6dl-ts4900", "fsl,imx6dl";

	memory {
		reg = <0x10000000 0x20000000>;
	};

	leds {
		compatible = "gpio-leds";

		green-led {
			label = "green-led";
			gpios = <&gpio2 24 1>;
			default-state = "on";
		};

		red-led {
			label = "red-led";
			gpios = <&gpio1 2 1>;
			default-state = "off";
		};
	};

	regulators {
		compatible = "simple-bus";

		reg_2p5v: 2p5v {
			compatible = "regulator-fixed";
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_1p8v: 1p8v {
			compatible = "regulator-fixed";
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_usb_otg_vbus: usb_otg_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 0>;
			enable-active-high;
		};
	};

	wlan {
	   compatible = "ti,wilink8";
	   interrupt-parent = <&gpio1>;
	   interrupts = <26 IRQ_TYPE_EDGE_FALLING>;
	};
	
};


&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio3 19 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1_1>;
	status = "okay";
	flash: n25q064@0 {
		compatible = "st,n25q064";
		spi-max-frequency = <59000000>;
		reg = <0>;
	};
};

&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio5 29 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2_4900>;
	status = "okay";
	spidev: spi@0 {
		compatible = "spidev";
		reg = <0>;
		spi-max-frequency = <25000000>;
	};
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};


&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_misc>;

	uart1-4900 {
		pinctrl_uart1_4900: uart1-grp-2 {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	0x1b0b1
				MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	0x1b0b1
			>;
		};
	};

	uart2-4900 {
		pinctrl_uart2_4900: uart2-grp-2 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_7__UART2_TX_DATA	0x1b0b1
				MX6QDL_PAD_GPIO_8__UART2_RX_DATA	0x1b0b1
				MX6QDL_PAD_SD4_DAT6__UART2_CTS_B    0x1b0b1
			>;
		};
	};

	uart3-4900 {
		pinctrl_uart3_4900: uart3-grp-2 {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__UART3_TX_DATA	0x1b0b1
				MX6QDL_PAD_SD4_CLK__UART3_TX_DATA	0x1b0b1
			>;
		};
	};

	uart4-4900 {
		pinctrl_uart4_4900: uart4-grp-2 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL0__UART4_TX_DATA	0x1b0b1
				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA	0x1b0b1
				MX6QDL_PAD_CSI0_DAT17__UART4_CTS_B  0x1b0b1
			>;
		};
	};

	uart5-4900 {
		pinctrl_uart5_4900: uart5-grp-2 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__UART5_TX_DATA	0x1b0b1
				MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA	0x1b0b1
			>;
		};
	};


	// TODO verify irq uses same pad settings
	usdhc1-4900 {
		pinctrl_usdhc1_4900: usdhc1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD	     0x17059
				MX6QDL_PAD_SD1_CLK__SD1_CLK	     0x10059
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0	 0x17059
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1	 0x17059
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2	 0x17059
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3	 0x17059
				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26 0x17059 // WIFI IRQ								
			>;
		};
	};

	usdhc2-4900 {
		pinctrl_usdhc2_4900: usdhc2grp-2 {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
			>;
		};
	};

	ecspi2-4900 {
		pinctrl_ecspi2_4900: ecspi2-1 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__ECSPI2_SCLK    0x100b1
				MX6QDL_PAD_CSI0_DAT9__ECSPI2_MOSI    0x100b1
				MX6QDL_PAD_CSI0_DAT10__ECSPI2_MISO   0x100b1
				MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29    0x100b1 // Offboard CS0#
				MX6QDL_PAD_CSI0_DAT16__GPIO6_IO02    0x100b1 // FPGA CS1#
			>;
		};
	};

	enet-4900 {
		pinctrl_enet_4900: enet-4900 {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x4001b0a8
				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28     0x80000000
				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20       0x80000000 // ETH_PHY_RESET
			>;
		};
	};
	
	misc {
		pinctrl_misc: misc {
			fsl,pins = <
				MX6QDL_PAD_EIM_A19__GPIO2_IO19         0x80000000 // EN_LCD_3.3V
				MX6QDL_PAD_EIM_D19__GPIO3_IO19         0x80000000 // SPI_1_CS#
				MX6QDL_PAD_GPIO_0__CCM_CLKO1           0x130b0    // Audio CLK
				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21      0x80000000 // FPGA_RESET#
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20    0x80000000 // FPGA_DONE
				MX6QDL_PAD_SD3_RST__GPIO7_IO08         0x80000000 // EMMC_RESET#
				MX6QDL_PAD_GPIO_2__GPIO1_IO02          0x80000000 // RED_LED#
				MX6QDL_PAD_GPIO_3__XTALOSC_REF_CLK_24M 0x10       // FPGA 24MHZ
				MX6QDL_PAD_GPIO_4__GPIO1_IO04          0x80000000 // FPGA_IRQ
				MX6QDL_PAD_GPIO_5__GPIO1_IO05          0x80000000 // DIO_1
				MX6QDL_PAD_GPIO_6__GPIO1_IO06          0x80000000 // DIO_2
				MX6QDL_PAD_GPIO_9__GPIO1_IO09          0x80000000 // DIO_3
				MX6QDL_PAD_GPIO_16__GPIO7_IO11         0x80000000 // DIO_4
				MX6QDL_PAD_GPIO_17__GPIO7_IO12         0x80000000 // DIO_5
				MX6QDL_PAD_GPIO_19__GPIO4_IO05         0x80000000 // DIO_7
				MX6QDL_PAD_CSI0_MCLK__GPIO5_IO19       0x80000000 // DIO_8
				MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18     0x80000000 // DIO_9
				MX6QDL_PAD_CSI0_DAT12__GPIO5_IO30      0x80000000 // DIO_0
				MX6QDL_PAD_CSI0_DAT13__GPIO5_IO31      0x80000000 // DIO_6
				MX6QDL_PAD_EIM_LBA__GPIO2_IO27         0x80000000 // BUS_ALE#
				MX6QDL_PAD_EIM_OE__GPIO2_IO25          0x80000000 // DIO_15
				MX6QDL_PAD_EIM_RW__GPIO2_IO26          0x80000000 // BUS_DIR
				MX6QDL_PAD_EIM_CS0__GPIO2_IO23         0x80000000 // BUS_CS#
				MX6QDL_PAD_EIM_CS1__GPIO2_IO24         0x80000000 // GREEN_LED#
				MX6QDL_PAD_EIM_A16__GPIO2_IO22         0x80000000 // EN_USB_5V#
				MX6QDL_PAD_EIM_A17__GPIO2_IO21         0x80000000 // OFF_BD_RESET#
				MX6QDL_PAD_EIM_A18__GPIO2_IO20         0x80000000 // DIO_14
				MX6QDL_PAD_EIM_A20__GPIO2_IO18         0x80000000 // DIO_16
				MX6QDL_PAD_EIM_A21__GPIO2_IO17         0x80000000 // DIO_12
				MX6QDL_PAD_EIM_A22__GPIO2_IO16         0x80000000 // DIO_18
				MX6QDL_PAD_EIM_A23__GPIO6_IO06         0x80000000 // DIO_19
				MX6QDL_PAD_EIM_A24__GPIO5_IO04         0x80000000 // DIO_20
				MX6QDL_PAD_EIM_D31__GPIO3_IO31         0x80000000 // BUS_BHE#
				MX6QDL_PAD_EIM_BCLK__GPIO6_IO31        0x80000000 // DIO_13
				MX6QDL_PAD_EIM_WAIT__GPIO5_IO00        0x80000000 // EIM_WAIT#
				MX6QDL_PAD_EIM_EB0__GPIO2_IO28         0x80000000 // EN_SD_POWER#
				MX6QDL_PAD_EIM_EB1__GPIO2_IO29         0x80000000 // DIO_10
				MX6QDL_PAD_EIM_DA0__GPIO3_IO00         0x80000000 // MUX_AD_00
				MX6QDL_PAD_EIM_DA1__GPIO3_IO01         0x80000000 // MUX_AD_01
				MX6QDL_PAD_EIM_DA2__GPIO3_IO02         0x80000000 // MUX_AD_02
				MX6QDL_PAD_EIM_DA3__GPIO3_IO03         0x80000000 // MUX_AD_03
				MX6QDL_PAD_EIM_DA4__GPIO3_IO04         0x80000000 // MUX_AD_04
				MX6QDL_PAD_EIM_DA5__GPIO3_IO05         0x80000000 // MUX_AD_05
				MX6QDL_PAD_EIM_DA6__GPIO3_IO06         0x80000000 // MUX_AD_06
				MX6QDL_PAD_EIM_DA7__GPIO3_IO07         0x80000000 // MUX_AD_07
				MX6QDL_PAD_EIM_DA8__GPIO3_IO08         0x80000000 // MUX_AD_08
				MX6QDL_PAD_EIM_DA9__GPIO3_IO09         0x80000000 // MUX_AD_09
				MX6QDL_PAD_EIM_DA10__GPIO3_IO10        0x80000000 // MUX_AD_10
				MX6QDL_PAD_EIM_DA11__GPIO3_IO11        0x80000000 // MUX_AD_11
				MX6QDL_PAD_EIM_DA12__GPIO3_IO12        0x80000000 // MUX_AD_12
				MX6QDL_PAD_EIM_DA13__GPIO3_IO13        0x80000000 // MUX_AD_13
				MX6QDL_PAD_EIM_DA14__GPIO3_IO14        0x80000000 // MUX_AD_14
				MX6QDL_PAD_EIM_DA15__GPIO3_IO15        0x80000000 // MUX_AD_15
				// The default DTS configures these all as DIO.  The TS-TPC-8390
				// imx6q-ts4900-2.dts shows an example of these as LCD pins.

				MX6QDL_PAD_DI0_DISP_CLK__GPIO4_IO16    0x80000000 // LCD_CLK
				MX6QDL_PAD_DI0_PIN15__GPIO4_IO17       0x80000000 // DE
				MX6QDL_PAD_DI0_PIN2__GPIO4_IO18        0x80000000 // Hsync
				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19        0x80000000 // Vsync
				MX6QDL_PAD_DISP0_DAT0__GPIO4_IO21      0x80000000
				MX6QDL_PAD_DISP0_DAT1__GPIO4_IO22      0x80000000
				MX6QDL_PAD_DISP0_DAT2__GPIO4_IO23      0x80000000
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24      0x80000000
				MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25      0x80000000
				MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26      0x80000000
				MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27      0x80000000
				MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28      0x80000000
				MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29      0x80000000
				MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30      0x80000000
				MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31     0x80000000
				MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05     0x80000000
				MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06     0x80000000
				MX6QDL_PAD_DISP0_DAT13__GPIO5_IO07     0x80000000
				MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08     0x80000000
				MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09     0x80000000
				MX6QDL_PAD_DISP0_DAT16__GPIO5_IO10     0x80000000
				MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11     0x80000000
				MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12     0x80000000
				MX6QDL_PAD_DISP0_DAT19__GPIO5_IO13     0x80000000
				MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14     0x80000000
				MX6QDL_PAD_DISP0_DAT21__GPIO5_IO15     0x80000000
				MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16     0x80000000
				MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17     0x80000000
			>;
		};
		
		
	};
	
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg_1>;
	disable-over-current;
	status = "okay";
};

&usbh1 {
	status = "okay";
};

&weim {
    status = "disabled";
};

// WIFI
&usdhc1 { 
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1_4900>;
	vmmc-supply = <&reg_1p8v>;
	bus-width = <4>;
	fsl,cd-controller;
	fsl,wp-controller;
	non-removable;
};


// SD
&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_4900>;
	vmmc-supply = <&reg_3p3v>;
	bus-width = <4>;
	status = "okay";
	//fsl,cd-controller;
	fsl,wp-controller;	
};

// eMMC
&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3_2>;
	vmmc-supply = <&reg_3p3v>;
	bus-width = <4>;
	status = "okay";
	fsl,cd-controller;
	fsl,wp-controller;
	non-removable;
}; 

&uart1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_4900>;
};


&uart2 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2_4900>;
};

&uart3 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3_4900>;
};


&uart4 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4_4900>;
};

&uart5 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5_4900>;
};


&i2c1 {
	status = "okay";
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1_1>;

	rtc: isl12022@6f {
		compatible = "isl,isl12022";
		reg = <0x6f>;
	};
};

&i2c2 {
	status = "okay";
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2_2>;
};


&flexcan1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_flexcan1_1>;
        status = "okay";
};

&flexcan2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_flexcan2_1>;
        status = "okay";
};


&fec {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_enet_4900>;
		phy-mode = "rgmii";
		phy-autoneg = "enable";
		status = "okay";	
};


