-batch 
-create matrix_mul_ip_core_s_int_g 
-ver 1.00.a 
-dir "C:\FPGA\AXI4\Virtex6_ML605_MUL_IP_CORE" 
-lang vhdl 
-bus axi4lite ms 
-reg 2 
-xps 
-ise 
-bfmsim all
-driver 
