Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec  6 21:58:28 2020
| Host         : DESKTOP-RJ2UN0N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (15)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: D1/clk_10000_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PB/dbD/check/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PB/dbU/check/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.438        0.000                      0                  195        0.106        0.000                      0                  195        4.500        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.438        0.000                      0                  195        0.106        0.000                      0                  195        4.500        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 D1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 2.445ns (52.638%)  route 2.200ns (47.362%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.724     5.327    D1/clk_IBUF_BUFG
    SLICE_X6Y94          FDCE                                         r  D1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  D1/count_reg[0]/Q
                         net (fo=34, routed)          1.368     7.212    D1/count_reg_n_0_[0]
    SLICE_X5Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.792 r  D1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.792    D1/count0_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.906 r  D1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.906    D1/count0_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.020 r  D1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.020    D1/count0_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.134 r  D1/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.134    D1/count0_carry__2_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.248 r  D1/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.248    D1/count0_carry__3_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.362 r  D1/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.362    D1/count0_carry__4_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.476 r  D1/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.476    D1/count0_carry__5_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.810 r  D1/count0_carry__6/O[1]
                         net (fo=1, routed)           0.832     9.643    D1/count0_carry__6_n_6
    SLICE_X6Y94          LUT5 (Prop_lut5_I4_O)        0.329     9.972 r  D1/count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.972    D1/count[30]
    SLICE_X6Y94          FDCE                                         r  D1/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.603    15.026    D1/clk_IBUF_BUFG
    SLICE_X6Y94          FDCE                                         r  D1/count_reg[30]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X6Y94          FDCE (Setup_fdce_C_D)        0.118    15.409    D1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.409    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 A1/nolabel_line12/datad_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/a2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 1.375ns (31.433%)  route 2.999ns (68.567%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.726     5.329    A1/nolabel_line12/clk_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  A1/nolabel_line12/datad_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.478     5.807 r  A1/nolabel_line12/datad_reg[2]/Q
                         net (fo=10, routed)          1.025     6.831    A1/nolabel_line12/datad_reg_n_0_[2]
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.323     7.154 r  A1/nolabel_line12/a2[3]_i_8/O
                         net (fo=2, routed)           1.022     8.177    A1/nolabel_line12/c2[2]
    SLICE_X3Y95          LUT6 (Prop_lut6_I4_O)        0.326     8.503 f  A1/nolabel_line12/a2[3]_i_3/O
                         net (fo=1, routed)           0.351     8.853    A1/nolabel_line12/a2[3]_i_3_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.124     8.977 r  A1/nolabel_line12/a2[3]_i_2/O
                         net (fo=4, routed)           0.602     9.579    A1/nolabel_line12/a2[3]_i_2_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I0_O)        0.124     9.703 r  A1/nolabel_line12/a2[0]_i_1/O
                         net (fo=1, routed)           0.000     9.703    A1/nolabel_line12_n_3
    SLICE_X2Y96          FDCE                                         r  A1/a2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.605    15.028    A1/clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  A1/a2_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y96          FDCE (Setup_fdce_C_D)        0.079    15.346    A1/a2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 D1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 2.287ns (52.981%)  route 2.030ns (47.019%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.724     5.327    D1/clk_IBUF_BUFG
    SLICE_X6Y94          FDCE                                         r  D1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  D1/count_reg[0]/Q
                         net (fo=34, routed)          1.368     7.212    D1/count_reg_n_0_[0]
    SLICE_X5Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.792 r  D1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.792    D1/count0_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.906 r  D1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.906    D1/count0_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.020 r  D1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.020    D1/count0_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.134 r  D1/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.134    D1/count0_carry__2_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.248 r  D1/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.248    D1/count0_carry__3_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.362 r  D1/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.362    D1/count0_carry__4_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.675 r  D1/count0_carry__5/O[3]
                         net (fo=1, routed)           0.662     9.337    D1/count0_carry__5_n_4
    SLICE_X4Y94          LUT5 (Prop_lut5_I4_O)        0.306     9.643 r  D1/count[28]_i_1/O
                         net (fo=1, routed)           0.000     9.643    D1/count[28]
    SLICE_X4Y94          FDCE                                         r  D1/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.603    15.026    D1/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  D1/count_reg[28]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)        0.031    15.297    D1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 PB/dbU/check/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PB/dbU/check/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.828ns (22.263%)  route 2.891ns (77.737%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.726     5.329    PB/dbU/check/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  PB/dbU/check/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  PB/dbU/check/count_reg[20]/Q
                         net (fo=2, routed)           0.814     6.598    PB/dbU/check/count[20]
    SLICE_X1Y99          LUT4 (Prop_lut4_I1_O)        0.124     6.722 f  PB/dbU/check/count[0]_i_4/O
                         net (fo=1, routed)           1.099     7.821    PB/dbU/check/count[0]_i_4_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.945 f  PB/dbU/check/count[0]_i_2/O
                         net (fo=3, routed)           0.165     8.110    PB/dbU/check/count[0]_i_2_n_0
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     8.234 r  PB/dbU/check/count[25]_i_1__0/O
                         net (fo=25, routed)          0.814     9.048    PB/dbU/check/clk_out_0
    SLICE_X0Y100         FDRE                                         r  PB/dbU/check/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.590    15.012    PB/dbU/check/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  PB/dbU/check/count_reg[25]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.728    PB/dbU/check/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 D1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 2.189ns (50.177%)  route 2.174ns (49.823%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.724     5.327    D1/clk_IBUF_BUFG
    SLICE_X6Y94          FDCE                                         r  D1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  D1/count_reg[0]/Q
                         net (fo=34, routed)          1.368     7.212    D1/count_reg_n_0_[0]
    SLICE_X5Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.792 r  D1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.792    D1/count0_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.906 r  D1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.906    D1/count0_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.020 r  D1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.020    D1/count0_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.134 r  D1/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.134    D1/count0_carry__2_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.248 r  D1/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.248    D1/count0_carry__3_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.362 r  D1/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.362    D1/count0_carry__4_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.584 r  D1/count0_carry__5/O[0]
                         net (fo=1, routed)           0.806     9.390    D1/count0_carry__5_n_7
    SLICE_X6Y94          LUT5 (Prop_lut5_I4_O)        0.299     9.689 r  D1/count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.689    D1/count[25]
    SLICE_X6Y94          FDCE                                         r  D1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.603    15.026    D1/clk_IBUF_BUFG
    SLICE_X6Y94          FDCE                                         r  D1/count_reg[25]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X6Y94          FDCE (Setup_fdce_C_D)        0.081    15.372    D1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 D1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 2.323ns (53.362%)  route 2.030ns (46.638%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.724     5.327    D1/clk_IBUF_BUFG
    SLICE_X6Y94          FDCE                                         r  D1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  D1/count_reg[0]/Q
                         net (fo=34, routed)          1.368     7.212    D1/count_reg_n_0_[0]
    SLICE_X5Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.792 r  D1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.792    D1/count0_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.906 r  D1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.906    D1/count0_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.020 r  D1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.020    D1/count0_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.134 r  D1/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.134    D1/count0_carry__2_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.248 r  D1/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.248    D1/count0_carry__3_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.362 r  D1/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.362    D1/count0_carry__4_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.476 r  D1/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.476    D1/count0_carry__5_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.715 r  D1/count0_carry__6/O[2]
                         net (fo=1, routed)           0.663     9.378    D1/count0_carry__6_n_5
    SLICE_X6Y94          LUT5 (Prop_lut5_I4_O)        0.302     9.680 r  D1/count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.680    D1/count[31]
    SLICE_X6Y94          FDCE                                         r  D1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.603    15.026    D1/clk_IBUF_BUFG
    SLICE_X6Y94          FDCE                                         r  D1/count_reg[31]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X6Y94          FDCE (Setup_fdce_C_D)        0.079    15.370    D1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 PB/dbU/check/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PB/dbU/check/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.828ns (21.808%)  route 2.969ns (78.192%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.726     5.329    PB/dbU/check/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  PB/dbU/check/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  PB/dbU/check/count_reg[20]/Q
                         net (fo=2, routed)           0.814     6.598    PB/dbU/check/count[20]
    SLICE_X1Y99          LUT4 (Prop_lut4_I1_O)        0.124     6.722 f  PB/dbU/check/count[0]_i_4/O
                         net (fo=1, routed)           1.099     7.821    PB/dbU/check/count[0]_i_4_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.945 f  PB/dbU/check/count[0]_i_2/O
                         net (fo=3, routed)           0.165     8.110    PB/dbU/check/count[0]_i_2_n_0
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     8.234 r  PB/dbU/check/count[25]_i_1__0/O
                         net (fo=25, routed)          0.891     9.126    PB/dbU/check/clk_out_0
    SLICE_X0Y94          FDRE                                         r  PB/dbU/check/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.605    15.028    PB/dbU/check/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  PB/dbU/check/count_reg[1]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.429    14.838    PB/dbU/check/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 PB/dbU/check/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PB/dbU/check/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.828ns (21.808%)  route 2.969ns (78.192%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.726     5.329    PB/dbU/check/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  PB/dbU/check/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  PB/dbU/check/count_reg[20]/Q
                         net (fo=2, routed)           0.814     6.598    PB/dbU/check/count[20]
    SLICE_X1Y99          LUT4 (Prop_lut4_I1_O)        0.124     6.722 f  PB/dbU/check/count[0]_i_4/O
                         net (fo=1, routed)           1.099     7.821    PB/dbU/check/count[0]_i_4_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.945 f  PB/dbU/check/count[0]_i_2/O
                         net (fo=3, routed)           0.165     8.110    PB/dbU/check/count[0]_i_2_n_0
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     8.234 r  PB/dbU/check/count[25]_i_1__0/O
                         net (fo=25, routed)          0.891     9.126    PB/dbU/check/clk_out_0
    SLICE_X0Y94          FDRE                                         r  PB/dbU/check/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.605    15.028    PB/dbU/check/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  PB/dbU/check/count_reg[2]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.429    14.838    PB/dbU/check/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 PB/dbU/check/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PB/dbU/check/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.828ns (21.808%)  route 2.969ns (78.192%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.726     5.329    PB/dbU/check/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  PB/dbU/check/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  PB/dbU/check/count_reg[20]/Q
                         net (fo=2, routed)           0.814     6.598    PB/dbU/check/count[20]
    SLICE_X1Y99          LUT4 (Prop_lut4_I1_O)        0.124     6.722 f  PB/dbU/check/count[0]_i_4/O
                         net (fo=1, routed)           1.099     7.821    PB/dbU/check/count[0]_i_4_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.945 f  PB/dbU/check/count[0]_i_2/O
                         net (fo=3, routed)           0.165     8.110    PB/dbU/check/count[0]_i_2_n_0
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     8.234 r  PB/dbU/check/count[25]_i_1__0/O
                         net (fo=25, routed)          0.891     9.126    PB/dbU/check/clk_out_0
    SLICE_X0Y94          FDRE                                         r  PB/dbU/check/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.605    15.028    PB/dbU/check/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  PB/dbU/check/count_reg[3]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.429    14.838    PB/dbU/check/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 PB/dbU/check/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PB/dbU/check/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.828ns (21.808%)  route 2.969ns (78.192%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.726     5.329    PB/dbU/check/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  PB/dbU/check/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  PB/dbU/check/count_reg[20]/Q
                         net (fo=2, routed)           0.814     6.598    PB/dbU/check/count[20]
    SLICE_X1Y99          LUT4 (Prop_lut4_I1_O)        0.124     6.722 f  PB/dbU/check/count[0]_i_4/O
                         net (fo=1, routed)           1.099     7.821    PB/dbU/check/count[0]_i_4_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.945 f  PB/dbU/check/count[0]_i_2/O
                         net (fo=3, routed)           0.165     8.110    PB/dbU/check/count[0]_i_2_n_0
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     8.234 r  PB/dbU/check/count[25]_i_1__0/O
                         net (fo=25, routed)          0.891     9.126    PB/dbU/check/clk_out_0
    SLICE_X0Y94          FDRE                                         r  PB/dbU/check/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.605    15.028    PB/dbU/check/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  PB/dbU/check/count_reg[4]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.429    14.838    PB/dbU/check/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 PB/dbD/check/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PB/dbD/check/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.604     1.523    PB/dbD/check/clk_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  PB/dbD/check/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  PB/dbD/check/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.785    PB/dbD/check/count_reg_n_0_[24]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  PB/dbD/check/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.945    PB/dbD/check/count0_carry__4_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  PB/dbD/check/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.999    PB/dbD/check/count0_carry__5_n_7
    SLICE_X7Y100         FDRE                                         r  PB/dbD/check/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.868     2.034    PB/dbD/check/clk_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  PB/dbD/check/count_reg[25]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    PB/dbD/check/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 PB/dbU/check/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PB/dbU/check/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.605     1.524    PB/dbU/check/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  PB/dbU/check/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  PB/dbU/check/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.798    PB/dbU/check/count[23]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  PB/dbU/check/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.959    PB/dbU/check/count0_carry__4_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  PB/dbU/check/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.013    PB/dbU/check/data0[25]
    SLICE_X0Y100         FDRE                                         r  PB/dbU/check/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.872     2.037    PB/dbU/check/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  PB/dbU/check/count_reg[25]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    PB/dbU/check/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 A1/nolabel_line12/datac_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/a1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.441%)  route 0.215ns (53.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.603     1.522    A1/nolabel_line12/clk_IBUF_BUFG
    SLICE_X4Y93          FDPE                                         r  A1/nolabel_line12/datac_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  A1/nolabel_line12/datac_reg[3]/Q
                         net (fo=10, routed)          0.215     1.878    A1/nolabel_line12/datac_reg_n_0_[3]
    SLICE_X2Y94          LUT6 (Prop_lut6_I2_O)        0.045     1.923 r  A1/nolabel_line12/a1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.923    A1/nolabel_line12_n_11
    SLICE_X2Y94          FDCE                                         r  A1/a1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.877     2.042    A1/clk_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  A1/a1_reg[0]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y94          FDCE (Hold_fdce_C_D)         0.120     1.682    A1/a1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 A1/nolabel_line12/datac_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/a1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.982%)  route 0.219ns (54.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.603     1.522    A1/nolabel_line12/clk_IBUF_BUFG
    SLICE_X4Y93          FDPE                                         r  A1/nolabel_line12/datac_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  A1/nolabel_line12/datac_reg[3]/Q
                         net (fo=10, routed)          0.219     1.882    A1/nolabel_line12/datac_reg_n_0_[3]
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.045     1.927 r  A1/nolabel_line12/a1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.927    A1/nolabel_line12_n_10
    SLICE_X2Y94          FDCE                                         r  A1/a1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.877     2.042    A1/clk_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  A1/a1_reg[1]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y94          FDCE (Hold_fdce_C_D)         0.121     1.683    A1/a1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 PB/btnUC_old_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PB/up_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.604     1.523    PB/clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  PB/btnUC_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  PB/btnUC_old_reg/Q
                         net (fo=1, routed)           0.163     1.850    PB/dbU/D2/btnUC_old
    SLICE_X2Y95          LUT3 (Prop_lut3_I2_O)        0.045     1.895 r  PB/dbU/D2/up_i_1/O
                         net (fo=1, routed)           0.000     1.895    PB/up0
    SLICE_X2Y95          FDRE                                         r  PB/up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.877     2.042    PB/clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  PB/up_reg/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.121     1.644    PB/up_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 PB/btnDC_old_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PB/down_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.602     1.521    PB/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  PB/btnDC_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  PB/btnDC_old_reg/Q
                         net (fo=1, routed)           0.158     1.820    PB/dbD/D2/btnDC_old
    SLICE_X7Y91          LUT3 (Prop_lut3_I2_O)        0.045     1.865 r  PB/dbD/D2/down_i_1/O
                         net (fo=1, routed)           0.000     1.865    PB/down0
    SLICE_X7Y91          FDRE                                         r  PB/down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.873     2.038    PB/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  PB/down_reg/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.092     1.613    PB/down_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 D1/life_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/life_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.771%)  route 0.166ns (44.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.603     1.522    D1/clk_IBUF_BUFG
    SLICE_X2Y90          FDPE                                         r  D1/life_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDPE (Prop_fdpe_C_Q)         0.164     1.686 r  D1/life_reg[2]/Q
                         net (fo=7, routed)           0.166     1.852    D1/led_l_OBUF[3]
    SLICE_X2Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.897 r  D1/life[2]_i_1/O
                         net (fo=1, routed)           0.000     1.897    D1/life[2]_i_1_n_0
    SLICE_X2Y90          FDPE                                         r  D1/life_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.876     2.041    D1/clk_IBUF_BUFG
    SLICE_X2Y90          FDPE                                         r  D1/life_reg[2]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDPE (Hold_fdpe_C_D)         0.121     1.643    D1/life_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 A1/nolabel_line12/datad_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/a2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.223%)  route 0.184ns (46.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.605     1.524    A1/nolabel_line12/clk_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  A1/nolabel_line12/datad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  A1/nolabel_line12/datad_reg[1]/Q
                         net (fo=12, routed)          0.184     1.872    A1/nolabel_line12/p_2_in
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.045     1.917 r  A1/nolabel_line12/a2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.917    A1/nolabel_line12_n_3
    SLICE_X2Y96          FDCE                                         r  A1/a2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.877     2.042    A1/clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  A1/a2_reg[0]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.121     1.660    A1/a2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 D1/life_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/life_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.395%)  route 0.175ns (45.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.603     1.522    D1/clk_IBUF_BUFG
    SLICE_X2Y90          FDPE                                         r  D1/life_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDPE (Prop_fdpe_C_Q)         0.164     1.686 r  D1/life_reg[1]/Q
                         net (fo=7, routed)           0.175     1.862    D1/life_reg_n_0_[1]
    SLICE_X2Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.907 r  D1/life[1]_i_1/O
                         net (fo=1, routed)           0.000     1.907    D1/life[1]_i_1_n_0
    SLICE_X2Y90          FDPE                                         r  D1/life_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.876     2.041    D1/clk_IBUF_BUFG
    SLICE_X2Y90          FDPE                                         r  D1/life_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDPE (Hold_fdpe_C_D)         0.121     1.643    D1/life_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PB/dbD/check/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PB/dbD/check/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.603     1.522    PB/dbD/check/clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  PB/dbD/check/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  PB/dbD/check/clk_out_reg/Q
                         net (fo=3, routed)           0.175     1.862    PB/dbD/check/clk_out_reg_0
    SLICE_X6Y95          LUT3 (Prop_lut3_I2_O)        0.045     1.907 r  PB/dbD/check/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.907    PB/dbD/check/clk_out_i_1__0_n_0
    SLICE_X6Y95          FDRE                                         r  PB/dbD/check/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.874     2.039    PB/dbD/check/clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  PB/dbD/check/clk_out_reg/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.120     1.642    PB/dbD/check/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y96     A1/a2_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y96     A1/a2_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y96     A1/a2_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y94     A1/nolabel_line12/datab_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     A1/nolabel_line12/datac_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     A1/nolabel_line12/datac_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     A1/nolabel_line12/datac_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     A1/nolabel_line12/datac_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     A1/nolabel_line12/datac_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     A1/a2_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     A1/a2_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     A1/a2_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     A1/nolabel_line12/datab_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     A1/nolabel_line12/datac_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     A1/nolabel_line12/datac_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     A1/nolabel_line12/datac_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     A1/nolabel_line12/datac_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     A1/nolabel_line12/datac_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     D1/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     A1/a2_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     A1/a2_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     A1/a2_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     A1/nolabel_line12/datab_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     A1/nolabel_line12/datac_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     A1/nolabel_line12/datac_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     A1/nolabel_line12/datac_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     A1/nolabel_line12/datac_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     A1/nolabel_line12/datac_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     A1/nolabel_line12/datac_reg[4]/C



