0.7
2020.1.1
Aug  5 2020
23:19:43
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Lab1_TeamX_Mux_8bits_t.v,1600508866,verilog,,,,Mux_8bits_t,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v,1600887857,verilog,,D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Lab1_TeamX_Mux_8bits_t.v,,Mux_8bits,,,,,,,,
