Analysis & Synthesis report for VectorizedCPU
Sun Oct 30 15:59:10 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |memory
 10. Post-Synthesis Netlist Statistics for Top Partition
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages
 13. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Oct 30 15:59:08 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; VectorizedCPU                               ;
; Top-level Entity Name              ; memory                                      ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 107,724                                     ;
;     Total combinational functions  ; 78,105                                      ;
;     Dedicated logic registers      ; 64,000                                      ;
; Total registers                    ; 64000                                       ;
; Total pins                         ; 168                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                            ; memory             ; VectorizedCPU      ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Memory/memory.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv ;         ;
; memory/data.txt                  ; yes             ; Auto-Found File              ; C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/memory/data.txt  ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 168              ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 64000            ;
; Total fan-out            ; 400690           ;
; Average fan-out          ; 2.81             ;
+--------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                  ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+-------------+--------------+
; |memory                    ; 78105 (78105)       ; 64000 (64000)             ; 0           ; 0            ; 0       ; 0         ; 0         ; 168  ; 0            ; |memory             ; memory      ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 64000 ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64000 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |memory ;
+--------------------+-------+-------------------------------------------+
; Parameter Name     ; Value ; Type                                      ;
+--------------------+-------+-------------------------------------------+
; MEM_SIZE           ; 1000  ; Signed Integer                            ;
; DATA_INTEGER_WIDTH ; 64    ; Signed Integer                            ;
; DATA_WIDTH         ; 64    ; Signed Integer                            ;
; ADDRESS_WIDTH      ; 19    ; Signed Integer                            ;
+--------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 168                         ;
; cycloneiii_ff         ; 64000                       ;
;     ENA               ; 64000                       ;
; cycloneiii_lcell_comb ; 78105                       ;
;     normal            ; 78105                       ;
;         1 data inputs ; 34381                       ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 817                         ;
;         4 data inputs ; 42906                       ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 6.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:38     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Oct 30 15:57:00 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VectorizedCPU -c VectorizedCPU
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tests/testcpu.sv
    Info (12023): Found entity 1: testCPU File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testCPU.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file execute/vector_alu/vectoraddersubstractor.sv
    Info (12023): Found entity 1: vectorAdderSubstractor File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorAdderSubstractor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/memory.sv
    Info (12023): Found entity 1: memory File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file decode/vectorregfile.sv
    Info (12023): Found entity 1: vectorRegFile File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/vectorRegFile.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file decode/scalarregfile.sv
    Info (12023): Found entity 1: scalarRegFile File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/scalarRegFile.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file execute/mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/mux2.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu/xor_modulo.sv
    Info (12023): Found entity 1: xor_modulo File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/xor_modulo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu/shiftr_modulo.sv
    Info (12023): Found entity 1: shiftR_modulo File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/shiftR_modulo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu/shiftl_modulo.sv
    Info (12023): Found entity 1: shiftL_modulo File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/shiftL_modulo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu/or_modulo.sv
    Info (12023): Found entity 1: or_modulo File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/or_modulo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu/multiplicador.sv
    Info (12023): Found entity 1: multiplicador File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu/modulo.sv
    Info (12023): Found entity 1: modulo File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/modulo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu/fulladder.sv
    Info (12023): Found entity 1: FullAdder File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/FullAdder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu/divisor.sv
    Info (12023): Found entity 1: divisor File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/divisor.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu/complement.sv
    Info (12023): Found entity 1: Complement File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Complement.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu/and_modulo.sv
    Info (12023): Found entity 1: and_modulo File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/and_modulo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu/alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu/adder_substractor.sv
    Info (12023): Found entity 1: Adder_Substractor File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Adder_Substractor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/mux3.sv
    Info (12023): Found entity 1: mux3 File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/mux3.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file execute/execute.sv
    Info (12023): Found entity 1: Execute File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/Execute.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file fetch/instructionmemory.sv
    Info (12023): Found entity 1: instructionMemory File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/instructionMemory.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file fetch/flipflop.sv
    Info (12023): Found entity 1: flipflop File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/flipflop.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file fetch/fetch.sv
    Info (12023): Found entity 1: Fetch File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/Fetch.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file fetch/adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/adder.sv Line: 9
Warning (12019): Can't analyze file -- file Execute/VECTOR_ALU/vectorAdder.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file execute/vector_alu/aluv.sv
    Info (12023): Found entity 1: ALUV File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/ALUV.sv Line: 2
Warning (12019): Can't analyze file -- file Execute/VECTOR_ALU/vectorDivider.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file decode/decode.sv
    Info (12023): Found entity 1: Decode File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/Decode.sv Line: 27
Warning (10275): Verilog HDL Module Instantiation warning at CPU.sv(94): ignored dangling comma in List of Port Connections File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv Line: 94
Warning (10275): Verilog HDL Module Instantiation warning at CPU.sv(150): ignored dangling comma in List of Port Connections File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv Line: 150
Info (12021): Found 1 design units, including 1 entities, in source file cpu.sv
    Info (12023): Found entity 1: CPU File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file control/condunit.sv
    Info (12023): Found entity 1: condunit File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Control/condunit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazards/hazardsunit.sv
    Info (12023): Found entity 1: hazardsUnit File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Hazards/hazardsUnit.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file execute/vector_alu/vectorfpmultiplier.sv
    Info (12023): Found entity 1: vectorFPMultiplier File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorFPMultiplier.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control/controlunit.sv
    Info (12023): Found entity 1: controlUnit File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Control/controlUnit.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tests/testcontrolunit.sv
    Info (12023): Found entity 1: testControlUnit File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testControlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/testalu.sv
    Info (12023): Found entity 1: testALU File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/testcondunit.sv
    Info (12023): Found entity 1: testCondUnit File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testCondUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/testaluv.sv
    Info (12023): Found entity 1: testAluV File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testAluV.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/testfecth.sv
    Info (12023): Found entity 1: testFecth File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testFecth.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/testdecode.sv
    Info (12023): Found entity 1: testDecode File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testDecode.sv Line: 1
Warning (10229): Verilog HDL Expression warning at testExecute.sv(140): truncated literal to match 64 bits File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testExecute.sv Line: 140
Warning (10229): Verilog HDL Expression warning at testExecute.sv(177): truncated literal to match 64 bits File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testExecute.sv Line: 177
Info (12021): Found 1 design units, including 1 entities, in source file tests/testexecute.sv
    Info (12023): Found entity 1: testExecute File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testExecute.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/testmemory.sv
    Info (12023): Found entity 1: testMemory File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testMemory.sv Line: 1
Info (12127): Elaborating entity "memory" for the top level hierarchy
Warning (10850): Verilog HDL warning at memory.sv(29): number of words (21280) in memory file does not match the number of elements in the address range [0:999] File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 29
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "RAM" is uninferred due to asynchronous read logic File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 25
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (1000) in the Memory Initialization File "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/VectorizedCPU.ram0_memory_e411fb78.hdl.mif" -- setting initial value for remaining addresses to 0
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/output_files/VectorizedCPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "readAddress[10]" File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 20
    Warning (15610): No output dependent on input pin "readAddress[11]" File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 20
    Warning (15610): No output dependent on input pin "readAddress[12]" File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 20
    Warning (15610): No output dependent on input pin "readAddress[13]" File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 20
    Warning (15610): No output dependent on input pin "readAddress[14]" File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 20
    Warning (15610): No output dependent on input pin "readAddress[15]" File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 20
    Warning (15610): No output dependent on input pin "readAddress[16]" File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 20
    Warning (15610): No output dependent on input pin "readAddress[17]" File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 20
    Warning (15610): No output dependent on input pin "readAddress[18]" File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 20
    Warning (15610): No output dependent on input pin "writeAddress[10]" File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 20
    Warning (15610): No output dependent on input pin "writeAddress[11]" File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 20
    Warning (15610): No output dependent on input pin "writeAddress[12]" File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 20
    Warning (15610): No output dependent on input pin "writeAddress[13]" File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 20
    Warning (15610): No output dependent on input pin "writeAddress[14]" File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 20
    Warning (15610): No output dependent on input pin "writeAddress[15]" File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 20
    Warning (15610): No output dependent on input pin "writeAddress[16]" File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 20
    Warning (15610): No output dependent on input pin "writeAddress[17]" File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 20
    Warning (15610): No output dependent on input pin "writeAddress[18]" File: C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv Line: 20
Info (21057): Implemented 107892 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 104 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 107724 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 5287 megabytes
    Info: Processing ended: Sun Oct 30 15:59:10 2022
    Info: Elapsed time: 00:02:10
    Info: Total CPU time (on all processors): 00:02:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/output_files/VectorizedCPU.map.smsg.


