( Automagically generated! DO NOT EDIT!

  MICROCHIP SAML22 ATSAML22J18A equates, version B

  Generated by https://github.com/nimblemachines/kinetis-chip-equates/
  from CMSIS-SVD source file svd/SAML22.xml)

loading SAML22 CMSIS-SVD equates

hex

( AC: Analog Comparators)
4200_3400 equ    AC_CTRLA                     | Control A
|   #00 #01 field  AC_CTRLA_SWRST               | Software Reset
|   #01 #01 field  AC_CTRLA_ENABLE              | Enable
4200_3401 equ    AC_CTRLB                     | Control B
|   #00 #01 field  AC_CTRLB_START0              | Comparator 0 Start Comparison
|   #01 #01 field  AC_CTRLB_START1              | Comparator 1 Start Comparison
4200_3402 equ    AC_EVCTRL                    | Event Control
|   #00 #01 field  AC_EVCTRL_COMPEO0            | Comparator 0 Event Output Enable
|   #01 #01 field  AC_EVCTRL_COMPEO1            | Comparator 1 Event Output Enable
|   #04 #01 field  AC_EVCTRL_WINEO0             | Window 0 Event Output Enable
|   #08 #01 field  AC_EVCTRL_COMPEI0            | Comparator 0 Event Input Enable
|   #09 #01 field  AC_EVCTRL_COMPEI1            | Comparator 1 Event Input Enable
|   #12 #01 field  AC_EVCTRL_INVEI0             | Comparator 0 Input Event Invert Enable
|   #13 #01 field  AC_EVCTRL_INVEI1             | Comparator 1 Input Event Invert Enable
4200_3404 equ    AC_INTENCLR                  | Interrupt Enable Clear
|   #00 #01 field  AC_INTENCLR_COMP0            | Comparator 0 Interrupt Enable
|   #01 #01 field  AC_INTENCLR_COMP1            | Comparator 1 Interrupt Enable
|   #04 #01 field  AC_INTENCLR_WIN0             | Window 0 Interrupt Enable
4200_3405 equ    AC_INTENSET                  | Interrupt Enable Set
|   #00 #01 field  AC_INTENSET_COMP0            | Comparator 0 Interrupt Enable
|   #01 #01 field  AC_INTENSET_COMP1            | Comparator 1 Interrupt Enable
|   #04 #01 field  AC_INTENSET_WIN0             | Window 0 Interrupt Enable
4200_3406 equ    AC_INTFLAG                   | Interrupt Flag Status and Clear
|   #00 #01 field  AC_INTFLAG_COMP0             | Comparator 0
|   #01 #01 field  AC_INTFLAG_COMP1             | Comparator 1
|   #04 #01 field  AC_INTFLAG_WIN0              | Window 0
4200_3407 equ    AC_STATUSA                   | Status A
|   #00 #01 field  AC_STATUSA_STATE0            | Comparator 0 Current State
|   #01 #01 field  AC_STATUSA_STATE1            | Comparator 1 Current State
|   #04 #02 field  AC_STATUSA_WSTATE0           | Window 0 Current State
4200_3408 equ    AC_STATUSB                   | Status B
|   #00 #01 field  AC_STATUSB_READY0            | Comparator 0 Ready
|   #01 #01 field  AC_STATUSB_READY1            | Comparator 1 Ready
4200_3409 equ    AC_DBGCTRL                   | Debug Control
|   #00 #01 field  AC_DBGCTRL_DBGRUN            | Debug Run
4200_340a equ    AC_WINCTRL                   | Window Control
|   #00 #01 field  AC_WINCTRL_WEN0              | Window 0 Mode Enable
|   #01 #02 field  AC_WINCTRL_WINTSEL0          | Window 0 Interrupt Selection
4200_340c equ    AC_SCALER0                   | Scaler n
4200_340d equ    AC_SCALER1                   | Scaler n
|   #00 #06 field  AC_SCALER_VALUE              | Scaler Value
4200_3410 equ    AC_COMPCTRL0                 | Comparator Control n
4200_3414 equ    AC_COMPCTRL1                 | Comparator Control n
|   #01 #01 field  AC_COMPCTRL_ENABLE           | Enable
|   #02 #01 field  AC_COMPCTRL_SINGLE           | Single-Shot Mode
|   #03 #02 field  AC_COMPCTRL_INTSEL           | Interrupt Selection
|   #06 #01 field  AC_COMPCTRL_RUNSTDBY         | Run in Standby
|   #08 #03 field  AC_COMPCTRL_MUXNEG           | Negative Input Mux Selection
|   #12 #03 field  AC_COMPCTRL_MUXPOS           | Positive Input Mux Selection
|   #15 #01 field  AC_COMPCTRL_SWAP             | Swap Inputs and Invert
|   #16 #02 field  AC_COMPCTRL_SPEED            | Speed Selection
|   #19 #01 field  AC_COMPCTRL_HYSTEN           | Hysteresis Enable
|   #20 #02 field  AC_COMPCTRL_HYST             | Hysteresis Level
|   #24 #03 field  AC_COMPCTRL_FLEN             | Filter Length
|   #28 #02 field  AC_COMPCTRL_OUT              | Output
4200_3420 equ    AC_SYNCBUSY                  | Synchronization Busy
|   #00 #01 field  AC_SYNCBUSY_SWRST            | Software Reset Synchronization Busy
|   #01 #01 field  AC_SYNCBUSY_ENABLE           | Enable Synchronization Busy
|   #02 #01 field  AC_SYNCBUSY_WINCTRL          | WINCTRL Synchronization Busy
|   #03 #01 field  AC_SYNCBUSY_COMPCTRL0        | COMPCTRL 0 Synchronization Busy
|   #04 #01 field  AC_SYNCBUSY_COMPCTRL1        | COMPCTRL 1 Synchronization Busy

( ADC: Analog Digital Converter)
4200_3000 equ    ADC_CTRLA                    | Control A
|   #00 #01 field  ADC_CTRLA_SWRST              | Software Reset
|   #01 #01 field  ADC_CTRLA_ENABLE             | Enable
|   #06 #01 field  ADC_CTRLA_RUNSTDBY           | Run During Standby
|   #07 #01 field  ADC_CTRLA_ONDEMAND           | On Demand Control
4200_3001 equ    ADC_CTRLB                    | Control B
|   #00 #03 field  ADC_CTRLB_PRESCALER          | Prescaler Configuration
4200_3002 equ    ADC_REFCTRL                  | Reference Control
|   #00 #04 field  ADC_REFCTRL_REFSEL           | Reference Selection
|   #07 #01 field  ADC_REFCTRL_REFCOMP          | Reference Buffer Offset Compensation Enable
4200_3003 equ    ADC_EVCTRL                   | Event Control
|   #00 #01 field  ADC_EVCTRL_FLUSHEI           | Flush Event Input Enable
|   #01 #01 field  ADC_EVCTRL_STARTEI           | Start Conversion Event Input Enable
|   #02 #01 field  ADC_EVCTRL_FLUSHINV          | Flush Event Invert Enable
|   #03 #01 field  ADC_EVCTRL_STARTINV          | Satrt Event Invert Enable
|   #04 #01 field  ADC_EVCTRL_RESRDYEO          | Result Ready Event Out
|   #05 #01 field  ADC_EVCTRL_WINMONEO          | Window Monitor Event Out
4200_3004 equ    ADC_INTENCLR                 | Interrupt Enable Clear
|   #00 #01 field  ADC_INTENCLR_RESRDY          | Result Ready Interrupt Disable
|   #01 #01 field  ADC_INTENCLR_OVERRUN         | Overrun Interrupt Disable
|   #02 #01 field  ADC_INTENCLR_WINMON          | Window Monitor Interrupt Disable
4200_3005 equ    ADC_INTENSET                 | Interrupt Enable Set
|   #00 #01 field  ADC_INTENSET_RESRDY          | Result Ready Interrupt Enable
|   #01 #01 field  ADC_INTENSET_OVERRUN         | Overrun Interrupt Enable
|   #02 #01 field  ADC_INTENSET_WINMON          | Window Monitor Interrupt Enable
4200_3006 equ    ADC_INTFLAG                  | Interrupt Flag Status and Clear
|   #00 #01 field  ADC_INTFLAG_RESRDY           | Result Ready Interrupt Flag
|   #01 #01 field  ADC_INTFLAG_OVERRUN          | Overrun Interrupt Flag
|   #02 #01 field  ADC_INTFLAG_WINMON           | Window Monitor Interrupt Flag
4200_3007 equ    ADC_SEQSTATUS                | Sequence Status
|   #00 #05 field  ADC_SEQSTATUS_SEQSTATE       | Sequence State
|   #07 #01 field  ADC_SEQSTATUS_SEQBUSY        | Sequence Busy
4200_3008 equ    ADC_INPUTCTRL                | Input Control
4200_300a equ    ADC_CTRLC                    | Control C
|   #00 #01 field  ADC_CTRLC_DIFFMODE           | Differential Mode
|   #01 #01 field  ADC_CTRLC_LEFTADJ            | Left-Adjusted Result
|   #02 #01 field  ADC_CTRLC_FREERUN            | Free Running Mode
|   #03 #01 field  ADC_CTRLC_CORREN             | Digital Correction Logic Enable
|   #07 #01 field  ADC_CTRLC_R2R                | Rail-to-Rail mode enable
4200_300c equ    ADC_AVGCTRL                  | Average Control
|   #00 #04 field  ADC_AVGCTRL_SAMPLENUM        | Number of Samples to be Collected
|   #04 #03 field  ADC_AVGCTRL_ADJRES           | Adjusting Result / Division Coefficient
4200_300d equ    ADC_SAMPCTRL                 | Sample Time Control
|   #00 #06 field  ADC_SAMPCTRL_SAMPLEN         | Sampling Time Length
|   #07 #01 field  ADC_SAMPCTRL_OFFCOMP         | Comparator Offset Compensation Enable
4200_300e equ    ADC_WINLT                    | Window Monitor Lower Threshold
4200_3010 equ    ADC_WINUT                    | Window Monitor Upper Threshold
4200_3012 equ    ADC_GAINCORR                 | Gain Correction
|   #00 #12 field  ADC_GAINCORR_GAINCORR        | Gain Correction Value
4200_3014 equ    ADC_OFFSETCORR               | Offset Correction
|   #00 #12 field  ADC_OFFSETCORR_OFFSETCORR    | Offset Correction Value
4200_3018 equ    ADC_SWTRIG                   | Software Trigger
|   #00 #01 field  ADC_SWTRIG_FLUSH             | ADC Flush
|   #01 #01 field  ADC_SWTRIG_START             | Start ADC Conversion
4200_301c equ    ADC_DBGCTRL                  | Debug Control
|   #00 #01 field  ADC_DBGCTRL_DBGRUN           | Debug Run
4200_3020 equ    ADC_SYNCBUSY                 | Synchronization Busy
|   #00 #01 field  ADC_SYNCBUSY_SWRST           | SWRST Synchronization Busy
|   #01 #01 field  ADC_SYNCBUSY_ENABLE          | ENABLE Synchronization Busy
|   #02 #01 field  ADC_SYNCBUSY_INPUTCTRL       | INPUTCTRL Synchronization Busy
|   #03 #01 field  ADC_SYNCBUSY_CTRLC           | CTRLC Synchronization Busy
|   #04 #01 field  ADC_SYNCBUSY_AVGCTRL         | AVGCTRL Synchronization Busy
|   #05 #01 field  ADC_SYNCBUSY_SAMPCTRL        | SAMPCTRL Synchronization Busy
|   #06 #01 field  ADC_SYNCBUSY_WINLT           | WINLT Synchronization Busy
|   #07 #01 field  ADC_SYNCBUSY_WINUT           | WINUT Synchronization Busy
|   #08 #01 field  ADC_SYNCBUSY_GAINCORR        | GAINCORR Synchronization Busy
|   #09 #01 field  ADC_SYNCBUSY_OFFSETCORR      | OFFSETCTRL Synchronization Busy
|   #10 #01 field  ADC_SYNCBUSY_SWTRIG          | SWTRG Synchronization Busy
4200_3024 equ    ADC_RESULT                   | Result
4200_3028 equ    ADC_SEQCTRL                  | Sequence Control
4200_302c equ    ADC_CALIB                    | Calibration

( AES: Advanced Encryption Standard)
4200_4000 equ    AES_CTRLA                    | Control A
|   #00 #01 field  AES_CTRLA_SWRST              | Software Reset
|   #01 #01 field  AES_CTRLA_ENABLE             | Enable
|   #02 #03 field  AES_CTRLA_AESMODE            | AES Modes of operation
|   #05 #03 field  AES_CTRLA_CFBS               | CFB Types
|   #08 #02 field  AES_CTRLA_KEYSIZE            | Keysize
|   #10 #01 field  AES_CTRLA_CIPHER             | Cipher mode
|   #11 #01 field  AES_CTRLA_STARTMODE          | Start mode
|   #12 #01 field  AES_CTRLA_LOD                | LOD Enable
|   #13 #01 field  AES_CTRLA_KEYGEN             | Last key generation
|   #14 #01 field  AES_CTRLA_XORKEY             | Xor Key operation
4200_4004 equ    AES_CTRLB                    | Control B
|   #00 #01 field  AES_CTRLB_START              | Manual Start
|   #01 #01 field  AES_CTRLB_NEWMSG             | New message
|   #02 #01 field  AES_CTRLB_EOM                | End of message
|   #03 #01 field  AES_CTRLB_GFMUL              | GF Multiplication
4200_4005 equ    AES_INTENCLR                 | Interrupt Enable Clear
|   #00 #01 field  AES_INTENCLR_ENCCMP          | Encryption Complete
|   #01 #01 field  AES_INTENCLR_GFMCMP          | GF Multiplication Complete
4200_4006 equ    AES_INTENSET                 | Interrupt Enable Set
|   #00 #01 field  AES_INTENSET_ENCCMP          | Encryption Complete
|   #01 #01 field  AES_INTENSET_GFMCMP          | GF Multiplication Complete
4200_4007 equ    AES_INTFLAG                  | Interrupt Flag Status
|   #00 #01 field  AES_INTFLAG_ENCCMP           | Encryption Complete
|   #01 #01 field  AES_INTFLAG_GFMCMP           | GF Multiplication Complete
4200_4008 equ    AES_DATABUFPTR               | Data buffer pointer
|   #00 #02 field  AES_DATABUFPTR_INDATAPTR     | Input Data Pointer
4200_4009 equ    AES_DBGCTRL                  | Debug control
|   #00 #01 field  AES_DBGCTRL_DBGRUN           | Debug Run
4200_400c equ    AES_KEYWORD0                 | Keyword n
4200_4010 equ    AES_KEYWORD1                 | Keyword n
4200_4014 equ    AES_KEYWORD2                 | Keyword n
4200_4018 equ    AES_KEYWORD3                 | Keyword n
4200_401c equ    AES_KEYWORD4                 | Keyword n
4200_4020 equ    AES_KEYWORD5                 | Keyword n
4200_4024 equ    AES_KEYWORD6                 | Keyword n
4200_4028 equ    AES_KEYWORD7                 | Keyword n
4200_4038 equ    AES_INDATA                   | Indata
4200_403c equ    AES_INTVECTV0                | Initialisation Vector n
4200_4040 equ    AES_INTVECTV1                | Initialisation Vector n
4200_4044 equ    AES_INTVECTV2                | Initialisation Vector n
4200_4048 equ    AES_INTVECTV3                | Initialisation Vector n
4200_405c equ    AES_HASHKEY0                 | Hash key n
4200_4060 equ    AES_HASHKEY1                 | Hash key n
4200_4064 equ    AES_HASHKEY2                 | Hash key n
4200_4068 equ    AES_HASHKEY3                 | Hash key n
4200_406c equ    AES_GHASH0                   | Galois Hash n
4200_4070 equ    AES_GHASH1                   | Galois Hash n
4200_4074 equ    AES_GHASH2                   | Galois Hash n
4200_4078 equ    AES_GHASH3                   | Galois Hash n
4200_4080 equ    AES_CIPLEN                   | Cipher Length
4200_4084 equ    AES_RANDSEED                 | Random Seed

( CCL: Configurable Custom Logic)
4200_4800 equ    CCL_CTRL                     | Control
|   #00 #01 field  CCL_CTRL_SWRST               | Software Reset
|   #01 #01 field  CCL_CTRL_ENABLE              | Enable
|   #06 #01 field  CCL_CTRL_RUNSTDBY            | Run during Standby
4200_4804 equ    CCL_SEQCTRL0                 | SEQ Control x
4200_4805 equ    CCL_SEQCTRL1                 | SEQ Control x
|   #00 #04 field  CCL_SEQCTRL_SEQSEL           | Sequential Selection
4200_4808 equ    CCL_LUTCTRL0                 | LUT Control x
4200_480c equ    CCL_LUTCTRL1                 | LUT Control x
4200_4810 equ    CCL_LUTCTRL2                 | LUT Control x
4200_4814 equ    CCL_LUTCTRL3                 | LUT Control x
|   #01 #01 field  CCL_LUTCTRL_ENABLE           | LUT Enable
|   #04 #02 field  CCL_LUTCTRL_FILTSEL          | Filter Selection
|   #07 #01 field  CCL_LUTCTRL_EDGESEL          | Edge Selection
|   #20 #01 field  CCL_LUTCTRL_INVEI            | Input Event Invert
|   #21 #01 field  CCL_LUTCTRL_LUTEI            | Event Input Enable
|   #22 #01 field  CCL_LUTCTRL_LUTEO            | Event Output Enable

( DMAC: Direct Memory Access Controller)
4100_8000 equ    DMAC_CTRL                    | Control
|   #00 #01 field  DMAC_CTRL_SWRST              | Software Reset
|   #01 #01 field  DMAC_CTRL_DMAENABLE          | DMA Enable
|   #02 #01 field  DMAC_CTRL_CRCENABLE          | CRC Enable
|   #08 #01 field  DMAC_CTRL_LVLEN0             | Priority Level 0 Enable
|   #09 #01 field  DMAC_CTRL_LVLEN1             | Priority Level 1 Enable
|   #10 #01 field  DMAC_CTRL_LVLEN2             | Priority Level 2 Enable
|   #11 #01 field  DMAC_CTRL_LVLEN3             | Priority Level 3 Enable
4100_8002 equ    DMAC_CRCCTRL                 | CRC Control
4100_8004 equ    DMAC_CRCDATAIN               | CRC Data Input
4100_8008 equ    DMAC_CRCCHKSUM               | CRC Checksum
4100_800c equ    DMAC_CRCSTATUS               | CRC Status
|   #00 #01 field  DMAC_CRCSTATUS_CRCBUSY       | CRC Module Busy
|   #01 #01 field  DMAC_CRCSTATUS_CRCZERO       | CRC Zero
4100_800d equ    DMAC_DBGCTRL                 | Debug Control
|   #00 #01 field  DMAC_DBGCTRL_DBGRUN          | Debug Run
4100_800e equ    DMAC_QOSCTRL                 | QOS Control
|   #00 #02 field  DMAC_QOSCTRL_WRBQOS          | Write-Back Quality of Service
|   #02 #02 field  DMAC_QOSCTRL_FQOS            | Fetch Quality of Service
|   #04 #02 field  DMAC_QOSCTRL_DQOS            | Data Transfer Quality of Service
4100_8010 equ    DMAC_SWTRIGCTRL              | Software Trigger Control
|   #00 #01 field  DMAC_SWTRIGCTRL_SWTRIG0      | Channel 0 Software Trigger
|   #01 #01 field  DMAC_SWTRIGCTRL_SWTRIG1      | Channel 1 Software Trigger
|   #02 #01 field  DMAC_SWTRIGCTRL_SWTRIG2      | Channel 2 Software Trigger
|   #03 #01 field  DMAC_SWTRIGCTRL_SWTRIG3      | Channel 3 Software Trigger
|   #04 #01 field  DMAC_SWTRIGCTRL_SWTRIG4      | Channel 4 Software Trigger
|   #05 #01 field  DMAC_SWTRIGCTRL_SWTRIG5      | Channel 5 Software Trigger
|   #06 #01 field  DMAC_SWTRIGCTRL_SWTRIG6      | Channel 6 Software Trigger
|   #07 #01 field  DMAC_SWTRIGCTRL_SWTRIG7      | Channel 7 Software Trigger
|   #08 #01 field  DMAC_SWTRIGCTRL_SWTRIG8      | Channel 8 Software Trigger
|   #09 #01 field  DMAC_SWTRIGCTRL_SWTRIG9      | Channel 9 Software Trigger
|   #10 #01 field  DMAC_SWTRIGCTRL_SWTRIG10     | Channel 10 Software Trigger
|   #11 #01 field  DMAC_SWTRIGCTRL_SWTRIG11     | Channel 11 Software Trigger
|   #12 #01 field  DMAC_SWTRIGCTRL_SWTRIG12     | Channel 12 Software Trigger
|   #13 #01 field  DMAC_SWTRIGCTRL_SWTRIG13     | Channel 13 Software Trigger
|   #14 #01 field  DMAC_SWTRIGCTRL_SWTRIG14     | Channel 14 Software Trigger
|   #15 #01 field  DMAC_SWTRIGCTRL_SWTRIG15     | Channel 15 Software Trigger
4100_8014 equ    DMAC_PRICTRL0                | Priority Control 0
|   #07 #01 field  DMAC_PRICTRL0_RRLVLEN0       | Level 0 Round-Robin Scheduling Enable
|   #15 #01 field  DMAC_PRICTRL0_RRLVLEN1       | Level 1 Round-Robin Scheduling Enable
|   #23 #01 field  DMAC_PRICTRL0_RRLVLEN2       | Level 2 Round-Robin Scheduling Enable
|   #31 #01 field  DMAC_PRICTRL0_RRLVLEN3       | Level 3 Round-Robin Scheduling Enable
4100_8020 equ    DMAC_INTPEND                 | Interrupt Pending
|   #08 #01 field  DMAC_INTPEND_TERR            | Transfer Error
|   #09 #01 field  DMAC_INTPEND_TCMPL           | Transfer Complete
|   #10 #01 field  DMAC_INTPEND_SUSP            | Channel Suspend
|   #13 #01 field  DMAC_INTPEND_FERR            | Fetch Error
|   #14 #01 field  DMAC_INTPEND_BUSY            | Busy
|   #15 #01 field  DMAC_INTPEND_PEND            | Pending
4100_8024 equ    DMAC_INTSTATUS               | Interrupt Status
|   #00 #01 field  DMAC_INTSTATUS_CHINT0        | Channel 0 Pending Interrupt
|   #01 #01 field  DMAC_INTSTATUS_CHINT1        | Channel 1 Pending Interrupt
|   #02 #01 field  DMAC_INTSTATUS_CHINT2        | Channel 2 Pending Interrupt
|   #03 #01 field  DMAC_INTSTATUS_CHINT3        | Channel 3 Pending Interrupt
|   #04 #01 field  DMAC_INTSTATUS_CHINT4        | Channel 4 Pending Interrupt
|   #05 #01 field  DMAC_INTSTATUS_CHINT5        | Channel 5 Pending Interrupt
|   #06 #01 field  DMAC_INTSTATUS_CHINT6        | Channel 6 Pending Interrupt
|   #07 #01 field  DMAC_INTSTATUS_CHINT7        | Channel 7 Pending Interrupt
|   #08 #01 field  DMAC_INTSTATUS_CHINT8        | Channel 8 Pending Interrupt
|   #09 #01 field  DMAC_INTSTATUS_CHINT9        | Channel 9 Pending Interrupt
|   #10 #01 field  DMAC_INTSTATUS_CHINT10       | Channel 10 Pending Interrupt
|   #11 #01 field  DMAC_INTSTATUS_CHINT11       | Channel 11 Pending Interrupt
|   #12 #01 field  DMAC_INTSTATUS_CHINT12       | Channel 12 Pending Interrupt
|   #13 #01 field  DMAC_INTSTATUS_CHINT13       | Channel 13 Pending Interrupt
|   #14 #01 field  DMAC_INTSTATUS_CHINT14       | Channel 14 Pending Interrupt
|   #15 #01 field  DMAC_INTSTATUS_CHINT15       | Channel 15 Pending Interrupt
4100_8028 equ    DMAC_BUSYCH                  | Busy Channels
|   #00 #01 field  DMAC_BUSYCH_BUSYCH0          | Busy Channel 0
|   #01 #01 field  DMAC_BUSYCH_BUSYCH1          | Busy Channel 1
|   #02 #01 field  DMAC_BUSYCH_BUSYCH2          | Busy Channel 2
|   #03 #01 field  DMAC_BUSYCH_BUSYCH3          | Busy Channel 3
|   #04 #01 field  DMAC_BUSYCH_BUSYCH4          | Busy Channel 4
|   #05 #01 field  DMAC_BUSYCH_BUSYCH5          | Busy Channel 5
|   #06 #01 field  DMAC_BUSYCH_BUSYCH6          | Busy Channel 6
|   #07 #01 field  DMAC_BUSYCH_BUSYCH7          | Busy Channel 7
|   #08 #01 field  DMAC_BUSYCH_BUSYCH8          | Busy Channel 8
|   #09 #01 field  DMAC_BUSYCH_BUSYCH9          | Busy Channel 9
|   #10 #01 field  DMAC_BUSYCH_BUSYCH10         | Busy Channel 10
|   #11 #01 field  DMAC_BUSYCH_BUSYCH11         | Busy Channel 11
|   #12 #01 field  DMAC_BUSYCH_BUSYCH12         | Busy Channel 12
|   #13 #01 field  DMAC_BUSYCH_BUSYCH13         | Busy Channel 13
|   #14 #01 field  DMAC_BUSYCH_BUSYCH14         | Busy Channel 14
|   #15 #01 field  DMAC_BUSYCH_BUSYCH15         | Busy Channel 15
4100_802c equ    DMAC_PENDCH                  | Pending Channels
|   #00 #01 field  DMAC_PENDCH_PENDCH0          | Pending Channel 0
|   #01 #01 field  DMAC_PENDCH_PENDCH1          | Pending Channel 1
|   #02 #01 field  DMAC_PENDCH_PENDCH2          | Pending Channel 2
|   #03 #01 field  DMAC_PENDCH_PENDCH3          | Pending Channel 3
|   #04 #01 field  DMAC_PENDCH_PENDCH4          | Pending Channel 4
|   #05 #01 field  DMAC_PENDCH_PENDCH5          | Pending Channel 5
|   #06 #01 field  DMAC_PENDCH_PENDCH6          | Pending Channel 6
|   #07 #01 field  DMAC_PENDCH_PENDCH7          | Pending Channel 7
|   #08 #01 field  DMAC_PENDCH_PENDCH8          | Pending Channel 8
|   #09 #01 field  DMAC_PENDCH_PENDCH9          | Pending Channel 9
|   #10 #01 field  DMAC_PENDCH_PENDCH10         | Pending Channel 10
|   #11 #01 field  DMAC_PENDCH_PENDCH11         | Pending Channel 11
|   #12 #01 field  DMAC_PENDCH_PENDCH12         | Pending Channel 12
|   #13 #01 field  DMAC_PENDCH_PENDCH13         | Pending Channel 13
|   #14 #01 field  DMAC_PENDCH_PENDCH14         | Pending Channel 14
|   #15 #01 field  DMAC_PENDCH_PENDCH15         | Pending Channel 15
4100_8030 equ    DMAC_ACTIVE                  | Active Channel and Levels
|   #00 #01 field  DMAC_ACTIVE_LVLEX0           | Level 0 Channel Trigger Request Executing
|   #01 #01 field  DMAC_ACTIVE_LVLEX1           | Level 1 Channel Trigger Request Executing
|   #02 #01 field  DMAC_ACTIVE_LVLEX2           | Level 2 Channel Trigger Request Executing
|   #03 #01 field  DMAC_ACTIVE_LVLEX3           | Level 3 Channel Trigger Request Executing
|   #15 #01 field  DMAC_ACTIVE_ABUSY            | Active Channel Busy
|   #16 #16 field  DMAC_ACTIVE_BTCNT            | Active Channel Block Transfer Count
4100_8034 equ    DMAC_BASEADDR                | Descriptor Memory Section Base Address
4100_8038 equ    DMAC_WRBADDR                 | Write-Back Memory Section Base Address
4100_803f equ    DMAC_CHID                    | Channel ID
|   #00 #04 field  DMAC_CHID_ID                 | Channel ID
4100_8040 equ    DMAC_CHCTRLA                 | Channel Control A
|   #00 #01 field  DMAC_CHCTRLA_SWRST           | Channel Software Reset
|   #01 #01 field  DMAC_CHCTRLA_ENABLE          | Channel Enable
|   #06 #01 field  DMAC_CHCTRLA_RUNSTDBY        | Channel run in standby
4100_8044 equ    DMAC_CHCTRLB                 | Channel Control B
|   #00 #03 field  DMAC_CHCTRLB_EVACT           | Event Input Action
|   #03 #01 field  DMAC_CHCTRLB_EVIE            | Channel Event Input Enable
|   #04 #01 field  DMAC_CHCTRLB_EVOE            | Channel Event Output Enable
|   #05 #02 field  DMAC_CHCTRLB_LVL             | Channel Arbitration Level
|   #22 #02 field  DMAC_CHCTRLB_TRIGACT         | Trigger Action
|   #24 #02 field  DMAC_CHCTRLB_CMD             | Software Command
4100_804c equ    DMAC_CHINTENCLR              | Channel Interrupt Enable Clear
|   #00 #01 field  DMAC_CHINTENCLR_TERR         | Channel Transfer Error Interrupt Enable
|   #01 #01 field  DMAC_CHINTENCLR_TCMPL        | Channel Transfer Complete Interrupt Enable
|   #02 #01 field  DMAC_CHINTENCLR_SUSP         | Channel Suspend Interrupt Enable
4100_804d equ    DMAC_CHINTENSET              | Channel Interrupt Enable Set
|   #00 #01 field  DMAC_CHINTENSET_TERR         | Channel Transfer Error Interrupt Enable
|   #01 #01 field  DMAC_CHINTENSET_TCMPL        | Channel Transfer Complete Interrupt Enable
|   #02 #01 field  DMAC_CHINTENSET_SUSP         | Channel Suspend Interrupt Enable
4100_804e equ    DMAC_CHINTFLAG               | Channel Interrupt Flag Status and Clear
|   #00 #01 field  DMAC_CHINTFLAG_TERR          | Channel Transfer Error
|   #01 #01 field  DMAC_CHINTFLAG_TCMPL         | Channel Transfer Complete
|   #02 #01 field  DMAC_CHINTFLAG_SUSP          | Channel Suspend
4100_804f equ    DMAC_CHSTATUS                | Channel Status
|   #00 #01 field  DMAC_CHSTATUS_PEND           | Channel Pending
|   #01 #01 field  DMAC_CHSTATUS_BUSY           | Channel Busy
|   #02 #01 field  DMAC_CHSTATUS_FERR           | Channel Fetch Error

( DSU: Device Service Unit)
4100_2000 equ    DSU_CTRL                     | Control
|   #00 #01 field  DSU_CTRL_SWRST               | Software Reset
|   #02 #01 field  DSU_CTRL_CRC                 | 32-bit Cyclic Redundancy Code
|   #03 #01 field  DSU_CTRL_MBIST               | Memory built-in self-test
|   #04 #01 field  DSU_CTRL_CE                  | Chip-Erase
|   #06 #01 field  DSU_CTRL_ARR                 | Auxiliary Row Read
|   #07 #01 field  DSU_CTRL_SMSA                | Start Memory Stream Access
4100_2001 equ    DSU_STATUSA                  | Status A
|   #00 #01 field  DSU_STATUSA_DONE             | Done
|   #01 #01 field  DSU_STATUSA_CRSTEXT          | CPU Reset Phase Extension
|   #02 #01 field  DSU_STATUSA_BERR             | Bus Error
|   #03 #01 field  DSU_STATUSA_FAIL             | Failure
|   #04 #01 field  DSU_STATUSA_PERR             | Protection Error
4100_2002 equ    DSU_STATUSB                  | Status B
|   #00 #01 field  DSU_STATUSB_PROT             | Protected
|   #01 #01 field  DSU_STATUSB_DBGPRES          | Debugger Present
|   #02 #01 field  DSU_STATUSB_DCCD0            | Debug Communication Channel 0 Dirty
|   #03 #01 field  DSU_STATUSB_DCCD1            | Debug Communication Channel 1 Dirty
|   #04 #01 field  DSU_STATUSB_HPE              | Hot-Plugging Enable
4100_2004 equ    DSU_ADDR                     | Address
|   #00 #02 field  DSU_ADDR_AMOD                | Access Mode
|   #02 #30 field  DSU_ADDR_ADDR                | Address
4100_2008 equ    DSU_LENGTH                   | Length
|   #02 #30 field  DSU_LENGTH_LENGTH            | Length
4100_200c equ    DSU_DATA                     | Data
4100_2010 equ    DSU_DCC0                     | Debug Communication Channel n
4100_2014 equ    DSU_DCC1                     | Debug Communication Channel n
4100_2018 equ    DSU_DID                      | Device Identification
4100_20f0 equ    DSU_DCFG0                    | Device Configuration
4100_20f4 equ    DSU_DCFG1                    | Device Configuration
4100_3000 equ    DSU_ENTRY0                   | CoreSight ROM Table Entry 0
|   #00 #01 field  DSU_ENTRY0_EPRES             | Entry Present
|   #01 #01 field  DSU_ENTRY0_FMT               | Format
|   #12 #20 field  DSU_ENTRY0_ADDOFF            | Address Offset
4100_3004 equ    DSU_ENTRY1                   | CoreSight ROM Table Entry 1
4100_3008 equ    DSU_END                      | CoreSight ROM Table End
4100_3fcc equ    DSU_MEMTYPE                  | CoreSight ROM Table Memory Type
|   #00 #01 field  DSU_MEMTYPE_SMEMP            | System Memory Present
4100_3fd0 equ    DSU_PID4                     | Peripheral Identification 4
4100_3fd4 equ    DSU_PID5                     | Peripheral Identification 5
4100_3fd8 equ    DSU_PID6                     | Peripheral Identification 6
4100_3fdc equ    DSU_PID7                     | Peripheral Identification 7
4100_3fe0 equ    DSU_PID0                     | Peripheral Identification 0
4100_3fe4 equ    DSU_PID1                     | Peripheral Identification 1
4100_3fe8 equ    DSU_PID2                     | Peripheral Identification 2
|   #00 #03 field  DSU_PID2_JEPIDCH             | JEP-106 Identity Code High
|   #03 #01 field  DSU_PID2_JEPU                | JEP-106 Identity Code is used
4100_3fec equ    DSU_PID3                     | Peripheral Identification 3
4100_3ff0 equ    DSU_CID0                     | Component Identification 0
4100_3ff4 equ    DSU_CID1                     | Component Identification 1
4100_3ff8 equ    DSU_CID2                     | Component Identification 2
4100_3ffc equ    DSU_CID3                     | Component Identification 3

( EIC: External Interrupt Controller)
4000_2800 equ    EIC_CTRLA                    | Control
|   #00 #01 field  EIC_CTRLA_SWRST              | Software Reset
|   #01 #01 field  EIC_CTRLA_ENABLE             | Enable
|   #04 #01 field  EIC_CTRLA_CKSEL              | Clock Selection
4000_2801 equ    EIC_NMICTRL                  | NMI Control
|   #00 #03 field  EIC_NMICTRL_NMISENSE         | NMI Input Sense Configuration
|   #03 #01 field  EIC_NMICTRL_NMIFILTEN        | NMI Filter Enable
|   #04 #01 field  EIC_NMICTRL_NMIASYNCH        | NMI Asynchronous edge Detection Enable
4000_2802 equ    EIC_NMIFLAG                  | NMI Interrupt Flag
|   #00 #01 field  EIC_NMIFLAG_NMI              | NMI Interrupt Flag
4000_2804 equ    EIC_SYNCBUSY                 | Syncbusy register
|   #00 #01 field  EIC_SYNCBUSY_SWRST           | Software reset synchronisation
|   #01 #01 field  EIC_SYNCBUSY_ENABLE          | Enable synchronisation
4000_2808 equ    EIC_EVCTRL                   | Event Control
|   #00 #16 field  EIC_EVCTRL_EXTINTEO          | External Interrupt Event Output Enable
4000_280c equ    EIC_INTENCLR                 | Interrupt Enable Clear
|   #00 #16 field  EIC_INTENCLR_EXTINT          | External Interrupt Disable
4000_2810 equ    EIC_INTENSET                 | Interrupt Enable Set
|   #00 #16 field  EIC_INTENSET_EXTINT          | External Interrupt Disable
4000_2814 equ    EIC_INTFLAG                  | Interrupt Flag Status and Clear
|   #00 #16 field  EIC_INTFLAG_EXTINT           | External Interrupt Flag
4000_2818 equ    EIC_ASYNCH                   | EIC Asynchronous edge Detection Enable
|   #00 #16 field  EIC_ASYNCH_ASYNCH            | EIC Asynchronous edge Detection Enable
4000_281c equ    EIC_CONFIG0                  | Configuration n
4000_2820 equ    EIC_CONFIG1                  | Configuration n
|   #00 #03 field  EIC_CONFIG_SENSE0            | Input Sense Configuration 0
|   #03 #01 field  EIC_CONFIG_FILTEN0           | Filter Enable 0
|   #04 #03 field  EIC_CONFIG_SENSE1            | Input Sense Configuration 1
|   #07 #01 field  EIC_CONFIG_FILTEN1           | Filter Enable 1
|   #08 #03 field  EIC_CONFIG_SENSE2            | Input Sense Configuration 2
|   #11 #01 field  EIC_CONFIG_FILTEN2           | Filter Enable 2
|   #12 #03 field  EIC_CONFIG_SENSE3            | Input Sense Configuration 3
|   #15 #01 field  EIC_CONFIG_FILTEN3           | Filter Enable 3
|   #16 #03 field  EIC_CONFIG_SENSE4            | Input Sense Configuration 4
|   #19 #01 field  EIC_CONFIG_FILTEN4           | Filter Enable 4
|   #20 #03 field  EIC_CONFIG_SENSE5            | Input Sense Configuration 5
|   #23 #01 field  EIC_CONFIG_FILTEN5           | Filter Enable 5
|   #24 #03 field  EIC_CONFIG_SENSE6            | Input Sense Configuration 6
|   #27 #01 field  EIC_CONFIG_FILTEN6           | Filter Enable 6
|   #28 #03 field  EIC_CONFIG_SENSE7            | Input Sense Configuration 7
|   #31 #01 field  EIC_CONFIG_FILTEN7           | Filter Enable 7

( EVSYS: Event System Interface)
4200_0000 equ    EVSYS_CTRLA                  | Control
|   #00 #01 field  EVSYS_CTRLA_SWRST            | Software Reset
4200_000c equ    EVSYS_CHSTATUS               | Channel Status
|   #00 #01 field  EVSYS_CHSTATUS_USRRDY0       | Channel 0 User Ready
|   #01 #01 field  EVSYS_CHSTATUS_USRRDY1       | Channel 1 User Ready
|   #02 #01 field  EVSYS_CHSTATUS_USRRDY2       | Channel 2 User Ready
|   #03 #01 field  EVSYS_CHSTATUS_USRRDY3       | Channel 3 User Ready
|   #04 #01 field  EVSYS_CHSTATUS_USRRDY4       | Channel 4 User Ready
|   #05 #01 field  EVSYS_CHSTATUS_USRRDY5       | Channel 5 User Ready
|   #06 #01 field  EVSYS_CHSTATUS_USRRDY6       | Channel 6 User Ready
|   #07 #01 field  EVSYS_CHSTATUS_USRRDY7       | Channel 7 User Ready
|   #16 #01 field  EVSYS_CHSTATUS_CHBUSY0       | Channel 0 Busy
|   #17 #01 field  EVSYS_CHSTATUS_CHBUSY1       | Channel 1 Busy
|   #18 #01 field  EVSYS_CHSTATUS_CHBUSY2       | Channel 2 Busy
|   #19 #01 field  EVSYS_CHSTATUS_CHBUSY3       | Channel 3 Busy
|   #20 #01 field  EVSYS_CHSTATUS_CHBUSY4       | Channel 4 Busy
|   #21 #01 field  EVSYS_CHSTATUS_CHBUSY5       | Channel 5 Busy
|   #22 #01 field  EVSYS_CHSTATUS_CHBUSY6       | Channel 6 Busy
|   #23 #01 field  EVSYS_CHSTATUS_CHBUSY7       | Channel 7 Busy
4200_0010 equ    EVSYS_INTENCLR               | Interrupt Enable Clear
|   #00 #01 field  EVSYS_INTENCLR_OVR0          | Channel 0 Overrun Interrupt Enable
|   #01 #01 field  EVSYS_INTENCLR_OVR1          | Channel 1 Overrun Interrupt Enable
|   #02 #01 field  EVSYS_INTENCLR_OVR2          | Channel 2 Overrun Interrupt Enable
|   #03 #01 field  EVSYS_INTENCLR_OVR3          | Channel 3 Overrun Interrupt Enable
|   #04 #01 field  EVSYS_INTENCLR_OVR4          | Channel 4 Overrun Interrupt Enable
|   #05 #01 field  EVSYS_INTENCLR_OVR5          | Channel 5 Overrun Interrupt Enable
|   #06 #01 field  EVSYS_INTENCLR_OVR6          | Channel 6 Overrun Interrupt Enable
|   #07 #01 field  EVSYS_INTENCLR_OVR7          | Channel 7 Overrun Interrupt Enable
|   #16 #01 field  EVSYS_INTENCLR_EVD0          | Channel 0 Event Detection Interrupt Enable
|   #17 #01 field  EVSYS_INTENCLR_EVD1          | Channel 1 Event Detection Interrupt Enable
|   #18 #01 field  EVSYS_INTENCLR_EVD2          | Channel 2 Event Detection Interrupt Enable
|   #19 #01 field  EVSYS_INTENCLR_EVD3          | Channel 3 Event Detection Interrupt Enable
|   #20 #01 field  EVSYS_INTENCLR_EVD4          | Channel 4 Event Detection Interrupt Enable
|   #21 #01 field  EVSYS_INTENCLR_EVD5          | Channel 5 Event Detection Interrupt Enable
|   #22 #01 field  EVSYS_INTENCLR_EVD6          | Channel 6 Event Detection Interrupt Enable
|   #23 #01 field  EVSYS_INTENCLR_EVD7          | Channel 7 Event Detection Interrupt Enable
4200_0014 equ    EVSYS_INTENSET               | Interrupt Enable Set
|   #00 #01 field  EVSYS_INTENSET_OVR0          | Channel 0 Overrun Interrupt Enable
|   #01 #01 field  EVSYS_INTENSET_OVR1          | Channel 1 Overrun Interrupt Enable
|   #02 #01 field  EVSYS_INTENSET_OVR2          | Channel 2 Overrun Interrupt Enable
|   #03 #01 field  EVSYS_INTENSET_OVR3          | Channel 3 Overrun Interrupt Enable
|   #04 #01 field  EVSYS_INTENSET_OVR4          | Channel 4 Overrun Interrupt Enable
|   #05 #01 field  EVSYS_INTENSET_OVR5          | Channel 5 Overrun Interrupt Enable
|   #06 #01 field  EVSYS_INTENSET_OVR6          | Channel 6 Overrun Interrupt Enable
|   #07 #01 field  EVSYS_INTENSET_OVR7          | Channel 7 Overrun Interrupt Enable
|   #16 #01 field  EVSYS_INTENSET_EVD0          | Channel 0 Event Detection Interrupt Enable
|   #17 #01 field  EVSYS_INTENSET_EVD1          | Channel 1 Event Detection Interrupt Enable
|   #18 #01 field  EVSYS_INTENSET_EVD2          | Channel 2 Event Detection Interrupt Enable
|   #19 #01 field  EVSYS_INTENSET_EVD3          | Channel 3 Event Detection Interrupt Enable
|   #20 #01 field  EVSYS_INTENSET_EVD4          | Channel 4 Event Detection Interrupt Enable
|   #21 #01 field  EVSYS_INTENSET_EVD5          | Channel 5 Event Detection Interrupt Enable
|   #22 #01 field  EVSYS_INTENSET_EVD6          | Channel 6 Event Detection Interrupt Enable
|   #23 #01 field  EVSYS_INTENSET_EVD7          | Channel 7 Event Detection Interrupt Enable
4200_0018 equ    EVSYS_INTFLAG                | Interrupt Flag Status and Clear
|   #00 #01 field  EVSYS_INTFLAG_OVR0           | Channel 0 Overrun
|   #01 #01 field  EVSYS_INTFLAG_OVR1           | Channel 1 Overrun
|   #02 #01 field  EVSYS_INTFLAG_OVR2           | Channel 2 Overrun
|   #03 #01 field  EVSYS_INTFLAG_OVR3           | Channel 3 Overrun
|   #04 #01 field  EVSYS_INTFLAG_OVR4           | Channel 4 Overrun
|   #05 #01 field  EVSYS_INTFLAG_OVR5           | Channel 5 Overrun
|   #06 #01 field  EVSYS_INTFLAG_OVR6           | Channel 6 Overrun
|   #07 #01 field  EVSYS_INTFLAG_OVR7           | Channel 7 Overrun
|   #16 #01 field  EVSYS_INTFLAG_EVD0           | Channel 0 Event Detection
|   #17 #01 field  EVSYS_INTFLAG_EVD1           | Channel 1 Event Detection
|   #18 #01 field  EVSYS_INTFLAG_EVD2           | Channel 2 Event Detection
|   #19 #01 field  EVSYS_INTFLAG_EVD3           | Channel 3 Event Detection
|   #20 #01 field  EVSYS_INTFLAG_EVD4           | Channel 4 Event Detection
|   #21 #01 field  EVSYS_INTFLAG_EVD5           | Channel 5 Event Detection
|   #22 #01 field  EVSYS_INTFLAG_EVD6           | Channel 6 Event Detection
|   #23 #01 field  EVSYS_INTFLAG_EVD7           | Channel 7 Event Detection
4200_001c equ    EVSYS_SWEVT                  | Software Event
|   #00 #01 field  EVSYS_SWEVT_CHANNEL0         | Channel 0 Software Selection
|   #01 #01 field  EVSYS_SWEVT_CHANNEL1         | Channel 1 Software Selection
|   #02 #01 field  EVSYS_SWEVT_CHANNEL2         | Channel 2 Software Selection
|   #03 #01 field  EVSYS_SWEVT_CHANNEL3         | Channel 3 Software Selection
|   #04 #01 field  EVSYS_SWEVT_CHANNEL4         | Channel 4 Software Selection
|   #05 #01 field  EVSYS_SWEVT_CHANNEL5         | Channel 5 Software Selection
|   #06 #01 field  EVSYS_SWEVT_CHANNEL6         | Channel 6 Software Selection
|   #07 #01 field  EVSYS_SWEVT_CHANNEL7         | Channel 7 Software Selection
4200_0020 equ    EVSYS_CHANNEL0               | Channel n
4200_0024 equ    EVSYS_CHANNEL1               | Channel n
4200_0028 equ    EVSYS_CHANNEL2               | Channel n
4200_002c equ    EVSYS_CHANNEL3               | Channel n
4200_0030 equ    EVSYS_CHANNEL4               | Channel n
4200_0034 equ    EVSYS_CHANNEL5               | Channel n
4200_0038 equ    EVSYS_CHANNEL6               | Channel n
4200_003c equ    EVSYS_CHANNEL7               | Channel n
|   #08 #02 field  EVSYS_CHANNEL_PATH           | Path Selection
|   #10 #02 field  EVSYS_CHANNEL_EDGSEL         | Edge Detection Selection
|   #14 #01 field  EVSYS_CHANNEL_RUNSTDBY       | Run in standby
|   #15 #01 field  EVSYS_CHANNEL_ONDEMAND       | Generic Clock On Demand
4200_0080 equ    EVSYS_USER0                  | User Multiplexer n
4200_0084 equ    EVSYS_USER1                  | User Multiplexer n
4200_0088 equ    EVSYS_USER2                  | User Multiplexer n
4200_008c equ    EVSYS_USER3                  | User Multiplexer n
4200_0090 equ    EVSYS_USER4                  | User Multiplexer n
4200_0094 equ    EVSYS_USER5                  | User Multiplexer n
4200_0098 equ    EVSYS_USER6                  | User Multiplexer n
4200_009c equ    EVSYS_USER7                  | User Multiplexer n
4200_00a0 equ    EVSYS_USER8                  | User Multiplexer n
4200_00a4 equ    EVSYS_USER9                  | User Multiplexer n
4200_00a8 equ    EVSYS_USER10                 | User Multiplexer n
4200_00ac equ    EVSYS_USER11                 | User Multiplexer n
4200_00b0 equ    EVSYS_USER12                 | User Multiplexer n
4200_00b4 equ    EVSYS_USER13                 | User Multiplexer n
4200_00b8 equ    EVSYS_USER14                 | User Multiplexer n
4200_00bc equ    EVSYS_USER15                 | User Multiplexer n
4200_00c0 equ    EVSYS_USER16                 | User Multiplexer n
4200_00c4 equ    EVSYS_USER17                 | User Multiplexer n
4200_00c8 equ    EVSYS_USER18                 | User Multiplexer n
4200_00cc equ    EVSYS_USER19                 | User Multiplexer n
4200_00d0 equ    EVSYS_USER20                 | User Multiplexer n
4200_00d4 equ    EVSYS_USER21                 | User Multiplexer n
4200_00d8 equ    EVSYS_USER22                 | User Multiplexer n
4200_00dc equ    EVSYS_USER23                 | User Multiplexer n
4200_00e0 equ    EVSYS_USER24                 | User Multiplexer n
4200_00e4 equ    EVSYS_USER25                 | User Multiplexer n
4200_00e8 equ    EVSYS_USER26                 | User Multiplexer n
4200_00ec equ    EVSYS_USER27                 | User Multiplexer n
4200_00f0 equ    EVSYS_USER28                 | User Multiplexer n
4200_00f4 equ    EVSYS_USER29                 | User Multiplexer n
4200_00f8 equ    EVSYS_USER30                 | User Multiplexer n

( FREQM: Frequency Meter)
4000_2c00 equ    FREQM_CTRLA                  | Control A Register
|   #00 #01 field  FREQM_CTRLA_SWRST            | Software Reset
|   #01 #01 field  FREQM_CTRLA_ENABLE           | Enable
4000_2c01 equ    FREQM_CTRLB                  | Control B Register
|   #00 #01 field  FREQM_CTRLB_START            | Start Measurement
4000_2c02 equ    FREQM_CFGA                   | Config A register
4000_2c08 equ    FREQM_INTENCLR               | Interrupt Enable Clear Register
|   #00 #01 field  FREQM_INTENCLR_DONE          | Measurement Done Interrupt Enable
4000_2c09 equ    FREQM_INTENSET               | Interrupt Enable Set Register
|   #00 #01 field  FREQM_INTENSET_DONE          | Measurement Done Interrupt Enable
4000_2c0a equ    FREQM_INTFLAG                | Interrupt Flag Register
|   #00 #01 field  FREQM_INTFLAG_DONE           | Measurement Done
4000_2c0b equ    FREQM_STATUS                 | Status Register
|   #00 #01 field  FREQM_STATUS_BUSY            | FREQM Status
|   #01 #01 field  FREQM_STATUS_OVF             | Sticky Count Value Overflow
4000_2c0c equ    FREQM_SYNCBUSY               | Synchronization Busy Register
|   #00 #01 field  FREQM_SYNCBUSY_SWRST         | Software Reset
|   #01 #01 field  FREQM_SYNCBUSY_ENABLE        | Enable
4000_2c10 equ    FREQM_VALUE                  | Count Value Register
|   #00 #24 field  FREQM_VALUE_VALUE            | Measurement Value

( GCLK: Generic Clock Generator)
4000_1c00 equ    GCLK_CTRLA                   | Control
|   #00 #01 field  GCLK_CTRLA_SWRST             | Software Reset
4000_1c04 equ    GCLK_SYNCBUSY                | Synchronization Busy
|   #00 #01 field  GCLK_SYNCBUSY_SWRST          | Software Reset Synchroniation Busy bit
|   #02 #01 field  GCLK_SYNCBUSY_GENCTRL0       | Generic Clock Generator Control 0 Synchronization Busy bits
|   #03 #01 field  GCLK_SYNCBUSY_GENCTRL1       | Generic Clock Generator Control 1 Synchronization Busy bits
|   #04 #01 field  GCLK_SYNCBUSY_GENCTRL2       | Generic Clock Generator Control 2 Synchronization Busy bits
|   #05 #01 field  GCLK_SYNCBUSY_GENCTRL3       | Generic Clock Generator Control 3 Synchronization Busy bits
|   #06 #01 field  GCLK_SYNCBUSY_GENCTRL4       | Generic Clock Generator Control 4 Synchronization Busy bits
4000_1c20 equ    GCLK_GENCTRL0                | Generic Clock Generator Control
4000_1c24 equ    GCLK_GENCTRL1                | Generic Clock Generator Control
4000_1c28 equ    GCLK_GENCTRL2                | Generic Clock Generator Control
4000_1c2c equ    GCLK_GENCTRL3                | Generic Clock Generator Control
4000_1c30 equ    GCLK_GENCTRL4                | Generic Clock Generator Control
|   #00 #03 field  GCLK_GENCTRL_SRC             | Source Select
|   #08 #01 field  GCLK_GENCTRL_GENEN           | Generic Clock Generator Enable
|   #09 #01 field  GCLK_GENCTRL_IDC             | Improve Duty Cycle
|   #10 #01 field  GCLK_GENCTRL_OOV             | Output Off Value
|   #11 #01 field  GCLK_GENCTRL_OE              | Output Enable
|   #12 #01 field  GCLK_GENCTRL_DIVSEL          | Divide Selection
|   #13 #01 field  GCLK_GENCTRL_RUNSTDBY        | Run in Standby
|   #16 #16 field  GCLK_GENCTRL_DIV             | Division Factor
4000_1c80 equ    GCLK_PCHCTRL0                | Peripheral Clock Control
4000_1c84 equ    GCLK_PCHCTRL1                | Peripheral Clock Control
4000_1c88 equ    GCLK_PCHCTRL2                | Peripheral Clock Control
4000_1c8c equ    GCLK_PCHCTRL3                | Peripheral Clock Control
4000_1c90 equ    GCLK_PCHCTRL4                | Peripheral Clock Control
4000_1c94 equ    GCLK_PCHCTRL5                | Peripheral Clock Control
4000_1c98 equ    GCLK_PCHCTRL6                | Peripheral Clock Control
4000_1c9c equ    GCLK_PCHCTRL7                | Peripheral Clock Control
4000_1ca0 equ    GCLK_PCHCTRL8                | Peripheral Clock Control
4000_1ca4 equ    GCLK_PCHCTRL9                | Peripheral Clock Control
4000_1ca8 equ    GCLK_PCHCTRL10               | Peripheral Clock Control
4000_1cac equ    GCLK_PCHCTRL11               | Peripheral Clock Control
4000_1cb0 equ    GCLK_PCHCTRL12               | Peripheral Clock Control
4000_1cb4 equ    GCLK_PCHCTRL13               | Peripheral Clock Control
4000_1cb8 equ    GCLK_PCHCTRL14               | Peripheral Clock Control
4000_1cbc equ    GCLK_PCHCTRL15               | Peripheral Clock Control
4000_1cc0 equ    GCLK_PCHCTRL16               | Peripheral Clock Control
4000_1cc4 equ    GCLK_PCHCTRL17               | Peripheral Clock Control
4000_1cc8 equ    GCLK_PCHCTRL18               | Peripheral Clock Control
4000_1ccc equ    GCLK_PCHCTRL19               | Peripheral Clock Control
4000_1cd0 equ    GCLK_PCHCTRL20               | Peripheral Clock Control
4000_1cd4 equ    GCLK_PCHCTRL21               | Peripheral Clock Control
4000_1cd8 equ    GCLK_PCHCTRL22               | Peripheral Clock Control
4000_1cdc equ    GCLK_PCHCTRL23               | Peripheral Clock Control
4000_1ce0 equ    GCLK_PCHCTRL24               | Peripheral Clock Control
4000_1ce4 equ    GCLK_PCHCTRL25               | Peripheral Clock Control
4000_1ce8 equ    GCLK_PCHCTRL26               | Peripheral Clock Control
4000_1cec equ    GCLK_PCHCTRL27               | Peripheral Clock Control
4000_1cf0 equ    GCLK_PCHCTRL28               | Peripheral Clock Control
4000_1cf4 equ    GCLK_PCHCTRL29               | Peripheral Clock Control
|   #00 #03 field  GCLK_PCHCTRL_GEN             | Generic Clock Generator
|   #06 #01 field  GCLK_PCHCTRL_CHEN            | Channel Enable
|   #07 #01 field  GCLK_PCHCTRL_WRTLOCK         | Write Lock

( MCLK: Main Clock)
4000_0801 equ    MCLK_INTENCLR                | Interrupt Enable Clear
|   #00 #01 field  MCLK_INTENCLR_CKRDY          | Clock Ready Interrupt Enable
4000_0802 equ    MCLK_INTENSET                | Interrupt Enable Set
|   #00 #01 field  MCLK_INTENSET_CKRDY          | Clock Ready Interrupt Enable
4000_0803 equ    MCLK_INTFLAG                 | Interrupt Flag Status and Clear
|   #00 #01 field  MCLK_INTFLAG_CKRDY           | Clock Ready
4000_0804 equ    MCLK_CPUDIV                  | CPU Clock Division
4000_0806 equ    MCLK_BUPDIV                  | Backup Clock Division
4000_0810 equ    MCLK_AHBMASK                 | AHB Mask
|   #00 #01 field  MCLK_AHBMASK_HPB0_           | HPB0 AHB Clock Mask
|   #01 #01 field  MCLK_AHBMASK_HPB1_           | HPB1 AHB Clock Mask
|   #02 #01 field  MCLK_AHBMASK_HPB2_           | HPB2 AHB Clock Mask
|   #03 #01 field  MCLK_AHBMASK_DMAC_           | DMAC AHB Clock Mask
|   #04 #01 field  MCLK_AHBMASK_USB_            | USB AHB Clock Mask
|   #05 #01 field  MCLK_AHBMASK_DSU_            | DSU AHB Clock Mask
|   #07 #01 field  MCLK_AHBMASK_PAC_            | PAC AHB Clock Mask
|   #08 #01 field  MCLK_AHBMASK_NVMCTRL_        | NVMCTRL AHB Clock Mask
|   #09 #01 field  MCLK_AHBMASK_HSRAM_          | HSRAM AHB Clock Mask
|   #10 #01 field  MCLK_AHBMASK_NVMCTRL_PICACHU_ | NVMCTRL_PICACHU AHB Clock Mask
4000_0814 equ    MCLK_APBAMASK                | APBA Mask
|   #00 #01 field  MCLK_APBAMASK_PAC_           | PAC APB Clock Enable
|   #01 #01 field  MCLK_APBAMASK_PM_            | PM APB Clock Enable
|   #02 #01 field  MCLK_APBAMASK_MCLK_          | MCLK APB Clock Enable
|   #03 #01 field  MCLK_APBAMASK_RSTC_          | RSTC APB Clock Enable
|   #04 #01 field  MCLK_APBAMASK_OSCCTRL_       | OSCCTRL APB Clock Enable
|   #05 #01 field  MCLK_APBAMASK_OSC32KCTRL_    | OSC32KCTRL APB Clock Enable
|   #06 #01 field  MCLK_APBAMASK_SUPC_          | SUPC APB Clock Enable
|   #07 #01 field  MCLK_APBAMASK_GCLK_          | GCLK APB Clock Enable
|   #08 #01 field  MCLK_APBAMASK_WDT_           | WDT APB Clock Enable
|   #09 #01 field  MCLK_APBAMASK_RTC_           | RTC APB Clock Enable
|   #10 #01 field  MCLK_APBAMASK_EIC_           | EIC APB Clock Enable
|   #11 #01 field  MCLK_APBAMASK_FREQM_         | FREQM APB Clock Enable
4000_0818 equ    MCLK_APBBMASK                | APBB Mask
|   #00 #01 field  MCLK_APBBMASK_USB_           | USB APB Clock Enable
|   #01 #01 field  MCLK_APBBMASK_DSU_           | DSU APB Clock Enable
|   #02 #01 field  MCLK_APBBMASK_NVMCTRL_       | NVMCTRL APB Clock Enable
|   #03 #01 field  MCLK_APBBMASK_PORT_          | PORT APB Clock Enable
4000_081c equ    MCLK_APBCMASK                | APBC Mask
|   #00 #01 field  MCLK_APBCMASK_EVSYS_         | EVSYS APB Clock Enable
|   #01 #01 field  MCLK_APBCMASK_SERCOM0_       | SERCOM0 APB Clock Enable
|   #02 #01 field  MCLK_APBCMASK_SERCOM1_       | SERCOM1 APB Clock Enable
|   #03 #01 field  MCLK_APBCMASK_SERCOM2_       | SERCOM2 APB Clock Enable
|   #04 #01 field  MCLK_APBCMASK_SERCOM3_       | SERCOM3 APB Clock Enable
|   #07 #01 field  MCLK_APBCMASK_TCC0_          | TCC0 APB Clock Enable
|   #08 #01 field  MCLK_APBCMASK_TC0_           | TC0 APB Clock Enable
|   #09 #01 field  MCLK_APBCMASK_TC1_           | TC1 APB Clock Enable
|   #10 #01 field  MCLK_APBCMASK_TC2_           | TC2 APB Clock Enable
|   #11 #01 field  MCLK_APBCMASK_TC3_           | TC3 APB Clock Enable
|   #12 #01 field  MCLK_APBCMASK_ADC_           | ADC APB Clock Enable
|   #13 #01 field  MCLK_APBCMASK_AC_            | AC APB Clock Enable
|   #14 #01 field  MCLK_APBCMASK_PTC_           | PTC APB Clock Enable
|   #15 #01 field  MCLK_APBCMASK_SLCD_          | SLCD APB Clock Enable
|   #16 #01 field  MCLK_APBCMASK_AES_           | AES APB Clock Enable
|   #17 #01 field  MCLK_APBCMASK_TRNG_          | TRNG APB Clock Enable
|   #18 #01 field  MCLK_APBCMASK_CCL_           | CCL APB Clock Enable

( MTB: Cortex-M0+ Micro-Trace Buffer)
4100_a000 equ    MTB_POSITION                 | MTB Position
|   #02 #01 field  MTB_POSITION_WRAP            | Pointer Value Wraps
|   #03 #29 field  MTB_POSITION_POINTER         | Trace Packet Location Pointer
4100_a004 equ    MTB_MASTER                   | MTB Master
|   #05 #01 field  MTB_MASTER_TSTARTEN          | Trace Start Input Enable
|   #06 #01 field  MTB_MASTER_TSTOPEN           | Trace Stop Input Enable
|   #07 #01 field  MTB_MASTER_SFRWPRIV          | Special Function Register Write Privilege
|   #08 #01 field  MTB_MASTER_RAMPRIV           | SRAM Privilege
|   #09 #01 field  MTB_MASTER_HALTREQ           | Halt Request
|   #31 #01 field  MTB_MASTER_EN                | Main Trace Enable
4100_a008 equ    MTB_FLOW                     | MTB Flow
|   #00 #01 field  MTB_FLOW_AUTOSTOP            | Auto Stop Tracing
|   #01 #01 field  MTB_FLOW_AUTOHALT            | Auto Halt Request
|   #03 #29 field  MTB_FLOW_WATERMARK           | Watermark value
4100_a00c equ    MTB_BASE                     | MTB Base
4100_af00 equ    MTB_ITCTRL                   | MTB Integration Mode Control
4100_afa0 equ    MTB_CLAIMSET                 | MTB Claim Set
4100_afa4 equ    MTB_CLAIMCLR                 | MTB Claim Clear
4100_afb0 equ    MTB_LOCKACCESS               | MTB Lock Access
4100_afb4 equ    MTB_LOCKSTATUS               | MTB Lock Status
4100_afb8 equ    MTB_AUTHSTATUS               | MTB Authentication Status
4100_afbc equ    MTB_DEVARCH                  | MTB Device Architecture
4100_afc8 equ    MTB_DEVID                    | MTB Device Configuration
4100_afcc equ    MTB_DEVTYPE                  | MTB Device Type
4100_afd0 equ    MTB_PID4                     | Peripheral Identification 4
4100_afd4 equ    MTB_PID5                     | Peripheral Identification 5
4100_afd8 equ    MTB_PID6                     | Peripheral Identification 6
4100_afdc equ    MTB_PID7                     | Peripheral Identification 7
4100_afe0 equ    MTB_PID0                     | Peripheral Identification 0
4100_afe4 equ    MTB_PID1                     | Peripheral Identification 1
4100_afe8 equ    MTB_PID2                     | Peripheral Identification 2
4100_afec equ    MTB_PID3                     | Peripheral Identification 3
4100_aff0 equ    MTB_CID0                     | Component Identification 0
4100_aff4 equ    MTB_CID1                     | Component Identification 1
4100_aff8 equ    MTB_CID2                     | Component Identification 2
4100_affc equ    MTB_CID3                     | Component Identification 3

( NVMCTRL: Non-Volatile Memory Controller)
4100_4000 equ    NVMCTRL_CTRLA                | Control A
4100_4004 equ    NVMCTRL_CTRLB                | Control B
|   #07 #01 field  NVMCTRL_CTRLB_MANW           | Manual Write
|   #08 #02 field  NVMCTRL_CTRLB_SLEEPPRM       | Power Reduction Mode during Sleep
|   #11 #01 field  NVMCTRL_CTRLB_FWUP           | fast wake-up
|   #16 #02 field  NVMCTRL_CTRLB_READMODE       | NVMCTRL Read Mode
|   #18 #01 field  NVMCTRL_CTRLB_CACHEDIS       | Cache Disable
4100_4008 equ    NVMCTRL_PARAM                | NVM Parameter
|   #00 #16 field  NVMCTRL_PARAM_NVMP           | NVM Pages
|   #16 #03 field  NVMCTRL_PARAM_PSZ            | Page Size
|   #20 #12 field  NVMCTRL_PARAM_RWWEEP         | RWW EEPROM Pages
4100_400c equ    NVMCTRL_INTENCLR             | Interrupt Enable Clear
|   #00 #01 field  NVMCTRL_INTENCLR_READY       | NVM Ready Interrupt Enable
|   #01 #01 field  NVMCTRL_INTENCLR_ERROR       | Error Interrupt Enable
4100_4010 equ    NVMCTRL_INTENSET             | Interrupt Enable Set
|   #00 #01 field  NVMCTRL_INTENSET_READY       | NVM Ready Interrupt Enable
|   #01 #01 field  NVMCTRL_INTENSET_ERROR       | Error Interrupt Enable
4100_4014 equ    NVMCTRL_INTFLAG              | Interrupt Flag Status and Clear
|   #00 #01 field  NVMCTRL_INTFLAG_READY        | NVM Ready
|   #01 #01 field  NVMCTRL_INTFLAG_ERROR        | Error
4100_4018 equ    NVMCTRL_STATUS               | Status
|   #00 #01 field  NVMCTRL_STATUS_PRM           | Power Reduction Mode
|   #01 #01 field  NVMCTRL_STATUS_LOAD          | NVM Page Buffer Active Loading
|   #02 #01 field  NVMCTRL_STATUS_PROGE         | Programming Error Status
|   #03 #01 field  NVMCTRL_STATUS_LOCKE         | Lock Error Status
|   #04 #01 field  NVMCTRL_STATUS_NVME          | NVM Error
|   #08 #01 field  NVMCTRL_STATUS_SB            | Security Bit Status
4100_401c equ    NVMCTRL_ADDR                 | Address
|   #00 #22 field  NVMCTRL_ADDR_ADDR            | NVM Address
4100_4020 equ    NVMCTRL_LOCK                 | Lock Section

( OSCCTRL: Oscillators Control)
4000_1000 equ    OSCCTRL_INTENCLR             | Interrupt Enable Clear
|   #00 #01 field  OSCCTRL_INTENCLR_XOSCRDY     | XOSC Ready Interrupt Enable
|   #01 #01 field  OSCCTRL_INTENCLR_XOSCFAIL    | XOSC Clock Failure Detector Interrupt Enable
|   #04 #01 field  OSCCTRL_INTENCLR_OSC16MRDY   | OSC16M Ready Interrupt Enable
|   #08 #01 field  OSCCTRL_INTENCLR_DFLLRDY     | DFLL Ready Interrupt Enable
|   #09 #01 field  OSCCTRL_INTENCLR_DFLLOOB     | DFLL Out Of Bounds Interrupt Enable
|   #10 #01 field  OSCCTRL_INTENCLR_DFLLLCKF    | DFLL Lock Fine Interrupt Enable
|   #11 #01 field  OSCCTRL_INTENCLR_DFLLLCKC    | DFLL Lock Coarse Interrupt Enable
|   #12 #01 field  OSCCTRL_INTENCLR_DFLLRCS     | DFLL Reference Clock Stopped Interrupt Enable
|   #16 #01 field  OSCCTRL_INTENCLR_DPLLLCKR    | DPLL Lock Rise Interrupt Enable
|   #17 #01 field  OSCCTRL_INTENCLR_DPLLLCKF    | DPLL Lock Fall Interrupt Enable
|   #18 #01 field  OSCCTRL_INTENCLR_DPLLLTO     | DPLL Time Out Interrupt Enable
|   #19 #01 field  OSCCTRL_INTENCLR_DPLLLDRTO   | DPLL Ratio Ready Interrupt Enable
4000_1004 equ    OSCCTRL_INTENSET             | Interrupt Enable Set
|   #00 #01 field  OSCCTRL_INTENSET_XOSCRDY     | XOSC Ready Interrupt Enable
|   #01 #01 field  OSCCTRL_INTENSET_XOSCFAIL    | XOSC Clock Failure Detector Interrupt Enable
|   #04 #01 field  OSCCTRL_INTENSET_OSC16MRDY   | OSC16M Ready Interrupt Enable
|   #08 #01 field  OSCCTRL_INTENSET_DFLLRDY     | DFLL Ready Interrupt Enable
|   #09 #01 field  OSCCTRL_INTENSET_DFLLOOB     | DFLL Out Of Bounds Interrupt Enable
|   #10 #01 field  OSCCTRL_INTENSET_DFLLLCKF    | DFLL Lock Fine Interrupt Enable
|   #11 #01 field  OSCCTRL_INTENSET_DFLLLCKC    | DFLL Lock Coarse Interrupt Enable
|   #12 #01 field  OSCCTRL_INTENSET_DFLLRCS     | DFLL Reference Clock Stopped Interrupt Enable
|   #16 #01 field  OSCCTRL_INTENSET_DPLLLCKR    | DPLL Lock Rise Interrupt Enable
|   #17 #01 field  OSCCTRL_INTENSET_DPLLLCKF    | DPLL Lock Fall Interrupt Enable
|   #18 #01 field  OSCCTRL_INTENSET_DPLLLTO     | DPLL Time Out Interrupt Enable
|   #19 #01 field  OSCCTRL_INTENSET_DPLLLDRTO   | DPLL Ratio Ready Interrupt Enable
4000_1008 equ    OSCCTRL_INTFLAG              | Interrupt Flag Status and Clear
|   #00 #01 field  OSCCTRL_INTFLAG_XOSCRDY      | XOSC Ready
|   #01 #01 field  OSCCTRL_INTFLAG_XOSCFAIL     | XOSC Clock Failure Detector
|   #04 #01 field  OSCCTRL_INTFLAG_OSC16MRDY    | OSC16M Ready
|   #08 #01 field  OSCCTRL_INTFLAG_DFLLRDY      | DFLL Ready
|   #09 #01 field  OSCCTRL_INTFLAG_DFLLOOB      | DFLL Out Of Bounds
|   #10 #01 field  OSCCTRL_INTFLAG_DFLLLCKF     | DFLL Lock Fine
|   #11 #01 field  OSCCTRL_INTFLAG_DFLLLCKC     | DFLL Lock Coarse
|   #12 #01 field  OSCCTRL_INTFLAG_DFLLRCS      | DFLL Reference Clock Stopped
|   #16 #01 field  OSCCTRL_INTFLAG_DPLLLCKR     | DPLL Lock Rise
|   #17 #01 field  OSCCTRL_INTFLAG_DPLLLCKF     | DPLL Lock Fall
|   #18 #01 field  OSCCTRL_INTFLAG_DPLLLTO      | DPLL Timeout
|   #19 #01 field  OSCCTRL_INTFLAG_DPLLLDRTO    | DPLL Ratio Ready
4000_100c equ    OSCCTRL_STATUS               | Power and Clocks Status
|   #00 #01 field  OSCCTRL_STATUS_XOSCRDY       | XOSC Ready
|   #01 #01 field  OSCCTRL_STATUS_XOSCFAIL      | XOSC Clock Failure Detector
|   #02 #01 field  OSCCTRL_STATUS_XOSCCKSW      | XOSC Clock Switch
|   #04 #01 field  OSCCTRL_STATUS_OSC16MRDY     | OSC16M Ready
|   #08 #01 field  OSCCTRL_STATUS_DFLLRDY       | DFLL Ready
|   #09 #01 field  OSCCTRL_STATUS_DFLLOOB       | DFLL Out Of Bounds
|   #10 #01 field  OSCCTRL_STATUS_DFLLLCKF      | DFLL Lock Fine
|   #11 #01 field  OSCCTRL_STATUS_DFLLLCKC      | DFLL Lock Coarse
|   #12 #01 field  OSCCTRL_STATUS_DFLLRCS       | DFLL Reference Clock Stopped
|   #16 #01 field  OSCCTRL_STATUS_DPLLLCKR      | DPLL Lock Rise
|   #17 #01 field  OSCCTRL_STATUS_DPLLLCKF      | DPLL Lock Fall
|   #18 #01 field  OSCCTRL_STATUS_DPLLTO        | DPLL Timeout
|   #19 #01 field  OSCCTRL_STATUS_DPLLLDRTO     | DPLL Ratio Ready
4000_1010 equ    OSCCTRL_XOSCCTRL             | External Multipurpose Crystal Oscillator [XOSC] Control
|   #01 #01 field  OSCCTRL_XOSCCTRL_ENABLE      | Oscillator Enable
|   #02 #01 field  OSCCTRL_XOSCCTRL_XTALEN      | Crystal Oscillator Enable
|   #03 #01 field  OSCCTRL_XOSCCTRL_CFDEN       | Xosc Clock Failure Detecteor Enable
|   #04 #01 field  OSCCTRL_XOSCCTRL_SWBEN       | Xosc Clock Switch Enable
|   #06 #01 field  OSCCTRL_XOSCCTRL_RUNSTDBY    | Run in Standby
|   #07 #01 field  OSCCTRL_XOSCCTRL_ONDEMAND    | On Demand Control
|   #11 #01 field  OSCCTRL_XOSCCTRL_AMPGC       | Automatic Amplitude Gain Control
4000_1012 equ    OSCCTRL_CFDPRESC             | Cloc Failure Detector Prescaler
|   #00 #03 field  OSCCTRL_CFDPRESC_CFDPRESC    | Clock Failure Detector Prescaler
4000_1013 equ    OSCCTRL_EVCTRL               | Event Control
|   #00 #01 field  OSCCTRL_EVCTRL_CFDEO         | Clock Failure Detector Event Output Enable
4000_1014 equ    OSCCTRL_OSC16MCTRL           | 16MHz Internal Oscillator [OSC16M] Control
|   #01 #01 field  OSCCTRL_OSC16MCTRL_ENABLE    | Oscillator Enable
|   #02 #02 field  OSCCTRL_OSC16MCTRL_FSEL      | Oscillator Frequency Select
|   #06 #01 field  OSCCTRL_OSC16MCTRL_RUNSTDBY  | Run in Standby
|   #07 #01 field  OSCCTRL_OSC16MCTRL_ONDEMAND  | On Demand Control
4000_1018 equ    OSCCTRL_DFLLCTRL             | DFLL48M Control
|   #01 #01 field  OSCCTRL_DFLLCTRL_ENABLE      | DFLL Enable
|   #02 #01 field  OSCCTRL_DFLLCTRL_MODE        | Operating Mode Selection
|   #03 #01 field  OSCCTRL_DFLLCTRL_STABLE      | Stable DFLL Frequency
|   #04 #01 field  OSCCTRL_DFLLCTRL_LLAW        | Lose Lock After Wake
|   #05 #01 field  OSCCTRL_DFLLCTRL_USBCRM      | USB Clock Recovery Mode
|   #06 #01 field  OSCCTRL_DFLLCTRL_RUNSTDBY    | Run in Standby
|   #07 #01 field  OSCCTRL_DFLLCTRL_ONDEMAND    | On Demand Control
|   #08 #01 field  OSCCTRL_DFLLCTRL_CCDIS       | Chill Cycle Disable
|   #09 #01 field  OSCCTRL_DFLLCTRL_QLDIS       | Quick Lock Disable
|   #10 #01 field  OSCCTRL_DFLLCTRL_BPLCKC      | Bypass Coarse Lock
|   #11 #01 field  OSCCTRL_DFLLCTRL_WAITLOCK    | Wait Lock
4000_101c equ    OSCCTRL_DFLLVAL              | DFLL48M Value
|   #00 #10 field  OSCCTRL_DFLLVAL_FINE         | Fine Value
|   #16 #16 field  OSCCTRL_DFLLVAL_DIFF         | Multiplication Ratio Difference
4000_1020 equ    OSCCTRL_DFLLMUL              | DFLL48M Multiplier
|   #00 #16 field  OSCCTRL_DFLLMUL_MUL          | DFLL Multiply Factor
|   #16 #10 field  OSCCTRL_DFLLMUL_FSTEP        | Fine Maximum Step
4000_1024 equ    OSCCTRL_DFLLSYNC             | DFLL48M Synchronization
|   #07 #01 field  OSCCTRL_DFLLSYNC_READREQ     | Read Request
4000_1028 equ    OSCCTRL_DPLLCTRLA            | DPLL Control
|   #01 #01 field  OSCCTRL_DPLLCTRLA_ENABLE     | Enable
|   #06 #01 field  OSCCTRL_DPLLCTRLA_RUNSTDBY   | Run in Standby
|   #07 #01 field  OSCCTRL_DPLLCTRLA_ONDEMAND   | On Demand
4000_102c equ    OSCCTRL_DPLLRATIO            | DPLL Ratio Control
|   #00 #12 field  OSCCTRL_DPLLRATIO_LDR        | Loop Divider Ratio
4000_1030 equ    OSCCTRL_DPLLCTRLB            | Digital Core Configuration
|   #00 #02 field  OSCCTRL_DPLLCTRLB_FILTER     | Proportional Integral Filter Selection
|   #02 #01 field  OSCCTRL_DPLLCTRLB_LPEN       | Low-Power Enable
|   #03 #01 field  OSCCTRL_DPLLCTRLB_WUF        | Wake Up Fast
|   #04 #02 field  OSCCTRL_DPLLCTRLB_REFCLK     | Reference Clock Selection
|   #08 #03 field  OSCCTRL_DPLLCTRLB_LTIME      | Lock Time
|   #12 #01 field  OSCCTRL_DPLLCTRLB_LBYPASS    | Lock Bypass
|   #16 #11 field  OSCCTRL_DPLLCTRLB_DIV        | Clock Divider
4000_1034 equ    OSCCTRL_DPLLPRESC            | DPLL Prescaler
|   #00 #02 field  OSCCTRL_DPLLPRESC_PRESC      | Output Clock Prescaler
4000_1038 equ    OSCCTRL_DPLLSYNCBUSY         | DPLL Synchronization Busy
|   #01 #01 field  OSCCTRL_DPLLSYNCBUSY_ENABLE  | DPLL Enable Synchronization Status
|   #02 #01 field  OSCCTRL_DPLLSYNCBUSY_DPLLRATIO | DPLL Ratio Synchronization Status
|   #03 #01 field  OSCCTRL_DPLLSYNCBUSY_DPLLPRESC | DPLL Prescaler Synchronization Status
4000_103c equ    OSCCTRL_DPLLSTATUS           | DPLL Status
|   #00 #01 field  OSCCTRL_DPLLSTATUS_LOCK      | DPLL Lock Status
|   #01 #01 field  OSCCTRL_DPLLSTATUS_CLKRDY    | DPLL Clock Ready

( OSC32KCTRL: 32k Oscillators Control)
4000_1400 equ    OSC32KCTRL_INTENCLR          | Interrupt Enable Clear
|   #00 #01 field  OSC32KCTRL_INTENCLR_XOSC32KRDY | XOSC32K Ready Interrupt Enable
|   #02 #01 field  OSC32KCTRL_INTENCLR_CLKFAIL  | XOSC32K Clock Failure Detector Interrupt Enable
4000_1404 equ    OSC32KCTRL_INTENSET          | Interrupt Enable Set
|   #00 #01 field  OSC32KCTRL_INTENSET_XOSC32KRDY | XOSC32K Ready Interrupt Enable
|   #02 #01 field  OSC32KCTRL_INTENSET_CLKFAIL  | XOSC32K Clock Failure Detector Interrupt Enable
4000_1408 equ    OSC32KCTRL_INTFLAG           | Interrupt Flag Status and Clear
|   #00 #01 field  OSC32KCTRL_INTFLAG_XOSC32KRDY | XOSC32K Ready
|   #02 #01 field  OSC32KCTRL_INTFLAG_CLKFAIL   | XOSC32K Clock Failure Detector
4000_140c equ    OSC32KCTRL_STATUS            | Power and Clocks Status
|   #00 #01 field  OSC32KCTRL_STATUS_XOSC32KRDY | XOSC32K Ready
|   #02 #01 field  OSC32KCTRL_STATUS_CLKFAIL    | XOSC32K Clock Failure Detector
|   #03 #01 field  OSC32KCTRL_STATUS_CLKSW      | XOSC32K Clock switch
4000_1410 equ    OSC32KCTRL_RTCCTRL           | RTC Clock Selection
|   #00 #03 field  OSC32KCTRL_RTCCTRL_RTCSEL    | RTC Clock Selection
4000_1411 equ    OSC32KCTRL_SLCDCTRL          | SLCD Clock Selection
|   #00 #01 field  OSC32KCTRL_SLCDCTRL_SLCDSEL  | SLCD Clock Selection
4000_1414 equ    OSC32KCTRL_XOSC32K           | 32kHz External Crystal Oscillator [XOSC32K] Control
|   #01 #01 field  OSC32KCTRL_XOSC32K_ENABLE    | Oscillator Enable
|   #02 #01 field  OSC32KCTRL_XOSC32K_XTALEN    | Crystal Oscillator Enable
|   #03 #01 field  OSC32KCTRL_XOSC32K_EN32K     | 32kHz Output Enable
|   #04 #01 field  OSC32KCTRL_XOSC32K_EN1K      | 1kHz Output Enable
|   #06 #01 field  OSC32KCTRL_XOSC32K_RUNSTDBY  | Run in Standby
|   #07 #01 field  OSC32KCTRL_XOSC32K_ONDEMAND  | On Demand Control
|   #12 #01 field  OSC32KCTRL_XOSC32K_WRTLOCK   | Write Lock
4000_1416 equ    OSC32KCTRL_CFDCTRL           | Clock Failure Detector Control
|   #00 #01 field  OSC32KCTRL_CFDCTRL_CFDEN     | Clock Failure Detector Enable
|   #01 #01 field  OSC32KCTRL_CFDCTRL_SWBACK    | Clock Switch Back
|   #02 #01 field  OSC32KCTRL_CFDCTRL_CFDPRESC  | Clock Failure Detector Prescaler
4000_1417 equ    OSC32KCTRL_EVCTRL            | Event Control
|   #00 #01 field  OSC32KCTRL_EVCTRL_CFDEO      | Clock Failure Detector Event Output Enable
4000_141c equ    OSC32KCTRL_OSCULP32K         | 32kHz Ultra Low Power Internal Oscillator [OSCULP32K] Control
|   #01 #01 field  OSC32KCTRL_OSCULP32K_EN32K   | Enable Out 32k
|   #02 #01 field  OSC32KCTRL_OSCULP32K_EN1K    | Enable Out 1k
|   #15 #01 field  OSC32KCTRL_OSCULP32K_WRTLOCK | Write Lock

( PAC: Peripheral Access Controller)
4000_0000 equ    PAC_WRCTRL                   | Write control
|   #00 #16 field  PAC_WRCTRL_PERID             | Peripheral identifier
4000_0004 equ    PAC_EVCTRL                   | Event control
|   #00 #01 field  PAC_EVCTRL_ERREO             | Peripheral acess error event output
4000_0008 equ    PAC_INTENCLR                 | Interrupt enable clear
|   #00 #01 field  PAC_INTENCLR_ERR             | Peripheral access error interrupt disable
4000_0009 equ    PAC_INTENSET                 | Interrupt enable set
|   #00 #01 field  PAC_INTENSET_ERR             | Peripheral access error interrupt enable
4000_0010 equ    PAC_INTFLAGAHB               | Bridge interrupt flag status
|   #00 #01 field  PAC_INTFLAGAHB_FLASH_        | FLASH
|   #01 #01 field  PAC_INTFLAGAHB_HSRAMCM0P_    | HSRAMCM0P
|   #02 #01 field  PAC_INTFLAGAHB_HSRAMDSU_     | HSRAMDSU
|   #03 #01 field  PAC_INTFLAGAHB_HPB1_         | HPB1
|   #04 #01 field  PAC_INTFLAGAHB_HPB0_         | HPB0
|   #05 #01 field  PAC_INTFLAGAHB_HPB2_         | HPB2
|   #06 #01 field  PAC_INTFLAGAHB_HSRAMDMAC_    | HSRAMDMAC
4000_0014 equ    PAC_INTFLAGA                 | Peripheral interrupt flag status - Bridge A
|   #00 #01 field  PAC_INTFLAGA_PAC_            | PAC
|   #01 #01 field  PAC_INTFLAGA_PM_             | PM
|   #02 #01 field  PAC_INTFLAGA_MCLK_           | MCLK
|   #03 #01 field  PAC_INTFLAGA_RSTC_           | RSTC
|   #04 #01 field  PAC_INTFLAGA_OSCCTRL_        | OSCCTRL
|   #05 #01 field  PAC_INTFLAGA_OSC32KCTRL_     | OSC32KCTRL
|   #06 #01 field  PAC_INTFLAGA_SUPC_           | SUPC
|   #07 #01 field  PAC_INTFLAGA_GCLK_           | GCLK
|   #08 #01 field  PAC_INTFLAGA_WDT_            | WDT
|   #09 #01 field  PAC_INTFLAGA_RTC_            | RTC
|   #10 #01 field  PAC_INTFLAGA_EIC_            | EIC
|   #11 #01 field  PAC_INTFLAGA_FREQM_          | FREQM
4000_0018 equ    PAC_INTFLAGB                 | Peripheral interrupt flag status - Bridge B
|   #00 #01 field  PAC_INTFLAGB_USB_            | USB
|   #01 #01 field  PAC_INTFLAGB_DSU_            | DSU
|   #02 #01 field  PAC_INTFLAGB_NVMCTRL_        | NVMCTRL
|   #03 #01 field  PAC_INTFLAGB_PORT_           | PORT
|   #04 #01 field  PAC_INTFLAGB_DMAC_           | DMAC
|   #05 #01 field  PAC_INTFLAGB_MTB_            | MTB
4000_001c equ    PAC_INTFLAGC                 | Peripheral interrupt flag status - Bridge C
|   #00 #01 field  PAC_INTFLAGC_EVSYS_          | EVSYS
|   #01 #01 field  PAC_INTFLAGC_SERCOM0_        | SERCOM0
|   #02 #01 field  PAC_INTFLAGC_SERCOM1_        | SERCOM1
|   #03 #01 field  PAC_INTFLAGC_SERCOM2_        | SERCOM2
|   #04 #01 field  PAC_INTFLAGC_SERCOM3_        | SERCOM3
|   #07 #01 field  PAC_INTFLAGC_TCC0_           | TCC0
|   #08 #01 field  PAC_INTFLAGC_TC0_            | TC0
|   #09 #01 field  PAC_INTFLAGC_TC1_            | TC1
|   #10 #01 field  PAC_INTFLAGC_TC2_            | TC2
|   #11 #01 field  PAC_INTFLAGC_TC3_            | TC3
|   #12 #01 field  PAC_INTFLAGC_ADC_            | ADC
|   #13 #01 field  PAC_INTFLAGC_AC_             | AC
|   #14 #01 field  PAC_INTFLAGC_PTC_            | PTC
|   #15 #01 field  PAC_INTFLAGC_SLCD_           | SLCD
|   #16 #01 field  PAC_INTFLAGC_AES_            | AES
|   #17 #01 field  PAC_INTFLAGC_TRNG_           | TRNG
|   #18 #01 field  PAC_INTFLAGC_CCL_            | CCL
4000_0034 equ    PAC_STATUSA                  | Peripheral write protection status - Bridge A
|   #00 #01 field  PAC_STATUSA_PAC_             | PAC APB Protect Enable
|   #01 #01 field  PAC_STATUSA_PM_              | PM APB Protect Enable
|   #02 #01 field  PAC_STATUSA_MCLK_            | MCLK APB Protect Enable
|   #03 #01 field  PAC_STATUSA_RSTC_            | RSTC APB Protect Enable
|   #04 #01 field  PAC_STATUSA_OSCCTRL_         | OSCCTRL APB Protect Enable
|   #05 #01 field  PAC_STATUSA_OSC32KCTRL_      | OSC32KCTRL APB Protect Enable
|   #06 #01 field  PAC_STATUSA_SUPC_            | SUPC APB Protect Enable
|   #07 #01 field  PAC_STATUSA_GCLK_            | GCLK APB Protect Enable
|   #08 #01 field  PAC_STATUSA_WDT_             | WDT APB Protect Enable
|   #09 #01 field  PAC_STATUSA_RTC_             | RTC APB Protect Enable
|   #10 #01 field  PAC_STATUSA_EIC_             | EIC APB Protect Enable
|   #11 #01 field  PAC_STATUSA_FREQM_           | FREQM APB Protect Enable
4000_0038 equ    PAC_STATUSB                  | Peripheral write protection status - Bridge B
|   #00 #01 field  PAC_STATUSB_USB_             | USB APB Protect Enable
|   #01 #01 field  PAC_STATUSB_DSU_             | DSU APB Protect Enable
|   #02 #01 field  PAC_STATUSB_NVMCTRL_         | NVMCTRL APB Protect Enable
|   #03 #01 field  PAC_STATUSB_PORT_            | PORT APB Protect Enable
|   #04 #01 field  PAC_STATUSB_DMAC_            | DMAC APB Protect Enable
|   #05 #01 field  PAC_STATUSB_MTB_             | MTB APB Protect Enable
4000_003c equ    PAC_STATUSC                  | Peripheral write protection status - Bridge C
|   #00 #01 field  PAC_STATUSC_EVSYS_           | EVSYS APB Protect Enable
|   #01 #01 field  PAC_STATUSC_SERCOM0_         | SERCOM0 APB Protect Enable
|   #02 #01 field  PAC_STATUSC_SERCOM1_         | SERCOM1 APB Protect Enable
|   #03 #01 field  PAC_STATUSC_SERCOM2_         | SERCOM2 APB Protect Enable
|   #04 #01 field  PAC_STATUSC_SERCOM3_         | SERCOM3 APB Protect Enable
|   #07 #01 field  PAC_STATUSC_TCC0_            | TCC0 APB Protect Enable
|   #08 #01 field  PAC_STATUSC_TC0_             | TC0 APB Protect Enable
|   #09 #01 field  PAC_STATUSC_TC1_             | TC1 APB Protect Enable
|   #10 #01 field  PAC_STATUSC_TC2_             | TC2 APB Protect Enable
|   #11 #01 field  PAC_STATUSC_TC3_             | TC3 APB Protect Enable
|   #12 #01 field  PAC_STATUSC_ADC_             | ADC APB Protect Enable
|   #13 #01 field  PAC_STATUSC_AC_              | AC APB Protect Enable
|   #14 #01 field  PAC_STATUSC_PTC_             | PTC APB Protect Enable
|   #15 #01 field  PAC_STATUSC_SLCD_            | SLCD APB Protect Enable
|   #16 #01 field  PAC_STATUSC_AES_             | AES APB Protect Enable
|   #17 #01 field  PAC_STATUSC_TRNG_            | TRNG APB Protect Enable
|   #18 #01 field  PAC_STATUSC_CCL_             | CCL APB Protect Enable

( PM: Power Manager)
4000_0400 equ    PM_CTRLA                     | Control A
|   #02 #01 field  PM_CTRLA_IORET               | I/O Retention
4000_0401 equ    PM_SLEEPCFG                  | Sleep Configuration
|   #00 #03 field  PM_SLEEPCFG_SLEEPMODE        | Sleep Mode
4000_0402 equ    PM_PLCFG                     | Performance Level Configuration
|   #00 #02 field  PM_PLCFG_PLSEL               | Performance Level Select
|   #07 #01 field  PM_PLCFG_PLDIS               | Performance Level Disable
4000_0404 equ    PM_INTENCLR                  | Interrupt Enable Clear
|   #00 #01 field  PM_INTENCLR_PLRDY            | Performance Level Interrupt Enable
4000_0405 equ    PM_INTENSET                  | Interrupt Enable Set
|   #00 #01 field  PM_INTENSET_PLRDY            | Performance Level Ready interrupt Enable
4000_0406 equ    PM_INTFLAG                   | Interrupt Flag Status and Clear
|   #00 #01 field  PM_INTFLAG_PLRDY             | Performance Level Ready
4000_0408 equ    PM_STDBYCFG                  | Standby Configuration

( PORT: Port Module)
4100_6000 equ    PORT_DIR0                    | Data Direction
4100_6080 equ    PORT_DIR1                    | Data Direction
4100_6004 equ    PORT_DIRCLR0                 | Data Direction Clear
4100_6084 equ    PORT_DIRCLR1                 | Data Direction Clear
4100_6008 equ    PORT_DIRSET0                 | Data Direction Set
4100_6088 equ    PORT_DIRSET1                 | Data Direction Set
4100_600c equ    PORT_DIRTGL0                 | Data Direction Toggle
4100_608c equ    PORT_DIRTGL1                 | Data Direction Toggle
4100_6010 equ    PORT_OUT0                    | Data Output Value
4100_6090 equ    PORT_OUT1                    | Data Output Value
4100_6014 equ    PORT_OUTCLR0                 | Data Output Value Clear
4100_6094 equ    PORT_OUTCLR1                 | Data Output Value Clear
4100_6018 equ    PORT_OUTSET0                 | Data Output Value Set
4100_6098 equ    PORT_OUTSET1                 | Data Output Value Set
4100_601c equ    PORT_OUTTGL0                 | Data Output Value Toggle
4100_609c equ    PORT_OUTTGL1                 | Data Output Value Toggle
4100_6020 equ    PORT_IN0                     | Data Input Value
4100_60a0 equ    PORT_IN1                     | Data Input Value
4100_6024 equ    PORT_CTRL0                   | Control
4100_60a4 equ    PORT_CTRL1                   | Control
4100_6028 equ    PORT_WRCONFIG0               | Write Configuration
4100_60a8 equ    PORT_WRCONFIG1               | Write Configuration
|   #00 #16 field  PORT_WRCONFIG_PINMASK        | Pin Mask for Multiple Pin Configuration
|   #16 #01 field  PORT_WRCONFIG_PMUXEN         | Select Peripheral Multiplexer
|   #17 #01 field  PORT_WRCONFIG_INEN           | Input Enable
|   #18 #01 field  PORT_WRCONFIG_PULLEN         | Pull Enable
|   #22 #01 field  PORT_WRCONFIG_DRVSTR         | Output Driver Strength Selection
|   #28 #01 field  PORT_WRCONFIG_WRPMUX         | Write PMUX Registers
|   #30 #01 field  PORT_WRCONFIG_WRPINCFG       | Write PINCFG Registers
|   #31 #01 field  PORT_WRCONFIG_HWSEL          | Half-Word Select
4100_602c equ    PORT_EVCTRL0                 | Event Input Control
4100_60ac equ    PORT_EVCTRL1                 | Event Input Control
|   #05 #02 field  PORT_EVCTRL_EVACT0           | Port Event Action 0
|   #07 #01 field  PORT_EVCTRL_PORTEI0          | Port Event Enable Input 0
|   #13 #02 field  PORT_EVCTRL_EVACT1           | Port Event Action 1
|   #15 #01 field  PORT_EVCTRL_PORTEI1          | Port Event Enable Input 1
|   #21 #02 field  PORT_EVCTRL_EVACT2           | Port Event Action 2
|   #23 #01 field  PORT_EVCTRL_PORTEI2          | Port Event Enable Input 2
|   #29 #02 field  PORT_EVCTRL_EVACT3           | Port Event Action 3
|   #31 #01 field  PORT_EVCTRL_PORTEI3          | Port Event Enable Input 3
4100_6030 equ    PORT_PMUX0_0                 | Peripheral Multiplexing n - Group 0
4100_6031 equ    PORT_PMUX0_1                 | Peripheral Multiplexing n - Group 0
4100_6032 equ    PORT_PMUX0_2                 | Peripheral Multiplexing n - Group 0
4100_6033 equ    PORT_PMUX0_3                 | Peripheral Multiplexing n - Group 0
4100_6034 equ    PORT_PMUX0_4                 | Peripheral Multiplexing n - Group 0
4100_6035 equ    PORT_PMUX0_5                 | Peripheral Multiplexing n - Group 0
4100_6036 equ    PORT_PMUX0_6                 | Peripheral Multiplexing n - Group 0
4100_6037 equ    PORT_PMUX0_7                 | Peripheral Multiplexing n - Group 0
4100_6038 equ    PORT_PMUX0_8                 | Peripheral Multiplexing n - Group 0
4100_6039 equ    PORT_PMUX0_9                 | Peripheral Multiplexing n - Group 0
4100_603a equ    PORT_PMUX0_10                | Peripheral Multiplexing n - Group 0
4100_603b equ    PORT_PMUX0_11                | Peripheral Multiplexing n - Group 0
4100_603c equ    PORT_PMUX0_12                | Peripheral Multiplexing n - Group 0
4100_603d equ    PORT_PMUX0_13                | Peripheral Multiplexing n - Group 0
4100_603e equ    PORT_PMUX0_14                | Peripheral Multiplexing n - Group 0
4100_603f equ    PORT_PMUX0_15                | Peripheral Multiplexing n - Group 0
|   #00 #04 field  PORT_PMUX0__PMUXE            | Peripheral Multiplexing for Even-Numbered Pin
|   #04 #04 field  PORT_PMUX0__PMUXO            | Peripheral Multiplexing for Odd-Numbered Pin
4100_60b0 equ    PORT_PMUX1_0                 | Peripheral Multiplexing n - Group 1
4100_60b1 equ    PORT_PMUX1_1                 | Peripheral Multiplexing n - Group 1
4100_60b2 equ    PORT_PMUX1_2                 | Peripheral Multiplexing n - Group 1
4100_60b3 equ    PORT_PMUX1_3                 | Peripheral Multiplexing n - Group 1
4100_60b4 equ    PORT_PMUX1_4                 | Peripheral Multiplexing n - Group 1
4100_60b5 equ    PORT_PMUX1_5                 | Peripheral Multiplexing n - Group 1
4100_60b6 equ    PORT_PMUX1_6                 | Peripheral Multiplexing n - Group 1
4100_60b7 equ    PORT_PMUX1_7                 | Peripheral Multiplexing n - Group 1
4100_60b8 equ    PORT_PMUX1_8                 | Peripheral Multiplexing n - Group 1
4100_60b9 equ    PORT_PMUX1_9                 | Peripheral Multiplexing n - Group 1
4100_60ba equ    PORT_PMUX1_10                | Peripheral Multiplexing n - Group 1
4100_60bb equ    PORT_PMUX1_11                | Peripheral Multiplexing n - Group 1
4100_60bc equ    PORT_PMUX1_12                | Peripheral Multiplexing n - Group 1
4100_60bd equ    PORT_PMUX1_13                | Peripheral Multiplexing n - Group 1
4100_60be equ    PORT_PMUX1_14                | Peripheral Multiplexing n - Group 1
4100_60bf equ    PORT_PMUX1_15                | Peripheral Multiplexing n - Group 1
4100_6040 equ    PORT_PINCFG0_0               | Pin Configuration n - Group 0
4100_6041 equ    PORT_PINCFG0_1               | Pin Configuration n - Group 0
4100_6042 equ    PORT_PINCFG0_2               | Pin Configuration n - Group 0
4100_6043 equ    PORT_PINCFG0_3               | Pin Configuration n - Group 0
4100_6044 equ    PORT_PINCFG0_4               | Pin Configuration n - Group 0
4100_6045 equ    PORT_PINCFG0_5               | Pin Configuration n - Group 0
4100_6046 equ    PORT_PINCFG0_6               | Pin Configuration n - Group 0
4100_6047 equ    PORT_PINCFG0_7               | Pin Configuration n - Group 0
4100_6048 equ    PORT_PINCFG0_8               | Pin Configuration n - Group 0
4100_6049 equ    PORT_PINCFG0_9               | Pin Configuration n - Group 0
4100_604a equ    PORT_PINCFG0_10              | Pin Configuration n - Group 0
4100_604b equ    PORT_PINCFG0_11              | Pin Configuration n - Group 0
4100_604c equ    PORT_PINCFG0_12              | Pin Configuration n - Group 0
4100_604d equ    PORT_PINCFG0_13              | Pin Configuration n - Group 0
4100_604e equ    PORT_PINCFG0_14              | Pin Configuration n - Group 0
4100_604f equ    PORT_PINCFG0_15              | Pin Configuration n - Group 0
4100_6050 equ    PORT_PINCFG0_16              | Pin Configuration n - Group 0
4100_6051 equ    PORT_PINCFG0_17              | Pin Configuration n - Group 0
4100_6052 equ    PORT_PINCFG0_18              | Pin Configuration n - Group 0
4100_6053 equ    PORT_PINCFG0_19              | Pin Configuration n - Group 0
4100_6054 equ    PORT_PINCFG0_20              | Pin Configuration n - Group 0
4100_6055 equ    PORT_PINCFG0_21              | Pin Configuration n - Group 0
4100_6056 equ    PORT_PINCFG0_22              | Pin Configuration n - Group 0
4100_6057 equ    PORT_PINCFG0_23              | Pin Configuration n - Group 0
4100_6058 equ    PORT_PINCFG0_24              | Pin Configuration n - Group 0
4100_6059 equ    PORT_PINCFG0_25              | Pin Configuration n - Group 0
4100_605a equ    PORT_PINCFG0_26              | Pin Configuration n - Group 0
4100_605b equ    PORT_PINCFG0_27              | Pin Configuration n - Group 0
4100_605c equ    PORT_PINCFG0_28              | Pin Configuration n - Group 0
4100_605d equ    PORT_PINCFG0_29              | Pin Configuration n - Group 0
4100_605e equ    PORT_PINCFG0_30              | Pin Configuration n - Group 0
4100_605f equ    PORT_PINCFG0_31              | Pin Configuration n - Group 0
|   #00 #01 field  PORT_PINCFG0__PMUXEN         | Select Peripheral Multiplexer
|   #01 #01 field  PORT_PINCFG0__INEN           | Input Enable
|   #02 #01 field  PORT_PINCFG0__PULLEN         | Pull Enable
|   #06 #01 field  PORT_PINCFG0__DRVSTR         | Output Driver Strength Selection
4100_60c0 equ    PORT_PINCFG1_0               | Pin Configuration n - Group 1
4100_60c1 equ    PORT_PINCFG1_1               | Pin Configuration n - Group 1
4100_60c2 equ    PORT_PINCFG1_2               | Pin Configuration n - Group 1
4100_60c3 equ    PORT_PINCFG1_3               | Pin Configuration n - Group 1
4100_60c4 equ    PORT_PINCFG1_4               | Pin Configuration n - Group 1
4100_60c5 equ    PORT_PINCFG1_5               | Pin Configuration n - Group 1
4100_60c6 equ    PORT_PINCFG1_6               | Pin Configuration n - Group 1
4100_60c7 equ    PORT_PINCFG1_7               | Pin Configuration n - Group 1
4100_60c8 equ    PORT_PINCFG1_8               | Pin Configuration n - Group 1
4100_60c9 equ    PORT_PINCFG1_9               | Pin Configuration n - Group 1
4100_60ca equ    PORT_PINCFG1_10              | Pin Configuration n - Group 1
4100_60cb equ    PORT_PINCFG1_11              | Pin Configuration n - Group 1
4100_60cc equ    PORT_PINCFG1_12              | Pin Configuration n - Group 1
4100_60cd equ    PORT_PINCFG1_13              | Pin Configuration n - Group 1
4100_60ce equ    PORT_PINCFG1_14              | Pin Configuration n - Group 1
4100_60cf equ    PORT_PINCFG1_15              | Pin Configuration n - Group 1
4100_60d0 equ    PORT_PINCFG1_16              | Pin Configuration n - Group 1
4100_60d1 equ    PORT_PINCFG1_17              | Pin Configuration n - Group 1
4100_60d2 equ    PORT_PINCFG1_18              | Pin Configuration n - Group 1
4100_60d3 equ    PORT_PINCFG1_19              | Pin Configuration n - Group 1
4100_60d4 equ    PORT_PINCFG1_20              | Pin Configuration n - Group 1
4100_60d5 equ    PORT_PINCFG1_21              | Pin Configuration n - Group 1
4100_60d6 equ    PORT_PINCFG1_22              | Pin Configuration n - Group 1
4100_60d7 equ    PORT_PINCFG1_23              | Pin Configuration n - Group 1
4100_60d8 equ    PORT_PINCFG1_24              | Pin Configuration n - Group 1
4100_60d9 equ    PORT_PINCFG1_25              | Pin Configuration n - Group 1
4100_60da equ    PORT_PINCFG1_26              | Pin Configuration n - Group 1
4100_60db equ    PORT_PINCFG1_27              | Pin Configuration n - Group 1
4100_60dc equ    PORT_PINCFG1_28              | Pin Configuration n - Group 1
4100_60dd equ    PORT_PINCFG1_29              | Pin Configuration n - Group 1
4100_60de equ    PORT_PINCFG1_30              | Pin Configuration n - Group 1
4100_60df equ    PORT_PINCFG1_31              | Pin Configuration n - Group 1

( RSTC: Reset Controller)
4000_0c00 equ    RSTC_RCAUSE                  | Reset Cause
|   #00 #01 field  RSTC_RCAUSE_POR              | Power On Reset
|   #01 #01 field  RSTC_RCAUSE_BODCORE          | Brown Out CORE Detector Reset
|   #02 #01 field  RSTC_RCAUSE_BODVDD           | Brown Out VDD Detector Reset
|   #04 #01 field  RSTC_RCAUSE_EXT              | External Reset
|   #05 #01 field  RSTC_RCAUSE_WDT              | Watchdog Reset
|   #06 #01 field  RSTC_RCAUSE_SYST             | System Reset Request
|   #07 #01 field  RSTC_RCAUSE_BACKUP           | Backup Reset
4000_0c02 equ    RSTC_BKUPEXIT                | Backup Exit Source
|   #01 #01 field  RSTC_BKUPEXIT_RTC            | Real Timer Counter Interrupt
|   #02 #01 field  RSTC_BKUPEXIT_BBPS           | Battery Backup Power Switch

( RTC: Real-Time Counter)

( SERCOM0: Serial Communication Interface 0)

( SLCD: Segment Liquid Crystal Display Controller)
4200_3c00 equ    SLCD_CTRLA                   | Control A
|   #00 #01 field  SLCD_CTRLA_SWRST             | Software Reset
|   #01 #01 field  SLCD_CTRLA_ENABLE            | Enable
|   #02 #03 field  SLCD_CTRLA_DUTY              | Duty Ratio
|   #05 #01 field  SLCD_CTRLA_WMOD              | Waveform Mode
|   #06 #01 field  SLCD_CTRLA_RUNSTDBY          | Run in Standby
|   #08 #02 field  SLCD_CTRLA_PRESC             | Clock Prescaler
|   #12 #03 field  SLCD_CTRLA_CKDIV             | Clock Divider
|   #16 #02 field  SLCD_CTRLA_BIAS              | Bias Setting
|   #19 #01 field  SLCD_CTRLA_XVLCD             | External VLCD
|   #20 #02 field  SLCD_CTRLA_PRF               | Power Refresh Frequency
|   #22 #02 field  SLCD_CTRLA_DMFCS             | Display Memory Update Frame Counter Selection
|   #24 #03 field  SLCD_CTRLA_RRF               | Reference Refresh Frequency
4200_3c04 equ    SLCD_CTRLB                   | Control B
|   #07 #01 field  SLCD_CTRLB_BBEN              | Bias Buffer Enable
|   #15 #01 field  SLCD_CTRLB_LREN              | Low Resistance Enable
4200_3c06 equ    SLCD_CTRLC                   | Control C
|   #00 #01 field  SLCD_CTRLC_CLEAR             | Clear Display Memory
|   #01 #01 field  SLCD_CTRLC_LOCK              | Lock Shadow Memory
|   #02 #01 field  SLCD_CTRLC_ABMEN             | Automated Bit Mapping Enable
|   #03 #01 field  SLCD_CTRLC_ACMEN             | Automated Character Mapping Enable
4200_3c08 equ    SLCD_CTRLD                   | Control D
|   #00 #01 field  SLCD_CTRLD_BLANK             | Blank LCD
|   #01 #01 field  SLCD_CTRLD_BLINK             | Blinking Enable
|   #02 #01 field  SLCD_CTRLD_CSREN             | Circular Shift Register Enable
|   #04 #01 field  SLCD_CTRLD_FC0EN             | Frame Counter 0 Enable
|   #05 #01 field  SLCD_CTRLD_FC1EN             | Frame Counter 1 Enable
|   #06 #01 field  SLCD_CTRLD_FC2EN             | Frame Counter 2 Enable
|   #07 #01 field  SLCD_CTRLD_DISPEN            | Display enable
4200_3c0c equ    SLCD_EVCTRL                  | Event Control
|   #00 #01 field  SLCD_EVCTRL_FC0OEO           | Frame Counter 0 Overflow Event Output Enable
|   #01 #01 field  SLCD_EVCTRL_FC1OEO           | Frame Counter 1 Overflow Event Output Enable
|   #02 #01 field  SLCD_EVCTRL_FC2OEO           | Frame Counter 2 Overflow Event Output Enable
4200_3c0d equ    SLCD_INTENCLR                | Interrupt Enable Clear
|   #00 #01 field  SLCD_INTENCLR_FC0O           | Frame Counter 0 Overflow Interrupt Disable
|   #01 #01 field  SLCD_INTENCLR_FC1O           | Frame Counter 1 Overflow Interrupt Disable
|   #02 #01 field  SLCD_INTENCLR_FC2O           | Frame Counter 2 Overflow Interrupt Disable
|   #03 #01 field  SLCD_INTENCLR_VLCDRT         | VLCD Ready Toggle Interrupt Disable
|   #04 #01 field  SLCD_INTENCLR_VLCDST         | VLCD Status Toggle Interrupt Disable
|   #05 #01 field  SLCD_INTENCLR_PRST           | Pump Run Status Toggle Interrupt Disable
4200_3c0e equ    SLCD_INTENSET                | Interrupt Enable Set
|   #00 #01 field  SLCD_INTENSET_FC0O           | Frame Counter 0 Overflow Interrupt Enable
|   #01 #01 field  SLCD_INTENSET_FC1O           | Frame Counter 1 Overflow Interrupt Enable
|   #02 #01 field  SLCD_INTENSET_FC2O           | Frame Counter 2 Overflow Interrupt Enable
|   #03 #01 field  SLCD_INTENSET_VLCDRT         | VLCD Ready Toggle Interrupt Enable
|   #04 #01 field  SLCD_INTENSET_VLCDST         | VLCD Status Toggle Interrupt Enable
|   #05 #01 field  SLCD_INTENSET_PRST           | Pump Run Status Toggle Interrupt Enable
4200_3c0f equ    SLCD_INTFLAG                 | Interrupt Flag Status and Clear
|   #00 #01 field  SLCD_INTFLAG_FC0O            | Frame Counter 0 Overflow
|   #01 #01 field  SLCD_INTFLAG_FC1O            | Frame Counter 1 Overflow
|   #02 #01 field  SLCD_INTFLAG_FC2O            | Frame Counter 2 Overflow
|   #03 #01 field  SLCD_INTFLAG_VLCDRT          | VLCD Ready Toggle
|   #04 #01 field  SLCD_INTFLAG_VLCDST          | VLCD Status Toggle
|   #05 #01 field  SLCD_INTFLAG_PRST            | Pump Run Status Toggle
4200_3c10 equ    SLCD_STATUS                  | Status
|   #00 #01 field  SLCD_STATUS_VLCDR            | VLCD Ready
|   #01 #01 field  SLCD_STATUS_PRUN             | LCD Charge Pump is Running
|   #02 #01 field  SLCD_STATUS_VLCDS            | VLCD Status
|   #03 #01 field  SLCD_STATUS_CMWRBUSY         | Character mapping write busy
|   #04 #01 field  SLCD_STATUS_ACMBUSY          | ACM state machine busy
|   #05 #01 field  SLCD_STATUS_ABMBUSY          | ABM state machine busy
4200_3c14 equ    SLCD_SYNCBUSY                | Synchronization Busy
|   #00 #01 field  SLCD_SYNCBUSY_SWRST          | Software Reset
|   #01 #01 field  SLCD_SYNCBUSY_ENABLE         | Enable
|   #02 #01 field  SLCD_SYNCBUSY_CTRLD          | Control D
4200_3c18 equ    SLCD_FC0                     | Frame Counter 0 Configuration
|   #00 #05 field  SLCD_FC0_OVF                 | Frame Counter Overflow Value
|   #07 #01 field  SLCD_FC0_PB                  | Prescaler Bypass
4200_3c19 equ    SLCD_FC1                     | Frame Counter 1 Configuration
|   #00 #05 field  SLCD_FC1_OVF                 | Frame Counter Overflow Value
|   #07 #01 field  SLCD_FC1_PB                  | Prescaler Bypass
4200_3c1a equ    SLCD_FC2                     | Frame Counter 2 Configuration
|   #00 #05 field  SLCD_FC2_OVF                 | Frame Counter Overflow Value
|   #07 #01 field  SLCD_FC2_PB                  | Prescaler Bypass
4200_3c1c equ    SLCD_LPENL                   | LCD Pin Enable Low
4200_3c20 equ    SLCD_LPENH                   | LCD Pin Enable High
|   #00 #20 field  SLCD_LPENH_LPEN              | LCD Pin Enable
4200_3c24 equ    SLCD_SDATAL0                 | Segments Data Low for COM0 Line
4200_3c28 equ    SLCD_SDATAH0                 | Segments Data High for COM0 Line
|   #00 #12 field  SLCD_SDATAH0_SDATA           | Segments Data
4200_3c2c equ    SLCD_SDATAL1                 | Segments Data Low for COM1 Line
4200_3c30 equ    SLCD_SDATAH1                 | Segments Data High for COM1 Line
|   #00 #12 field  SLCD_SDATAH1_SDATA           | Segments Data
4200_3c34 equ    SLCD_SDATAL2                 | Segments Data Low for COM2 Line
4200_3c38 equ    SLCD_SDATAH2                 | Segments Data High for COM2 Line
|   #00 #12 field  SLCD_SDATAH2_SDATA           | Segments Data
4200_3c3c equ    SLCD_SDATAL3                 | Segments Data Low for COM3 Line
4200_3c40 equ    SLCD_SDATAH3                 | Segments Data High for COM3 Line
|   #00 #12 field  SLCD_SDATAH3_SDATA           | Segments Data
4200_3c44 equ    SLCD_SDATAL4                 | Segments Data Low for COM4 Line
4200_3c48 equ    SLCD_SDATAH4                 | Segments Data High for COM4 Line
|   #00 #10 field  SLCD_SDATAH4_SDATA           | Segments Data
4200_3c4c equ    SLCD_SDATAL5                 | Segments Data Low for COM5 Line
4200_3c50 equ    SLCD_SDATAH5                 | Segments Data High for COM5 Line
|   #00 #10 field  SLCD_SDATAH5_SDATA           | Segments Data
4200_3c54 equ    SLCD_SDATAL6                 | Segments Data Low for COM6 Line
4200_3c58 equ    SLCD_SDATAH6                 | Segments Data High for COM6 Line
4200_3c5c equ    SLCD_SDATAL7                 | Segments Data Low for COM7 Line
4200_3c60 equ    SLCD_SDATAH7                 | Segments Data High for COM7 Line
4200_3c64 equ    SLCD_ISDATA                  | Indirect Segments Data Access
4200_3c68 equ    SLCD_BCFG                    | Blink Configuration
|   #00 #01 field  SLCD_BCFG_MODE               | Blinking Mode
|   #01 #02 field  SLCD_BCFG_FCS                | Frame Counter Selection
4200_3c6c equ    SLCD_CSRCFG                  | Circular Shift Register Configuration
|   #00 #01 field  SLCD_CSRCFG_DIR              | Direction
|   #01 #02 field  SLCD_CSRCFG_FCS              | Frame Counter Selection
|   #08 #16 field  SLCD_CSRCFG_DATA             | Circular Shift Register Value
4200_3c70 equ    SLCD_CMCFG                   | Character Mapping Configuration
|   #00 #03 field  SLCD_CMCFG_NSEG              | Number of SEG lines
|   #03 #01 field  SLCD_CMCFG_DEC               | Decrement SEG Line Index
4200_3c74 equ    SLCD_ACMCFG                  | Automated Character Mapping Configuration
|   #00 #03 field  SLCD_ACMCFG_NCOM             | COM Lines per Row
|   #23 #01 field  SLCD_ACMCFG_MODE             | Mode
|   #30 #02 field  SLCD_ACMCFG_FCS              | Frame Counter Selection
4200_3c78 equ    SLCD_ABMCFG                  | Automated Bit Mapping Configuration
|   #00 #02 field  SLCD_ABMCFG_FCS              | Frame Counter Selection
|   #02 #06 field  SLCD_ABMCFG_SIZE             | Size
4200_3c7c equ    SLCD_CMDATA                  | Character Mapping Segments Data
|   #00 #24 field  SLCD_CMDATA_SDATA            | Segments Data
4200_3c80 equ    SLCD_CMDMASK                 | Character Mapping Segments Data Mask
|   #00 #24 field  SLCD_CMDMASK_SDMASK          | Segments Data Mask
4200_3c84 equ    SLCD_CMINDEX                 | Character Mapping SEG/COM Index

( SUPC: Supply Controller)
4000_1800 equ    SUPC_INTENCLR                | Interrupt Enable Clear
|   #00 #01 field  SUPC_INTENCLR_BOD33RDY       | BOD33 Ready
|   #01 #01 field  SUPC_INTENCLR_BOD33DET       | BOD33 Detection
|   #02 #01 field  SUPC_INTENCLR_B33SRDY        | BOD33 Synchronization Ready
|   #03 #01 field  SUPC_INTENCLR_BOD12RDY       | BOD12 Ready
|   #04 #01 field  SUPC_INTENCLR_BOD12DET       | BOD12 Detection
|   #05 #01 field  SUPC_INTENCLR_B12SRDY        | BOD12 Synchronization Ready
|   #08 #01 field  SUPC_INTENCLR_VREGRDY        | Voltage Regulator Ready
|   #09 #01 field  SUPC_INTENCLR_APWSRDY        | Automatic Power Switch Ready
|   #10 #01 field  SUPC_INTENCLR_VCORERDY       | VDDCORE Ready
4000_1804 equ    SUPC_INTENSET                | Interrupt Enable Set
|   #00 #01 field  SUPC_INTENSET_BOD33RDY       | BOD33 Ready
|   #01 #01 field  SUPC_INTENSET_BOD33DET       | BOD33 Detection
|   #02 #01 field  SUPC_INTENSET_B33SRDY        | BOD33 Synchronization Ready
|   #03 #01 field  SUPC_INTENSET_BOD12RDY       | BOD12 Ready
|   #04 #01 field  SUPC_INTENSET_BOD12DET       | BOD12 Detection
|   #05 #01 field  SUPC_INTENSET_B12SRDY        | BOD12 Synchronization Ready
|   #08 #01 field  SUPC_INTENSET_VREGRDY        | Voltage Regulator Ready
|   #09 #01 field  SUPC_INTENSET_APWSRDY        | Automatic Power Switch Ready
|   #10 #01 field  SUPC_INTENSET_VCORERDY       | VDDCORE Ready
4000_1808 equ    SUPC_INTFLAG                 | Interrupt Flag Status and Clear
|   #00 #01 field  SUPC_INTFLAG_BOD33RDY        | BOD33 Ready
|   #01 #01 field  SUPC_INTFLAG_BOD33DET        | BOD33 Detection
|   #02 #01 field  SUPC_INTFLAG_B33SRDY         | BOD33 Synchronization Ready
|   #03 #01 field  SUPC_INTFLAG_BOD12RDY        | BOD12 Ready
|   #04 #01 field  SUPC_INTFLAG_BOD12DET        | BOD12 Detection
|   #05 #01 field  SUPC_INTFLAG_B12SRDY         | BOD12 Synchronization Ready
|   #08 #01 field  SUPC_INTFLAG_VREGRDY         | Voltage Regulator Ready
|   #09 #01 field  SUPC_INTFLAG_APWSRDY         | Automatic Power Switch Ready
|   #10 #01 field  SUPC_INTFLAG_VCORERDY        | VDDCORE Ready
4000_180c equ    SUPC_STATUS                  | Power and Clocks Status
|   #00 #01 field  SUPC_STATUS_BOD33RDY         | BOD33 Ready
|   #01 #01 field  SUPC_STATUS_BOD33DET         | BOD33 Detection
|   #02 #01 field  SUPC_STATUS_B33SRDY          | BOD33 Synchronization Ready
|   #03 #01 field  SUPC_STATUS_BOD12RDY         | BOD12 Ready
|   #04 #01 field  SUPC_STATUS_BOD12DET         | BOD12 Detection
|   #05 #01 field  SUPC_STATUS_B12SRDY          | BOD12 Synchronization Ready
|   #08 #01 field  SUPC_STATUS_VREGRDY          | Voltage Regulator Ready
|   #09 #01 field  SUPC_STATUS_APWSRDY          | Automatic Power Switch Ready
|   #10 #01 field  SUPC_STATUS_VCORERDY         | VDDCORE Ready
|   #11 #01 field  SUPC_STATUS_BBPS             | Battery Backup Power Switch
4000_1810 equ    SUPC_BOD33                   | BOD33 Control
|   #01 #01 field  SUPC_BOD33_ENABLE            | Enable
|   #02 #01 field  SUPC_BOD33_HYST              | Hysteresis Enable
|   #03 #02 field  SUPC_BOD33_ACTION            | Action when Threshold Crossed
|   #05 #01 field  SUPC_BOD33_STDBYCFG          | Configuration in Standby mode
|   #06 #01 field  SUPC_BOD33_RUNSTDBY          | Run during Standby
|   #07 #01 field  SUPC_BOD33_RUNBKUP           | Configuration in Backup mode
|   #08 #01 field  SUPC_BOD33_ACTCFG            | Configuration in Active mode
|   #10 #01 field  SUPC_BOD33_VMON              | Voltage Monitored in active and standby mode
4000_1814 equ    SUPC_BOD12                   | BOD12 Control
|   #01 #01 field  SUPC_BOD12_ENABLE            | Enable
|   #02 #01 field  SUPC_BOD12_HYST              | Hysteresis Enable
|   #03 #02 field  SUPC_BOD12_ACTION            | Action when Threshold Crossed
|   #05 #01 field  SUPC_BOD12_STDBYCFG          | Configuration in Standby mode
|   #06 #01 field  SUPC_BOD12_RUNSTDBY          | Run during Standby
|   #08 #01 field  SUPC_BOD12_ACTCFG            | Configuration in Active mode
4000_1818 equ    SUPC_VREG                    | VREG Control
|   #01 #01 field  SUPC_VREG_ENABLE             | Enable
|   #02 #02 field  SUPC_VREG_SEL                | Voltage Regulator Selection in active mode
|   #05 #01 field  SUPC_VREG_STDBYPL0           | Standby in PL0
|   #06 #01 field  SUPC_VREG_RUNSTDBY           | Run during Standby
|   #08 #01 field  SUPC_VREG_LPEFF              | Low Power efficiency
4000_181c equ    SUPC_VREF                    | VREF Control
|   #01 #01 field  SUPC_VREF_TSEN               | Temperature Sensor Output Enable
|   #02 #01 field  SUPC_VREF_VREFOE             | Voltage Reference Output Enable
|   #03 #01 field  SUPC_VREF_TSSEL              | Temperature Sensor Selection
|   #06 #01 field  SUPC_VREF_RUNSTDBY           | Run during Standby
|   #07 #01 field  SUPC_VREF_ONDEMAND           | On Demand Contrl
4000_1820 equ    SUPC_BBPS                    | Battery Backup Power Switch
|   #00 #02 field  SUPC_BBPS_CONF               | Battery Backup Configuration
|   #02 #01 field  SUPC_BBPS_WAKEEN             | Wake Enable
|   #03 #01 field  SUPC_BBPS_PSOKEN             | Power Supply OK Enable
4000_1824 equ    SUPC_BKOUT                   | Backup Output Control
|   #00 #02 field  SUPC_BKOUT_EN                | Enable Output
|   #08 #02 field  SUPC_BKOUT_CLR               | Clear Output
|   #16 #02 field  SUPC_BKOUT_SET               | Set Output
|   #24 #02 field  SUPC_BKOUT_RTCTGL            | RTC Toggle Output
4000_1828 equ    SUPC_BKIN                    | Backup Input Control

( TC0: Basic Timer Counter 0)

( TCC0: Timer Counter Control)
4200_1c00 equ    TCC_CTRLA                    | Control A
|   #00 #01 field  TCC_CTRLA_SWRST              | Software Reset
|   #01 #01 field  TCC_CTRLA_ENABLE             | Enable
|   #05 #02 field  TCC_CTRLA_RESOLUTION         | Enhanced Resolution
|   #08 #03 field  TCC_CTRLA_PRESCALER          | Prescaler
|   #11 #01 field  TCC_CTRLA_RUNSTDBY           | Run in Standby
|   #12 #02 field  TCC_CTRLA_PRESCSYNC          | Prescaler and Counter Synchronization Selection
|   #14 #01 field  TCC_CTRLA_ALOCK              | Auto Lock
|   #15 #01 field  TCC_CTRLA_MSYNC              | Master Synchronization (only for TCC Slave Instance)
|   #23 #01 field  TCC_CTRLA_DMAOS              | DMA One-shot Trigger Mode
|   #24 #01 field  TCC_CTRLA_CPTEN0             | Capture Channel 0 Enable
|   #25 #01 field  TCC_CTRLA_CPTEN1             | Capture Channel 1 Enable
|   #26 #01 field  TCC_CTRLA_CPTEN2             | Capture Channel 2 Enable
|   #27 #01 field  TCC_CTRLA_CPTEN3             | Capture Channel 3 Enable
4200_1c04 equ    TCC_CTRLBCLR                 | Control B Clear
|   #00 #01 field  TCC_CTRLBCLR_DIR             | Counter Direction
|   #01 #01 field  TCC_CTRLBCLR_LUPD            | Lock Update
|   #02 #01 field  TCC_CTRLBCLR_ONESHOT         | One-Shot
|   #03 #02 field  TCC_CTRLBCLR_IDXCMD          | Ramp Index Command
|   #05 #03 field  TCC_CTRLBCLR_CMD             | TCC Command
4200_1c05 equ    TCC_CTRLBSET                 | Control B Set
|   #00 #01 field  TCC_CTRLBSET_DIR             | Counter Direction
|   #01 #01 field  TCC_CTRLBSET_LUPD            | Lock Update
|   #02 #01 field  TCC_CTRLBSET_ONESHOT         | One-Shot
|   #03 #02 field  TCC_CTRLBSET_IDXCMD          | Ramp Index Command
|   #05 #03 field  TCC_CTRLBSET_CMD             | TCC Command
4200_1c08 equ    TCC_SYNCBUSY                 | Synchronization Busy
|   #00 #01 field  TCC_SYNCBUSY_SWRST           | Swrst Busy
|   #01 #01 field  TCC_SYNCBUSY_ENABLE          | Enable Busy
|   #02 #01 field  TCC_SYNCBUSY_CTRLB           | Ctrlb Busy
|   #03 #01 field  TCC_SYNCBUSY_STATUS          | Status Busy
|   #04 #01 field  TCC_SYNCBUSY_COUNT           | Count Busy
|   #05 #01 field  TCC_SYNCBUSY_PATT            | Pattern Busy
|   #06 #01 field  TCC_SYNCBUSY_WAVE            | Wave Busy
|   #07 #01 field  TCC_SYNCBUSY_PER             | Period Busy
|   #08 #01 field  TCC_SYNCBUSY_CC0             | Compare Channel 0 Busy
|   #09 #01 field  TCC_SYNCBUSY_CC1             | Compare Channel 1 Busy
|   #10 #01 field  TCC_SYNCBUSY_CC2             | Compare Channel 2 Busy
|   #11 #01 field  TCC_SYNCBUSY_CC3             | Compare Channel 3 Busy
4200_1c0c equ    TCC_FCTRLA                   | Recoverable Fault A Configuration
|   #00 #02 field  TCC_FCTRLA_SRC               | Fault A Source
|   #03 #01 field  TCC_FCTRLA_KEEP              | Fault A Keeper
|   #04 #01 field  TCC_FCTRLA_QUAL              | Fault A Qualification
|   #05 #02 field  TCC_FCTRLA_BLANK             | Fault A Blanking Mode
|   #07 #01 field  TCC_FCTRLA_RESTART           | Fault A Restart
|   #08 #02 field  TCC_FCTRLA_HALT              | Fault A Halt Mode
|   #10 #02 field  TCC_FCTRLA_CHSEL             | Fault A Capture Channel
|   #12 #03 field  TCC_FCTRLA_CAPTURE           | Fault A Capture Action
|   #15 #01 field  TCC_FCTRLA_BLANKPRESC        | Fault A Blanking Prescaler
4200_1c10 equ    TCC_FCTRLB                   | Recoverable Fault B Configuration
|   #00 #02 field  TCC_FCTRLB_SRC               | Fault B Source
|   #03 #01 field  TCC_FCTRLB_KEEP              | Fault B Keeper
|   #04 #01 field  TCC_FCTRLB_QUAL              | Fault B Qualification
|   #05 #02 field  TCC_FCTRLB_BLANK             | Fault B Blanking Mode
|   #07 #01 field  TCC_FCTRLB_RESTART           | Fault B Restart
|   #08 #02 field  TCC_FCTRLB_HALT              | Fault B Halt Mode
|   #10 #02 field  TCC_FCTRLB_CHSEL             | Fault B Capture Channel
|   #12 #03 field  TCC_FCTRLB_CAPTURE           | Fault B Capture Action
|   #15 #01 field  TCC_FCTRLB_BLANKPRESC        | Fault B Blanking Prescaler
4200_1c14 equ    TCC_WEXCTRL                  | Waveform Extension Configuration
|   #00 #02 field  TCC_WEXCTRL_OTMX             | Output Matrix
|   #08 #01 field  TCC_WEXCTRL_DTIEN0           | Dead-time Insertion Generator 0 Enable
|   #09 #01 field  TCC_WEXCTRL_DTIEN1           | Dead-time Insertion Generator 1 Enable
|   #10 #01 field  TCC_WEXCTRL_DTIEN2           | Dead-time Insertion Generator 2 Enable
|   #11 #01 field  TCC_WEXCTRL_DTIEN3           | Dead-time Insertion Generator 3 Enable
4200_1c18 equ    TCC_DRVCTRL                  | Driver Control
|   #00 #01 field  TCC_DRVCTRL_NRE0             | Non-Recoverable State 0 Output Enable
|   #01 #01 field  TCC_DRVCTRL_NRE1             | Non-Recoverable State 1 Output Enable
|   #02 #01 field  TCC_DRVCTRL_NRE2             | Non-Recoverable State 2 Output Enable
|   #03 #01 field  TCC_DRVCTRL_NRE3             | Non-Recoverable State 3 Output Enable
|   #04 #01 field  TCC_DRVCTRL_NRE4             | Non-Recoverable State 4 Output Enable
|   #05 #01 field  TCC_DRVCTRL_NRE5             | Non-Recoverable State 5 Output Enable
|   #06 #01 field  TCC_DRVCTRL_NRE6             | Non-Recoverable State 6 Output Enable
|   #07 #01 field  TCC_DRVCTRL_NRE7             | Non-Recoverable State 7 Output Enable
|   #08 #01 field  TCC_DRVCTRL_NRV0             | Non-Recoverable State 0 Output Value
|   #09 #01 field  TCC_DRVCTRL_NRV1             | Non-Recoverable State 1 Output Value
|   #10 #01 field  TCC_DRVCTRL_NRV2             | Non-Recoverable State 2 Output Value
|   #11 #01 field  TCC_DRVCTRL_NRV3             | Non-Recoverable State 3 Output Value
|   #12 #01 field  TCC_DRVCTRL_NRV4             | Non-Recoverable State 4 Output Value
|   #13 #01 field  TCC_DRVCTRL_NRV5             | Non-Recoverable State 5 Output Value
|   #14 #01 field  TCC_DRVCTRL_NRV6             | Non-Recoverable State 6 Output Value
|   #15 #01 field  TCC_DRVCTRL_NRV7             | Non-Recoverable State 7 Output Value
|   #16 #01 field  TCC_DRVCTRL_INVEN0           | Output Waveform 0 Inversion
|   #17 #01 field  TCC_DRVCTRL_INVEN1           | Output Waveform 1 Inversion
|   #18 #01 field  TCC_DRVCTRL_INVEN2           | Output Waveform 2 Inversion
|   #19 #01 field  TCC_DRVCTRL_INVEN3           | Output Waveform 3 Inversion
|   #20 #01 field  TCC_DRVCTRL_INVEN4           | Output Waveform 4 Inversion
|   #21 #01 field  TCC_DRVCTRL_INVEN5           | Output Waveform 5 Inversion
|   #22 #01 field  TCC_DRVCTRL_INVEN6           | Output Waveform 6 Inversion
|   #23 #01 field  TCC_DRVCTRL_INVEN7           | Output Waveform 7 Inversion
4200_1c1e equ    TCC_DBGCTRL                  | Debug Control
|   #00 #01 field  TCC_DBGCTRL_DBGRUN           | Debug Running Mode
|   #02 #01 field  TCC_DBGCTRL_FDDBD            | Fault Detection on Debug Break Detection
4200_1c20 equ    TCC_EVCTRL                   | Event Control
|   #00 #03 field  TCC_EVCTRL_EVACT0            | Timer/counter Input Event0 Action
|   #03 #03 field  TCC_EVCTRL_EVACT1            | Timer/counter Input Event1 Action
|   #06 #02 field  TCC_EVCTRL_CNTSEL            | Timer/counter Output Event Mode
|   #08 #01 field  TCC_EVCTRL_OVFEO             | Overflow/Underflow Output Event Enable
|   #09 #01 field  TCC_EVCTRL_TRGEO             | Retrigger Output Event Enable
|   #10 #01 field  TCC_EVCTRL_CNTEO             | Timer/counter Output Event Enable
|   #12 #01 field  TCC_EVCTRL_TCINV0            | Inverted Event 0 Input Enable
|   #13 #01 field  TCC_EVCTRL_TCINV1            | Inverted Event 1 Input Enable
|   #14 #01 field  TCC_EVCTRL_TCEI0             | Timer/counter Event 0 Input Enable
|   #15 #01 field  TCC_EVCTRL_TCEI1             | Timer/counter Event 1 Input Enable
|   #16 #01 field  TCC_EVCTRL_MCEI0             | Match or Capture Channel 0 Event Input Enable
|   #17 #01 field  TCC_EVCTRL_MCEI1             | Match or Capture Channel 1 Event Input Enable
|   #18 #01 field  TCC_EVCTRL_MCEI2             | Match or Capture Channel 2 Event Input Enable
|   #19 #01 field  TCC_EVCTRL_MCEI3             | Match or Capture Channel 3 Event Input Enable
|   #24 #01 field  TCC_EVCTRL_MCEO0             | Match or Capture Channel 0 Event Output Enable
|   #25 #01 field  TCC_EVCTRL_MCEO1             | Match or Capture Channel 1 Event Output Enable
|   #26 #01 field  TCC_EVCTRL_MCEO2             | Match or Capture Channel 2 Event Output Enable
|   #27 #01 field  TCC_EVCTRL_MCEO3             | Match or Capture Channel 3 Event Output Enable
4200_1c24 equ    TCC_INTENCLR                 | Interrupt Enable Clear
|   #00 #01 field  TCC_INTENCLR_OVF             | Overflow Interrupt Enable
|   #01 #01 field  TCC_INTENCLR_TRG             | Retrigger Interrupt Enable
|   #02 #01 field  TCC_INTENCLR_CNT             | Counter Interrupt Enable
|   #03 #01 field  TCC_INTENCLR_ERR             | Error Interrupt Enable
|   #10 #01 field  TCC_INTENCLR_UFS             | Non-Recoverable Update Fault Interrupt Enable
|   #11 #01 field  TCC_INTENCLR_DFS             | Non-Recoverable Debug Fault Interrupt Enable
|   #12 #01 field  TCC_INTENCLR_FAULTA          | Recoverable Fault A Interrupt Enable
|   #13 #01 field  TCC_INTENCLR_FAULTB          | Recoverable Fault B Interrupt Enable
|   #14 #01 field  TCC_INTENCLR_FAULT0          | Non-Recoverable Fault 0 Interrupt Enable
|   #15 #01 field  TCC_INTENCLR_FAULT1          | Non-Recoverable Fault 1 Interrupt Enable
|   #16 #01 field  TCC_INTENCLR_MC0             | Match or Capture Channel 0 Interrupt Enable
|   #17 #01 field  TCC_INTENCLR_MC1             | Match or Capture Channel 1 Interrupt Enable
|   #18 #01 field  TCC_INTENCLR_MC2             | Match or Capture Channel 2 Interrupt Enable
|   #19 #01 field  TCC_INTENCLR_MC3             | Match or Capture Channel 3 Interrupt Enable
4200_1c28 equ    TCC_INTENSET                 | Interrupt Enable Set
|   #00 #01 field  TCC_INTENSET_OVF             | Overflow Interrupt Enable
|   #01 #01 field  TCC_INTENSET_TRG             | Retrigger Interrupt Enable
|   #02 #01 field  TCC_INTENSET_CNT             | Counter Interrupt Enable
|   #03 #01 field  TCC_INTENSET_ERR             | Error Interrupt Enable
|   #10 #01 field  TCC_INTENSET_UFS             | Non-Recoverable Update Fault Interrupt Enable
|   #11 #01 field  TCC_INTENSET_DFS             | Non-Recoverable Debug Fault Interrupt Enable
|   #12 #01 field  TCC_INTENSET_FAULTA          | Recoverable Fault A Interrupt Enable
|   #13 #01 field  TCC_INTENSET_FAULTB          | Recoverable Fault B Interrupt Enable
|   #14 #01 field  TCC_INTENSET_FAULT0          | Non-Recoverable Fault 0 Interrupt Enable
|   #15 #01 field  TCC_INTENSET_FAULT1          | Non-Recoverable Fault 1 Interrupt Enable
|   #16 #01 field  TCC_INTENSET_MC0             | Match or Capture Channel 0 Interrupt Enable
|   #17 #01 field  TCC_INTENSET_MC1             | Match or Capture Channel 1 Interrupt Enable
|   #18 #01 field  TCC_INTENSET_MC2             | Match or Capture Channel 2 Interrupt Enable
|   #19 #01 field  TCC_INTENSET_MC3             | Match or Capture Channel 3 Interrupt Enable
4200_1c2c equ    TCC_INTFLAG                  | Interrupt Flag Status and Clear
|   #00 #01 field  TCC_INTFLAG_OVF              | Overflow
|   #01 #01 field  TCC_INTFLAG_TRG              | Retrigger
|   #02 #01 field  TCC_INTFLAG_CNT              | Counter
|   #03 #01 field  TCC_INTFLAG_ERR              | Error
|   #10 #01 field  TCC_INTFLAG_UFS              | Non-Recoverable Update Fault
|   #11 #01 field  TCC_INTFLAG_DFS              | Non-Recoverable Debug Fault
|   #12 #01 field  TCC_INTFLAG_FAULTA           | Recoverable Fault A
|   #13 #01 field  TCC_INTFLAG_FAULTB           | Recoverable Fault B
|   #14 #01 field  TCC_INTFLAG_FAULT0           | Non-Recoverable Fault 0
|   #15 #01 field  TCC_INTFLAG_FAULT1           | Non-Recoverable Fault 1
|   #16 #01 field  TCC_INTFLAG_MC0              | Match or Capture 0
|   #17 #01 field  TCC_INTFLAG_MC1              | Match or Capture 1
|   #18 #01 field  TCC_INTFLAG_MC2              | Match or Capture 2
|   #19 #01 field  TCC_INTFLAG_MC3              | Match or Capture 3
4200_1c30 equ    TCC_STATUS                   | Status
|   #00 #01 field  TCC_STATUS_STOP              | Stop
|   #01 #01 field  TCC_STATUS_IDX               | Ramp
|   #02 #01 field  TCC_STATUS_UFS               | Non-recoverable Update Fault State
|   #03 #01 field  TCC_STATUS_DFS               | Non-Recoverable Debug Fault State
|   #04 #01 field  TCC_STATUS_SLAVE             | Slave
|   #05 #01 field  TCC_STATUS_PATTBUFV          | Pattern Buffer Valid
|   #07 #01 field  TCC_STATUS_PERBUFV           | Period Buffer Valid
|   #08 #01 field  TCC_STATUS_FAULTAIN          | Recoverable Fault A Input
|   #09 #01 field  TCC_STATUS_FAULTBIN          | Recoverable Fault B Input
|   #10 #01 field  TCC_STATUS_FAULT0IN          | Non-Recoverable Fault0 Input
|   #11 #01 field  TCC_STATUS_FAULT1IN          | Non-Recoverable Fault1 Input
|   #12 #01 field  TCC_STATUS_FAULTA            | Recoverable Fault A State
|   #13 #01 field  TCC_STATUS_FAULTB            | Recoverable Fault B State
|   #14 #01 field  TCC_STATUS_FAULT0            | Non-Recoverable Fault 0 State
|   #15 #01 field  TCC_STATUS_FAULT1            | Non-Recoverable Fault 1 State
|   #16 #01 field  TCC_STATUS_CCBUFV0           | Compare Channel 0 Buffer Valid
|   #17 #01 field  TCC_STATUS_CCBUFV1           | Compare Channel 1 Buffer Valid
|   #18 #01 field  TCC_STATUS_CCBUFV2           | Compare Channel 2 Buffer Valid
|   #19 #01 field  TCC_STATUS_CCBUFV3           | Compare Channel 3 Buffer Valid
|   #24 #01 field  TCC_STATUS_CMP0              | Compare Channel 0 Value
|   #25 #01 field  TCC_STATUS_CMP1              | Compare Channel 1 Value
|   #26 #01 field  TCC_STATUS_CMP2              | Compare Channel 2 Value
|   #27 #01 field  TCC_STATUS_CMP3              | Compare Channel 3 Value
4200_1c34 equ    TCC_COUNT                    | Count
|   #00 #24 field  TCC_COUNT_COUNT              | Counter Value
4200_1c34 equ    TCC_COUNT_DITH4              | Count
|   #04 #20 field  TCC_COUNT_DITH4_COUNT        | Counter Value
4200_1c34 equ    TCC_COUNT_DITH5              | Count
|   #05 #19 field  TCC_COUNT_DITH5_COUNT        | Counter Value
4200_1c34 equ    TCC_COUNT_DITH6              | Count
|   #06 #18 field  TCC_COUNT_DITH6_COUNT        | Counter Value
4200_1c38 equ    TCC_PATT                     | Pattern
|   #00 #01 field  TCC_PATT_PGE0                | Pattern Generator 0 Output Enable
|   #01 #01 field  TCC_PATT_PGE1                | Pattern Generator 1 Output Enable
|   #02 #01 field  TCC_PATT_PGE2                | Pattern Generator 2 Output Enable
|   #03 #01 field  TCC_PATT_PGE3                | Pattern Generator 3 Output Enable
|   #04 #01 field  TCC_PATT_PGE4                | Pattern Generator 4 Output Enable
|   #05 #01 field  TCC_PATT_PGE5                | Pattern Generator 5 Output Enable
|   #06 #01 field  TCC_PATT_PGE6                | Pattern Generator 6 Output Enable
|   #07 #01 field  TCC_PATT_PGE7                | Pattern Generator 7 Output Enable
|   #08 #01 field  TCC_PATT_PGV0                | Pattern Generator 0 Output Value
|   #09 #01 field  TCC_PATT_PGV1                | Pattern Generator 1 Output Value
|   #10 #01 field  TCC_PATT_PGV2                | Pattern Generator 2 Output Value
|   #11 #01 field  TCC_PATT_PGV3                | Pattern Generator 3 Output Value
|   #12 #01 field  TCC_PATT_PGV4                | Pattern Generator 4 Output Value
|   #13 #01 field  TCC_PATT_PGV5                | Pattern Generator 5 Output Value
|   #14 #01 field  TCC_PATT_PGV6                | Pattern Generator 6 Output Value
|   #15 #01 field  TCC_PATT_PGV7                | Pattern Generator 7 Output Value
4200_1c3c equ    TCC_WAVE                     | Waveform Control
|   #00 #03 field  TCC_WAVE_WAVEGEN             | Waveform Generation
|   #04 #02 field  TCC_WAVE_RAMP                | Ramp Mode
|   #07 #01 field  TCC_WAVE_CIPEREN             | Circular period Enable
|   #08 #01 field  TCC_WAVE_CICCEN0             | Circular Channel 0 Enable
|   #09 #01 field  TCC_WAVE_CICCEN1             | Circular Channel 1 Enable
|   #10 #01 field  TCC_WAVE_CICCEN2             | Circular Channel 2 Enable
|   #11 #01 field  TCC_WAVE_CICCEN3             | Circular Channel 3 Enable
|   #16 #01 field  TCC_WAVE_POL0                | Channel 0 Polarity
|   #17 #01 field  TCC_WAVE_POL1                | Channel 1 Polarity
|   #18 #01 field  TCC_WAVE_POL2                | Channel 2 Polarity
|   #19 #01 field  TCC_WAVE_POL3                | Channel 3 Polarity
|   #24 #01 field  TCC_WAVE_SWAP0               | Swap DTI Output Pair 0
|   #25 #01 field  TCC_WAVE_SWAP1               | Swap DTI Output Pair 1
|   #26 #01 field  TCC_WAVE_SWAP2               | Swap DTI Output Pair 2
|   #27 #01 field  TCC_WAVE_SWAP3               | Swap DTI Output Pair 3
4200_1c40 equ    TCC_PER                      | Period
|   #00 #24 field  TCC_PER_PER                  | Period Value
4200_1c40 equ    TCC_PER_DITH4                | Period
|   #04 #20 field  TCC_PER_DITH4_PER            | Period Value
4200_1c40 equ    TCC_PER_DITH5                | Period
|   #05 #19 field  TCC_PER_DITH5_PER            | Period Value
4200_1c40 equ    TCC_PER_DITH6                | Period
|   #06 #18 field  TCC_PER_DITH6_PER            | Period Value
4200_1c44 equ    TCC_CC0                      | Compare and Capture
4200_1c48 equ    TCC_CC1                      | Compare and Capture
4200_1c4c equ    TCC_CC2                      | Compare and Capture
4200_1c50 equ    TCC_CC3                      | Compare and Capture
|   #00 #24 field  TCC_CC_CC                    | Channel Compare/Capture Value
4200_1c44 equ    TCC_CC0_DITH4                | Compare and Capture
4200_1c48 equ    TCC_CC1_DITH4                | Compare and Capture
4200_1c4c equ    TCC_CC2_DITH4                | Compare and Capture
4200_1c50 equ    TCC_CC3_DITH4                | Compare and Capture
|   #04 #20 field  TCC_CC_DITH4_CC              | Channel Compare/Capture Value
4200_1c44 equ    TCC_CC0_DITH5                | Compare and Capture
4200_1c48 equ    TCC_CC1_DITH5                | Compare and Capture
4200_1c4c equ    TCC_CC2_DITH5                | Compare and Capture
4200_1c50 equ    TCC_CC3_DITH5                | Compare and Capture
|   #05 #19 field  TCC_CC_DITH5_CC              | Channel Compare/Capture Value
4200_1c44 equ    TCC_CC0_DITH6                | Compare and Capture
4200_1c48 equ    TCC_CC1_DITH6                | Compare and Capture
4200_1c4c equ    TCC_CC2_DITH6                | Compare and Capture
4200_1c50 equ    TCC_CC3_DITH6                | Compare and Capture
|   #06 #18 field  TCC_CC_DITH6_CC              | Channel Compare/Capture Value
4200_1c64 equ    TCC_PATTBUF                  | Pattern Buffer
|   #00 #01 field  TCC_PATTBUF_PGEB0            | Pattern Generator 0 Output Enable Buffer
|   #01 #01 field  TCC_PATTBUF_PGEB1            | Pattern Generator 1 Output Enable Buffer
|   #02 #01 field  TCC_PATTBUF_PGEB2            | Pattern Generator 2 Output Enable Buffer
|   #03 #01 field  TCC_PATTBUF_PGEB3            | Pattern Generator 3 Output Enable Buffer
|   #04 #01 field  TCC_PATTBUF_PGEB4            | Pattern Generator 4 Output Enable Buffer
|   #05 #01 field  TCC_PATTBUF_PGEB5            | Pattern Generator 5 Output Enable Buffer
|   #06 #01 field  TCC_PATTBUF_PGEB6            | Pattern Generator 6 Output Enable Buffer
|   #07 #01 field  TCC_PATTBUF_PGEB7            | Pattern Generator 7 Output Enable Buffer
|   #08 #01 field  TCC_PATTBUF_PGVB0            | Pattern Generator 0 Output Enable
|   #09 #01 field  TCC_PATTBUF_PGVB1            | Pattern Generator 1 Output Enable
|   #10 #01 field  TCC_PATTBUF_PGVB2            | Pattern Generator 2 Output Enable
|   #11 #01 field  TCC_PATTBUF_PGVB3            | Pattern Generator 3 Output Enable
|   #12 #01 field  TCC_PATTBUF_PGVB4            | Pattern Generator 4 Output Enable
|   #13 #01 field  TCC_PATTBUF_PGVB5            | Pattern Generator 5 Output Enable
|   #14 #01 field  TCC_PATTBUF_PGVB6            | Pattern Generator 6 Output Enable
|   #15 #01 field  TCC_PATTBUF_PGVB7            | Pattern Generator 7 Output Enable
4200_1c6c equ    TCC_PERBUF                   | Period Buffer
|   #00 #24 field  TCC_PERBUF_PERBUF            | Period Buffer Value
4200_1c6c equ    TCC_PERBUF_DITH4             | Period Buffer
|   #04 #20 field  TCC_PERBUF_DITH4_PERBUF      | Period Buffer Value
4200_1c6c equ    TCC_PERBUF_DITH5             | Period Buffer
|   #05 #19 field  TCC_PERBUF_DITH5_PERBUF      | Period Buffer Value
4200_1c6c equ    TCC_PERBUF_DITH6             | Period Buffer
|   #06 #18 field  TCC_PERBUF_DITH6_PERBUF      | Period Buffer Value
4200_1c70 equ    TCC_CCBUF0                   | Compare and Capture Buffer
4200_1c74 equ    TCC_CCBUF1                   | Compare and Capture Buffer
4200_1c78 equ    TCC_CCBUF2                   | Compare and Capture Buffer
4200_1c7c equ    TCC_CCBUF3                   | Compare and Capture Buffer
|   #00 #24 field  TCC_CCBUF_CCBUF              | Channel Compare/Capture Buffer Value
4200_1c70 equ    TCC_CCBUF0_DITH4             | Compare and Capture Buffer
4200_1c74 equ    TCC_CCBUF1_DITH4             | Compare and Capture Buffer
4200_1c78 equ    TCC_CCBUF2_DITH4             | Compare and Capture Buffer
4200_1c7c equ    TCC_CCBUF3_DITH4             | Compare and Capture Buffer
|   #04 #20 field  TCC_CCBUF_DITH4_DITHERBUF    | Dithering Buffer Cycle Number
4200_1c70 equ    TCC_CCBUF0_DITH5             | Compare and Capture Buffer
4200_1c74 equ    TCC_CCBUF1_DITH5             | Compare and Capture Buffer
4200_1c78 equ    TCC_CCBUF2_DITH5             | Compare and Capture Buffer
4200_1c7c equ    TCC_CCBUF3_DITH5             | Compare and Capture Buffer
|   #05 #19 field  TCC_CCBUF_DITH5_CCBUF        | Channel Compare/Capture Buffer Value
4200_1c70 equ    TCC_CCBUF0_DITH6             | Compare and Capture Buffer
4200_1c74 equ    TCC_CCBUF1_DITH6             | Compare and Capture Buffer
4200_1c78 equ    TCC_CCBUF2_DITH6             | Compare and Capture Buffer
4200_1c7c equ    TCC_CCBUF3_DITH6             | Compare and Capture Buffer
|   #06 #18 field  TCC_CCBUF_DITH6_CCBUF        | Channel Compare/Capture Buffer Value

( TRNG: True Random Generator)
4200_4400 equ    TRNG_CTRLA                   | Control A
|   #01 #01 field  TRNG_CTRLA_ENABLE            | Enable
|   #06 #01 field  TRNG_CTRLA_RUNSTDBY          | Run in Standby
4200_4404 equ    TRNG_EVCTRL                  | Event Control
|   #00 #01 field  TRNG_EVCTRL_DATARDYEO        | Data Ready Event Output
4200_4408 equ    TRNG_INTENCLR                | Interrupt Enable Clear
|   #00 #01 field  TRNG_INTENCLR_DATARDY        | Data Ready Interrupt Enable
4200_4409 equ    TRNG_INTENSET                | Interrupt Enable Set
|   #00 #01 field  TRNG_INTENSET_DATARDY        | Data Ready Interrupt Enable
4200_440a equ    TRNG_INTFLAG                 | Interrupt Flag Status and Clear
|   #00 #01 field  TRNG_INTFLAG_DATARDY         | Data Ready Interrupt Flag
4200_4420 equ    TRNG_DATA                    | Output Data

( USB: Universal Serial Bus)

( WDT: Watchdog Timer)
4000_2000 equ    WDT_CTRLA                    | Control
|   #01 #01 field  WDT_CTRLA_ENABLE             | Enable
|   #02 #01 field  WDT_CTRLA_WEN                | Watchdog Timer Window Mode Enable
|   #07 #01 field  WDT_CTRLA_ALWAYSON           | Always-On
4000_2001 equ    WDT_CONFIG                   | Configuration
|   #00 #04 field  WDT_CONFIG_PER               | Time-Out Period
|   #04 #04 field  WDT_CONFIG_WINDOW            | Window Mode Time-Out Period
4000_2002 equ    WDT_EWCTRL                   | Early Warning Interrupt Control
|   #00 #04 field  WDT_EWCTRL_EWOFFSET          | Early Warning Interrupt Time Offset
4000_2004 equ    WDT_INTENCLR                 | Interrupt Enable Clear
|   #00 #01 field  WDT_INTENCLR_EW              | Early Warning Interrupt Enable
4000_2005 equ    WDT_INTENSET                 | Interrupt Enable Set
|   #00 #01 field  WDT_INTENSET_EW              | Early Warning Interrupt Enable
4000_2006 equ    WDT_INTFLAG                  | Interrupt Flag Status and Clear
|   #00 #01 field  WDT_INTFLAG_EW               | Early Warning
4000_2008 equ    WDT_SYNCBUSY                 | Synchronization Busy
|   #01 #01 field  WDT_SYNCBUSY_ENABLE          | Enable Busy
|   #02 #01 field  WDT_SYNCBUSY_WEN             | Window Enable Busy
|   #03 #01 field  WDT_SYNCBUSY_ALWAYSON        | Always-On Busy
|   #04 #01 field  WDT_SYNCBUSY_CLEAR           | Clear Busy
4000_200c equ    WDT_CLEAR                    | Clear

( IRQ vectors)
decimal
    0 equ  SYSTEM_IRQ
    1 equ  WDT_IRQ
    2 equ  RTC_IRQ
    3 equ  EIC_IRQ
    4 equ  FREQM_IRQ
    5 equ  USB_IRQ
    6 equ  NVMCTRL_IRQ
    7 equ  DMAC_IRQ
    8 equ  EVSYS_IRQ
    9 equ  SERCOM0_IRQ
   10 equ  SERCOM1_IRQ
   11 equ  SERCOM2_IRQ
   12 equ  SERCOM3_IRQ
(  13      Reserved)
(  14      Reserved)
   15 equ  TCC0_IRQ
   16 equ  TC0_IRQ
   17 equ  TC1_IRQ
   18 equ  TC2_IRQ
   19 equ  TC3_IRQ
   20 equ  ADC_IRQ
   21 equ  AC_IRQ
(  22      Reserved)
   23 equ  SLCD_IRQ
   24 equ  AES_IRQ
   25 equ  TRNG_IRQ
   25 equ LAST_irq
hex
