v 20100214 1
B 300 0  5000 5300 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 5450 5 10 1 1 0 0 1 1
device=T6502_def
T 400 5650 8 10 1 1 0 0 1 1
refdes=U?
P 300 200 0 200 10 1 1 
{
T 400 200 5 10 1 1 0 1 1 1
pinnumber=wb_jsp_dat_i[7:0]
T 400 200 5 10 0 1 0 1 1 1
pinseq=1
}
P 300 400 0 400 10 1 1 
{
T 400 400 5 10 1 1 0 1 1 1
pinnumber=gpio_1_in[7:0]
T 400 400 5 10 0 1 0 1 1 1
pinseq=2
}
P 300 600 0 600 10 1 1 
{
T 400 600 5 10 1 1 0 1 1 1
pinnumber=gpio_0_in[7:0]
T 400 600 5 10 0 1 0 1 1 1
pinseq=3
}
P 300 800 0 800 10 1 1 
{
T 400 800 5 10 1 1 0 1 1 1
pinnumber=ext_rdata[15:0]
T 400 800 5 10 0 1 0 1 1 1
pinseq=4
}
P 300 1000 0 1000 10 1 1 
{
T 400 1000 5 10 1 1 0 1 1 1
pinnumber=ext_irq_in[3:0]
T 400 1000 5 10 0 1 0 1 1 1
pinseq=5
}
P 300 1200 0 1200 4 0 1  
{
T 400 1200 5 10 1 1 0 1 1 1 
pinnumber=wb_jsp_stb_i
T 400 1200 5 10 0 1 0 1 1 1 
pinseq=6
}
P 300 1400 0 1400 4 0 1  
{
T 400 1400 5 10 1 1 0 1 1 1 
pinnumber=uart_rxd_pad_in
T 400 1400 5 10 0 1 0 1 1 1 
pinseq=7
}
P 300 1600 0 1600 4 0 1  
{
T 400 1600 5 10 1 1 0 1 1 1 
pinnumber=reset
T 400 1600 5 10 0 1 0 1 1 1 
pinseq=8
}
P 300 1800 0 1800 4 0 1  
{
T 400 1800 5 10 1 1 0 1 1 1 
pinnumber=ps2_data_pad_in
T 400 1800 5 10 0 1 0 1 1 1 
pinseq=9
}
P 300 2000 0 2000 4 0 1  
{
T 400 2000 5 10 1 1 0 1 1 1 
pinnumber=ps2_clk_pad_in
T 400 2000 5 10 0 1 0 1 1 1 
pinseq=10
}
P 300 2200 0 2200 4 0 1  
{
T 400 2200 5 10 1 1 0 1 1 1 
pinnumber=jtag_update_dr_clk
T 400 2200 5 10 0 1 0 1 1 1 
pinseq=11
}
P 300 2400 0 2400 4 0 1  
{
T 400 2400 5 10 1 1 0 1 1 1 
pinnumber=jtag_test_logic_reset
T 400 2400 5 10 0 1 0 1 1 1 
pinseq=12
}
P 300 2600 0 2600 4 0 1  
{
T 400 2600 5 10 1 1 0 1 1 1 
pinnumber=jtag_tdi
T 400 2600 5 10 0 1 0 1 1 1 
pinseq=13
}
P 300 2800 0 2800 4 0 1  
{
T 400 2800 5 10 1 1 0 1 1 1 
pinnumber=jtag_shiftcapture_dr_clk
T 400 2800 5 10 0 1 0 1 1 1 
pinseq=14
}
P 300 3000 0 3000 4 0 1  
{
T 400 3000 5 10 1 1 0 1 1 1 
pinnumber=jtag_shift_dr
T 400 3000 5 10 0 1 0 1 1 1 
pinseq=15
}
P 300 3200 0 3200 4 0 1  
{
T 400 3200 5 10 1 1 0 1 1 1 
pinnumber=jtag_select
T 400 3200 5 10 0 1 0 1 1 1 
pinseq=16
}
P 300 3400 0 3400 4 0 1  
{
T 400 3400 5 10 1 1 0 1 1 1 
pinnumber=jtag_capture_dr
T 400 3400 5 10 0 1 0 1 1 1 
pinseq=17
}
P 300 3600 0 3600 4 0 1  
{
T 400 3600 5 10 1 1 0 1 1 1 
pinnumber=ext_wait
T 400 3600 5 10 0 1 0 1 1 1 
pinseq=18
}
P 300 3800 0 3800 4 0 1  
{
T 400 3800 5 10 1 1 0 1 1 1 
pinnumber=cts_pad_in
T 400 3800 5 10 0 1 0 1 1 1 
pinseq=19
}
P 300 4000 0 4000 4 0 1  
{
T 400 4000 5 10 1 1 0 1 1 1 
pinnumber=clk
T 400 4000 5 10 0 1 0 1 1 1 
pinseq=20
}
P 5300 200 5600 200 10 1 1
{
T 5200 200 5  10 1 1 0 7 1 1 
pinnumber=vga_red_pad_out[2:0]
T 5200 200 5  10 0 1 0 7 1 1 
pinseq=21
}
P 5300 400 5600 400 10 1 1
{
T 5200 400 5  10 1 1 0 7 1 1 
pinnumber=vga_green_pad_out[2:0]
T 5200 400 5  10 0 1 0 7 1 1 
pinseq=22
}
P 5300 600 5600 600 10 1 1
{
T 5200 600 5  10 1 1 0 7 1 1 
pinnumber=vga_blue_pad_out[1:0]
T 5200 600 5  10 0 1 0 7 1 1 
pinseq=23
}
P 5300 800 5600 800 10 1 1
{
T 5200 800 5  10 1 1 0 7 1 1 
pinnumber=jsp_data_out[7:0]
T 5200 800 5  10 0 1 0 7 1 1 
pinseq=24
}
P 5300 1000 5600 1000 10 1 1
{
T 5200 1000 5  10 1 1 0 7 1 1 
pinnumber=gpio_1_out[7:0]
T 5200 1000 5  10 0 1 0 7 1 1 
pinseq=25
}
P 5300 1200 5600 1200 10 1 1
{
T 5200 1200 5  10 1 1 0 7 1 1 
pinnumber=gpio_1_oe[7:0]
T 5200 1200 5  10 0 1 0 7 1 1 
pinseq=26
}
P 5300 1400 5600 1400 10 1 1
{
T 5200 1400 5  10 1 1 0 7 1 1 
pinnumber=gpio_0_out[7:0]
T 5200 1400 5  10 0 1 0 7 1 1 
pinseq=27
}
P 5300 1600 5600 1600 10 1 1
{
T 5200 1600 5  10 1 1 0 7 1 1 
pinnumber=gpio_0_oe[7:0]
T 5200 1600 5  10 0 1 0 7 1 1 
pinseq=28
}
P 5300 1800 5600 1800 10 1 1
{
T 5200 1800 5  10 1 1 0 7 1 1 
pinnumber=ext_wdata[15:0]
T 5200 1800 5  10 0 1 0 7 1 1 
pinseq=29
}
P 5300 2000 5600 2000 10 1 1
{
T 5200 2000 5  10 1 1 0 7 1 1 
pinnumber=ext_cs[1:0]
T 5200 2000 5  10 0 1 0 7 1 1 
pinseq=30
}
P 5300 2200 5600 2200 10 1 1
{
T 5200 2200 5  10 1 1 0 7 1 1 
pinnumber=ext_addr[23:1]
T 5200 2200 5  10 0 1 0 7 1 1 
pinseq=31
}
P 5300 2400 5600 2400 10 1 1
{
T 5200 2400 5  10 1 1 0 7 1 1 
pinnumber=alu_status[7:0]
T 5200 2400 5  10 0 1 0 7 1 1 
pinseq=32
}
P 5300 2600 5600 2600 4 0 1
{
T 5200 2600 5  10 1 1 0 7 1 1
pinnumber=vga_vsync_n_pad_out
T 5300 2600 5  10 0 1 0 7 1 1
pinseq=33
}
P 5300 2800 5600 2800 4 0 1
{
T 5200 2800 5  10 1 1 0 7 1 1
pinnumber=vga_hsync_n_pad_out
T 5300 2800 5  10 0 1 0 7 1 1
pinseq=34
}
P 5300 3000 5600 3000 4 0 1
{
T 5200 3000 5  10 1 1 0 7 1 1
pinnumber=uart_txd_pad_out
T 5300 3000 5  10 0 1 0 7 1 1
pinseq=35
}
P 5300 3200 5600 3200 4 0 1
{
T 5200 3200 5  10 1 1 0 7 1 1
pinnumber=rts_pad_out
T 5300 3200 5  10 0 1 0 7 1 1
pinseq=36
}
P 5300 3400 5600 3400 4 0 1
{
T 5200 3400 5  10 1 1 0 7 1 1
pinnumber=ps2_data_pad_oe
T 5300 3400 5  10 0 1 0 7 1 1
pinseq=37
}
P 5300 3600 5600 3600 4 0 1
{
T 5200 3600 5  10 1 1 0 7 1 1
pinnumber=ps2_clk_pad_oe
T 5300 3600 5  10 0 1 0 7 1 1
pinseq=38
}
P 5300 3800 5600 3800 4 0 1
{
T 5200 3800 5  10 1 1 0 7 1 1
pinnumber=jtag_tdo
T 5300 3800 5  10 0 1 0 7 1 1
pinseq=39
}
P 5300 4000 5600 4000 4 0 1
{
T 5200 4000 5  10 1 1 0 7 1 1
pinnumber=ext_wr
T 5300 4000 5  10 0 1 0 7 1 1
pinseq=40
}
P 5300 4200 5600 4200 4 0 1
{
T 5200 4200 5  10 1 1 0 7 1 1
pinnumber=ext_ub
T 5300 4200 5  10 0 1 0 7 1 1
pinseq=41
}
P 5300 4400 5600 4400 4 0 1
{
T 5200 4400 5  10 1 1 0 7 1 1
pinnumber=ext_stb
T 5300 4400 5  10 0 1 0 7 1 1
pinseq=42
}
P 5300 4600 5600 4600 4 0 1
{
T 5200 4600 5  10 1 1 0 7 1 1
pinnumber=ext_rd
T 5300 4600 5  10 0 1 0 7 1 1
pinseq=43
}
P 5300 4800 5600 4800 4 0 1
{
T 5200 4800 5  10 1 1 0 7 1 1
pinnumber=ext_lb
T 5300 4800 5  10 0 1 0 7 1 1
pinseq=44
}
P 5300 5000 5600 5000 4 0 1
{
T 5200 5000 5  10 1 1 0 7 1 1
pinnumber=biu_wr_strobe
T 5300 5000 5  10 0 1 0 7 1 1
pinseq=45
}
