---
related:
- "[[Digitaltechnik]]"
created_at: "29-10-2022 14:32"
---


Very High Speed Integrated Circuits Hardware Description Language

# Prof Präsentation

[3T_VHDL_Teil1.pdf](3T_VHDL_Teil1.pdf)

# Levels

![Untitled](Untitled%2091.png)

# Hardware Description Language

![Untitled](Untitled%201%2018.png)

# Verilog

![Untitled](Untitled%202%2017.png)

# VHDL Vorgehensweise

![Untitled](Untitled%203%2015.png)

# Grundstruktur eines VHDL Modells

![Untitled](Untitled%204%2013.png)

# Aufbau

![Untitled](Untitled%205%2013.png)

![Untitled](Untitled%206%2012.png)

# Standard Bibliothek

![Untitled](Untitled%207%2011.png)

# Beispiel UND-Verknüpfung

![Untitled](Untitled%208%2011.png)

# Entity

![Untitled](Untitled%209%2011.png)

![Untitled](Untitled%2010%2011.png)

# Datentypen

![Untitled](Untitled%2011%2011.png)

![Untitled](Untitled%2012%2011.png)

![Untitled](Untitled%2013%2010.png)

![Untitled](Untitled%2014%2010.png)

# Operatoren

![Untitled](Untitled%2015%2010.png)

# Prof Präsentation 2

[VHDL_Teil2_05052022.pdf](VHDL_Teil2_05052022.pdf)

# Datentyp std_logic

![Untitled](Untitled%2016%2010.png)

![Untitled](Untitled%2017%209.png)

# Architecture

![Untitled](Untitled%2018%209.png)

# Signale

![Untitled](Untitled%2019%209.png)

![Untitled](Untitled%2020%209.png)

![Untitled](Untitled%2021%209.png)

# Schlüsselwörter

![Untitled](Untitled%2022%209.png)

# Nebenläufige und sequentielle Umgebungen

![Untitled](Untitled%2023%209.png)

## Nebenläufige Anweisungen

![Untitled](Untitled%2024%209.png)

## Sequentielle Umgebung

![Untitled](Untitled%2025%209.png)

![Untitled](Untitled%2026%208.png)

## Prozess

![Untitled](Untitled%2027%208.png)

![Untitled](Untitled%2028%208.png)

![Untitled](Untitled%2029%207.png)

## Struktureller Entwurf

![Untitled](Untitled%2030%207.png)

## Variablen im Prozess

![Untitled](Untitled%2031%207.png)

# Komponenten

![Untitled](Untitled%2032%207.png)

## Struktureller Entwurf mit Komponenten

![Untitled](Untitled%2033%207.png)

### Beispiel

![Untitled](Untitled%2034%206.png)

![Untitled](Untitled%2035%205.png)

![Untitled](Untitled%2036%205.png)

# Beispiel: Volladdierer (Ripple-Carry-Adder)

![Untitled](Untitled%2037%205.png)

![Untitled](Untitled%2038%205.png)

![Untitled](Untitled%2039%205.png)

![Untitled](Untitled%2040%204.png)