// Seed: 670633161
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output id_6
);
  always @(posedge id_3 ^ id_0 or posedge id_3) begin
    id_6 <= 1;
  end
endmodule
