module instruction_memory(input [7:0] addr, output reg [15:0] instr);

    reg [15:0] memory [0:255];

    initial begin
        // opcode[15:12], rs, rt, rd, imm
        memory[0] = 16'b0001000100100011; // ADD R1, R2 → R3
        memory[1] = 16'b0010001101000100; // SUB R3, R4 → R4
        memory[2] = 16'b0011000000000101; // LOAD R0 → R5
    end

    always @(*) begin
        instr = memory[addr];
    end

endmodule
