library IEEE;
use IEEE.std_logic_1164.all;

-- Entity declaration

entity FourBitComparator is

    port(A : in std_logic_vector(3 downto 0);      
         B : in std_logic_vector(3 downto 0);     
         C : out std_logic_vector(8 downto 0) );    
end and_gate;

-- Architecture definition

architecture andLogic of and_gate is

 begin
    
    C <= A AND B;

end andLogic;