#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 20 12:31:09 2020
# Process ID: 3112
# Current directory: D:/Documents/School/CMPE 140/CMPE140Labs/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21448 D:\Documents\School\CMPE 140\CMPE140Labs\Lab1\Lab1_N_FACT2.xpr
# Log file: D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/vivado.log
# Journal file: D:/Documents/School/CMPE 140/CMPE140Labs/Lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 856.516 ; gain = 133.219
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: NFact_FPGA
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1258.246 ; gain = 174.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'NFact_FPGA' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFact_FPGA.v:23]
INFO: [Synth 8-6157] synthesizing module 'NFact' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFact.v:23]
INFO: [Synth 8-6157] synthesizing module 'NFactDP' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Comparitor' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Comparitor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Comparitor' (1#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Comparitor.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (2#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Multiplier' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Multiplier' (3#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'in1' does not match port width (4) of module 'Multiplier' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:55]
INFO: [Synth 8-6157] synthesizing module 'Mux_2In' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Mux_2In.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2In' (4#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Mux_2In.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'muxOut' does not match port width (32) of module 'Mux_2In' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:78]
INFO: [Synth 8-6157] synthesizing module 'Register32' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Register32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Register32' (5#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Register32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NFactDP' (6#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'NFactCU' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:23]
	Parameter START bound to: 3'b000 
	Parameter LOAD bound to: 3'b001 
	Parameter WAIT bound to: 3'b010 
	Parameter MULT bound to: 3'b011 
	Parameter DONEH bound to: 3'b100 
	Parameter DONEL bound to: 3'b101 
	Parameter START_out bound to: 7'b1000100 
	Parameter LOAD_out bound to: 7'b1110100 
	Parameter WAIT_out bound to: 7'b1000100 
	Parameter MULT_out bound to: 7'b1011000 
	Parameter DONE_outh bound to: 7'b0000011 
	Parameter DONE_outl bound to: 7'b0000001 
ERROR: [Synth 8-35] 'string expression' is not a constant [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:70]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:69]
ERROR: [Synth 8-6156] failed synthesizing module 'NFactCU' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'NFact' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFact.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'NFact_FPGA' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFact_FPGA.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1298.543 ; gain = 214.699
---------------------------------------------------------------------------------
RTL Elaboration failed
17 Infos, 2 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: NFact_FPGA
ERROR: [Synth 8-2715] syntax error near ; [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:70]
INFO: [Synth 8-2350] module NFactCU ignored due to previous errors [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:23]
Failed to read verilog 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: NFact_FPGA
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1300.129 ; gain = 1.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'NFact_FPGA' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFact_FPGA.v:23]
INFO: [Synth 8-6157] synthesizing module 'NFact' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFact.v:23]
INFO: [Synth 8-6157] synthesizing module 'NFactDP' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Comparitor' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Comparitor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Comparitor' (1#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Comparitor.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (2#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Multiplier' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Multiplier' (3#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'in1' does not match port width (4) of module 'Multiplier' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:55]
INFO: [Synth 8-6157] synthesizing module 'Mux_2In' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Mux_2In.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2In' (4#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Mux_2In.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'muxOut' does not match port width (32) of module 'Mux_2In' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:78]
INFO: [Synth 8-6157] synthesizing module 'Register32' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Register32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Register32' (5#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/Register32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NFactDP' (6#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'NFactCU' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:23]
	Parameter START bound to: 3'b000 
	Parameter LOAD bound to: 3'b001 
	Parameter WAIT bound to: 3'b010 
	Parameter MULT bound to: 3'b011 
	Parameter DONEH bound to: 3'b100 
	Parameter DONEL bound to: 3'b101 
	Parameter START_out bound to: 7'b1000100 
	Parameter LOAD_out bound to: 7'b1110100 
	Parameter WAIT_out bound to: 7'b1000100 
	Parameter MULT_out bound to: 7'b1011000 
	Parameter DONE_outh bound to: 7'b0000011 
	Parameter DONE_outl bound to: 7'b0000001 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:69]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:86]
INFO: [Synth 8-6155] done synthesizing module 'NFactCU' (7#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NFact' (8#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFact.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/imports/new/clk_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (9#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/imports/new/clk_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_7seg' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/imports/new/bcd_to_7seg.v:1]
INFO: [Synth 8-226] default block is never used [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/imports/new/bcd_to_7seg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_7seg' (10#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/imports/new/bcd_to_7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/imports/imports/new/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/imports/imports/new/led_mux.v:19]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (11#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/imports/imports/new/led_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/imports/new/button_debouncer.v:22]
	Parameter depth bound to: 64 - type: integer 
	Parameter history_max bound to: -1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (12#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/imports/new/button_debouncer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'NFact_FPGA' (13#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/sources_1/new/NFact_FPGA.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1329.078 ; gain = 30.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1329.078 ; gain = 30.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1329.078 ; gain = 30.535
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal N_in[0] cannot be placed on V17 (IOB_X0Y11) because the pad is already occupied by terminal N_led[0] possibly due to user constraint [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc:11]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal N_in[1] cannot be placed on V16 (IOB_X0Y12) because the pad is already occupied by terminal N_led[1] possibly due to user constraint [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc:12]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal N_in[2] cannot be placed on W16 (IOB_X0Y10) because the pad is already occupied by terminal N_led[2] possibly due to user constraint [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc:13]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal N_in[3] cannot be placed on W17 (IOB_X0Y9) because the pad is already occupied by terminal N_led[3] possibly due to user constraint [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc:14]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal go cannot be placed on V15 (IOB_X0Y8) because the pad is already occupied by terminal go_led possibly due to user constraint [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc:16]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal switch cannot be placed on W14 (IOB_X0Y5) because the pad is already occupied by terminal switch_led possibly due to user constraint [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc:17]
Finished Parsing XDC File [D:/Documents/School/CMPE 140/CMPE140Labs/Lab1/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1462.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1541.152 ; gain = 242.609
35 Infos, 2 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1541.152 ; gain = 242.609
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 12:43:09 2020...
