// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "10/03/2015 18:58:53"
                                                                        
// Verilog Self-Checking Test Bench (with test vectors) for design :    fifo_counter
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module fifo_counter_vlg_sample_tst(
	data_in,
	rclk_in,
	read,
	rst_n,
	wclk_in,
	sampler_tx
);
input [7:0] data_in;
input  rclk_in;
input  read;
input  rst_n;
input  wclk_in;
output sampler_tx;

reg sample;
time current_time;
always @(data_in or rclk_in or read or rst_n or wclk_in)
                                                                                
begin                                                 
 if ($realtime > 0)                                   
 begin                                                
	if ($realtime == 0 || $realtime != current_time)  
	begin									          
		if (sample === 1'bx)                          
			sample = 0;                               
		else                                          
			sample = ~sample;                         
	end										          
	current_time = $realtime;					      
 end                                                  
end                                                   

assign sampler_tx = sample;
endmodule

module fifo_counter_vlg_check_tst (
	counter,
	q,
	sampler_rx
);
input [15:0] counter;
input [7:0] q;
input sampler_rx;

reg [15:0] counter_expected;
reg [7:0] q_expected;

reg [15:0] counter_prev;
reg [7:0] q_prev;

reg [15:0] counter_expected_prev;
reg [7:0] q_expected_prev;

reg [15:0] last_counter_exp;
reg [7:0] last_q_exp;

reg trigger;

integer i;
integer nummismatches;

reg [1:2] on_first_change ;


initial
begin
trigger = 0;
i = 0;
nummismatches = 0;
on_first_change = 2'b1;
end

// update real /o prevs

always @(trigger)
begin
	counter_prev = counter;
	q_prev = q;
end

// update expected /o prevs

always @(trigger)
begin
	counter_expected_prev = counter_expected;
	q_expected_prev = q_expected;
end


// expected counter[ 15 ]
initial
begin
	counter_expected[15] = 1'bX;
	counter_expected[15] = #999000 1'b0;
end 
// expected counter[ 14 ]
initial
begin
	counter_expected[14] = 1'bX;
	counter_expected[14] = #999000 1'b0;
end 
// expected counter[ 13 ]
initial
begin
	counter_expected[13] = 1'bX;
	counter_expected[13] = #999000 1'b0;
end 
// expected counter[ 12 ]
initial
begin
	counter_expected[12] = 1'bX;
	counter_expected[12] = #999000 1'b0;
end 
// expected counter[ 11 ]
initial
begin
	counter_expected[11] = 1'bX;
	counter_expected[11] = #999000 1'b0;
end 
// expected counter[ 10 ]
initial
begin
	counter_expected[10] = 1'bX;
	counter_expected[10] = #999000 1'b0;
end 
// expected counter[ 9 ]
initial
begin
	counter_expected[9] = 1'bX;
	counter_expected[9] = #999000 1'b0;
end 
// expected counter[ 8 ]
initial
begin
	counter_expected[8] = 1'bX;
	counter_expected[8] = #999000 1'b0;
end 
// expected counter[ 7 ]
initial
begin
	counter_expected[7] = 1'bX;
	counter_expected[7] = #999000 1'b0;
end 
// expected counter[ 6 ]
initial
begin
	counter_expected[6] = 1'bX;
	counter_expected[6] = #999000 1'b0;
end 
// expected counter[ 5 ]
initial
begin
	counter_expected[5] = 1'bX;
	counter_expected[5] = #999000 1'b0;
end 
// expected counter[ 4 ]
initial
begin
	counter_expected[4] = 1'bX;
	counter_expected[4] = #999000 1'b0;
end 
// expected counter[ 3 ]
initial
begin
	counter_expected[3] = 1'bX;
	counter_expected[3] = #999000 1'b0;
end 
// expected counter[ 2 ]
initial
begin
	counter_expected[2] = 1'bX;
	counter_expected[2] = #999000 1'b0;
end 
// expected counter[ 1 ]
initial
begin
	counter_expected[1] = 1'bX;
	counter_expected[1] = #999000 1'b0;
end 
// expected counter[ 0 ]
initial
begin
	counter_expected[0] = 1'bX;
	counter_expected[0] = #999000 1'b0;
end 
// expected q[ 7 ]
initial
begin
	q_expected[7] = 1'bX;
end 
// expected q[ 6 ]
initial
begin
	q_expected[6] = 1'bX;
end 
// expected q[ 5 ]
initial
begin
	q_expected[5] = 1'bX;
end 
// expected q[ 4 ]
initial
begin
	q_expected[4] = 1'bX;
end 
// expected q[ 3 ]
initial
begin
	q_expected[3] = 1'bX;
end 
// expected q[ 2 ]
initial
begin
	q_expected[2] = 1'bX;
end 
// expected q[ 1 ]
initial
begin
	q_expected[1] = 1'bX;
end 
// expected q[ 0 ]
initial
begin
	q_expected[0] = 1'bX;
end 
// generate trigger
always @(counter_expected or counter or q_expected or q)
begin
	trigger <= ~trigger;
end

always @(posedge sampler_rx or negedge sampler_rx)
begin
`ifdef debug_tbench
	$display("Scanning pattern %d @time = %t",i,$realtime );
	i = i + 1;
	$display("| expected counter = %b | expected q = %b | ",counter_expected_prev,q_expected_prev);
	$display("| real counter = %b | real q = %b | ",counter_prev,q_prev);
`endif
	if (
		( counter_expected_prev[0] !== 1'bx ) && ( counter_prev[0] !== counter_expected_prev[0] )
		&& ((counter_expected_prev[0] !== last_counter_exp[0]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port counter[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", counter_expected_prev);
		$display ("     Real value = %b", counter_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_counter_exp[0] = counter_expected_prev[0];
	end
	if (
		( counter_expected_prev[1] !== 1'bx ) && ( counter_prev[1] !== counter_expected_prev[1] )
		&& ((counter_expected_prev[1] !== last_counter_exp[1]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port counter[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", counter_expected_prev);
		$display ("     Real value = %b", counter_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_counter_exp[1] = counter_expected_prev[1];
	end
	if (
		( counter_expected_prev[2] !== 1'bx ) && ( counter_prev[2] !== counter_expected_prev[2] )
		&& ((counter_expected_prev[2] !== last_counter_exp[2]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port counter[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", counter_expected_prev);
		$display ("     Real value = %b", counter_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_counter_exp[2] = counter_expected_prev[2];
	end
	if (
		( counter_expected_prev[3] !== 1'bx ) && ( counter_prev[3] !== counter_expected_prev[3] )
		&& ((counter_expected_prev[3] !== last_counter_exp[3]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port counter[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", counter_expected_prev);
		$display ("     Real value = %b", counter_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_counter_exp[3] = counter_expected_prev[3];
	end
	if (
		( counter_expected_prev[4] !== 1'bx ) && ( counter_prev[4] !== counter_expected_prev[4] )
		&& ((counter_expected_prev[4] !== last_counter_exp[4]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port counter[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", counter_expected_prev);
		$display ("     Real value = %b", counter_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_counter_exp[4] = counter_expected_prev[4];
	end
	if (
		( counter_expected_prev[5] !== 1'bx ) && ( counter_prev[5] !== counter_expected_prev[5] )
		&& ((counter_expected_prev[5] !== last_counter_exp[5]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port counter[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", counter_expected_prev);
		$display ("     Real value = %b", counter_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_counter_exp[5] = counter_expected_prev[5];
	end
	if (
		( counter_expected_prev[6] !== 1'bx ) && ( counter_prev[6] !== counter_expected_prev[6] )
		&& ((counter_expected_prev[6] !== last_counter_exp[6]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port counter[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", counter_expected_prev);
		$display ("     Real value = %b", counter_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_counter_exp[6] = counter_expected_prev[6];
	end
	if (
		( counter_expected_prev[7] !== 1'bx ) && ( counter_prev[7] !== counter_expected_prev[7] )
		&& ((counter_expected_prev[7] !== last_counter_exp[7]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port counter[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", counter_expected_prev);
		$display ("     Real value = %b", counter_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_counter_exp[7] = counter_expected_prev[7];
	end
	if (
		( counter_expected_prev[8] !== 1'bx ) && ( counter_prev[8] !== counter_expected_prev[8] )
		&& ((counter_expected_prev[8] !== last_counter_exp[8]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port counter[8] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", counter_expected_prev);
		$display ("     Real value = %b", counter_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_counter_exp[8] = counter_expected_prev[8];
	end
	if (
		( counter_expected_prev[9] !== 1'bx ) && ( counter_prev[9] !== counter_expected_prev[9] )
		&& ((counter_expected_prev[9] !== last_counter_exp[9]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port counter[9] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", counter_expected_prev);
		$display ("     Real value = %b", counter_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_counter_exp[9] = counter_expected_prev[9];
	end
	if (
		( counter_expected_prev[10] !== 1'bx ) && ( counter_prev[10] !== counter_expected_prev[10] )
		&& ((counter_expected_prev[10] !== last_counter_exp[10]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port counter[10] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", counter_expected_prev);
		$display ("     Real value = %b", counter_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_counter_exp[10] = counter_expected_prev[10];
	end
	if (
		( counter_expected_prev[11] !== 1'bx ) && ( counter_prev[11] !== counter_expected_prev[11] )
		&& ((counter_expected_prev[11] !== last_counter_exp[11]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port counter[11] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", counter_expected_prev);
		$display ("     Real value = %b", counter_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_counter_exp[11] = counter_expected_prev[11];
	end
	if (
		( counter_expected_prev[12] !== 1'bx ) && ( counter_prev[12] !== counter_expected_prev[12] )
		&& ((counter_expected_prev[12] !== last_counter_exp[12]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port counter[12] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", counter_expected_prev);
		$display ("     Real value = %b", counter_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_counter_exp[12] = counter_expected_prev[12];
	end
	if (
		( counter_expected_prev[13] !== 1'bx ) && ( counter_prev[13] !== counter_expected_prev[13] )
		&& ((counter_expected_prev[13] !== last_counter_exp[13]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port counter[13] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", counter_expected_prev);
		$display ("     Real value = %b", counter_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_counter_exp[13] = counter_expected_prev[13];
	end
	if (
		( counter_expected_prev[14] !== 1'bx ) && ( counter_prev[14] !== counter_expected_prev[14] )
		&& ((counter_expected_prev[14] !== last_counter_exp[14]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port counter[14] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", counter_expected_prev);
		$display ("     Real value = %b", counter_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_counter_exp[14] = counter_expected_prev[14];
	end
	if (
		( counter_expected_prev[15] !== 1'bx ) && ( counter_prev[15] !== counter_expected_prev[15] )
		&& ((counter_expected_prev[15] !== last_counter_exp[15]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port counter[15] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", counter_expected_prev);
		$display ("     Real value = %b", counter_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_counter_exp[15] = counter_expected_prev[15];
	end
	if (
		( q_expected_prev[0] !== 1'bx ) && ( q_prev[0] !== q_expected_prev[0] )
		&& ((q_expected_prev[0] !== last_q_exp[0]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port q[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", q_expected_prev);
		$display ("     Real value = %b", q_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_q_exp[0] = q_expected_prev[0];
	end
	if (
		( q_expected_prev[1] !== 1'bx ) && ( q_prev[1] !== q_expected_prev[1] )
		&& ((q_expected_prev[1] !== last_q_exp[1]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port q[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", q_expected_prev);
		$display ("     Real value = %b", q_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_q_exp[1] = q_expected_prev[1];
	end
	if (
		( q_expected_prev[2] !== 1'bx ) && ( q_prev[2] !== q_expected_prev[2] )
		&& ((q_expected_prev[2] !== last_q_exp[2]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port q[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", q_expected_prev);
		$display ("     Real value = %b", q_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_q_exp[2] = q_expected_prev[2];
	end
	if (
		( q_expected_prev[3] !== 1'bx ) && ( q_prev[3] !== q_expected_prev[3] )
		&& ((q_expected_prev[3] !== last_q_exp[3]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port q[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", q_expected_prev);
		$display ("     Real value = %b", q_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_q_exp[3] = q_expected_prev[3];
	end
	if (
		( q_expected_prev[4] !== 1'bx ) && ( q_prev[4] !== q_expected_prev[4] )
		&& ((q_expected_prev[4] !== last_q_exp[4]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port q[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", q_expected_prev);
		$display ("     Real value = %b", q_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_q_exp[4] = q_expected_prev[4];
	end
	if (
		( q_expected_prev[5] !== 1'bx ) && ( q_prev[5] !== q_expected_prev[5] )
		&& ((q_expected_prev[5] !== last_q_exp[5]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port q[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", q_expected_prev);
		$display ("     Real value = %b", q_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_q_exp[5] = q_expected_prev[5];
	end
	if (
		( q_expected_prev[6] !== 1'bx ) && ( q_prev[6] !== q_expected_prev[6] )
		&& ((q_expected_prev[6] !== last_q_exp[6]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port q[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", q_expected_prev);
		$display ("     Real value = %b", q_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_q_exp[6] = q_expected_prev[6];
	end
	if (
		( q_expected_prev[7] !== 1'bx ) && ( q_prev[7] !== q_expected_prev[7] )
		&& ((q_expected_prev[7] !== last_q_exp[7]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port q[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", q_expected_prev);
		$display ("     Real value = %b", q_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_q_exp[7] = q_expected_prev[7];
	end

	trigger <= ~trigger;
end
initial 

begin 
$timeformat(-12,3," ps",6);
#1000000;
if (nummismatches > 0)
	$display ("%d mismatched vectors : Simulation failed !",nummismatches);
else
	$display ("Simulation passed !");
$finish;
end 
endmodule

module fifo_counter_vlg_vec_tst();
// constants                                           
// general purpose registers
reg [7:0] data_in;
reg rclk_in;
reg read;
reg rst_n;
reg wclk_in;
// wires                                               
wire [15:0] counter;
wire [7:0] q;

wire sampler;                             

// assign statements (if any)                          
fifo_counter i1 (
// port map - connection between master ports and signals/registers   
	.counter(counter),
	.data_in(data_in),
	.q(q),
	.rclk_in(rclk_in),
	.read(read),
	.rst_n(rst_n),
	.wclk_in(wclk_in)
);

// read
initial
begin
	read = 1'b0;
	read = #280000 1'b1;
	read = #20000 1'b0;
	read = #40000 1'b1;
	read = #240000 1'b0;
end 

// rclk_in
initial
begin
	rclk_in = 1'b1;
	# 5000;
	repeat(49)
	begin
		rclk_in = 1'b0;
		rclk_in = #10000 1'b1;
		# 10000;
	end
	rclk_in = 1'b0;
	rclk_in = #10000 1'b1;
end 

// wclk_in
always
begin
	wclk_in = 1'b0;
	wclk_in = #5000 1'b1;
	#5000;
end 
// data_in[ 7 ]
initial
begin
	data_in[7] = 1'b0;
end 
// data_in[ 6 ]
initial
begin
	data_in[6] = 1'b0;
	data_in[6] = #630000 1'b1;
end 
// data_in[ 5 ]
initial
begin
	data_in[5] = 1'b0;
	data_in[5] = #310000 1'b1;
	data_in[5] = #320000 1'b0;
	data_in[5] = #320000 1'b1;
end 
// data_in[ 4 ]
initial
begin
	data_in[4] = 1'b0;
	# 150000;
	repeat(2)
	begin
		data_in[4] = 1'b1;
		data_in[4] = #160000 1'b0;
		# 160000;
	end
	data_in[4] = 1'b1;
	data_in[4] = #160000 1'b0;
end 
// data_in[ 3 ]
initial
begin
	data_in[3] = 1'b0;
	# 70000;
	repeat(5)
	begin
		data_in[3] = 1'b1;
		data_in[3] = #80000 1'b0;
		# 80000;
	end
	data_in[3] = 1'b1;
	data_in[3] = #80000 1'b0;
end 
// data_in[ 2 ]
initial
begin
	data_in[2] = 1'b0;
	# 30000;
	repeat(12)
	begin
		data_in[2] = 1'b1;
		data_in[2] = #40000 1'b0;
		# 40000;
	end
	data_in[2] = 1'b1;
end 
// data_in[ 1 ]
initial
begin
	data_in[1] = 1'b0;
	# 10000;
	repeat(24)
	begin
		data_in[1] = 1'b1;
		data_in[1] = #20000 1'b0;
		# 20000;
	end
	data_in[1] = 1'b1;
	data_in[1] = #20000 1'b0;
end 
// data_in[ 0 ]
always
begin
	data_in[0] = 1'b1;
	data_in[0] = #10000 1'b0;
	#10000;
end 

fifo_counter_vlg_sample_tst tb_sample (
	.data_in(data_in),
	.rclk_in(rclk_in),
	.read(read),
	.rst_n(rst_n),
	.wclk_in(wclk_in),
	.sampler_tx(sampler)
);

fifo_counter_vlg_check_tst tb_out(
	.counter(counter),
	.q(q),
	.sampler_rx(sampler)
);
endmodule

