#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* ADC_DelSig_V_Ext_CP_Clk */
#define ADC_DelSig_V_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_DelSig_V_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_DelSig_V_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_DelSig_V_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_V_Ext_CP_Clk__INDEX 0x01u
#define ADC_DelSig_V_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_V_Ext_CP_Clk__PM_ACT_MSK 0x02u
#define ADC_DelSig_V_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_V_Ext_CP_Clk__PM_STBY_MSK 0x02u

/* ADC_DelSig_V_theACLK */
#define ADC_DelSig_V_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_V_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_V_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_V_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_V_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_V_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_V_theACLK__INDEX 0x00u
#define ADC_DelSig_V_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_V_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_V_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_V_theACLK__PM_STBY_MSK 0x01u

/* Counter_1_CounterHW */
#define Counter_1_CounterHW__CAP0 CYREG_TMR0_CAP0
#define Counter_1_CounterHW__CAP1 CYREG_TMR0_CAP1
#define Counter_1_CounterHW__CFG0 CYREG_TMR0_CFG0
#define Counter_1_CounterHW__CFG1 CYREG_TMR0_CFG1
#define Counter_1_CounterHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Counter_1_CounterHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Counter_1_CounterHW__PER0 CYREG_TMR0_PER0
#define Counter_1_CounterHW__PER1 CYREG_TMR0_PER1
#define Counter_1_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Counter_1_CounterHW__PM_ACT_MSK 0x01u
#define Counter_1_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Counter_1_CounterHW__PM_STBY_MSK 0x01u
#define Counter_1_CounterHW__RT0 CYREG_TMR0_RT0
#define Counter_1_CounterHW__RT1 CYREG_TMR0_RT1
#define Counter_1_CounterHW__SR0 CYREG_TMR0_SR0

/* LCD_Char_1_LCDPort */
#define LCD_Char_1_LCDPort__0__MASK 0x01u
#define LCD_Char_1_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_Char_1_LCDPort__0__PORT 2u
#define LCD_Char_1_LCDPort__0__SHIFT 0
#define LCD_Char_1_LCDPort__1__MASK 0x02u
#define LCD_Char_1_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_Char_1_LCDPort__1__PORT 2u
#define LCD_Char_1_LCDPort__1__SHIFT 1
#define LCD_Char_1_LCDPort__2__MASK 0x04u
#define LCD_Char_1_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_Char_1_LCDPort__2__PORT 2u
#define LCD_Char_1_LCDPort__2__SHIFT 2
#define LCD_Char_1_LCDPort__3__MASK 0x08u
#define LCD_Char_1_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_Char_1_LCDPort__3__PORT 2u
#define LCD_Char_1_LCDPort__3__SHIFT 3
#define LCD_Char_1_LCDPort__4__MASK 0x10u
#define LCD_Char_1_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_Char_1_LCDPort__4__PORT 2u
#define LCD_Char_1_LCDPort__4__SHIFT 4
#define LCD_Char_1_LCDPort__5__MASK 0x20u
#define LCD_Char_1_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_Char_1_LCDPort__5__PORT 2u
#define LCD_Char_1_LCDPort__5__SHIFT 5
#define LCD_Char_1_LCDPort__6__MASK 0x40u
#define LCD_Char_1_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_Char_1_LCDPort__6__PORT 2u
#define LCD_Char_1_LCDPort__6__SHIFT 6
#define LCD_Char_1_LCDPort__AG CYREG_PRT2_AG
#define LCD_Char_1_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_Char_1_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_Char_1_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_Char_1_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_Char_1_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_Char_1_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_Char_1_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_Char_1_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_Char_1_LCDPort__DR CYREG_PRT2_DR
#define LCD_Char_1_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_Char_1_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_Char_1_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_Char_1_LCDPort__MASK 0x7Fu
#define LCD_Char_1_LCDPort__PORT 2u
#define LCD_Char_1_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_Char_1_LCDPort__PS CYREG_PRT2_PS
#define LCD_Char_1_LCDPort__SHIFT 0
#define LCD_Char_1_LCDPort__SLW CYREG_PRT2_SLW

/* ADC_DelSig_V_DSM2 */
#define ADC_DelSig_V_DSM2__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_V_DSM2__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_V_DSM2__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_V_DSM2__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_V_DSM2__CLK CYREG_DSM0_CLK
#define ADC_DelSig_V_DSM2__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_V_DSM2__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_V_DSM2__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_V_DSM2__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_V_DSM2__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_V_DSM2__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_V_DSM2__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_V_DSM2__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_V_DSM2__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_V_DSM2__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_V_DSM2__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_V_DSM2__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_V_DSM2__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_V_DSM2__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_V_DSM2__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_V_DSM2__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_V_DSM2__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_V_DSM2__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_V_DSM2__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_V_DSM2__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_V_DSM2__MISC CYREG_DSM0_MISC
#define ADC_DelSig_V_DSM2__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_V_DSM2__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_V_DSM2__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_V_DSM2__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_V_DSM2__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_V_DSM2__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_V_DSM2__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_V_DSM2__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_V_DSM2__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_V_DSM2__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_V_DSM2__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_V_DSM2__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_V_DSM2__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_V_DSM2__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_V_DSM2__TST1 CYREG_DSM0_TST1

/* ADC_DelSig_V_DEC */
#define ADC_DelSig_V_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_V_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_V_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_V_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_V_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_V_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_V_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_V_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_V_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_V_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_V_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_V_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_V_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_V_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_V_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_V_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_V_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_V_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_V_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_V_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_V_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_V_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_V_DEC__TRIM__16H CYREG_FLSHID_CUST_TABLES_DEC_16H
#define ADC_DelSig_V_DEC__TRIM__16L CYREG_FLSHID_CUST_TABLES_DEC_16L
#define ADC_DelSig_V_DEC__TRIM__1H CYREG_FLSHID_CUST_TABLES_DEC_1H
#define ADC_DelSig_V_DEC__TRIM__1L CYREG_FLSHID_CUST_TABLES_DEC_1L
#define ADC_DelSig_V_DEC__TRIM__4H CYREG_FLSHID_CUST_TABLES_DEC_4H
#define ADC_DelSig_V_DEC__TRIM__4L CYREG_FLSHID_CUST_TABLES_DEC_4L
#define ADC_DelSig_V_DEC__TRIM__P25H CYREG_FLSHID_CUST_TABLES_DEC_P25H
#define ADC_DelSig_V_DEC__TRIM__P25L CYREG_FLSHID_CUST_TABLES_DEC_P25L

/* ADC_DelSig_V_IRQ */
#define ADC_DelSig_V_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_V_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_V_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_V_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_V_IRQ__INTC_PRIOR_NUM 0u
#define ADC_DelSig_V_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_V_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_V_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM_BUCK_PWMUDB */
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK 0x80u
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS 7
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK 0x80u
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__MASK 0x01u
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__POS 0
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__MASK 0x02u
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__POS 1
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK 0x03u
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK 0x01u
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS 0
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK 0x04u
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS 2
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK 0x08u
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS 3
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK 0x20u
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS 5
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__MASK 0x2Du
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG CYREG_B0_UDB06_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x02u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x04u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x04u

/* Clock_UNFOLDER */
#define Clock_UNFOLDER__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_UNFOLDER__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_UNFOLDER__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_UNFOLDER__CFG2_SRC_SEL_MASK 0x07u
#define Clock_UNFOLDER__INDEX 0x00u
#define Clock_UNFOLDER__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_UNFOLDER__PM_ACT_MSK 0x01u
#define Clock_UNFOLDER__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_UNFOLDER__PM_STBY_MSK 0x01u

/* Control_Reg_1 */
#define Control_Reg_1_Async_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Async_ctrl_reg__0__POS 0
#define Control_Reg_1_Async_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Control_Reg_1_Async_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Control_Reg_1_Async_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Control_Reg_1_Async_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Control_Reg_1_Async_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Control_Reg_1_Async_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Control_Reg_1_Async_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Control_Reg_1_Async_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Control_Reg_1_Async_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Control_Reg_1_Async_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Control_Reg_1_Async_ctrl_reg__CONTROL_REG CYREG_B0_UDB04_CTL
#define Control_Reg_1_Async_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Control_Reg_1_Async_ctrl_reg__COUNT_REG CYREG_B0_UDB04_CTL
#define Control_Reg_1_Async_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Control_Reg_1_Async_ctrl_reg__MASK 0x01u
#define Control_Reg_1_Async_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Control_Reg_1_Async_ctrl_reg__PERIOD_REG CYREG_B0_UDB04_MSK
#define Control_Reg_1_Async_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL

/* SPIS_1_BSPIS */
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__MASK_REG CYREG_B0_UDB11_MSK
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter_ST__STATUS_REG CYREG_B0_UDB11_ST
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter__CONTROL_REG CYREG_B0_UDB11_CTL
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter__COUNT_REG CYREG_B0_UDB11_CTL
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter__PERIOD_REG CYREG_B0_UDB11_MSK
#define SPIS_1_BSPIS_es2_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define SPIS_1_BSPIS_es2_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPIS_1_BSPIS_es2_SPISlave_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SPIS_1_BSPIS_es2_SPISlave_RxStsReg__3__MASK 0x08u
#define SPIS_1_BSPIS_es2_SPISlave_RxStsReg__3__POS 3
#define SPIS_1_BSPIS_es2_SPISlave_RxStsReg__4__MASK 0x10u
#define SPIS_1_BSPIS_es2_SPISlave_RxStsReg__4__POS 4
#define SPIS_1_BSPIS_es2_SPISlave_RxStsReg__5__MASK 0x20u
#define SPIS_1_BSPIS_es2_SPISlave_RxStsReg__5__POS 5
#define SPIS_1_BSPIS_es2_SPISlave_RxStsReg__6__MASK 0x40u
#define SPIS_1_BSPIS_es2_SPISlave_RxStsReg__6__POS 6
#define SPIS_1_BSPIS_es2_SPISlave_RxStsReg__MASK 0x78u
#define SPIS_1_BSPIS_es2_SPISlave_RxStsReg__MASK_REG CYREG_B0_UDB04_MSK
#define SPIS_1_BSPIS_es2_SPISlave_RxStsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPIS_1_BSPIS_es2_SPISlave_RxStsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPIS_1_BSPIS_es2_SPISlave_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPIS_1_BSPIS_es2_SPISlave_RxStsReg__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define SPIS_1_BSPIS_es2_SPISlave_RxStsReg__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define SPIS_1_BSPIS_es2_SPISlave_RxStsReg__STATUS_REG CYREG_B0_UDB04_ST
#define SPIS_1_BSPIS_es2_SPISlave_TxStsReg__0__MASK 0x01u
#define SPIS_1_BSPIS_es2_SPISlave_TxStsReg__0__POS 0
#define SPIS_1_BSPIS_es2_SPISlave_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define SPIS_1_BSPIS_es2_SPISlave_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define SPIS_1_BSPIS_es2_SPISlave_TxStsReg__1__MASK 0x02u
#define SPIS_1_BSPIS_es2_SPISlave_TxStsReg__1__POS 1
#define SPIS_1_BSPIS_es2_SPISlave_TxStsReg__2__MASK 0x04u
#define SPIS_1_BSPIS_es2_SPISlave_TxStsReg__2__POS 2
#define SPIS_1_BSPIS_es2_SPISlave_TxStsReg__6__MASK 0x40u
#define SPIS_1_BSPIS_es2_SPISlave_TxStsReg__6__POS 6
#define SPIS_1_BSPIS_es2_SPISlave_TxStsReg__MASK 0x47u
#define SPIS_1_BSPIS_es2_SPISlave_TxStsReg__MASK_REG CYREG_B0_UDB12_MSK
#define SPIS_1_BSPIS_es2_SPISlave_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define SPIS_1_BSPIS_es2_SPISlave_TxStsReg__STATUS_REG CYREG_B0_UDB12_ST
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__A0_REG CYREG_B0_UDB12_A0
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__A1_REG CYREG_B0_UDB12_A1
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__D0_REG CYREG_B0_UDB12_D0
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__D1_REG CYREG_B0_UDB12_D1
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__F0_REG CYREG_B0_UDB12_F0
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMISO_u0__F1_REG CYREG_B0_UDB12_F1
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__A0_REG CYREG_B0_UDB10_A0
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__A1_REG CYREG_B0_UDB10_A1
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__D0_REG CYREG_B0_UDB10_D0
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__D1_REG CYREG_B0_UDB10_D1
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__F0_REG CYREG_B0_UDB10_F0
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__F1_REG CYREG_B0_UDB10_F1
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SPIS_1_BSPIS_es2_SPISlave_sR8_DpMOSI_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB14_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB14_ST
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB14_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB14_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB14_MSK
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB13_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB13_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB13_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB13_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB13_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB13_F1
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB15_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB15_ST
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB04_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB04_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB04_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB04_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB04_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB04_F1
#define UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB07_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB07_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB11_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB11_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB11_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB11_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB11_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB11_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL

/* BUCK_HS */
#define BUCK_HS__0__MASK 0x20u
#define BUCK_HS__0__PC CYREG_PRT5_PC5
#define BUCK_HS__0__PORT 5u
#define BUCK_HS__0__SHIFT 5
#define BUCK_HS__AG CYREG_PRT5_AG
#define BUCK_HS__AMUX CYREG_PRT5_AMUX
#define BUCK_HS__BIE CYREG_PRT5_BIE
#define BUCK_HS__BIT_MASK CYREG_PRT5_BIT_MASK
#define BUCK_HS__BYP CYREG_PRT5_BYP
#define BUCK_HS__CTL CYREG_PRT5_CTL
#define BUCK_HS__DM0 CYREG_PRT5_DM0
#define BUCK_HS__DM1 CYREG_PRT5_DM1
#define BUCK_HS__DM2 CYREG_PRT5_DM2
#define BUCK_HS__DR CYREG_PRT5_DR
#define BUCK_HS__INP_DIS CYREG_PRT5_INP_DIS
#define BUCK_HS__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define BUCK_HS__LCD_EN CYREG_PRT5_LCD_EN
#define BUCK_HS__MASK 0x20u
#define BUCK_HS__PORT 5u
#define BUCK_HS__PRT CYREG_PRT5_PRT
#define BUCK_HS__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define BUCK_HS__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define BUCK_HS__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define BUCK_HS__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define BUCK_HS__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define BUCK_HS__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define BUCK_HS__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define BUCK_HS__PS CYREG_PRT5_PS
#define BUCK_HS__SHIFT 5
#define BUCK_HS__SLW CYREG_PRT5_SLW

/* BUCK_LS */
#define BUCK_LS__0__MASK 0x40u
#define BUCK_LS__0__PC CYREG_PRT5_PC6
#define BUCK_LS__0__PORT 5u
#define BUCK_LS__0__SHIFT 6
#define BUCK_LS__AG CYREG_PRT5_AG
#define BUCK_LS__AMUX CYREG_PRT5_AMUX
#define BUCK_LS__BIE CYREG_PRT5_BIE
#define BUCK_LS__BIT_MASK CYREG_PRT5_BIT_MASK
#define BUCK_LS__BYP CYREG_PRT5_BYP
#define BUCK_LS__CTL CYREG_PRT5_CTL
#define BUCK_LS__DM0 CYREG_PRT5_DM0
#define BUCK_LS__DM1 CYREG_PRT5_DM1
#define BUCK_LS__DM2 CYREG_PRT5_DM2
#define BUCK_LS__DR CYREG_PRT5_DR
#define BUCK_LS__INP_DIS CYREG_PRT5_INP_DIS
#define BUCK_LS__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define BUCK_LS__LCD_EN CYREG_PRT5_LCD_EN
#define BUCK_LS__MASK 0x40u
#define BUCK_LS__PORT 5u
#define BUCK_LS__PRT CYREG_PRT5_PRT
#define BUCK_LS__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define BUCK_LS__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define BUCK_LS__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define BUCK_LS__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define BUCK_LS__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define BUCK_LS__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define BUCK_LS__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define BUCK_LS__PS CYREG_PRT5_PS
#define BUCK_LS__SHIFT 6
#define BUCK_LS__SLW CYREG_PRT5_SLW

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x02u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x04u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x04u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x03u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x08u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x08u

/* isr_LUT */
#define isr_LUT__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_LUT__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_LUT__INTC_MASK 0x01u
#define isr_LUT__INTC_NUMBER 0u
#define isr_LUT__INTC_PRIOR_NUM 0u
#define isr_LUT__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_LUT__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_LUT__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* V_SENSE */
#define V_SENSE__0__MASK 0x04u
#define V_SENSE__0__PC CYREG_PRT1_PC2
#define V_SENSE__0__PORT 1u
#define V_SENSE__0__SHIFT 2
#define V_SENSE__AG CYREG_PRT1_AG
#define V_SENSE__AMUX CYREG_PRT1_AMUX
#define V_SENSE__BIE CYREG_PRT1_BIE
#define V_SENSE__BIT_MASK CYREG_PRT1_BIT_MASK
#define V_SENSE__BYP CYREG_PRT1_BYP
#define V_SENSE__CTL CYREG_PRT1_CTL
#define V_SENSE__DM0 CYREG_PRT1_DM0
#define V_SENSE__DM1 CYREG_PRT1_DM1
#define V_SENSE__DM2 CYREG_PRT1_DM2
#define V_SENSE__DR CYREG_PRT1_DR
#define V_SENSE__INP_DIS CYREG_PRT1_INP_DIS
#define V_SENSE__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define V_SENSE__LCD_EN CYREG_PRT1_LCD_EN
#define V_SENSE__MASK 0x04u
#define V_SENSE__PORT 1u
#define V_SENSE__PRT CYREG_PRT1_PRT
#define V_SENSE__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define V_SENSE__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define V_SENSE__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define V_SENSE__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define V_SENSE__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define V_SENSE__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define V_SENSE__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define V_SENSE__PS CYREG_PRT1_PS
#define V_SENSE__SHIFT 2
#define V_SENSE__SLW CYREG_PRT1_SLW

/* A_HS */
#define A_HS__0__MASK 0x02u
#define A_HS__0__PC CYREG_PRT5_PC1
#define A_HS__0__PORT 5u
#define A_HS__0__SHIFT 1
#define A_HS__AG CYREG_PRT5_AG
#define A_HS__AMUX CYREG_PRT5_AMUX
#define A_HS__BIE CYREG_PRT5_BIE
#define A_HS__BIT_MASK CYREG_PRT5_BIT_MASK
#define A_HS__BYP CYREG_PRT5_BYP
#define A_HS__CTL CYREG_PRT5_CTL
#define A_HS__DM0 CYREG_PRT5_DM0
#define A_HS__DM1 CYREG_PRT5_DM1
#define A_HS__DM2 CYREG_PRT5_DM2
#define A_HS__DR CYREG_PRT5_DR
#define A_HS__INP_DIS CYREG_PRT5_INP_DIS
#define A_HS__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define A_HS__LCD_EN CYREG_PRT5_LCD_EN
#define A_HS__MASK 0x02u
#define A_HS__PORT 5u
#define A_HS__PRT CYREG_PRT5_PRT
#define A_HS__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define A_HS__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define A_HS__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define A_HS__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define A_HS__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define A_HS__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define A_HS__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define A_HS__PS CYREG_PRT5_PS
#define A_HS__SHIFT 1
#define A_HS__SLW CYREG_PRT5_SLW

/* A_LS */
#define A_LS__0__MASK 0x04u
#define A_LS__0__PC CYREG_PRT5_PC2
#define A_LS__0__PORT 5u
#define A_LS__0__SHIFT 2
#define A_LS__AG CYREG_PRT5_AG
#define A_LS__AMUX CYREG_PRT5_AMUX
#define A_LS__BIE CYREG_PRT5_BIE
#define A_LS__BIT_MASK CYREG_PRT5_BIT_MASK
#define A_LS__BYP CYREG_PRT5_BYP
#define A_LS__CTL CYREG_PRT5_CTL
#define A_LS__DM0 CYREG_PRT5_DM0
#define A_LS__DM1 CYREG_PRT5_DM1
#define A_LS__DM2 CYREG_PRT5_DM2
#define A_LS__DR CYREG_PRT5_DR
#define A_LS__INP_DIS CYREG_PRT5_INP_DIS
#define A_LS__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define A_LS__LCD_EN CYREG_PRT5_LCD_EN
#define A_LS__MASK 0x04u
#define A_LS__PORT 5u
#define A_LS__PRT CYREG_PRT5_PRT
#define A_LS__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define A_LS__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define A_LS__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define A_LS__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define A_LS__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define A_LS__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define A_LS__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define A_LS__PS CYREG_PRT5_PS
#define A_LS__SHIFT 2
#define A_LS__SLW CYREG_PRT5_SLW

/* B_HS */
#define B_HS__0__MASK 0x08u
#define B_HS__0__PC CYREG_PRT5_PC3
#define B_HS__0__PORT 5u
#define B_HS__0__SHIFT 3
#define B_HS__AG CYREG_PRT5_AG
#define B_HS__AMUX CYREG_PRT5_AMUX
#define B_HS__BIE CYREG_PRT5_BIE
#define B_HS__BIT_MASK CYREG_PRT5_BIT_MASK
#define B_HS__BYP CYREG_PRT5_BYP
#define B_HS__CTL CYREG_PRT5_CTL
#define B_HS__DM0 CYREG_PRT5_DM0
#define B_HS__DM1 CYREG_PRT5_DM1
#define B_HS__DM2 CYREG_PRT5_DM2
#define B_HS__DR CYREG_PRT5_DR
#define B_HS__INP_DIS CYREG_PRT5_INP_DIS
#define B_HS__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define B_HS__LCD_EN CYREG_PRT5_LCD_EN
#define B_HS__MASK 0x08u
#define B_HS__PORT 5u
#define B_HS__PRT CYREG_PRT5_PRT
#define B_HS__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define B_HS__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define B_HS__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define B_HS__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define B_HS__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define B_HS__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define B_HS__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define B_HS__PS CYREG_PRT5_PS
#define B_HS__SHIFT 3
#define B_HS__SLW CYREG_PRT5_SLW

/* B_LS */
#define B_LS__0__MASK 0x10u
#define B_LS__0__PC CYREG_PRT5_PC4
#define B_LS__0__PORT 5u
#define B_LS__0__SHIFT 4
#define B_LS__AG CYREG_PRT5_AG
#define B_LS__AMUX CYREG_PRT5_AMUX
#define B_LS__BIE CYREG_PRT5_BIE
#define B_LS__BIT_MASK CYREG_PRT5_BIT_MASK
#define B_LS__BYP CYREG_PRT5_BYP
#define B_LS__CTL CYREG_PRT5_CTL
#define B_LS__DM0 CYREG_PRT5_DM0
#define B_LS__DM1 CYREG_PRT5_DM1
#define B_LS__DM2 CYREG_PRT5_DM2
#define B_LS__DR CYREG_PRT5_DR
#define B_LS__INP_DIS CYREG_PRT5_INP_DIS
#define B_LS__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define B_LS__LCD_EN CYREG_PRT5_LCD_EN
#define B_LS__MASK 0x10u
#define B_LS__PORT 5u
#define B_LS__PRT CYREG_PRT5_PRT
#define B_LS__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define B_LS__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define B_LS__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define B_LS__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define B_LS__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define B_LS__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define B_LS__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define B_LS__PS CYREG_PRT5_PS
#define B_LS__SHIFT 4
#define B_LS__SLW CYREG_PRT5_SLW

/* MISO */
#define MISO__0__MASK 0x20u
#define MISO__0__PC CYREG_PRT15_PC5
#define MISO__0__PORT 15u
#define MISO__0__SHIFT 5
#define MISO__AG CYREG_PRT15_AG
#define MISO__AMUX CYREG_PRT15_AMUX
#define MISO__BIE CYREG_PRT15_BIE
#define MISO__BIT_MASK CYREG_PRT15_BIT_MASK
#define MISO__BYP CYREG_PRT15_BYP
#define MISO__CTL CYREG_PRT15_CTL
#define MISO__DM0 CYREG_PRT15_DM0
#define MISO__DM1 CYREG_PRT15_DM1
#define MISO__DM2 CYREG_PRT15_DM2
#define MISO__DR CYREG_PRT15_DR
#define MISO__INP_DIS CYREG_PRT15_INP_DIS
#define MISO__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT15_LCD_EN
#define MISO__MASK 0x20u
#define MISO__PORT 15u
#define MISO__PRT CYREG_PRT15_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define MISO__PS CYREG_PRT15_PS
#define MISO__SHIFT 5
#define MISO__SLW CYREG_PRT15_SLW

/* MOSI */
#define MOSI__0__MASK 0x20u
#define MOSI__0__PC CYREG_PRT6_PC5
#define MOSI__0__PORT 6u
#define MOSI__0__SHIFT 5
#define MOSI__AG CYREG_PRT6_AG
#define MOSI__AMUX CYREG_PRT6_AMUX
#define MOSI__BIE CYREG_PRT6_BIE
#define MOSI__BIT_MASK CYREG_PRT6_BIT_MASK
#define MOSI__BYP CYREG_PRT6_BYP
#define MOSI__CTL CYREG_PRT6_CTL
#define MOSI__DM0 CYREG_PRT6_DM0
#define MOSI__DM1 CYREG_PRT6_DM1
#define MOSI__DM2 CYREG_PRT6_DM2
#define MOSI__DR CYREG_PRT6_DR
#define MOSI__INP_DIS CYREG_PRT6_INP_DIS
#define MOSI__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT6_LCD_EN
#define MOSI__MASK 0x20u
#define MOSI__PORT 6u
#define MOSI__PRT CYREG_PRT6_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MOSI__PS CYREG_PRT6_PS
#define MOSI__SHIFT 5
#define MOSI__SLW CYREG_PRT6_SLW

/* Rx_1 */
#define Rx_1__0__MASK 0x01u
#define Rx_1__0__PC CYREG_PRT0_PC0
#define Rx_1__0__PORT 0u
#define Rx_1__0__SHIFT 0
#define Rx_1__AG CYREG_PRT0_AG
#define Rx_1__AMUX CYREG_PRT0_AMUX
#define Rx_1__BIE CYREG_PRT0_BIE
#define Rx_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Rx_1__BYP CYREG_PRT0_BYP
#define Rx_1__CTL CYREG_PRT0_CTL
#define Rx_1__DM0 CYREG_PRT0_DM0
#define Rx_1__DM1 CYREG_PRT0_DM1
#define Rx_1__DM2 CYREG_PRT0_DM2
#define Rx_1__DR CYREG_PRT0_DR
#define Rx_1__INP_DIS CYREG_PRT0_INP_DIS
#define Rx_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT0_LCD_EN
#define Rx_1__MASK 0x01u
#define Rx_1__PORT 0u
#define Rx_1__PRT CYREG_PRT0_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Rx_1__PS CYREG_PRT0_PS
#define Rx_1__SHIFT 0
#define Rx_1__SLW CYREG_PRT0_SLW

/* SCLK */
#define SCLK__0__MASK 0x10u
#define SCLK__0__PC CYREG_PRT0_PC4
#define SCLK__0__PORT 0u
#define SCLK__0__SHIFT 4
#define SCLK__AG CYREG_PRT0_AG
#define SCLK__AMUX CYREG_PRT0_AMUX
#define SCLK__BIE CYREG_PRT0_BIE
#define SCLK__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCLK__BYP CYREG_PRT0_BYP
#define SCLK__CTL CYREG_PRT0_CTL
#define SCLK__DM0 CYREG_PRT0_DM0
#define SCLK__DM1 CYREG_PRT0_DM1
#define SCLK__DM2 CYREG_PRT0_DM2
#define SCLK__DR CYREG_PRT0_DR
#define SCLK__INP_DIS CYREG_PRT0_INP_DIS
#define SCLK__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT0_LCD_EN
#define SCLK__MASK 0x10u
#define SCLK__PORT 0u
#define SCLK__PRT CYREG_PRT0_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCLK__PS CYREG_PRT0_PS
#define SCLK__SHIFT 4
#define SCLK__SLW CYREG_PRT0_SLW

/* Tx_1 */
#define Tx_1__0__MASK 0x02u
#define Tx_1__0__PC CYREG_PRT0_PC1
#define Tx_1__0__PORT 0u
#define Tx_1__0__SHIFT 1
#define Tx_1__AG CYREG_PRT0_AG
#define Tx_1__AMUX CYREG_PRT0_AMUX
#define Tx_1__BIE CYREG_PRT0_BIE
#define Tx_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Tx_1__BYP CYREG_PRT0_BYP
#define Tx_1__CTL CYREG_PRT0_CTL
#define Tx_1__DM0 CYREG_PRT0_DM0
#define Tx_1__DM1 CYREG_PRT0_DM1
#define Tx_1__DM2 CYREG_PRT0_DM2
#define Tx_1__DR CYREG_PRT0_DR
#define Tx_1__INP_DIS CYREG_PRT0_INP_DIS
#define Tx_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT0_LCD_EN
#define Tx_1__MASK 0x02u
#define Tx_1__PORT 0u
#define Tx_1__PRT CYREG_PRT0_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Tx_1__PS CYREG_PRT0_PS
#define Tx_1__SHIFT 1
#define Tx_1__SLW CYREG_PRT0_SLW

/* SS */
#define SS__0__MASK 0x40u
#define SS__0__PC CYREG_PRT0_PC6
#define SS__0__PORT 0u
#define SS__0__SHIFT 6
#define SS__AG CYREG_PRT0_AG
#define SS__AMUX CYREG_PRT0_AMUX
#define SS__BIE CYREG_PRT0_BIE
#define SS__BIT_MASK CYREG_PRT0_BIT_MASK
#define SS__BYP CYREG_PRT0_BYP
#define SS__CTL CYREG_PRT0_CTL
#define SS__DM0 CYREG_PRT0_DM0
#define SS__DM1 CYREG_PRT0_DM1
#define SS__DM2 CYREG_PRT0_DM2
#define SS__DR CYREG_PRT0_DR
#define SS__INP_DIS CYREG_PRT0_INP_DIS
#define SS__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SS__LCD_EN CYREG_PRT0_LCD_EN
#define SS__MASK 0x40u
#define SS__PORT 0u
#define SS__PRT CYREG_PRT0_PRT
#define SS__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SS__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SS__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SS__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SS__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SS__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SS__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SS__PS CYREG_PRT0_PS
#define SS__SHIFT 6
#define SS__SLW CYREG_PRT0_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PANTHER
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x0E13C069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PANTHER_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DATA_CACHE_ENABLED 0
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DBG_DBE
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
