// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module InstrBufferV2(	// ventus/src/pipeline/ibuffer.scala:103:7
  input         clock,	// ventus/src/pipeline/ibuffer.scala:103:7
                reset,	// ventus/src/pipeline/ibuffer.scala:103:7
  output        io_in_ready,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_in_valid,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [31:0] io_in_bits_control_0_inst,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [1:0]  io_in_bits_control_0_wid,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_in_bits_control_0_fp,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [1:0]  io_in_bits_control_0_branch,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_in_bits_control_0_simt_stack,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_0_simt_stack_op,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_0_barrier,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [1:0]  io_in_bits_control_0_csr,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_in_bits_control_0_reverse,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [1:0]  io_in_bits_control_0_sel_alu2,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_0_sel_alu1,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_in_bits_control_0_isvec,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [1:0]  io_in_bits_control_0_sel_alu3,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_in_bits_control_0_mask,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [3:0]  io_in_bits_control_0_sel_imm,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [1:0]  io_in_bits_control_0_mem_whb,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_in_bits_control_0_mem_unsigned,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [5:0]  io_in_bits_control_0_alu_fn,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_in_bits_control_0_force_rm_rtz,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_0_is_vls12,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_0_mem,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_0_mul,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_0_tc,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_0_disable_mask,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_0_custom_signal_0,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [1:0]  io_in_bits_control_0_mem_cmd,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_0_mop,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [7:0]  io_in_bits_control_0_reg_idx1,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_0_reg_idx2,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_0_reg_idx3,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_0_reg_idxw,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_in_bits_control_0_wvd,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_0_fence,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_0_sfu,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_0_readmask,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_0_wxd,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [31:0] io_in_bits_control_0_pc,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [6:0]  io_in_bits_control_0_imm_ext,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [31:0] io_in_bits_control_0_spike_info_pc,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_0_spike_info_inst,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_1_inst,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [1:0]  io_in_bits_control_1_wid,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_in_bits_control_1_fp,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [1:0]  io_in_bits_control_1_branch,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_in_bits_control_1_simt_stack,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_1_simt_stack_op,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_1_barrier,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [1:0]  io_in_bits_control_1_csr,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_in_bits_control_1_reverse,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [1:0]  io_in_bits_control_1_sel_alu2,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_1_sel_alu1,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_in_bits_control_1_isvec,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [1:0]  io_in_bits_control_1_sel_alu3,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_in_bits_control_1_mask,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [3:0]  io_in_bits_control_1_sel_imm,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [1:0]  io_in_bits_control_1_mem_whb,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_in_bits_control_1_mem_unsigned,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [5:0]  io_in_bits_control_1_alu_fn,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_in_bits_control_1_force_rm_rtz,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_1_is_vls12,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_1_mem,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_1_mul,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_1_tc,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_1_disable_mask,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_1_custom_signal_0,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [1:0]  io_in_bits_control_1_mem_cmd,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_1_mop,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [7:0]  io_in_bits_control_1_reg_idx1,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_1_reg_idx2,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_1_reg_idx3,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_1_reg_idxw,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_in_bits_control_1_wvd,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_1_fence,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_1_sfu,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_1_readmask,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_1_wxd,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [31:0] io_in_bits_control_1_pc,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [6:0]  io_in_bits_control_1_imm_ext,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [31:0] io_in_bits_control_1_spike_info_pc,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_1_spike_info_inst,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_in_bits_control_mask_0,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_in_bits_control_mask_1,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_flush_wid_valid,	// ventus/src/pipeline/ibuffer.scala:104:14
  input  [1:0]  io_flush_wid_bits,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_ibuffer_ready_0,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_ibuffer_ready_1,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_ibuffer_ready_2,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_ibuffer_ready_3,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_out_0_ready,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_0_valid,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [31:0] io_out_0_bits_inst,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_0_bits_wid,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_0_bits_fp,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_0_bits_branch,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_0_bits_simt_stack,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_simt_stack_op,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_barrier,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_0_bits_csr,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_0_bits_reverse,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_0_bits_sel_alu2,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_sel_alu1,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_0_bits_isvec,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_0_bits_sel_alu3,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_0_bits_mask,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [3:0]  io_out_0_bits_sel_imm,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_0_bits_mem_whb,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_0_bits_mem_unsigned,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [5:0]  io_out_0_bits_alu_fn,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_0_bits_force_rm_rtz,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_is_vls12,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_mem,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_mul,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_tc,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_disable_mask,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_custom_signal_0,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_0_bits_mem_cmd,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_mop,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [7:0]  io_out_0_bits_reg_idx1,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_reg_idx2,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_reg_idx3,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_reg_idxw,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_0_bits_wvd,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_fence,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_sfu,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_readmask,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_writemask,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_wxd,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [31:0] io_out_0_bits_pc,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [6:0]  io_out_0_bits_imm_ext,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [7:0]  io_out_0_bits_spike_info_sm_id,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [31:0] io_out_0_bits_spike_info_pc,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_spike_info_inst,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_0_bits_atomic,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_aq,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_0_bits_rl,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_out_1_ready,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_1_valid,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [31:0] io_out_1_bits_inst,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_1_bits_wid,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_1_bits_fp,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_1_bits_branch,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_1_bits_simt_stack,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_simt_stack_op,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_barrier,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_1_bits_csr,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_1_bits_reverse,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_1_bits_sel_alu2,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_sel_alu1,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_1_bits_isvec,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_1_bits_sel_alu3,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_1_bits_mask,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [3:0]  io_out_1_bits_sel_imm,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_1_bits_mem_whb,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_1_bits_mem_unsigned,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [5:0]  io_out_1_bits_alu_fn,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_1_bits_force_rm_rtz,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_is_vls12,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_mem,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_mul,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_tc,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_disable_mask,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_custom_signal_0,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_1_bits_mem_cmd,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_mop,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [7:0]  io_out_1_bits_reg_idx1,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_reg_idx2,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_reg_idx3,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_reg_idxw,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_1_bits_wvd,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_fence,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_sfu,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_readmask,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_writemask,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_wxd,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [31:0] io_out_1_bits_pc,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [6:0]  io_out_1_bits_imm_ext,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [7:0]  io_out_1_bits_spike_info_sm_id,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [31:0] io_out_1_bits_spike_info_pc,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_spike_info_inst,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_1_bits_atomic,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_aq,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_1_bits_rl,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_out_2_ready,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_2_valid,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [31:0] io_out_2_bits_inst,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_2_bits_wid,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_2_bits_fp,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_2_bits_branch,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_2_bits_simt_stack,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_simt_stack_op,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_barrier,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_2_bits_csr,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_2_bits_reverse,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_2_bits_sel_alu2,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_sel_alu1,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_2_bits_isvec,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_2_bits_sel_alu3,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_2_bits_mask,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [3:0]  io_out_2_bits_sel_imm,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_2_bits_mem_whb,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_2_bits_mem_unsigned,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [5:0]  io_out_2_bits_alu_fn,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_2_bits_force_rm_rtz,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_is_vls12,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_mem,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_mul,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_tc,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_disable_mask,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_custom_signal_0,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_2_bits_mem_cmd,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_mop,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [7:0]  io_out_2_bits_reg_idx1,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_reg_idx2,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_reg_idx3,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_reg_idxw,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_2_bits_wvd,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_fence,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_sfu,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_readmask,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_writemask,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_wxd,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [31:0] io_out_2_bits_pc,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [6:0]  io_out_2_bits_imm_ext,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [7:0]  io_out_2_bits_spike_info_sm_id,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [31:0] io_out_2_bits_spike_info_pc,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_spike_info_inst,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_2_bits_atomic,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_aq,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_2_bits_rl,	// ventus/src/pipeline/ibuffer.scala:104:14
  input         io_out_3_ready,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_3_valid,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [31:0] io_out_3_bits_inst,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_3_bits_wid,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_3_bits_fp,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_3_bits_branch,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_3_bits_simt_stack,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_simt_stack_op,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_barrier,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_3_bits_csr,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_3_bits_reverse,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_3_bits_sel_alu2,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_sel_alu1,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_3_bits_isvec,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_3_bits_sel_alu3,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_3_bits_mask,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [3:0]  io_out_3_bits_sel_imm,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_3_bits_mem_whb,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_3_bits_mem_unsigned,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [5:0]  io_out_3_bits_alu_fn,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_3_bits_force_rm_rtz,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_is_vls12,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_mem,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_mul,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_tc,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_disable_mask,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_custom_signal_0,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [1:0]  io_out_3_bits_mem_cmd,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_mop,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [7:0]  io_out_3_bits_reg_idx1,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_reg_idx2,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_reg_idx3,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_reg_idxw,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_3_bits_wvd,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_fence,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_sfu,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_readmask,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_writemask,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_wxd,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [31:0] io_out_3_bits_pc,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [6:0]  io_out_3_bits_imm_ext,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [7:0]  io_out_3_bits_spike_info_sm_id,	// ventus/src/pipeline/ibuffer.scala:104:14
  output [31:0] io_out_3_bits_spike_info_pc,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_spike_info_inst,	// ventus/src/pipeline/ibuffer.scala:104:14
  output        io_out_3_bits_atomic,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_aq,	// ventus/src/pipeline/ibuffer.scala:104:14
                io_out_3_bits_rl	// ventus/src/pipeline/ibuffer.scala:104:14
);

  wire        _slowDownArray_3_io_in_ready;	// ventus/src/pipeline/ibuffer.scala:166:48
  wire        _slowDownArray_2_io_in_ready;	// ventus/src/pipeline/ibuffer.scala:166:48
  wire        _slowDownArray_1_io_in_ready;	// ventus/src/pipeline/ibuffer.scala:166:48
  wire        _slowDownArray_0_io_in_ready;	// ventus/src/pipeline/ibuffer.scala:166:48
  wire        _Queue2_Vec2_Bool_3_io_deq_bits_0;	// ventus/src/pipeline/ibuffer.scala:114:55
  wire        _Queue2_Vec2_Bool_3_io_deq_bits_1;	// ventus/src/pipeline/ibuffer.scala:114:55
  wire        _Queue2_Vec2_Bool_2_io_deq_bits_0;	// ventus/src/pipeline/ibuffer.scala:114:55
  wire        _Queue2_Vec2_Bool_2_io_deq_bits_1;	// ventus/src/pipeline/ibuffer.scala:114:55
  wire        _Queue2_Vec2_Bool_1_io_deq_bits_0;	// ventus/src/pipeline/ibuffer.scala:114:55
  wire        _Queue2_Vec2_Bool_1_io_deq_bits_1;	// ventus/src/pipeline/ibuffer.scala:114:55
  wire        _Queue2_Vec2_Bool_io_deq_bits_0;	// ventus/src/pipeline/ibuffer.scala:114:55
  wire        _Queue2_Vec2_Bool_io_deq_bits_1;	// ventus/src/pipeline/ibuffer.scala:114:55
  wire        _Queue2_Vec2_CtrlSigs_3_io_enq_ready;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_valid;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_inst;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_wid;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_fp;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_branch;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_simt_stack;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_simt_stack_op;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_barrier;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_csr;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_reverse;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_sel_alu2;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_sel_alu1;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_isvec;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_sel_alu3;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [3:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_sel_imm;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mem_whb;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mem_unsigned;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [5:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_alu_fn;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_force_rm_rtz;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_is_vls12;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mem;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mul;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_tc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_disable_mask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_custom_signal_0;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mem_cmd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mop;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_reg_idx1;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_reg_idx2;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_reg_idx3;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_reg_idxw;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_wvd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_fence;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_sfu;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_readmask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_writemask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_wxd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_pc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [6:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_imm_ext;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_spike_info_sm_id;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_spike_info_pc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_spike_info_inst;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_atomic;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_aq;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_rl;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_inst;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_wid;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_fp;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_branch;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_simt_stack;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_simt_stack_op;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_barrier;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_csr;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_reverse;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_sel_alu2;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_sel_alu1;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_isvec;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_sel_alu3;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [3:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_sel_imm;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mem_whb;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mem_unsigned;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [5:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_alu_fn;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_force_rm_rtz;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_is_vls12;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mem;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mul;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_tc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_disable_mask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_custom_signal_0;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mem_cmd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mop;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_reg_idx1;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_reg_idx2;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_reg_idx3;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_reg_idxw;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_wvd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_fence;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_sfu;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_readmask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_writemask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_wxd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_pc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [6:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_imm_ext;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_spike_info_sm_id;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_spike_info_pc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_spike_info_inst;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_atomic;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_aq;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_rl;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_enq_ready;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_valid;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_inst;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_wid;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_fp;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_branch;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_simt_stack;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_simt_stack_op;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_barrier;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_csr;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_reverse;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_sel_alu2;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_sel_alu1;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_isvec;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_sel_alu3;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [3:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_sel_imm;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mem_whb;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mem_unsigned;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [5:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_alu_fn;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_force_rm_rtz;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_is_vls12;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mem;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mul;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_tc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_disable_mask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_custom_signal_0;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mem_cmd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mop;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_reg_idx1;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_reg_idx2;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_reg_idx3;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_reg_idxw;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_wvd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_fence;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_sfu;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_readmask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_writemask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_wxd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_pc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [6:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_imm_ext;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_spike_info_sm_id;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_spike_info_pc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_spike_info_inst;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_atomic;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_aq;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_rl;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_inst;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_wid;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_fp;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_branch;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_simt_stack;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_simt_stack_op;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_barrier;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_csr;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_reverse;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_sel_alu2;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_sel_alu1;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_isvec;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_sel_alu3;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [3:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_sel_imm;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mem_whb;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mem_unsigned;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [5:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_alu_fn;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_force_rm_rtz;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_is_vls12;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mem;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mul;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_tc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_disable_mask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_custom_signal_0;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mem_cmd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mop;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_reg_idx1;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_reg_idx2;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_reg_idx3;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_reg_idxw;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_wvd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_fence;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_sfu;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_readmask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_writemask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_wxd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_pc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [6:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_imm_ext;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_spike_info_sm_id;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_spike_info_pc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_spike_info_inst;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_atomic;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_aq;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_rl;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_enq_ready;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_valid;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_inst;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_wid;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_fp;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_branch;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_simt_stack;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_simt_stack_op;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_barrier;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_csr;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_reverse;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_sel_alu2;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_sel_alu1;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_isvec;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_sel_alu3;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [3:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_sel_imm;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mem_whb;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mem_unsigned;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [5:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_alu_fn;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_force_rm_rtz;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_is_vls12;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mem;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mul;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_tc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_disable_mask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_custom_signal_0;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mem_cmd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mop;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_reg_idx1;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_reg_idx2;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_reg_idx3;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_reg_idxw;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_wvd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_fence;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_sfu;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_readmask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_writemask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_wxd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_pc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [6:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_imm_ext;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_spike_info_sm_id;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_spike_info_pc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_spike_info_inst;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_atomic;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_aq;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_rl;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_inst;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_wid;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_fp;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_branch;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_simt_stack;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_simt_stack_op;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_barrier;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_csr;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_reverse;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_sel_alu2;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_sel_alu1;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_isvec;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_sel_alu3;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [3:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_sel_imm;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mem_whb;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mem_unsigned;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [5:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_alu_fn;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_force_rm_rtz;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_is_vls12;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mem;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mul;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_tc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_disable_mask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_custom_signal_0;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mem_cmd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mop;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_reg_idx1;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_reg_idx2;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_reg_idx3;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_reg_idxw;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_wvd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_fence;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_sfu;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_readmask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_writemask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_wxd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_pc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [6:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_imm_ext;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_spike_info_sm_id;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_spike_info_pc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_spike_info_inst;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_atomic;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_aq;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_rl;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_enq_ready;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_valid;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_io_deq_bits_0_inst;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_0_wid;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_fp;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_0_branch;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_simt_stack;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_simt_stack_op;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_barrier;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_0_csr;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_reverse;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_0_sel_alu2;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_0_sel_alu1;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_isvec;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_0_sel_alu3;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_mask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [3:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_0_sel_imm;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_0_mem_whb;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_mem_unsigned;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [5:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_0_alu_fn;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_force_rm_rtz;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_is_vls12;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_mem;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_mul;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_tc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_disable_mask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_custom_signal_0;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_0_mem_cmd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_0_mop;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_0_reg_idx1;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_0_reg_idx2;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_0_reg_idx3;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_0_reg_idxw;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_wvd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_fence;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_sfu;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_readmask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_writemask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_wxd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_io_deq_bits_0_pc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [6:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_0_imm_ext;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_0_spike_info_sm_id;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_io_deq_bits_0_spike_info_pc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_io_deq_bits_0_spike_info_inst;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_atomic;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_aq;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_0_rl;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_io_deq_bits_1_inst;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_1_wid;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_fp;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_1_branch;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_simt_stack;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_simt_stack_op;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_barrier;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_1_csr;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_reverse;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_1_sel_alu2;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_1_sel_alu1;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_isvec;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_1_sel_alu3;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_mask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [3:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_1_sel_imm;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_1_mem_whb;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_mem_unsigned;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [5:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_1_alu_fn;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_force_rm_rtz;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_is_vls12;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_mem;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_mul;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_tc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_disable_mask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_custom_signal_0;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_1_mem_cmd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [1:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_1_mop;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_1_reg_idx1;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_1_reg_idx2;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_1_reg_idx3;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_1_reg_idxw;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_wvd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_fence;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_sfu;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_readmask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_writemask;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_wxd;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_io_deq_bits_1_pc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [6:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_1_imm_ext;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [7:0]  _Queue2_Vec2_CtrlSigs_io_deq_bits_1_spike_info_sm_id;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_io_deq_bits_1_spike_info_pc;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire [31:0] _Queue2_Vec2_CtrlSigs_io_deq_bits_1_spike_info_inst;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_atomic;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_aq;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _Queue2_Vec2_CtrlSigs_io_deq_bits_1_rl;	// ventus/src/pipeline/ibuffer.scala:113:50
  wire        _buffers_mask_0_enq_valid_T = io_in_bits_control_0_wid == 2'h0;	// ventus/src/pipeline/ibuffer.scala:116:55, :131:58
  wire [3:0]  _GEN =
    {{_Queue2_Vec2_CtrlSigs_3_io_enq_ready},
     {_Queue2_Vec2_CtrlSigs_2_io_enq_ready},
     {_Queue2_Vec2_CtrlSigs_1_io_enq_ready},
     {_Queue2_Vec2_CtrlSigs_io_enq_ready}};	// ventus/src/pipeline/ibuffer.scala:113:50, :122:17
  wire        _buffers_mask_1_enq_valid_T = io_in_bits_control_0_wid == 2'h1;	// ventus/src/pipeline/ibuffer.scala:116:55, :128:49
  wire        _slowDownArray_1_io_flush_T = io_flush_wid_bits == 2'h1;	// ventus/src/pipeline/ibuffer.scala:118:76, :128:49
  wire        _buffers_mask_2_enq_valid_T = io_in_bits_control_0_wid == 2'h2;	// ventus/src/pipeline/ibuffer.scala:116:55
  wire        _slowDownArray_2_io_flush_T = io_flush_wid_bits == 2'h2;	// ventus/src/pipeline/ibuffer.scala:116:55, :118:76
  wire        _GEN_0 = _GEN[io_in_bits_control_0_wid] & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:122:17
  wire        _GEN_1 = _GEN_0 & io_flush_wid_valid & ~(|io_flush_wid_bits);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:117:25, :118:76, :127:19, :128:49, :130:29, :131:43
  wire        _GEN_2 = _GEN_0 & io_flush_wid_valid & io_flush_wid_bits == 2'h1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
  wire        _GEN_3 = _GEN_0 & io_flush_wid_valid & io_flush_wid_bits == 2'h2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:116:55, :117:25, :127:19, :128:49, :130:29, :131:43
  wire        _GEN_4 = _GEN_0 & io_flush_wid_valid & (&io_flush_wid_bits);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
  Queue2_Vec2_CtrlSigs Queue2_Vec2_CtrlSigs (	// ventus/src/pipeline/ibuffer.scala:113:50
    .clock                          (clock),
    .reset                          (reset),
    .io_enq_ready                   (_Queue2_Vec2_CtrlSigs_io_enq_ready),
    .io_enq_valid                   (_buffers_mask_0_enq_valid_T & io_in_valid),	// ventus/src/pipeline/ibuffer.scala:116:{55,63}
    .io_enq_bits_0_inst             (_GEN_1 ? 32'h0 : io_in_bits_control_0_inst),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_wid              (_GEN_1 ? 2'h0 : io_in_bits_control_0_wid),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_fp               (~_GEN_1 & io_in_bits_control_0_fp),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_branch           (_GEN_1 ? 2'h0 : io_in_bits_control_0_branch),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_simt_stack       (~_GEN_1 & io_in_bits_control_0_simt_stack),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_simt_stack_op    (~_GEN_1 & io_in_bits_control_0_simt_stack_op),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_barrier          (~_GEN_1 & io_in_bits_control_0_barrier),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_csr              (_GEN_1 ? 2'h0 : io_in_bits_control_0_csr),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reverse          (~_GEN_1 & io_in_bits_control_0_reverse),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_sel_alu2         (_GEN_1 ? 2'h0 : io_in_bits_control_0_sel_alu2),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_sel_alu1         (_GEN_1 ? 2'h0 : io_in_bits_control_0_sel_alu1),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_isvec            (~_GEN_1 & io_in_bits_control_0_isvec),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_sel_alu3         (_GEN_1 ? 2'h0 : io_in_bits_control_0_sel_alu3),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_mask             (~_GEN_1 & io_in_bits_control_0_mask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_sel_imm          (_GEN_1 ? 4'h0 : io_in_bits_control_0_sel_imm),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_mem_whb          (_GEN_1 ? 2'h0 : io_in_bits_control_0_mem_whb),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_mem_unsigned     (~_GEN_1 & io_in_bits_control_0_mem_unsigned),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_alu_fn           (_GEN_1 ? 6'h0 : io_in_bits_control_0_alu_fn),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_force_rm_rtz     (~_GEN_1 & io_in_bits_control_0_force_rm_rtz),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_is_vls12         (~_GEN_1 & io_in_bits_control_0_is_vls12),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_mem              (~_GEN_1 & io_in_bits_control_0_mem),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_mul              (~_GEN_1 & io_in_bits_control_0_mul),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_tc               (~_GEN_1 & io_in_bits_control_0_tc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_disable_mask     (~_GEN_1 & io_in_bits_control_0_disable_mask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_custom_signal_0  (~_GEN_1 & io_in_bits_control_0_custom_signal_0),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_mem_cmd          (_GEN_1 ? 2'h0 : io_in_bits_control_0_mem_cmd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_mop              (_GEN_1 ? 2'h0 : io_in_bits_control_0_mop),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reg_idx1         (_GEN_1 ? 8'h0 : io_in_bits_control_0_reg_idx1),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reg_idx2         (_GEN_1 ? 8'h0 : io_in_bits_control_0_reg_idx2),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reg_idx3         (_GEN_1 ? 8'h0 : io_in_bits_control_0_reg_idx3),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reg_idxw         (_GEN_1 ? 8'h0 : io_in_bits_control_0_reg_idxw),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_wvd              (~_GEN_1 & io_in_bits_control_0_wvd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_fence            (~_GEN_1 & io_in_bits_control_0_fence),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_sfu              (~_GEN_1 & io_in_bits_control_0_sfu),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_readmask         (~_GEN_1 & io_in_bits_control_0_readmask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_wxd              (~_GEN_1 & io_in_bits_control_0_wxd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_pc               (_GEN_1 ? 32'h0 : io_in_bits_control_0_pc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_imm_ext          (_GEN_1 ? 7'h0 : io_in_bits_control_0_imm_ext),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_spike_info_pc    (_GEN_1 ? 32'h0 : io_in_bits_control_0_spike_info_pc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_spike_info_inst
      (_GEN_1 ? 32'h0 : io_in_bits_control_0_spike_info_inst),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_inst             (_GEN_1 ? 32'h0 : io_in_bits_control_1_inst),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_wid              (_GEN_1 ? 2'h0 : io_in_bits_control_1_wid),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_fp               (~_GEN_1 & io_in_bits_control_1_fp),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_branch           (_GEN_1 ? 2'h0 : io_in_bits_control_1_branch),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_simt_stack       (~_GEN_1 & io_in_bits_control_1_simt_stack),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_simt_stack_op    (~_GEN_1 & io_in_bits_control_1_simt_stack_op),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_barrier          (~_GEN_1 & io_in_bits_control_1_barrier),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_csr              (_GEN_1 ? 2'h0 : io_in_bits_control_1_csr),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reverse          (~_GEN_1 & io_in_bits_control_1_reverse),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_sel_alu2         (_GEN_1 ? 2'h0 : io_in_bits_control_1_sel_alu2),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_sel_alu1         (_GEN_1 ? 2'h0 : io_in_bits_control_1_sel_alu1),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_isvec            (~_GEN_1 & io_in_bits_control_1_isvec),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_sel_alu3         (_GEN_1 ? 2'h0 : io_in_bits_control_1_sel_alu3),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_mask             (~_GEN_1 & io_in_bits_control_1_mask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_sel_imm          (_GEN_1 ? 4'h0 : io_in_bits_control_1_sel_imm),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_mem_whb          (_GEN_1 ? 2'h0 : io_in_bits_control_1_mem_whb),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_mem_unsigned     (~_GEN_1 & io_in_bits_control_1_mem_unsigned),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_alu_fn           (_GEN_1 ? 6'h0 : io_in_bits_control_1_alu_fn),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_force_rm_rtz     (~_GEN_1 & io_in_bits_control_1_force_rm_rtz),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_is_vls12         (~_GEN_1 & io_in_bits_control_1_is_vls12),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_mem              (~_GEN_1 & io_in_bits_control_1_mem),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_mul              (~_GEN_1 & io_in_bits_control_1_mul),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_tc               (~_GEN_1 & io_in_bits_control_1_tc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_disable_mask     (~_GEN_1 & io_in_bits_control_1_disable_mask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_custom_signal_0  (~_GEN_1 & io_in_bits_control_1_custom_signal_0),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_mem_cmd          (_GEN_1 ? 2'h0 : io_in_bits_control_1_mem_cmd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_mop              (_GEN_1 ? 2'h0 : io_in_bits_control_1_mop),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reg_idx1         (_GEN_1 ? 8'h0 : io_in_bits_control_1_reg_idx1),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reg_idx2         (_GEN_1 ? 8'h0 : io_in_bits_control_1_reg_idx2),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reg_idx3         (_GEN_1 ? 8'h0 : io_in_bits_control_1_reg_idx3),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reg_idxw         (_GEN_1 ? 8'h0 : io_in_bits_control_1_reg_idxw),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_wvd              (~_GEN_1 & io_in_bits_control_1_wvd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_fence            (~_GEN_1 & io_in_bits_control_1_fence),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_sfu              (~_GEN_1 & io_in_bits_control_1_sfu),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_readmask         (~_GEN_1 & io_in_bits_control_1_readmask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_wxd              (~_GEN_1 & io_in_bits_control_1_wxd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_pc               (_GEN_1 ? 32'h0 : io_in_bits_control_1_pc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_imm_ext          (_GEN_1 ? 7'h0 : io_in_bits_control_1_imm_ext),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_spike_info_pc    (_GEN_1 ? 32'h0 : io_in_bits_control_1_spike_info_pc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_spike_info_inst
      (_GEN_1 ? 32'h0 : io_in_bits_control_1_spike_info_inst),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_deq_ready                   (_slowDownArray_0_io_in_ready),	// ventus/src/pipeline/ibuffer.scala:166:48
    .io_deq_valid                   (_Queue2_Vec2_CtrlSigs_io_deq_valid),
    .io_deq_bits_0_inst             (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_inst),
    .io_deq_bits_0_wid              (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_wid),
    .io_deq_bits_0_fp               (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_fp),
    .io_deq_bits_0_branch           (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_branch),
    .io_deq_bits_0_simt_stack       (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_simt_stack),
    .io_deq_bits_0_simt_stack_op    (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_simt_stack_op),
    .io_deq_bits_0_barrier          (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_barrier),
    .io_deq_bits_0_csr              (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_csr),
    .io_deq_bits_0_reverse          (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_reverse),
    .io_deq_bits_0_sel_alu2         (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_sel_alu2),
    .io_deq_bits_0_sel_alu1         (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_sel_alu1),
    .io_deq_bits_0_isvec            (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_isvec),
    .io_deq_bits_0_sel_alu3         (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_sel_alu3),
    .io_deq_bits_0_mask             (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_mask),
    .io_deq_bits_0_sel_imm          (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_sel_imm),
    .io_deq_bits_0_mem_whb          (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_mem_whb),
    .io_deq_bits_0_mem_unsigned     (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_mem_unsigned),
    .io_deq_bits_0_alu_fn           (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_alu_fn),
    .io_deq_bits_0_force_rm_rtz     (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_force_rm_rtz),
    .io_deq_bits_0_is_vls12         (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_is_vls12),
    .io_deq_bits_0_mem              (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_mem),
    .io_deq_bits_0_mul              (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_mul),
    .io_deq_bits_0_tc               (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_tc),
    .io_deq_bits_0_disable_mask     (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_disable_mask),
    .io_deq_bits_0_custom_signal_0  (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_custom_signal_0),
    .io_deq_bits_0_mem_cmd          (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_mem_cmd),
    .io_deq_bits_0_mop              (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_mop),
    .io_deq_bits_0_reg_idx1         (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_reg_idx1),
    .io_deq_bits_0_reg_idx2         (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_reg_idx2),
    .io_deq_bits_0_reg_idx3         (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_reg_idx3),
    .io_deq_bits_0_reg_idxw         (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_reg_idxw),
    .io_deq_bits_0_wvd              (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_wvd),
    .io_deq_bits_0_fence            (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_fence),
    .io_deq_bits_0_sfu              (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_sfu),
    .io_deq_bits_0_readmask         (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_readmask),
    .io_deq_bits_0_writemask        (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_writemask),
    .io_deq_bits_0_wxd              (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_wxd),
    .io_deq_bits_0_pc               (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_pc),
    .io_deq_bits_0_imm_ext          (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_imm_ext),
    .io_deq_bits_0_spike_info_sm_id
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_spike_info_sm_id),
    .io_deq_bits_0_spike_info_pc    (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_spike_info_pc),
    .io_deq_bits_0_spike_info_inst  (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_spike_info_inst),
    .io_deq_bits_0_atomic           (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_atomic),
    .io_deq_bits_0_aq               (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_aq),
    .io_deq_bits_0_rl               (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_rl),
    .io_deq_bits_1_inst             (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_inst),
    .io_deq_bits_1_wid              (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_wid),
    .io_deq_bits_1_fp               (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_fp),
    .io_deq_bits_1_branch           (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_branch),
    .io_deq_bits_1_simt_stack       (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_simt_stack),
    .io_deq_bits_1_simt_stack_op    (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_simt_stack_op),
    .io_deq_bits_1_barrier          (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_barrier),
    .io_deq_bits_1_csr              (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_csr),
    .io_deq_bits_1_reverse          (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_reverse),
    .io_deq_bits_1_sel_alu2         (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_sel_alu2),
    .io_deq_bits_1_sel_alu1         (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_sel_alu1),
    .io_deq_bits_1_isvec            (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_isvec),
    .io_deq_bits_1_sel_alu3         (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_sel_alu3),
    .io_deq_bits_1_mask             (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_mask),
    .io_deq_bits_1_sel_imm          (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_sel_imm),
    .io_deq_bits_1_mem_whb          (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_mem_whb),
    .io_deq_bits_1_mem_unsigned     (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_mem_unsigned),
    .io_deq_bits_1_alu_fn           (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_alu_fn),
    .io_deq_bits_1_force_rm_rtz     (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_force_rm_rtz),
    .io_deq_bits_1_is_vls12         (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_is_vls12),
    .io_deq_bits_1_mem              (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_mem),
    .io_deq_bits_1_mul              (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_mul),
    .io_deq_bits_1_tc               (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_tc),
    .io_deq_bits_1_disable_mask     (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_disable_mask),
    .io_deq_bits_1_custom_signal_0  (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_custom_signal_0),
    .io_deq_bits_1_mem_cmd          (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_mem_cmd),
    .io_deq_bits_1_mop              (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_mop),
    .io_deq_bits_1_reg_idx1         (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_reg_idx1),
    .io_deq_bits_1_reg_idx2         (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_reg_idx2),
    .io_deq_bits_1_reg_idx3         (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_reg_idx3),
    .io_deq_bits_1_reg_idxw         (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_reg_idxw),
    .io_deq_bits_1_wvd              (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_wvd),
    .io_deq_bits_1_fence            (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_fence),
    .io_deq_bits_1_sfu              (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_sfu),
    .io_deq_bits_1_readmask         (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_readmask),
    .io_deq_bits_1_writemask        (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_writemask),
    .io_deq_bits_1_wxd              (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_wxd),
    .io_deq_bits_1_pc               (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_pc),
    .io_deq_bits_1_imm_ext          (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_imm_ext),
    .io_deq_bits_1_spike_info_sm_id
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_spike_info_sm_id),
    .io_deq_bits_1_spike_info_pc    (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_spike_info_pc),
    .io_deq_bits_1_spike_info_inst  (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_spike_info_inst),
    .io_deq_bits_1_atomic           (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_atomic),
    .io_deq_bits_1_aq               (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_aq),
    .io_deq_bits_1_rl               (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_rl),
    .io_flush                       (io_flush_wid_valid & ~(|io_flush_wid_bits))	// ventus/src/pipeline/ibuffer.scala:118:{55,76}
  );
  Queue2_Vec2_CtrlSigs Queue2_Vec2_CtrlSigs_1 (	// ventus/src/pipeline/ibuffer.scala:113:50
    .clock                          (clock),
    .reset                          (reset),
    .io_enq_ready                   (_Queue2_Vec2_CtrlSigs_1_io_enq_ready),
    .io_enq_valid                   (_buffers_mask_1_enq_valid_T & io_in_valid),	// ventus/src/pipeline/ibuffer.scala:116:{55,63}
    .io_enq_bits_0_inst             (_GEN_2 ? 32'h0 : io_in_bits_control_0_inst),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_wid              (_GEN_2 ? 2'h0 : io_in_bits_control_0_wid),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_fp               (~_GEN_2 & io_in_bits_control_0_fp),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_branch           (_GEN_2 ? 2'h0 : io_in_bits_control_0_branch),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_simt_stack       (~_GEN_2 & io_in_bits_control_0_simt_stack),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_simt_stack_op    (~_GEN_2 & io_in_bits_control_0_simt_stack_op),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_barrier          (~_GEN_2 & io_in_bits_control_0_barrier),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_csr              (_GEN_2 ? 2'h0 : io_in_bits_control_0_csr),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reverse          (~_GEN_2 & io_in_bits_control_0_reverse),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_sel_alu2         (_GEN_2 ? 2'h0 : io_in_bits_control_0_sel_alu2),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_sel_alu1         (_GEN_2 ? 2'h0 : io_in_bits_control_0_sel_alu1),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_isvec            (~_GEN_2 & io_in_bits_control_0_isvec),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_sel_alu3         (_GEN_2 ? 2'h0 : io_in_bits_control_0_sel_alu3),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_mask             (~_GEN_2 & io_in_bits_control_0_mask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_sel_imm          (_GEN_2 ? 4'h0 : io_in_bits_control_0_sel_imm),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_mem_whb          (_GEN_2 ? 2'h0 : io_in_bits_control_0_mem_whb),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_mem_unsigned     (~_GEN_2 & io_in_bits_control_0_mem_unsigned),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_alu_fn           (_GEN_2 ? 6'h0 : io_in_bits_control_0_alu_fn),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_force_rm_rtz     (~_GEN_2 & io_in_bits_control_0_force_rm_rtz),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_is_vls12         (~_GEN_2 & io_in_bits_control_0_is_vls12),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_mem              (~_GEN_2 & io_in_bits_control_0_mem),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_mul              (~_GEN_2 & io_in_bits_control_0_mul),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_tc               (~_GEN_2 & io_in_bits_control_0_tc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_disable_mask     (~_GEN_2 & io_in_bits_control_0_disable_mask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_custom_signal_0  (~_GEN_2 & io_in_bits_control_0_custom_signal_0),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_mem_cmd          (_GEN_2 ? 2'h0 : io_in_bits_control_0_mem_cmd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_mop              (_GEN_2 ? 2'h0 : io_in_bits_control_0_mop),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reg_idx1         (_GEN_2 ? 8'h0 : io_in_bits_control_0_reg_idx1),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reg_idx2         (_GEN_2 ? 8'h0 : io_in_bits_control_0_reg_idx2),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reg_idx3         (_GEN_2 ? 8'h0 : io_in_bits_control_0_reg_idx3),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reg_idxw         (_GEN_2 ? 8'h0 : io_in_bits_control_0_reg_idxw),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_wvd              (~_GEN_2 & io_in_bits_control_0_wvd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_fence            (~_GEN_2 & io_in_bits_control_0_fence),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_sfu              (~_GEN_2 & io_in_bits_control_0_sfu),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_readmask         (~_GEN_2 & io_in_bits_control_0_readmask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_wxd              (~_GEN_2 & io_in_bits_control_0_wxd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_pc               (_GEN_2 ? 32'h0 : io_in_bits_control_0_pc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_imm_ext          (_GEN_2 ? 7'h0 : io_in_bits_control_0_imm_ext),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_spike_info_pc    (_GEN_2 ? 32'h0 : io_in_bits_control_0_spike_info_pc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_spike_info_inst
      (_GEN_2 ? 32'h0 : io_in_bits_control_0_spike_info_inst),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_inst             (_GEN_2 ? 32'h0 : io_in_bits_control_1_inst),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_wid              (_GEN_2 ? 2'h0 : io_in_bits_control_1_wid),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_fp               (~_GEN_2 & io_in_bits_control_1_fp),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_branch           (_GEN_2 ? 2'h0 : io_in_bits_control_1_branch),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_simt_stack       (~_GEN_2 & io_in_bits_control_1_simt_stack),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_simt_stack_op    (~_GEN_2 & io_in_bits_control_1_simt_stack_op),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_barrier          (~_GEN_2 & io_in_bits_control_1_barrier),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_csr              (_GEN_2 ? 2'h0 : io_in_bits_control_1_csr),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reverse          (~_GEN_2 & io_in_bits_control_1_reverse),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_sel_alu2         (_GEN_2 ? 2'h0 : io_in_bits_control_1_sel_alu2),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_sel_alu1         (_GEN_2 ? 2'h0 : io_in_bits_control_1_sel_alu1),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_isvec            (~_GEN_2 & io_in_bits_control_1_isvec),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_sel_alu3         (_GEN_2 ? 2'h0 : io_in_bits_control_1_sel_alu3),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_mask             (~_GEN_2 & io_in_bits_control_1_mask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_sel_imm          (_GEN_2 ? 4'h0 : io_in_bits_control_1_sel_imm),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_mem_whb          (_GEN_2 ? 2'h0 : io_in_bits_control_1_mem_whb),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_mem_unsigned     (~_GEN_2 & io_in_bits_control_1_mem_unsigned),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_alu_fn           (_GEN_2 ? 6'h0 : io_in_bits_control_1_alu_fn),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_force_rm_rtz     (~_GEN_2 & io_in_bits_control_1_force_rm_rtz),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_is_vls12         (~_GEN_2 & io_in_bits_control_1_is_vls12),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_mem              (~_GEN_2 & io_in_bits_control_1_mem),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_mul              (~_GEN_2 & io_in_bits_control_1_mul),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_tc               (~_GEN_2 & io_in_bits_control_1_tc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_disable_mask     (~_GEN_2 & io_in_bits_control_1_disable_mask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_custom_signal_0  (~_GEN_2 & io_in_bits_control_1_custom_signal_0),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_mem_cmd          (_GEN_2 ? 2'h0 : io_in_bits_control_1_mem_cmd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_mop              (_GEN_2 ? 2'h0 : io_in_bits_control_1_mop),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reg_idx1         (_GEN_2 ? 8'h0 : io_in_bits_control_1_reg_idx1),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reg_idx2         (_GEN_2 ? 8'h0 : io_in_bits_control_1_reg_idx2),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reg_idx3         (_GEN_2 ? 8'h0 : io_in_bits_control_1_reg_idx3),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reg_idxw         (_GEN_2 ? 8'h0 : io_in_bits_control_1_reg_idxw),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_wvd              (~_GEN_2 & io_in_bits_control_1_wvd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_fence            (~_GEN_2 & io_in_bits_control_1_fence),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_sfu              (~_GEN_2 & io_in_bits_control_1_sfu),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_readmask         (~_GEN_2 & io_in_bits_control_1_readmask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_wxd              (~_GEN_2 & io_in_bits_control_1_wxd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_pc               (_GEN_2 ? 32'h0 : io_in_bits_control_1_pc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_imm_ext          (_GEN_2 ? 7'h0 : io_in_bits_control_1_imm_ext),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_spike_info_pc    (_GEN_2 ? 32'h0 : io_in_bits_control_1_spike_info_pc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_spike_info_inst
      (_GEN_2 ? 32'h0 : io_in_bits_control_1_spike_info_inst),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_deq_ready                   (_slowDownArray_1_io_in_ready),	// ventus/src/pipeline/ibuffer.scala:166:48
    .io_deq_valid                   (_Queue2_Vec2_CtrlSigs_1_io_deq_valid),
    .io_deq_bits_0_inst             (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_inst),
    .io_deq_bits_0_wid              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_wid),
    .io_deq_bits_0_fp               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_fp),
    .io_deq_bits_0_branch           (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_branch),
    .io_deq_bits_0_simt_stack       (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_simt_stack),
    .io_deq_bits_0_simt_stack_op    (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_simt_stack_op),
    .io_deq_bits_0_barrier          (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_barrier),
    .io_deq_bits_0_csr              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_csr),
    .io_deq_bits_0_reverse          (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_reverse),
    .io_deq_bits_0_sel_alu2         (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_sel_alu2),
    .io_deq_bits_0_sel_alu1         (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_sel_alu1),
    .io_deq_bits_0_isvec            (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_isvec),
    .io_deq_bits_0_sel_alu3         (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_sel_alu3),
    .io_deq_bits_0_mask             (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mask),
    .io_deq_bits_0_sel_imm          (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_sel_imm),
    .io_deq_bits_0_mem_whb          (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mem_whb),
    .io_deq_bits_0_mem_unsigned     (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mem_unsigned),
    .io_deq_bits_0_alu_fn           (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_alu_fn),
    .io_deq_bits_0_force_rm_rtz     (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_force_rm_rtz),
    .io_deq_bits_0_is_vls12         (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_is_vls12),
    .io_deq_bits_0_mem              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mem),
    .io_deq_bits_0_mul              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mul),
    .io_deq_bits_0_tc               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_tc),
    .io_deq_bits_0_disable_mask     (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_disable_mask),
    .io_deq_bits_0_custom_signal_0
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_custom_signal_0),
    .io_deq_bits_0_mem_cmd          (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mem_cmd),
    .io_deq_bits_0_mop              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mop),
    .io_deq_bits_0_reg_idx1         (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_reg_idx1),
    .io_deq_bits_0_reg_idx2         (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_reg_idx2),
    .io_deq_bits_0_reg_idx3         (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_reg_idx3),
    .io_deq_bits_0_reg_idxw         (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_reg_idxw),
    .io_deq_bits_0_wvd              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_wvd),
    .io_deq_bits_0_fence            (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_fence),
    .io_deq_bits_0_sfu              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_sfu),
    .io_deq_bits_0_readmask         (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_readmask),
    .io_deq_bits_0_writemask        (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_writemask),
    .io_deq_bits_0_wxd              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_wxd),
    .io_deq_bits_0_pc               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_pc),
    .io_deq_bits_0_imm_ext          (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_imm_ext),
    .io_deq_bits_0_spike_info_sm_id
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_spike_info_sm_id),
    .io_deq_bits_0_spike_info_pc    (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_spike_info_pc),
    .io_deq_bits_0_spike_info_inst
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_spike_info_inst),
    .io_deq_bits_0_atomic           (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_atomic),
    .io_deq_bits_0_aq               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_aq),
    .io_deq_bits_0_rl               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_rl),
    .io_deq_bits_1_inst             (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_inst),
    .io_deq_bits_1_wid              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_wid),
    .io_deq_bits_1_fp               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_fp),
    .io_deq_bits_1_branch           (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_branch),
    .io_deq_bits_1_simt_stack       (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_simt_stack),
    .io_deq_bits_1_simt_stack_op    (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_simt_stack_op),
    .io_deq_bits_1_barrier          (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_barrier),
    .io_deq_bits_1_csr              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_csr),
    .io_deq_bits_1_reverse          (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_reverse),
    .io_deq_bits_1_sel_alu2         (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_sel_alu2),
    .io_deq_bits_1_sel_alu1         (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_sel_alu1),
    .io_deq_bits_1_isvec            (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_isvec),
    .io_deq_bits_1_sel_alu3         (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_sel_alu3),
    .io_deq_bits_1_mask             (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mask),
    .io_deq_bits_1_sel_imm          (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_sel_imm),
    .io_deq_bits_1_mem_whb          (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mem_whb),
    .io_deq_bits_1_mem_unsigned     (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mem_unsigned),
    .io_deq_bits_1_alu_fn           (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_alu_fn),
    .io_deq_bits_1_force_rm_rtz     (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_force_rm_rtz),
    .io_deq_bits_1_is_vls12         (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_is_vls12),
    .io_deq_bits_1_mem              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mem),
    .io_deq_bits_1_mul              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mul),
    .io_deq_bits_1_tc               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_tc),
    .io_deq_bits_1_disable_mask     (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_disable_mask),
    .io_deq_bits_1_custom_signal_0
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_custom_signal_0),
    .io_deq_bits_1_mem_cmd          (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mem_cmd),
    .io_deq_bits_1_mop              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mop),
    .io_deq_bits_1_reg_idx1         (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_reg_idx1),
    .io_deq_bits_1_reg_idx2         (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_reg_idx2),
    .io_deq_bits_1_reg_idx3         (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_reg_idx3),
    .io_deq_bits_1_reg_idxw         (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_reg_idxw),
    .io_deq_bits_1_wvd              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_wvd),
    .io_deq_bits_1_fence            (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_fence),
    .io_deq_bits_1_sfu              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_sfu),
    .io_deq_bits_1_readmask         (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_readmask),
    .io_deq_bits_1_writemask        (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_writemask),
    .io_deq_bits_1_wxd              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_wxd),
    .io_deq_bits_1_pc               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_pc),
    .io_deq_bits_1_imm_ext          (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_imm_ext),
    .io_deq_bits_1_spike_info_sm_id
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_spike_info_sm_id),
    .io_deq_bits_1_spike_info_pc    (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_spike_info_pc),
    .io_deq_bits_1_spike_info_inst
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_spike_info_inst),
    .io_deq_bits_1_atomic           (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_atomic),
    .io_deq_bits_1_aq               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_aq),
    .io_deq_bits_1_rl               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_rl),
    .io_flush                       (io_flush_wid_valid & _slowDownArray_1_io_flush_T)	// ventus/src/pipeline/ibuffer.scala:118:{55,76}
  );
  Queue2_Vec2_CtrlSigs Queue2_Vec2_CtrlSigs_2 (	// ventus/src/pipeline/ibuffer.scala:113:50
    .clock                          (clock),
    .reset                          (reset),
    .io_enq_ready                   (_Queue2_Vec2_CtrlSigs_2_io_enq_ready),
    .io_enq_valid                   (_buffers_mask_2_enq_valid_T & io_in_valid),	// ventus/src/pipeline/ibuffer.scala:116:{55,63}
    .io_enq_bits_0_inst             (_GEN_3 ? 32'h0 : io_in_bits_control_0_inst),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_wid              (_GEN_3 ? 2'h0 : io_in_bits_control_0_wid),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_fp               (~_GEN_3 & io_in_bits_control_0_fp),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_branch           (_GEN_3 ? 2'h0 : io_in_bits_control_0_branch),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_simt_stack       (~_GEN_3 & io_in_bits_control_0_simt_stack),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_simt_stack_op    (~_GEN_3 & io_in_bits_control_0_simt_stack_op),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_barrier          (~_GEN_3 & io_in_bits_control_0_barrier),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_csr              (_GEN_3 ? 2'h0 : io_in_bits_control_0_csr),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reverse          (~_GEN_3 & io_in_bits_control_0_reverse),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_sel_alu2         (_GEN_3 ? 2'h0 : io_in_bits_control_0_sel_alu2),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_sel_alu1         (_GEN_3 ? 2'h0 : io_in_bits_control_0_sel_alu1),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_isvec            (~_GEN_3 & io_in_bits_control_0_isvec),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_sel_alu3         (_GEN_3 ? 2'h0 : io_in_bits_control_0_sel_alu3),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_mask             (~_GEN_3 & io_in_bits_control_0_mask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_sel_imm          (_GEN_3 ? 4'h0 : io_in_bits_control_0_sel_imm),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_mem_whb          (_GEN_3 ? 2'h0 : io_in_bits_control_0_mem_whb),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_mem_unsigned     (~_GEN_3 & io_in_bits_control_0_mem_unsigned),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_alu_fn           (_GEN_3 ? 6'h0 : io_in_bits_control_0_alu_fn),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_force_rm_rtz     (~_GEN_3 & io_in_bits_control_0_force_rm_rtz),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_is_vls12         (~_GEN_3 & io_in_bits_control_0_is_vls12),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_mem              (~_GEN_3 & io_in_bits_control_0_mem),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_mul              (~_GEN_3 & io_in_bits_control_0_mul),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_tc               (~_GEN_3 & io_in_bits_control_0_tc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_disable_mask     (~_GEN_3 & io_in_bits_control_0_disable_mask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_custom_signal_0  (~_GEN_3 & io_in_bits_control_0_custom_signal_0),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_mem_cmd          (_GEN_3 ? 2'h0 : io_in_bits_control_0_mem_cmd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_mop              (_GEN_3 ? 2'h0 : io_in_bits_control_0_mop),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reg_idx1         (_GEN_3 ? 8'h0 : io_in_bits_control_0_reg_idx1),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reg_idx2         (_GEN_3 ? 8'h0 : io_in_bits_control_0_reg_idx2),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reg_idx3         (_GEN_3 ? 8'h0 : io_in_bits_control_0_reg_idx3),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reg_idxw         (_GEN_3 ? 8'h0 : io_in_bits_control_0_reg_idxw),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_wvd              (~_GEN_3 & io_in_bits_control_0_wvd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_fence            (~_GEN_3 & io_in_bits_control_0_fence),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_sfu              (~_GEN_3 & io_in_bits_control_0_sfu),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_readmask         (~_GEN_3 & io_in_bits_control_0_readmask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_wxd              (~_GEN_3 & io_in_bits_control_0_wxd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_pc               (_GEN_3 ? 32'h0 : io_in_bits_control_0_pc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_imm_ext          (_GEN_3 ? 7'h0 : io_in_bits_control_0_imm_ext),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_spike_info_pc    (_GEN_3 ? 32'h0 : io_in_bits_control_0_spike_info_pc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_spike_info_inst
      (_GEN_3 ? 32'h0 : io_in_bits_control_0_spike_info_inst),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_inst             (_GEN_3 ? 32'h0 : io_in_bits_control_1_inst),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_wid              (_GEN_3 ? 2'h0 : io_in_bits_control_1_wid),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_fp               (~_GEN_3 & io_in_bits_control_1_fp),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_branch           (_GEN_3 ? 2'h0 : io_in_bits_control_1_branch),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_simt_stack       (~_GEN_3 & io_in_bits_control_1_simt_stack),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_simt_stack_op    (~_GEN_3 & io_in_bits_control_1_simt_stack_op),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_barrier          (~_GEN_3 & io_in_bits_control_1_barrier),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_csr              (_GEN_3 ? 2'h0 : io_in_bits_control_1_csr),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reverse          (~_GEN_3 & io_in_bits_control_1_reverse),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_sel_alu2         (_GEN_3 ? 2'h0 : io_in_bits_control_1_sel_alu2),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_sel_alu1         (_GEN_3 ? 2'h0 : io_in_bits_control_1_sel_alu1),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_isvec            (~_GEN_3 & io_in_bits_control_1_isvec),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_sel_alu3         (_GEN_3 ? 2'h0 : io_in_bits_control_1_sel_alu3),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_mask             (~_GEN_3 & io_in_bits_control_1_mask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_sel_imm          (_GEN_3 ? 4'h0 : io_in_bits_control_1_sel_imm),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_mem_whb          (_GEN_3 ? 2'h0 : io_in_bits_control_1_mem_whb),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_mem_unsigned     (~_GEN_3 & io_in_bits_control_1_mem_unsigned),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_alu_fn           (_GEN_3 ? 6'h0 : io_in_bits_control_1_alu_fn),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_force_rm_rtz     (~_GEN_3 & io_in_bits_control_1_force_rm_rtz),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_is_vls12         (~_GEN_3 & io_in_bits_control_1_is_vls12),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_mem              (~_GEN_3 & io_in_bits_control_1_mem),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_mul              (~_GEN_3 & io_in_bits_control_1_mul),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_tc               (~_GEN_3 & io_in_bits_control_1_tc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_disable_mask     (~_GEN_3 & io_in_bits_control_1_disable_mask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_custom_signal_0  (~_GEN_3 & io_in_bits_control_1_custom_signal_0),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_mem_cmd          (_GEN_3 ? 2'h0 : io_in_bits_control_1_mem_cmd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_mop              (_GEN_3 ? 2'h0 : io_in_bits_control_1_mop),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reg_idx1         (_GEN_3 ? 8'h0 : io_in_bits_control_1_reg_idx1),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reg_idx2         (_GEN_3 ? 8'h0 : io_in_bits_control_1_reg_idx2),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reg_idx3         (_GEN_3 ? 8'h0 : io_in_bits_control_1_reg_idx3),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reg_idxw         (_GEN_3 ? 8'h0 : io_in_bits_control_1_reg_idxw),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_wvd              (~_GEN_3 & io_in_bits_control_1_wvd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_fence            (~_GEN_3 & io_in_bits_control_1_fence),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_sfu              (~_GEN_3 & io_in_bits_control_1_sfu),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_readmask         (~_GEN_3 & io_in_bits_control_1_readmask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_wxd              (~_GEN_3 & io_in_bits_control_1_wxd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_pc               (_GEN_3 ? 32'h0 : io_in_bits_control_1_pc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_imm_ext          (_GEN_3 ? 7'h0 : io_in_bits_control_1_imm_ext),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_spike_info_pc    (_GEN_3 ? 32'h0 : io_in_bits_control_1_spike_info_pc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_spike_info_inst
      (_GEN_3 ? 32'h0 : io_in_bits_control_1_spike_info_inst),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_deq_ready                   (_slowDownArray_2_io_in_ready),	// ventus/src/pipeline/ibuffer.scala:166:48
    .io_deq_valid                   (_Queue2_Vec2_CtrlSigs_2_io_deq_valid),
    .io_deq_bits_0_inst             (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_inst),
    .io_deq_bits_0_wid              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_wid),
    .io_deq_bits_0_fp               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_fp),
    .io_deq_bits_0_branch           (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_branch),
    .io_deq_bits_0_simt_stack       (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_simt_stack),
    .io_deq_bits_0_simt_stack_op    (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_simt_stack_op),
    .io_deq_bits_0_barrier          (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_barrier),
    .io_deq_bits_0_csr              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_csr),
    .io_deq_bits_0_reverse          (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_reverse),
    .io_deq_bits_0_sel_alu2         (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_sel_alu2),
    .io_deq_bits_0_sel_alu1         (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_sel_alu1),
    .io_deq_bits_0_isvec            (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_isvec),
    .io_deq_bits_0_sel_alu3         (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_sel_alu3),
    .io_deq_bits_0_mask             (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mask),
    .io_deq_bits_0_sel_imm          (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_sel_imm),
    .io_deq_bits_0_mem_whb          (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mem_whb),
    .io_deq_bits_0_mem_unsigned     (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mem_unsigned),
    .io_deq_bits_0_alu_fn           (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_alu_fn),
    .io_deq_bits_0_force_rm_rtz     (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_force_rm_rtz),
    .io_deq_bits_0_is_vls12         (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_is_vls12),
    .io_deq_bits_0_mem              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mem),
    .io_deq_bits_0_mul              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mul),
    .io_deq_bits_0_tc               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_tc),
    .io_deq_bits_0_disable_mask     (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_disable_mask),
    .io_deq_bits_0_custom_signal_0
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_custom_signal_0),
    .io_deq_bits_0_mem_cmd          (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mem_cmd),
    .io_deq_bits_0_mop              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mop),
    .io_deq_bits_0_reg_idx1         (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_reg_idx1),
    .io_deq_bits_0_reg_idx2         (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_reg_idx2),
    .io_deq_bits_0_reg_idx3         (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_reg_idx3),
    .io_deq_bits_0_reg_idxw         (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_reg_idxw),
    .io_deq_bits_0_wvd              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_wvd),
    .io_deq_bits_0_fence            (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_fence),
    .io_deq_bits_0_sfu              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_sfu),
    .io_deq_bits_0_readmask         (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_readmask),
    .io_deq_bits_0_writemask        (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_writemask),
    .io_deq_bits_0_wxd              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_wxd),
    .io_deq_bits_0_pc               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_pc),
    .io_deq_bits_0_imm_ext          (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_imm_ext),
    .io_deq_bits_0_spike_info_sm_id
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_spike_info_sm_id),
    .io_deq_bits_0_spike_info_pc    (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_spike_info_pc),
    .io_deq_bits_0_spike_info_inst
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_spike_info_inst),
    .io_deq_bits_0_atomic           (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_atomic),
    .io_deq_bits_0_aq               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_aq),
    .io_deq_bits_0_rl               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_rl),
    .io_deq_bits_1_inst             (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_inst),
    .io_deq_bits_1_wid              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_wid),
    .io_deq_bits_1_fp               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_fp),
    .io_deq_bits_1_branch           (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_branch),
    .io_deq_bits_1_simt_stack       (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_simt_stack),
    .io_deq_bits_1_simt_stack_op    (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_simt_stack_op),
    .io_deq_bits_1_barrier          (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_barrier),
    .io_deq_bits_1_csr              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_csr),
    .io_deq_bits_1_reverse          (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_reverse),
    .io_deq_bits_1_sel_alu2         (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_sel_alu2),
    .io_deq_bits_1_sel_alu1         (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_sel_alu1),
    .io_deq_bits_1_isvec            (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_isvec),
    .io_deq_bits_1_sel_alu3         (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_sel_alu3),
    .io_deq_bits_1_mask             (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mask),
    .io_deq_bits_1_sel_imm          (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_sel_imm),
    .io_deq_bits_1_mem_whb          (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mem_whb),
    .io_deq_bits_1_mem_unsigned     (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mem_unsigned),
    .io_deq_bits_1_alu_fn           (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_alu_fn),
    .io_deq_bits_1_force_rm_rtz     (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_force_rm_rtz),
    .io_deq_bits_1_is_vls12         (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_is_vls12),
    .io_deq_bits_1_mem              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mem),
    .io_deq_bits_1_mul              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mul),
    .io_deq_bits_1_tc               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_tc),
    .io_deq_bits_1_disable_mask     (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_disable_mask),
    .io_deq_bits_1_custom_signal_0
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_custom_signal_0),
    .io_deq_bits_1_mem_cmd          (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mem_cmd),
    .io_deq_bits_1_mop              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mop),
    .io_deq_bits_1_reg_idx1         (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_reg_idx1),
    .io_deq_bits_1_reg_idx2         (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_reg_idx2),
    .io_deq_bits_1_reg_idx3         (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_reg_idx3),
    .io_deq_bits_1_reg_idxw         (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_reg_idxw),
    .io_deq_bits_1_wvd              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_wvd),
    .io_deq_bits_1_fence            (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_fence),
    .io_deq_bits_1_sfu              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_sfu),
    .io_deq_bits_1_readmask         (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_readmask),
    .io_deq_bits_1_writemask        (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_writemask),
    .io_deq_bits_1_wxd              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_wxd),
    .io_deq_bits_1_pc               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_pc),
    .io_deq_bits_1_imm_ext          (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_imm_ext),
    .io_deq_bits_1_spike_info_sm_id
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_spike_info_sm_id),
    .io_deq_bits_1_spike_info_pc    (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_spike_info_pc),
    .io_deq_bits_1_spike_info_inst
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_spike_info_inst),
    .io_deq_bits_1_atomic           (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_atomic),
    .io_deq_bits_1_aq               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_aq),
    .io_deq_bits_1_rl               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_rl),
    .io_flush                       (io_flush_wid_valid & _slowDownArray_2_io_flush_T)	// ventus/src/pipeline/ibuffer.scala:118:{55,76}
  );
  Queue2_Vec2_CtrlSigs Queue2_Vec2_CtrlSigs_3 (	// ventus/src/pipeline/ibuffer.scala:113:50
    .clock                          (clock),
    .reset                          (reset),
    .io_enq_ready                   (_Queue2_Vec2_CtrlSigs_3_io_enq_ready),
    .io_enq_valid                   ((&io_in_bits_control_0_wid) & io_in_valid),	// ventus/src/pipeline/ibuffer.scala:116:{55,63}
    .io_enq_bits_0_inst             (_GEN_4 ? 32'h0 : io_in_bits_control_0_inst),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_wid              (_GEN_4 ? 2'h0 : io_in_bits_control_0_wid),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_fp               (~_GEN_4 & io_in_bits_control_0_fp),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_branch           (_GEN_4 ? 2'h0 : io_in_bits_control_0_branch),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_simt_stack       (~_GEN_4 & io_in_bits_control_0_simt_stack),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_simt_stack_op    (~_GEN_4 & io_in_bits_control_0_simt_stack_op),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_barrier          (~_GEN_4 & io_in_bits_control_0_barrier),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_csr              (_GEN_4 ? 2'h0 : io_in_bits_control_0_csr),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reverse          (~_GEN_4 & io_in_bits_control_0_reverse),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_sel_alu2         (_GEN_4 ? 2'h0 : io_in_bits_control_0_sel_alu2),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_sel_alu1         (_GEN_4 ? 2'h0 : io_in_bits_control_0_sel_alu1),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_isvec            (~_GEN_4 & io_in_bits_control_0_isvec),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_sel_alu3         (_GEN_4 ? 2'h0 : io_in_bits_control_0_sel_alu3),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_mask             (~_GEN_4 & io_in_bits_control_0_mask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_sel_imm          (_GEN_4 ? 4'h0 : io_in_bits_control_0_sel_imm),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_mem_whb          (_GEN_4 ? 2'h0 : io_in_bits_control_0_mem_whb),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_mem_unsigned     (~_GEN_4 & io_in_bits_control_0_mem_unsigned),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_alu_fn           (_GEN_4 ? 6'h0 : io_in_bits_control_0_alu_fn),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_force_rm_rtz     (~_GEN_4 & io_in_bits_control_0_force_rm_rtz),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_is_vls12         (~_GEN_4 & io_in_bits_control_0_is_vls12),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_mem              (~_GEN_4 & io_in_bits_control_0_mem),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_mul              (~_GEN_4 & io_in_bits_control_0_mul),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_tc               (~_GEN_4 & io_in_bits_control_0_tc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_disable_mask     (~_GEN_4 & io_in_bits_control_0_disable_mask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_custom_signal_0  (~_GEN_4 & io_in_bits_control_0_custom_signal_0),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_mem_cmd          (_GEN_4 ? 2'h0 : io_in_bits_control_0_mem_cmd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_mop              (_GEN_4 ? 2'h0 : io_in_bits_control_0_mop),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reg_idx1         (_GEN_4 ? 8'h0 : io_in_bits_control_0_reg_idx1),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reg_idx2         (_GEN_4 ? 8'h0 : io_in_bits_control_0_reg_idx2),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reg_idx3         (_GEN_4 ? 8'h0 : io_in_bits_control_0_reg_idx3),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_reg_idxw         (_GEN_4 ? 8'h0 : io_in_bits_control_0_reg_idxw),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_wvd              (~_GEN_4 & io_in_bits_control_0_wvd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_fence            (~_GEN_4 & io_in_bits_control_0_fence),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_sfu              (~_GEN_4 & io_in_bits_control_0_sfu),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_readmask         (~_GEN_4 & io_in_bits_control_0_readmask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_wxd              (~_GEN_4 & io_in_bits_control_0_wxd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_0_pc               (_GEN_4 ? 32'h0 : io_in_bits_control_0_pc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_imm_ext          (_GEN_4 ? 7'h0 : io_in_bits_control_0_imm_ext),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_spike_info_pc    (_GEN_4 ? 32'h0 : io_in_bits_control_0_spike_info_pc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_0_spike_info_inst
      (_GEN_4 ? 32'h0 : io_in_bits_control_0_spike_info_inst),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_inst             (_GEN_4 ? 32'h0 : io_in_bits_control_1_inst),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_wid              (_GEN_4 ? 2'h0 : io_in_bits_control_1_wid),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_fp               (~_GEN_4 & io_in_bits_control_1_fp),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_branch           (_GEN_4 ? 2'h0 : io_in_bits_control_1_branch),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_simt_stack       (~_GEN_4 & io_in_bits_control_1_simt_stack),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_simt_stack_op    (~_GEN_4 & io_in_bits_control_1_simt_stack_op),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_barrier          (~_GEN_4 & io_in_bits_control_1_barrier),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_csr              (_GEN_4 ? 2'h0 : io_in_bits_control_1_csr),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reverse          (~_GEN_4 & io_in_bits_control_1_reverse),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_sel_alu2         (_GEN_4 ? 2'h0 : io_in_bits_control_1_sel_alu2),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_sel_alu1         (_GEN_4 ? 2'h0 : io_in_bits_control_1_sel_alu1),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_isvec            (~_GEN_4 & io_in_bits_control_1_isvec),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_sel_alu3         (_GEN_4 ? 2'h0 : io_in_bits_control_1_sel_alu3),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_mask             (~_GEN_4 & io_in_bits_control_1_mask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_sel_imm          (_GEN_4 ? 4'h0 : io_in_bits_control_1_sel_imm),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_mem_whb          (_GEN_4 ? 2'h0 : io_in_bits_control_1_mem_whb),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_mem_unsigned     (~_GEN_4 & io_in_bits_control_1_mem_unsigned),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_alu_fn           (_GEN_4 ? 6'h0 : io_in_bits_control_1_alu_fn),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_force_rm_rtz     (~_GEN_4 & io_in_bits_control_1_force_rm_rtz),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_is_vls12         (~_GEN_4 & io_in_bits_control_1_is_vls12),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_mem              (~_GEN_4 & io_in_bits_control_1_mem),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_mul              (~_GEN_4 & io_in_bits_control_1_mul),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_tc               (~_GEN_4 & io_in_bits_control_1_tc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_disable_mask     (~_GEN_4 & io_in_bits_control_1_disable_mask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_custom_signal_0  (~_GEN_4 & io_in_bits_control_1_custom_signal_0),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_mem_cmd          (_GEN_4 ? 2'h0 : io_in_bits_control_1_mem_cmd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_mop              (_GEN_4 ? 2'h0 : io_in_bits_control_1_mop),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reg_idx1         (_GEN_4 ? 8'h0 : io_in_bits_control_1_reg_idx1),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reg_idx2         (_GEN_4 ? 8'h0 : io_in_bits_control_1_reg_idx2),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reg_idx3         (_GEN_4 ? 8'h0 : io_in_bits_control_1_reg_idx3),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_reg_idxw         (_GEN_4 ? 8'h0 : io_in_bits_control_1_reg_idxw),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_wvd              (~_GEN_4 & io_in_bits_control_1_wvd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_fence            (~_GEN_4 & io_in_bits_control_1_fence),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_sfu              (~_GEN_4 & io_in_bits_control_1_sfu),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_readmask         (~_GEN_4 & io_in_bits_control_1_readmask),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_wxd              (~_GEN_4 & io_in_bits_control_1_wxd),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:43
    .io_enq_bits_1_pc               (_GEN_4 ? 32'h0 : io_in_bits_control_1_pc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_imm_ext          (_GEN_4 ? 7'h0 : io_in_bits_control_1_imm_ext),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_spike_info_pc    (_GEN_4 ? 32'h0 : io_in_bits_control_1_spike_info_pc),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_enq_bits_1_spike_info_inst
      (_GEN_4 ? 32'h0 : io_in_bits_control_1_spike_info_inst),	// ventus/src/pipeline/ibuffer.scala:117:25, :127:19, :128:49, :130:29, :131:{43,58}
    .io_deq_ready                   (_slowDownArray_3_io_in_ready),	// ventus/src/pipeline/ibuffer.scala:166:48
    .io_deq_valid                   (_Queue2_Vec2_CtrlSigs_3_io_deq_valid),
    .io_deq_bits_0_inst             (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_inst),
    .io_deq_bits_0_wid              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_wid),
    .io_deq_bits_0_fp               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_fp),
    .io_deq_bits_0_branch           (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_branch),
    .io_deq_bits_0_simt_stack       (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_simt_stack),
    .io_deq_bits_0_simt_stack_op    (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_simt_stack_op),
    .io_deq_bits_0_barrier          (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_barrier),
    .io_deq_bits_0_csr              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_csr),
    .io_deq_bits_0_reverse          (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_reverse),
    .io_deq_bits_0_sel_alu2         (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_sel_alu2),
    .io_deq_bits_0_sel_alu1         (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_sel_alu1),
    .io_deq_bits_0_isvec            (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_isvec),
    .io_deq_bits_0_sel_alu3         (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_sel_alu3),
    .io_deq_bits_0_mask             (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mask),
    .io_deq_bits_0_sel_imm          (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_sel_imm),
    .io_deq_bits_0_mem_whb          (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mem_whb),
    .io_deq_bits_0_mem_unsigned     (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mem_unsigned),
    .io_deq_bits_0_alu_fn           (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_alu_fn),
    .io_deq_bits_0_force_rm_rtz     (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_force_rm_rtz),
    .io_deq_bits_0_is_vls12         (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_is_vls12),
    .io_deq_bits_0_mem              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mem),
    .io_deq_bits_0_mul              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mul),
    .io_deq_bits_0_tc               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_tc),
    .io_deq_bits_0_disable_mask     (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_disable_mask),
    .io_deq_bits_0_custom_signal_0
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_custom_signal_0),
    .io_deq_bits_0_mem_cmd          (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mem_cmd),
    .io_deq_bits_0_mop              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mop),
    .io_deq_bits_0_reg_idx1         (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_reg_idx1),
    .io_deq_bits_0_reg_idx2         (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_reg_idx2),
    .io_deq_bits_0_reg_idx3         (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_reg_idx3),
    .io_deq_bits_0_reg_idxw         (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_reg_idxw),
    .io_deq_bits_0_wvd              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_wvd),
    .io_deq_bits_0_fence            (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_fence),
    .io_deq_bits_0_sfu              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_sfu),
    .io_deq_bits_0_readmask         (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_readmask),
    .io_deq_bits_0_writemask        (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_writemask),
    .io_deq_bits_0_wxd              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_wxd),
    .io_deq_bits_0_pc               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_pc),
    .io_deq_bits_0_imm_ext          (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_imm_ext),
    .io_deq_bits_0_spike_info_sm_id
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_spike_info_sm_id),
    .io_deq_bits_0_spike_info_pc    (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_spike_info_pc),
    .io_deq_bits_0_spike_info_inst
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_spike_info_inst),
    .io_deq_bits_0_atomic           (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_atomic),
    .io_deq_bits_0_aq               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_aq),
    .io_deq_bits_0_rl               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_rl),
    .io_deq_bits_1_inst             (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_inst),
    .io_deq_bits_1_wid              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_wid),
    .io_deq_bits_1_fp               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_fp),
    .io_deq_bits_1_branch           (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_branch),
    .io_deq_bits_1_simt_stack       (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_simt_stack),
    .io_deq_bits_1_simt_stack_op    (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_simt_stack_op),
    .io_deq_bits_1_barrier          (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_barrier),
    .io_deq_bits_1_csr              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_csr),
    .io_deq_bits_1_reverse          (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_reverse),
    .io_deq_bits_1_sel_alu2         (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_sel_alu2),
    .io_deq_bits_1_sel_alu1         (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_sel_alu1),
    .io_deq_bits_1_isvec            (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_isvec),
    .io_deq_bits_1_sel_alu3         (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_sel_alu3),
    .io_deq_bits_1_mask             (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mask),
    .io_deq_bits_1_sel_imm          (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_sel_imm),
    .io_deq_bits_1_mem_whb          (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mem_whb),
    .io_deq_bits_1_mem_unsigned     (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mem_unsigned),
    .io_deq_bits_1_alu_fn           (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_alu_fn),
    .io_deq_bits_1_force_rm_rtz     (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_force_rm_rtz),
    .io_deq_bits_1_is_vls12         (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_is_vls12),
    .io_deq_bits_1_mem              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mem),
    .io_deq_bits_1_mul              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mul),
    .io_deq_bits_1_tc               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_tc),
    .io_deq_bits_1_disable_mask     (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_disable_mask),
    .io_deq_bits_1_custom_signal_0
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_custom_signal_0),
    .io_deq_bits_1_mem_cmd          (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mem_cmd),
    .io_deq_bits_1_mop              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mop),
    .io_deq_bits_1_reg_idx1         (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_reg_idx1),
    .io_deq_bits_1_reg_idx2         (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_reg_idx2),
    .io_deq_bits_1_reg_idx3         (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_reg_idx3),
    .io_deq_bits_1_reg_idxw         (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_reg_idxw),
    .io_deq_bits_1_wvd              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_wvd),
    .io_deq_bits_1_fence            (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_fence),
    .io_deq_bits_1_sfu              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_sfu),
    .io_deq_bits_1_readmask         (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_readmask),
    .io_deq_bits_1_writemask        (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_writemask),
    .io_deq_bits_1_wxd              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_wxd),
    .io_deq_bits_1_pc               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_pc),
    .io_deq_bits_1_imm_ext          (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_imm_ext),
    .io_deq_bits_1_spike_info_sm_id
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_spike_info_sm_id),
    .io_deq_bits_1_spike_info_pc    (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_spike_info_pc),
    .io_deq_bits_1_spike_info_inst
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_spike_info_inst),
    .io_deq_bits_1_atomic           (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_atomic),
    .io_deq_bits_1_aq               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_aq),
    .io_deq_bits_1_rl               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_rl),
    .io_flush                       (io_flush_wid_valid & (&io_flush_wid_bits))	// ventus/src/pipeline/ibuffer.scala:118:{55,76}
  );
  Queue2_Vec2_Bool Queue2_Vec2_Bool (	// ventus/src/pipeline/ibuffer.scala:114:55
    .clock         (clock),
    .reset         (reset),
    .io_enq_valid  (_buffers_mask_0_enq_valid_T & io_in_valid),	// ventus/src/pipeline/ibuffer.scala:116:55, :119:68
    .io_enq_bits_0 (~_GEN_1 & io_in_bits_control_mask_0),	// ventus/src/pipeline/ibuffer.scala:117:25, :120:30, :127:19, :128:49, :129:54, :130:29, :131:43, :132:48
    .io_enq_bits_1 (~_GEN_1 & io_in_bits_control_mask_1),	// ventus/src/pipeline/ibuffer.scala:117:25, :120:30, :127:19, :128:49, :129:54, :130:29, :131:43, :132:48
    .io_deq_ready  (_slowDownArray_0_io_in_ready),	// ventus/src/pipeline/ibuffer.scala:166:48
    .io_deq_bits_0 (_Queue2_Vec2_Bool_io_deq_bits_0),
    .io_deq_bits_1 (_Queue2_Vec2_Bool_io_deq_bits_1),
    .io_flush      (io_flush_wid_valid & ~(|io_flush_wid_bits))	// ventus/src/pipeline/ibuffer.scala:118:76, :121:60
  );
  Queue2_Vec2_Bool Queue2_Vec2_Bool_1 (	// ventus/src/pipeline/ibuffer.scala:114:55
    .clock         (clock),
    .reset         (reset),
    .io_enq_valid  (_buffers_mask_1_enq_valid_T & io_in_valid),	// ventus/src/pipeline/ibuffer.scala:116:55, :119:68
    .io_enq_bits_0 (~_GEN_2 & io_in_bits_control_mask_0),	// ventus/src/pipeline/ibuffer.scala:117:25, :120:30, :127:19, :128:49, :129:54, :130:29, :131:43, :132:48
    .io_enq_bits_1 (~_GEN_2 & io_in_bits_control_mask_1),	// ventus/src/pipeline/ibuffer.scala:117:25, :120:30, :127:19, :128:49, :129:54, :130:29, :131:43, :132:48
    .io_deq_ready  (_slowDownArray_1_io_in_ready),	// ventus/src/pipeline/ibuffer.scala:166:48
    .io_deq_bits_0 (_Queue2_Vec2_Bool_1_io_deq_bits_0),
    .io_deq_bits_1 (_Queue2_Vec2_Bool_1_io_deq_bits_1),
    .io_flush      (io_flush_wid_valid & _slowDownArray_1_io_flush_T)	// ventus/src/pipeline/ibuffer.scala:118:76, :121:60
  );
  Queue2_Vec2_Bool Queue2_Vec2_Bool_2 (	// ventus/src/pipeline/ibuffer.scala:114:55
    .clock         (clock),
    .reset         (reset),
    .io_enq_valid  (_buffers_mask_2_enq_valid_T & io_in_valid),	// ventus/src/pipeline/ibuffer.scala:116:55, :119:68
    .io_enq_bits_0 (~_GEN_3 & io_in_bits_control_mask_0),	// ventus/src/pipeline/ibuffer.scala:117:25, :120:30, :127:19, :128:49, :129:54, :130:29, :131:43, :132:48
    .io_enq_bits_1 (~_GEN_3 & io_in_bits_control_mask_1),	// ventus/src/pipeline/ibuffer.scala:117:25, :120:30, :127:19, :128:49, :129:54, :130:29, :131:43, :132:48
    .io_deq_ready  (_slowDownArray_2_io_in_ready),	// ventus/src/pipeline/ibuffer.scala:166:48
    .io_deq_bits_0 (_Queue2_Vec2_Bool_2_io_deq_bits_0),
    .io_deq_bits_1 (_Queue2_Vec2_Bool_2_io_deq_bits_1),
    .io_flush      (io_flush_wid_valid & _slowDownArray_2_io_flush_T)	// ventus/src/pipeline/ibuffer.scala:118:76, :121:60
  );
  Queue2_Vec2_Bool Queue2_Vec2_Bool_3 (	// ventus/src/pipeline/ibuffer.scala:114:55
    .clock         (clock),
    .reset         (reset),
    .io_enq_valid  ((&io_in_bits_control_0_wid) & io_in_valid),	// ventus/src/pipeline/ibuffer.scala:116:55, :119:68
    .io_enq_bits_0 (~_GEN_4 & io_in_bits_control_mask_0),	// ventus/src/pipeline/ibuffer.scala:117:25, :120:30, :127:19, :128:49, :129:54, :130:29, :131:43, :132:48
    .io_enq_bits_1 (~_GEN_4 & io_in_bits_control_mask_1),	// ventus/src/pipeline/ibuffer.scala:117:25, :120:30, :127:19, :128:49, :129:54, :130:29, :131:43, :132:48
    .io_deq_ready  (_slowDownArray_3_io_in_ready),	// ventus/src/pipeline/ibuffer.scala:166:48
    .io_deq_bits_0 (_Queue2_Vec2_Bool_3_io_deq_bits_0),
    .io_deq_bits_1 (_Queue2_Vec2_Bool_3_io_deq_bits_1),
    .io_flush      (io_flush_wid_valid & (&io_flush_wid_bits))	// ventus/src/pipeline/ibuffer.scala:118:76, :121:60
  );
  SlowDown slowDownArray_0 (	// ventus/src/pipeline/ibuffer.scala:166:48
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (_slowDownArray_0_io_in_ready),
    .io_in_valid                           (_Queue2_Vec2_CtrlSigs_io_deq_valid),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_inst             (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_inst),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_wid              (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_wid),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_fp               (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_fp),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_branch           (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_branch),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_simt_stack
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_simt_stack),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_simt_stack_op
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_simt_stack_op),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_barrier          (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_barrier),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_csr              (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_csr),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reverse          (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_reverse),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sel_alu2         (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_sel_alu2),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sel_alu1         (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_sel_alu1),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_isvec            (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_isvec),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sel_alu3         (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_sel_alu3),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mask             (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_mask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sel_imm          (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_sel_imm),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mem_whb          (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_mem_whb),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mem_unsigned
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_mem_unsigned),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_alu_fn           (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_alu_fn),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_force_rm_rtz
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_force_rm_rtz),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_is_vls12         (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_is_vls12),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mem              (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_mem),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mul              (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_mul),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_tc               (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_tc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_disable_mask
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_disable_mask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_custom_signal_0
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_custom_signal_0),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mem_cmd          (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_mem_cmd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mop              (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_mop),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reg_idx1         (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_reg_idx1),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reg_idx2         (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_reg_idx2),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reg_idx3         (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_reg_idx3),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reg_idxw         (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_reg_idxw),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_wvd              (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_wvd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_fence            (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_fence),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sfu              (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_sfu),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_readmask         (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_readmask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_writemask
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_writemask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_wxd              (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_wxd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_pc               (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_pc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_imm_ext          (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_imm_ext),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_spike_info_sm_id
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_spike_info_sm_id),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_spike_info_pc
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_spike_info_pc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_spike_info_inst
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_spike_info_inst),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_atomic           (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_atomic),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_aq               (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_aq),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_rl               (_Queue2_Vec2_CtrlSigs_io_deq_bits_0_rl),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_inst             (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_inst),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_wid              (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_wid),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_fp               (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_fp),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_branch           (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_branch),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_simt_stack
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_simt_stack),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_simt_stack_op
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_simt_stack_op),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_barrier          (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_barrier),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_csr              (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_csr),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reverse          (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_reverse),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sel_alu2         (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_sel_alu2),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sel_alu1         (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_sel_alu1),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_isvec            (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_isvec),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sel_alu3         (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_sel_alu3),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mask             (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_mask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sel_imm          (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_sel_imm),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mem_whb          (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_mem_whb),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mem_unsigned
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_mem_unsigned),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_alu_fn           (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_alu_fn),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_force_rm_rtz
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_force_rm_rtz),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_is_vls12         (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_is_vls12),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mem              (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_mem),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mul              (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_mul),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_tc               (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_tc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_disable_mask
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_disable_mask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_custom_signal_0
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_custom_signal_0),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mem_cmd          (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_mem_cmd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mop              (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_mop),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reg_idx1         (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_reg_idx1),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reg_idx2         (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_reg_idx2),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reg_idx3         (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_reg_idx3),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reg_idxw         (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_reg_idxw),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_wvd              (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_wvd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_fence            (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_fence),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sfu              (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_sfu),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_readmask         (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_readmask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_writemask
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_writemask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_wxd              (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_wxd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_pc               (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_pc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_imm_ext          (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_imm_ext),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_spike_info_sm_id
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_spike_info_sm_id),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_spike_info_pc
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_spike_info_pc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_spike_info_inst
      (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_spike_info_inst),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_atomic           (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_atomic),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_aq               (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_aq),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_rl               (_Queue2_Vec2_CtrlSigs_io_deq_bits_1_rl),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_mask_0             (_Queue2_Vec2_Bool_io_deq_bits_0),	// ventus/src/pipeline/ibuffer.scala:114:55
    .io_in_bits_control_mask_1             (_Queue2_Vec2_Bool_io_deq_bits_1),	// ventus/src/pipeline/ibuffer.scala:114:55
    .io_flush                              (~(|io_flush_wid_bits) & io_flush_wid_valid),	// ventus/src/pipeline/ibuffer.scala:118:76, :168:60
    .io_out_ready                          (io_out_0_ready),
    .io_out_valid                          (io_out_0_valid),
    .io_out_bits_inst                      (io_out_0_bits_inst),
    .io_out_bits_wid                       (io_out_0_bits_wid),
    .io_out_bits_fp                        (io_out_0_bits_fp),
    .io_out_bits_branch                    (io_out_0_bits_branch),
    .io_out_bits_simt_stack                (io_out_0_bits_simt_stack),
    .io_out_bits_simt_stack_op             (io_out_0_bits_simt_stack_op),
    .io_out_bits_barrier                   (io_out_0_bits_barrier),
    .io_out_bits_csr                       (io_out_0_bits_csr),
    .io_out_bits_reverse                   (io_out_0_bits_reverse),
    .io_out_bits_sel_alu2                  (io_out_0_bits_sel_alu2),
    .io_out_bits_sel_alu1                  (io_out_0_bits_sel_alu1),
    .io_out_bits_isvec                     (io_out_0_bits_isvec),
    .io_out_bits_sel_alu3                  (io_out_0_bits_sel_alu3),
    .io_out_bits_mask                      (io_out_0_bits_mask),
    .io_out_bits_sel_imm                   (io_out_0_bits_sel_imm),
    .io_out_bits_mem_whb                   (io_out_0_bits_mem_whb),
    .io_out_bits_mem_unsigned              (io_out_0_bits_mem_unsigned),
    .io_out_bits_alu_fn                    (io_out_0_bits_alu_fn),
    .io_out_bits_force_rm_rtz              (io_out_0_bits_force_rm_rtz),
    .io_out_bits_is_vls12                  (io_out_0_bits_is_vls12),
    .io_out_bits_mem                       (io_out_0_bits_mem),
    .io_out_bits_mul                       (io_out_0_bits_mul),
    .io_out_bits_tc                        (io_out_0_bits_tc),
    .io_out_bits_disable_mask              (io_out_0_bits_disable_mask),
    .io_out_bits_custom_signal_0           (io_out_0_bits_custom_signal_0),
    .io_out_bits_mem_cmd                   (io_out_0_bits_mem_cmd),
    .io_out_bits_mop                       (io_out_0_bits_mop),
    .io_out_bits_reg_idx1                  (io_out_0_bits_reg_idx1),
    .io_out_bits_reg_idx2                  (io_out_0_bits_reg_idx2),
    .io_out_bits_reg_idx3                  (io_out_0_bits_reg_idx3),
    .io_out_bits_reg_idxw                  (io_out_0_bits_reg_idxw),
    .io_out_bits_wvd                       (io_out_0_bits_wvd),
    .io_out_bits_fence                     (io_out_0_bits_fence),
    .io_out_bits_sfu                       (io_out_0_bits_sfu),
    .io_out_bits_readmask                  (io_out_0_bits_readmask),
    .io_out_bits_writemask                 (io_out_0_bits_writemask),
    .io_out_bits_wxd                       (io_out_0_bits_wxd),
    .io_out_bits_pc                        (io_out_0_bits_pc),
    .io_out_bits_imm_ext                   (io_out_0_bits_imm_ext),
    .io_out_bits_spike_info_sm_id          (io_out_0_bits_spike_info_sm_id),
    .io_out_bits_spike_info_pc             (io_out_0_bits_spike_info_pc),
    .io_out_bits_spike_info_inst           (io_out_0_bits_spike_info_inst),
    .io_out_bits_atomic                    (io_out_0_bits_atomic),
    .io_out_bits_aq                        (io_out_0_bits_aq),
    .io_out_bits_rl                        (io_out_0_bits_rl)
  );
  SlowDown slowDownArray_1 (	// ventus/src/pipeline/ibuffer.scala:166:48
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (_slowDownArray_1_io_in_ready),
    .io_in_valid                           (_Queue2_Vec2_CtrlSigs_1_io_deq_valid),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_inst             (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_inst),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_wid              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_wid),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_fp               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_fp),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_branch           (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_branch),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_simt_stack
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_simt_stack),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_simt_stack_op
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_simt_stack_op),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_barrier
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_barrier),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_csr              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_csr),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reverse
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_reverse),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sel_alu2
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_sel_alu2),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sel_alu1
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_sel_alu1),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_isvec            (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_isvec),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sel_alu3
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_sel_alu3),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mask             (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sel_imm
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_sel_imm),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mem_whb
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mem_whb),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mem_unsigned
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mem_unsigned),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_alu_fn           (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_alu_fn),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_force_rm_rtz
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_force_rm_rtz),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_is_vls12
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_is_vls12),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mem              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mem),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mul              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mul),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_tc               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_tc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_disable_mask
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_disable_mask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_custom_signal_0
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_custom_signal_0),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mem_cmd
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mem_cmd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mop              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_mop),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reg_idx1
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_reg_idx1),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reg_idx2
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_reg_idx2),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reg_idx3
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_reg_idx3),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reg_idxw
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_reg_idxw),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_wvd              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_wvd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_fence            (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_fence),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sfu              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_sfu),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_readmask
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_readmask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_writemask
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_writemask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_wxd              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_wxd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_pc               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_pc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_imm_ext
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_imm_ext),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_spike_info_sm_id
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_spike_info_sm_id),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_spike_info_pc
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_spike_info_pc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_spike_info_inst
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_spike_info_inst),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_atomic           (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_atomic),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_aq               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_aq),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_rl               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_0_rl),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_inst             (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_inst),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_wid              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_wid),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_fp               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_fp),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_branch           (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_branch),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_simt_stack
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_simt_stack),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_simt_stack_op
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_simt_stack_op),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_barrier
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_barrier),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_csr              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_csr),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reverse
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_reverse),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sel_alu2
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_sel_alu2),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sel_alu1
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_sel_alu1),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_isvec            (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_isvec),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sel_alu3
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_sel_alu3),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mask             (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sel_imm
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_sel_imm),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mem_whb
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mem_whb),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mem_unsigned
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mem_unsigned),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_alu_fn           (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_alu_fn),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_force_rm_rtz
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_force_rm_rtz),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_is_vls12
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_is_vls12),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mem              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mem),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mul              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mul),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_tc               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_tc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_disable_mask
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_disable_mask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_custom_signal_0
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_custom_signal_0),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mem_cmd
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mem_cmd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mop              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_mop),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reg_idx1
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_reg_idx1),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reg_idx2
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_reg_idx2),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reg_idx3
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_reg_idx3),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reg_idxw
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_reg_idxw),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_wvd              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_wvd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_fence            (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_fence),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sfu              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_sfu),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_readmask
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_readmask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_writemask
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_writemask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_wxd              (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_wxd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_pc               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_pc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_imm_ext
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_imm_ext),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_spike_info_sm_id
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_spike_info_sm_id),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_spike_info_pc
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_spike_info_pc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_spike_info_inst
      (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_spike_info_inst),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_atomic           (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_atomic),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_aq               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_aq),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_rl               (_Queue2_Vec2_CtrlSigs_1_io_deq_bits_1_rl),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_mask_0             (_Queue2_Vec2_Bool_1_io_deq_bits_0),	// ventus/src/pipeline/ibuffer.scala:114:55
    .io_in_bits_control_mask_1             (_Queue2_Vec2_Bool_1_io_deq_bits_1),	// ventus/src/pipeline/ibuffer.scala:114:55
    .io_flush
      (_slowDownArray_1_io_flush_T & io_flush_wid_valid),	// ventus/src/pipeline/ibuffer.scala:118:76, :168:60
    .io_out_ready                          (io_out_1_ready),
    .io_out_valid                          (io_out_1_valid),
    .io_out_bits_inst                      (io_out_1_bits_inst),
    .io_out_bits_wid                       (io_out_1_bits_wid),
    .io_out_bits_fp                        (io_out_1_bits_fp),
    .io_out_bits_branch                    (io_out_1_bits_branch),
    .io_out_bits_simt_stack                (io_out_1_bits_simt_stack),
    .io_out_bits_simt_stack_op             (io_out_1_bits_simt_stack_op),
    .io_out_bits_barrier                   (io_out_1_bits_barrier),
    .io_out_bits_csr                       (io_out_1_bits_csr),
    .io_out_bits_reverse                   (io_out_1_bits_reverse),
    .io_out_bits_sel_alu2                  (io_out_1_bits_sel_alu2),
    .io_out_bits_sel_alu1                  (io_out_1_bits_sel_alu1),
    .io_out_bits_isvec                     (io_out_1_bits_isvec),
    .io_out_bits_sel_alu3                  (io_out_1_bits_sel_alu3),
    .io_out_bits_mask                      (io_out_1_bits_mask),
    .io_out_bits_sel_imm                   (io_out_1_bits_sel_imm),
    .io_out_bits_mem_whb                   (io_out_1_bits_mem_whb),
    .io_out_bits_mem_unsigned              (io_out_1_bits_mem_unsigned),
    .io_out_bits_alu_fn                    (io_out_1_bits_alu_fn),
    .io_out_bits_force_rm_rtz              (io_out_1_bits_force_rm_rtz),
    .io_out_bits_is_vls12                  (io_out_1_bits_is_vls12),
    .io_out_bits_mem                       (io_out_1_bits_mem),
    .io_out_bits_mul                       (io_out_1_bits_mul),
    .io_out_bits_tc                        (io_out_1_bits_tc),
    .io_out_bits_disable_mask              (io_out_1_bits_disable_mask),
    .io_out_bits_custom_signal_0           (io_out_1_bits_custom_signal_0),
    .io_out_bits_mem_cmd                   (io_out_1_bits_mem_cmd),
    .io_out_bits_mop                       (io_out_1_bits_mop),
    .io_out_bits_reg_idx1                  (io_out_1_bits_reg_idx1),
    .io_out_bits_reg_idx2                  (io_out_1_bits_reg_idx2),
    .io_out_bits_reg_idx3                  (io_out_1_bits_reg_idx3),
    .io_out_bits_reg_idxw                  (io_out_1_bits_reg_idxw),
    .io_out_bits_wvd                       (io_out_1_bits_wvd),
    .io_out_bits_fence                     (io_out_1_bits_fence),
    .io_out_bits_sfu                       (io_out_1_bits_sfu),
    .io_out_bits_readmask                  (io_out_1_bits_readmask),
    .io_out_bits_writemask                 (io_out_1_bits_writemask),
    .io_out_bits_wxd                       (io_out_1_bits_wxd),
    .io_out_bits_pc                        (io_out_1_bits_pc),
    .io_out_bits_imm_ext                   (io_out_1_bits_imm_ext),
    .io_out_bits_spike_info_sm_id          (io_out_1_bits_spike_info_sm_id),
    .io_out_bits_spike_info_pc             (io_out_1_bits_spike_info_pc),
    .io_out_bits_spike_info_inst           (io_out_1_bits_spike_info_inst),
    .io_out_bits_atomic                    (io_out_1_bits_atomic),
    .io_out_bits_aq                        (io_out_1_bits_aq),
    .io_out_bits_rl                        (io_out_1_bits_rl)
  );
  SlowDown slowDownArray_2 (	// ventus/src/pipeline/ibuffer.scala:166:48
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (_slowDownArray_2_io_in_ready),
    .io_in_valid                           (_Queue2_Vec2_CtrlSigs_2_io_deq_valid),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_inst             (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_inst),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_wid              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_wid),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_fp               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_fp),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_branch           (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_branch),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_simt_stack
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_simt_stack),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_simt_stack_op
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_simt_stack_op),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_barrier
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_barrier),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_csr              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_csr),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reverse
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_reverse),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sel_alu2
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_sel_alu2),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sel_alu1
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_sel_alu1),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_isvec            (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_isvec),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sel_alu3
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_sel_alu3),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mask             (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sel_imm
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_sel_imm),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mem_whb
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mem_whb),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mem_unsigned
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mem_unsigned),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_alu_fn           (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_alu_fn),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_force_rm_rtz
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_force_rm_rtz),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_is_vls12
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_is_vls12),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mem              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mem),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mul              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mul),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_tc               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_tc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_disable_mask
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_disable_mask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_custom_signal_0
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_custom_signal_0),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mem_cmd
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mem_cmd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mop              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_mop),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reg_idx1
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_reg_idx1),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reg_idx2
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_reg_idx2),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reg_idx3
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_reg_idx3),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reg_idxw
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_reg_idxw),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_wvd              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_wvd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_fence            (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_fence),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sfu              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_sfu),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_readmask
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_readmask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_writemask
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_writemask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_wxd              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_wxd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_pc               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_pc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_imm_ext
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_imm_ext),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_spike_info_sm_id
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_spike_info_sm_id),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_spike_info_pc
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_spike_info_pc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_spike_info_inst
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_spike_info_inst),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_atomic           (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_atomic),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_aq               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_aq),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_rl               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_0_rl),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_inst             (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_inst),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_wid              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_wid),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_fp               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_fp),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_branch           (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_branch),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_simt_stack
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_simt_stack),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_simt_stack_op
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_simt_stack_op),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_barrier
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_barrier),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_csr              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_csr),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reverse
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_reverse),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sel_alu2
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_sel_alu2),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sel_alu1
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_sel_alu1),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_isvec            (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_isvec),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sel_alu3
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_sel_alu3),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mask             (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sel_imm
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_sel_imm),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mem_whb
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mem_whb),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mem_unsigned
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mem_unsigned),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_alu_fn           (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_alu_fn),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_force_rm_rtz
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_force_rm_rtz),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_is_vls12
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_is_vls12),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mem              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mem),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mul              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mul),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_tc               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_tc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_disable_mask
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_disable_mask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_custom_signal_0
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_custom_signal_0),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mem_cmd
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mem_cmd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mop              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_mop),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reg_idx1
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_reg_idx1),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reg_idx2
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_reg_idx2),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reg_idx3
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_reg_idx3),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reg_idxw
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_reg_idxw),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_wvd              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_wvd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_fence            (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_fence),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sfu              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_sfu),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_readmask
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_readmask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_writemask
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_writemask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_wxd              (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_wxd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_pc               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_pc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_imm_ext
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_imm_ext),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_spike_info_sm_id
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_spike_info_sm_id),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_spike_info_pc
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_spike_info_pc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_spike_info_inst
      (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_spike_info_inst),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_atomic           (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_atomic),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_aq               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_aq),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_rl               (_Queue2_Vec2_CtrlSigs_2_io_deq_bits_1_rl),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_mask_0             (_Queue2_Vec2_Bool_2_io_deq_bits_0),	// ventus/src/pipeline/ibuffer.scala:114:55
    .io_in_bits_control_mask_1             (_Queue2_Vec2_Bool_2_io_deq_bits_1),	// ventus/src/pipeline/ibuffer.scala:114:55
    .io_flush
      (_slowDownArray_2_io_flush_T & io_flush_wid_valid),	// ventus/src/pipeline/ibuffer.scala:118:76, :168:60
    .io_out_ready                          (io_out_2_ready),
    .io_out_valid                          (io_out_2_valid),
    .io_out_bits_inst                      (io_out_2_bits_inst),
    .io_out_bits_wid                       (io_out_2_bits_wid),
    .io_out_bits_fp                        (io_out_2_bits_fp),
    .io_out_bits_branch                    (io_out_2_bits_branch),
    .io_out_bits_simt_stack                (io_out_2_bits_simt_stack),
    .io_out_bits_simt_stack_op             (io_out_2_bits_simt_stack_op),
    .io_out_bits_barrier                   (io_out_2_bits_barrier),
    .io_out_bits_csr                       (io_out_2_bits_csr),
    .io_out_bits_reverse                   (io_out_2_bits_reverse),
    .io_out_bits_sel_alu2                  (io_out_2_bits_sel_alu2),
    .io_out_bits_sel_alu1                  (io_out_2_bits_sel_alu1),
    .io_out_bits_isvec                     (io_out_2_bits_isvec),
    .io_out_bits_sel_alu3                  (io_out_2_bits_sel_alu3),
    .io_out_bits_mask                      (io_out_2_bits_mask),
    .io_out_bits_sel_imm                   (io_out_2_bits_sel_imm),
    .io_out_bits_mem_whb                   (io_out_2_bits_mem_whb),
    .io_out_bits_mem_unsigned              (io_out_2_bits_mem_unsigned),
    .io_out_bits_alu_fn                    (io_out_2_bits_alu_fn),
    .io_out_bits_force_rm_rtz              (io_out_2_bits_force_rm_rtz),
    .io_out_bits_is_vls12                  (io_out_2_bits_is_vls12),
    .io_out_bits_mem                       (io_out_2_bits_mem),
    .io_out_bits_mul                       (io_out_2_bits_mul),
    .io_out_bits_tc                        (io_out_2_bits_tc),
    .io_out_bits_disable_mask              (io_out_2_bits_disable_mask),
    .io_out_bits_custom_signal_0           (io_out_2_bits_custom_signal_0),
    .io_out_bits_mem_cmd                   (io_out_2_bits_mem_cmd),
    .io_out_bits_mop                       (io_out_2_bits_mop),
    .io_out_bits_reg_idx1                  (io_out_2_bits_reg_idx1),
    .io_out_bits_reg_idx2                  (io_out_2_bits_reg_idx2),
    .io_out_bits_reg_idx3                  (io_out_2_bits_reg_idx3),
    .io_out_bits_reg_idxw                  (io_out_2_bits_reg_idxw),
    .io_out_bits_wvd                       (io_out_2_bits_wvd),
    .io_out_bits_fence                     (io_out_2_bits_fence),
    .io_out_bits_sfu                       (io_out_2_bits_sfu),
    .io_out_bits_readmask                  (io_out_2_bits_readmask),
    .io_out_bits_writemask                 (io_out_2_bits_writemask),
    .io_out_bits_wxd                       (io_out_2_bits_wxd),
    .io_out_bits_pc                        (io_out_2_bits_pc),
    .io_out_bits_imm_ext                   (io_out_2_bits_imm_ext),
    .io_out_bits_spike_info_sm_id          (io_out_2_bits_spike_info_sm_id),
    .io_out_bits_spike_info_pc             (io_out_2_bits_spike_info_pc),
    .io_out_bits_spike_info_inst           (io_out_2_bits_spike_info_inst),
    .io_out_bits_atomic                    (io_out_2_bits_atomic),
    .io_out_bits_aq                        (io_out_2_bits_aq),
    .io_out_bits_rl                        (io_out_2_bits_rl)
  );
  SlowDown slowDownArray_3 (	// ventus/src/pipeline/ibuffer.scala:166:48
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (_slowDownArray_3_io_in_ready),
    .io_in_valid                           (_Queue2_Vec2_CtrlSigs_3_io_deq_valid),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_inst             (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_inst),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_wid              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_wid),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_fp               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_fp),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_branch           (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_branch),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_simt_stack
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_simt_stack),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_simt_stack_op
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_simt_stack_op),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_barrier
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_barrier),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_csr              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_csr),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reverse
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_reverse),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sel_alu2
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_sel_alu2),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sel_alu1
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_sel_alu1),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_isvec            (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_isvec),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sel_alu3
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_sel_alu3),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mask             (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sel_imm
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_sel_imm),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mem_whb
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mem_whb),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mem_unsigned
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mem_unsigned),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_alu_fn           (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_alu_fn),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_force_rm_rtz
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_force_rm_rtz),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_is_vls12
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_is_vls12),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mem              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mem),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mul              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mul),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_tc               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_tc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_disable_mask
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_disable_mask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_custom_signal_0
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_custom_signal_0),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mem_cmd
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mem_cmd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_mop              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_mop),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reg_idx1
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_reg_idx1),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reg_idx2
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_reg_idx2),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reg_idx3
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_reg_idx3),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_reg_idxw
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_reg_idxw),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_wvd              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_wvd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_fence            (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_fence),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_sfu              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_sfu),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_readmask
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_readmask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_writemask
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_writemask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_wxd              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_wxd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_pc               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_pc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_imm_ext
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_imm_ext),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_spike_info_sm_id
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_spike_info_sm_id),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_spike_info_pc
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_spike_info_pc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_spike_info_inst
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_spike_info_inst),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_atomic           (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_atomic),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_aq               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_aq),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_0_rl               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_0_rl),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_inst             (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_inst),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_wid              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_wid),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_fp               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_fp),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_branch           (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_branch),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_simt_stack
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_simt_stack),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_simt_stack_op
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_simt_stack_op),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_barrier
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_barrier),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_csr              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_csr),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reverse
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_reverse),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sel_alu2
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_sel_alu2),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sel_alu1
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_sel_alu1),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_isvec            (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_isvec),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sel_alu3
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_sel_alu3),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mask             (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sel_imm
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_sel_imm),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mem_whb
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mem_whb),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mem_unsigned
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mem_unsigned),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_alu_fn           (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_alu_fn),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_force_rm_rtz
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_force_rm_rtz),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_is_vls12
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_is_vls12),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mem              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mem),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mul              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mul),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_tc               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_tc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_disable_mask
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_disable_mask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_custom_signal_0
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_custom_signal_0),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mem_cmd
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mem_cmd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_mop              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_mop),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reg_idx1
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_reg_idx1),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reg_idx2
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_reg_idx2),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reg_idx3
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_reg_idx3),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_reg_idxw
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_reg_idxw),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_wvd              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_wvd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_fence            (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_fence),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_sfu              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_sfu),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_readmask
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_readmask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_writemask
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_writemask),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_wxd              (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_wxd),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_pc               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_pc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_imm_ext
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_imm_ext),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_spike_info_sm_id
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_spike_info_sm_id),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_spike_info_pc
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_spike_info_pc),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_spike_info_inst
      (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_spike_info_inst),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_atomic           (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_atomic),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_aq               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_aq),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_1_rl               (_Queue2_Vec2_CtrlSigs_3_io_deq_bits_1_rl),	// ventus/src/pipeline/ibuffer.scala:113:50
    .io_in_bits_control_mask_0             (_Queue2_Vec2_Bool_3_io_deq_bits_0),	// ventus/src/pipeline/ibuffer.scala:114:55
    .io_in_bits_control_mask_1             (_Queue2_Vec2_Bool_3_io_deq_bits_1),	// ventus/src/pipeline/ibuffer.scala:114:55
    .io_flush                              ((&io_flush_wid_bits) & io_flush_wid_valid),	// ventus/src/pipeline/ibuffer.scala:118:76, :168:60
    .io_out_ready                          (io_out_3_ready),
    .io_out_valid                          (io_out_3_valid),
    .io_out_bits_inst                      (io_out_3_bits_inst),
    .io_out_bits_wid                       (io_out_3_bits_wid),
    .io_out_bits_fp                        (io_out_3_bits_fp),
    .io_out_bits_branch                    (io_out_3_bits_branch),
    .io_out_bits_simt_stack                (io_out_3_bits_simt_stack),
    .io_out_bits_simt_stack_op             (io_out_3_bits_simt_stack_op),
    .io_out_bits_barrier                   (io_out_3_bits_barrier),
    .io_out_bits_csr                       (io_out_3_bits_csr),
    .io_out_bits_reverse                   (io_out_3_bits_reverse),
    .io_out_bits_sel_alu2                  (io_out_3_bits_sel_alu2),
    .io_out_bits_sel_alu1                  (io_out_3_bits_sel_alu1),
    .io_out_bits_isvec                     (io_out_3_bits_isvec),
    .io_out_bits_sel_alu3                  (io_out_3_bits_sel_alu3),
    .io_out_bits_mask                      (io_out_3_bits_mask),
    .io_out_bits_sel_imm                   (io_out_3_bits_sel_imm),
    .io_out_bits_mem_whb                   (io_out_3_bits_mem_whb),
    .io_out_bits_mem_unsigned              (io_out_3_bits_mem_unsigned),
    .io_out_bits_alu_fn                    (io_out_3_bits_alu_fn),
    .io_out_bits_force_rm_rtz              (io_out_3_bits_force_rm_rtz),
    .io_out_bits_is_vls12                  (io_out_3_bits_is_vls12),
    .io_out_bits_mem                       (io_out_3_bits_mem),
    .io_out_bits_mul                       (io_out_3_bits_mul),
    .io_out_bits_tc                        (io_out_3_bits_tc),
    .io_out_bits_disable_mask              (io_out_3_bits_disable_mask),
    .io_out_bits_custom_signal_0           (io_out_3_bits_custom_signal_0),
    .io_out_bits_mem_cmd                   (io_out_3_bits_mem_cmd),
    .io_out_bits_mop                       (io_out_3_bits_mop),
    .io_out_bits_reg_idx1                  (io_out_3_bits_reg_idx1),
    .io_out_bits_reg_idx2                  (io_out_3_bits_reg_idx2),
    .io_out_bits_reg_idx3                  (io_out_3_bits_reg_idx3),
    .io_out_bits_reg_idxw                  (io_out_3_bits_reg_idxw),
    .io_out_bits_wvd                       (io_out_3_bits_wvd),
    .io_out_bits_fence                     (io_out_3_bits_fence),
    .io_out_bits_sfu                       (io_out_3_bits_sfu),
    .io_out_bits_readmask                  (io_out_3_bits_readmask),
    .io_out_bits_writemask                 (io_out_3_bits_writemask),
    .io_out_bits_wxd                       (io_out_3_bits_wxd),
    .io_out_bits_pc                        (io_out_3_bits_pc),
    .io_out_bits_imm_ext                   (io_out_3_bits_imm_ext),
    .io_out_bits_spike_info_sm_id          (io_out_3_bits_spike_info_sm_id),
    .io_out_bits_spike_info_pc             (io_out_3_bits_spike_info_pc),
    .io_out_bits_spike_info_inst           (io_out_3_bits_spike_info_inst),
    .io_out_bits_atomic                    (io_out_3_bits_atomic),
    .io_out_bits_aq                        (io_out_3_bits_aq),
    .io_out_bits_rl                        (io_out_3_bits_rl)
  );
  assign io_in_ready = _GEN[io_in_bits_control_0_wid];	// ventus/src/pipeline/ibuffer.scala:103:7, :122:17
  assign io_ibuffer_ready_0 = _Queue2_Vec2_CtrlSigs_io_enq_ready;	// ventus/src/pipeline/ibuffer.scala:103:7, :113:50
  assign io_ibuffer_ready_1 = _Queue2_Vec2_CtrlSigs_1_io_enq_ready;	// ventus/src/pipeline/ibuffer.scala:103:7, :113:50
  assign io_ibuffer_ready_2 = _Queue2_Vec2_CtrlSigs_2_io_enq_ready;	// ventus/src/pipeline/ibuffer.scala:103:7, :113:50
  assign io_ibuffer_ready_3 = _Queue2_Vec2_CtrlSigs_3_io_enq_ready;	// ventus/src/pipeline/ibuffer.scala:103:7, :113:50
endmodule

