<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p18" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_18{left:110px;bottom:1129px;}
#t2_18{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_18{left:110px;bottom:1082px;letter-spacing:-0.15px;word-spacing:1.65px;}
#t4_18{left:110px;bottom:1062px;letter-spacing:-0.12px;word-spacing:1.34px;}
#t5_18{left:110px;bottom:1041px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t6_18{left:110px;bottom:1005px;letter-spacing:-0.13px;word-spacing:0.78px;}
#t7_18{left:110px;bottom:984px;letter-spacing:-0.16px;word-spacing:0.38px;}
#t8_18{left:110px;bottom:964px;letter-spacing:-0.17px;word-spacing:1.6px;}
#t9_18{left:110px;bottom:943px;letter-spacing:-0.16px;word-spacing:1.62px;}
#ta_18{left:682px;bottom:943px;letter-spacing:-0.25px;}
#tb_18{left:740px;bottom:943px;letter-spacing:-0.14px;word-spacing:1.4px;}
#tc_18{left:110px;bottom:922px;letter-spacing:-0.16px;word-spacing:1.72px;}
#td_18{left:528px;bottom:922px;letter-spacing:-0.14px;}
#te_18{left:606px;bottom:922px;letter-spacing:-0.16px;word-spacing:2.52px;}
#tf_18{left:110px;bottom:901px;letter-spacing:-0.18px;word-spacing:1.47px;}
#tg_18{left:152px;bottom:857px;letter-spacing:-0.02px;word-spacing:3.03px;}
#th_18{left:152px;bottom:839px;letter-spacing:0.04px;word-spacing:1.76px;}
#ti_18{left:110px;bottom:768px;letter-spacing:-0.04px;}
#tj_18{left:166px;bottom:768px;letter-spacing:0.04px;word-spacing:2.55px;}
#tk_18{left:110px;bottom:718px;letter-spacing:-0.17px;word-spacing:2.25px;}
#tl_18{left:110px;bottom:697px;letter-spacing:-0.13px;word-spacing:0.54px;}
#tm_18{left:110px;bottom:676px;letter-spacing:-0.12px;word-spacing:2.06px;}
#tn_18{left:110px;bottom:656px;letter-spacing:-0.14px;word-spacing:0.55px;}
#to_18{left:110px;bottom:635px;letter-spacing:-0.17px;word-spacing:1.42px;}

.s1_18{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_18{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_18{font-size:17px;font-family:CMTI10_1gf;color:#000;}
.s4_18{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s5_18{font-size:22px;font-family:CMBX12_1fi;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts18" type="text/css" >

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg18Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg18" style="-webkit-user-select: none;"><object width="935" height="1210" data="18/18.svg" type="image/svg+xml" id="pdf18" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_18" class="t s1_18">4 </span><span id="t2_18" class="t s2_18">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_18" class="t s1_18">Many RISC-V implementations will also support at least user mode (U-mode) to protect the rest </span>
<span id="t4_18" class="t s1_18">of the system from application code. Supervisor mode (S-mode) can be added to provide isolation </span>
<span id="t5_18" class="t s1_18">between a supervisor-level operating system and the SEE. </span>
<span id="t6_18" class="t s1_18">A hart normally runs application code in U-mode until some trap (e.g., a supervisor call or a timer </span>
<span id="t7_18" class="t s1_18">interrupt) forces a switch to a trap handler, which usually runs in a more privileged mode. The hart </span>
<span id="t8_18" class="t s1_18">will then execute the trap handler, which will eventually resume execution at or after the original </span>
<span id="t9_18" class="t s1_18">trapped instruction in U-mode. Traps that increase privilege level are termed </span><span id="ta_18" class="t s3_18">vertical </span><span id="tb_18" class="t s1_18">traps, while </span>
<span id="tc_18" class="t s1_18">traps that remain at the same privilege level are termed </span><span id="td_18" class="t s3_18">horizontal </span><span id="te_18" class="t s1_18">traps. The RISC-V privileged </span>
<span id="tf_18" class="t s1_18" data-mappings='[[22,"fl"],[52,"ff"]]'>architecture provides ﬂexible routing of traps to diﬀerent privilege layers. </span>
<span id="tg_18" class="t s4_18">Horizontal traps can be implemented as vertical traps that return control to a horizontal trap </span>
<span id="th_18" class="t s4_18">handler in the less-privileged mode. </span>
<span id="ti_18" class="t s5_18">1.3 </span><span id="tj_18" class="t s5_18">Debug Mode </span>
<span id="tk_18" class="t s1_18" data-mappings='[[58,"ff"]]'>Implementations may also include a debug mode to support oﬀ-chip debugging and/or manufac- </span>
<span id="tl_18" class="t s1_18">turing test. Debug mode (D-mode) can be considered an additional privilege mode, with even more </span>
<span id="tm_18" class="t s1_18" data-mappings='[[44,"fi"]]'>access than M-mode. The separate debug speciﬁcation proposal describes operation of a RISC-V </span>
<span id="tn_18" class="t s1_18">hart in debug mode. Debug mode reserves a few CSR addresses that are only accessible in D-mode, </span>
<span id="to_18" class="t s1_18">and may also reserve some portions of the physical address space on a platform. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
