<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<part_info part_name="xczu7cg-ffvc1156-1-e">
  <pins>
    <pin index="0" name="ddr4_si5341_clock5_p" iostandard="DIFF_SSTL12" loc="AJ9" />
    <pin index="1" name="ddr4_si5341_clock5_n" iostandard="DIFF_SSTL12" loc="AK9" />
    <pin index="2" name="c0_ddr4_act_n" iostandard="SSTL12_DCI" loc="AM11" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="3" name="c0_ddr4_adr0" iostandard="SSTL12_DCI" loc="AN11" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="4" name="c0_ddr4_adr1" iostandard="SSTL12_DCI" loc="AJ10" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="5" name="c0_ddr4_adr2" iostandard="SSTL12_DCI" loc="AH9" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="6" name="c0_ddr4_adr3" iostandard="SSTL12_DCI" loc="AN9" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="7" name="c0_ddr4_adr4" iostandard="SSTL12_DCI" loc="AP11" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="8" name="c0_ddr4_adr5" iostandard="SSTL12_DCI" loc="AM9" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="9" name="c0_ddr4_adr6" iostandard="SSTL12_DCI" loc="AJ11" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="10" name="c0_ddr4_adr7" iostandard="SSTL12_DCI" loc="AL8" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="11" name="c0_ddr4_adr8" iostandard="SSTL12_DCI" loc="AJ12" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="12" name="c0_ddr4_adr9" iostandard="SSTL12_DCI" loc="AM8" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="13" name="c0_ddr4_adr10" iostandard="SSTL12_DCI" loc="AL12" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="14" name="c0_ddr4_adr11" iostandard="SSTL12_DCI" loc="AH12" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="15" name="c0_ddr4_adr12" iostandard="SSTL12_DCI" loc="AL11" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="16" name="c0_ddr4_adr13" iostandard="SSTL12_DCI" loc="AK10" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="17" name="c0_ddr4_adr14" iostandard="SSTL12_DCI" loc="AM13" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="18" name="c0_ddr4_adr15" iostandard="SSTL12_DCI" loc="AL10" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="19" name="c0_ddr4_adr16" iostandard="SSTL12_DCI" loc="AM10" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="20" name="c0_ddr4_ba0" iostandard="SSTL12_DCI" loc="AK12" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="21" name="c0_ddr4_ba1" iostandard="SSTL12_DCI" loc="AN8" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="22" name="c0_ddr4_bg0" iostandard="SSTL12_DCI" loc="AL13" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="23" name="c0_ddr4_ck0_t" iostandard="DIFF_SSTL12_DCI" loc="AN12" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="24" name="c0_ddr4_ck0_c" iostandard="DIFF_SSTL12_DCI" loc="AP12" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="25" name="c0_ddr4_cke0" iostandard="SSTL12_DCI" loc="AP10" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="26" name="c0_ddr4_cs0_n" iostandard="SSTL12_DCI" loc="AG13" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="27" name="c0_ddr4_dm_dbi_n0" iostandard="POD12_DCI" loc="AP19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="28" name="c0_ddr4_dm_dbi_n1" iostandard="POD12_DCI" loc="AL20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="29" name="c0_ddr4_dm_dbi_n2" iostandard="POD12_DCI" loc="AH22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="30" name="c0_ddr4_dm_dbi_n3" iostandard="POD12_DCI" loc="AE18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="31" name="c0_ddr4_dm_dbi_n4" iostandard="POD12_DCI" loc="AP18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="32" name="c0_ddr4_dm_dbi_n5" iostandard="POD12_DCI" loc="AM16" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="33" name="c0_ddr4_dm_dbi_n6" iostandard="POD12_DCI" loc="AH18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="34" name="c0_ddr4_dm_dbi_n7" iostandard="POD12_DCI" loc="AD15" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="35" name="c0_ddr4_dm_dbi_n8" iostandard="POD12_DCI" loc="AF11" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="36" name="c0_ddr4_dq0" iostandard="POD12_DCI" loc="AM19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="37" name="c0_ddr4_dq1" iostandard="POD12_DCI" loc="AN19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="38" name="c0_ddr4_dq2" iostandard="POD12_DCI" loc="AP21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="39" name="c0_ddr4_dq3" iostandard="POD12_DCI" loc="AP22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="40" name="c0_ddr4_dq4" iostandard="POD12_DCI" loc="AN22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="41" name="c0_ddr4_dq5" iostandard="POD12_DCI" loc="AP23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="42" name="c0_ddr4_dq6" iostandard="POD12_DCI" loc="AM23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="43" name="c0_ddr4_dq7" iostandard="POD12_DCI" loc="AN23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="44" name="c0_ddr4_dq8" iostandard="POD12_DCI" loc="AL22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="45" name="c0_ddr4_dq9" iostandard="POD12_DCI" loc="AL23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="46" name="c0_ddr4_dq10" iostandard="POD12_DCI" loc="AJ19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="47" name="c0_ddr4_dq11" iostandard="POD12_DCI" loc="AK19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="48" name="c0_ddr4_dq12" iostandard="POD12_DCI" loc="AJ20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="49" name="c0_ddr4_dq13" iostandard="POD12_DCI" loc="AK20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="50" name="c0_ddr4_dq14" iostandard="POD12_DCI" loc="AJ21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="51" name="c0_ddr4_dq15" iostandard="POD12_DCI" loc="AJ22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="52" name="c0_ddr4_dq16" iostandard="POD12_DCI" loc="AG21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="53" name="c0_ddr4_dq17" iostandard="POD12_DCI" loc="AH21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="54" name="c0_ddr4_dq18" iostandard="POD12_DCI" loc="AG19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="55" name="c0_ddr4_dq19" iostandard="POD12_DCI" loc="AG20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="56" name="c0_ddr4_dq20" iostandard="POD12_DCI" loc="AF21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="57" name="c0_ddr4_dq21" iostandard="POD12_DCI" loc="AF22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="58" name="c0_ddr4_dq22" iostandard="POD12_DCI" loc="AE23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="59" name="c0_ddr4_dq23" iostandard="POD12_DCI" loc="AE24" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="60" name="c0_ddr4_dq24" iostandard="POD12_DCI" loc="AB19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="61" name="c0_ddr4_dq25" iostandard="POD12_DCI" loc="AC19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="62" name="c0_ddr4_dq26" iostandard="POD12_DCI" loc="AD20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="63" name="c0_ddr4_dq27" iostandard="POD12_DCI" loc="AE20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="64" name="c0_ddr4_dq28" iostandard="POD12_DCI" loc="AC18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="65" name="c0_ddr4_dq29" iostandard="POD12_DCI" loc="AD19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="66" name="c0_ddr4_dq30" iostandard="POD12_DCI" loc="AA19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="67" name="c0_ddr4_dq31" iostandard="POD12_DCI" loc="AA20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="68" name="c0_ddr4_dq32" iostandard="POD12_DCI" loc="AN13" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="69" name="c0_ddr4_dq33" iostandard="POD12_DCI" loc="AP13" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="70" name="c0_ddr4_dq34" iostandard="POD12_DCI" loc="AM18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="71" name="c0_ddr4_dq35" iostandard="POD12_DCI" loc="AN18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="72" name="c0_ddr4_dq36" iostandard="POD12_DCI" loc="AP16" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="73" name="c0_ddr4_dq37" iostandard="POD12_DCI" loc="AP15" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="74" name="c0_ddr4_dq38" iostandard="POD12_DCI" loc="AN17" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="75" name="c0_ddr4_dq39" iostandard="POD12_DCI" loc="AN16" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="76" name="c0_ddr4_dq40" iostandard="POD12_DCI" loc="AL16" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="77" name="c0_ddr4_dq41" iostandard="POD12_DCI" loc="AL15" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="78" name="c0_ddr4_dq42" iostandard="POD12_DCI" loc="AK18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="79" name="c0_ddr4_dq43" iostandard="POD12_DCI" loc="AL18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="80" name="c0_ddr4_dq44" iostandard="POD12_DCI" loc="AJ17" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="81" name="c0_ddr4_dq45" iostandard="POD12_DCI" loc="AK17" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="82" name="c0_ddr4_dq46" iostandard="POD12_DCI" loc="AJ16" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="83" name="c0_ddr4_dq47" iostandard="POD12_DCI" loc="AJ15" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="84" name="c0_ddr4_dq48" iostandard="POD12_DCI" loc="AF18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="85" name="c0_ddr4_dq49" iostandard="POD12_DCI" loc="AG18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="86" name="c0_ddr4_dq50" iostandard="POD12_DCI" loc="AE17" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="87" name="c0_ddr4_dq51" iostandard="POD12_DCI" loc="AF17" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="88" name="c0_ddr4_dq52" iostandard="POD12_DCI" loc="AF16" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="89" name="c0_ddr4_dq53" iostandard="POD12_DCI" loc="AF15" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="90" name="c0_ddr4_dq54" iostandard="POD12_DCI" loc="AG15" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="91" name="c0_ddr4_dq55" iostandard="POD12_DCI" loc="AG14" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="92" name="c0_ddr4_dq56" iostandard="POD12_DCI" loc="AC17" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="93" name="c0_ddr4_dq57" iostandard="POD12_DCI" loc="AC16" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="94" name="c0_ddr4_dq58" iostandard="POD12_DCI" loc="AB16" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="95" name="c0_ddr4_dq59" iostandard="POD12_DCI" loc="AB15" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="96" name="c0_ddr4_dq60" iostandard="POD12_DCI" loc="AA14" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="97" name="c0_ddr4_dq61" iostandard="POD12_DCI" loc="AB14" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="98" name="c0_ddr4_dq62" iostandard="POD12_DCI" loc="AD17" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="99" name="c0_ddr4_dq63" iostandard="POD12_DCI" loc="AD16" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="100" name="c0_ddr4_dq64" iostandard="POD12_DCI" loc="AD14" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="101" name="c0_ddr4_dq65" iostandard="POD12_DCI" loc="AE14" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="102" name="c0_ddr4_dq66" iostandard="POD12_DCI" loc="AE13" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="103" name="c0_ddr4_dq67" iostandard="POD12_DCI" loc="AF13" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="104" name="c0_ddr4_dq68" iostandard="POD12_DCI" loc="AE12" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="105" name="c0_ddr4_dq69" iostandard="POD12_DCI" loc="AF12" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="106" name="c0_ddr4_dq70" iostandard="POD12_DCI" loc="AB13" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="107" name="c0_ddr4_dq71" iostandard="POD12_DCI" loc="AC13" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="108" name="c0_ddr4_dqs0_c" iostandard="DIFF_POD12_DCI" loc="AN21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="109" name="c0_ddr4_dqs0_t" iostandard="DIFF_POD12_DCI" loc="AM21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="110" name="c0_ddr4_dqs1_c" iostandard="DIFF_POD12_DCI" loc="AK23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="111" name="c0_ddr4_dqs1_t" iostandard="DIFF_POD12_DCI" loc="AK22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="112" name="c0_ddr4_dqs2_c" iostandard="DIFF_POD12_DCI" loc="AG23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="113" name="c0_ddr4_dqs2_t" iostandard="DIFF_POD12_DCI" loc="AF23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="114" name="c0_ddr4_dqs3_c" iostandard="DIFF_POD12_DCI" loc="AB18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="115" name="c0_ddr4_dqs3_t" iostandard="DIFF_POD12_DCI" loc="AA18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="116" name="c0_ddr4_dqs4_c" iostandard="DIFF_POD12_DCI" loc="AN14" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="117" name="c0_ddr4_dqs4_t" iostandard="DIFF_POD12_DCI" loc="AM14" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="118" name="c0_ddr4_dqs5_c" iostandard="DIFF_POD12_DCI" loc="AK14" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="119" name="c0_ddr4_dqs5_t" iostandard="DIFF_POD12_DCI" loc="AK15" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="120" name="c0_ddr4_dqs6_c" iostandard="DIFF_POD12_DCI" loc="AJ14" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="121" name="c0_ddr4_dqs6_t" iostandard="DIFF_POD12_DCI" loc="AH14" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="122" name="c0_ddr4_dqs7_c" iostandard="DIFF_POD12_DCI" loc="AA15" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="123" name="c0_ddr4_dqs7_t" iostandard="DIFF_POD12_DCI" loc="AA16" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="124" name="c0_ddr4_dqs8_c" iostandard="DIFF_POD12_DCI" loc="AD12" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="125" name="c0_ddr4_dqs8_t" iostandard="DIFF_POD12_DCI" loc="AC12" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240" />
    <pin index="126" name="c0_ddr4_odt0" iostandard="SSTL12_DCI" loc="AH13" output_impedance="RDRV_40_40" slew="FAST" />
    <pin index="127" name="c0_ddr4_reset_n" iostandard="LVCMOS12" loc="AK8" drive="8" />
    <pin index="128" name="GPIO_LED_0_LS" iostandard="LVCMOS12" loc="AF10" />
    <pin index="129" name="GPIO_LED_1_LS" iostandard="LVCMOS12" loc="AC14" />
    <pin index="130" name="GPIO_LED_2_LS" iostandard="LVCMOS12" loc="AG9" />
    <pin index="131" name="GPIO_LED_3_LS" iostandard="LVCMOS12" loc="AF8" />
    <pin index="132" name="GPIO_LED_4_LS" iostandard="LVCMOS12" loc="AH8" />
    <pin index="133" name="GPIO_LED_5_LS" iostandard="LVCMOS12" loc="AG8" />
    <pin index="134" name="GPIO_LED_6_LS" iostandard="LVCMOS12" loc="AH11" />
    <pin index="135" name="GPIO_LED_7_LS" iostandard="LVCMOS12" loc="AG11" />
    <pin index="136" name="szg_porta_s0_d0p" loc="N9" />
    <pin index="137" name="szg_porta_s1_d1p" loc="L8" />
    <pin index="138" name="szg_porta_s2_d0n" loc="N8" />
    <pin index="139" name="szg_porta_s3_d1n" loc="K8" />
    <pin index="140" name="szg_porta_s4_d2p" loc="D6" />
    <pin index="141" name="szg_porta_s5_d3p" loc="H6" />
    <pin index="142" name="szg_porta_s6_d2n" loc="D5" />
    <pin index="143" name="szg_porta_s7_d3n" loc="G6" />
    <pin index="144" name="szg_porta_s8_d4p" loc="B5" />
    <pin index="145" name="szg_porta_s9_d5p" loc="J7" />
    <pin index="146" name="szg_porta_s10_d4n" loc="A5" />
    <pin index="147" name="szg_porta_s11_d5n" loc="J6" />
    <pin index="148" name="szg_porta_s12_d6p" loc="C1" />
    <pin index="149" name="szg_porta_s13_d7p" loc="A3" />
    <pin index="150" name="szg_porta_s14_d6n" loc="B1" />
    <pin index="151" name="szg_porta_s15_d7n" loc="A2" />
    <pin index="152" name="szg_porta_s16" loc="E5" />
    <pin index="153" name="szg_porta_s17" loc="B4" />
    <pin index="154" name="szg_porta_s18" loc="F6" />
    <pin index="155" name="szg_porta_s19" loc="C4" />
    <pin index="156" name="szg_porta_s20" loc="E2" />
    <pin index="157" name="szg_porta_s21" loc="B3" />
    <pin index="158" name="szg_porta_s22" loc="E3" />
    <pin index="159" name="szg_porta_s23" loc="C3" />
    <pin index="160" name="szg_porta_s24" loc="F4" />
    <pin index="161" name="szg_porta_s25" loc="D1" />
    <pin index="162" name="szg_porta_s26" loc="F5" />
    <pin index="163" name="szg_porta_s27" loc="E1" />
    <pin index="164" name="szg_porta_p2c_clkp" loc="E4" />
    <pin index="165" name="szg_porta_c2p_clkp" loc="D2" />
    <pin index="166" name="szg_porta_p2c_clkn" loc="D4" />
    <pin index="167" name="szg_porta_c2p_clkn" loc="C2" />
    <pin index="168" name="szg_portb_s0_d0p" loc="E9" />
    <pin index="169" name="szg_portb_s1_d1p" loc="H9" />
    <pin index="170" name="szg_portb_s2_d0n" loc="D9" />
    <pin index="171" name="szg_portb_s3_d1n" loc="G9" />
    <pin index="172" name="szg_portb_s4_d2p" loc="B10" />
    <pin index="173" name="szg_portb_s5_d3p" loc="B11" />
    <pin index="174" name="szg_portb_s6_d2n" loc="A10" />
    <pin index="175" name="szg_portb_s7_d3n" loc="A11" />
    <pin index="176" name="szg_portb_s8_d4p" loc="F12" />
    <pin index="177" name="szg_portb_s9_d5p" loc="B9" />
    <pin index="178" name="szg_portb_s10_d4n" loc="E12" />
    <pin index="179" name="szg_portb_s11_d5n" loc="B8" />
    <pin index="180" name="szg_portb_s12_d6p" loc="F8" />
    <pin index="181" name="szg_portb_s13_d7p" loc="C9" />
    <pin index="182" name="szg_portb_s14_d6n" loc="E8" />
    <pin index="183" name="szg_portb_s15_d7n" loc="C8" />
    <pin index="184" name="szg_portb_s16" loc="A7" />
    <pin index="185" name="szg_portb_s17" loc="A8" />
    <pin index="186" name="szg_portb_s18" loc="D7" />
    <pin index="187" name="szg_portb_s19" loc="A9" />
    <pin index="188" name="szg_portb_s20" loc="J14" />
    <pin index="189" name="szg_portb_s21" loc="A6" />
    <pin index="190" name="szg_portb_s22" loc="K14" />
    <pin index="191" name="szg_portb_s23" loc="B6" />
    <pin index="192" name="szg_portb_s24" loc="L13" />
    <pin index="193" name="szg_portb_s25" loc="C6" />
    <pin index="194" name="szg_portb_s26" loc="M13" />
    <pin index="195" name="szg_portb_s27" loc="C7" />
    <pin index="196" name="szg_portb_p2c_clkp" loc="G10" />
    <pin index="197" name="szg_portb_c2p_clkp" loc="F7" />
    <pin index="198" name="szg_portb_p2c_clkn" loc="F10" />
    <pin index="199" name="szg_portb_c2p_clkn" loc="E7" />
    <pin index="200" name="szg_portc_s0_d0p" loc="G15" />
    <pin index="201" name="szg_portc_s1_d1p" loc="H19" />
    <pin index="202" name="szg_portc_s2_d0n" loc="F15" />
    <pin index="203" name="szg_portc_s3_d1n" loc="G19" />
    <pin index="204" name="szg_portc_s4_d2p" loc="L17" />
    <pin index="205" name="szg_portc_s5_d3p" loc="G14" />
    <pin index="206" name="szg_portc_s6_d2n" loc="L16" />
    <pin index="207" name="szg_portc_s7_d3n" loc="F13" />
    <pin index="208" name="szg_portc_s8_d4p" loc="J16" />
    <pin index="209" name="szg_portc_s9_d5p" loc="D17" />
    <pin index="210" name="szg_portc_s10_d4n" loc="J15" />
    <pin index="211" name="szg_portc_s11_d5n" loc="C17" />
    <pin index="212" name="szg_portc_s12_d6p" loc="D16" />
    <pin index="213" name="szg_portc_s13_d7p" loc="A17" />
    <pin index="214" name="szg_portc_s14_d6n" loc="C16" />
    <pin index="215" name="szg_portc_s15_d7n" loc="A16" />
    <pin index="216" name="szg_portc_s16" loc="E13" />
    <pin index="217" name="szg_portc_s17" loc="B15" />
    <pin index="218" name="szg_portc_s18" loc="C14" />
    <pin index="219" name="szg_portc_s19" loc="B16" />
    <pin index="220" name="szg_portc_s20" loc="K15" />
    <pin index="221" name="szg_portc_s21" loc="A14" />
    <pin index="222" name="szg_portc_s22" loc="L15" />
    <pin index="223" name="szg_portc_s23" loc="A15" />
    <pin index="224" name="szg_portc_s24" loc="C12" />
    <pin index="225" name="szg_portc_s25" loc="B13" />
    <pin index="226" name="szg_portc_s26" loc="C13" />
    <pin index="227" name="szg_portc_s27" loc="B14" />
    <pin index="228" name="szg_portc_p2c_clkp" loc="F17" />
    <pin index="229" name="szg_portc_c2p_clkp" loc="A13" />
    <pin index="230" name="szg_portc_p2c_clkn" loc="F16" />
    <pin index="231" name="szg_portc_c2p_clkn" loc="A12" />
    <pin index="232" name="szg_portd_s0_d0p" loc="L23" />
    <pin index="233" name="szg_portd_s1_d1p" loc="H21" />
    <pin index="234" name="szg_portd_s2_d0n" loc="K24" />
    <pin index="235" name="szg_portd_s3_d1n" loc="H22" />
    <pin index="236" name="szg_portd_s4_d2p" loc="J25" />
    <pin index="237" name="szg_portd_s5_d3p" loc="G21" />
    <pin index="238" name="szg_portd_s6_d2n" loc="H26" />
    <pin index="239" name="szg_portd_s7_d3n" loc="F21" />
    <pin index="240" name="szg_portd_s8_d4p" loc="D20" />
    <pin index="241" name="szg_portd_s9_d5p" loc="G20" />
    <pin index="242" name="szg_portd_s10_d4n" loc="D21" />
    <pin index="243" name="szg_portd_s11_d5n" loc="F20" />
    <pin index="244" name="szg_portd_s12_d6p" loc="A20" />
    <pin index="245" name="szg_portd_s13_d7p" loc="E19" />
    <pin index="246" name="szg_portd_s14_d6n" loc="A21" />
    <pin index="247" name="szg_portd_s15_d7n" loc="D19" />
    <pin index="248" name="szg_portd_s16" loc="D22" />
    <pin index="249" name="szg_portd_s17" loc="C19" />
    <pin index="250" name="szg_portd_s18" loc="B23" />
    <pin index="251" name="szg_portd_s19" loc="C18" />
    <pin index="252" name="szg_portd_s20" loc="A23" />
    <pin index="253" name="szg_portd_s21" loc="C22" />
    <pin index="254" name="szg_portd_s22" loc="A22" />
    <pin index="255" name="szg_portd_s23" loc="C21" />
    <pin index="256" name="szg_portd_s24" loc="B21" />
    <pin index="257" name="szg_portd_s25" loc="A19" />
    <pin index="258" name="szg_portd_s26" loc="B20" />
    <pin index="259" name="szg_portd_s27" loc="A18" />
    <pin index="260" name="szg_portd_p2c_clkp" loc="F23" />
    <pin index="261" name="szg_portd_c2p_clkp" loc="B18" />
    <pin index="262" name="szg_portd_p2c_clkn" loc="E23" />
    <pin index="263" name="szg_portd_c2p_clkn" loc="B19" />
    <pin index="264" name="szg_porte_rx0p" loc="AC2" />
    <pin index="265" name="szg_porte_rx0n" loc="AC1" />
    <pin index="266" name="szg_porte_rx1p" loc="AB4" />
    <pin index="267" name="szg_porte_rx1n" loc="AB3" />
    <pin index="268" name="szg_porte_rx2p" loc="AA2" />
    <pin index="269" name="szg_porte_rx2n" loc="AA1" />
    <pin index="270" name="szg_porte_rx3p" loc="W2" />
    <pin index="271" name="szg_porte_rx3n" loc="W1" />
    <pin index="272" name="szg_porte_tx0p" loc="AC6" />
    <pin index="273" name="szg_porte_tx0n" loc="AC5" />
    <pin index="274" name="szg_porte_tx1p" loc="AA6" />
    <pin index="275" name="szg_porte_tx1n" loc="AA5" />
    <pin index="276" name="szg_porte_tx2p" loc="Y4" />
    <pin index="277" name="szg_porte_tx2n" loc="Y3" />
    <pin index="278" name="szg_porte_tx3p" loc="W6" />
    <pin index="279" name="szg_porte_tx3n" loc="W5" />
    <pin index="280" name="szg_porte_refclkp" loc="W10" />
    <pin index="281" name="szg_porte_refclkn" loc="W9" />
    <pin index="282" name="szg_porte_s0" loc="J19" />
    <pin index="283" name="szg_porte_s1" loc="H16" />
    <pin index="284" name="szg_porte_s2" loc="G16" />
    <pin index="285" name="szg_porte_s3" loc="L20" />
    <pin index="286" name="szg_porte_s4" loc="K20" />
    <pin index="287" name="szg_porte_s5" loc="J20" />
    <pin index="288" name="szg_porte_s6" loc="K19" />
    <pin index="289" name="szg_porte_s7" loc="K18" />
    <pin index="290" name="szg_porte_s8" loc="E18" />
    <pin index="291" name="szg_porte_s9" loc="E17" />
    <pin index="292" name="szg_porte_p2c_clkp" loc="E15" />
    <pin index="293" name="szg_porte_c2p_clkp" loc="H18" />
    <pin index="294" name="szg_porte_p2c_clkn" loc="E14" />
    <pin index="295" name="szg_porte_c2p_clkn" loc="H17" />
    <pin index="296" name="szg_portf_rx0p" loc="AJ2" />
    <pin index="297" name="szg_portf_rx0n" loc="AJ1" />
    <pin index="298" name="szg_portf_rx1p" loc="AG2" />
    <pin index="299" name="szg_portf_rx1n" loc="AG1" />
    <pin index="300" name="szg_portf_rx2p" loc="AF4" />
    <pin index="301" name="szg_portf_rx2n" loc="AF3" />
    <pin index="302" name="szg_portf_rx3p" loc="AE2" />
    <pin index="303" name="szg_portf_rx3n" loc="AE1" />
    <pin index="304" name="szg_portf_tx0p" loc="AH4" />
    <pin index="305" name="szg_portf_tx0n" loc="AH3" />
    <pin index="306" name="szg_portf_tx1p" loc="AG6" />
    <pin index="307" name="szg_portf_tx1n" loc="AG5" />
    <pin index="308" name="szg_portf_tx2p" loc="AE6" />
    <pin index="309" name="szg_portf_tx2n" loc="AE5" />
    <pin index="310" name="szg_portf_tx3p" loc="AD4" />
    <pin index="311" name="szg_portf_tx3n" loc="AD3" />
    <pin index="312" name="szg_portf_refclkp" loc="AA10" />
    <pin index="313" name="szg_portf_refclkn" loc="AA9" />
    <pin index="314" name="szg_portf_s0" loc="J21" />
    <pin index="315" name="szg_portf_s1" loc="J22" />
    <pin index="316" name="szg_portf_s2" loc="K22" />
    <pin index="317" name="szg_portf_s3" loc="K23" />
    <pin index="318" name="szg_portf_s4" loc="L21" />
    <pin index="319" name="szg_portf_s5" loc="L22" />
    <pin index="320" name="szg_portf_s6" loc="E24" />
    <pin index="321" name="szg_portf_s7" loc="G25" />
    <pin index="322" name="szg_portf_s8" loc="G26" />
    <pin index="323" name="szg_portf_s9" loc="H23" />
    <pin index="324" name="szg_portf_p2c_clkp" loc="G23" />
    <pin index="325" name="szg_portf_c2p_clkp" loc="J24" />
    <pin index="326" name="szg_portf_p2c_clkn" loc="G24" />
    <pin index="327" name="szg_portf_c2p_clkn" loc="H24" />
    <pin index="328" name="szg_portg_rx0p" loc="AP4" />
    <pin index="329" name="szg_portg_rx0n" loc="AP3" />
    <pin index="330" name="szg_portg_rx1p" loc="AN2" />
    <pin index="331" name="szg_portg_rx1n" loc="AN1" />
    <pin index="332" name="szg_portg_rx2p" loc="AL2" />
    <pin index="333" name="szg_portg_rx2n" loc="AL1" />
    <pin index="334" name="szg_portg_rx3p" loc="AK4" />
    <pin index="335" name="szg_portg_rx3n" loc="AK3" />
    <pin index="336" name="szg_portg_tx0p" loc="AN6" />
    <pin index="337" name="szg_portg_tx0n" loc="AN5" />
    <pin index="338" name="szg_portg_tx1p" loc="AM4" />
    <pin index="339" name="szg_portg_tx1n" loc="AM3" />
    <pin index="340" name="szg_portg_tx2p" loc="AL6" />
    <pin index="341" name="szg_portg_tx2n" loc="AL5" />
    <pin index="342" name="szg_portg_tx3p" loc="AJ6" />
    <pin index="343" name="szg_portg_tx3n" loc="AJ5" />
    <pin index="344" name="szg_portg_refclkp" loc="AC10" />
    <pin index="345" name="szg_portg_refclkn" loc="AC9" />
    <pin index="346" name="szg_portg_s0" loc="D11" />
    <pin index="347" name="szg_portg_s1" loc="D10" />
    <pin index="348" name="szg_portg_s2" loc="L12" />
    <pin index="349" name="szg_portg_s3" loc="H13" />
    <pin index="350" name="szg_portg_s4" loc="H11" />
    <pin index="351" name="szg_portg_s5" loc="H12" />
    <pin index="352" name="szg_portg_s6" loc="L11" />
    <pin index="353" name="szg_portg_s7" loc="J11" />
    <pin index="354" name="szg_portg_s8" loc="G11" />
    <pin index="355" name="szg_portg_s9" loc="K12" />
    <pin index="356" name="szg_portg_p2c_clkp" loc="F11" />
    <pin index="357" name="szg_portg_c2p_clkp" loc="L14" />
    <pin index="358" name="szg_portg_p2c_clkn" loc="E10" />
    <pin index="359" name="szg_portg_c2p_clkn" loc="K13" />
    <pin index="360" name ="qsfp1_tx1n" loc="M3"/>
    <pin index="361" name ="qsfp1_tx1p" loc="M4"/>
    <pin index="362" name ="qsfp1_rx1n" loc="N1"/>
    <pin index="363" name ="qsfp1_rx1p" loc="N2"/>
    <pin index="364" name ="qsfp1_tx2n" loc="L5"/>
    <pin index="365" name ="qsfp1_tx2p" loc="L6"/>
    <pin index="366" name ="qsfp1_rx2n" loc="L1"/>
    <pin index="367" name ="qsfp1_rx2p" loc="L2"/>
    <pin index="368" name ="qsfp1_tx3n" loc="K3"/>
    <pin index="369" name ="qsfp1_tx3p" loc="K4"/>
    <pin index="370" name ="qsfp1_rx3n" loc="J1"/>
    <pin index="371" name ="qsfp1_rx3p" loc="J2"/>
    <pin index="372" name ="qsfp1_tx4n" loc="H3"/>
    <pin index="373" name ="qsfp1_tx4p" loc="H4"/>
    <pin index="374" name ="qsfp1_rx4n" loc="G1"/>
    <pin index="375" name ="qsfp1_rx4p" loc="G2"/>
    <pin index="376" name ="qsfp1_si5341_clock8_p" loc="T8"/>
    <pin index="377" name ="qsfp1_si5341_clock8_n" loc="T7"/>
    <pin index="378" name ="qsfp1_si5338_clock3_p" loc="R10"/>
    <pin index="379" name ="qsfp1_si5338_clock3_n" loc="R9"/>
    <pin index="380" name ="qsfp2_tx1n" loc="U5"/>
    <pin index="381" name ="qsfp2_tx1p" loc="U6"/>
    <pin index="382" name ="qsfp2_rx1n" loc="V3"/>
    <pin index="383" name ="qsfp2_rx1p" loc="V4"/>
    <pin index="384" name ="qsfp2_tx2n" loc="T3"/>
    <pin index="385" name ="qsfp2_tx2p" loc="T4"/>
    <pin index="386" name ="qsfp2_rx2n" loc="U1"/>
    <pin index="387" name ="qsfp2_rx2p" loc="U2"/>
    <pin index="388" name ="qsfp2_tx3n" loc="R5"/>
    <pin index="389" name ="qsfp2_tx3p" loc="R6"/>
    <pin index="390" name ="qsfp2_rx3n" loc="R1"/>
    <pin index="391" name ="qsfp2_rx3p" loc="R2"/>
    <pin index="392" name ="qsfp2_tx4n" loc="N5"/>
    <pin index="393" name ="qsfp2_tx4p" loc="N6"/>
    <pin index="394" name ="qsfp2_rx4n" loc="P3"/>
    <pin index="395" name ="qsfp2_rx4p" loc="P4"/>
    <pin index="396" name ="qsfp2_si5341_clock7_p" loc="V8"/>
    <pin index="397" name ="qsfp2_si5341_clock7_n" loc="V7"/>
    <pin index="398" name ="qsfp2_si5338_clock2_p" loc="U10"/>
    <pin index="399" name ="qsfp2_si5338_clock2_n" loc="U9"/>
    <pin index="400" name ="si5341_clock3_p" iostandard="LVDS" loc="D15" diff_term="FALSE"/>
    <pin index="401" name ="si5341_clock3_n" iostandard="LVDS" loc="D14" diff_term="FALSE"/>
    <pin index="402" name ="si5341_clock4_p" iostandard="LVDS" loc="F22" diff_term="FALSE"/>
    <pin index="403" name ="si5341_clock4_n" iostandard="LVDS" loc="E22" diff_term="FALSE"/>
  </pins>
</part_info>
