

================================================================
== Vivado HLS Report for 'attention'
================================================================
* Date:           Sun Dec  1 01:11:30 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_64th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6422|     6422| 64.220 us | 64.220 us |  6422|  6422|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_linear_forward_no_mu_fu_315  |linear_forward_no_mu  |      510|      510| 5.100 us | 5.100 us |  510|  510|   none  |
        |grp_rms_norm_24_s_fu_336         |rms_norm_24_s         |      372|      372| 3.720 us | 3.720 us |  372|  372|   none  |
        |grp_softmax_1_2_6_s_fu_345       |softmax_1_2_6_s       |      883|      883| 8.830 us | 8.830 us |  883|  883|   none  |
        |grp_quantize_activation_fu_356   |quantize_activation   |      151|      151| 1.510 us | 1.510 us |  151|  151|   none  |
        |grp_apply_rotary_pos_emb_fu_366  |apply_rotary_pos_emb  |      130|      130| 1.300 us | 1.300 us |  130|  130|   none  |
        |grp_GEMM_3D_float_1_fu_378       |GEMM_3D_float_1       |      749|      749| 7.490 us | 7.490 us |  749|  749|   none  |
        |grp_GEMM_3D_float_fu_385         |GEMM_3D_float         |      773|      773| 7.730 us | 7.730 us |  773|  773|   none  |
        |grp_cache_update_1_fu_392        |cache_update_1        |      317|      317| 3.170 us | 3.170 us |  317|  317|   none  |
        |grp_cache_update_fu_400          |cache_update          |      317|      317| 3.170 us | 3.170 us |  317|  317|   none  |
        |grp_transpose_last_two_d_fu_408  |transpose_last_two_d  |      317|      317| 3.170 us | 3.170 us |  317|  317|   none  |
        |grp_reshape_2D_to_3D_fu_414      |reshape_2D_to_3D      |       53|       53| 0.530 us | 0.530 us |   53|   53|   none  |
        |grp_init_3d_mem_fu_420           |init_3d_mem           |       37|       37| 0.370 us | 0.370 us |   37|   37|   none  |
        |grp_init_2d_mem_fu_432           |init_2d_mem           |       25|       25| 0.250 us | 0.250 us |   25|   25|   none  |
        |grp_init_2d_mem_fu_438           |init_2d_mem           |       25|       25| 0.250 us | 0.250 us |   25|   25|   none  |
        |grp_init_2d_mem_fu_444           |init_2d_mem           |       25|       25| 0.250 us | 0.250 us |   25|   25|   none  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SF_LOOP_1        |       88|       88|        44|          -|          -|     2|    no    |
        | + SF_LOOP_3       |       42|       42|         7|          -|          -|     6|    no    |
        |- ATTN_2D_LOOP_2   |       52|       52|        26|          -|          -|     2|    no    |
        | + ATTN_2D_LOOP_3  |       24|       24|         2|          -|          -|    12|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    429|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       20|     92|   18833|  21686|    0|
|Memory           |       19|      -|     928|    151|    0|
|Multiplexer      |        -|      -|       -|   2029|    -|
|Register         |        -|      -|     368|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       39|     92|   20129|  24295|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       13|     41|      18|     45|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |grp_GEMM_3D_float_fu_385         |GEMM_3D_float         |        0|      5|   237|   312|    0|
    |grp_GEMM_3D_float_1_fu_378       |GEMM_3D_float_1       |        0|      5|   236|   312|    0|
    |grp_apply_rotary_pos_emb_fu_366  |apply_rotary_pos_emb  |        8|      8|   649|   648|    0|
    |grp_cache_update_fu_400          |cache_update          |        1|      0|    61|   321|    0|
    |grp_cache_update_1_fu_392        |cache_update_1        |        2|      0|    64|   317|    0|
    |dut_mul_58ns_56s_QgW_U66         |dut_mul_58ns_56s_QgW  |        0|     10|   230|   165|    0|
    |grp_init_2d_mem_fu_432           |init_2d_mem           |        0|      0|     7|    50|    0|
    |grp_init_2d_mem_fu_438           |init_2d_mem           |        0|      0|     7|    50|    0|
    |grp_init_2d_mem_fu_444           |init_2d_mem           |        0|      0|     7|    50|    0|
    |grp_init_3d_mem_fu_420           |init_3d_mem           |        0|      0|    24|    81|    0|
    |grp_linear_forward_no_mu_fu_315  |linear_forward_no_mu  |        0|      3|  9094|  7233|    0|
    |grp_quantize_activation_fu_356   |quantize_activation   |        0|     20|  1143|  1874|    0|
    |grp_reshape_2D_to_3D_fu_414      |reshape_2D_to_3D      |        0|      0|    30|   146|    0|
    |grp_rms_norm_24_s_fu_336         |rms_norm_24_s         |        0|     23|  4839|  8115|    0|
    |grp_softmax_1_2_6_s_fu_345       |softmax_1_2_6_s       |        9|     18|  2151|  1782|    0|
    |grp_transpose_last_two_d_fu_408  |transpose_last_two_d  |        0|      0|    54|   230|    0|
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                            |                      |       20|     92| 18833| 21686|    0|
    +---------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |q_proj_re_0_V_U           |apply_rotary_pos_ibs  |        3|   0|   0|    0|    24|   40|     1|          960|
    |k_proj_re_0_V_U           |apply_rotary_pos_ibs  |        3|   0|   0|    0|    24|   40|     1|          960|
    |v_proj_re_0_V_U           |apply_rotary_pos_ibs  |        3|   0|   0|    0|    24|   40|     1|          960|
    |attn_weights_0_V_U        |attention_attn_weJfO  |        0|  80|   8|    0|    12|   40|     1|          480|
    |k_cache_upd_V_U           |attention_k_cacheGfk  |        2|   0|   0|    0|   144|   40|     1|         5760|
    |v_cache_upd_V_U           |attention_k_cacheGfk  |        2|   0|   0|    0|   144|   40|     1|         5760|
    |k_proj_transposed_V_U     |attention_k_cacheGfk  |        2|   0|   0|    0|   144|   40|     1|         5760|
    |k_weights_U               |attention_k_weights   |        1|   0|   0|    0|   144|    8|     1|         1152|
    |ln_weight_in_V_U          |attention_ln_weigsc4  |        0|  80|  15|    0|    24|   40|     1|          960|
    |ln_weight_V_U             |attention_ln_weigtde  |        0|  80|  15|    0|    24|   40|     1|          960|
    |o_weights_U               |attention_o_weights   |        1|   0|   0|    0|   144|    8|     1|         1152|
    |q_proj_0_V_U              |attention_q_proj_Bew  |        0|  80|  15|    0|    24|   40|     1|          960|
    |k_proj_0_V_U              |attention_q_proj_Bew  |        0|  80|  15|    0|    24|   40|     1|          960|
    |attn_output_2D_0_V_U      |attention_q_proj_Bew  |        0|  80|  15|    0|    24|   40|     1|          960|
    |q_weights_U               |attention_q_weights   |        1|   0|   0|    0|   144|    8|     1|         1152|
    |quantized_hidden_sta_U    |attention_quantizudo  |        0|  16|   1|    0|     6|    8|     1|           48|
    |quantized_hidden_sta_1_U  |attention_quantizudo  |        0|  16|   1|    0|     6|    8|     1|           48|
    |quantized_hidden_sta_2_U  |attention_quantizudo  |        0|  16|   1|    0|     6|    8|     1|           48|
    |quantized_hidden_sta_3_U  |attention_quantizudo  |        0|  16|   1|    0|     6|    8|     1|           48|
    |quantized_final_outp_U    |attention_quantizudo  |        0|  16|   1|    0|     6|    8|     1|           48|
    |quantized_final_outp_1_U  |attention_quantizudo  |        0|  16|   1|    0|     6|    8|     1|           48|
    |quantized_final_outp_2_U  |attention_quantizudo  |        0|  16|   1|    0|     6|    8|     1|           48|
    |quantized_final_outp_3_U  |attention_quantizudo  |        0|  16|   1|    0|     6|    8|     1|           48|
    |v_proj_0_V_U              |attention_v_proj_DeQ  |        0|  80|  15|    0|    24|   40|     1|          960|
    |q_embed_0_V_U             |attention_v_proj_DeQ  |        0|  80|  15|    0|    24|   40|     1|          960|
    |k_embed_0_V_U             |attention_v_proj_DeQ  |        0|  80|  15|    0|    24|   40|     1|          960|
    |attn_output_0_U           |attention_v_proj_DeQ  |        0|  80|  15|    0|    24|   40|     1|          960|
    |v_weights_U               |attention_v_weights   |        1|   0|   0|    0|   144|    8|     1|         1152|
    +--------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                     |                      |       19| 928| 151|    0|  1356|  736|    28|        34272|
    +--------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln1265_fu_510_p2              |     +    |      0|  0|   15|           5|           5|
    |add_ln180_fu_500_p2               |     +    |      0|  0|   12|           3|           1|
    |add_ln203_fu_689_p2               |     +    |      0|  0|   15|           6|           6|
    |add_ln211_fu_602_p2               |     +    |      0|  0|   10|           2|           1|
    |add_ln212_fu_678_p2               |     +    |      0|  0|   13|           4|           1|
    |add_ln213_fu_684_p2               |     +    |      0|  0|   15|           6|           6|
    |h_fu_462_p2                       |     +    |      0|  0|   10|           2|           1|
    |sub_ln1148_fu_555_p2              |     -    |      0|  0|  120|           1|         113|
    |sub_ln1265_fu_488_p2              |     -    |      0|  0|   15|           5|           5|
    |sub_ln203_fu_662_p2               |     -    |      0|  0|   15|           6|           6|
    |sub_ln213_fu_636_p2               |     -    |      0|  0|   15|           6|           6|
    |sub_ln703_fu_579_p2               |     -    |      0|  0|   47|           1|          40|
    |icmp_ln178_fu_456_p2              |   icmp   |      0|  0|    9|           2|           3|
    |icmp_ln180_fu_494_p2              |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln211_fu_596_p2              |   icmp   |      0|  0|    9|           2|           3|
    |icmp_ln212_fu_672_p2              |   icmp   |      0|  0|    9|           4|           4|
    |ap_block_state10_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state12_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state14_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state27_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state2_on_subcall_done   |    or    |      0|  0|    2|           1|           1|
    |ap_block_state33_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |select_ln1148_2_fu_588_p3         |  select  |      0|  0|   40|           1|          40|
    |select_ln1148_fu_570_p3           |  select  |      0|  0|   39|           1|          39|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0|  429|          66|         289|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |                        Name                       | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                          |  169|         38|    1|         38|
    |attn_output_0_address0                             |   15|          3|    5|         15|
    |attn_output_0_ce0                                  |   15|          3|    1|          3|
    |attn_output_0_we0                                  |    9|          2|    1|          2|
    |attn_output_2D_0_V_address0                        |   27|          5|    5|         25|
    |attn_output_2D_0_V_ce0                             |   27|          5|    1|          5|
    |attn_output_2D_0_V_ce1                             |    9|          2|    1|          2|
    |attn_output_2D_0_V_d0                              |   21|          4|   40|        160|
    |attn_output_2D_0_V_we0                             |   21|          4|    1|          4|
    |attn_weights_0_V_address0                          |   33|          6|    4|         24|
    |attn_weights_0_V_ce0                               |   27|          5|    1|          5|
    |attn_weights_0_V_d0                                |   21|          4|   40|        160|
    |attn_weights_0_V_we0                               |   21|          4|    1|          4|
    |d107_0_0_reg_304                                   |    9|          2|    4|          8|
    |d_0_0_reg_282                                      |    9|          2|    3|          6|
    |final_output_0_V_address0                          |   15|          3|    5|         15|
    |final_output_0_V_ce0                               |   15|          3|    1|          3|
    |final_output_0_V_ce1                               |    9|          2|    1|          2|
    |final_output_0_V_d0                                |   15|          3|   40|        120|
    |final_output_0_V_we0                               |   15|          3|    1|          3|
    |final_output_0_V_we1                               |    9|          2|    1|          2|
    |grp_linear_forward_no_mu_fu_315_input_0_0_V_q0     |   15|          3|    8|         24|
    |grp_linear_forward_no_mu_fu_315_input_1_0_V_q0     |   15|          3|    8|         24|
    |grp_linear_forward_no_mu_fu_315_input_2_0_V_q0     |   15|          3|    8|         24|
    |grp_linear_forward_no_mu_fu_315_input_3_0_V_q0     |   15|          3|    8|         24|
    |grp_linear_forward_no_mu_fu_315_output_0_V_q0      |   27|          5|   40|        200|
    |grp_linear_forward_no_mu_fu_315_packed_weights_q0  |   27|          5|    8|         40|
    |grp_linear_forward_no_mu_fu_315_w_scale_V          |   27|          5|   22|        110|
    |grp_quantize_activation_fu_356_input_0_V_q0        |   15|          3|   40|        120|
    |grp_quantize_activation_fu_356_input_0_V_q1        |   15|          3|   40|        120|
    |grp_reshape_2D_to_3D_fu_414_input_0_V_q0           |   21|          4|   40|        160|
    |grp_rms_norm_24_s_fu_336_input_0_V_q0              |   15|          3|   40|        120|
    |grp_rms_norm_24_s_fu_336_weight_V_q0               |   15|          3|   40|        120|
    |h106_0_0_reg_293                                   |    9|          2|    2|          4|
    |h_0_reg_271                                        |    9|          2|    2|          4|
    |hidden_states_0_V_address0                         |   15|          3|    5|         15|
    |hidden_states_0_V_ce0                              |   15|          3|    1|          3|
    |hidden_states_0_V_ce1                              |    9|          2|    1|          2|
    |hidden_states_0_V_we0                              |    9|          2|    1|          2|
    |k_cache_upd_V_address0                             |   15|          3|    8|         24|
    |k_cache_upd_V_ce0                                  |   15|          3|    1|          3|
    |k_cache_upd_V_we0                                  |    9|          2|    1|          2|
    |k_embed_0_V_address0                               |   15|          3|    5|         15|
    |k_embed_0_V_ce0                                    |   15|          3|    1|          3|
    |k_embed_0_V_we0                                    |    9|          2|    1|          2|
    |k_proj_0_V_address0                                |   15|          3|    5|         15|
    |k_proj_0_V_ce0                                     |   15|          3|    1|          3|
    |k_proj_0_V_ce1                                     |    9|          2|    1|          2|
    |k_proj_0_V_we0                                     |    9|          2|    1|          2|
    |k_proj_re_0_V_address0                             |   21|          4|    5|         20|
    |k_proj_re_0_V_ce0                                  |   21|          4|    1|          4|
    |k_proj_re_0_V_ce1                                  |    9|          2|    1|          2|
    |k_proj_re_0_V_d0                                   |   15|          3|   40|        120|
    |k_proj_re_0_V_we0                                  |   15|          3|    1|          3|
    |k_proj_re_0_V_we1                                  |    9|          2|    1|          2|
    |k_proj_transposed_V_address0                       |   15|          3|    8|         24|
    |k_proj_transposed_V_ce0                            |   15|          3|    1|          3|
    |k_proj_transposed_V_we0                            |    9|          2|    1|          2|
    |k_weights_ce0                                      |    9|          2|    1|          2|
    |ln_weight_V_ce0                                    |    9|          2|    1|          2|
    |ln_weight_in_V_ce0                                 |    9|          2|    1|          2|
    |o_weights_ce0                                      |    9|          2|    1|          2|
    |q_embed_0_V_address0                               |   15|          3|    5|         15|
    |q_embed_0_V_ce0                                    |   15|          3|    1|          3|
    |q_embed_0_V_we0                                    |    9|          2|    1|          2|
    |q_proj_0_V_address0                                |   15|          3|    5|         15|
    |q_proj_0_V_ce0                                     |   15|          3|    1|          3|
    |q_proj_0_V_ce1                                     |    9|          2|    1|          2|
    |q_proj_0_V_we0                                     |    9|          2|    1|          2|
    |q_proj_re_0_V_address0                             |   21|          4|    5|         20|
    |q_proj_re_0_V_ce0                                  |   21|          4|    1|          4|
    |q_proj_re_0_V_ce1                                  |    9|          2|    1|          2|
    |q_proj_re_0_V_d0                                   |   15|          3|   40|        120|
    |q_proj_re_0_V_we0                                  |   15|          3|    1|          3|
    |q_proj_re_0_V_we1                                  |    9|          2|    1|          2|
    |q_weights_ce0                                      |    9|          2|    1|          2|
    |quantized_final_outp_1_address0                    |   21|          4|    3|         12|
    |quantized_final_outp_1_ce0                         |   21|          4|    1|          4|
    |quantized_final_outp_1_d0                          |   15|          3|    8|         24|
    |quantized_final_outp_1_we0                         |   15|          3|    1|          3|
    |quantized_final_outp_2_address0                    |   21|          4|    3|         12|
    |quantized_final_outp_2_ce0                         |   21|          4|    1|          4|
    |quantized_final_outp_2_d0                          |   15|          3|    8|         24|
    |quantized_final_outp_2_we0                         |   15|          3|    1|          3|
    |quantized_final_outp_3_address0                    |   21|          4|    3|         12|
    |quantized_final_outp_3_ce0                         |   21|          4|    1|          4|
    |quantized_final_outp_3_d0                          |   15|          3|    8|         24|
    |quantized_final_outp_3_we0                         |   15|          3|    1|          3|
    |quantized_final_outp_address0                      |   21|          4|    3|         12|
    |quantized_final_outp_ce0                           |   21|          4|    1|          4|
    |quantized_final_outp_d0                            |   15|          3|    8|         24|
    |quantized_final_outp_we0                           |   15|          3|    1|          3|
    |quantized_hidden_sta_1_address0                    |   21|          4|    3|         12|
    |quantized_hidden_sta_1_ce0                         |   21|          4|    1|          4|
    |quantized_hidden_sta_1_d0                          |   15|          3|    8|         24|
    |quantized_hidden_sta_1_we0                         |   15|          3|    1|          3|
    |quantized_hidden_sta_2_address0                    |   21|          4|    3|         12|
    |quantized_hidden_sta_2_ce0                         |   21|          4|    1|          4|
    |quantized_hidden_sta_2_d0                          |   15|          3|    8|         24|
    |quantized_hidden_sta_2_we0                         |   15|          3|    1|          3|
    |quantized_hidden_sta_3_address0                    |   21|          4|    3|         12|
    |quantized_hidden_sta_3_ce0                         |   21|          4|    1|          4|
    |quantized_hidden_sta_3_d0                          |   15|          3|    8|         24|
    |quantized_hidden_sta_3_we0                         |   15|          3|    1|          3|
    |quantized_hidden_sta_address0                      |   21|          4|    3|         12|
    |quantized_hidden_sta_ce0                           |   21|          4|    1|          4|
    |quantized_hidden_sta_d0                            |   15|          3|    8|         24|
    |quantized_hidden_sta_we0                           |   15|          3|    1|          3|
    |v_cache_upd_V_address0                             |   15|          3|    8|         24|
    |v_cache_upd_V_ce0                                  |   15|          3|    1|          3|
    |v_cache_upd_V_we0                                  |    9|          2|    1|          2|
    |v_proj_0_V_address0                                |   15|          3|    5|         15|
    |v_proj_0_V_ce0                                     |   15|          3|    1|          3|
    |v_proj_0_V_we0                                     |    9|          2|    1|          2|
    |v_proj_re_0_V_address0                             |   21|          4|    5|         20|
    |v_proj_re_0_V_ce0                                  |   21|          4|    1|          4|
    |v_proj_re_0_V_ce1                                  |    9|          2|    1|          2|
    |v_proj_re_0_V_d0                                   |   15|          3|   40|        120|
    |v_proj_re_0_V_we0                                  |   15|          3|    1|          3|
    |v_proj_re_0_V_we1                                  |    9|          2|    1|          2|
    |v_weights_ce0                                      |    9|          2|    1|          2|
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                              | 2029|        408|  796|       2722|
    +---------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |add_ln180_reg_723                             |    3|   0|    3|          0|
    |add_ln211_reg_768                             |    2|   0|    2|          0|
    |add_ln212_reg_786                             |    4|   0|    4|          0|
    |add_ln213_reg_791                             |    6|   0|    6|          0|
    |ap_CS_fsm                                     |   37|   0|   37|          0|
    |attn_weights_0_V_ad_reg_728                   |    4|   0|    4|          0|
    |attn_weights_0_V_lo_reg_733                   |   40|   0|   40|          0|
    |d107_0_0_reg_304                              |    4|   0|    4|          0|
    |d_0_0_reg_282                                 |    3|   0|    3|          0|
    |grp_GEMM_3D_float_1_fu_378_ap_start_reg       |    1|   0|    1|          0|
    |grp_GEMM_3D_float_fu_385_ap_start_reg         |    1|   0|    1|          0|
    |grp_apply_rotary_pos_emb_fu_366_ap_start_reg  |    1|   0|    1|          0|
    |grp_cache_update_1_fu_392_ap_start_reg        |    1|   0|    1|          0|
    |grp_cache_update_fu_400_ap_start_reg          |    1|   0|    1|          0|
    |grp_init_2d_mem_fu_432_ap_start_reg           |    1|   0|    1|          0|
    |grp_init_2d_mem_fu_438_ap_start_reg           |    1|   0|    1|          0|
    |grp_init_2d_mem_fu_444_ap_start_reg           |    1|   0|    1|          0|
    |grp_init_3d_mem_fu_420_ap_start_reg           |    1|   0|    1|          0|
    |grp_linear_forward_no_mu_fu_315_ap_start_reg  |    1|   0|    1|          0|
    |grp_quantize_activation_fu_356_ap_start_reg   |    1|   0|    1|          0|
    |grp_reshape_2D_to_3D_fu_414_ap_start_reg      |    1|   0|    1|          0|
    |grp_rms_norm_24_s_fu_336_ap_start_reg         |    1|   0|    1|          0|
    |grp_softmax_1_2_6_s_fu_345_ap_start_reg       |    1|   0|    1|          0|
    |grp_transpose_last_two_d_fu_408_ap_start_reg  |    1|   0|    1|          0|
    |h106_0_0_reg_293                              |    2|   0|    2|          0|
    |h_0_reg_271                                   |    2|   0|    2|          0|
    |h_reg_710                                     |    2|   0|    2|          0|
    |mul_ln1148_reg_749                            |  113|   0|  113|          0|
    |reg_451                                       |   40|   0|   40|          0|
    |select_ln1148_reg_759                         |   39|   0|   39|          0|
    |sub_ln1265_reg_715                            |    4|   0|    5|          1|
    |sub_ln203_reg_778                             |    4|   0|    6|          2|
    |sub_ln213_reg_773                             |    4|   0|    6|          2|
    |tmp_86_reg_738                                |    1|   0|    1|          0|
    |tmp_88_reg_754                                |   39|   0|   39|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         |  368|   0|  373|          5|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |     attention     | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |     attention     | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |     attention     | return value |
|ap_done                     | out |    1| ap_ctrl_hs |     attention     | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |     attention     | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |     attention     | return value |
|hidden_states_0_V_address0  | out |    5|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_ce0       | out |    1|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_we0       | out |    1|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_d0        | out |   40|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_q0        |  in |   40|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_address1  | out |    5|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_ce1       | out |    1|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_q1        |  in |   40|  ap_memory | hidden_states_0_V |     array    |
|final_output_0_V_address0   | out |    5|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_ce0        | out |    1|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_we0        | out |    1|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_d0         | out |   40|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_q0         |  in |   40|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_address1   | out |    5|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_ce1        | out |    1|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_we1        | out |    1|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_d1         | out |   40|  ap_memory |  final_output_0_V |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 27 20 
20 --> 21 19 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 20 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 33 31 
31 --> 32 30 
32 --> 31 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.22>
ST_1 : Operation 38 [1/1] (2.32ns)   --->   "%quantized_hidden_sta = alloca [6 x i8], align 1" [attention.cpp:93]   --->   Operation 38 'alloca' 'quantized_hidden_sta' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%quantized_hidden_sta_1 = alloca [6 x i8], align 1" [attention.cpp:93]   --->   Operation 39 'alloca' 'quantized_hidden_sta_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 40 [1/1] (2.32ns)   --->   "%quantized_hidden_sta_2 = alloca [6 x i8], align 1" [attention.cpp:93]   --->   Operation 40 'alloca' 'quantized_hidden_sta_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 41 [1/1] (2.32ns)   --->   "%quantized_hidden_sta_3 = alloca [6 x i8], align 1" [attention.cpp:93]   --->   Operation 41 'alloca' 'quantized_hidden_sta_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 42 [1/1] (2.32ns)   --->   "%q_proj_re_0_V = alloca [24 x i40], align 8" [attention.cpp:107]   --->   Operation 42 'alloca' 'q_proj_re_0_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 43 [1/1] (2.32ns)   --->   "%k_proj_re_0_V = alloca [24 x i40], align 8" [attention.cpp:108]   --->   Operation 43 'alloca' 'k_proj_re_0_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 44 [1/1] (2.32ns)   --->   "%v_proj_re_0_V = alloca [24 x i40], align 8" [attention.cpp:109]   --->   Operation 44 'alloca' 'v_proj_re_0_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%q_proj_0_V = alloca [24 x i40], align 8" [attention.cpp:137]   --->   Operation 45 'alloca' 'q_proj_0_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 46 [1/1] (2.32ns)   --->   "%k_proj_0_V = alloca [24 x i40], align 8" [attention.cpp:138]   --->   Operation 46 'alloca' 'k_proj_0_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 47 [1/1] (2.32ns)   --->   "%v_proj_0_V = alloca [24 x i40], align 8" [attention.cpp:139]   --->   Operation 47 'alloca' 'v_proj_0_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 48 [1/1] (2.32ns)   --->   "%q_embed_0_V = alloca [24 x i40], align 8" [attention.cpp:146]   --->   Operation 48 'alloca' 'q_embed_0_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 49 [1/1] (2.32ns)   --->   "%k_embed_0_V = alloca [24 x i40], align 8" [attention.cpp:147]   --->   Operation 49 'alloca' 'k_embed_0_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%k_cache_upd_V = alloca [144 x i40], align 8" [attention.cpp:151]   --->   Operation 50 'alloca' 'k_cache_upd_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%v_cache_upd_V = alloca [144 x i40], align 8" [attention.cpp:152]   --->   Operation 51 'alloca' 'v_cache_upd_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%k_proj_transposed_V = alloca [144 x i40], align 8" [attention.cpp:160]   --->   Operation 52 'alloca' 'k_proj_transposed_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 53 [1/1] (2.32ns)   --->   "%attn_weights_0_V = alloca [12 x i40], align 8" [attention.cpp:164]   --->   Operation 53 'alloca' 'attn_weights_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_1 : Operation 54 [1/1] (2.32ns)   --->   "%attn_output_0 = alloca [24 x i40], align 8"   --->   Operation 54 'alloca' 'attn_output_0' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_1 : Operation 55 [1/1] (2.32ns)   --->   "%attn_output_2D_0_V = alloca [24 x i40], align 8" [attention.cpp:208]   --->   Operation 55 'alloca' 'attn_output_2D_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_1 : Operation 56 [1/1] (2.32ns)   --->   "%quantized_final_outp = alloca [6 x i8], align 1" [attention.cpp:225]   --->   Operation 56 'alloca' 'quantized_final_outp' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 57 [1/1] (2.32ns)   --->   "%quantized_final_outp_1 = alloca [6 x i8], align 1" [attention.cpp:225]   --->   Operation 57 'alloca' 'quantized_final_outp_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 58 [1/1] (2.32ns)   --->   "%quantized_final_outp_2 = alloca [6 x i8], align 1" [attention.cpp:225]   --->   Operation 58 'alloca' 'quantized_final_outp_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 59 [1/1] (2.32ns)   --->   "%quantized_final_outp_3 = alloca [6 x i8], align 1" [attention.cpp:225]   --->   Operation 59 'alloca' 'quantized_final_outp_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 60 [2/2] (1.76ns)   --->   "call fastcc void @"rms_norm<24>"([24 x i40]* %hidden_states_0_V, [24 x i40]* @ln_weight_in_V)" [attention.cpp:85]   --->   Operation 60 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 61 [2/2] (1.76ns)   --->   "call fastcc void @init_3d_mem([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3)" [attention.cpp:96]   --->   Operation 61 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 62 [2/2] (1.90ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %q_proj_re_0_V)" [attention.cpp:111]   --->   Operation 62 'call' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 63 [2/2] (1.90ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %k_proj_re_0_V)" [attention.cpp:112]   --->   Operation 63 'call' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 64 [2/2] (1.90ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %v_proj_re_0_V)" [attention.cpp:113]   --->   Operation 64 'call' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 65 [1/2] (0.00ns)   --->   "call fastcc void @"rms_norm<24>"([24 x i40]* %hidden_states_0_V, [24 x i40]* @ln_weight_in_V)" [attention.cpp:85]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @init_3d_mem([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3)" [attention.cpp:96]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %q_proj_re_0_V)" [attention.cpp:111]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %k_proj_re_0_V)" [attention.cpp:112]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 69 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %v_proj_re_0_V)" [attention.cpp:113]   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 70 [2/2] (1.76ns)   --->   "%scales_0_V = call fastcc i40 @quantize_activation([24 x i40]* %hidden_states_0_V, [6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3)" [attention.cpp:99]   --->   Operation 70 'call' 'scales_0_V' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (0.00ns)   --->   "%scales_0_V = call fastcc i40 @quantize_activation([24 x i40]* %hidden_states_0_V, [6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3)" [attention.cpp:99]   --->   Operation 71 'call' 'scales_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 72 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i40]* %q_proj_re_0_V, i40 %scales_0_V, [144 x i8]* @q_weights, i22 1256162)" [attention.cpp:115]   --->   Operation 72 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 73 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i40]* %q_proj_re_0_V, i40 %scales_0_V, [144 x i8]* @q_weights, i22 1256162)" [attention.cpp:115]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 74 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i40]* %k_proj_re_0_V, i40 %scales_0_V, [144 x i8]* @k_weights, i22 1234323)" [attention.cpp:122]   --->   Operation 74 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 75 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([24 x i40]* %q_proj_re_0_V, [24 x i40]* %q_proj_0_V)" [attention.cpp:141]   --->   Operation 75 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 76 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i40]* %k_proj_re_0_V, i40 %scales_0_V, [144 x i8]* @k_weights, i22 1234323)" [attention.cpp:122]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 77 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([24 x i40]* %q_proj_re_0_V, [24 x i40]* %q_proj_0_V)" [attention.cpp:141]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 78 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i40]* %v_proj_re_0_V, i40 %scales_0_V, [144 x i8]* @v_weights, i22 716061)" [attention.cpp:129]   --->   Operation 78 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 79 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([24 x i40]* %k_proj_re_0_V, [24 x i40]* %k_proj_0_V)" [attention.cpp:142]   --->   Operation 79 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 80 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i40]* %v_proj_re_0_V, i40 %scales_0_V, [144 x i8]* @v_weights, i22 716061)" [attention.cpp:129]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([24 x i40]* %k_proj_re_0_V, [24 x i40]* %k_proj_0_V)" [attention.cpp:142]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.81>
ST_11 : Operation 82 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([24 x i40]* %v_proj_re_0_V, [24 x i40]* %v_proj_0_V)" [attention.cpp:143]   --->   Operation 82 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 83 [2/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([24 x i40]* %q_proj_0_V, [24 x i40]* %k_proj_0_V, [24 x i40]* %q_embed_0_V, [24 x i40]* %k_embed_0_V)" [attention.cpp:148]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 84 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([24 x i40]* %v_proj_re_0_V, [24 x i40]* %v_proj_0_V)" [attention.cpp:143]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([24 x i40]* %q_proj_0_V, [24 x i40]* %k_proj_0_V, [24 x i40]* %q_embed_0_V, [24 x i40]* %k_embed_0_V)" [attention.cpp:148]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 86 [2/2] (0.00ns)   --->   "call fastcc void @cache_update([144 x i40]* %k_cache_upd_V, [24 x i40]* %k_embed_0_V)" [attention.cpp:153]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 87 [2/2] (0.00ns)   --->   "call fastcc void @cache_update.1([144 x i40]* %v_cache_upd_V, [24 x i40]* %v_proj_0_V)" [attention.cpp:156]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 88 [1/2] (0.00ns)   --->   "call fastcc void @cache_update([144 x i40]* %k_cache_upd_V, [24 x i40]* %k_embed_0_V)" [attention.cpp:153]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @cache_update.1([144 x i40]* %v_cache_upd_V, [24 x i40]* %v_proj_0_V)" [attention.cpp:156]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 90 [2/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([144 x i40]* %k_cache_upd_V, [144 x i40]* %k_proj_transposed_V)" [attention.cpp:161]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([144 x i40]* %k_cache_upd_V, [144 x i40]* %k_proj_transposed_V)" [attention.cpp:161]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 92 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float.1([24 x i40]* %q_embed_0_V, [144 x i40]* %k_proj_transposed_V, [12 x i40]* %attn_weights_0_V)" [attention.cpp:165]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.76>
ST_18 : Operation 93 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float.1([24 x i40]* %q_embed_0_V, [144 x i40]* %k_proj_transposed_V, [12 x i40]* %attn_weights_0_V)" [attention.cpp:165]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 94 [1/1] (1.76ns)   --->   "br label %0" [attention.cpp:178]   --->   Operation 94 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 18> <Delay = 1.90>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%h_0 = phi i2 [ 0, %arrayctor.loop.preheader ], [ %h, %SF_LOOP_2_end ]"   --->   Operation 95 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.95ns)   --->   "%icmp_ln178 = icmp eq i2 %h_0, -2" [attention.cpp:178]   --->   Operation 96 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 97 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (1.56ns)   --->   "%h = add i2 %h_0, 1" [attention.cpp:178]   --->   Operation 98 'add' 'h' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln178, label %ATTN_2D_LOOP_1_begin, label %SF_LOOP_2_begin" [attention.cpp:178]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str18) nounwind" [attention.cpp:179]   --->   Operation 100 'specloopname' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_67 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %h_0, i3 0)" [attention.cpp:181]   --->   Operation 101 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_68 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %h_0, i1 false)" [attention.cpp:181]   --->   Operation 102 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i3 %tmp_68 to i5" [attention.cpp:181]   --->   Operation 103 'zext' 'zext_ln1265' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (1.78ns)   --->   "%sub_ln1265 = sub i5 %tmp_67, %zext_ln1265" [attention.cpp:181]   --->   Operation 104 'sub' 'sub_ln1265' <Predicate = (!icmp_ln178)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str19)" [attention.cpp:180]   --->   Operation 105 'specregionbegin' 'tmp' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (1.76ns)   --->   "br label %1" [attention.cpp:180]   --->   Operation 106 'br' <Predicate = (!icmp_ln178)> <Delay = 1.76>
ST_19 : Operation 107 [2/2] (0.00ns)   --->   "call fastcc void @"softmax<1, 2, 6>"([12 x i40]* %attn_weights_0_V)" [attention.cpp:191]   --->   Operation 107 'call' <Predicate = (icmp_ln178)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 108 [2/2] (1.90ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %attn_output_2D_0_V)" [attention.cpp:209]   --->   Operation 108 'call' <Predicate = (icmp_ln178)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 4.10>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%d_0_0 = phi i3 [ 0, %SF_LOOP_2_begin ], [ %add_ln180, %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ]" [attention.cpp:180]   --->   Operation 109 'phi' 'd_0_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (1.13ns)   --->   "%icmp_ln180 = icmp eq i3 %d_0_0, -2" [attention.cpp:180]   --->   Operation 110 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 111 'speclooptripcount' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (1.65ns)   --->   "%add_ln180 = add i3 %d_0_0, 1" [attention.cpp:180]   --->   Operation 112 'add' 'add_ln180' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %SF_LOOP_2_end, label %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0" [attention.cpp:180]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1265_2 = zext i3 %d_0_0 to i5" [attention.cpp:181]   --->   Operation 114 'zext' 'zext_ln1265_2' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_20 : Operation 115 [1/1] (1.78ns)   --->   "%add_ln1265 = add i5 %sub_ln1265, %zext_ln1265_2" [attention.cpp:181]   --->   Operation 115 'add' 'add_ln1265' <Predicate = (!icmp_ln180)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i5 %add_ln1265 to i64" [attention.cpp:181]   --->   Operation 116 'sext' 'sext_ln1265' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%attn_weights_0_V_ad = getelementptr [12 x i40]* %attn_weights_0_V, i64 0, i64 %sext_ln1265" [attention.cpp:181]   --->   Operation 117 'getelementptr' 'attn_weights_0_V_ad' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_20 : Operation 118 [2/2] (2.32ns)   --->   "%attn_weights_0_V_lo = load i40* %attn_weights_0_V_ad, align 8" [attention.cpp:181]   --->   Operation 118 'load' 'attn_weights_0_V_lo' <Predicate = (!icmp_ln180)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str19, i32 %tmp)" [attention.cpp:181]   --->   Operation 119 'specregionend' 'empty_110' <Predicate = (icmp_ln180)> <Delay = 0.00>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "br label %0" [attention.cpp:178]   --->   Operation 120 'br' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 121 [1/2] (2.32ns)   --->   "%attn_weights_0_V_lo = load i40* %attn_weights_0_V_ad, align 8" [attention.cpp:181]   --->   Operation 121 'load' 'attn_weights_0_V_lo' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %attn_weights_0_V_lo, i32 39)" [attention.cpp:181]   --->   Operation 122 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 8.22>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln2 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %attn_weights_0_V_lo, i16 0)" [attention.cpp:181]   --->   Operation 123 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i56 %shl_ln2 to i113" [attention.cpp:181]   --->   Operation 124 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 125 [3/3] (8.22ns)   --->   "%mul_ln1148 = mul i113 83205075835834171, %sext_ln1148" [attention.cpp:181]   --->   Operation 125 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.22> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.22>
ST_23 : Operation 126 [2/3] (8.22ns)   --->   "%mul_ln1148 = mul i113 83205075835834171, %sext_ln1148" [attention.cpp:181]   --->   Operation 126 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.22> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.22>
ST_24 : Operation 127 [1/3] (8.22ns)   --->   "%mul_ln1148 = mul i113 83205075835834171, %sext_ln1148" [attention.cpp:181]   --->   Operation 127 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.22> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_88 = call i39 @_ssdm_op_PartSelect.i39.i113.i32.i32(i113 %mul_ln1148, i32 74, i32 112)" [attention.cpp:181]   --->   Operation 128 'partselect' 'tmp_88' <Predicate = (!tmp_86)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.37>
ST_25 : Operation 129 [1/1] (4.92ns)   --->   "%sub_ln1148 = sub i113 0, %mul_ln1148" [attention.cpp:181]   --->   Operation 129 'sub' 'sub_ln1148' <Predicate = (tmp_86)> <Delay = 4.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_87 = call i39 @_ssdm_op_PartSelect.i39.i113.i32.i32(i113 %sub_ln1148, i32 74, i32 112)" [attention.cpp:181]   --->   Operation 130 'partselect' 'tmp_87' <Predicate = (tmp_86)> <Delay = 0.00>
ST_25 : Operation 131 [1/1] (1.45ns)   --->   "%select_ln1148 = select i1 %tmp_86, i39 %tmp_87, i39 %tmp_88" [attention.cpp:181]   --->   Operation 131 'select' 'select_ln1148' <Predicate = true> <Delay = 1.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.71>
ST_26 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str20) nounwind" [attention.cpp:181]   --->   Operation 132 'specloopname' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i39 %select_ln1148 to i40" [attention.cpp:181]   --->   Operation 133 'sext' 'sext_ln703' <Predicate = (tmp_86)> <Delay = 0.00>
ST_26 : Operation 134 [1/1] (2.83ns)   --->   "%sub_ln703 = sub i40 0, %sext_ln703" [attention.cpp:181]   --->   Operation 134 'sub' 'sub_ln703' <Predicate = (tmp_86)> <Delay = 2.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i39 %select_ln1148 to i40" [attention.cpp:181]   --->   Operation 135 'sext' 'sext_ln703_6' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_26 : Operation 136 [1/1] (1.56ns)   --->   "%select_ln1148_2 = select i1 %tmp_86, i40 %sub_ln703, i40 %sext_ln703_6" [attention.cpp:181]   --->   Operation 136 'select' 'select_ln1148_2' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 137 [1/1] (2.32ns)   --->   "store i40 %select_ln1148_2, i40* %attn_weights_0_V_ad, align 8" [attention.cpp:181]   --->   Operation 137 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_26 : Operation 138 [1/1] (0.00ns)   --->   "br label %1" [attention.cpp:180]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 19> <Delay = 0.00>
ST_27 : Operation 139 [1/2] (0.00ns)   --->   "call fastcc void @"softmax<1, 2, 6>"([12 x i40]* %attn_weights_0_V)" [attention.cpp:191]   --->   Operation 139 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 140 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %attn_output_2D_0_V)" [attention.cpp:209]   --->   Operation 140 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 20> <Delay = 0.00>
ST_28 : Operation 141 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([12 x i40]* %attn_weights_0_V, [144 x i40]* %v_cache_upd_V, [24 x i40]* %attn_output_0)" [attention.cpp:195]   --->   Operation 141 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 21> <Delay = 1.76>
ST_29 : Operation 142 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([12 x i40]* %attn_weights_0_V, [144 x i40]* %v_cache_upd_V, [24 x i40]* %attn_output_0)" [attention.cpp:195]   --->   Operation 142 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str24)" [attention.cpp:211]   --->   Operation 143 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 144 [1/1] (1.76ns)   --->   "br label %2" [attention.cpp:211]   --->   Operation 144 'br' <Predicate = true> <Delay = 1.76>

State 30 <SV = 22> <Delay = 1.90>
ST_30 : Operation 145 [1/1] (0.00ns)   --->   "%h106_0_0 = phi i2 [ 0, %ATTN_2D_LOOP_1_begin ], [ %add_ln211, %ATTN_2D_LOOP_2_end ]" [attention.cpp:211]   --->   Operation 145 'phi' 'h106_0_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 146 [1/1] (0.95ns)   --->   "%icmp_ln211 = icmp eq i2 %h106_0_0, -2" [attention.cpp:211]   --->   Operation 146 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 147 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 147 'speclooptripcount' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 148 [1/1] (1.56ns)   --->   "%add_ln211 = add i2 %h106_0_0, 1" [attention.cpp:211]   --->   Operation 148 'add' 'add_ln211' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln211, label %ATTN_2D_LOOP_1_end, label %ATTN_2D_LOOP_2_begin" [attention.cpp:211]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str25) nounwind" [attention.cpp:212]   --->   Operation 150 'specloopname' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str25)" [attention.cpp:212]   --->   Operation 151 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i2 %h106_0_0 to i1" [attention.cpp:213]   --->   Operation 152 'trunc' 'trunc_ln213' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %trunc_ln213, i4 0)" [attention.cpp:213]   --->   Operation 153 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i5 %shl_ln to i6" [attention.cpp:213]   --->   Operation 154 'zext' 'zext_ln213' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln213_1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln213, i2 0)" [attention.cpp:213]   --->   Operation 155 'bitconcatenate' 'shl_ln213_1' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln213_2 = zext i3 %shl_ln213_1 to i6" [attention.cpp:213]   --->   Operation 156 'zext' 'zext_ln213_2' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 157 [1/1] (1.78ns)   --->   "%sub_ln213 = sub i6 %zext_ln213, %zext_ln213_2" [attention.cpp:213]   --->   Operation 157 'sub' 'sub_ln213' <Predicate = (!icmp_ln211)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_69 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %h106_0_0, i4 0)" [attention.cpp:213]   --->   Operation 158 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_70 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %h106_0_0, i2 0)" [attention.cpp:213]   --->   Operation 159 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %tmp_70 to i6" [attention.cpp:213]   --->   Operation 160 'zext' 'zext_ln203' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 161 [1/1] (1.82ns)   --->   "%sub_ln203 = sub i6 %tmp_69, %zext_ln203" [attention.cpp:213]   --->   Operation 161 'sub' 'sub_ln203' <Predicate = (!icmp_ln211)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 162 [1/1] (1.76ns)   --->   "br label %3" [attention.cpp:212]   --->   Operation 162 'br' <Predicate = (!icmp_ln211)> <Delay = 1.76>
ST_30 : Operation 163 [2/2] (1.76ns)   --->   "call fastcc void @"rms_norm<24>"([24 x i40]* %attn_output_2D_0_V, [24 x i40]* @ln_weight_V)" [attention.cpp:217]   --->   Operation 163 'call' <Predicate = (icmp_ln211)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 164 [2/2] (1.76ns)   --->   "call fastcc void @init_3d_mem([6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3)" [attention.cpp:227]   --->   Operation 164 'call' <Predicate = (icmp_ln211)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 165 [2/2] (1.90ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %final_output_0_V)" [attention.cpp:236]   --->   Operation 165 'call' <Predicate = (icmp_ln211)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 23> <Delay = 4.14>
ST_31 : Operation 166 [1/1] (0.00ns)   --->   "%d107_0_0 = phi i4 [ 0, %ATTN_2D_LOOP_2_begin ], [ %add_ln212, %4 ]" [attention.cpp:212]   --->   Operation 166 'phi' 'd107_0_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i4 %d107_0_0 to i6" [attention.cpp:212]   --->   Operation 167 'zext' 'zext_ln212' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 168 [1/1] (1.30ns)   --->   "%icmp_ln212 = icmp eq i4 %d107_0_0, -4" [attention.cpp:212]   --->   Operation 168 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 169 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 169 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 170 [1/1] (1.73ns)   --->   "%add_ln212 = add i4 %d107_0_0, 1" [attention.cpp:212]   --->   Operation 170 'add' 'add_ln212' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln212, label %ATTN_2D_LOOP_2_end, label %4" [attention.cpp:212]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 172 [1/1] (1.82ns)   --->   "%add_ln213 = add i6 %zext_ln212, %sub_ln213" [attention.cpp:213]   --->   Operation 172 'add' 'add_ln213' <Predicate = (!icmp_ln212)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 173 [1/1] (1.82ns)   --->   "%add_ln203 = add i6 %sub_ln203, %zext_ln212" [attention.cpp:213]   --->   Operation 173 'add' 'add_ln203' <Predicate = (!icmp_ln212)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i6 %add_ln203 to i64" [attention.cpp:213]   --->   Operation 174 'sext' 'sext_ln203' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_31 : Operation 175 [1/1] (0.00ns)   --->   "%attn_output_0_addr = getelementptr [24 x i40]* %attn_output_0, i64 0, i64 %sext_ln203" [attention.cpp:213]   --->   Operation 175 'getelementptr' 'attn_output_0_addr' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_31 : Operation 176 [2/2] (2.32ns)   --->   "%attn_output_0_load = load i40* %attn_output_0_addr, align 8" [attention.cpp:213]   --->   Operation 176 'load' 'attn_output_0_load' <Predicate = (!icmp_ln212)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_31 : Operation 177 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str25, i32 %tmp_19)" [attention.cpp:213]   --->   Operation 177 'specregionend' 'empty_114' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_31 : Operation 178 [1/1] (0.00ns)   --->   "br label %2" [attention.cpp:211]   --->   Operation 178 'br' <Predicate = (icmp_ln212)> <Delay = 0.00>

State 32 <SV = 24> <Delay = 4.64>
ST_32 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str26) nounwind" [attention.cpp:213]   --->   Operation 179 'specloopname' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln213 = sext i6 %add_ln213 to i32" [attention.cpp:213]   --->   Operation 180 'sext' 'sext_ln213' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln213_1 = zext i32 %sext_ln213 to i64" [attention.cpp:213]   --->   Operation 181 'zext' 'zext_ln213_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 182 [1/2] (2.32ns)   --->   "%attn_output_0_load = load i40* %attn_output_0_addr, align 8" [attention.cpp:213]   --->   Operation 182 'load' 'attn_output_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_32 : Operation 183 [1/1] (0.00ns)   --->   "%attn_output_2D_0_V_s = getelementptr [24 x i40]* %attn_output_2D_0_V, i64 0, i64 %zext_ln213_1" [attention.cpp:213]   --->   Operation 183 'getelementptr' 'attn_output_2D_0_V_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 184 [1/1] (2.32ns)   --->   "store i40 %attn_output_0_load, i40* %attn_output_2D_0_V_s, align 8" [attention.cpp:213]   --->   Operation 184 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_32 : Operation 185 [1/1] (0.00ns)   --->   "br label %3" [attention.cpp:212]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 23> <Delay = 0.00>
ST_33 : Operation 186 [1/2] (0.00ns)   --->   "call fastcc void @"rms_norm<24>"([24 x i40]* %attn_output_2D_0_V, [24 x i40]* @ln_weight_V)" [attention.cpp:217]   --->   Operation 186 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 187 [1/2] (0.00ns)   --->   "call fastcc void @init_3d_mem([6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3)" [attention.cpp:227]   --->   Operation 187 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 188 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %final_output_0_V)" [attention.cpp:236]   --->   Operation 188 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 24> <Delay = 1.76>
ST_34 : Operation 189 [2/2] (1.76ns)   --->   "%final_scales_0_V = call fastcc i40 @quantize_activation([24 x i40]* %attn_output_2D_0_V, [6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3)" [attention.cpp:229]   --->   Operation 189 'call' 'final_scales_0_V' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 25> <Delay = 0.00>
ST_35 : Operation 190 [1/2] (0.00ns)   --->   "%final_scales_0_V = call fastcc i40 @quantize_activation([24 x i40]* %attn_output_2D_0_V, [6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3)" [attention.cpp:229]   --->   Operation 190 'call' 'final_scales_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 26> <Delay = 8.75>
ST_36 : Operation 191 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3, [24 x i40]* %final_output_0_V, i40 %final_scales_0_V, [144 x i8]* @o_weights, i22 728135)" [attention.cpp:237]   --->   Operation 191 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 27> <Delay = 0.00>
ST_37 : Operation 192 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str24, i32 %tmp_s)" [attention.cpp:213]   --->   Operation 192 'specregionend' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 193 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3, [24 x i40]* %final_output_0_V, i40 %final_scales_0_V, [144 x i8]* @o_weights, i22 728135)" [attention.cpp:237]   --->   Operation 193 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 194 [1/1] (0.00ns)   --->   "ret void" [attention.cpp:244]   --->   Operation 194 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hidden_states_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ final_output_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ln_weight_in_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ k_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cos_tab_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_tab_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ k_cache_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ v_cache_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ln_weight_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
quantized_hidden_sta   (alloca           ) [ 00111111111000000000000000000000000000]
quantized_hidden_sta_1 (alloca           ) [ 00111111111000000000000000000000000000]
quantized_hidden_sta_2 (alloca           ) [ 00111111111000000000000000000000000000]
quantized_hidden_sta_3 (alloca           ) [ 00111111111000000000000000000000000000]
q_proj_re_0_V          (alloca           ) [ 00111111100000000000000000000000000000]
k_proj_re_0_V          (alloca           ) [ 00111111111000000000000000000000000000]
v_proj_re_0_V          (alloca           ) [ 00111111111110000000000000000000000000]
q_proj_0_V             (alloca           ) [ 00111111111110000000000000000000000000]
k_proj_0_V             (alloca           ) [ 00111111111110000000000000000000000000]
v_proj_0_V             (alloca           ) [ 00111111111111100000000000000000000000]
q_embed_0_V            (alloca           ) [ 00111111111111111110000000000000000000]
k_embed_0_V            (alloca           ) [ 00111111111111100000000000000000000000]
k_cache_upd_V          (alloca           ) [ 00111111111111111000000000000000000000]
v_cache_upd_V          (alloca           ) [ 00111111111111111111111111111100000000]
k_proj_transposed_V    (alloca           ) [ 00111111111111111110000000000000000000]
attn_weights_0_V       (alloca           ) [ 00111111111111111111111111111100000000]
attn_output_0          (alloca           ) [ 00111111111111111111111111111111100000]
attn_output_2D_0_V     (alloca           ) [ 00111111111111111111111111111111111100]
quantized_final_outp   (alloca           ) [ 00111111111111111111111111111111111111]
quantized_final_outp_1 (alloca           ) [ 00111111111111111111111111111111111111]
quantized_final_outp_2 (alloca           ) [ 00111111111111111111111111111111111111]
quantized_final_outp_3 (alloca           ) [ 00111111111111111111111111111111111111]
call_ln85              (call             ) [ 00000000000000000000000000000000000000]
call_ln96              (call             ) [ 00000000000000000000000000000000000000]
call_ln111             (call             ) [ 00000000000000000000000000000000000000]
call_ln112             (call             ) [ 00000000000000000000000000000000000000]
call_ln113             (call             ) [ 00000000000000000000000000000000000000]
scales_0_V             (call             ) [ 00000111111000000000000000000000000000]
call_ln115             (call             ) [ 00000000000000000000000000000000000000]
call_ln122             (call             ) [ 00000000000000000000000000000000000000]
call_ln141             (call             ) [ 00000000000000000000000000000000000000]
call_ln129             (call             ) [ 00000000000000000000000000000000000000]
call_ln142             (call             ) [ 00000000000000000000000000000000000000]
call_ln143             (call             ) [ 00000000000000000000000000000000000000]
call_ln148             (call             ) [ 00000000000000000000000000000000000000]
call_ln153             (call             ) [ 00000000000000000000000000000000000000]
call_ln156             (call             ) [ 00000000000000000000000000000000000000]
call_ln161             (call             ) [ 00000000000000000000000000000000000000]
call_ln165             (call             ) [ 00000000000000000000000000000000000000]
br_ln178               (br               ) [ 00000000000000000011111111100000000000]
h_0                    (phi              ) [ 00000000000000000001000000000000000000]
icmp_ln178             (icmp             ) [ 00000000000000000001111111100000000000]
empty                  (speclooptripcount) [ 00000000000000000000000000000000000000]
h                      (add              ) [ 00000000000000000011111111100000000000]
br_ln178               (br               ) [ 00000000000000000000000000000000000000]
specloopname_ln179     (specloopname     ) [ 00000000000000000000000000000000000000]
tmp_67                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
tmp_68                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln1265            (zext             ) [ 00000000000000000000000000000000000000]
sub_ln1265             (sub              ) [ 00000000000000000000111111100000000000]
tmp                    (specregionbegin  ) [ 00000000000000000000111111100000000000]
br_ln180               (br               ) [ 00000000000000000001111111100000000000]
d_0_0                  (phi              ) [ 00000000000000000000100000000000000000]
icmp_ln180             (icmp             ) [ 00000000000000000001111111100000000000]
empty_111              (speclooptripcount) [ 00000000000000000000000000000000000000]
add_ln180              (add              ) [ 00000000000000000001111111100000000000]
br_ln180               (br               ) [ 00000000000000000000000000000000000000]
zext_ln1265_2          (zext             ) [ 00000000000000000000000000000000000000]
add_ln1265             (add              ) [ 00000000000000000000000000000000000000]
sext_ln1265            (sext             ) [ 00000000000000000000000000000000000000]
attn_weights_0_V_ad    (getelementptr    ) [ 00000000000000000000011111100000000000]
empty_110              (specregionend    ) [ 00000000000000000000000000000000000000]
br_ln178               (br               ) [ 00000000000000000011111111100000000000]
attn_weights_0_V_lo    (load             ) [ 00000000000000000000001000000000000000]
tmp_86                 (bitselect        ) [ 00000000000000000000001111100000000000]
shl_ln2                (bitconcatenate   ) [ 00000000000000000000000000000000000000]
sext_ln1148            (sext             ) [ 00000000000000000000000110000000000000]
mul_ln1148             (mul              ) [ 00000000000000000000000001000000000000]
tmp_88                 (partselect       ) [ 00000000000000000000000001000000000000]
sub_ln1148             (sub              ) [ 00000000000000000000000000000000000000]
tmp_87                 (partselect       ) [ 00000000000000000000000000000000000000]
select_ln1148          (select           ) [ 00000000000000000000000000100000000000]
specloopname_ln181     (specloopname     ) [ 00000000000000000000000000000000000000]
sext_ln703             (sext             ) [ 00000000000000000000000000000000000000]
sub_ln703              (sub              ) [ 00000000000000000000000000000000000000]
sext_ln703_6           (sext             ) [ 00000000000000000000000000000000000000]
select_ln1148_2        (select           ) [ 00000000000000000000000000000000000000]
store_ln181            (store            ) [ 00000000000000000000000000000000000000]
br_ln180               (br               ) [ 00000000000000000001111111100000000000]
call_ln191             (call             ) [ 00000000000000000000000000000000000000]
call_ln209             (call             ) [ 00000000000000000000000000000000000000]
call_ln195             (call             ) [ 00000000000000000000000000000000000000]
tmp_s                  (specregionbegin  ) [ 00000000000000000000000000000011111111]
br_ln211               (br               ) [ 00000000000000000000000000000111100000]
h106_0_0               (phi              ) [ 00000000000000000000000000000010000000]
icmp_ln211             (icmp             ) [ 00000000000000000000000000000011100000]
empty_113              (speclooptripcount) [ 00000000000000000000000000000000000000]
add_ln211              (add              ) [ 00000000000000000000000000000111100000]
br_ln211               (br               ) [ 00000000000000000000000000000000000000]
specloopname_ln212     (specloopname     ) [ 00000000000000000000000000000000000000]
tmp_19                 (specregionbegin  ) [ 00000000000000000000000000000001100000]
trunc_ln213            (trunc            ) [ 00000000000000000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln213             (zext             ) [ 00000000000000000000000000000000000000]
shl_ln213_1            (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln213_2           (zext             ) [ 00000000000000000000000000000000000000]
sub_ln213              (sub              ) [ 00000000000000000000000000000001100000]
tmp_69                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
tmp_70                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln203             (zext             ) [ 00000000000000000000000000000000000000]
sub_ln203              (sub              ) [ 00000000000000000000000000000001100000]
br_ln212               (br               ) [ 00000000000000000000000000000011100000]
d107_0_0               (phi              ) [ 00000000000000000000000000000001000000]
zext_ln212             (zext             ) [ 00000000000000000000000000000000000000]
icmp_ln212             (icmp             ) [ 00000000000000000000000000000011100000]
empty_115              (speclooptripcount) [ 00000000000000000000000000000000000000]
add_ln212              (add              ) [ 00000000000000000000000000000011100000]
br_ln212               (br               ) [ 00000000000000000000000000000000000000]
add_ln213              (add              ) [ 00000000000000000000000000000000100000]
add_ln203              (add              ) [ 00000000000000000000000000000000000000]
sext_ln203             (sext             ) [ 00000000000000000000000000000000000000]
attn_output_0_addr     (getelementptr    ) [ 00000000000000000000000000000000100000]
empty_114              (specregionend    ) [ 00000000000000000000000000000000000000]
br_ln211               (br               ) [ 00000000000000000000000000000111100000]
specloopname_ln213     (specloopname     ) [ 00000000000000000000000000000000000000]
sext_ln213             (sext             ) [ 00000000000000000000000000000000000000]
zext_ln213_1           (zext             ) [ 00000000000000000000000000000000000000]
attn_output_0_load     (load             ) [ 00000000000000000000000000000000000000]
attn_output_2D_0_V_s   (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln213            (store            ) [ 00000000000000000000000000000000000000]
br_ln212               (br               ) [ 00000000000000000000000000000011100000]
call_ln217             (call             ) [ 00000000000000000000000000000000000000]
call_ln227             (call             ) [ 00000000000000000000000000000000000000]
call_ln236             (call             ) [ 00000000000000000000000000000000000000]
final_scales_0_V       (call             ) [ 00000000000000000000000000000000000011]
empty_112              (specregionend    ) [ 00000000000000000000000000000000000000]
call_ln237             (call             ) [ 00000000000000000000000000000000000000]
ret_ln244              (ret              ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hidden_states_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hidden_states_0_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="final_output_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_output_0_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ln_weight_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ln_weight_in_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="k_weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cos_tab_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_tab_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sin_tab_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_tab_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="k_cache_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_cache_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v_cache_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ln_weight_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ln_weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="o_weights">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rms_norm<24>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_3d_mem"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_2d_mem"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quantize_activation"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_forward_no_mu"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reshape_2D_to_3D"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apply_rotary_pos_emb"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_update"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_update.1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transpose_last_two_d"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GEMM_3D_float.1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax<1, 2, 6>"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i40.i16"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i113.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GEMM_3D_float"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="quantized_hidden_sta_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_hidden_sta/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="quantized_hidden_sta_1_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_hidden_sta_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="quantized_hidden_sta_2_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_hidden_sta_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="quantized_hidden_sta_3_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_hidden_sta_3/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="q_proj_re_0_V_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_proj_re_0_V/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="k_proj_re_0_V_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_proj_re_0_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="v_proj_re_0_V_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_proj_re_0_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="q_proj_0_V_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_proj_0_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="k_proj_0_V_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_proj_0_V/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="v_proj_0_V_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_proj_0_V/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="q_embed_0_V_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_embed_0_V/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="k_embed_0_V_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_embed_0_V/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="k_cache_upd_V_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_cache_upd_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="v_cache_upd_V_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_cache_upd_V/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="k_proj_transposed_V_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_proj_transposed_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="attn_weights_0_V_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_weights_0_V/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="attn_output_0_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_output_0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="attn_output_2D_0_V_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_output_2D_0_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="quantized_final_outp_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_final_outp/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="quantized_final_outp_1_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_final_outp_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="quantized_final_outp_2_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_final_outp_2/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="quantized_final_outp_3_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_final_outp_3/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="attn_weights_0_V_ad_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="attn_weights_0_V_ad/20 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="40" slack="0"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="attn_weights_0_V_lo/20 store_ln181/26 "/>
</bind>
</comp>

<comp id="246" class="1004" name="attn_output_0_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="6" slack="0"/>
<pin id="250" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="attn_output_0_addr/31 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="attn_output_0_load/31 "/>
</bind>
</comp>

<comp id="258" class="1004" name="attn_output_2D_0_V_s_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="attn_output_2D_0_V_s/32 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln213_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="40" slack="0"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/32 "/>
</bind>
</comp>

<comp id="271" class="1005" name="h_0_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="1"/>
<pin id="273" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="h_0_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="2" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/19 "/>
</bind>
</comp>

<comp id="282" class="1005" name="d_0_0_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="1"/>
<pin id="284" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_0_0 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="d_0_0_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="3" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0_0/20 "/>
</bind>
</comp>

<comp id="293" class="1005" name="h106_0_0_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="1"/>
<pin id="295" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="h106_0_0 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="h106_0_0_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="2" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h106_0_0/30 "/>
</bind>
</comp>

<comp id="304" class="1005" name="d107_0_0_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="1"/>
<pin id="306" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d107_0_0 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="d107_0_0_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="4" slack="0"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d107_0_0/31 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_linear_forward_no_mu_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="0" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="319" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="320" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="321" dir="0" index="5" bw="40" slack="0"/>
<pin id="322" dir="0" index="6" bw="40" slack="1"/>
<pin id="323" dir="0" index="7" bw="8" slack="0"/>
<pin id="324" dir="0" index="8" bw="22" slack="0"/>
<pin id="325" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln115/5 call_ln122/7 call_ln129/9 call_ln237/36 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_rms_norm_24_s_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="40" slack="0"/>
<pin id="339" dir="0" index="2" bw="40" slack="0"/>
<pin id="340" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln85/1 call_ln217/30 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_softmax_1_2_6_s_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="0" slack="0"/>
<pin id="347" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="32" slack="0"/>
<pin id="349" dir="0" index="3" bw="46" slack="0"/>
<pin id="350" dir="0" index="4" bw="50" slack="0"/>
<pin id="351" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln191/19 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_quantize_activation_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="40" slack="0"/>
<pin id="358" dir="0" index="1" bw="40" slack="0"/>
<pin id="359" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="360" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="361" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="362" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="363" dir="1" index="6" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="scales_0_V/3 final_scales_0_V/34 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_apply_rotary_pos_emb_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="0" slack="0"/>
<pin id="368" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="370" dir="0" index="3" bw="40" slack="2147483647"/>
<pin id="371" dir="0" index="4" bw="40" slack="2147483647"/>
<pin id="372" dir="0" index="5" bw="17" slack="0"/>
<pin id="373" dir="0" index="6" bw="17" slack="0"/>
<pin id="374" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln148/11 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_GEMM_3D_float_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="0" slack="0"/>
<pin id="380" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="382" dir="0" index="3" bw="40" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln165/17 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_GEMM_3D_float_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="0" slack="0"/>
<pin id="387" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="389" dir="0" index="3" bw="40" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln195/28 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_cache_update_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="0" slack="0"/>
<pin id="394" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="396" dir="0" index="3" bw="23" slack="0"/>
<pin id="397" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln156/13 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_cache_update_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="0" slack="0"/>
<pin id="402" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="404" dir="0" index="3" bw="20" slack="0"/>
<pin id="405" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln153/13 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_transpose_last_two_d_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="0" slack="0"/>
<pin id="410" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="412" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln161/15 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_reshape_2D_to_3D_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="0" slack="0"/>
<pin id="416" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="418" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln141/7 call_ln142/9 call_ln143/11 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_init_3d_mem_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="0" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="0"/>
<pin id="423" dir="0" index="2" bw="8" slack="0"/>
<pin id="424" dir="0" index="3" bw="8" slack="0"/>
<pin id="425" dir="0" index="4" bw="8" slack="0"/>
<pin id="426" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln96/1 call_ln227/30 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_init_2d_mem_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="0" slack="0"/>
<pin id="434" dir="0" index="1" bw="40" slack="0"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln111/1 call_ln209/19 call_ln236/30 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_init_2d_mem_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="0" slack="0"/>
<pin id="440" dir="0" index="1" bw="40" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_init_2d_mem_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="0" slack="0"/>
<pin id="446" dir="0" index="1" bw="40" slack="0"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln113/1 "/>
</bind>
</comp>

<comp id="451" class="1005" name="reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="40" slack="1"/>
<pin id="453" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="scales_0_V final_scales_0_V "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln178_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="0" index="1" bw="2" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/19 "/>
</bind>
</comp>

<comp id="462" class="1004" name="h_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/19 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_67_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="0"/>
<pin id="470" dir="0" index="1" bw="2" slack="0"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67/19 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_68_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="0"/>
<pin id="478" dir="0" index="1" bw="2" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68/19 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln1265_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="0"/>
<pin id="486" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/19 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sub_ln1265_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="0" index="1" bw="3" slack="0"/>
<pin id="491" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1265/19 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln180_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="0"/>
<pin id="496" dir="0" index="1" bw="3" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/20 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln180_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/20 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln1265_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="0"/>
<pin id="508" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_2/20 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln1265_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="1"/>
<pin id="512" dir="0" index="1" bw="3" slack="0"/>
<pin id="513" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1265/20 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sext_ln1265_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/20 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_86_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="40" slack="0"/>
<pin id="523" dir="0" index="2" bw="7" slack="0"/>
<pin id="524" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_86/21 "/>
</bind>
</comp>

<comp id="528" class="1004" name="shl_ln2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="56" slack="0"/>
<pin id="530" dir="0" index="1" bw="40" slack="1"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/22 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sext_ln1148_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="56" slack="0"/>
<pin id="537" dir="1" index="1" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148/22 "/>
</bind>
</comp>

<comp id="539" class="1004" name="grp_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="58" slack="0"/>
<pin id="541" dir="0" index="1" bw="56" slack="0"/>
<pin id="542" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1148/22 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_88_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="39" slack="0"/>
<pin id="547" dir="0" index="1" bw="113" slack="0"/>
<pin id="548" dir="0" index="2" bw="8" slack="0"/>
<pin id="549" dir="0" index="3" bw="8" slack="0"/>
<pin id="550" dir="1" index="4" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_88/24 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sub_ln1148_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="113" slack="1"/>
<pin id="558" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148/25 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_87_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="39" slack="0"/>
<pin id="562" dir="0" index="1" bw="113" slack="0"/>
<pin id="563" dir="0" index="2" bw="8" slack="0"/>
<pin id="564" dir="0" index="3" bw="8" slack="0"/>
<pin id="565" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_87/25 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln1148_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="4"/>
<pin id="572" dir="0" index="1" bw="39" slack="0"/>
<pin id="573" dir="0" index="2" bw="39" slack="1"/>
<pin id="574" dir="1" index="3" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148/25 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sext_ln703_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="39" slack="1"/>
<pin id="578" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/26 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sub_ln703_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="39" slack="0"/>
<pin id="582" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/26 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sext_ln703_6_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="39" slack="1"/>
<pin id="587" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/26 "/>
</bind>
</comp>

<comp id="588" class="1004" name="select_ln1148_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="5"/>
<pin id="590" dir="0" index="1" bw="40" slack="0"/>
<pin id="591" dir="0" index="2" bw="40" slack="0"/>
<pin id="592" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148_2/26 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln211_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="2" slack="0"/>
<pin id="598" dir="0" index="1" bw="2" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln211/30 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln211_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln211/30 "/>
</bind>
</comp>

<comp id="608" class="1004" name="trunc_ln213_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="2" slack="0"/>
<pin id="610" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln213/30 "/>
</bind>
</comp>

<comp id="612" class="1004" name="shl_ln_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="5" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="0" index="2" bw="1" slack="0"/>
<pin id="616" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/30 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln213_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="5" slack="0"/>
<pin id="622" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213/30 "/>
</bind>
</comp>

<comp id="624" class="1004" name="shl_ln213_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="3" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln213_1/30 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln213_2_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="0"/>
<pin id="634" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213_2/30 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sub_ln213_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="0"/>
<pin id="638" dir="0" index="1" bw="3" slack="0"/>
<pin id="639" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213/30 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_69_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="6" slack="0"/>
<pin id="644" dir="0" index="1" bw="2" slack="0"/>
<pin id="645" dir="0" index="2" bw="1" slack="0"/>
<pin id="646" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69/30 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_70_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="4" slack="0"/>
<pin id="652" dir="0" index="1" bw="2" slack="0"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70/30 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln203_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="4" slack="0"/>
<pin id="660" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/30 "/>
</bind>
</comp>

<comp id="662" class="1004" name="sub_ln203_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="0"/>
<pin id="664" dir="0" index="1" bw="4" slack="0"/>
<pin id="665" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/30 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln212_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="4" slack="0"/>
<pin id="670" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln212/31 "/>
</bind>
</comp>

<comp id="672" class="1004" name="icmp_ln212_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="4" slack="0"/>
<pin id="674" dir="0" index="1" bw="4" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln212/31 "/>
</bind>
</comp>

<comp id="678" class="1004" name="add_ln212_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="4" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln212/31 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln213_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="4" slack="0"/>
<pin id="686" dir="0" index="1" bw="6" slack="1"/>
<pin id="687" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213/31 "/>
</bind>
</comp>

<comp id="689" class="1004" name="add_ln203_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="6" slack="1"/>
<pin id="691" dir="0" index="1" bw="4" slack="0"/>
<pin id="692" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/31 "/>
</bind>
</comp>

<comp id="694" class="1004" name="sext_ln203_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="0"/>
<pin id="696" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/31 "/>
</bind>
</comp>

<comp id="699" class="1004" name="sext_ln213_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln213/32 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln213_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="6" slack="0"/>
<pin id="704" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213_1/32 "/>
</bind>
</comp>

<comp id="710" class="1005" name="h_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="2" slack="0"/>
<pin id="712" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="715" class="1005" name="sub_ln1265_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="5" slack="1"/>
<pin id="717" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1265 "/>
</bind>
</comp>

<comp id="723" class="1005" name="add_ln180_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="3" slack="0"/>
<pin id="725" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="728" class="1005" name="attn_weights_0_V_ad_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="1"/>
<pin id="730" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="attn_weights_0_V_ad "/>
</bind>
</comp>

<comp id="733" class="1005" name="attn_weights_0_V_lo_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="40" slack="1"/>
<pin id="735" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="attn_weights_0_V_lo "/>
</bind>
</comp>

<comp id="738" class="1005" name="tmp_86_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="3"/>
<pin id="740" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="744" class="1005" name="sext_ln1148_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="113" slack="1"/>
<pin id="746" dir="1" index="1" bw="113" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1148 "/>
</bind>
</comp>

<comp id="749" class="1005" name="mul_ln1148_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="113" slack="1"/>
<pin id="751" dir="1" index="1" bw="113" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1148 "/>
</bind>
</comp>

<comp id="754" class="1005" name="tmp_88_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="39" slack="1"/>
<pin id="756" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="759" class="1005" name="select_ln1148_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="39" slack="1"/>
<pin id="761" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1148 "/>
</bind>
</comp>

<comp id="768" class="1005" name="add_ln211_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="2" slack="0"/>
<pin id="770" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln211 "/>
</bind>
</comp>

<comp id="773" class="1005" name="sub_ln213_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="6" slack="1"/>
<pin id="775" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln213 "/>
</bind>
</comp>

<comp id="778" class="1005" name="sub_ln203_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="6" slack="1"/>
<pin id="780" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="786" class="1005" name="add_ln212_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="4" slack="0"/>
<pin id="788" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln212 "/>
</bind>
</comp>

<comp id="791" class="1005" name="add_ln213_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="6" slack="1"/>
<pin id="793" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln213 "/>
</bind>
</comp>

<comp id="796" class="1005" name="attn_output_0_addr_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="5" slack="1"/>
<pin id="798" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="attn_output_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="149"><net_src comp="30" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="94" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="94" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="94" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="252" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="258" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="60" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="76" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="60" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="128" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="326"><net_src comp="40" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="327"><net_src comp="6" pin="0"/><net_sink comp="315" pin=7"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="315" pin=8"/></net>

<net id="329"><net_src comp="8" pin="0"/><net_sink comp="315" pin=7"/></net>

<net id="330"><net_src comp="44" pin="0"/><net_sink comp="315" pin=8"/></net>

<net id="331"><net_src comp="10" pin="0"/><net_sink comp="315" pin=7"/></net>

<net id="332"><net_src comp="48" pin="0"/><net_sink comp="315" pin=8"/></net>

<net id="333"><net_src comp="2" pin="0"/><net_sink comp="315" pin=5"/></net>

<net id="334"><net_src comp="28" pin="0"/><net_sink comp="315" pin=7"/></net>

<net id="335"><net_src comp="144" pin="0"/><net_sink comp="315" pin=8"/></net>

<net id="341"><net_src comp="32" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="0" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="4" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="344"><net_src comp="26" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="352"><net_src comp="86" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="20" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="22" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="355"><net_src comp="24" pin="0"/><net_sink comp="345" pin=4"/></net>

<net id="364"><net_src comp="38" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="0" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="375"><net_src comp="50" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="12" pin="0"/><net_sink comp="366" pin=5"/></net>

<net id="377"><net_src comp="14" pin="0"/><net_sink comp="366" pin=6"/></net>

<net id="384"><net_src comp="58" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="391"><net_src comp="120" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="398"><net_src comp="54" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="18" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="406"><net_src comp="52" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="16" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="413"><net_src comp="56" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="419"><net_src comp="46" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="427"><net_src comp="34" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="146" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="150" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="430"><net_src comp="154" pin="1"/><net_sink comp="420" pin=3"/></net>

<net id="431"><net_src comp="158" pin="1"/><net_sink comp="420" pin=4"/></net>

<net id="436"><net_src comp="36" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="162" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="36" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="166" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="36" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="170" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="450"><net_src comp="2" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="454"><net_src comp="356" pin="6"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="315" pin=6"/></net>

<net id="460"><net_src comp="275" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="62" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="275" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="68" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="74" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="275" pin="4"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="76" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="481"><net_src comp="78" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="275" pin="4"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="80" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="468" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="286" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="88" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="286" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="92" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="286" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="506" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="510" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="525"><net_src comp="98" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="240" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="100" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="533"><net_src comp="102" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="104" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="538"><net_src comp="528" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="106" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="535" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="551"><net_src comp="108" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="539" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="110" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="554"><net_src comp="112" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="559"><net_src comp="114" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="566"><net_src comp="108" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="555" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="110" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="112" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="575"><net_src comp="560" pin="4"/><net_sink comp="570" pin=1"/></net>

<net id="583"><net_src comp="118" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="576" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="593"><net_src comp="579" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="594"><net_src comp="585" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="595"><net_src comp="588" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="600"><net_src comp="297" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="62" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="297" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="68" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="297" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="126" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="608" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="128" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="623"><net_src comp="612" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="130" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="608" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="60" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="635"><net_src comp="624" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="620" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="632" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="647"><net_src comp="132" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="297" pin="4"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="128" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="655"><net_src comp="134" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="297" pin="4"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="60" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="661"><net_src comp="650" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="642" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="658" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="308" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="308" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="136" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="308" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="140" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="668" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="693"><net_src comp="668" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="689" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="705"><net_src comp="699" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="713"><net_src comp="462" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="718"><net_src comp="488" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="726"><net_src comp="500" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="731"><net_src comp="234" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="736"><net_src comp="240" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="741"><net_src comp="520" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="747"><net_src comp="535" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="752"><net_src comp="539" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="757"><net_src comp="545" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="762"><net_src comp="570" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="771"><net_src comp="602" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="776"><net_src comp="636" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="781"><net_src comp="662" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="789"><net_src comp="678" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="794"><net_src comp="684" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="799"><net_src comp="246" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="252" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hidden_states_0_V | {1 2 }
	Port: final_output_0_V | {30 33 36 37 }
	Port: ln_weight_in_V | {}
	Port: q_weights | {}
	Port: k_weights | {}
	Port: v_weights | {}
	Port: cos_tab_V_5 | {}
	Port: sin_tab_V_5 | {}
	Port: k_cache_V | {}
	Port: v_cache_V | {}
	Port: f_x_msb_3_table_V | {}
	Port: f_x_msb_2_table_V | {}
	Port: exp_x_msb_1_table_V | {}
	Port: ln_weight_V | {}
	Port: o_weights | {}
 - Input state : 
	Port: attention : hidden_states_0_V | {1 2 3 4 }
	Port: attention : final_output_0_V | {36 37 }
	Port: attention : ln_weight_in_V | {1 2 }
	Port: attention : q_weights | {5 6 }
	Port: attention : k_weights | {7 8 }
	Port: attention : v_weights | {9 10 }
	Port: attention : cos_tab_V_5 | {11 12 }
	Port: attention : sin_tab_V_5 | {11 12 }
	Port: attention : k_cache_V | {13 14 }
	Port: attention : v_cache_V | {13 14 }
	Port: attention : f_x_msb_3_table_V | {19 27 }
	Port: attention : f_x_msb_2_table_V | {19 27 }
	Port: attention : exp_x_msb_1_table_V | {19 27 }
	Port: attention : ln_weight_V | {30 33 }
	Port: attention : o_weights | {36 37 }
  - Chain level:
	State 1
		call_ln96 : 1
		call_ln111 : 1
		call_ln112 : 1
		call_ln113 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		icmp_ln178 : 1
		h : 1
		br_ln178 : 2
		tmp_67 : 1
		tmp_68 : 1
		zext_ln1265 : 2
		sub_ln1265 : 3
	State 20
		icmp_ln180 : 1
		add_ln180 : 1
		br_ln180 : 2
		zext_ln1265_2 : 1
		add_ln1265 : 2
		sext_ln1265 : 3
		attn_weights_0_V_ad : 4
		attn_weights_0_V_lo : 5
	State 21
		tmp_86 : 1
	State 22
		sext_ln1148 : 1
		mul_ln1148 : 2
	State 23
	State 24
		tmp_88 : 1
	State 25
		tmp_87 : 1
		select_ln1148 : 2
	State 26
		sub_ln703 : 1
		select_ln1148_2 : 2
		store_ln181 : 3
	State 27
	State 28
	State 29
	State 30
		icmp_ln211 : 1
		add_ln211 : 1
		br_ln211 : 2
		trunc_ln213 : 1
		shl_ln : 2
		zext_ln213 : 3
		shl_ln213_1 : 2
		zext_ln213_2 : 3
		sub_ln213 : 4
		tmp_69 : 1
		tmp_70 : 1
		zext_ln203 : 2
		sub_ln203 : 3
	State 31
		zext_ln212 : 1
		icmp_ln212 : 1
		add_ln212 : 1
		br_ln212 : 2
		add_ln213 : 2
		add_ln203 : 2
		sext_ln203 : 3
		attn_output_0_addr : 4
		attn_output_0_load : 5
	State 32
		zext_ln213_1 : 1
		attn_output_2D_0_V_s : 2
		store_ln213 : 3
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_linear_forward_no_mu_fu_315 |    0    |    3    |  14.152 |   8978  |   7090  |    0    |
|          |     grp_rms_norm_24_s_fu_336    |    0    |    23   | 10.6597 |   3653  |   7174  |    0    |
|          |    grp_softmax_1_2_6_s_fu_345   |    0    |    18   | 19.6914 |   2312  |   1298  |    0    |
|          |  grp_quantize_activation_fu_356 |    0    |    20   |  9.1689 |   1217  |   1712  |    0    |
|          | grp_apply_rotary_pos_emb_fu_366 |    6    |    8    | 14.4265 |   698   |   611   |    0    |
|          |    grp_GEMM_3D_float_1_fu_378   |    0    |    5    |  5.307  |   290   |   258   |    0    |
|          |     grp_GEMM_3D_float_fu_385    |    0    |    5    |  5.307  |   289   |   258   |    0    |
|   call   |    grp_cache_update_1_fu_392    |    0    |    0    |  3.538  |    81   |   275   |    0    |
|          |     grp_cache_update_fu_400     |    0    |    0    |  3.538  |    75   |   276   |    0    |
|          | grp_transpose_last_two_d_fu_408 |    0    |    0    |  1.769  |    68   |   178   |    0    |
|          |   grp_reshape_2D_to_3D_fu_414   |    0    |    0    |  1.769  |    35   |   109   |    0    |
|          |      grp_init_3d_mem_fu_420     |    0    |    0    |    0    |    24   |    42   |    0    |
|          |      grp_init_2d_mem_fu_432     |    0    |    0    |    0    |    10   |    26   |    0    |
|          |      grp_init_2d_mem_fu_438     |    0    |    0    |    0    |    10   |    26   |    0    |
|          |      grp_init_2d_mem_fu_444     |    0    |    0    |    0    |    10   |    26   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |            grp_fu_539           |    0    |    10   |    0    |   230   |   165   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sub_ln1265_fu_488        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        sub_ln1148_fu_555        |    0    |    0    |    0    |    0    |   120   |    0    |
|    sub   |         sub_ln703_fu_579        |    0    |    0    |    0    |    0    |    46   |    0    |
|          |         sub_ln213_fu_636        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         sub_ln203_fu_662        |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |             h_fu_462            |    0    |    0    |    0    |    0    |    10   |    0    |
|          |         add_ln180_fu_500        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |        add_ln1265_fu_510        |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |         add_ln211_fu_602        |    0    |    0    |    0    |    0    |    10   |    0    |
|          |         add_ln212_fu_678        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |         add_ln213_fu_684        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         add_ln203_fu_689        |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|  select  |       select_ln1148_fu_570      |    0    |    0    |    0    |    0    |    39   |    0    |
|          |      select_ln1148_2_fu_588     |    0    |    0    |    0    |    0    |    40   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln178_fu_456        |    0    |    0    |    0    |    0    |    8    |    0    |
|   icmp   |        icmp_ln180_fu_494        |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln211_fu_596        |    0    |    0    |    0    |    0    |    8    |    0    |
|          |        icmp_ln212_fu_672        |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |          tmp_67_fu_468          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_68_fu_476          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          shl_ln2_fu_528         |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          shl_ln_fu_612          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        shl_ln213_1_fu_624       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_69_fu_642          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_70_fu_650          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln1265_fu_484       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1265_2_fu_506      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln213_fu_620        |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln213_2_fu_632       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln203_fu_658        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln212_fu_668        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln213_1_fu_702       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sext_ln1265_fu_515       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln1148_fu_535       |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |        sext_ln703_fu_576        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln703_6_fu_585       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln203_fu_694        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln213_fu_699        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|          tmp_86_fu_520          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|          tmp_88_fu_545          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_87_fu_560          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |        trunc_ln213_fu_608       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    6    |    92   | 89.3265 |  17980  |  19938  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------------+--------+--------+--------+--------+
|     attn_output_0    |    0   |   80   |   15   |    0   |
|  attn_output_2D_0_V  |    0   |   80   |   15   |    0   |
|   attn_weights_0_V   |    0   |   80   |    8   |    0   |
|     k_cache_upd_V    |    2   |    0   |    0   |    0   |
|      k_embed_0_V     |    0   |   80   |   15   |    0   |
|      k_proj_0_V      |    0   |   80   |   15   |    0   |
|     k_proj_re_0_V    |    3   |    0   |    0   |    0   |
|  k_proj_transposed_V |    2   |    0   |    0   |    0   |
|      q_embed_0_V     |    0   |   80   |   15   |    0   |
|      q_proj_0_V      |    0   |   80   |   15   |    0   |
|     q_proj_re_0_V    |    3   |    0   |    0   |    0   |
| quantized_final_outp |    0   |   16   |    1   |    0   |
|quantized_final_outp_1|    0   |   16   |    1   |    0   |
|quantized_final_outp_2|    0   |   16   |    1   |    0   |
|quantized_final_outp_3|    0   |   16   |    1   |    0   |
| quantized_hidden_sta |    0   |   16   |    1   |    0   |
|quantized_hidden_sta_1|    0   |   16   |    1   |    0   |
|quantized_hidden_sta_2|    0   |   16   |    1   |    0   |
|quantized_hidden_sta_3|    0   |   16   |    1   |    0   |
|     v_cache_upd_V    |    2   |    0   |    0   |    0   |
|      v_proj_0_V      |    0   |   80   |   15   |    0   |
|     v_proj_re_0_V    |    3   |    0   |    0   |    0   |
+----------------------+--------+--------+--------+--------+
|         Total        |   15   |   768  |   121  |    0   |
+----------------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln180_reg_723     |    3   |
|     add_ln211_reg_768     |    2   |
|     add_ln212_reg_786     |    4   |
|     add_ln213_reg_791     |    6   |
| attn_output_0_addr_reg_796|    5   |
|attn_weights_0_V_ad_reg_728|    4   |
|attn_weights_0_V_lo_reg_733|   40   |
|      d107_0_0_reg_304     |    4   |
|       d_0_0_reg_282       |    3   |
|      h106_0_0_reg_293     |    2   |
|        h_0_reg_271        |    2   |
|         h_reg_710         |    2   |
|     mul_ln1148_reg_749    |   113  |
|          reg_451          |   40   |
|   select_ln1148_reg_759   |   39   |
|    sext_ln1148_reg_744    |   113  |
|     sub_ln1265_reg_715    |    5   |
|     sub_ln203_reg_778     |    6   |
|     sub_ln213_reg_773     |    6   |
|       tmp_86_reg_738      |    1   |
|       tmp_88_reg_754      |   39   |
+---------------------------+--------+
|           Total           |   439  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_240        |  p0  |   2  |   4  |    8   ||    9    |
|        grp_access_fu_252        |  p0  |   2  |   5  |   10   ||    9    |
| grp_linear_forward_no_mu_fu_315 |  p7  |   4  |   8  |   32   ||    21   |
| grp_linear_forward_no_mu_fu_315 |  p8  |   4  |  22  |   88   ||    9    |
|     grp_rms_norm_24_s_fu_336    |  p2  |   2  |  40  |   80   ||    9    |
|      grp_init_2d_mem_fu_432     |  p1  |   2  |  40  |   80   ||    9    |
|            grp_fu_539           |  p1  |   2  |  56  |   112  ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   410  ||  12.566 ||    75   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    6   |   92   |   89   |  17980 |  19938 |    0   |
|   Memory  |   15   |    -   |    -   |   768  |   121  |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   75   |    -   |
|  Register |    -   |    -   |    -   |   439  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   21   |   92   |   101  |  19187 |  20134 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
