[0m[[0m[33mwarn[0m] [0m[0m/home/mlm439/chisel-project/src/main/scala/dadda_tree_mult.scala:192:22: class ChiselStage in package stage is deprecated (since Chisel 3.6): this feature will not be supported as part of the migration to the MLIR-based FIRRTL Compiler (MFC). For more information about this migration, please see the Chisel ROADMAP.md. Please switch to circt.stage.ChiselStage.[0m
[0m[[0m[33mwarn[0m] [0m[0m  (new chisel3.stage.ChiselStage).emitVerilog([0m
[0m[[0m[33mwarn[0m] [0m[0m                     ^[0m
[0m[[0m[33mwarn[0m] [0m[0mone warning found[0m
