#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Oct  6 15:54:40 2020
# Process ID: 32952
# Current directory: C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log clock.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source clock.tcl -notrace
# Log file: C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.runs/impl_1/clock.vdi
# Journal file: C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source clock.tcl -notrace
Command: link_design -top clock -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1026.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'E3' is not a valid site or package pin name. [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: 'T10' is not a valid site or package pin name. [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-69] Command failed: 'R10' is not a valid site or package pin name. [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-69] Command failed: 'K16' is not a valid site or package pin name. [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-69] Command failed: 'K13' is not a valid site or package pin name. [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-69] Command failed: 'P15' is not a valid site or package pin name. [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-69] Command failed: 'T11' is not a valid site or package pin name. [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'H15' is not a valid site or package pin name. [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-69] Command failed: 'T9' is not a valid site or package pin name. [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-69] Command failed: 'J14' is not a valid site or package pin name. [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-69] Command failed: 'P14' is not a valid site or package pin name. [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-69] Command failed: 'T14' is not a valid site or package pin name. [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-69] Command failed: 'U13' is not a valid site or package pin name. [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-69] Command failed: 'M17' is not a valid site or package pin name. [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc:87]
Finished Parsing XDC File [C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.srcs/constrs_1/imports/Laborator 1/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1026.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 15 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1026.566 ; gain = 0.000
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1026.566 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d11e7077

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1490.250 ; gain = 463.684
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d11e7077

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1490.250 ; gain = 463.684
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2034f2115

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1490.250 ; gain = 463.684
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2034f2115

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1490.250 ; gain = 463.684
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2034f2115

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1490.250 ; gain = 463.684
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2034f2115

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1490.250 ; gain = 463.684
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1490.250 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15dab91a2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1490.250 ; gain = 463.684

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1490.250 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15dab91a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1490.250 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 15 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1490.250 ; gain = 463.684
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1490.250 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.runs/impl_1/clock_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file clock_drc_opted.rpt -pb clock_drc_opted.pb -rpx clock_drc_opted.rpx
Command: report_drc -file clock_drc_opted.rpt -pb clock_drc_opted.pb -rpx clock_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.runs/impl_1/clock_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Quick' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1490.250 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1126d3ee4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1490.250 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1490.250 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus An are not locked:  'An[7]'  'An[5]'  'An[4]'  'An[3]'  'An[2]' 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12d1c1fd8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.787 . Memory (MB): peak = 1490.250 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 197bcdd64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.888 . Memory (MB): peak = 1490.250 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 197bcdd64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.893 . Memory (MB): peak = 1490.250 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 197bcdd64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.906 . Memory (MB): peak = 1490.250 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 197bcdd64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.919 . Memory (MB): peak = 1490.250 ; gain = 0.000

Phase 2.2 Global Placement Core
Phase 2.2 Global Placement Core | Checksum: 1399ddf26

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.250 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1399ddf26

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.250 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1399ddf26

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.250 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 154676442

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.250 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20ea5bc31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.250 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20ea5bc31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.250 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10491cb15

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.250 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10491cb15

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.250 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10491cb15

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.250 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 10491cb15

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.250 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 10491cb15

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.250 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10491cb15

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.250 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10491cb15

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.250 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1490.250 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 12e10dd02

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.250 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12e10dd02

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.250 ; gain = 0.000
Ending Placer Task | Checksum: 1265c91a9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.250 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 2 Warnings, 15 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 1490.250 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.runs/impl_1/clock_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file clock_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1490.250 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file clock_utilization_placed.rpt -pb clock_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file clock_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1490.250 ; gain = 0.000
Command: route_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus An[7:0] are not locked:  An[7] An[5] An[4] An[3] An[2]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Quick'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5277757d ConstDB: 0 ShapeSum: d3e51c2c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1fffffffe

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1522.387 ; gain = 32.137
Post Restoration Checksum: NetGraph: 43047209 NumContArr: 7dc03df8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c0c4b001

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1527.969 ; gain = 37.719

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c0c4b001

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1527.969 ; gain = 37.719
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1419d9985

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1532.219 ; gain = 41.969

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 353
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 353
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 126055416

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1532.488 ; gain = 42.238

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1075a6277

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1532.488 ; gain = 42.238
Phase 4 Rip-up And Reroute | Checksum: 1075a6277

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1532.488 ; gain = 42.238

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1075a6277

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1532.488 ; gain = 42.238

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1075a6277

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1532.488 ; gain = 42.238
Phase 6 Post Hold Fix | Checksum: 1075a6277

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1532.488 ; gain = 42.238

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.092163 %
  Global Horizontal Routing Utilization  = 0.0799063 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 19.8198%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1075a6277

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1532.488 ; gain = 42.238

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1075a6277

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1534.504 ; gain = 44.254

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f1a9ad1b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1534.504 ; gain = 44.254
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1534.504 ; gain = 44.254

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 3 Warnings, 15 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1534.504 ; gain = 44.254
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1544.422 ; gain = 9.918
INFO: [Common 17-1381] The checkpoint 'C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.runs/impl_1/clock_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file clock_drc_routed.rpt -pb clock_drc_routed.pb -rpx clock_drc_routed.rpx
Command: report_drc -file clock_drc_routed.rpt -pb clock_drc_routed.pb -rpx clock_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.runs/impl_1/clock_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file clock_methodology_drc_routed.rpt -pb clock_methodology_drc_routed.pb -rpx clock_methodology_drc_routed.rpx
Command: report_methodology -file clock_methodology_drc_routed.rpt -pb clock_methodology_drc_routed.pb -rpx clock_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 1/project_1/project_1.runs/impl_1/clock_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file clock_power_routed.rpt -pb clock_power_summary_routed.pb -rpx clock_power_routed.rpx
Command: report_power -file clock_power_routed.rpt -pb clock_power_summary_routed.pb -rpx clock_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 3 Warnings, 15 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file clock_route_status.rpt -pb clock_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file clock_timing_summary_routed.rpt -pb clock_timing_summary_routed.pb -rpx clock_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file clock_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file clock_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file clock_bus_skew_routed.rpt -pb clock_bus_skew_routed.pb -rpx clock_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Oct  6 15:55:50 2020...
