

================================================================
== Vitis HLS Report for 'master'
================================================================
* Date:           Tue May 31 15:50:18 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MagicWand
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.507 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   142339|   442811|  1.423 ms|  4.428 ms|  142340|  442812|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_103_1     |    29184|    29184|      1824|          -|          -|    16|        no|
        | + VITIS_LOOP_106_2    |     1820|     1820|       130|          -|          -|    14|        no|
        |  ++ VITIS_LOOP_110_4  |      128|      128|         8|          -|          -|    16|        no|
        |- VITIS_LOOP_124_1     |      520|      520|       130|          -|          -|     4|        no|
        | + VITIS_LOOP_127_2    |      128|      128|         8|          -|          -|    16|        no|
        |- VITIS_LOOP_138_1     |       72|       72|        18|          -|          -|     4|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 21 
10 --> 11 
11 --> 20 12 
12 --> 13 11 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 12 
20 --> 9 
21 --> 22 30 
22 --> 23 21 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 22 
30 --> 31 48 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 30 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 49 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv1 = alloca i64 1" [MagicWand/master.c:7]   --->   Operation 50 'alloca' 'conv1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%max1_0 = alloca i64 1" [MagicWand/master.c:8]   --->   Operation 51 'alloca' 'max1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv2_0 = alloca i64 1" [MagicWand/master.c:9]   --->   Operation 52 'alloca' 'conv2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%max2_0 = alloca i64 1"   --->   Operation 53 'alloca' 'max2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%den1_0 = alloca i64 1" [MagicWand/master.c:11]   --->   Operation 54 'alloca' 'den1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln15 = call void @convolution1.1, i32 %input_r, i32 %conv1, i32 %firstKernel, i32 %firstBias" [MagicWand/master.c:15]   --->   Operation 55 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 56 [1/1] (0.40ns)   --->   "%store_ln103 = store i5 0, i5 %d" [MagicWand/model_functions.c:103]   --->   Operation 56 'store' 'store_ln103' <Predicate = true> <Delay = 0.40>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln15 = call void @convolution1.1, i32 %input_r, i32 %conv1, i32 %firstKernel, i32 %firstBias" [MagicWand/master.c:15]   --->   Operation 57 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln16 = call void @maxPool.1, i32 %conv1, i32 %max1_0" [MagicWand/master.c:16]   --->   Operation 58 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln16 = call void @maxPool.1, i32 %conv1, i32 %max1_0" [MagicWand/master.c:16]   --->   Operation 59 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln17 = call void @convolution2, i32 %max1_0, i32 %conv2_0, i32 %secondBias, i32 %secondKernel" [MagicWand/master.c:17]   --->   Operation 60 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln17 = call void @convolution2, i32 %max1_0, i32 %conv2_0, i32 %secondBias, i32 %secondKernel" [MagicWand/master.c:17]   --->   Operation 61 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln18 = call void @maxPool, i32 %conv2_0, i32 %max2_0" [MagicWand/master.c:18]   --->   Operation 62 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 63 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln18 = call void @maxPool, i32 %conv2_0, i32 %max2_0" [MagicWand/master.c:18]   --->   Operation 68 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln103 = br void" [MagicWand/model_functions.c:103]   --->   Operation 69 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.09>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%d_3 = load i5 %d"   --->   Operation 70 'load' 'd_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i5 %d_3" [MagicWand/model_functions.c:103]   --->   Operation 71 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.69ns)   --->   "%icmp_ln103 = icmp_eq  i5 %d_3, i5 16" [MagicWand/model_functions.c:103]   --->   Operation 72 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 73 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.71ns)   --->   "%add_ln103 = add i5 %d_3, i5 1" [MagicWand/model_functions.c:103]   --->   Operation 74 'add' 'add_ln103' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %.split12, void %dense1.exit.preheader" [MagicWand/model_functions.c:103]   --->   Operation 75 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%thirdBias_addr = getelementptr i32 %thirdBias, i64 0, i64 %zext_ln103" [MagicWand/model_functions.c:105]   --->   Operation 76 'getelementptr' 'thirdBias_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 77 [2/2] (0.61ns)   --->   "%thirdBias_load = load i4 %thirdBias_addr" [MagicWand/model_functions.c:105]   --->   Operation 77 'load' 'thirdBias_load' <Predicate = (!icmp_ln103)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%den1_0_addr = getelementptr i32 %den1_0, i64 0, i64 %zext_ln103" [MagicWand/model_functions.c:105]   --->   Operation 78 'getelementptr' 'den1_0_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%empty_40 = trunc i5 %d_3"   --->   Operation 79 'trunc' 'empty_40' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%d_1 = alloca i32 1"   --->   Operation 80 'alloca' 'd_1' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%den2_0_3 = alloca i32 1"   --->   Operation 81 'alloca' 'den2_0_3' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%den2_0_3_1 = alloca i32 1"   --->   Operation 82 'alloca' 'den2_0_3_1' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%den2_0_3_2 = alloca i32 1"   --->   Operation 83 'alloca' 'den2_0_3_2' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%den2_0_3_3 = alloca i32 1"   --->   Operation 84 'alloca' 'den2_0_3_3' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.40ns)   --->   "%store_ln124 = store i3 0, i3 %d_1" [MagicWand/model_functions.c:124]   --->   Operation 85 'store' 'store_ln124' <Predicate = (icmp_ln103)> <Delay = 0.40>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln124 = br void %dense1.exit" [MagicWand/model_functions.c:124]   --->   Operation 86 'br' 'br_ln124' <Predicate = (icmp_ln103)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.77>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [MagicWand/model_functions.c:101]   --->   Operation 87 'specloopname' 'specloopname_ln101' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/2] (0.61ns)   --->   "%thirdBias_load = load i4 %thirdBias_addr" [MagicWand/model_functions.c:105]   --->   Operation 88 'load' 'thirdBias_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %empty_40, i8 0"   --->   Operation 89 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty_40, i5 0"   --->   Operation 90 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i9 %p_shl1"   --->   Operation 91 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.77ns)   --->   "%empty_41 = sub i12 %p_shl, i12 %p_shl1_cast"   --->   Operation 92 'sub' 'empty_41' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.40ns)   --->   "%br_ln106 = br void" [MagicWand/model_functions.c:106]   --->   Operation 93 'br' 'br_ln106' <Predicate = true> <Delay = 0.40>

State 11 <SV = 10> <Delay = 2.57>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%i = phi i4 %add_ln106, void, i4 0, void %.split12" [MagicWand/model_functions.c:106]   --->   Operation 94 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%add_lcssa_lcssa14_i = phi i32 %add11_i, void, i32 %thirdBias_load, void %.split12" [MagicWand/model_functions.c:112]   --->   Operation 95 'phi' 'add_lcssa_lcssa14_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.65ns)   --->   "%icmp_ln106 = icmp_eq  i4 %i, i4 14" [MagicWand/model_functions.c:106]   --->   Operation 96 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14"   --->   Operation 97 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.72ns)   --->   "%add_ln106 = add i4 %i, i4 1" [MagicWand/model_functions.c:106]   --->   Operation 98 'add' 'add_ln106' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %.split10, void" [MagicWand/model_functions.c:106]   --->   Operation 99 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [MagicWand/model_functions.c:101]   --->   Operation 100 'specloopname' 'specloopname_ln101' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i, i4 0" [MagicWand/model_functions.c:106]   --->   Operation 101 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i8 %tmp_6" [MagicWand/model_functions.c:110]   --->   Operation 102 'zext' 'zext_ln110' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.40ns)   --->   "%br_ln110 = br void" [MagicWand/model_functions.c:110]   --->   Operation 103 'br' 'br_ln110' <Predicate = (!icmp_ln106)> <Delay = 0.40>
ST_11 : Operation 104 [2/2] (2.57ns)   --->   "%tmp_3 = fcmp_olt  i32 %add_lcssa_lcssa14_i, i32 0" [MagicWand/model_functions.c:116]   --->   Operation 104 'fcmp' 'tmp_3' <Predicate = (icmp_ln106)> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.40ns)   --->   "%store_ln103 = store i5 %add_ln103, i5 %d" [MagicWand/model_functions.c:103]   --->   Operation 105 'store' 'store_ln103' <Predicate = (icmp_ln106)> <Delay = 0.40>

State 12 <SV = 11> <Delay = 1.86>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%h = phi i5 %add_ln110, void %.split8, i5 0, void %.split10" [MagicWand/model_functions.c:110]   --->   Operation 106 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%add11_i = phi i32 %add_i, void %.split8, i32 %add_lcssa_lcssa14_i, void %.split10" [MagicWand/model_functions.c:112]   --->   Operation 107 'phi' 'add11_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i5 %h" [MagicWand/model_functions.c:110]   --->   Operation 108 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.69ns)   --->   "%icmp_ln110 = icmp_eq  i5 %h, i5 16" [MagicWand/model_functions.c:110]   --->   Operation 109 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 110 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.71ns)   --->   "%add_ln110 = add i5 %h, i5 1" [MagicWand/model_functions.c:110]   --->   Operation 111 'add' 'add_ln110' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %.split8, void" [MagicWand/model_functions.c:110]   --->   Operation 112 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.70ns)   --->   "%add_ln112 = add i8 %zext_ln110_1, i8 %tmp_6" [MagicWand/model_functions.c:112]   --->   Operation 113 'add' 'add_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i8 %add_ln112" [MagicWand/model_functions.c:112]   --->   Operation 114 'zext' 'zext_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%max2_0_addr = getelementptr i32 %max2_0, i64 0, i64 %zext_ln112" [MagicWand/model_functions.c:112]   --->   Operation 115 'getelementptr' 'max2_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_12 : Operation 116 [2/2] (1.09ns)   --->   "%max2_0_load = load i8 %max2_0_addr" [MagicWand/model_functions.c:112]   --->   Operation 116 'load' 'max2_0_load' <Predicate = (!icmp_ln110)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %empty_41, i32 5, i32 11" [MagicWand/model_functions.c:112]   --->   Operation 117 'partselect' 'tmp_5' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%tmp5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_5, i5 %h" [MagicWand/model_functions.c:112]   --->   Operation 118 'bitconcatenate' 'tmp5' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.77ns)   --->   "%add_ln112_1 = add i12 %tmp5, i12 %zext_ln110" [MagicWand/model_functions.c:112]   --->   Operation 119 'add' 'add_ln112_1' <Predicate = (!icmp_ln110)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i12 %add_ln112_1" [MagicWand/model_functions.c:112]   --->   Operation 120 'zext' 'zext_ln112_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%firstDense_addr = getelementptr i32 %firstDense, i64 0, i64 %zext_ln112_1" [MagicWand/model_functions.c:112]   --->   Operation 121 'getelementptr' 'firstDense_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_12 : Operation 122 [2/2] (1.09ns)   --->   "%firstDense_load = load i12 %firstDense_addr" [MagicWand/model_functions.c:112]   --->   Operation 122 'load' 'firstDense_load' <Predicate = (!icmp_ln110)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 3584> <ROM>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 123 'br' 'br_ln0' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.18>
ST_13 : Operation 124 [1/2] (1.09ns)   --->   "%max2_0_load = load i8 %max2_0_addr" [MagicWand/model_functions.c:112]   --->   Operation 124 'load' 'max2_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_13 : Operation 125 [1/2] (1.09ns)   --->   "%firstDense_load = load i12 %firstDense_addr" [MagicWand/model_functions.c:112]   --->   Operation 125 'load' 'firstDense_load' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 3584> <ROM>
ST_13 : Operation 126 [3/3] (6.08ns)   --->   "%mul_i = fmul i32 %max2_0_load, i32 %firstDense_load" [MagicWand/model_functions.c:112]   --->   Operation 126 'fmul' 'mul_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.08>
ST_14 : Operation 127 [2/3] (6.08ns)   --->   "%mul_i = fmul i32 %max2_0_load, i32 %firstDense_load" [MagicWand/model_functions.c:112]   --->   Operation 127 'fmul' 'mul_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.08>
ST_15 : Operation 128 [1/3] (6.08ns)   --->   "%mul_i = fmul i32 %max2_0_load, i32 %firstDense_load" [MagicWand/model_functions.c:112]   --->   Operation 128 'fmul' 'mul_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.71>
ST_16 : Operation 129 [4/4] (5.71ns)   --->   "%add_i = fadd i32 %add11_i, i32 %mul_i" [MagicWand/model_functions.c:112]   --->   Operation 129 'fadd' 'add_i' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.71>
ST_17 : Operation 130 [3/4] (5.71ns)   --->   "%add_i = fadd i32 %add11_i, i32 %mul_i" [MagicWand/model_functions.c:112]   --->   Operation 130 'fadd' 'add_i' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.71>
ST_18 : Operation 131 [2/4] (5.71ns)   --->   "%add_i = fadd i32 %add11_i, i32 %mul_i" [MagicWand/model_functions.c:112]   --->   Operation 131 'fadd' 'add_i' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.71>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [MagicWand/model_functions.c:101]   --->   Operation 132 'specloopname' 'specloopname_ln101' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 133 [1/4] (5.71ns)   --->   "%add_i = fadd i32 %add11_i, i32 %mul_i" [MagicWand/model_functions.c:112]   --->   Operation 133 'fadd' 'add_i' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 134 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 11> <Delay = 3.60>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln116 = bitcast i32 %add_lcssa_lcssa14_i" [MagicWand/model_functions.c:116]   --->   Operation 135 'bitcast' 'bitcast_ln116' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln116, i32 23, i32 30" [MagicWand/model_functions.c:116]   --->   Operation 136 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i32 %bitcast_ln116" [MagicWand/model_functions.c:116]   --->   Operation 137 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (0.79ns)   --->   "%icmp_ln116 = icmp_ne  i8 %tmp_1, i8 255" [MagicWand/model_functions.c:116]   --->   Operation 138 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 139 [1/1] (0.98ns)   --->   "%icmp_ln116_1 = icmp_eq  i23 %trunc_ln116, i23 0" [MagicWand/model_functions.c:116]   --->   Operation 139 'icmp' 'icmp_ln116_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln116)   --->   "%or_ln116 = or i1 %icmp_ln116_1, i1 %icmp_ln116" [MagicWand/model_functions.c:116]   --->   Operation 140 'or' 'or_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 141 [1/2] (2.57ns)   --->   "%tmp_3 = fcmp_olt  i32 %add_lcssa_lcssa14_i, i32 0" [MagicWand/model_functions.c:116]   --->   Operation 141 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln116)   --->   "%and_ln116 = and i1 %or_ln116, i1 %tmp_3" [MagicWand/model_functions.c:116]   --->   Operation 142 'and' 'and_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 143 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln116 = select i1 %and_ln116, i32 0, i32 %add_lcssa_lcssa14_i" [MagicWand/model_functions.c:116]   --->   Operation 143 'select' 'select_ln116' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 144 [1/1] (0.61ns)   --->   "%store_ln112 = store i32 %select_ln116, i4 %den1_0_addr" [MagicWand/model_functions.c:112]   --->   Operation 144 'store' 'store_ln112' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 145 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 21 <SV = 9> <Delay = 0.93>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%d_4 = load i3 %d_1" [MagicWand/model_functions.c:126]   --->   Operation 146 'load' 'd_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 147 [1/1] (0.53ns)   --->   "%icmp_ln124 = icmp_eq  i3 %d_4, i3 4" [MagicWand/model_functions.c:124]   --->   Operation 147 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 148 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 149 [1/1] (0.61ns)   --->   "%add_ln124 = add i3 %d_4, i3 1" [MagicWand/model_functions.c:124]   --->   Operation 149 'add' 'add_ln124' <Predicate = true> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %.split6, void %dense2.exit.preheader" [MagicWand/model_functions.c:124]   --->   Operation 150 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [MagicWand/model_functions.c:122]   --->   Operation 151 'specloopname' 'specloopname_ln122' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i3 %d_4" [MagicWand/model_functions.c:126]   --->   Operation 152 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 153 [1/1] (0.49ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -1.42657, i32 1.09009, i32 -1.20714, i32 -0.18485, i2 %trunc_ln126" [MagicWand/model_functions.c:126]   --->   Operation 153 'mux' 'tmp_s' <Predicate = (!icmp_ln124)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln126, i4 0" [MagicWand/model_functions.c:126]   --->   Operation 154 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (0.40ns)   --->   "%br_ln127 = br void" [MagicWand/model_functions.c:127]   --->   Operation 155 'br' 'br_ln127' <Predicate = (!icmp_ln124)> <Delay = 0.40>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 156 'alloca' 'sum' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 157 'alloca' 'i_1' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.40ns)   --->   "%store_ln138 = store i3 0, i3 %i_1" [MagicWand/model_functions.c:138]   --->   Operation 158 'store' 'store_ln138' <Predicate = (icmp_ln124)> <Delay = 0.40>
ST_21 : Operation 159 [1/1] (0.40ns)   --->   "%store_ln138 = store i64 0, i64 %sum" [MagicWand/model_functions.c:138]   --->   Operation 159 'store' 'store_ln138' <Predicate = (icmp_ln124)> <Delay = 0.40>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln138 = br void %dense2.exit" [MagicWand/model_functions.c:138]   --->   Operation 160 'br' 'br_ln138' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 22 <SV = 10> <Delay = 1.81>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%i_2 = phi i5 %add_ln127, void %.split4, i5 0, void %.split6" [MagicWand/model_functions.c:127]   --->   Operation 161 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%den2_0_0 = phi i32 %add_i2, void %.split4, i32 %tmp_s, void %.split6" [MagicWand/model_functions.c:128]   --->   Operation 162 'phi' 'den2_0_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i5 %i_2" [MagicWand/model_functions.c:128]   --->   Operation 163 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln128_1 = zext i5 %i_2" [MagicWand/model_functions.c:128]   --->   Operation 164 'zext' 'zext_ln128_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.69ns)   --->   "%icmp_ln127 = icmp_eq  i5 %i_2, i5 16" [MagicWand/model_functions.c:127]   --->   Operation 165 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 166 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (0.71ns)   --->   "%add_ln127 = add i5 %i_2, i5 1" [MagicWand/model_functions.c:127]   --->   Operation 167 'add' 'add_ln127' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %.split4, void" [MagicWand/model_functions.c:127]   --->   Operation 168 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (0.00ns)   --->   "%den1_0_addr_1 = getelementptr i32 %den1_0, i64 0, i64 %zext_ln128" [MagicWand/model_functions.c:128]   --->   Operation 169 'getelementptr' 'den1_0_addr_1' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_22 : Operation 170 [2/2] (0.61ns)   --->   "%den1_0_load = load i4 %den1_0_addr_1" [MagicWand/model_functions.c:128]   --->   Operation 170 'load' 'den1_0_load' <Predicate = (!icmp_ln127)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 171 [1/1] (0.71ns)   --->   "%add_ln128 = add i6 %zext_ln128_1, i6 %tmp_2" [MagicWand/model_functions.c:128]   --->   Operation 171 'add' 'add_ln128' <Predicate = (!icmp_ln127)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln128_2 = zext i6 %add_ln128" [MagicWand/model_functions.c:128]   --->   Operation 172 'zext' 'zext_ln128_2' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%secondDense_addr = getelementptr i32 %secondDense, i64 0, i64 %zext_ln128_2" [MagicWand/model_functions.c:128]   --->   Operation 173 'getelementptr' 'secondDense_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_22 : Operation 174 [2/2] (1.09ns)   --->   "%secondDense_load = load i6 %secondDense_addr" [MagicWand/model_functions.c:128]   --->   Operation 174 'load' 'secondDense_load' <Predicate = (!icmp_ln127)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_22 : Operation 175 [1/1] (0.65ns)   --->   "%switch_ln128 = switch i2 %trunc_ln126, void %branch3, i2 0, void %.branch0_crit_edge, i2 1, void %branch1, i2 2, void %branch2" [MagicWand/model_functions.c:128]   --->   Operation 175 'switch' 'switch_ln128' <Predicate = (icmp_ln127)> <Delay = 0.65>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln128 = store i32 %den2_0_0, i32 %den2_0_3_2" [MagicWand/model_functions.c:128]   --->   Operation 176 'store' 'store_ln128' <Predicate = (icmp_ln127 & trunc_ln126 == 2)> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln128 = br void %branch0" [MagicWand/model_functions.c:128]   --->   Operation 177 'br' 'br_ln128' <Predicate = (icmp_ln127 & trunc_ln126 == 2)> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln128 = store i32 %den2_0_0, i32 %den2_0_3_1" [MagicWand/model_functions.c:128]   --->   Operation 178 'store' 'store_ln128' <Predicate = (icmp_ln127 & trunc_ln126 == 1)> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln128 = br void %branch0" [MagicWand/model_functions.c:128]   --->   Operation 179 'br' 'br_ln128' <Predicate = (icmp_ln127 & trunc_ln126 == 1)> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln128 = store i32 %den2_0_0, i32 %den2_0_3" [MagicWand/model_functions.c:128]   --->   Operation 180 'store' 'store_ln128' <Predicate = (icmp_ln127 & trunc_ln126 == 0)> <Delay = 0.00>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln128 = br void %branch0" [MagicWand/model_functions.c:128]   --->   Operation 181 'br' 'br_ln128' <Predicate = (icmp_ln127 & trunc_ln126 == 0)> <Delay = 0.00>
ST_22 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln128 = store i32 %den2_0_0, i32 %den2_0_3_3" [MagicWand/model_functions.c:128]   --->   Operation 182 'store' 'store_ln128' <Predicate = (icmp_ln127 & trunc_ln126 == 3)> <Delay = 0.00>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln128 = br void %branch0" [MagicWand/model_functions.c:128]   --->   Operation 183 'br' 'br_ln128' <Predicate = (icmp_ln127 & trunc_ln126 == 3)> <Delay = 0.00>
ST_22 : Operation 184 [1/1] (0.40ns)   --->   "%store_ln124 = store i3 %add_ln124, i3 %d_1" [MagicWand/model_functions.c:124]   --->   Operation 184 'store' 'store_ln124' <Predicate = (icmp_ln127)> <Delay = 0.40>
ST_22 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void %dense1.exit"   --->   Operation 185 'br' 'br_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>

State 23 <SV = 11> <Delay = 7.18>
ST_23 : Operation 186 [1/2] (0.61ns)   --->   "%den1_0_load = load i4 %den1_0_addr_1" [MagicWand/model_functions.c:128]   --->   Operation 186 'load' 'den1_0_load' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 187 [1/2] (1.09ns)   --->   "%secondDense_load = load i6 %secondDense_addr" [MagicWand/model_functions.c:128]   --->   Operation 187 'load' 'secondDense_load' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_23 : Operation 188 [3/3] (6.08ns)   --->   "%mul_i9 = fmul i32 %den1_0_load, i32 %secondDense_load" [MagicWand/model_functions.c:128]   --->   Operation 188 'fmul' 'mul_i9' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 6.08>
ST_24 : Operation 189 [2/3] (6.08ns)   --->   "%mul_i9 = fmul i32 %den1_0_load, i32 %secondDense_load" [MagicWand/model_functions.c:128]   --->   Operation 189 'fmul' 'mul_i9' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 6.08>
ST_25 : Operation 190 [1/3] (6.08ns)   --->   "%mul_i9 = fmul i32 %den1_0_load, i32 %secondDense_load" [MagicWand/model_functions.c:128]   --->   Operation 190 'fmul' 'mul_i9' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 14> <Delay = 5.71>
ST_26 : Operation 191 [4/4] (5.71ns)   --->   "%add_i2 = fadd i32 %den2_0_0, i32 %mul_i9" [MagicWand/model_functions.c:128]   --->   Operation 191 'fadd' 'add_i2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 5.71>
ST_27 : Operation 192 [3/4] (5.71ns)   --->   "%add_i2 = fadd i32 %den2_0_0, i32 %mul_i9" [MagicWand/model_functions.c:128]   --->   Operation 192 'fadd' 'add_i2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 16> <Delay = 5.71>
ST_28 : Operation 193 [2/4] (5.71ns)   --->   "%add_i2 = fadd i32 %den2_0_0, i32 %mul_i9" [MagicWand/model_functions.c:128]   --->   Operation 193 'fadd' 'add_i2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 17> <Delay = 5.71>
ST_29 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [MagicWand/model_functions.c:122]   --->   Operation 194 'specloopname' 'specloopname_ln122' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 195 [1/4] (5.71ns)   --->   "%add_i2 = fadd i32 %den2_0_0, i32 %mul_i9" [MagicWand/model_functions.c:128]   --->   Operation 195 'fadd' 'add_i2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 196 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 30 <SV = 10> <Delay = 3.29>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i_1" [MagicWand/model_functions.c:140]   --->   Operation 197 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (0.53ns)   --->   "%icmp_ln138 = icmp_eq  i3 %i_3, i3 4" [MagicWand/model_functions.c:138]   --->   Operation 198 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 199 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 199 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 200 [1/1] (0.61ns)   --->   "%add_ln138 = add i3 %i_3, i3 1" [MagicWand/model_functions.c:138]   --->   Operation 200 'add' 'add_ln138' <Predicate = true> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %.split2, void %.preheader.preheader" [MagicWand/model_functions.c:138]   --->   Operation 201 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 202 [1/1] (0.00ns)   --->   "%den2_0_3_load_1 = load i32 %den2_0_3" [MagicWand/model_functions.c:140]   --->   Operation 202 'load' 'den2_0_3_load_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 203 [1/1] (0.00ns)   --->   "%den2_0_3_1_load_1 = load i32 %den2_0_3_1" [MagicWand/model_functions.c:140]   --->   Operation 203 'load' 'den2_0_3_1_load_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 204 [1/1] (0.00ns)   --->   "%den2_0_3_2_load_1 = load i32 %den2_0_3_2" [MagicWand/model_functions.c:140]   --->   Operation 204 'load' 'den2_0_3_2_load_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 205 [1/1] (0.00ns)   --->   "%den2_0_3_3_load_1 = load i32 %den2_0_3_3" [MagicWand/model_functions.c:140]   --->   Operation 205 'load' 'den2_0_3_3_load_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i3 %i_3" [MagicWand/model_functions.c:140]   --->   Operation 206 'trunc' 'trunc_ln140' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 207 [1/1] (0.49ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %den2_0_3_load_1, i32 %den2_0_3_1_load_1, i32 %den2_0_3_2_load_1, i32 %den2_0_3_3_load_1, i2 %trunc_ln140" [MagicWand/model_functions.c:140]   --->   Operation 207 'mux' 'tmp_4' <Predicate = (!icmp_ln138)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 208 [2/2] (2.26ns)   --->   "%conv_i = fpext i32 %tmp_4" [MagicWand/model_functions.c:140]   --->   Operation 208 'fpext' 'conv_i' <Predicate = (!icmp_ln138)> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 209 [1/1] (0.40ns)   --->   "%store_ln138 = store i3 %add_ln138, i3 %i_1" [MagicWand/model_functions.c:138]   --->   Operation 209 'store' 'store_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.40>
ST_30 : Operation 210 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 210 'load' 'sum_load_1' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 211 [1/1] (0.00ns)   --->   "%den2_0_3_load = load i32 %den2_0_3"   --->   Operation 211 'load' 'den2_0_3_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 212 [1/1] (0.00ns)   --->   "%den2_0_3_1_load = load i32 %den2_0_3_1"   --->   Operation 212 'load' 'den2_0_3_1_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 213 [1/1] (0.00ns)   --->   "%den2_0_3_2_load = load i32 %den2_0_3_2"   --->   Operation 213 'load' 'den2_0_3_2_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 214 [1/1] (0.00ns)   --->   "%den2_0_3_3_load = load i32 %den2_0_3_3"   --->   Operation 214 'load' 'den2_0_3_3_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 215 [2/2] (2.75ns)   --->   "%call_ln0 = call void @master_Pipeline_VITIS_LOOP_143_2, i32 %den2_0_3_load, i32 %den2_0_3_1_load, i32 %den2_0_3_2_load, i32 %den2_0_3_3_load, i64 %sum_load_1, i32 %out_r"   --->   Operation 215 'call' 'call_ln0' <Predicate = (icmp_ln138)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 11> <Delay = 2.26>
ST_31 : Operation 216 [1/2] (2.26ns)   --->   "%conv_i = fpext i32 %tmp_4" [MagicWand/model_functions.c:140]   --->   Operation 216 'fpext' 'conv_i' <Predicate = true> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 12> <Delay = 7.12>
ST_32 : Operation 217 [11/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 217 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 13> <Delay = 7.12>
ST_33 : Operation 218 [10/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 218 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 14> <Delay = 7.12>
ST_34 : Operation 219 [9/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 219 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 15> <Delay = 7.12>
ST_35 : Operation 220 [8/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 220 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 16> <Delay = 7.12>
ST_36 : Operation 221 [7/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 221 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 17> <Delay = 7.12>
ST_37 : Operation 222 [6/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 222 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 18> <Delay = 7.12>
ST_38 : Operation 223 [5/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 223 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 19> <Delay = 7.12>
ST_39 : Operation 224 [4/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 224 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 20> <Delay = 7.12>
ST_40 : Operation 225 [3/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 225 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 21> <Delay = 7.12>
ST_41 : Operation 226 [2/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 226 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 22> <Delay = 7.12>
ST_42 : Operation 227 [1/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 227 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 23> <Delay = 5.46>
ST_43 : Operation 228 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [MagicWand/model_functions.c:140]   --->   Operation 228 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 229 [5/5] (5.46ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp" [MagicWand/model_functions.c:140]   --->   Operation 229 'dadd' 'sum_1' <Predicate = true> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 24> <Delay = 5.46>
ST_44 : Operation 230 [4/5] (5.46ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp" [MagicWand/model_functions.c:140]   --->   Operation 230 'dadd' 'sum_1' <Predicate = true> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 25> <Delay = 5.46>
ST_45 : Operation 231 [3/5] (5.46ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp" [MagicWand/model_functions.c:140]   --->   Operation 231 'dadd' 'sum_1' <Predicate = true> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 26> <Delay = 5.46>
ST_46 : Operation 232 [2/5] (5.46ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp" [MagicWand/model_functions.c:140]   --->   Operation 232 'dadd' 'sum_1' <Predicate = true> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 27> <Delay = 5.86>
ST_47 : Operation 233 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [MagicWand/model_functions.c:135]   --->   Operation 233 'specloopname' 'specloopname_ln135' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 234 [1/5] (5.46ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp" [MagicWand/model_functions.c:140]   --->   Operation 234 'dadd' 'sum_1' <Predicate = true> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 235 [1/1] (0.40ns)   --->   "%store_ln140 = store i64 %sum_1, i64 %sum" [MagicWand/model_functions.c:140]   --->   Operation 235 'store' 'store_ln140' <Predicate = true> <Delay = 0.40>
ST_47 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln0 = br void %dense2.exit"   --->   Operation 236 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 48 <SV = 11> <Delay = 0.00>
ST_48 : Operation 237 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_Pipeline_VITIS_LOOP_143_2, i32 %den2_0_3_load, i32 %den2_0_3_1_load, i32 %den2_0_3_2_load, i32 %den2_0_3_3_load, i64 %sum_load_1, i32 %out_r"   --->   Operation 237 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 238 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [MagicWand/master.c:23]   --->   Operation 238 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.402ns
The critical path consists of the following:
	'alloca' operation ('d') [10]  (0 ns)
	'store' operation ('store_ln103', MagicWand/model_functions.c:103) of constant 0 on local variable 'd' [25]  (0.402 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 1.1ns
The critical path consists of the following:
	'load' operation ('d') on local variable 'd' [28]  (0 ns)
	'add' operation ('add_ln103', MagicWand/model_functions.c:103) [32]  (0.718 ns)
	blocking operation 0.377 ns on control path)

 <State 10>: 0.77ns
The critical path consists of the following:
	'sub' operation ('empty_41') [43]  (0.77 ns)

 <State 11>: 2.57ns
The critical path consists of the following:
	'phi' operation ('add_lcssa_lcssa14_i', MagicWand/model_functions.c:112) with incoming values : ('thirdBias_load', MagicWand/model_functions.c:105) ('add_i', MagicWand/model_functions.c:112) [47]  (0 ns)
	'fcmp' operation ('tmp_3', MagicWand/model_functions.c:116) [89]  (2.57 ns)

 <State 12>: 1.87ns
The critical path consists of the following:
	'phi' operation ('h', MagicWand/model_functions.c:110) with incoming values : ('add_ln110', MagicWand/model_functions.c:110) [58]  (0 ns)
	'add' operation ('add_ln112_1', MagicWand/model_functions.c:112) [73]  (0.77 ns)
	'getelementptr' operation ('firstDense_addr', MagicWand/model_functions.c:112) [75]  (0 ns)
	'load' operation ('firstDense_load', MagicWand/model_functions.c:112) on array 'firstDense' [76]  (1.1 ns)

 <State 13>: 7.19ns
The critical path consists of the following:
	'load' operation ('max2_0_load', MagicWand/model_functions.c:112) on array 'max2_0' [70]  (1.1 ns)
	'fmul' operation ('mul_i', MagicWand/model_functions.c:112) [77]  (6.09 ns)

 <State 14>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul_i', MagicWand/model_functions.c:112) [77]  (6.09 ns)

 <State 15>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul_i', MagicWand/model_functions.c:112) [77]  (6.09 ns)

 <State 16>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add_i', MagicWand/model_functions.c:112) [78]  (5.71 ns)

 <State 17>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add_i', MagicWand/model_functions.c:112) [78]  (5.71 ns)

 <State 18>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add_i', MagicWand/model_functions.c:112) [78]  (5.71 ns)

 <State 19>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add_i', MagicWand/model_functions.c:112) [78]  (5.71 ns)

 <State 20>: 3.6ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', MagicWand/model_functions.c:116) [89]  (2.57 ns)
	'and' operation ('and_ln116', MagicWand/model_functions.c:116) [90]  (0 ns)
	'select' operation ('select_ln116', MagicWand/model_functions.c:116) [91]  (0.412 ns)
	'store' operation ('store_ln112', MagicWand/model_functions.c:112) of variable 'select_ln116', MagicWand/model_functions.c:116 on array 'den1[0]', MagicWand/master.c:11 [92]  (0.614 ns)

 <State 21>: 0.935ns
The critical path consists of the following:
	'load' operation ('d', MagicWand/model_functions.c:126) on local variable 'd' [104]  (0 ns)
	'add' operation ('add_ln124', MagicWand/model_functions.c:124) [107]  (0.615 ns)
	blocking operation 0.32 ns on control path)

 <State 22>: 1.81ns
The critical path consists of the following:
	'phi' operation ('i', MagicWand/model_functions.c:127) with incoming values : ('add_ln127', MagicWand/model_functions.c:127) [116]  (0 ns)
	'add' operation ('add_ln128', MagicWand/model_functions.c:128) [128]  (0.712 ns)
	'getelementptr' operation ('secondDense_addr', MagicWand/model_functions.c:128) [130]  (0 ns)
	'load' operation ('secondDense_load', MagicWand/model_functions.c:128) on array 'secondDense' [131]  (1.1 ns)

 <State 23>: 7.19ns
The critical path consists of the following:
	'load' operation ('secondDense_load', MagicWand/model_functions.c:128) on array 'secondDense' [131]  (1.1 ns)
	'fmul' operation ('mul_i9', MagicWand/model_functions.c:128) [132]  (6.09 ns)

 <State 24>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul_i9', MagicWand/model_functions.c:128) [132]  (6.09 ns)

 <State 25>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul_i9', MagicWand/model_functions.c:128) [132]  (6.09 ns)

 <State 26>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add_i2', MagicWand/model_functions.c:128) [133]  (5.71 ns)

 <State 27>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add_i2', MagicWand/model_functions.c:128) [133]  (5.71 ns)

 <State 28>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add_i2', MagicWand/model_functions.c:128) [133]  (5.71 ns)

 <State 29>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add_i2', MagicWand/model_functions.c:128) [133]  (5.71 ns)

 <State 30>: 3.29ns
The critical path consists of the following:
	'load' operation ('sum_load_1') on local variable 'sum' [180]  (0 ns)
	'call' operation ('call_ln0') to 'master_Pipeline_VITIS_LOOP_143_2' [185]  (2.76 ns)
	blocking operation 0.533 ns on control path)

 <State 31>: 2.27ns
The critical path consists of the following:
	'fpext' operation ('conv_i', MagicWand/model_functions.c:140) [173]  (2.27 ns)

 <State 32>: 7.13ns
The critical path consists of the following:
	'dexp' operation ('tmp', MagicWand/model_functions.c:140) [174]  (7.13 ns)

 <State 33>: 7.13ns
The critical path consists of the following:
	'dexp' operation ('tmp', MagicWand/model_functions.c:140) [174]  (7.13 ns)

 <State 34>: 7.13ns
The critical path consists of the following:
	'dexp' operation ('tmp', MagicWand/model_functions.c:140) [174]  (7.13 ns)

 <State 35>: 7.13ns
The critical path consists of the following:
	'dexp' operation ('tmp', MagicWand/model_functions.c:140) [174]  (7.13 ns)

 <State 36>: 7.13ns
The critical path consists of the following:
	'dexp' operation ('tmp', MagicWand/model_functions.c:140) [174]  (7.13 ns)

 <State 37>: 7.13ns
The critical path consists of the following:
	'dexp' operation ('tmp', MagicWand/model_functions.c:140) [174]  (7.13 ns)

 <State 38>: 7.13ns
The critical path consists of the following:
	'dexp' operation ('tmp', MagicWand/model_functions.c:140) [174]  (7.13 ns)

 <State 39>: 7.13ns
The critical path consists of the following:
	'dexp' operation ('tmp', MagicWand/model_functions.c:140) [174]  (7.13 ns)

 <State 40>: 7.13ns
The critical path consists of the following:
	'dexp' operation ('tmp', MagicWand/model_functions.c:140) [174]  (7.13 ns)

 <State 41>: 7.13ns
The critical path consists of the following:
	'dexp' operation ('tmp', MagicWand/model_functions.c:140) [174]  (7.13 ns)

 <State 42>: 7.13ns
The critical path consists of the following:
	'dexp' operation ('tmp', MagicWand/model_functions.c:140) [174]  (7.13 ns)

 <State 43>: 5.46ns
The critical path consists of the following:
	'load' operation ('sum_load', MagicWand/model_functions.c:140) on local variable 'sum' [165]  (0 ns)
	'dadd' operation ('sum', MagicWand/model_functions.c:140) [175]  (5.46 ns)

 <State 44>: 5.46ns
The critical path consists of the following:
	'dadd' operation ('sum', MagicWand/model_functions.c:140) [175]  (5.46 ns)

 <State 45>: 5.46ns
The critical path consists of the following:
	'dadd' operation ('sum', MagicWand/model_functions.c:140) [175]  (5.46 ns)

 <State 46>: 5.46ns
The critical path consists of the following:
	'dadd' operation ('sum', MagicWand/model_functions.c:140) [175]  (5.46 ns)

 <State 47>: 5.86ns
The critical path consists of the following:
	'dadd' operation ('sum', MagicWand/model_functions.c:140) [175]  (5.46 ns)
	'store' operation ('store_ln140', MagicWand/model_functions.c:140) of variable 'sum', MagicWand/model_functions.c:140 on local variable 'sum' [177]  (0.402 ns)

 <State 48>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
