library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Mux2_1_8b is
	port(input0 : in  std_logic_vector(7 downto 0);
		  input1 : in  std_logic_vector(7 downto 0);
		  sel    : in  std_logic;
		  output : out std_logic_vector(7 downto 0));
end Mux2_1_8b;

architecture Behavioral of Mux2_1_8b is
begin
	process(sel, input0, input1)
	begin
		if(sel = '0') then
			output <= input0;
		elsif 
			output <= input1;
		end if;
	end process;
end Behavioral;