{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 18:59:39 2023 " "Info: Processing started: Tue Oct 31 18:59:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DDA_algorithm -c DDA_algorithm " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDA_algorithm -c DDA_algorithm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk1~reg0 " "Info: Detected ripple clock \"clk1~reg0\" as buffer" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 20 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Flag_T~reg0 register buff_2\[6\] 63.2 MHz 15.823 ns Internal " "Info: Clock \"clk\" has Internal fmax of 63.2 MHz between source register \"Flag_T~reg0\" and destination register \"buff_2\[6\]\" (period= 15.823 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.443 ns + Longest register register " "Info: + Longest register to register delay is 9.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Flag_T~reg0 1 REG LC_X8_Y10_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y10_N2; Fanout = 5; REG Node = 'Flag_T~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flag_T~reg0 } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.200 ns) 1.121 ns always0~1 2 COMB LC_X8_Y10_N5 4 " "Info: 2: + IC(0.921 ns) + CELL(0.200 ns) = 1.121 ns; Loc. = LC_X8_Y10_N5; Fanout = 4; COMB Node = 'always0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { Flag_T~reg0 always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.511 ns) 3.612 ns Dir~0 3 COMB LC_X10_Y9_N3 45 " "Info: 3: + IC(1.980 ns) + CELL(0.511 ns) = 3.612 ns; Loc. = LC_X10_Y9_N3; Fanout = 45; COMB Node = 'Dir~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { always0~1 Dir~0 } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.553 ns) + CELL(0.200 ns) 6.365 ns buff_2~1 4 COMB LC_X14_Y10_N0 8 " "Info: 4: + IC(2.553 ns) + CELL(0.200 ns) = 6.365 ns; Loc. = LC_X14_Y10_N0; Fanout = 8; COMB Node = 'buff_2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { Dir~0 buff_2~1 } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.487 ns) + CELL(0.591 ns) 9.443 ns buff_2\[6\] 5 REG LC_X7_Y10_N2 2 " "Info: 5: + IC(2.487 ns) + CELL(0.591 ns) = 9.443 ns; Loc. = LC_X7_Y10_N2; Fanout = 2; REG Node = 'buff_2\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.078 ns" { buff_2~1 buff_2[6] } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 15.91 % ) " "Info: Total cell delay = 1.502 ns ( 15.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.941 ns ( 84.09 % ) " "Info: Total interconnect delay = 7.941 ns ( 84.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.443 ns" { Flag_T~reg0 always0~1 Dir~0 buff_2~1 buff_2[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.443 ns" { Flag_T~reg0 {} always0~1 {} Dir~0 {} buff_2~1 {} buff_2[6] {} } { 0.000ns 0.921ns 1.980ns 2.553ns 2.487ns } { 0.000ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.671 ns - Smallest " "Info: - Smallest clock skew is -5.671 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 57 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 57; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns buff_2\[6\] 2 REG LC_X7_Y10_N2 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y10_N2; Fanout = 2; REG Node = 'buff_2\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk buff_2[6] } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk buff_2[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} buff_2[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.490 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 57 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 57; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clk1~reg0 2 REG LC_X9_Y6_N6 17 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y6_N6; Fanout = 17; REG Node = 'clk1~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clk1~reg0 } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.377 ns) + CELL(0.918 ns) 9.490 ns Flag_T~reg0 3 REG LC_X8_Y10_N2 5 " "Info: 3: + IC(4.377 ns) + CELL(0.918 ns) = 9.490 ns; Loc. = LC_X8_Y10_N2; Fanout = 5; REG Node = 'Flag_T~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.295 ns" { clk1~reg0 Flag_T~reg0 } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.56 % ) " "Info: Total cell delay = 3.375 ns ( 35.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.115 ns ( 64.44 % ) " "Info: Total interconnect delay = 6.115 ns ( 64.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.490 ns" { clk clk1~reg0 Flag_T~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.490 ns" { clk {} clk~combout {} clk1~reg0 {} Flag_T~reg0 {} } { 0.000ns 0.000ns 1.738ns 4.377ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk buff_2[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} buff_2[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.490 ns" { clk clk1~reg0 Flag_T~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.490 ns" { clk {} clk~combout {} clk1~reg0 {} Flag_T~reg0 {} } { 0.000ns 0.000ns 1.738ns 4.377ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 73 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.443 ns" { Flag_T~reg0 always0~1 Dir~0 buff_2~1 buff_2[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.443 ns" { Flag_T~reg0 {} always0~1 {} Dir~0 {} buff_2~1 {} buff_2[6] {} } { 0.000ns 0.921ns 1.980ns 2.553ns 2.487ns } { 0.000ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk buff_2[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} buff_2[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.490 ns" { clk clk1~reg0 Flag_T~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.490 ns" { clk {} clk~combout {} clk1~reg0 {} Flag_T~reg0 {} } { 0.000ns 0.000ns 1.738ns 4.377ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "buff_2\[6\] LS clk 11.077 ns register " "Info: tsu for register \"buff_2\[6\]\" (data pin = \"LS\", clock pin = \"clk\") is 11.077 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.563 ns + Longest pin register " "Info: + Longest pin to register delay is 14.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns LS 1 PIN PIN_127 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_127; Fanout = 8; PIN Node = 'LS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LS } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.176 ns) + CELL(0.740 ns) 5.048 ns Equal0~0 2 COMB LC_X8_Y10_N9 35 " "Info: 2: + IC(3.176 ns) + CELL(0.740 ns) = 5.048 ns; Loc. = LC_X8_Y10_N9; Fanout = 35; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.916 ns" { LS Equal0~0 } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.543 ns) + CELL(0.200 ns) 7.791 ns N_buff~4 3 COMB LC_X10_Y9_N9 4 " "Info: 3: + IC(2.543 ns) + CELL(0.200 ns) = 7.791 ns; Loc. = LC_X10_Y9_N9; Fanout = 4; COMB Node = 'N_buff~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { Equal0~0 N_buff~4 } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.200 ns) 8.732 ns Dir~0 4 COMB LC_X10_Y9_N3 45 " "Info: 4: + IC(0.741 ns) + CELL(0.200 ns) = 8.732 ns; Loc. = LC_X10_Y9_N3; Fanout = 45; COMB Node = 'Dir~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { N_buff~4 Dir~0 } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.553 ns) + CELL(0.200 ns) 11.485 ns buff_2~1 5 COMB LC_X14_Y10_N0 8 " "Info: 5: + IC(2.553 ns) + CELL(0.200 ns) = 11.485 ns; Loc. = LC_X14_Y10_N0; Fanout = 8; COMB Node = 'buff_2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { Dir~0 buff_2~1 } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.487 ns) + CELL(0.591 ns) 14.563 ns buff_2\[6\] 6 REG LC_X7_Y10_N2 2 " "Info: 6: + IC(2.487 ns) + CELL(0.591 ns) = 14.563 ns; Loc. = LC_X7_Y10_N2; Fanout = 2; REG Node = 'buff_2\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.078 ns" { buff_2~1 buff_2[6] } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.063 ns ( 21.03 % ) " "Info: Total cell delay = 3.063 ns ( 21.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.500 ns ( 78.97 % ) " "Info: Total interconnect delay = 11.500 ns ( 78.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.563 ns" { LS Equal0~0 N_buff~4 Dir~0 buff_2~1 buff_2[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.563 ns" { LS {} LS~combout {} Equal0~0 {} N_buff~4 {} Dir~0 {} buff_2~1 {} buff_2[6] {} } { 0.000ns 0.000ns 3.176ns 2.543ns 0.741ns 2.553ns 2.487ns } { 0.000ns 1.132ns 0.740ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 57 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 57; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns buff_2\[6\] 2 REG LC_X7_Y10_N2 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y10_N2; Fanout = 2; REG Node = 'buff_2\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk buff_2[6] } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk buff_2[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} buff_2[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.563 ns" { LS Equal0~0 N_buff~4 Dir~0 buff_2~1 buff_2[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.563 ns" { LS {} LS~combout {} Equal0~0 {} N_buff~4 {} Dir~0 {} buff_2~1 {} buff_2[6] {} } { 0.000ns 0.000ns 3.176ns 2.543ns 0.741ns 2.553ns 2.487ns } { 0.000ns 1.132ns 0.740ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk buff_2[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} buff_2[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Pulse pinout 15.087 ns register " "Info: tco from clock \"clk\" to destination pin \"Pulse\" through register \"pinout\" is 15.087 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.490 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 57 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 57; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clk1~reg0 2 REG LC_X9_Y6_N6 17 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y6_N6; Fanout = 17; REG Node = 'clk1~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clk1~reg0 } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.377 ns) + CELL(0.918 ns) 9.490 ns pinout 3 REG LC_X5_Y9_N1 1 " "Info: 3: + IC(4.377 ns) + CELL(0.918 ns) = 9.490 ns; Loc. = LC_X5_Y9_N1; Fanout = 1; REG Node = 'pinout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.295 ns" { clk1~reg0 pinout } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.56 % ) " "Info: Total cell delay = 3.375 ns ( 35.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.115 ns ( 64.44 % ) " "Info: Total interconnect delay = 6.115 ns ( 64.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.490 ns" { clk clk1~reg0 pinout } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.490 ns" { clk {} clk~combout {} clk1~reg0 {} pinout {} } { 0.000ns 0.000ns 1.738ns 4.377ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.221 ns + Longest register pin " "Info: + Longest register to pin delay is 5.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pinout 1 REG LC_X5_Y9_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y9_N1; Fanout = 1; REG Node = 'pinout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pinout } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 0.595 ns Pulse~0 2 COMB LC_X5_Y9_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X5_Y9_N1; Fanout = 1; COMB Node = 'Pulse~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { pinout Pulse~0 } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.304 ns) + CELL(2.322 ns) 5.221 ns Pulse 3 PIN PIN_125 0 " "Info: 3: + IC(2.304 ns) + CELL(2.322 ns) = 5.221 ns; Loc. = PIN_125; Fanout = 0; PIN Node = 'Pulse'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.626 ns" { Pulse~0 Pulse } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.917 ns ( 55.87 % ) " "Info: Total cell delay = 2.917 ns ( 55.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.304 ns ( 44.13 % ) " "Info: Total interconnect delay = 2.304 ns ( 44.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.221 ns" { pinout Pulse~0 Pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.221 ns" { pinout {} Pulse~0 {} Pulse {} } { 0.000ns 0.000ns 2.304ns } { 0.000ns 0.595ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.490 ns" { clk clk1~reg0 pinout } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.490 ns" { clk {} clk~combout {} clk1~reg0 {} pinout {} } { 0.000ns 0.000ns 1.738ns 4.377ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.221 ns" { pinout Pulse~0 Pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.221 ns" { pinout {} Pulse~0 {} Pulse {} } { 0.000ns 0.000ns 2.304ns } { 0.000ns 0.595ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "acc\[4\] N\[3\] clk 2.982 ns register " "Info: th for register \"acc\[4\]\" (data pin = \"N\[3\]\", clock pin = \"clk\") is 2.982 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.490 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 57 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 57; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clk1~reg0 2 REG LC_X9_Y6_N6 17 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y6_N6; Fanout = 17; REG Node = 'clk1~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clk1~reg0 } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.377 ns) + CELL(0.918 ns) 9.490 ns acc\[4\] 3 REG LC_X5_Y9_N4 2 " "Info: 3: + IC(4.377 ns) + CELL(0.918 ns) = 9.490 ns; Loc. = LC_X5_Y9_N4; Fanout = 2; REG Node = 'acc\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.295 ns" { clk1~reg0 acc[4] } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.56 % ) " "Info: Total cell delay = 3.375 ns ( 35.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.115 ns ( 64.44 % ) " "Info: Total interconnect delay = 6.115 ns ( 64.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.490 ns" { clk clk1~reg0 acc[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.490 ns" { clk {} clk~combout {} clk1~reg0 {} acc[4] {} } { 0.000ns 0.000ns 1.738ns 4.377ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 73 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.729 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns N\[3\] 1 PIN PIN_142 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_142; Fanout = 5; PIN Node = 'N\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[3] } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.111 ns) + CELL(0.973 ns) 4.216 ns Add5~26COUT1_62 2 COMB LC_X4_Y9_N3 2 " "Info: 2: + IC(2.111 ns) + CELL(0.973 ns) = 4.216 ns; Loc. = LC_X4_Y9_N3; Fanout = 2; COMB Node = 'Add5~26COUT1_62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.084 ns" { N[3] Add5~26COUT1_62 } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.804 ns) 5.020 ns Add5~18 3 COMB LC_X4_Y9_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.804 ns) = 5.020 ns; Loc. = LC_X4_Y9_N4; Fanout = 1; COMB Node = 'Add5~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { Add5~26COUT1_62 Add5~18 } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.591 ns) 6.729 ns acc\[4\] 4 REG LC_X5_Y9_N4 2 " "Info: 4: + IC(1.118 ns) + CELL(0.591 ns) = 6.729 ns; Loc. = LC_X5_Y9_N4; Fanout = 2; REG Node = 'acc\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { Add5~18 acc[4] } "NODE_NAME" } } { "DDA_algorithm.v" "" { Text "E:/HK7/He_thong_dk_nhung/DDA_algorithm/Program/DDA_algorithm.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 52.01 % ) " "Info: Total cell delay = 3.500 ns ( 52.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.229 ns ( 47.99 % ) " "Info: Total interconnect delay = 3.229 ns ( 47.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.729 ns" { N[3] Add5~26COUT1_62 Add5~18 acc[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.729 ns" { N[3] {} N[3]~combout {} Add5~26COUT1_62 {} Add5~18 {} acc[4] {} } { 0.000ns 0.000ns 2.111ns 0.000ns 1.118ns } { 0.000ns 1.132ns 0.973ns 0.804ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.490 ns" { clk clk1~reg0 acc[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.490 ns" { clk {} clk~combout {} clk1~reg0 {} acc[4] {} } { 0.000ns 0.000ns 1.738ns 4.377ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.729 ns" { N[3] Add5~26COUT1_62 Add5~18 acc[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.729 ns" { N[3] {} N[3]~combout {} Add5~26COUT1_62 {} Add5~18 {} acc[4] {} } { 0.000ns 0.000ns 2.111ns 0.000ns 1.118ns } { 0.000ns 1.132ns 0.973ns 0.804ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 18:59:40 2023 " "Info: Processing ended: Tue Oct 31 18:59:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
