<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="D:/Code/VHDL/cpu/CPU/addiu3_test_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="addiu3_test" />
            <top_module name="defines" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="8" />
   <wvobject fp_name="/addiu3_test/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/addiu3_test/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/addiu3_test/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
   <wvobject fp_name="/addiu3_test/uut/cpu_component/pc_component/pc" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pc[15:0]</obj_property>
      <obj_property name="ObjectShortName">pc[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/addiu3_test/uut/cpu_component/pc_component/pc_o" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pc_o[15:0]</obj_property>
      <obj_property name="ObjectShortName">pc_o[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/addiu3_test/uut/cpu_component/pc_component/branch_flag_i" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">branch_flag_i</obj_property>
      <obj_property name="ObjectShortName">branch_flag_i</obj_property>
   </wvobject>
   <wvobject fp_name="/addiu3_test/uut/cpu_component/pc_component/branch_target_address_i" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">branch_target_address_i[15:0]</obj_property>
      <obj_property name="ObjectShortName">branch_target_address_i[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/addiu3_test/uut/cpu_component/regfile_component/regs" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">regs[0:15]</obj_property>
      <obj_property name="ObjectShortName">regs[0:15]</obj_property>
   </wvobject>
</wave_config>
