// Seed: 3571004208
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  initial begin
    id_5 <= id_2;
    id_4 <= id_3;
    if (1) id_3 <= id_3;
    else id_3 <= 1;
  end
  logic id_6;
endmodule
