
---------- Begin Simulation Statistics ----------
final_tick                               164630910583500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  32612                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827988                       # Number of bytes of host memory used
host_op_rate                                    56223                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   306.64                       # Real time elapsed on the host
host_tick_rate                               85716841                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000015                       # Number of instructions simulated
sim_ops                                      17240059                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026284                       # Number of seconds simulated
sim_ticks                                 26283939750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       571565                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1147294                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6550553                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       561963                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7035625                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2747397                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6550553                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3803156                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7189272                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           83341                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       385405                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17702438                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11456795                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       561985                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476523                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1023940                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19579813                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240038                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     49509782                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.348215                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.350443                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     44718180     90.32%     90.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1669425      3.37%     93.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       356757      0.72%     94.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       938255      1.90%     96.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       408303      0.82%     97.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       223116      0.45%     97.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       100620      0.20%     97.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        71186      0.14%     97.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1023940      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     49509782                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177966                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454882                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093980     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454882     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240038                       # Class of committed instruction
system.switch_cpus.commit.refs                4088995                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.256784                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.256784                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      43329472                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       44421506                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2402803                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4824953                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         562549                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1444263                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5354519                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                786183                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              975987                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25178                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7189272                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2479081                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              49230900                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        121166                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29609757                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1125098                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.136762                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2770440                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2830738                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.563267                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     52564046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.974677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.414372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         44100936     83.90%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           391692      0.75%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           584285      1.11%     85.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           539867      1.03%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           867141      1.65%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           974590      1.85%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           375603      0.71%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           381494      0.73%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4348438      8.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     52564046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3812                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       737781                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3757568                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.671424                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11768954                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             975901                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        22078847                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6715408                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        74641                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1467467                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36801586                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      10793053                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1276073                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      35295346                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         227622                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3575057                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         562549                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3951347                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       590848                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       113472                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          826                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1087                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3260525                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       833354                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1087                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       586442                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       151339                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30685661                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28819179                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.685306                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21029082                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.548228                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               28964932                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48262622                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        23860296                       # number of integer regfile writes
system.switch_cpus.ipc                       0.190230                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.190230                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       336675      0.92%      0.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24145869     66.02%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1064      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     11044320     30.20%     97.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1043492      2.85%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       36571420                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1408757                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.038521                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          289460     20.55%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     20.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1077893     76.51%     97.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         41404      2.94%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       37643502                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    127552823                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28819179                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     56363872                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36801586                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          36571420                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19561538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       437181                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     26741260                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     52564046                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.695750                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.630065                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     41355751     78.68%     78.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3176489      6.04%     84.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1650938      3.14%     87.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1523010      2.90%     90.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1778698      3.38%     94.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1238916      2.36%     96.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1013753      1.93%     98.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       479793      0.91%     99.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       346698      0.66%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     52564046                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.695699                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2479104                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       472759                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       530782                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6715408                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1467467                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20601240                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 52567858                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        32011850                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411880                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4416825                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3078455                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8874419                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        238373                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     107001003                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41640856                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50727380                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5300155                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         137349                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         562549                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      11606571                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29315473                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     57424877                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         4460                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6783                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7423088                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6760                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             85305693                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            76728124                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3093                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913480                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3093                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164630910583500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             568434                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        82604                       # Transaction distribution
system.membus.trans_dist::CleanEvict           488961                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7295                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7295                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        568434                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1723023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1723023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1723023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     42133312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     42133312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                42133312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            575729                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  575729    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              575729                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1588754000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3193589750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  26283939750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164630910583500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164630910583500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164630910583500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936421                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       264961                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1264721                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20862                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20862                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936359                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     72932992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               72936960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          573485                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5286656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1530768                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002021                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044905                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1527675     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3093      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1530768                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1139094000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435824000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164630910583500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       381554                       # number of demand (read+write) hits
system.l2.demand_hits::total                   381554                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       381554                       # number of overall hits
system.l2.overall_hits::total                  381554                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       575662                       # number of demand (read+write) misses
system.l2.demand_misses::total                 575729                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       575662                       # number of overall misses
system.l2.overall_misses::total                575729                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5053000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  57754840000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      57759893000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5053000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  57754840000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     57759893000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957216                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957283                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957216                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957283                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.601392                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.601420                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.601392                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.601420                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82836.065574                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100327.692292                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100324.793436                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82836.065574                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100327.692292                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100324.793436                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               82604                       # number of writebacks
system.l2.writebacks::total                     82604                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       575662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            575723                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       575662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           575723                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4443000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  51998220000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  52002663000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4443000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  51998220000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  52002663000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.601392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.601414                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.601392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.601414                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72836.065574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90327.692292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90325.838989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72836.065574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90327.692292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90325.838989                       # average overall mshr miss latency
system.l2.replacements                         573485                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       182357                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           182357                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       182357                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       182357                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1173                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1173                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        13567                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13567                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         7295                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7295                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    615184000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     615184000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.349679                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.349679                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84329.540781                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84329.540781                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         7295                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7295                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    542234000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    542234000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.349679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.349679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74329.540781                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74329.540781                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5053000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5053000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82836.065574                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        81500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4443000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4443000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72836.065574                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72836.065574                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       367987                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            367987                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       568367                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          568372                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  57139656000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  57139656000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936354                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.607000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.607002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100533.028835                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100532.144441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       568367                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       568367                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  51455986000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  51455986000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.607000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.606997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90533.028835                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90533.028835                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164630910583500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4084.611435                       # Cycle average of tags in use
system.l2.tags.total_refs                     1859602                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    573485                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.242634                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.147403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.006012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.164854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.304255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4041.988912                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.986814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997220                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          293                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2036                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1406                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          361                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15885421                       # Number of tag accesses
system.l2.tags.data_accesses                 15885421                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164630910583500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     36842368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36846656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5286656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5286656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       575662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              575729                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        82604                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              82604                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             12175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       148532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1401706455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1401869596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       148532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           150967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      201136361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            201136361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      201136361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            12175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       148532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1401706455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1603005957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     82600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    573952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000289987750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5144                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5144                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1135621                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              77584                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      575723                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      82604                       # Number of write requests accepted
system.mem_ctrls.readBursts                    575723                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    82604                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1710                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             36648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             36011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             35433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             36411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             35514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            35269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            34795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            36240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            36382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5277                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17421265250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2870065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28184009000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30349.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49099.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    93116                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   28988                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                575723                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                82604                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  185473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  216899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  137601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   34037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       534475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     78.621182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.155747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    52.274301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       465030     87.01%     87.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        57323     10.73%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8397      1.57%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2216      0.41%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          775      0.15%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          357      0.07%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          197      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           84      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           96      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       534475                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     111.582621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.534136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    163.367423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4399     85.52%     85.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          577     11.22%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          150      2.92%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           15      0.29%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5144                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.054044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.050681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.344106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5004     97.28%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      0.66%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               77      1.50%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      0.51%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5144                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36736832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  109440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5285248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36846272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5286656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1397.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       201.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1401.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    201.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26282325000                       # Total gap between requests
system.mem_ctrls.avgGap                      39922.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     36732928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5285248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 148531.766437335580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1397542695.249862670898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 201082792.392263054848                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       575662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        82604                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1934750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  28182074250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 643762789750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31717.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48955.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7793360.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    18.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1896098400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1007769840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2036113800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          216008820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2074410000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11570382120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        349493760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19150276740                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        728.592324                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    812579000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    877500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24593850000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1920167340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1020562785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2062339020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          215069220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2074410000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11560010970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        358261440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19210820775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        730.895785                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    835973250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    877500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24570455750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    26283929000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164630910583500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2478965                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2478975                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2478965                       # number of overall hits
system.cpu.icache.overall_hits::total         2478975                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8191500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8191500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8191500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8191500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2479081                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2479092                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2479081                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2479092                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70616.379310                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70012.820513                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70616.379310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70012.820513                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5145500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5145500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5145500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5145500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84352.459016                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84352.459016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84352.459016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84352.459016                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2478965                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2478975                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8191500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8191500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2479081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2479092                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70616.379310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70012.820513                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5145500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5145500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84352.459016                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84352.459016                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164630910583500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.009880                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000160                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.009721                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000019                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000019                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4958246                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4958246                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164630910583500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164630910583500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164630910583500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164630910583500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164630910583500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164630910583500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164630910583500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3529728                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3529730                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3529728                       # number of overall hits
system.cpu.dcache.overall_hits::total         3529730                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2033124                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2033129                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2033124                       # number of overall misses
system.cpu.dcache.overall_misses::total       2033129                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 129041603569                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 129041603569                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 129041603569                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 129041603569                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5562852                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5562859                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5562852                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5562859                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.365482                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.365483                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.365482                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.365483                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63469.617972                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63469.461883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63469.617972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63469.461883                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     20498702                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           89                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            604084                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.933529                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    22.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       182357                       # number of writebacks
system.cpu.dcache.writebacks::total            182357                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1075908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1075908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1075908                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1075908                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957216                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957216                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  63313315131                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  63313315131                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  63313315131                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  63313315131                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.172073                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.172073                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.172073                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.172073                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 66143.185165                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66143.185165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 66143.185165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66143.185165                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956197                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2916568                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2916568                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2012171                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2012176                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 128226548500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 128226548500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4928739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4928744                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.408253                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.408253                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63725.472885                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63725.314535                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1075487                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1075487                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936684                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936684                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  62524995500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  62524995500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.190045                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.190045                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 66751.428977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66751.428977                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613160                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613162                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20953                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20953                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    815055069                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    815055069                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033043                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033043                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 38899.206271                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38899.206271                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          421                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          421                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20532                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20532                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    788319631                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    788319631                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032379                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032379                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 38394.682983                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38394.682983                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164630910583500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.163356                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4480823                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956197                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.686088                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.163355                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000160                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000160                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          553                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12082939                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12082939                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164709205940500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  27547                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828124                       # Number of bytes of host memory used
host_op_rate                                    47561                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1452.07                       # Real time elapsed on the host
host_tick_rate                               53919748                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078295                       # Number of seconds simulated
sim_ticks                                 78295357000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1679536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3359069                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     19920402                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1684886                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21355039                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8367729                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     19920402                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11552673                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        21813557                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          248093                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1131530                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          53514724                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34691692                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1684886                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428038                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3019448                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     60008819                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999996                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821446                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    147248483                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.351932                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.353438                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    132759484     90.16%     90.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5090034      3.46%     93.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1058292      0.72%     94.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2853324      1.94%     96.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1215061      0.83%     97.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       694938      0.47%     97.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       340976      0.23%     97.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       216926      0.15%     97.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3019448      2.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    147248483                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631823                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399635                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312328     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399635     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821446                       # Class of committed instruction
system.switch_cpus.commit.refs               12331795                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999996                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821446                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.219691                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.219691                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     128714546                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      134507867                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7202789                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14656037                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1686492                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4330850                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16325376                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2325492                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2971082                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 70736                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            21813557                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7507086                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             146539841                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        359018                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               89553654                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3372984                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.139303                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8364381                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8615822                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.571896                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    156590714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.990835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.430272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        130947448     83.62%     83.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1172040      0.75%     84.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1816643      1.16%     85.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1624531      1.04%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2577541      1.65%     88.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2948167      1.88%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1223120      0.78%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1162801      0.74%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13118423      8.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    156590714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2204198                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11360152                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.675232                       # Inst execution rate
system.switch_cpus.iew.exec_refs             34390694                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2969016                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        67527514                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20444282                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       205905                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4445398                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    111773819                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      31421678                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3793407                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     105734987                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         670592                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10130574                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1686492                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11249810                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1660467                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       350523                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2337                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3292                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     10044626                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2513234                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         3292                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1731442                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       472756                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          93509645                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              87397760                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.683355                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          63900278                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.558129                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               87842722                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        143732442                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        72395387                       # number of integer regfile writes
system.switch_cpus.ipc                       0.191582                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.191582                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1019908      0.93%      0.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      73166668     66.80%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3242      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     67.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     32166722     29.37%     97.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3171854      2.90%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      109528394                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3990728                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.036436                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          874575     21.92%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     21.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3002386     75.23%     97.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        113767      2.85%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      112499214                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    381006245                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     87397760                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    171728206                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          111773819                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         109528394                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     59952280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1368015                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     81946796                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    156590714                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.699457                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.638345                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    123151277     78.65%     78.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9433111      6.02%     84.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4943276      3.16%     87.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4562540      2.91%     90.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5227135      3.34%     94.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3674740      2.35%     96.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3047862      1.95%     98.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1454485      0.93%     99.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1096288      0.70%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    156590714                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.699457                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7507086                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1377288                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1524085                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20444282                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4445398                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        61164816                       # number of misc regfile reads
system.switch_cpus.numCycles                156590714                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        96530540                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269548                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       12892874                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9224676                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       24868232                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        708058                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     324404980                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      126199416                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    153838496                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16074278                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         400764                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1686492                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      33059602                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         89568847                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    174117669                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        15126                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        20477                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          22206875                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        20414                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            256059300                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           233106466                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2802595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        10250                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5605190                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          10250                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  78295357000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1658370                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       252040                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1427496                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21163                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21163                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1658370                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5038602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5038602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5038602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    123620672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    123620672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               123620672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1679533                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1679533    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1679533                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4697404000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9310694750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  78295357000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  78295357000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  78295357000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  78295357000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2733225                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       822239                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3665798                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69370                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69370                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2733225                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8407785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8407785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    215858816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              215858816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1685442                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16130560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4488037                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002284                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047735                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4477787     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10250      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4488037                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3372794000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4203892500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  78295357000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1123062                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1123062                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1123062                       # number of overall hits
system.l2.overall_hits::total                 1123062                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1679533                       # number of demand (read+write) misses
system.l2.demand_misses::total                1679533                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1679533                       # number of overall misses
system.l2.overall_misses::total               1679533                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 168415164000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     168415164000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 168415164000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    168415164000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2802595                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2802595                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2802595                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2802595                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.599278                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.599278                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.599278                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.599278                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 100274.995490                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100274.995490                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100274.995490                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100274.995490                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              252040                       # number of writebacks
system.l2.writebacks::total                    252040                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1679533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1679533                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1679533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1679533                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 151619834000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 151619834000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 151619834000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 151619834000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.599278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.599278                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.599278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.599278                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90274.995490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90274.995490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90274.995490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90274.995490                       # average overall mshr miss latency
system.l2.replacements                        1685442                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       570199                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           570199                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       570199                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       570199                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4344                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4344                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        48207                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48207                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        21163                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21163                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1786503000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1786503000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.305074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.305074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84416.339838                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84416.339838                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        21163                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21163                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1574873000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1574873000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.305074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.305074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74416.339838                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74416.339838                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1074855                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1074855                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1658370                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1658370                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 166628661000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 166628661000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2733225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2733225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.606745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.606745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100477.372963                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100477.372963                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1658370                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1658370                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 150044961000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 150044961000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.606745                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.606745                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90477.372963                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90477.372963                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  78295357000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     5653551                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1689538                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.346211                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      45.774729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4050.225271                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.988825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1515                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2418                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46526962                       # Number of tag accesses
system.l2.tags.data_accesses                 46526962                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  78295357000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    107490112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          107490112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16130560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16130560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1679533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1679533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       252040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             252040                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1372879774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1372879774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      206021923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            206021923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      206021923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1372879774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1578901697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    252008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1674861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000353336250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15696                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15696                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3322240                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             236681                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1679533                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     252040                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1679533                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   252040                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4672                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    32                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            108215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            105925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            104927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            103317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            105267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            104564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            105125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            103004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            103718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            104220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           102676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           102667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           101802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           106306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           106042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           107086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15287                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  50715378250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8374305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             82119022000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30280.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49030.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   280083                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   84037                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                33.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1679533                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               252040                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  553018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  625881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  397126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   98836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1562746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     78.911762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.342349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    52.391702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1355240     86.72%     86.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       171126     10.95%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25168      1.61%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6718      0.43%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2460      0.16%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1077      0.07%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          486      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          233      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          238      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1562746                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     106.705212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.047037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    155.165582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11712     74.62%     74.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1092      6.96%     81.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          427      2.72%     84.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          374      2.38%     86.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          375      2.39%     89.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          371      2.36%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          367      2.34%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          325      2.07%     95.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          231      1.47%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          162      1.03%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           93      0.59%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           70      0.45%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           43      0.27%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           20      0.13%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           17      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            6      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            4      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15696                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.054982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.051532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.348624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15269     97.28%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               88      0.56%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              255      1.62%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               71      0.45%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15696                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              107191104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  299008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16127936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               107490112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16130560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1369.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       205.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1372.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   78296903000                       # Total gap between requests
system.mem_ctrls.avgGap                      40535.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    107191104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16127936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1369060798.841494560242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 205988408.737953662872                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1679533                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       252040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  82119022000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1924722521250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48893.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7636575.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    18.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5565130200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2957952030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5958451380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          654462720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6180819840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34379155560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1114549440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56810521170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        725.592466                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2612286000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2614560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  73068511000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5592833400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2972669040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6000056160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          660972060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6180819840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34355266290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1134666720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56897283510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        726.700608                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2665442750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2614560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  73015354250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   104579286000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164709205940500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      9986051                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9986061                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      9986051                       # number of overall hits
system.cpu.icache.overall_hits::total         9986061                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8191500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8191500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8191500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8191500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      9986167                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9986178                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      9986167                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9986178                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70616.379310                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70012.820513                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70616.379310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70012.820513                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5145500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5145500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5145500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5145500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84352.459016                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84352.459016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84352.459016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84352.459016                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      9986051                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9986061                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8191500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8191500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      9986167                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9986178                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70616.379310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70012.820513                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5145500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5145500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84352.459016                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84352.459016                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164709205940500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.039348                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9986123                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          161066.500000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000635                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.038713                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000076                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000077                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19972418                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19972418                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164709205940500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164709205940500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164709205940500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164709205940500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164709205940500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164709205940500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164709205940500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14396707                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14396709                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14396707                       # number of overall hits
system.cpu.dcache.overall_hits::total        14396709                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8080300                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8080305                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8080300                       # number of overall misses
system.cpu.dcache.overall_misses::total       8080305                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 509620858735                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 509620858735                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 509620858735                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 509620858735                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22477007                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22477014                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22477007                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22477014                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.359492                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.359492                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.359492                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.359492                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63069.546766                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63069.507739                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63069.546766                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63069.507739                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     78852348                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1313                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2302555                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              40                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.245587                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    32.825000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       752556                       # number of writebacks
system.cpu.dcache.writebacks::total            752556                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4320489                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4320489                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4320489                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4320489                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759811                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759811                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759811                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759811                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 248099998441                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 248099998441                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 248099998441                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 248099998441                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.167274                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.167274                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.167274                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.167274                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65987.359056                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65987.359056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65987.359056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65987.359056                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758792                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11921006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11921006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7989728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7989733                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 506321513000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 506321513000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19910734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19910739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.401277                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.401278                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63371.558206                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63371.518548                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4318791                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4318791                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3670937                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3670937                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 244914671000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 244914671000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.184370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.184370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 66717.208985                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66717.208985                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475701                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475703                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90572                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90572                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3299345735                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3299345735                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035293                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035293                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 36427.877655                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36427.877655                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1698                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1698                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88874                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88874                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3185327441                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3185327441                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 35840.937068                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35840.937068                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164709205940500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.650042                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18156525                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759816                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.829099                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.650041                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000635                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000635                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          764                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48713844                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48713844                       # Number of data accesses

---------- End Simulation Statistics   ----------
