<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144.3
Thu Dec 20 22:41:43 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     kilsyth_top
Device,speed:    LFE5U-12F,M
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    1.100 V

VCCIO Voltage:
                   3.300 V (Bank 0)
                   2.500 V (Bank 1)
                   2.500 V (Bank 2)
                   2.500 V (Bank 3)
                   2.500 V (Bank 4)
                   2.500 V (Bank 5)
                   3.300 V (Bank 6)
                   3.300 V (Bank 7)



</A><A name="FREQUENCY PORT 'i_ft_clk' 100.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "i_ft_clk" 100.000000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.188ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_17">leds_6__27</A>  (from <A href="#@net:i_ft_clk_c">i_ft_clk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_17">leds_6__27</A>  (to <A href="#@net:i_ft_clk_c">i_ft_clk_c</A> +)

   Delay:               0.316ns  (81.0% logic, 19.0% route), 2 logic levels.

 Constraint Details:

      0.316ns physical path delay SLICE_17 to SLICE_17 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.188ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'i_ft_clk' 100.000000 MHz ;:REG_DEL, 0.175,R41C2A.CLK,R41C2A.Q0,SLICE_17:ROUTE, 0.060,R41C2A.Q0,R41C2A.D0,o_leds_c_6:CTOF_DEL, 0.081,R41C2A.D0,R41C2A.F0,SLICE_17:ROUTE, 0.000,R41C2A.F0,R41C2A.DI0,o_leds_6__N_3">Data path</A> SLICE_17 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.175     R41C2A.CLK to      R41C2A.Q0 <A href="#@comp:SLICE_17">SLICE_17</A> (from <A href="#@net:i_ft_clk_c">i_ft_clk_c</A>)
ROUTE         2     0.060<A href="#@net:o_leds_c_6:R41C2A.Q0:R41C2A.D0:0.060">      R41C2A.Q0 to R41C2A.D0     </A> <A href="#@net:o_leds_c_6">o_leds_c_6</A>
CTOF_DEL    ---     0.081      R41C2A.D0 to      R41C2A.F0 <A href="#@comp:SLICE_17">SLICE_17</A>
ROUTE         1     0.000<A href="#@net:o_leds_6__N_3:R41C2A.F0:R41C2A.DI0:0.000">      R41C2A.F0 to R41C2A.DI0    </A> <A href="#@net:o_leds_6__N_3">o_leds_6__N_3</A> (to <A href="#@net:i_ft_clk_c">i_ft_clk_c</A>)
                  --------
                    0.316   (81.0% logic, 19.0% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'i_ft_clk' 100.000000 MHz ;:ROUTE, 0.827,H2.PADDI,R41C2A.CLK,i_ft_clk_c">Source Clock Path</A> i_ft_clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.827<A href="#@net:i_ft_clk_c:H2.PADDI:R41C2A.CLK:0.827">       H2.PADDI to R41C2A.CLK    </A> <A href="#@net:i_ft_clk_c">i_ft_clk_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'i_ft_clk' 100.000000 MHz ;:ROUTE, 0.827,H2.PADDI,R41C2A.CLK,i_ft_clk_c">Destination Clock Path</A> i_ft_clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.827<A href="#@net:i_ft_clk_c:H2.PADDI:R41C2A.CLK:0.827">       H2.PADDI to R41C2A.CLK    </A> <A href="#@net:i_ft_clk_c">i_ft_clk_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="FREQUENCY PORT 'i_clk16' 16.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "i_clk16" 16.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.187ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_0">counter_32_33__i23</A>  (from <A href="#@net:i_clk16_c">i_clk16_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_14">leds_0__25</A>  (to <A href="#@net:i_clk16_c">i_clk16_c</A> +)

   Delay:               0.314ns  (55.7% logic, 44.3% route), 1 logic levels.

 Constraint Details:

      0.314ns physical path delay SLICE_0 to SLICE_14 meets
      0.127ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.127ns) by 0.187ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:REG_DEL, 0.175,R3C22A.CLK,R3C22A.Q0,SLICE_0:ROUTE, 0.139,R3C22A.Q0,R3C22C.M0,counter_23">Data path</A> SLICE_0 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.175     R3C22A.CLK to      R3C22A.Q0 <A href="#@comp:SLICE_0">SLICE_0</A> (from <A href="#@net:i_clk16_c">i_clk16_c</A>)
ROUTE         2     0.139<A href="#@net:counter_23:R3C22A.Q0:R3C22C.M0:0.139">      R3C22A.Q0 to R3C22C.M0     </A> <A href="#@net:counter_23">counter_23</A> (to <A href="#@net:i_clk16_c">i_clk16_c</A>)
                  --------
                    0.314   (55.7% logic, 44.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C22A.CLK,i_clk16_c">Source Clock Path</A> i_clk16 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C22A.CLK:0.827">       G3.PADDI to R3C22A.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C22C.CLK,i_clk16_c">Destination Clock Path</A> i_clk16 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C22C.CLK:0.827">       G3.PADDI to R3C22C.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.287ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_1">counter_32_33__i22</A>  (from <A href="#@net:i_clk16_c">i_clk16_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_1">counter_32_33__i22</A>  (to <A href="#@net:i_clk16_c">i_clk16_c</A> +)

   Delay:               0.415ns  (61.4% logic, 38.6% route), 2 logic levels.

 Constraint Details:

      0.415ns physical path delay SLICE_1 to SLICE_1 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.287ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:REG_DEL, 0.174,R3C21D.CLK,R3C21D.Q1,SLICE_1:ROUTE, 0.160,R3C21D.Q1,R3C21D.A1,n2:CTOF_DEL, 0.081,R3C21D.A1,R3C21D.F1,SLICE_1:ROUTE, 0.000,R3C21D.F1,R3C21D.DI1,n103">Data path</A> SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.174     R3C21D.CLK to      R3C21D.Q1 <A href="#@comp:SLICE_1">SLICE_1</A> (from <A href="#@net:i_clk16_c">i_clk16_c</A>)
ROUTE         1     0.160<A href="#@net:n2:R3C21D.Q1:R3C21D.A1:0.160">      R3C21D.Q1 to R3C21D.A1     </A> <A href="#@net:n2">n2</A>
CTOF_DEL    ---     0.081      R3C21D.A1 to      R3C21D.F1 <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n103:R3C21D.F1:R3C21D.DI1:0.000">      R3C21D.F1 to R3C21D.DI1    </A> <A href="#@net:n103">n103</A> (to <A href="#@net:i_clk16_c">i_clk16_c</A>)
                  --------
                    0.415   (61.4% logic, 38.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C21D.CLK,i_clk16_c">Source Clock Path</A> i_clk16 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C21D.CLK:0.827">       G3.PADDI to R3C21D.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C21D.CLK,i_clk16_c">Destination Clock Path</A> i_clk16 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C21D.CLK:0.827">       G3.PADDI to R3C21D.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.287ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_10">counter_32_33__i4</A>  (from <A href="#@net:i_clk16_c">i_clk16_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_10">counter_32_33__i4</A>  (to <A href="#@net:i_clk16_c">i_clk16_c</A> +)

   Delay:               0.415ns  (61.4% logic, 38.6% route), 2 logic levels.

 Constraint Details:

      0.415ns physical path delay SLICE_10 to SLICE_10 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.287ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:REG_DEL, 0.174,R3C19C.CLK,R3C19C.Q1,SLICE_10:ROUTE, 0.160,R3C19C.Q1,R3C19C.A1,n20:CTOF_DEL, 0.081,R3C19C.A1,R3C19C.F1,SLICE_10:ROUTE, 0.000,R3C19C.F1,R3C19C.DI1,n121">Data path</A> SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.174     R3C19C.CLK to      R3C19C.Q1 <A href="#@comp:SLICE_10">SLICE_10</A> (from <A href="#@net:i_clk16_c">i_clk16_c</A>)
ROUTE         1     0.160<A href="#@net:n20:R3C19C.Q1:R3C19C.A1:0.160">      R3C19C.Q1 to R3C19C.A1     </A> <A href="#@net:n20">n20</A>
CTOF_DEL    ---     0.081      R3C19C.A1 to      R3C19C.F1 <A href="#@comp:SLICE_10">SLICE_10</A>
ROUTE         1     0.000<A href="#@net:n121:R3C19C.F1:R3C19C.DI1:0.000">      R3C19C.F1 to R3C19C.DI1    </A> <A href="#@net:n121">n121</A> (to <A href="#@net:i_clk16_c">i_clk16_c</A>)
                  --------
                    0.415   (61.4% logic, 38.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C19C.CLK,i_clk16_c">Source Clock Path</A> i_clk16 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C19C.CLK:0.827">       G3.PADDI to R3C19C.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C19C.CLK,i_clk16_c">Destination Clock Path</A> i_clk16 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C19C.CLK:0.827">       G3.PADDI to R3C19C.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.287ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2">counter_32_33__i20</A>  (from <A href="#@net:i_clk16_c">i_clk16_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2">counter_32_33__i20</A>  (to <A href="#@net:i_clk16_c">i_clk16_c</A> +)

   Delay:               0.415ns  (61.4% logic, 38.6% route), 2 logic levels.

 Constraint Details:

      0.415ns physical path delay SLICE_2 to SLICE_2 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.287ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:REG_DEL, 0.174,R3C21C.CLK,R3C21C.Q1,SLICE_2:ROUTE, 0.160,R3C21C.Q1,R3C21C.A1,n4:CTOF_DEL, 0.081,R3C21C.A1,R3C21C.F1,SLICE_2:ROUTE, 0.000,R3C21C.F1,R3C21C.DI1,n105">Data path</A> SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.174     R3C21C.CLK to      R3C21C.Q1 <A href="#@comp:SLICE_2">SLICE_2</A> (from <A href="#@net:i_clk16_c">i_clk16_c</A>)
ROUTE         1     0.160<A href="#@net:n4:R3C21C.Q1:R3C21C.A1:0.160">      R3C21C.Q1 to R3C21C.A1     </A> <A href="#@net:n4">n4</A>
CTOF_DEL    ---     0.081      R3C21C.A1 to      R3C21C.F1 <A href="#@comp:SLICE_2">SLICE_2</A>
ROUTE         1     0.000<A href="#@net:n105:R3C21C.F1:R3C21C.DI1:0.000">      R3C21C.F1 to R3C21C.DI1    </A> <A href="#@net:n105">n105</A> (to <A href="#@net:i_clk16_c">i_clk16_c</A>)
                  --------
                    0.415   (61.4% logic, 38.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C21C.CLK,i_clk16_c">Source Clock Path</A> i_clk16 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C21C.CLK:0.827">       G3.PADDI to R3C21C.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C21C.CLK,i_clk16_c">Destination Clock Path</A> i_clk16 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C21C.CLK:0.827">       G3.PADDI to R3C21C.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.287ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5">counter_32_33__i14</A>  (from <A href="#@net:i_clk16_c">i_clk16_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_5">counter_32_33__i14</A>  (to <A href="#@net:i_clk16_c">i_clk16_c</A> +)

   Delay:               0.415ns  (61.4% logic, 38.6% route), 2 logic levels.

 Constraint Details:

      0.415ns physical path delay SLICE_5 to SLICE_5 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.287ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:REG_DEL, 0.174,R3C20D.CLK,R3C20D.Q1,SLICE_5:ROUTE, 0.160,R3C20D.Q1,R3C20D.A1,n10:CTOF_DEL, 0.081,R3C20D.A1,R3C20D.F1,SLICE_5:ROUTE, 0.000,R3C20D.F1,R3C20D.DI1,n111">Data path</A> SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.174     R3C20D.CLK to      R3C20D.Q1 <A href="#@comp:SLICE_5">SLICE_5</A> (from <A href="#@net:i_clk16_c">i_clk16_c</A>)
ROUTE         1     0.160<A href="#@net:n10:R3C20D.Q1:R3C20D.A1:0.160">      R3C20D.Q1 to R3C20D.A1     </A> <A href="#@net:n10">n10</A>
CTOF_DEL    ---     0.081      R3C20D.A1 to      R3C20D.F1 <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n111:R3C20D.F1:R3C20D.DI1:0.000">      R3C20D.F1 to R3C20D.DI1    </A> <A href="#@net:n111">n111</A> (to <A href="#@net:i_clk16_c">i_clk16_c</A>)
                  --------
                    0.415   (61.4% logic, 38.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C20D.CLK,i_clk16_c">Source Clock Path</A> i_clk16 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C20D.CLK:0.827">       G3.PADDI to R3C20D.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C20D.CLK,i_clk16_c">Destination Clock Path</A> i_clk16 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C20D.CLK:0.827">       G3.PADDI to R3C20D.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.287ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_6">counter_32_33__i12</A>  (from <A href="#@net:i_clk16_c">i_clk16_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_6">counter_32_33__i12</A>  (to <A href="#@net:i_clk16_c">i_clk16_c</A> +)

   Delay:               0.415ns  (61.4% logic, 38.6% route), 2 logic levels.

 Constraint Details:

      0.415ns physical path delay SLICE_6 to SLICE_6 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.287ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:REG_DEL, 0.174,R3C20C.CLK,R3C20C.Q1,SLICE_6:ROUTE, 0.160,R3C20C.Q1,R3C20C.A1,n12:CTOF_DEL, 0.081,R3C20C.A1,R3C20C.F1,SLICE_6:ROUTE, 0.000,R3C20C.F1,R3C20C.DI1,n113">Data path</A> SLICE_6 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.174     R3C20C.CLK to      R3C20C.Q1 <A href="#@comp:SLICE_6">SLICE_6</A> (from <A href="#@net:i_clk16_c">i_clk16_c</A>)
ROUTE         1     0.160<A href="#@net:n12:R3C20C.Q1:R3C20C.A1:0.160">      R3C20C.Q1 to R3C20C.A1     </A> <A href="#@net:n12">n12</A>
CTOF_DEL    ---     0.081      R3C20C.A1 to      R3C20C.F1 <A href="#@comp:SLICE_6">SLICE_6</A>
ROUTE         1     0.000<A href="#@net:n113:R3C20C.F1:R3C20C.DI1:0.000">      R3C20C.F1 to R3C20C.DI1    </A> <A href="#@net:n113">n113</A> (to <A href="#@net:i_clk16_c">i_clk16_c</A>)
                  --------
                    0.415   (61.4% logic, 38.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C20C.CLK,i_clk16_c">Source Clock Path</A> i_clk16 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C20C.CLK:0.827">       G3.PADDI to R3C20C.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C20C.CLK,i_clk16_c">Destination Clock Path</A> i_clk16 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C20C.CLK:0.827">       G3.PADDI to R3C20C.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.287ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_9">counter_32_33__i6</A>  (from <A href="#@net:i_clk16_c">i_clk16_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_9">counter_32_33__i6</A>  (to <A href="#@net:i_clk16_c">i_clk16_c</A> +)

   Delay:               0.415ns  (61.4% logic, 38.6% route), 2 logic levels.

 Constraint Details:

      0.415ns physical path delay SLICE_9 to SLICE_9 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.287ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:REG_DEL, 0.174,R3C19D.CLK,R3C19D.Q1,SLICE_9:ROUTE, 0.160,R3C19D.Q1,R3C19D.A1,n18:CTOF_DEL, 0.081,R3C19D.A1,R3C19D.F1,SLICE_9:ROUTE, 0.000,R3C19D.F1,R3C19D.DI1,n119">Data path</A> SLICE_9 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.174     R3C19D.CLK to      R3C19D.Q1 <A href="#@comp:SLICE_9">SLICE_9</A> (from <A href="#@net:i_clk16_c">i_clk16_c</A>)
ROUTE         1     0.160<A href="#@net:n18:R3C19D.Q1:R3C19D.A1:0.160">      R3C19D.Q1 to R3C19D.A1     </A> <A href="#@net:n18">n18</A>
CTOF_DEL    ---     0.081      R3C19D.A1 to      R3C19D.F1 <A href="#@comp:SLICE_9">SLICE_9</A>
ROUTE         1     0.000<A href="#@net:n119:R3C19D.F1:R3C19D.DI1:0.000">      R3C19D.F1 to R3C19D.DI1    </A> <A href="#@net:n119">n119</A> (to <A href="#@net:i_clk16_c">i_clk16_c</A>)
                  --------
                    0.415   (61.4% logic, 38.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C19D.CLK,i_clk16_c">Source Clock Path</A> i_clk16 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C19D.CLK:0.827">       G3.PADDI to R3C19D.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C19D.CLK,i_clk16_c">Destination Clock Path</A> i_clk16 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C19D.CLK:0.827">       G3.PADDI to R3C19D.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.293ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_11">counter_32_33__i2</A>  (from <A href="#@net:i_clk16_c">i_clk16_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_11">counter_32_33__i2</A>  (to <A href="#@net:i_clk16_c">i_clk16_c</A> +)

   Delay:               0.421ns  (60.6% logic, 39.4% route), 2 logic levels.

 Constraint Details:

      0.421ns physical path delay SLICE_11 to SLICE_11 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.293ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:REG_DEL, 0.174,R3C19B.CLK,R3C19B.Q1,SLICE_11:ROUTE, 0.166,R3C19B.Q1,R3C19B.B1,n22:CTOF_DEL, 0.081,R3C19B.B1,R3C19B.F1,SLICE_11:ROUTE, 0.000,R3C19B.F1,R3C19B.DI1,n123">Data path</A> SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.174     R3C19B.CLK to      R3C19B.Q1 <A href="#@comp:SLICE_11">SLICE_11</A> (from <A href="#@net:i_clk16_c">i_clk16_c</A>)
ROUTE         1     0.166<A href="#@net:n22:R3C19B.Q1:R3C19B.B1:0.166">      R3C19B.Q1 to R3C19B.B1     </A> <A href="#@net:n22">n22</A>
CTOF_DEL    ---     0.081      R3C19B.B1 to      R3C19B.F1 <A href="#@comp:SLICE_11">SLICE_11</A>
ROUTE         1     0.000<A href="#@net:n123:R3C19B.F1:R3C19B.DI1:0.000">      R3C19B.F1 to R3C19B.DI1    </A> <A href="#@net:n123">n123</A> (to <A href="#@net:i_clk16_c">i_clk16_c</A>)
                  --------
                    0.421   (60.6% logic, 39.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C19B.CLK,i_clk16_c">Source Clock Path</A> i_clk16 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C19B.CLK:0.827">       G3.PADDI to R3C19B.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C19B.CLK,i_clk16_c">Destination Clock Path</A> i_clk16 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C19B.CLK:0.827">       G3.PADDI to R3C19B.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.293ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_12">counter_32_33__i0</A>  (from <A href="#@net:i_clk16_c">i_clk16_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_12">counter_32_33__i0</A>  (to <A href="#@net:i_clk16_c">i_clk16_c</A> +)

   Delay:               0.421ns  (60.6% logic, 39.4% route), 2 logic levels.

 Constraint Details:

      0.421ns physical path delay SLICE_12 to SLICE_12 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.293ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:REG_DEL, 0.174,R3C19A.CLK,R3C19A.Q1,SLICE_12:ROUTE, 0.166,R3C19A.Q1,R3C19A.B1,n24:CTOF_DEL, 0.081,R3C19A.B1,R3C19A.F1,SLICE_12:ROUTE, 0.000,R3C19A.F1,R3C19A.DI1,n125">Data path</A> SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.174     R3C19A.CLK to      R3C19A.Q1 <A href="#@comp:SLICE_12">SLICE_12</A> (from <A href="#@net:i_clk16_c">i_clk16_c</A>)
ROUTE         1     0.166<A href="#@net:n24:R3C19A.Q1:R3C19A.B1:0.166">      R3C19A.Q1 to R3C19A.B1     </A> <A href="#@net:n24">n24</A>
CTOF_DEL    ---     0.081      R3C19A.B1 to      R3C19A.F1 <A href="#@comp:SLICE_12">SLICE_12</A>
ROUTE         1     0.000<A href="#@net:n125:R3C19A.F1:R3C19A.DI1:0.000">      R3C19A.F1 to R3C19A.DI1    </A> <A href="#@net:n125">n125</A> (to <A href="#@net:i_clk16_c">i_clk16_c</A>)
                  --------
                    0.421   (60.6% logic, 39.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C19A.CLK,i_clk16_c">Source Clock Path</A> i_clk16 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C19A.CLK:0.827">       G3.PADDI to R3C19A.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C19A.CLK,i_clk16_c">Destination Clock Path</A> i_clk16 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C19A.CLK:0.827">       G3.PADDI to R3C19A.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.293ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_8">counter_32_33__i8</A>  (from <A href="#@net:i_clk16_c">i_clk16_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_8">counter_32_33__i8</A>  (to <A href="#@net:i_clk16_c">i_clk16_c</A> +)

   Delay:               0.421ns  (60.6% logic, 39.4% route), 2 logic levels.

 Constraint Details:

      0.421ns physical path delay SLICE_8 to SLICE_8 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.293ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:REG_DEL, 0.174,R3C20A.CLK,R3C20A.Q1,SLICE_8:ROUTE, 0.166,R3C20A.Q1,R3C20A.B1,n16:CTOF_DEL, 0.081,R3C20A.B1,R3C20A.F1,SLICE_8:ROUTE, 0.000,R3C20A.F1,R3C20A.DI1,n117">Data path</A> SLICE_8 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.174     R3C20A.CLK to      R3C20A.Q1 <A href="#@comp:SLICE_8">SLICE_8</A> (from <A href="#@net:i_clk16_c">i_clk16_c</A>)
ROUTE         1     0.166<A href="#@net:n16:R3C20A.Q1:R3C20A.B1:0.166">      R3C20A.Q1 to R3C20A.B1     </A> <A href="#@net:n16">n16</A>
CTOF_DEL    ---     0.081      R3C20A.B1 to      R3C20A.F1 <A href="#@comp:SLICE_8">SLICE_8</A>
ROUTE         1     0.000<A href="#@net:n117:R3C20A.F1:R3C20A.DI1:0.000">      R3C20A.F1 to R3C20A.DI1    </A> <A href="#@net:n117">n117</A> (to <A href="#@net:i_clk16_c">i_clk16_c</A>)
                  --------
                    0.421   (60.6% logic, 39.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C20A.CLK,i_clk16_c">Source Clock Path</A> i_clk16 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C20A.CLK:0.827">       G3.PADDI to R3C20A.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'i_clk16' 16.000000 MHz ;:ROUTE, 0.827,G3.PADDI,R3C20A.CLK,i_clk16_c">Destination Clock Path</A> i_clk16 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.827<A href="#@net:i_clk16_c:G3.PADDI:R3C20A.CLK:0.827">       G3.PADDI to R3C20A.CLK    </A> <A href="#@net:i_clk16_c">i_clk16_c</A>
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "i_ft_clk" 100.000000    |             |             |
MHz ;                                   |            -|            -|   2  
                                        |             |             |
FREQUENCY PORT "i_clk16" 16.000000 MHz  |             |             |
;                                       |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: <A href="#@net:i_ft_clk_c">i_ft_clk_c</A>   Source: i_ft_clk.PAD   Loads: 2
   Covered under: FREQUENCY PORT "i_ft_clk" 100.000000 MHz ;

Clock Domain: <A href="#@net:i_clk16_c">i_clk16_c</A>   Source: i_clk16.PAD   Loads: 16
   Covered under: FREQUENCY PORT "i_clk16" 16.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:i_ft_clk_c">i_ft_clk_c</A>   Source: i_ft_clk.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 302 paths, 2 nets, and 81 connections (67.50% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
