

================================================================
== Vivado HLS Report for 'crypto_sign_ed25519_7'
================================================================
* Date:           Sat Jun  3 22:30:20 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.01|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  388|  388|  388|  388|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   60|   60|         2|          -|          -|    30|    no    |
        |- Loop 2     |   64|   64|         2|          -|          -|    32|    no    |
        |- Loop 3     |  260|  260|        65|          -|          -|     4|    no    |
        | + Loop 3.1  |   62|   62|         2|          -|          -|    31|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|     261|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     233|    -|
|Register         |        -|      -|      69|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      1|      69|     494|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |crypto_sign_mac_mpcA_U51  |crypto_sign_mac_mpcA  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |t_U    |crypto_sign_ed255ocq  |        2|  0|   0|    32|   32|     1|         1024|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                      |        2|  0|   0|    32|   32|     1|         1024|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_26_fu_233_p2         |     +    |      0|  0|  15|           5|           1|
    |i_27_fu_252_p2         |     +    |      0|  0|  15|           6|           1|
    |i_28_fu_312_p2         |     +    |      0|  0|  15|           5|           1|
    |rep_fu_277_p2          |     +    |      0|  0|  11|           3|           1|
    |t_d1                   |     +    |      0|  0|  39|          32|           8|
    |tmp_748_fu_239_p2      |     +    |      0|  0|  39|          32|           9|
    |tmp_761_i_fu_346_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_208_p2          |     +    |      0|  0|  39|          32|           9|
    |tmp_750_fu_264_p2      |     -    |      0|  0|  39|          32|          32|
    |exitcond1_fu_222_p2    |   icmp   |      0|  0|   2|           5|           2|
    |exitcond1_i_fu_271_p2  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_fu_246_p2     |   icmp   |      0|  0|   4|           6|           7|
    |exitcond_i_fu_306_p2   |   icmp   |      0|  0|   2|           5|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 261|         198|         109|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  50|         11|    1|         11|
    |i_1_reg_175    |   9|          2|    6|         12|
    |i_i_reg_197    |   9|          2|    5|         10|
    |i_reg_164      |   9|          2|    5|         10|
    |r_v_address0   |  33|          6|    5|         30|
    |r_v_address1   |  33|          6|    5|         30|
    |r_v_d0         |  15|          3|   32|         96|
    |r_v_d1         |  21|          4|   32|        128|
    |rep_i_reg_186  |   9|          2|    3|          6|
    |t_address0     |  15|          3|    5|         15|
    |t_address1     |  15|          3|    5|         15|
    |t_d0           |  15|          3|   32|         96|
    +---------------+----+-----------+-----+-----------+
    |Total          | 233|         47|  136|        459|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  10|   0|   10|          0|
    |i_1_reg_175          |   6|   0|    6|          0|
    |i_26_reg_392         |   5|   0|    5|          0|
    |i_27_reg_400         |   6|   0|    6|          0|
    |i_28_reg_431         |   5|   0|    5|          0|
    |i_i_reg_197          |   5|   0|    5|          0|
    |i_reg_164            |   5|   0|    5|          0|
    |r_v_addr_10_reg_442  |   5|   0|    5|          0|
    |r_v_addr_9_reg_436   |   5|   0|    5|          0|
    |rep_i_reg_186        |   3|   0|    3|          0|
    |rep_reg_423          |   3|   0|    3|          0|
    |tmp_747_reg_382      |   5|   0|   64|         59|
    |tmp_749_reg_405      |   6|   0|   64|         58|
    +---------------------+----+----+-----+-----------+
    |Total                |  69|   0|  186|        117|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------+-----+-----+------------+------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.7 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.7 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.7 | return value |
|ap_done       | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.7 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.7 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.7 | return value |
|r_v_address0  | out |    5|  ap_memory |           r_v          |     array    |
|r_v_ce0       | out |    1|  ap_memory |           r_v          |     array    |
|r_v_we0       | out |    1|  ap_memory |           r_v          |     array    |
|r_v_d0        | out |   32|  ap_memory |           r_v          |     array    |
|r_v_q0        |  in |   32|  ap_memory |           r_v          |     array    |
|r_v_address1  | out |    5|  ap_memory |           r_v          |     array    |
|r_v_ce1       | out |    1|  ap_memory |           r_v          |     array    |
|r_v_we1       | out |    1|  ap_memory |           r_v          |     array    |
|r_v_d1        | out |   32|  ap_memory |           r_v          |     array    |
|r_v_q1        |  in |   32|  ap_memory |           r_v          |     array    |
|y_v_address0  | out |    5|  ap_memory |           y_v          |     array    |
|y_v_ce0       | out |    1|  ap_memory |           y_v          |     array    |
|y_v_q0        |  in |   32|  ap_memory |           y_v          |     array    |
+--------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond1)
	5  / (exitcond1)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond)
	7  / (exitcond)
6 --> 
	5  / true
7 --> 
	8  / (!exitcond1_i)
8 --> 
	9  / true
9 --> 
	10  / (!exitcond_i)
	7  / (exitcond_i)
10 --> 
	9  / true
* FSM state operations: 

 <State 1>: 1.24ns
ST_1: t (3)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:178
:0  %t = alloca [32 x i32], align 16

ST_1: r_v_addr (4)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:179
:1  %r_v_addr = getelementptr [32 x i32]* %r_v, i64 0, i64 0

ST_1: r_v_load (5)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:179
:2  %r_v_load = load i32* %r_v_addr, align 4

ST_1: r_v_addr_6 (9)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:180
:6  %r_v_addr_6 = getelementptr [32 x i32]* %r_v, i64 0, i64 31

ST_1: r_v_load_4 (10)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:180
:7  %r_v_load_4 = load i32* %r_v_addr_6, align 4


 <State 2>: 3.82ns
ST_2: r_v_load (5)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:179
:2  %r_v_load = load i32* %r_v_addr, align 4

ST_2: tmp (6)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:179
:3  %tmp = add i32 %r_v_load, 474

ST_2: t_addr (7)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:179
:4  %t_addr = getelementptr inbounds [32 x i32]* %t, i64 0, i64 0

ST_2: StgValue_19 (8)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:179
:5  store i32 %tmp, i32* %t_addr, align 16

ST_2: r_v_load_4 (10)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:180
:7  %r_v_load_4 = load i32* %r_v_addr_6, align 4

ST_2: tmp_s (11)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:180
:8  %tmp_s = add i32 %r_v_load_4, 254

ST_2: t_addr_5 (12)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:180
:9  %t_addr_5 = getelementptr inbounds [32 x i32]* %t, i64 0, i64 31

ST_2: StgValue_23 (13)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:180
:10  store i32 %tmp_s, i32* %t_addr_5, align 4

ST_2: StgValue_24 (14)  [1/1] 0.66ns  loc: ed25519_ref/src/fe25519.c:181
:11  br label %1


 <State 3>: 1.24ns
ST_3: i (16)  [1/1] 0.00ns
:0  %i = phi i5 [ 1, %0 ], [ %i_26, %2 ]

ST_3: exitcond1 (17)  [1/1] 0.39ns  loc: ed25519_ref/src/fe25519.c:181
:1  %exitcond1 = icmp eq i5 %i, -1

ST_3: empty (18)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

ST_3: StgValue_28 (19)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:181
:3  br i1 %exitcond1, label %.preheader.preheader, label %2

ST_3: tmp_747 (21)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:181
:0  %tmp_747 = zext i5 %i to i64

ST_3: r_v_addr_7 (22)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:181
:1  %r_v_addr_7 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_747

ST_3: r_v_load_5 (23)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:181
:2  %r_v_load_5 = load i32* %r_v_addr_7, align 4

ST_3: i_26 (27)  [1/1] 1.12ns  loc: ed25519_ref/src/fe25519.c:181
:6  %i_26 = add i5 %i, 1

ST_3: StgValue_33 (30)  [1/1] 0.66ns  loc: ed25519_ref/src/fe25519.c:182
.preheader.preheader:0  br label %.preheader


 <State 4>: 3.82ns
ST_4: r_v_load_5 (23)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:181
:2  %r_v_load_5 = load i32* %r_v_addr_7, align 4

ST_4: tmp_748 (24)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:181
:3  %tmp_748 = add i32 %r_v_load_5, 510

ST_4: t_addr_6 (25)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:181
:4  %t_addr_6 = getelementptr inbounds [32 x i32]* %t, i64 0, i64 %tmp_747

ST_4: StgValue_37 (26)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:181
:5  store i32 %tmp_748, i32* %t_addr_6, align 4

ST_4: StgValue_38 (28)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:181
:7  br label %1


 <State 5>: 1.24ns
ST_5: i_1 (32)  [1/1] 0.00ns
.preheader:0  %i_1 = phi i6 [ %i_27, %3 ], [ 0, %.preheader.preheader ]

ST_5: exitcond (33)  [1/1] 0.71ns  loc: ed25519_ref/src/fe25519.c:182
.preheader:1  %exitcond = icmp eq i6 %i_1, -32

ST_5: empty_46 (34)  [1/1] 0.00ns
.preheader:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_5: i_27 (35)  [1/1] 1.11ns  loc: ed25519_ref/src/fe25519.c:182
.preheader:3  %i_27 = add i6 %i_1, 1

ST_5: StgValue_43 (36)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:182
.preheader:4  br i1 %exitcond, label %.preheader1.preheader, label %3

ST_5: tmp_749 (38)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:182
:0  %tmp_749 = zext i6 %i_1 to i64

ST_5: t_addr_7 (39)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:182
:1  %t_addr_7 = getelementptr inbounds [32 x i32]* %t, i64 0, i64 %tmp_749

ST_5: t_load (40)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:182
:2  %t_load = load i32* %t_addr_7, align 4

ST_5: y_v_addr (41)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:182
:3  %y_v_addr = getelementptr [32 x i32]* %y_v, i64 0, i64 %tmp_749

ST_5: y_v_load (42)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:182
:4  %y_v_load = load i32* %y_v_addr, align 4

ST_5: StgValue_49 (48)  [1/1] 0.66ns  loc: ed25519_ref/src/fe25519.c:38->ed25519_ref/src/fe25519.c:183
.preheader1.preheader:0  br label %.preheader1


 <State 6>: 3.82ns
ST_6: t_load (40)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:182
:2  %t_load = load i32* %t_addr_7, align 4

ST_6: y_v_load (42)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:182
:4  %y_v_load = load i32* %y_v_addr, align 4

ST_6: tmp_750 (43)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:182
:5  %tmp_750 = sub i32 %t_load, %y_v_load

ST_6: r_v_addr_8 (44)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:182
:6  %r_v_addr_8 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_749

ST_6: StgValue_54 (45)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:182
:7  store i32 %tmp_750, i32* %r_v_addr_8, align 4

ST_6: StgValue_55 (46)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:182
:8  br label %.preheader


 <State 7>: 1.24ns
ST_7: rep_i (50)  [1/1] 0.00ns
.preheader1:0  %rep_i = phi i3 [ %rep, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]

ST_7: exitcond1_i (51)  [1/1] 0.14ns  loc: ed25519_ref/src/fe25519.c:38->ed25519_ref/src/fe25519.c:183
.preheader1:1  %exitcond1_i = icmp eq i3 %rep_i, -4

ST_7: empty_47 (52)  [1/1] 0.00ns
.preheader1:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_7: rep (53)  [1/1] 1.00ns  loc: ed25519_ref/src/fe25519.c:38->ed25519_ref/src/fe25519.c:183
.preheader1:3  %rep = add i3 %rep_i, 1

ST_7: StgValue_60 (54)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:38->ed25519_ref/src/fe25519.c:183
.preheader1:4  br i1 %exitcond1_i, label %reduce_add_sub64.exit, label %4

ST_7: r_v_load_6 (56)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:40->ed25519_ref/src/fe25519.c:183
:0  %r_v_load_6 = load i32* %r_v_addr_6, align 4

ST_7: r_v_load_7 (64)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:43->ed25519_ref/src/fe25519.c:183
:8  %r_v_load_7 = load i32* %r_v_addr, align 4

ST_7: StgValue_63 (92)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:184
reduce_add_sub64.exit:0  ret void


 <State 8>: 5.01ns
ST_8: r_v_load_6 (56)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:40->ed25519_ref/src/fe25519.c:183
:0  %r_v_load_6 = load i32* %r_v_addr_6, align 4

ST_8: tmp_761 (57)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:40->ed25519_ref/src/fe25519.c:183
:1  %tmp_761 = trunc i32 %r_v_load_6 to i7

ST_8: tmp_751 (58)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:40->ed25519_ref/src/fe25519.c:183
:2  %tmp_751 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %r_v_load_6, i32 7, i32 31)

ST_8: t_4_cast (59)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:40->ed25519_ref/src/fe25519.c:183
:3  %t_4_cast = zext i25 %tmp_751 to i31

ST_8: tmp_i_cast (60)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:41->ed25519_ref/src/fe25519.c:183
:4  %tmp_i_cast = zext i7 %tmp_761 to i32

ST_8: StgValue_69 (61)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:41->ed25519_ref/src/fe25519.c:183
:5  store i32 %tmp_i_cast, i32* %r_v_addr_6, align 4

ST_8: t_2 (62)  [1/1] 0.49ns  loc: ed25519_ref/src/fe25519.c:25->ed25519_ref/src/fe25519.c:42->ed25519_ref/src/fe25519.c:183
:6  %t_2 = mul i31 19, %t_4_cast

ST_8: t_2_cast4 (63)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:25->ed25519_ref/src/fe25519.c:42->ed25519_ref/src/fe25519.c:183
:7  %t_2_cast4 = zext i31 %t_2 to i32

ST_8: r_v_load_7 (64)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:43->ed25519_ref/src/fe25519.c:183
:8  %r_v_load_7 = load i32* %r_v_addr, align 4

ST_8: tmp_i (65)  [1/1] 2.04ns  loc: ed25519_ref/src/fe25519.c:43->ed25519_ref/src/fe25519.c:183
:9  %tmp_i = add i32 %t_2_cast4, %r_v_load_7

ST_8: StgValue_74 (66)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:43->ed25519_ref/src/fe25519.c:183
:10  store i32 %tmp_i, i32* %r_v_addr, align 4

ST_8: StgValue_75 (67)  [1/1] 0.66ns  loc: ed25519_ref/src/fe25519.c:44->ed25519_ref/src/fe25519.c:183
:11  br label %5


 <State 9>: 2.35ns
ST_9: i_i (69)  [1/1] 0.00ns
:0  %i_i = phi i5 [ 0, %4 ], [ %i_28, %6 ]

ST_9: exitcond_i (70)  [1/1] 0.39ns  loc: ed25519_ref/src/fe25519.c:44->ed25519_ref/src/fe25519.c:183
:1  %exitcond_i = icmp eq i5 %i_i, -1

ST_9: empty_48 (71)  [1/1] 0.00ns
:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)

ST_9: i_28 (72)  [1/1] 1.12ns  loc: ed25519_ref/src/fe25519.c:47->ed25519_ref/src/fe25519.c:183
:3  %i_28 = add i5 %i_i, 1

ST_9: StgValue_80 (73)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:44->ed25519_ref/src/fe25519.c:183
:4  br i1 %exitcond_i, label %.preheader1.loopexit, label %6

ST_9: tmp_759_i (75)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:46->ed25519_ref/src/fe25519.c:183
:0  %tmp_759_i = zext i5 %i_i to i64

ST_9: r_v_addr_9 (76)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:46->ed25519_ref/src/fe25519.c:183
:1  %r_v_addr_9 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_759_i

ST_9: r_v_load_8 (77)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:46->ed25519_ref/src/fe25519.c:183
:2  %r_v_load_8 = load i32* %r_v_addr_9, align 4

ST_9: tmp_760_i (81)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:47->ed25519_ref/src/fe25519.c:183
:6  %tmp_760_i = zext i5 %i_28 to i64

ST_9: r_v_addr_10 (82)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:47->ed25519_ref/src/fe25519.c:183
:7  %r_v_addr_10 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_760_i

ST_9: r_v_load_9 (83)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:47->ed25519_ref/src/fe25519.c:183
:8  %r_v_load_9 = load i32* %r_v_addr_10, align 4

ST_9: StgValue_87 (90)  [1/1] 0.00ns
.preheader1.loopexit:0  br label %.preheader1


 <State 10>: 3.82ns
ST_10: r_v_load_8 (77)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:46->ed25519_ref/src/fe25519.c:183
:2  %r_v_load_8 = load i32* %r_v_addr_9, align 4

ST_10: tmp_762 (78)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:46->ed25519_ref/src/fe25519.c:183
:3  %tmp_762 = trunc i32 %r_v_load_8 to i8

ST_10: t_3 (79)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:46->ed25519_ref/src/fe25519.c:183
:4  %t_3 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %r_v_load_8, i32 8, i32 31)

ST_10: t_4 (80)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:46->ed25519_ref/src/fe25519.c:183
:5  %t_4 = zext i24 %t_3 to i32

ST_10: r_v_load_9 (83)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:47->ed25519_ref/src/fe25519.c:183
:8  %r_v_load_9 = load i32* %r_v_addr_10, align 4

ST_10: tmp_761_i (84)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:47->ed25519_ref/src/fe25519.c:183
:9  %tmp_761_i = add i32 %t_4, %r_v_load_9

ST_10: StgValue_94 (85)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:47->ed25519_ref/src/fe25519.c:183
:10  store i32 %tmp_761_i, i32* %r_v_addr_10, align 4

ST_10: tmp_762_i_cast (86)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:48->ed25519_ref/src/fe25519.c:183
:11  %tmp_762_i_cast = zext i8 %tmp_762 to i32

ST_10: StgValue_96 (87)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:48->ed25519_ref/src/fe25519.c:183
:12  store i32 %tmp_762_i_cast, i32* %r_v_addr_9, align 4

ST_10: StgValue_97 (88)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:44->ed25519_ref/src/fe25519.c:183
:13  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ y_v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t              (alloca           ) [ 00111110000]
r_v_addr       (getelementptr    ) [ 00111111111]
r_v_addr_6     (getelementptr    ) [ 00111111111]
r_v_load       (load             ) [ 00000000000]
tmp            (add              ) [ 00000000000]
t_addr         (getelementptr    ) [ 00000000000]
StgValue_19    (store            ) [ 00000000000]
r_v_load_4     (load             ) [ 00000000000]
tmp_s          (add              ) [ 00000000000]
t_addr_5       (getelementptr    ) [ 00000000000]
StgValue_23    (store            ) [ 00000000000]
StgValue_24    (br               ) [ 00111000000]
i              (phi              ) [ 00010000000]
exitcond1      (icmp             ) [ 00011000000]
empty          (speclooptripcount) [ 00000000000]
StgValue_28    (br               ) [ 00000000000]
tmp_747        (zext             ) [ 00001000000]
r_v_addr_7     (getelementptr    ) [ 00001000000]
i_26           (add              ) [ 00111000000]
StgValue_33    (br               ) [ 00011110000]
r_v_load_5     (load             ) [ 00000000000]
tmp_748        (add              ) [ 00000000000]
t_addr_6       (getelementptr    ) [ 00000000000]
StgValue_37    (store            ) [ 00000000000]
StgValue_38    (br               ) [ 00111000000]
i_1            (phi              ) [ 00000100000]
exitcond       (icmp             ) [ 00000110000]
empty_46       (speclooptripcount) [ 00000000000]
i_27           (add              ) [ 00010110000]
StgValue_43    (br               ) [ 00000000000]
tmp_749        (zext             ) [ 00000010000]
t_addr_7       (getelementptr    ) [ 00000010000]
y_v_addr       (getelementptr    ) [ 00000010000]
StgValue_49    (br               ) [ 00000111111]
t_load         (load             ) [ 00000000000]
y_v_load       (load             ) [ 00000000000]
tmp_750        (sub              ) [ 00000000000]
r_v_addr_8     (getelementptr    ) [ 00000000000]
StgValue_54    (store            ) [ 00000000000]
StgValue_55    (br               ) [ 00010110000]
rep_i          (phi              ) [ 00000001000]
exitcond1_i    (icmp             ) [ 00000001111]
empty_47       (speclooptripcount) [ 00000000000]
rep            (add              ) [ 00000101111]
StgValue_60    (br               ) [ 00000000000]
StgValue_63    (ret              ) [ 00000000000]
r_v_load_6     (load             ) [ 00000000000]
tmp_761        (trunc            ) [ 00000000000]
tmp_751        (partselect       ) [ 00000000000]
t_4_cast       (zext             ) [ 00000000000]
tmp_i_cast     (zext             ) [ 00000000000]
StgValue_69    (store            ) [ 00000000000]
t_2            (mul              ) [ 00000000000]
t_2_cast4      (zext             ) [ 00000000000]
r_v_load_7     (load             ) [ 00000000000]
tmp_i          (add              ) [ 00000000000]
StgValue_74    (store            ) [ 00000000000]
StgValue_75    (br               ) [ 00000001111]
i_i            (phi              ) [ 00000000010]
exitcond_i     (icmp             ) [ 00000001111]
empty_48       (speclooptripcount) [ 00000000000]
i_28           (add              ) [ 00000001111]
StgValue_80    (br               ) [ 00000000000]
tmp_759_i      (zext             ) [ 00000000000]
r_v_addr_9     (getelementptr    ) [ 00000000001]
tmp_760_i      (zext             ) [ 00000000000]
r_v_addr_10    (getelementptr    ) [ 00000000001]
StgValue_87    (br               ) [ 00000101111]
r_v_load_8     (load             ) [ 00000000000]
tmp_762        (trunc            ) [ 00000000000]
t_3            (partselect       ) [ 00000000000]
t_4            (zext             ) [ 00000000000]
r_v_load_9     (load             ) [ 00000000000]
tmp_761_i      (add              ) [ 00000000000]
StgValue_94    (store            ) [ 00000000000]
tmp_762_i_cast (zext             ) [ 00000000000]
StgValue_96    (store            ) [ 00000000000]
StgValue_97    (br               ) [ 00000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_v">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_v"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_v"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="t_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="r_v_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="3" bw="5" slack="0"/>
<pin id="80" dir="0" index="4" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="r_v_load/1 r_v_load_4/1 r_v_load_5/3 StgValue_54/6 r_v_load_6/7 r_v_load_7/7 StgValue_69/8 StgValue_74/8 r_v_load_8/9 r_v_load_9/9 StgValue_94/10 StgValue_96/10 "/>
</bind>
</comp>

<comp id="71" class="1004" name="r_v_addr_6_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="6" slack="0"/>
<pin id="75" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_6/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="t_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="3" bw="5" slack="0"/>
<pin id="103" dir="0" index="4" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="2147483647"/>
<pin id="104" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_19/2 StgValue_23/2 StgValue_37/4 t_load/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="t_addr_5_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_5/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="r_v_addr_7_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_7/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="t_addr_6_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="1"/>
<pin id="118" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_6/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="t_addr_7_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="6" slack="0"/>
<pin id="125" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_7/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="y_v_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_v_addr/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_v_load/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="r_v_addr_8_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="1"/>
<pin id="144" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_8/6 "/>
</bind>
</comp>

<comp id="148" class="1004" name="r_v_addr_9_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_9/9 "/>
</bind>
</comp>

<comp id="156" class="1004" name="r_v_addr_10_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_10/9 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="1"/>
<pin id="166" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="175" class="1005" name="i_1_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="1"/>
<pin id="177" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_1_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="186" class="1005" name="rep_i_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="1"/>
<pin id="188" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rep_i (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="rep_i_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rep_i/7 "/>
</bind>
</comp>

<comp id="197" class="1005" name="i_i_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="1"/>
<pin id="199" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_i_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/9 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="10" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_s_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="9" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="exitcond1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="0" index="1" bw="5" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_747_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_747/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_26_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_26/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_748_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="10" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_748/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="exitcond_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="6" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="i_27_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_27/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_749_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_749/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_750_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_750/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="exitcond1_i_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="0" index="1" bw="3" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="rep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_761_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_761/8 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_751_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="25" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="4" slack="0"/>
<pin id="291" dir="0" index="3" bw="6" slack="0"/>
<pin id="292" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_751/8 "/>
</bind>
</comp>

<comp id="297" class="1004" name="t_4_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="25" slack="0"/>
<pin id="299" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_4_cast/8 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_i_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/8 "/>
</bind>
</comp>

<comp id="306" class="1004" name="exitcond_i_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/9 "/>
</bind>
</comp>

<comp id="312" class="1004" name="i_28_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_28/9 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_759_i_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_759_i/9 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_760_i_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_760_i/9 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_762_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_762/10 "/>
</bind>
</comp>

<comp id="332" class="1004" name="t_3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="24" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="5" slack="0"/>
<pin id="336" dir="0" index="3" bw="6" slack="0"/>
<pin id="337" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_3/10 "/>
</bind>
</comp>

<comp id="342" class="1004" name="t_4_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="24" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_4/10 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_761_i_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="24" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_761_i/10 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_762_i_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_762_i_cast/10 "/>
</bind>
</comp>

<comp id="358" class="1007" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="31" slack="0"/>
<pin id="360" dir="0" index="1" bw="25" slack="0"/>
<pin id="361" dir="0" index="2" bw="32" slack="0"/>
<pin id="362" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="t_2/8 t_2_cast4/8 tmp_i/8 "/>
</bind>
</comp>

<comp id="367" class="1005" name="r_v_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="1"/>
<pin id="369" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr "/>
</bind>
</comp>

<comp id="373" class="1005" name="r_v_addr_6_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="1"/>
<pin id="375" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr_6 "/>
</bind>
</comp>

<comp id="382" class="1005" name="tmp_747_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="1"/>
<pin id="384" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_747 "/>
</bind>
</comp>

<comp id="387" class="1005" name="r_v_addr_7_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="1"/>
<pin id="389" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr_7 "/>
</bind>
</comp>

<comp id="392" class="1005" name="i_26_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="0"/>
<pin id="394" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_26 "/>
</bind>
</comp>

<comp id="400" class="1005" name="i_27_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="6" slack="0"/>
<pin id="402" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_27 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_749_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="1"/>
<pin id="407" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_749 "/>
</bind>
</comp>

<comp id="410" class="1005" name="t_addr_7_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="1"/>
<pin id="412" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_7 "/>
</bind>
</comp>

<comp id="415" class="1005" name="y_v_addr_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="1"/>
<pin id="417" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="y_v_addr "/>
</bind>
</comp>

<comp id="423" class="1005" name="rep_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

<comp id="431" class="1005" name="i_28_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_28 "/>
</bind>
</comp>

<comp id="436" class="1005" name="r_v_addr_9_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="1"/>
<pin id="438" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr_9 "/>
</bind>
</comp>

<comp id="442" class="1005" name="r_v_addr_10_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="1"/>
<pin id="444" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="71" pin=2"/></net>

<net id="82"><net_src comp="71" pin="3"/><net_sink comp="66" pin=3"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="94"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="105"><net_src comp="95" pin="3"/><net_sink comp="90" pin=3"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="114" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="121" pin="3"/><net_sink comp="90" pin=3"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="66" pin=3"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="66" pin=3"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="200"><net_src comp="48" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="66" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="208" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="219"><net_src comp="66" pin="5"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="12" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="215" pin="2"/><net_sink comp="90" pin=4"/></net>

<net id="226"><net_src comp="168" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="168" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="237"><net_src comp="168" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="66" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="239" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="250"><net_src comp="179" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="179" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="179" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="268"><net_src comp="90" pin="5"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="135" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="264" pin="2"/><net_sink comp="66" pin=4"/></net>

<net id="275"><net_src comp="190" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="190" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="66" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="40" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="66" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="42" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="44" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="300"><net_src comp="287" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="283" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="310"><net_src comp="201" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="16" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="201" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="14" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="201" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="326"><net_src comp="312" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="331"><net_src comp="66" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="50" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="66" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="52" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="44" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="345"><net_src comp="332" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="66" pin="5"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="346" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="356"><net_src comp="328" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="66" pin=4"/></net>

<net id="363"><net_src comp="46" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="297" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="66" pin="5"/><net_sink comp="358" pin=2"/></net>

<net id="366"><net_src comp="358" pin="3"/><net_sink comp="66" pin=4"/></net>

<net id="370"><net_src comp="58" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="66" pin=3"/></net>

<net id="376"><net_src comp="71" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="66" pin=3"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="385"><net_src comp="228" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="390"><net_src comp="106" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="395"><net_src comp="233" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="403"><net_src comp="252" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="408"><net_src comp="258" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="413"><net_src comp="121" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="418"><net_src comp="128" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="426"><net_src comp="277" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="434"><net_src comp="312" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="439"><net_src comp="148" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="66" pin=3"/></net>

<net id="445"><net_src comp="156" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="66" pin=3"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="66" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_v | {6 8 10 }
 - Input state : 
	Port: crypto_sign_ed25519_.7 : r_v | {1 2 3 4 7 8 9 10 }
	Port: crypto_sign_ed25519_.7 : y_v | {5 6 }
  - Chain level:
	State 1
		r_v_load : 1
		r_v_load_4 : 1
	State 2
		tmp : 1
		StgValue_19 : 2
		tmp_s : 1
		StgValue_23 : 2
	State 3
		exitcond1 : 1
		StgValue_28 : 2
		tmp_747 : 1
		r_v_addr_7 : 2
		r_v_load_5 : 3
		i_26 : 1
	State 4
		tmp_748 : 1
		StgValue_37 : 2
	State 5
		exitcond : 1
		i_27 : 1
		StgValue_43 : 2
		tmp_749 : 1
		t_addr_7 : 2
		t_load : 3
		y_v_addr : 2
		y_v_load : 3
	State 6
		tmp_750 : 1
		StgValue_54 : 2
	State 7
		exitcond1_i : 1
		rep : 1
		StgValue_60 : 2
	State 8
		tmp_761 : 1
		tmp_751 : 1
		t_4_cast : 2
		tmp_i_cast : 2
		StgValue_69 : 3
		t_2 : 3
		t_2_cast4 : 4
		tmp_i : 5
		StgValue_74 : 6
	State 9
		exitcond_i : 1
		i_28 : 1
		StgValue_80 : 2
		tmp_759_i : 1
		r_v_addr_9 : 2
		r_v_load_8 : 3
		tmp_760_i : 2
		r_v_addr_10 : 3
		r_v_load_9 : 4
	State 10
		tmp_762 : 1
		t_3 : 1
		t_4 : 2
		tmp_761_i : 3
		StgValue_94 : 4
		tmp_762_i_cast : 2
		StgValue_96 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_208      |    0    |    0    |    39   |
|          |      tmp_s_fu_215     |    0    |    0    |    39   |
|          |      i_26_fu_233      |    0    |    0    |    15   |
|    add   |     tmp_748_fu_239    |    0    |    0    |    39   |
|          |      i_27_fu_252      |    0    |    0    |    15   |
|          |       rep_fu_277      |    0    |    0    |    11   |
|          |      i_28_fu_312      |    0    |    0    |    15   |
|          |    tmp_761_i_fu_346   |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|    sub   |     tmp_750_fu_264    |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|          |    exitcond1_fu_222   |    0    |    0    |    2    |
|   icmp   |    exitcond_fu_246    |    0    |    0    |    3    |
|          |   exitcond1_i_fu_271  |    0    |    0    |    1    |
|          |   exitcond_i_fu_306   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_358      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_747_fu_228    |    0    |    0    |    0    |
|          |     tmp_749_fu_258    |    0    |    0    |    0    |
|          |    t_4_cast_fu_297    |    0    |    0    |    0    |
|   zext   |   tmp_i_cast_fu_301   |    0    |    0    |    0    |
|          |    tmp_759_i_fu_318   |    0    |    0    |    0    |
|          |    tmp_760_i_fu_323   |    0    |    0    |    0    |
|          |       t_4_fu_342      |    0    |    0    |    0    |
|          | tmp_762_i_cast_fu_353 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |     tmp_761_fu_283    |    0    |    0    |    0    |
|          |     tmp_762_fu_328    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|     tmp_751_fu_287    |    0    |    0    |    0    |
|          |       t_3_fu_332      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   259   |
|----------|-----------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  t |    2   |    0   |    0   |
+----+--------+--------+--------+
|Total|    2   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_1_reg_175    |    6   |
|    i_26_reg_392   |    5   |
|    i_27_reg_400   |    6   |
|    i_28_reg_431   |    5   |
|    i_i_reg_197    |    5   |
|     i_reg_164     |    5   |
|r_v_addr_10_reg_442|    5   |
| r_v_addr_6_reg_373|    5   |
| r_v_addr_7_reg_387|    5   |
| r_v_addr_9_reg_436|    5   |
|  r_v_addr_reg_367 |    5   |
|   rep_i_reg_186   |    3   |
|    rep_reg_423    |    3   |
|  t_addr_7_reg_410 |    5   |
|  tmp_747_reg_382  |   64   |
|  tmp_749_reg_405  |   64   |
|  y_v_addr_reg_415 |    5   |
+-------------------+--------+
|       Total       |   201  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_66 |  p0  |   8  |   5  |   40   ||    41   |
|  grp_access_fu_66 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_66 |  p3  |   7  |   5  |   35   ||    38   |
|  grp_access_fu_66 |  p4  |   3  |  32  |   96   ||    15   |
|  grp_access_fu_90 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_90 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_90 |  p3  |   3  |   5  |   15   ||    15   |
| grp_access_fu_135 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   334  ||  5.5528 ||   145   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   259  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   145  |
|  Register |    -   |    -   |    -   |   201  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    1   |    5   |   201  |   404  |
+-----------+--------+--------+--------+--------+--------+
