

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_42_1'
================================================================
* Date:           Fri Sep 13 07:20:31 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.444 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_1  |       14|       14|         8|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln45_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_3"   --->   Operation 12 'read' 'sext_ln45_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln45_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_2"   --->   Operation 13 'read' 'sext_ln45_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln45_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_1"   --->   Operation 14 'read' 'sext_ln45_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln45_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45"   --->   Operation 15 'read' 'sext_ln45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln45_3_cast = sext i16 %sext_ln45_3_read"   --->   Operation 16 'sext' 'sext_ln45_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln45_2_cast = sext i16 %sext_ln45_2_read"   --->   Operation 17 'sext' 'sext_ln45_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln45_1_cast = sext i16 %sext_ln45_1_read"   --->   Operation 18 'sext' 'sext_ln45_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln45_cast = sext i16 %sext_ln45_read"   --->   Operation 19 'sext' 'sext_ln45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [nn.cpp:42]   --->   Operation 22 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.77ns)   --->   "%icmp_ln42 = icmp_eq  i4 %i_2, i4 8" [nn.cpp:42]   --->   Operation 24 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.77ns)   --->   "%add_ln42 = add i4 %i_2, i4 1" [nn.cpp:42]   --->   Operation 25 'add' 'add_ln42' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.body.split, void %for.body31.preheader.exitStub" [nn.cpp:42]   --->   Operation 26 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_cast = zext i4 %i_2" [nn.cpp:42]   --->   Operation 27 'zext' 'i_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer1_weights_0_addr = getelementptr i9 %layer1_weights_0, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 28 'getelementptr' 'layer1_weights_0_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.15ns)   --->   "%layer1_weights_0_load = load i3 %layer1_weights_0_addr" [nn.cpp:45]   --->   Operation 29 'load' 'layer1_weights_0_load' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer1_weights_1_addr = getelementptr i9 %layer1_weights_1, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 30 'getelementptr' 'layer1_weights_1_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.15ns)   --->   "%layer1_weights_1_load = load i3 %layer1_weights_1_addr" [nn.cpp:45]   --->   Operation 31 'load' 'layer1_weights_1_load' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_1 : Operation 32 [1/1] (1.61ns)   --->   "%store_ln42 = store i4 %add_ln42, i4 %i" [nn.cpp:42]   --->   Operation 32 'store' 'store_ln42' <Predicate = (!icmp_ln42)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.60>
ST_2 : Operation 33 [1/2] (2.15ns)   --->   "%layer1_weights_0_load = load i3 %layer1_weights_0_addr" [nn.cpp:45]   --->   Operation 33 'load' 'layer1_weights_0_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 34 [1/2] (2.15ns)   --->   "%layer1_weights_1_load = load i3 %layer1_weights_1_addr" [nn.cpp:45]   --->   Operation 34 'load' 'layer1_weights_1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln45_5 = sext i9 %layer1_weights_1_load" [nn.cpp:45]   --->   Operation 35 'sext' 'sext_ln45_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [3/3] (1.45ns) (grouped into DSP with root node add_ln45)   --->   "%mul_ln45_1 = mul i24 %sext_ln45_5, i24 %sext_ln45_1_cast" [nn.cpp:45]   --->   Operation 36 'mul' 'mul_ln45_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%layer1_weights_2_addr = getelementptr i9 %layer1_weights_2, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 37 'getelementptr' 'layer1_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.15ns)   --->   "%layer1_weights_2_load = load i3 %layer1_weights_2_addr" [nn.cpp:45]   --->   Operation 38 'load' 'layer1_weights_2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln45_4 = sext i9 %layer1_weights_0_load" [nn.cpp:45]   --->   Operation 39 'sext' 'sext_ln45_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (5.57ns)   --->   "%mul_ln45 = mul i24 %sext_ln45_4, i24 %sext_ln45_cast" [nn.cpp:45]   --->   Operation 40 'mul' 'mul_ln45' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [2/3] (1.45ns) (grouped into DSP with root node add_ln45)   --->   "%mul_ln45_1 = mul i24 %sext_ln45_5, i24 %sext_ln45_1_cast" [nn.cpp:45]   --->   Operation 41 'mul' 'mul_ln45_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln45, i32 8, i32 23" [nn.cpp:45]   --->   Operation 42 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (2.15ns)   --->   "%layer1_weights_2_load = load i3 %layer1_weights_2_addr" [nn.cpp:45]   --->   Operation 43 'load' 'layer1_weights_2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln45_6 = sext i9 %layer1_weights_2_load" [nn.cpp:45]   --->   Operation 44 'sext' 'sext_ln45_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_1)   --->   "%mul_ln45_2 = mul i24 %sext_ln45_6, i24 %sext_ln45_2_cast" [nn.cpp:45]   --->   Operation 45 'mul' 'mul_ln45_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%layer1_weights_3_addr = getelementptr i9 %layer1_weights_3, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 46 'getelementptr' 'layer1_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (2.15ns)   --->   "%layer1_weights_3_load = load i3 %layer1_weights_3_addr" [nn.cpp:45]   --->   Operation 47 'load' 'layer1_weights_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>

State 4 <SV = 3> <Delay = 3.60>
ST_4 : Operation 48 [1/3] (0.00ns) (grouped into DSP with root node add_ln45)   --->   "%mul_ln45_1 = mul i24 %sext_ln45_5, i24 %sext_ln45_1_cast" [nn.cpp:45]   --->   Operation 48 'mul' 'mul_ln45_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0" [nn.cpp:45]   --->   Operation 49 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45 = add i24 %shl_ln, i24 %mul_ln45_1" [nn.cpp:45]   --->   Operation 50 'add' 'add_ln45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_1)   --->   "%mul_ln45_2 = mul i24 %sext_ln45_6, i24 %sext_ln45_2_cast" [nn.cpp:45]   --->   Operation 51 'mul' 'mul_ln45_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [1/2] (2.15ns)   --->   "%layer1_weights_3_load = load i3 %layer1_weights_3_addr" [nn.cpp:45]   --->   Operation 52 'load' 'layer1_weights_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 8> <ROM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln45_7 = sext i9 %layer1_weights_3_load" [nn.cpp:45]   --->   Operation 53 'sext' 'sext_ln45_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_2)   --->   "%mul_ln45_3 = mul i24 %sext_ln45_7, i24 %sext_ln45_3_cast" [nn.cpp:45]   --->   Operation 54 'mul' 'mul_ln45_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 55 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45 = add i24 %shl_ln, i24 %mul_ln45_1" [nn.cpp:45]   --->   Operation 55 'add' 'add_ln45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_1)   --->   "%mul_ln45_2 = mul i24 %sext_ln45_6, i24 %sext_ln45_2_cast" [nn.cpp:45]   --->   Operation 56 'mul' 'mul_ln45_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45, i32 8, i32 23" [nn.cpp:45]   --->   Operation 57 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln45_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0" [nn.cpp:45]   --->   Operation 58 'bitconcatenate' 'shl_ln45_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_1 = add i24 %shl_ln45_1, i24 %mul_ln45_2" [nn.cpp:45]   --->   Operation 59 'add' 'add_ln45_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_2)   --->   "%mul_ln45_3 = mul i24 %sext_ln45_7, i24 %sext_ln45_3_cast" [nn.cpp:45]   --->   Operation 60 'mul' 'mul_ln45_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 61 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_1 = add i24 %shl_ln45_1, i24 %mul_ln45_2" [nn.cpp:45]   --->   Operation 61 'add' 'add_ln45_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_2)   --->   "%mul_ln45_3 = mul i24 %sext_ln45_7, i24 %sext_ln45_3_cast" [nn.cpp:45]   --->   Operation 62 'mul' 'mul_ln45_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_1, i32 8, i32 23" [nn.cpp:45]   --->   Operation 63 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln45_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [nn.cpp:45]   --->   Operation 64 'bitconcatenate' 'shl_ln45_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_2 = add i24 %shl_ln45_2, i24 %mul_ln45_3" [nn.cpp:45]   --->   Operation 65 'add' 'add_ln45_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%layer1_bias_addr = getelementptr i7 %layer1_bias, i64 0, i64 %i_cast" [nn.cpp:47]   --->   Operation 66 'getelementptr' 'layer1_bias_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (2.15ns)   --->   "%layer1_bias_load = load i3 %layer1_bias_addr" [nn.cpp:47]   --->   Operation 67 'load' 'layer1_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>

State 7 <SV = 6> <Delay = 6.44>
ST_7 : Operation 68 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_2 = add i24 %shl_ln45_2, i24 %mul_ln45_3" [nn.cpp:45]   --->   Operation 68 'add' 'add_ln45_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln45_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_2, i32 8, i32 23" [nn.cpp:45]   --->   Operation 69 'partselect' 'trunc_ln45_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/2] (2.15ns)   --->   "%layer1_bias_load = load i3 %layer1_bias_addr" [nn.cpp:47]   --->   Operation 70 'load' 'layer1_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i7 %layer1_bias_load" [nn.cpp:47]   --->   Operation 71 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln45_2, i32 8, i32 22" [nn.cpp:47]   --->   Operation 72 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i7 %layer1_bias_load" [nn.cpp:47]   --->   Operation 73 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (2.14ns)   --->   "%sum = add i16 %zext_ln47, i16 %trunc_ln45_3" [nn.cpp:47]   --->   Operation 74 'add' 'sum' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (2.14ns)   --->   "%add_ln43 = add i15 %zext_ln47_1, i15 %trunc_ln1" [nn.cpp:43]   --->   Operation 75 'add' 'add_ln43' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (2.14ns)   --->   "%icmp_ln12 = icmp_sgt  i16 %sum, i16 0" [nn.cpp:12->nn.cpp:48]   --->   Operation 76 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 83 'ret' 'ret_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.14>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln42 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [nn.cpp:42]   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [nn.cpp:42]   --->   Operation 78 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.99ns)   --->   "%select_ln12 = select i1 %icmp_ln12, i15 %add_ln43, i15 0" [nn.cpp:12->nn.cpp:48]   --->   Operation 79 'select' 'select_ln12' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 %i_cast" [nn.cpp:48]   --->   Operation 80 'getelementptr' 'layer1_output_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (2.15ns)   --->   "%store_ln48 = store i15 %select_ln12, i3 %layer1_output_addr" [nn.cpp:48]   --->   Operation 81 'store' 'store_ln48' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body" [nn.cpp:42]   --->   Operation 82 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln45_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln45_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln45_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_weights_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010000000]
sext_ln45_3_read       (read             ) [ 000000000]
sext_ln45_2_read       (read             ) [ 000000000]
sext_ln45_1_read       (read             ) [ 000000000]
sext_ln45_read         (read             ) [ 000000000]
sext_ln45_3_cast       (sext             ) [ 011111100]
sext_ln45_2_cast       (sext             ) [ 011111000]
sext_ln45_1_cast       (sext             ) [ 011110000]
sext_ln45_cast         (sext             ) [ 011100000]
store_ln0              (store            ) [ 000000000]
br_ln0                 (br               ) [ 000000000]
i_2                    (load             ) [ 000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000]
icmp_ln42              (icmp             ) [ 011111110]
add_ln42               (add              ) [ 000000000]
br_ln42                (br               ) [ 000000000]
i_cast                 (zext             ) [ 011111111]
layer1_weights_0_addr  (getelementptr    ) [ 011000000]
layer1_weights_1_addr  (getelementptr    ) [ 011000000]
store_ln42             (store            ) [ 000000000]
layer1_weights_0_load  (load             ) [ 010100000]
layer1_weights_1_load  (load             ) [ 000000000]
sext_ln45_5            (sext             ) [ 010110000]
layer1_weights_2_addr  (getelementptr    ) [ 010100000]
sext_ln45_4            (sext             ) [ 000000000]
mul_ln45               (mul              ) [ 000000000]
tmp_10                 (partselect       ) [ 010010000]
layer1_weights_2_load  (load             ) [ 000000000]
sext_ln45_6            (sext             ) [ 010011000]
layer1_weights_3_addr  (getelementptr    ) [ 010010000]
mul_ln45_1             (mul              ) [ 010001000]
shl_ln                 (bitconcatenate   ) [ 010001000]
layer1_weights_3_load  (load             ) [ 000000000]
sext_ln45_7            (sext             ) [ 010001100]
add_ln45               (add              ) [ 000000000]
mul_ln45_2             (mul              ) [ 010000100]
tmp_11                 (partselect       ) [ 000000000]
shl_ln45_1             (bitconcatenate   ) [ 010000100]
add_ln45_1             (add              ) [ 000000000]
mul_ln45_3             (mul              ) [ 010000010]
tmp_12                 (partselect       ) [ 000000000]
shl_ln45_2             (bitconcatenate   ) [ 010000010]
layer1_bias_addr       (getelementptr    ) [ 010000010]
add_ln45_2             (add              ) [ 000000000]
trunc_ln45_3           (partselect       ) [ 000000000]
layer1_bias_load       (load             ) [ 000000000]
zext_ln47              (zext             ) [ 000000000]
trunc_ln1              (partselect       ) [ 000000000]
zext_ln47_1            (zext             ) [ 000000000]
sum                    (add              ) [ 000000000]
add_ln43               (add              ) [ 010000001]
icmp_ln12              (icmp             ) [ 010000001]
speclooptripcount_ln42 (speclooptripcount) [ 000000000]
specloopname_ln42      (specloopname     ) [ 000000000]
select_ln12            (select           ) [ 000000000]
layer1_output_addr     (getelementptr    ) [ 000000000]
store_ln48             (store            ) [ 000000000]
br_ln42                (br               ) [ 000000000]
ret_ln0                (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln45">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln45_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln45_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln45_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln45_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln45_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln45_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer1_output">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer1_weights_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer1_weights_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer1_weights_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer1_weights_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer1_bias">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln45_3_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln45_3_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln45_2_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln45_2_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sext_ln45_1_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln45_1_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln45_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln45_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="layer1_weights_0_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weights_0_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weights_0_load/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="layer1_weights_1_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weights_1_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weights_1_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="layer1_weights_2_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="1"/>
<pin id="124" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weights_2_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weights_2_load/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="layer1_weights_3_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="9" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="2"/>
<pin id="137" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weights_3_addr/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weights_3_load/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="layer1_bias_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="5"/>
<pin id="150" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_bias_addr/6 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_bias_load/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="layer1_output_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="15" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="7"/>
<pin id="163" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln48_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="15" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/8 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sext_ln45_3_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_3_cast/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln45_2_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_2_cast/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln45_1_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_1_cast/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln45_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_cast/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln0_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_2_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln42_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln42_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln42_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sext_ln45_5_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="9" slack="0"/>
<pin id="221" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_5/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sext_ln45_4_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="1"/>
<pin id="225" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_4/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="mul_ln45_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="2"/>
<pin id="229" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln45/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_10_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="0" index="1" bw="24" slack="0"/>
<pin id="234" dir="0" index="2" bw="5" slack="0"/>
<pin id="235" dir="0" index="3" bw="6" slack="0"/>
<pin id="236" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sext_ln45_6_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_6/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="shl_ln_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="24" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="1"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln45_7_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="0"/>
<pin id="254" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_7/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_11_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="24" slack="0"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="0" index="3" bw="6" slack="0"/>
<pin id="261" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="shl_ln45_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="24" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln45_1/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_12_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="0" index="1" bw="24" slack="0"/>
<pin id="276" dir="0" index="2" bw="5" slack="0"/>
<pin id="277" dir="0" index="3" bw="6" slack="0"/>
<pin id="278" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="shl_ln45_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="24" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln45_2/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="trunc_ln45_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="24" slack="0"/>
<pin id="293" dir="0" index="2" bw="5" slack="0"/>
<pin id="294" dir="0" index="3" bw="6" slack="0"/>
<pin id="295" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln45_3/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln47_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="15" slack="0"/>
<pin id="305" dir="0" index="1" bw="24" slack="0"/>
<pin id="306" dir="0" index="2" bw="5" slack="0"/>
<pin id="307" dir="0" index="3" bw="6" slack="0"/>
<pin id="308" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln47_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sum_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln43_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="0" index="1" bw="15" slack="0"/>
<pin id="325" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln12_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="select_ln12_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="15" slack="1"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/8 "/>
</bind>
</comp>

<comp id="341" class="1007" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="9" slack="0"/>
<pin id="343" dir="0" index="1" bw="16" slack="1"/>
<pin id="344" dir="0" index="2" bw="24" slack="0"/>
<pin id="345" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln45_1/2 add_ln45/4 "/>
</bind>
</comp>

<comp id="349" class="1007" name="grp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="2"/>
<pin id="352" dir="0" index="2" bw="24" slack="0"/>
<pin id="353" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln45_2/3 add_ln45_1/5 "/>
</bind>
</comp>

<comp id="357" class="1007" name="grp_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="0"/>
<pin id="359" dir="0" index="1" bw="16" slack="3"/>
<pin id="360" dir="0" index="2" bw="24" slack="0"/>
<pin id="361" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln45_3/4 add_ln45_2/6 "/>
</bind>
</comp>

<comp id="366" class="1005" name="i_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="373" class="1005" name="sext_ln45_3_cast_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="24" slack="3"/>
<pin id="375" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln45_3_cast "/>
</bind>
</comp>

<comp id="378" class="1005" name="sext_ln45_2_cast_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="24" slack="2"/>
<pin id="380" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln45_2_cast "/>
</bind>
</comp>

<comp id="383" class="1005" name="sext_ln45_1_cast_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="24" slack="1"/>
<pin id="385" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln45_1_cast "/>
</bind>
</comp>

<comp id="388" class="1005" name="sext_ln45_cast_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="24" slack="2"/>
<pin id="390" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln45_cast "/>
</bind>
</comp>

<comp id="393" class="1005" name="icmp_ln42_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="6"/>
<pin id="395" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="397" class="1005" name="i_cast_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="1"/>
<pin id="399" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="405" class="1005" name="layer1_weights_0_addr_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="1"/>
<pin id="407" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weights_0_addr "/>
</bind>
</comp>

<comp id="410" class="1005" name="layer1_weights_1_addr_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="1"/>
<pin id="412" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weights_1_addr "/>
</bind>
</comp>

<comp id="415" class="1005" name="layer1_weights_0_load_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="1"/>
<pin id="417" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weights_0_load "/>
</bind>
</comp>

<comp id="420" class="1005" name="sext_ln45_5_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="24" slack="1"/>
<pin id="422" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln45_5 "/>
</bind>
</comp>

<comp id="425" class="1005" name="layer1_weights_2_addr_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="1"/>
<pin id="427" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weights_2_addr "/>
</bind>
</comp>

<comp id="430" class="1005" name="tmp_10_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="1"/>
<pin id="432" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="435" class="1005" name="sext_ln45_6_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="24" slack="1"/>
<pin id="437" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln45_6 "/>
</bind>
</comp>

<comp id="440" class="1005" name="layer1_weights_3_addr_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="1"/>
<pin id="442" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weights_3_addr "/>
</bind>
</comp>

<comp id="445" class="1005" name="shl_ln_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="24" slack="1"/>
<pin id="447" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="450" class="1005" name="sext_ln45_7_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="24" slack="1"/>
<pin id="452" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln45_7 "/>
</bind>
</comp>

<comp id="455" class="1005" name="shl_ln45_1_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="24" slack="1"/>
<pin id="457" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln45_1 "/>
</bind>
</comp>

<comp id="460" class="1005" name="shl_ln45_2_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="24" slack="1"/>
<pin id="462" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln45_2 "/>
</bind>
</comp>

<comp id="465" class="1005" name="layer1_bias_addr_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="3" slack="1"/>
<pin id="467" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer1_bias_addr "/>
</bind>
</comp>

<comp id="470" class="1005" name="add_ln43_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="15" slack="1"/>
<pin id="472" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="475" class="1005" name="icmp_ln12_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="70" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="76" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="82" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="88" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="193" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="193" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="218"><net_src comp="202" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="114" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="223" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="226" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="44" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="244"><net_src comp="127" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="48" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="140" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="42" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="264"><net_src comp="44" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="256" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="287"><net_src comp="46" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="273" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="48" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="296"><net_src comp="40" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="298"><net_src comp="44" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="302"><net_src comp="153" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="50" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="42" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="311"><net_src comp="52" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="315"><net_src comp="153" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="299" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="290" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="312" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="303" pin="4"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="316" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="54" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="64" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="340"><net_src comp="334" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="346"><net_src comp="219" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="245" pin="3"/><net_sink comp="341" pin=2"/></net>

<net id="348"><net_src comp="341" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="354"><net_src comp="241" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="265" pin="3"/><net_sink comp="349" pin=2"/></net>

<net id="356"><net_src comp="349" pin="3"/><net_sink comp="273" pin=1"/></net>

<net id="362"><net_src comp="252" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="282" pin="3"/><net_sink comp="357" pin=2"/></net>

<net id="364"><net_src comp="357" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="365"><net_src comp="357" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="369"><net_src comp="66" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="376"><net_src comp="172" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="381"><net_src comp="176" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="386"><net_src comp="180" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="391"><net_src comp="184" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="396"><net_src comp="196" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="208" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="404"><net_src comp="397" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="408"><net_src comp="94" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="413"><net_src comp="107" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="418"><net_src comp="101" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="423"><net_src comp="219" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="428"><net_src comp="120" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="433"><net_src comp="231" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="438"><net_src comp="241" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="443"><net_src comp="133" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="448"><net_src comp="245" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="453"><net_src comp="252" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="458"><net_src comp="265" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="463"><net_src comp="282" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="468"><net_src comp="146" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="473"><net_src comp="322" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="478"><net_src comp="328" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="334" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer1_output | {8 }
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_42_1 : sext_ln45 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_42_1 : sext_ln45_1 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_42_1 : sext_ln45_2 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_42_1 : sext_ln45_3 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_42_1 : layer1_weights_0 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_42_1 : layer1_weights_1 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_42_1 : layer1_weights_2 | {2 3 }
	Port: neural_network_Pipeline_VITIS_LOOP_42_1 : layer1_weights_3 | {3 4 }
	Port: neural_network_Pipeline_VITIS_LOOP_42_1 : layer1_bias | {6 7 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln42 : 2
		add_ln42 : 2
		br_ln42 : 3
		i_cast : 2
		layer1_weights_0_addr : 3
		layer1_weights_0_load : 4
		layer1_weights_1_addr : 3
		layer1_weights_1_load : 4
		store_ln42 : 3
	State 2
		sext_ln45_5 : 1
		mul_ln45_1 : 2
		layer1_weights_2_load : 1
	State 3
		mul_ln45 : 1
		tmp_10 : 2
		sext_ln45_6 : 1
		mul_ln45_2 : 2
		layer1_weights_3_load : 1
	State 4
		add_ln45 : 1
		sext_ln45_7 : 1
		mul_ln45_3 : 2
	State 5
		tmp_11 : 1
		shl_ln45_1 : 2
		add_ln45_1 : 3
	State 6
		tmp_12 : 1
		shl_ln45_2 : 2
		add_ln45_2 : 3
		layer1_bias_load : 1
	State 7
		trunc_ln45_3 : 1
		zext_ln47 : 1
		trunc_ln1 : 1
		zext_ln47_1 : 1
		sum : 2
		add_ln43 : 2
		icmp_ln12 : 3
	State 8
		store_ln48 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln42_fu_202       |    0    |    0    |    13   |
|    add   |          sum_fu_316         |    0    |    0    |    23   |
|          |       add_ln43_fu_322       |    0    |    0    |    22   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln42_fu_196      |    0    |    0    |    13   |
|          |       icmp_ln12_fu_328      |    0    |    0    |    23   |
|----------|-----------------------------|---------|---------|---------|
|  select  |      select_ln12_fu_334     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln45_fu_226       |    1    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_341         |    1    |    0    |    0    |
|  muladd  |          grp_fu_349         |    1    |    0    |    0    |
|          |          grp_fu_357         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          | sext_ln45_3_read_read_fu_70 |    0    |    0    |    0    |
|   read   | sext_ln45_2_read_read_fu_76 |    0    |    0    |    0    |
|          | sext_ln45_1_read_read_fu_82 |    0    |    0    |    0    |
|          |  sext_ln45_read_read_fu_88  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   sext_ln45_3_cast_fu_172   |    0    |    0    |    0    |
|          |   sext_ln45_2_cast_fu_176   |    0    |    0    |    0    |
|          |   sext_ln45_1_cast_fu_180   |    0    |    0    |    0    |
|   sext   |    sext_ln45_cast_fu_184    |    0    |    0    |    0    |
|          |      sext_ln45_5_fu_219     |    0    |    0    |    0    |
|          |      sext_ln45_4_fu_223     |    0    |    0    |    0    |
|          |      sext_ln45_6_fu_241     |    0    |    0    |    0    |
|          |      sext_ln45_7_fu_252     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        i_cast_fu_208        |    0    |    0    |    0    |
|   zext   |       zext_ln47_fu_299      |    0    |    0    |    0    |
|          |      zext_ln47_1_fu_312     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_10_fu_231        |    0    |    0    |    0    |
|          |        tmp_11_fu_256        |    0    |    0    |    0    |
|partselect|        tmp_12_fu_273        |    0    |    0    |    0    |
|          |     trunc_ln45_3_fu_290     |    0    |    0    |    0    |
|          |       trunc_ln1_fu_303      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        shl_ln_fu_245        |    0    |    0    |    0    |
|bitconcatenate|      shl_ln45_1_fu_265      |    0    |    0    |    0    |
|          |      shl_ln45_2_fu_282      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    4    |    0    |   115   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln43_reg_470      |   15   |
|        i_cast_reg_397       |   64   |
|          i_reg_366          |    4   |
|      icmp_ln12_reg_475      |    1   |
|      icmp_ln42_reg_393      |    1   |
|   layer1_bias_addr_reg_465  |    3   |
|layer1_weights_0_addr_reg_405|    3   |
|layer1_weights_0_load_reg_415|    9   |
|layer1_weights_1_addr_reg_410|    3   |
|layer1_weights_2_addr_reg_425|    3   |
|layer1_weights_3_addr_reg_440|    3   |
|   sext_ln45_1_cast_reg_383  |   24   |
|   sext_ln45_2_cast_reg_378  |   24   |
|   sext_ln45_3_cast_reg_373  |   24   |
|     sext_ln45_5_reg_420     |   24   |
|     sext_ln45_6_reg_435     |   24   |
|     sext_ln45_7_reg_450     |   24   |
|    sext_ln45_cast_reg_388   |   24   |
|      shl_ln45_1_reg_455     |   24   |
|      shl_ln45_2_reg_460     |   24   |
|        shl_ln_reg_445       |   24   |
|        tmp_10_reg_430       |   16   |
+-----------------------------+--------+
|            Total            |   365  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_127 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_140 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_153 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_341    |  p0  |   3  |   9  |   27   ||    13   |
|     grp_fu_349    |  p0  |   3  |   9  |   27   ||    13   |
|     grp_fu_357    |  p0  |   3  |   9  |   27   ||    13   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   111  || 12.9773 ||    84   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   115  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   84   |
|  Register |    -   |    -   |   365  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   12   |   365  |   199  |
+-----------+--------+--------+--------+--------+
