Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 142d3e8c7af24d5c8879c071ca037e6f --debug typical --relax -L xil_defaultlib -L unisims_ver -L secureip --snapshot hardware_accelerator_v1_testbench_func_synth xil_defaultlib.hardware_accelerator_v1_testbench xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port s_axi_full_data_arburst [c:/ip_repo/hardware_accelerator_1.0/hdl/hardware_accelerator_v1_testbench.v:246]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.bram32_axi_bram_ctrl_0_0_wrap_br...
Compiling module xil_defaultlib.bram32_axi_bram_ctrl_0_0_rd_chnl
Compiling module unisims_ver.SRL16E
Compiling module xil_defaultlib.bram32_axi_bram_ctrl_0_0_SRL_FIF...
Compiling module xil_defaultlib.bram32_axi_bram_ctrl_0_0_wrap_br...
Compiling module xil_defaultlib.bram32_axi_bram_ctrl_0_0_wr_chnl
Compiling module xil_defaultlib.bram32_axi_bram_ctrl_0_0_full_ax...
Compiling module xil_defaultlib.bram32_axi_bram_ctrl_0_0_axi_bra...
Compiling module xil_defaultlib.bram32_axi_bram_ctrl_0_0_axi_bra...
Compiling module xil_defaultlib.bram32_axi_bram_ctrl_0_0
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.bram32_blk_mem_gen_0_0_blk_mem_g...
Compiling module xil_defaultlib.bram32_blk_mem_gen_0_0_blk_mem_g...
Compiling module xil_defaultlib.bram32_blk_mem_gen_0_0_blk_mem_g...
Compiling module xil_defaultlib.bram32_blk_mem_gen_0_0_blk_mem_g...
Compiling module xil_defaultlib.bram32_blk_mem_gen_0_0_blk_mem_g...
Compiling module xil_defaultlib.bram32_blk_mem_gen_0_0_blk_mem_g...
Compiling module xil_defaultlib.bram32_blk_mem_gen_0_0_blk_mem_g...
Compiling module xil_defaultlib.bram32_blk_mem_gen_0_0_blk_mem_g...
Compiling module xil_defaultlib.bram32_blk_mem_gen_0_0
Compiling module xil_defaultlib.bram32
Compiling module xil_defaultlib.bram32_wrapper
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.hardware_accelerator_v1_0
Compiling module xil_defaultlib.control_module(C_m_axi_lite_regi...
Compiling module xil_defaultlib.main_memory_module(C_s_axi_full_...
Compiling module xil_defaultlib.hardware_accelerator_v1_testbenc...
Compiling module xil_defaultlib.glbl
Waiting for 5 sub-compilation(s) to finish...
Built simulation snapshot hardware_accelerator_v1_testbench_func_synth
