// Seed: 4284709382
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    output id_3,
    input  id_4,
    output id_5,
    input  id_6
);
  logic id_7;
  type_8(
      (1), 1
  );
  assign id_3 = 1 >> id_4#(id_7, 1) - &(1);
endmodule
