module wideexpr_00116(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s3;
  assign y1 = +(((($signed(u0))<<<((ctrl[7]?s7:3'sb101)))^((ctrl[0]?s1:6'sb000011)))<<({4{s2}}));
  assign y2 = (ctrl[4]?$signed(~($signed(({((2'sb11)<<<(s4))>>>((ctrl[6]?s2:s0)),$signed(!(3'sb011)),$signed((s6)&(s7))})>>(((ctrl[1]?3'sb001:+(u6)))-(-({2{4'b0110}})))))):(((ctrl[3]?1'sb1:(ctrl[0]?3'sb011:+(u2))))-((((ctrl[7]?(ctrl[3]?(ctrl[6]?s4:s6):6'sb111111):(-(u5))<<($unsigned(s0))))+(((4'sb1011)>>>(4'sb1000))<<({1{(ctrl[0]?s2:s6)}})))^~((1'sb0)|(((1'sb1)^~(s7))-(6'sb111110)))))>>(^((-(($signed($signed(6'sb001000)))<<<(4'sb0101)))&((s4)|($signed($unsigned(-(4'sb1110))))))));
  assign y3 = 2'sb10;
  assign y4 = ~^((((ctrl[7]?^(s6):{2{(u6)==(u1)}}))|(({$signed(s0),2'sb11,(s1)^(s3)})<<<(5'sb00000)))>>>(s3));
  assign y5 = s7;
  assign y6 = $signed(1'sb1);
  assign y7 = (ctrl[0]?(ctrl[2]?({(+(u0))&($signed(s7)),$unsigned((s7)^(1'sb1)),{4{$signed(s5)}},s1})-(((-(s2))^~(s4))>=((ctrl[6]?(ctrl[2]?s0:s5):$signed(u6)))):{4{(ctrl[4]?(ctrl[6]?(4'sb1011)!=(1'sb1):(1'b0)<<(u6)):-((6'sb110001)-(1'sb0)))}}):(ctrl[3]?{3{+({4'sb1001,(3'sb100)^~(s0),u2})}}:1'sb0));
endmodule
