<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>D:\proj\g1nsr4_goai_hyram\project\src\hyperram_memory_interface\temp\HYPERRAM\rev_1\synlog\hyperram_memory_interface_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>HyperRAM_Memory_Interface_Top|clk</data>
<data>157.6 MHz</data>
<data>134.0 MHz</data>
<data>-1.120</data>
</row>
<row>
<data>_~hpram_init_HyperRAM_Memory_Interface_Top_|read_calibration[0]_VALUE_derived_clock[0]</data>
<data>0.1 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>_~hpram_top_HyperRAM_Memory_Interface_Top_|clk_out_inferred_clock</data>
<data>126.1 MHz</data>
<data>107.2 MHz</data>
<data>-1.400</data>
</row>
<row>
<data>_~hpram_top_HyperRAM_Memory_Interface_Top_|clk_x2p_inferred_clock</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>_~hpram_wd_HyperRAM_Memory_Interface_Top_|step_derived_clock[0]</data>
<data>0.1 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>93.1 MHz</data>
<data>-0.740</data>
</row>
</report_table>
