{
    "nor/nor_indexed_port/no_arch": {
        "test_name": "nor/nor_indexed_port/no_arch",
        "input_blif": "nor_indexed_port.blif",
        "max_rss(MiB)": 50.9,
        "exec_time(ms)": 12.2,
        "techmap_time(ms)": 3.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "nor/nor_wire/no_arch": {
        "test_name": "nor/nor_wire/no_arch",
        "input_blif": "nor_wire.blif",
        "max_rss(MiB)": 47.9,
        "exec_time(ms)": 11.9,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "nor/range_nor_int_wide/no_arch": {
        "test_name": "nor/range_nor_int_wide/no_arch",
        "input_blif": "range_nor_int_wide.blif",
        "max_rss(MiB)": 78.7,
        "exec_time(ms)": 109.3,
        "techmap_time(ms)": 22.6,
        "Pi": 64,
        "Po": 32,
        "logic element": 96,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "nor/range_nor_ultra_wide/no_arch": {
        "test_name": "nor/range_nor_ultra_wide/no_arch",
        "input_blif": "range_nor_ultra_wide.blif",
        "max_rss(MiB)": 91.2,
        "exec_time(ms)": 799.5,
        "techmap_time(ms)": 178.9,
        "Pi": 512,
        "Po": 256,
        "logic element": 768,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 768,
        "Total Node": 768
    },
    "nor/range_nor_wide/no_arch": {
        "test_name": "nor/range_nor_wide/no_arch",
        "input_blif": "range_nor_wide.blif",
        "max_rss(MiB)": 55.3,
        "exec_time(ms)": 15,
        "techmap_time(ms)": 4.3,
        "Pi": 6,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
