
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3188
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter NUM_DATA bound to: 7'b1001110 
	Parameter LOAD_ram_writer bound to: 2'b00 
	Parameter WAIT_ram_writer bound to: 2'b01 
	Parameter GO_ram_writer bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_7' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/edge_detector_7.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_7' (1#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/edge_detector_7.v:12]
INFO: [Synth 8-6157] synthesizing module 'inst_mem_1' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/inst_mem_1.v:7]
	Parameter INSTRUCTION bound to: 8352'b0110111111111110000000000000000010000010110111111111100000000000100000000001011011111000000000000111011111110110111111111111111110000010110111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101111111111111111111011110100111101100011000111111111111111011110111000110000000000000000001110000110001111111111111111111111000001100111111111110000000000010000010111111111111100000000000110000110101101000000000000000010111011111100000111111111001111011010000000000000000000000000001011110111110000111111111111110111111010000100001000000000000000111000000000000000000000000000001011101111110001100000000000000011010000001100001000100000000000011000000010111110000000000000001100000000001111111111000000000001000000000111000111110000000000001110111111001011111111111111000110100001010000100000000000011111100000000100001000000000000000101100100011001000000000001111100011001000110010000000000011111001111000010000001000000000000000110100000011000100000000000000000101101000101100000001000000000001100000000011111000000000000000110000000001111111111100000000000101010110001100000010000000000001011000001000010000010000000000011000000010111110000000000000001110001000010010000000000000000011010101100011000000100000000000010110000010000100000100000000000110000000101111100000000000000011100010000100011000000000000000110101011000110000001000000000000101100000100001000001000000000001100000001011111000000000000000111000100001101110000000000000001011101111110010111111111111110001100000000100001000000000000001010010000101000110000000000000000111101001000010000000000000010001111000010000010000000000000100011110100011000100000000000001000011000000100000100000000000000000110000001000001000000000000000011110000001000010000000000000011110001000011011100000000000000010111011111100010111111111111010110100000010110010001000000000000101100000100001000001000000000001100000001011111000000000000000111000100001000000000000000000001011110111110000111111111101100001001000000100000101110000000000001111011111000011111111110110010111101000010000000000000000001000111011111100000111111111111111001101000000000000000000000000000100000101110000011111000000000001000001100100011111110000000000001110111111000111111111111010111011101111110100011111111111000111101000100000010000000000000010011000000001000010000000000000010110000000100001000000000000000011010010001100110000110000000000010110000110001100010100000000000110000001101111100000000000000011100010010100101000000000000000101111011111010000000000000001000011101111110100011111111111011001101000100000010000000000000010011000000001000010000000000000010110000000100001000000000000000010111011111101011000000000000010110011001011010100100100000000000011000010100100000000000011111000110000101001000000000000111110001100001001001110000000001111100011000010010011100000000011111001111000100001000000000000000000111000101000001100000000000000001111101001100011000000000000010001111000011000100000000000000100011110000111001110000000000000001110001001110010100000000000000011111010010100100000000000000100001110111111001000000000000011010011000001000000100000000000000000110000010000001000000000000000011110000001000010000000000000011100000000111111111111000000000001000000001011111111110000000000001110111111000101111111111111000111000000100001000000000000000011011010001011000000010000000000011000100001000000000000000000001011110111110000111111111110111011111010000100000000000000000010001110111111000001111111111111110011010000000000000000000000000001000001100111111111110000000000010000010111111111111100000000000011101111110010111111111111110001101000010100001000000000000111111000000001000010000000000000001011001000110010000000000011111000110010001100100000000000111110011110000100000010000000000000001101000000110001000000000000000001011010001011000000010000000000011000000000111110000000000000001110000000011111100000000000000000111011111111111000000000000000011101011000000001111111111111111100111000000000000000000000000000111011111111111000000000000001101100011000111110000000001111010011000110001111100000000011110100111011111111111000000000000011001100011000111110000000001111000011000110001111100000000011110000111011111111111111111111111000101111011000110001111111111111110111101110001100000000000000000011100001100011111111111111111111101111011111000000000000000001010110100000001101000000000000000110111101111100000000000000000100111010000000110100000000000000010011110111110000000000000... (message truncated)
INFO: [Synth 8-6155] done synthesizing module 'inst_mem_1' (2#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/inst_mem_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'data_rom_2' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/data_rom_2.v:7]
	Parameter DATA bound to: 1248'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000111111111111110000000000000000000000000000000000000110100001110000001100000101000000000000000000000000000000000000011000000110100000101000010010000111100001110000010110000110000000110000010010000010000001000000000000000000000000000000000000000111000001101000001010000100000000000000000000000000000000000000011010000110000000100000001110000000000000000000000000000000000001000000010010000001100000110000000000000000000000000000000000000011100001000000000100000010100000000000000000000000000000000000010100000100100000011000001010000000000000000000000000000000000001001000010000000001000000100000011110000101000001101000010010000010000000101000000010000001100000000000000000000000000000000000011100000100100001100000010000000110100001000000010110000011100000110000001010000000100000010000000000000000000000000000000000000101000000110000010000000010100000000000000000000000000000000000010010000010100000111000001000000000000000000000000000000000000000110000000110000010000000010 
INFO: [Synth 8-6155] done synthesizing module 'data_rom_2' (3#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/data_rom_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec_3' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/bin_to_dec_3.v:12]
	Parameter DIGITS bound to: 5'b10000 
	Parameter LEADING_ZEROS bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec_3' (4#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/bin_to_dec_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'decoder_4' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/decoder_4.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_4' (5#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/decoder_4.v:11]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_5' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/seven_seg_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_5' (6#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/seven_seg_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_6' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/decoder_6.v:11]
	Parameter WIDTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'decoder_6' (7#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/decoder_6.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_8' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/button_conditioner_8.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_21' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/pipeline_21.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_21' (8#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/pipeline_21.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_8' (9#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/button_conditioner_8.v:13]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_9' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/reset_conditioner_9.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_9' (10#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/reset_conditioner_9.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_10' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/edge_detector_10.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_10' (11#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/edge_detector_10.v:12]
INFO: [Synth 8-6157] synthesizing module 'data_mem_11' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/data_mem_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'simple_ram_22' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/simple_ram_22.v:50]
	Parameter SIZE bound to: 5'b10000 
	Parameter DEPTH bound to: 9'b100000000 
INFO: [Synth 8-6155] done synthesizing module 'simple_ram_22' (12#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/simple_ram_22.v:50]
INFO: [Synth 8-6155] done synthesizing module 'data_mem_11' (13#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/data_mem_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'sigma_12' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/sigma_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'cu_23' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/cu_23.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/cu_23.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/cu_23.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/cu_23.v:162]
INFO: [Synth 8-6155] done synthesizing module 'cu_23' (14#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/cu_23.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_24' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/alu_24.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_28' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/pn_gen_28.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_28' (15#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/pn_gen_28.v:11]
INFO: [Synth 8-6157] synthesizing module 'adder_29' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/adder_29.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/adder_29.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_29' (16#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/adder_29.v:7]
INFO: [Synth 8-6157] synthesizing module 'bool_30' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/bool_30.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bool_30' (17#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/bool_30.v:7]
INFO: [Synth 8-6157] synthesizing module 'bitshift_31' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/bitshift_31.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bitshift_31' (18#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/bitshift_31.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_32' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/compare_32.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_32' (19#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/compare_32.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_24' (20#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/alu_24.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_25' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/regfile_25.v:7]
INFO: [Synth 8-6157] synthesizing module 'alex_encoder_33' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/alex_encoder_33.v:11]
	Parameter WIDTH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'alex_encoder_33' (21#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/alex_encoder_33.v:11]
INFO: [Synth 8-6155] done synthesizing module 'regfile_25' (22#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/regfile_25.v:7]
INFO: [Synth 8-6157] synthesizing module 'pc_unit_26' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/pc_unit_26.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pc_unit_26' (23#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/pc_unit_26.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/sigma_12.v:140]
INFO: [Synth 8-226] default block is never used [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/sigma_12.v:153]
INFO: [Synth 8-226] default block is never used [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/sigma_12.v:172]
INFO: [Synth 8-6155] done synthesizing module 'sigma_12' (24#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/sigma_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_writer_13' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/matrix_writer_13.v:12]
	Parameter ADDRESS_SIZE bound to: 3'b100 
	Parameter MATRIX_WIDTH bound to: 7'b1000000 
	Parameter DIV bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'matrix_writer_13' (25#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/matrix_writer_13.v:12]
INFO: [Synth 8-6157] synthesizing module 'matrix_ram_writer_14' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/matrix_ram_writer_14.v:14]
	Parameter ADDRESS_SIZE bound to: 3'b100 
	Parameter MATRIX_WIDTH bound to: 7'b1000000 
	Parameter DATA_WIDTH bound to: 5'b10000 
	Parameter DATA_SET bound to: 2'b11 
	Parameter START_writer_state bound to: 2'b00 
	Parameter LOAD_ADDRESS_writer_state bound to: 2'b01 
	Parameter LOAD_WAIT_writer_state bound to: 2'b10 
	Parameter LOOP_writer_state bound to: 2'b11 
	Parameter START_DATA bound to: 48'b000000000000001000000011000000000111111111111111 
	Parameter MAPPING bound to: 192'b000000000000001001001110001001001100001001001010001001001000001001000110001000001101001000001011001000001001001000000111000111001100000111001010000111001000000110001011000110001001000101001010 
INFO: [Synth 8-6155] done synthesizing module 'matrix_ram_writer_14' (26#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/matrix_ram_writer_14.v:14]
INFO: [Synth 8-6157] synthesizing module 'matrix_ram_15' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/matrix_ram_15.v:12]
	Parameter ADDRESS_SIZE bound to: 3'b100 
	Parameter MATRIX_WIDTH bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'simple_dual_ram_27' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/simple_dual_ram_27.v:48]
	Parameter SIZE bound to: 2'b11 
	Parameter DEPTH bound to: 12'b010000000000 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_ram_27' (27#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/simple_dual_ram_27.v:48]
INFO: [Synth 8-6155] done synthesizing module 'matrix_ram_15' (28#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/matrix_ram_15.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_16' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_16.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10100 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 21'b011111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_16' (29#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_16.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_17' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_17.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_17' (30#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_17.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_18' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_18.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11011 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 28'b0111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_18' (31#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_18.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_19' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_19.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11100 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 29'b01111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_19' (32#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_19.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_20' [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_20.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 2'b11 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 18'b111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_20' (33#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_20.v:14]
INFO: [Synth 8-226] default block is never used [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/au_top_0.v:335]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/au_top_0.v:415]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (34#1) [C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1018.531 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user-windows/Desktop/sigma/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/user-windows/Desktop/sigma/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user-windows/Desktop/sigma/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1018.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_ram_writer_q_reg' in module 'au_top_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         LOAD_ram_writer |                              001 |                               00
         WAIT_ram_writer |                              010 |                               01
           GO_ram_writer |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_ram_writer_q_reg' using encoding 'one-hot' in module 'au_top_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   54 Bit       Adders := 15    
	   2 Input   32 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 18    
+---RAMs : 
	               4K Bit	(256 X 16 bit)          RAMs := 1     
	               3K Bit	(1024 X 3 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 18    
	   2 Input   54 Bit        Muxes := 15    
	  10 Input   53 Bit        Muxes := 1     
	  10 Input   50 Bit        Muxes := 1     
	   4 Input   48 Bit        Muxes := 1     
	  10 Input   47 Bit        Muxes := 1     
	  10 Input   44 Bit        Muxes := 1     
	  10 Input   40 Bit        Muxes := 1     
	  10 Input   37 Bit        Muxes := 1     
	  10 Input   34 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	  10 Input   30 Bit        Muxes := 1     
	  10 Input   27 Bit        Muxes := 1     
	  10 Input   24 Bit        Muxes := 1     
	  10 Input   20 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	  10 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 5     
	   3 Input   16 Bit        Muxes := 2     
	  10 Input   14 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	  10 Input    7 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 14    
	   5 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 4     
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 8     
	  11 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|au_top_0    | data_mem/ram/ram_reg         | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|au_top_0    | matrixram/top_ram/mem_reg    | 1 K x 3(READ_FIRST)    | W |   | 1 K x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|au_top_0    | matrixram/bottom_ram/mem_reg | 1 K x 3(READ_FIRST)    | W |   | 1 K x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 1018.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:02:01 . Memory (MB): peak = 1193.320 ; gain = 174.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|au_top_0    | data_mem/ram/ram_reg         | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|au_top_0    | matrixram/top_ram/mem_reg    | 1 K x 3(READ_FIRST)    | W |   | 1 K x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|au_top_0    | matrixram/bottom_ram/mem_reg | 1 K x 3(READ_FIRST)    | W |   | 1 K x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance data_mem/ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance matrixram/top_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance matrixram/bottom_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:02:05 . Memory (MB): peak = 1194.434 ; gain = 175.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 1194.434 ; gain = 175.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 1194.434 ; gain = 175.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 1194.434 ; gain = 175.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 1194.434 ; gain = 175.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 1194.434 ; gain = 175.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 1194.434 ; gain = 175.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    73|
|3     |LUT1     |    16|
|4     |LUT2     |   183|
|5     |LUT3     |   150|
|6     |LUT4     |   160|
|7     |LUT5     |   230|
|8     |LUT6     |   800|
|9     |MUXF7    |   219|
|10    |MUXF8    |    22|
|11    |RAMB18E1 |     3|
|13    |FDRE     |   864|
|14    |FDSE     |    61|
|15    |IBUF     |    28|
|16    |OBUF     |    58|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 1194.434 ; gain = 175.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:44 ; elapsed = 00:02:04 . Memory (MB): peak = 1194.434 ; gain = 175.902
Synthesis Optimization Complete : Time (s): cpu = 00:01:55 ; elapsed = 00:02:11 . Memory (MB): peak = 1194.434 ; gain = 175.902
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1194.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 317 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1194.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:01 ; elapsed = 00:02:23 . Memory (MB): peak = 1194.434 ; gain = 195.141
INFO: [Common 17-1381] The checkpoint 'C:/Users/user-windows/Desktop/sigma/work/vivado/sigma/sigma.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr  2 01:30:17 2022...
