# Session Progress — 2026-03-21

## What Was Built

### New BSW Modules (3)
- [CanSM](firmware/bsw/services/CanSM/) — L1/L2 bus-off recovery state machine
- [FiM](firmware/bsw/services/FiM/) — Function Inhibition Manager (Dem event → SWC inhibition)
- [Xcp](firmware/bsw/services/Xcp/) — XCP slave (CONNECT, SHORT_UPLOAD, SHORT_DOWNLOAD, SET_MTA, UPLOAD)
- [SchM_Timing](firmware/bsw/services/SchM/src/SchM_Timing.c) — WCET measurement (DWT/RTI/clock_gettime)

### Modified BSW Modules
- [Com.h](firmware/bsw/services/Com/include/Com.h) + [Com.c](firmware/bsw/services/Com/src/Com.c)
  - E2E supervision state machine (windowed: VALID/NODATA/INIT/INVALID)
  - DIRECT TX mode (`Com_TriggerIPDUSend`)
  - TRIGGERED_ON_CHANGE (skip TX for unchanged event payloads)
  - Signal quality API (`Com_GetRxPduQuality`: FRESH/E2E_FAIL/TIMED_OUT)
  - DTC on E2E failure (`Dem_ReportErrorStatus` per-PDU)
  - TX confirmation monitoring (`g_dbg_com_tx_stuck`)
  - Startup delay (`COM_STARTUP_DELAY_MS`)
  - Signal groups (`Com_FlushTxPdu`)
  - Update bits (`UpdateBitPos` per signal)
  - Type-safe macros (`Com_SendSignal_u8/u16/s16`)
  - O(1) TX PDU lookup (`com_tx_pdu_index[]`)
  - `Com_TxModeType` enum (PERIODIC/DIRECT/MIXED/NONE)
- [E2E.h](firmware/bsw/services/E2E/include/E2E.h) + [E2E.c](firmware/bsw/services/E2E/src/E2E.c)
  - `E2E_SMCheck()` with configurable window sizes
  - REPEATED ≠ OK (stuck sender detection)
- [PduR.h](firmware/bsw/ecual/PduR/include/PduR.h) + [PduR.c](firmware/bsw/ecual/PduR/src/PduR.c)
  - `PDUR_DEST_XCP` routing destination
- [CanIf.c](firmware/bsw/ecual/CanIf/src/CanIf.c)
  - `CanSM_ControllerBusOff()` called from bus-off handler
- [Can_Posix.c](firmware/platform/posix/src/Can_Posix.c)
  - Software TX ID loopback filter for vcan
- [Can.h](firmware/bsw/mcal/Can/include/Can.h)
  - `CAN_MAX_RX_PER_CALL` = 64

### DBC Changes
- [taktflow_vehicle.dbc](gateway/taktflow_vehicle.dbc) — 8 new XCP CAN messages (0x550-0x557)
- Total: 45 messages (was 37)

### Codegen Changes
- [model.py](tools/arxmlgen/model.py) — `satisfies`, `asil`, `e2e_max_delta` fields on Pdu
- [reader.py](tools/arxmlgen/reader.py) — extracts Satisfies/ASIL/MaxDeltaCounter from DBC, `_apply_dbc_traceability()`
- [Com_Cfg.c.j2](tools/arxmlgen/templates/com/Com_Cfg.c.j2) — TxMode, E2E SM windows, DEM event, update bits, `@satisfies` comments
- [PduR_Cfg.c.j2](tools/arxmlgen/templates/pdur/PduR_Cfg.c.j2) — `PDUR_DEST_XCP` routing for `XCP_Req_*`
- [Makefile.posix](firmware/platform/posix/Makefile.posix) — added CanSM/FiM/Xcp/SchM_Timing to build

### SWC Changes
- [Swc_CvcCom.c](firmware/ecu/cvc/src/Swc_CvcCom.c) — heartbeat/estop/torque bridge via Com_SendSignal (removed PduR_Transmit)
- [Swc_FzcCom.c](firmware/ecu/fzc/src/Swc_FzcCom.c) — same pattern, removed E2E_Protect + PduR_Transmit
- [Swc_RzcCom.c](firmware/ecu/rzc/src/Swc_RzcCom.c) — same pattern
- [Swc_Heartbeat.c](firmware/ecu/cvc/src/Swc_Heartbeat.c) (CVC/FZC/RZC) — removed dead E2E configs
- [Swc_EStop.c](firmware/ecu/cvc/src/Swc_EStop.c) — uses Rte_Write (removed Com_SendSignal)
- [Swc_Pedal.c](firmware/ecu/cvc/src/Swc_Pedal.c) — uses Rte_Write (removed Com_SendSignal)
- [Swc_Brake.c](firmware/ecu/fzc/src/Swc_Brake.c) — uses Rte_Write (removed Com_SendSignal)
- [Swc_FzcSafety.c](firmware/ecu/fzc/src/Swc_FzcSafety.c) — uses Rte_Write + `Com_GetRxPduQuality` for steer/brake staleness
- [Swc_VehicleState.c](firmware/ecu/cvc/src/Swc_VehicleState.c) — SC_KILL→SHUTDOWN, MOTOR_CUTOFF→DEGRADED

### ECU main.c Changes
- [CVC main.c](firmware/ecu/cvc/src/main.c)
  - CanSM/FiM/XCP/SchM_Timing init + scheduler
  - CanIf + PduR configs: replaced hand-written with `extern` to generated
- [FZC main.c](firmware/ecu/fzc/src/main.c) — CanSM/XCP/Timing init + CanSM_MainFunction
- [RZC main.c](firmware/ecu/rzc/src/main.c) — CanSM/XCP/Timing init + CanSM_MainFunction

### Tools
- [gen_a2l.py](tools/xcp/gen_a2l.py) — ELF → A2L for XCP measurement
- [xcp_test.py](tools/xcp/xcp_test.py) — pyXCP verification (PCAN-USB or python-can)
- [xcp_config.json](tools/xcp/xcp_config.json) — pyXCP config for CVC on PCAN
- [gen_traceability_matrix.py](tools/trace/gen_traceability_matrix.py) — auto scans DBC+source+tests
- [add_verifies_tags.py](tools/trace/add_verifies_tags.py) — batch adds @verifies to test files
- [Makefile.coverage](test/Makefile.coverage) — gcov + lcov for branch coverage

### CI Workflows
- [ci.yml](.github/workflows/ci.yml) — 7-step pipeline + unit tests + syntax check + traceability
- [test.yml](.github/workflows/test.yml) — gcov/lcov coverage collection
- [traceability.yml](.github/workflows/traceability.yml) — auto-generate traceability matrix

### Test Files

**Unit tests (52 tests):**
- [test_Com_asild.c](test/unit/bsw/test_Com_asild.c) — 30 tests (signal, E2E, quality, timing)
- [test_CanSM_asild.c](test/unit/bsw/test_CanSM_asild.c) — 10 tests (bus-off recovery)
- [test_E2E_SM_asild.c](test/unit/bsw/test_E2E_Sm_asild.c) — 12 tests (windowed supervision)
- [stubs_com_test.c](test/unit/bsw/stubs_com_test.c) — Det/SchM/Rte/Dem stubs

**Integration tests:**
- [test_bsw_dataflow.c](test/integration/bsw/test_bsw_dataflow.c) — Layer 3: real Com+PduR+CanIf+E2E (6 tests)
- [test_can_socket_rx.py](test/integration/bsw/test_can_socket_rx.py) — Layer 3: socket receive (3 tests)
- [test_cvc_single_ecu.py](test/integration/layer4/test_cvc_single_ecu.py) — Layer 4: basic CVC (6 tests)
- [test_cvc_full.py](test/integration/layer4/test_cvc_full.py) — Layer 4: full CVC suite (30 tests)
- [test_cvc_fzc_dual.py](test/integration/layer5/test_cvc_fzc_dual.py) — Layer 5: basic CVC+FZC (6 tests)
- [test_cvc_fzc_full.py](test/integration/layer5/test_cvc_fzc_full.py) — Layer 5: full dual ECU (34 tests)

### Documentation

**Safety audits:**
- [can-dataflow-gap-analysis.md](docs/safety/audit/can-dataflow-gap-analysis.md) — 12 perspectives, 35 gaps
- [can-dataflow-vs-production.md](docs/safety/audit/can-dataflow-vs-production.md) — 10 iterations vs AUTOSAR
- [10-identity-sanity-check.md](docs/safety/audit/10-identity-sanity-check.md) — 11 findings
- [topdown-traceability-audit.md](docs/safety/audit/topdown-traceability-audit.md) — 13-layer chain
- [vsm-hara-alignment-audit.md](docs/safety/audit/vsm-hara-alignment-audit.md) — VSM vs HARA

**Design specs:**
- [vsm-state-machine.md](docs/safety/design/vsm-state-machine.md) — 6 states, 17 events, HARA mapping
- [can-bus-topology.md](docs/aspice/system/can-bus-topology.md) — physical layer
- [can-bus-load-budget.md](docs/aspice/system/can-bus-load-budget.md) — 14.2% nominal
- [hmi-fault-notification.md](docs/aspice/system/hmi-fault-notification.md) — dashboard spec

**Plans:**
- [plan-incremental-firmware-verification.md](docs/plans/plan-incremental-firmware-verification.md) — 6-layer verification
- [plan-vsm-realignment.md](docs/plans/plan-vsm-realignment.md) — SC_KILL + MOTOR_CUTOFF fix

**Verification:**
- [traceability-matrix.md](docs/safety/verification/traceability-matrix.md) — 306/353 traced (86%)

**Lessons learned:**
- [phase2-can-dataflow-2026-03-21.md](docs/lessons-learned/embedded/phase2-can-dataflow-2026-03-21.md)
- [layer4-runtime-bugs-2026-03-21.md](docs/lessons-learned/embedded/layer4-runtime-bugs-2026-03-21.md)

---

## Verification Status

```
Layer 1: Com unit              30/30  ✅
Layer 2: E2E SM + CanSM        22/22  ✅
Layer 3: BSW integration        6/6   ✅
Layer 3: Socket RX              3/3   ✅
Layer 4: CVC full              28/30  ✅ (2 = Body_Control not impl)
Layer 5: CVC+FZC full          blocked (FZC needs extern config fix)
Layer 6: Full 7-ECU SIL        not started
```

## Pipeline Status

| Gate | Status |
|------|--------|
| Step 1: DBC (12-point) | 12/12 PASS |
| Step 6: Round-trip | 3/3 PASS |
| Step 7: Data flow | 0 errors, 0 warnings |
| Syntax check (7 ECUs) | PASS |
| Unit tests (52) | 52/52 PASS |
| CI (GitHub Actions) | All gates PASS |
| Traceability | 306/353 (86%) |

## Bugs Found and Fixed (11)

| # | Bug | Found By | Root Cause |
|---|-----|----------|-----------|
| 1 | E2E SM REPEATED = OK | 10-identity audit | Stuck sender undetected |
| 2 | CanSM Init(NULL) no reset | TDD | State not reset to UNINIT |
| 3 | CanSM L1 counter reset on re-entry | TDD | Infinite L1 loop, no L2 |
| 4 | VSM SC_KILL → SAFE_STOP | HARA audit | Should be SHUTDOWN (ISO 26262) |
| 5 | VSM MOTOR_CUTOFF → SAFE_STOP | HARA research | Should be DEGRADED (fail-silent) |
| 6 | vcan loopback starvation | Layer 3 socket test | RECV_OWN_MSGS ignored by vcan |
| 7 | PduR hand-written config | Layer 4 debug | 13 entries shadowed 33 generated |
| 8 | CanIf hand-written config | Layer 4 debug | Same pattern as PduR |
| 9 | Dead E2E code in heartbeats | Layer 4 build | -Werror caught unused vars |
| 10 | Dead cutoff_data in Swc_Brake | Layer 4 build | -Werror |
| 11 | 19 zombie CVC processes | Layer 4 timing test | Test scripts didn't cleanup |

## What's Left

1. **FZC main.c** — replace hand-written CanIf/PduR with extern (same as CVC fix)
2. **RZC main.c** — same pattern
3. **Rerun Layer 5** — 34 tests with fixed FZC
4. **Body_Control_Cmd** — implement in Swc_CvcCom
5. **Layer 6** — Docker SIL with all 7 ECUs
6. **16 pre-existing VSM test failures** — stale mock signal IDs
7. **FZC/RZC main.c** — check for other hand-written configs (CanTp, etc.)

## Key Rule

**Never hand-write what codegen generates.** All config structs in ECU main.c must be `extern` to generated `*_Cfg_*.c` files. No exceptions.
