{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593575624503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593575624503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 11:53:44 2020 " "Processing started: Wed Jul 01 11:53:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593575624503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593575624503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593575624503 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1593575625065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.v" "" { Text "E:/Project/Verilog/computer/cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575625100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575625100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_2x32 " "Found entity 1: selector_2x32" {  } { { "selector_2x32.v" "" { Text "E:/Project/Verilog/computer/selector_2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575625101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575625101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575625102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575625102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "E:/Project/Verilog/computer/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575625103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575625103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575625104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575625104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.v 1 1 " "Found 1 design units, including 1 entities, in source file io.v" { { "Info" "ISGN_ENTITY_NAME" "1 io " "Found entity 1: io" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575625105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575625105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575625106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575625106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575625107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575625107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "E:/Project/Verilog/computer/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575625108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575625108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575625109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575625109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "E:/Project/Verilog/computer/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575625110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575625110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 1 1 " "Found 1 design units, including 1 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "if.v" "" { Text "E:/Project/Verilog/computer/if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575625111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575625111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575625113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575625113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "mem.v" "" { Text "E:/Project/Verilog/computer/mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575625114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575625114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "wb.v" "" { Text "E:/Project/Verilog/computer/wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575625115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575625115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file selector_4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector_4x32 " "Found entity 1: selector_4x32" {  } { { "selector_4x32.v" "" { Text "E:/Project/Verilog/computer/selector_4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575625116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575625116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "ex.v" "" { Text "E:/Project/Verilog/computer/ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575625117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575625117 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1593575625156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_instance " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_instance\"" {  } { { "computer.v" "cpu_instance" { Text "E:/Project/Verilog/computer/computer.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF cpu:cpu_instance\|IF:if_stage " "Elaborating entity \"IF\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\"" {  } { { "cpu.v" "if_stage" { Text "E:/Project/Verilog/computer/cpu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_2x32 cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance " "Elaborating entity \"selector_2x32\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|selector_2x32:selector_instance\"" {  } { { "if.v" "selector_instance" { Text "E:/Project/Verilog/computer/if.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance " "Elaborating entity \"instruction_memory\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\"" {  } { { "if.v" "instruction_memory_instance" { Text "E:/Project/Verilog/computer/if.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance " "Elaborating entity \"rom\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\"" {  } { { "instruction_memory.v" "rom_instance" { Text "E:/Project/Verilog/computer/instruction_memory.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575625198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625199 ""}  } { { "rom.v" "" { Text "E:/Project/Verilog/computer/rom.v" 31 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575625199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lva1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lva1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lva1 " "Found entity 1: altsyncram_lva1" {  } { { "db/altsyncram_lva1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_lva1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575625250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575625250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lva1 cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated " "Elaborating entity \"altsyncram_lva1\" for hierarchy \"cpu:cpu_instance\|IF:if_stage\|instruction_memory:instruction_memory_instance\|rom:rom_instance\|altsyncram:altsyncram_component\|altsyncram_lva1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_4x32 cpu:cpu_instance\|selector_4x32:forward_data_selector " "Elaborating entity \"selector_4x32\" for hierarchy \"cpu:cpu_instance\|selector_4x32:forward_data_selector\"" {  } { { "cpu.v" "forward_data_selector" { Text "E:/Project/Verilog/computer/cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID cpu:cpu_instance\|ID:id_stage " "Elaborating entity \"ID\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\"" {  } { { "cpu.v" "id_stage" { Text "E:/Project/Verilog/computer/cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 id.v(79) " "Verilog HDL assignment warning at id.v(79): truncated value with size 32 to match size of target (4)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575625259 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(82) " "Verilog HDL assignment warning at id.v(82): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575625259 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(83) " "Verilog HDL assignment warning at id.v(83): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575625259 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(84) " "Verilog HDL assignment warning at id.v(84): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575625259 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 id.v(85) " "Verilog HDL assignment warning at id.v(85): truncated value with size 32 to match size of target (1)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575625259 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 id.v(86) " "Verilog HDL assignment warning at id.v(86): truncated value with size 32 to match size of target (5)" {  } { { "id.v" "" { Text "E:/Project/Verilog/computer/id.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593575625259 "|computer|cpu:cpu_instance|ID:id_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers cpu:cpu_instance\|ID:id_stage\|registers:registers_instance " "Elaborating entity \"registers\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|registers:registers_instance\"" {  } { { "id.v" "registers_instance" { Text "E:/Project/Verilog/computer/id.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cpu:cpu_instance\|ID:id_stage\|cu:cu_instance " "Elaborating entity \"cu\" for hierarchy \"cpu:cpu_instance\|ID:id_stage\|cu:cu_instance\"" {  } { { "id.v" "cu_instance" { Text "E:/Project/Verilog/computer/id.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX cpu:cpu_instance\|EX:ex_stage " "Elaborating entity \"EX\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\"" {  } { { "cpu.v" "ex_stage" { Text "E:/Project/Verilog/computer/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu_instance\|EX:ex_stage\|alu:alu_instance\"" {  } { { "ex.v" "alu_instance" { Text "E:/Project/Verilog/computer/ex.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625283 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(25) " "Verilog HDL Always Construct warning at alu.v(25): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1593575625284 "|computer|cpu:cpu_instance|EX:ex_stage|alu:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM cpu:cpu_instance\|MEM:mem_stage " "Elaborating entity \"MEM\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\"" {  } { { "cpu.v" "mem_stage" { Text "E:/Project/Verilog/computer/cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance " "Elaborating entity \"data_memory\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\"" {  } { { "mem.v" "data_memory_instance" { Text "E:/Project/Verilog/computer/mem.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance " "Elaborating entity \"io\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|io:io_instance\"" {  } { { "data_memory.v" "io_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625289 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_data io.v(4) " "Output port \"output_data\" at io.v(4) has no driver" {  } { { "io.v" "" { Text "E:/Project/Verilog/computer/io.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1593575625290 "|computer|cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|io:io_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance " "Elaborating entity \"ram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\"" {  } { { "data_memory.v" "ram_instance" { Text "E:/Project/Verilog/computer/data_memory.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575625299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625299 ""}  } { { "ram.v" "" { Text "E:/Project/Verilog/computer/ram.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593575625299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oee1 " "Found entity 1: altsyncram_oee1" {  } { { "db/altsyncram_oee1.tdf" "" { Text "E:/Project/Verilog/computer/db/altsyncram_oee1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593575625349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593575625349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oee1 cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated " "Elaborating entity \"altsyncram_oee1\" for hierarchy \"cpu:cpu_instance\|MEM:mem_stage\|data_memory:data_memory_instance\|ram:ram_instance\|altsyncram:altsyncram_component\|altsyncram_oee1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB cpu:cpu_instance\|WB:wb_stage " "Elaborating entity \"WB\" for hierarchy \"cpu:cpu_instance\|WB:wb_stage\"" {  } { { "cpu.v" "wb_stage" { Text "E:/Project/Verilog/computer/cpu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593575625354 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1593575627103 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cpu.v" "" { Text "E:/Project/Verilog/computer/cpu.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1593575627171 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1593575627171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1593575630206 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575630206 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4161 " "Implemented 4161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1593575630415 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1593575630415 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4031 " "Implemented 4031 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1593575630415 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1593575630415 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1593575630415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575630434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:53:50 2020 " "Processing ended: Wed Jul 01 11:53:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575630434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575630434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575630434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593575630434 ""}
