# Reading pref.tcl
# do contador_restador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/julio/OneDrive/Documentos/GitHub/gvega_digital_design_lab_2024/Laboratorio1/Problema3 {C:/Users/julio/OneDrive/Documentos/GitHub/gvega_digital_design_lab_2024/Laboratorio1/Problema3/contador_restador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:35:37 on Aug 08,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/julio/OneDrive/Documentos/GitHub/gvega_digital_design_lab_2024/Laboratorio1/Problema3" C:/Users/julio/OneDrive/Documentos/GitHub/gvega_digital_design_lab_2024/Laboratorio1/Problema3/contador_restador.sv 
# -- Compiling module contador_restador
# -- Compiling module counter
# 
# Top level modules:
# 	contador_restador
# 	counter
# End time: 18:35:37 on Aug 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/julio/OneDrive/Documentos/GitHub/gvega_digital_design_lab_2024/Laboratorio1/Problema3 {C:/Users/julio/OneDrive/Documentos/GitHub/gvega_digital_design_lab_2024/Laboratorio1/Problema3/contador_restador_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:35:37 on Aug 08,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/julio/OneDrive/Documentos/GitHub/gvega_digital_design_lab_2024/Laboratorio1/Problema3" C:/Users/julio/OneDrive/Documentos/GitHub/gvega_digital_design_lab_2024/Laboratorio1/Problema3/contador_restador_tb.sv 
# -- Compiling module contador_restador_tb
# 
# Top level modules:
# 	contador_restador_tb
# End time: 18:35:38 on Aug 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  contador_restador_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" contador_restador_tb 
# Start time: 18:35:38 on Aug 08,2024
# Loading sv_std.std
# Loading work.contador_restador_tb
# Loading work.contador_restador
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /contador_restador_tb/dut File: C:/Users/julio/OneDrive/Documentos/GitHub/gvega_digital_design_lab_2024/Laboratorio1/Problema3/contador_restador_tb.sv Line: 13
# ** Warning: (vsim-3722) C:/Users/julio/OneDrive/Documentos/GitHub/gvega_digital_design_lab_2024/Laboratorio1/Problema3/contador_restador_tb.sv(13): [TFMPC] - Missing connection for port 'digit0'.
# ** Warning: (vsim-3722) C:/Users/julio/OneDrive/Documentos/GitHub/gvega_digital_design_lab_2024/Laboratorio1/Problema3/contador_restador_tb.sv(13): [TFMPC] - Missing connection for port 'digit1'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# TestBench para 2 bits
# Time: 0 | reset: 1 | run: 0 | a:  3 | z:  3
# Time: 10 | reset: 0 | run: 0 | a:  3 | z:  3
# Time: 20 | reset: 0 | run: 1 | a:  3 | z:  3
# Time: 25 | reset: 0 | run: 1 | a:  3 | z:  2
# Time: 35 | reset: 0 | run: 1 | a:  3 | z:  1
# Time: 45 | reset: 0 | run: 1 | a:  3 | z:  0
# TestBench para 4 bits
# Time: 70 | reset: 1 | run: 0 | a: 15 | z: 15
# Time: 80 | reset: 0 | run: 0 | a: 15 | z: 15
# Time: 90 | reset: 0 | run: 1 | a: 15 | z: 15
# Time: 95 | reset: 0 | run: 1 | a: 15 | z: 14
# Time: 105 | reset: 0 | run: 1 | a: 15 | z: 13
# Time: 115 | reset: 0 | run: 1 | a: 15 | z: 12
# Time: 125 | reset: 0 | run: 1 | a: 15 | z: 11
# Time: 135 | reset: 0 | run: 1 | a: 15 | z: 10
# Time: 145 | reset: 0 | run: 1 | a: 15 | z:  9
# Time: 155 | reset: 0 | run: 1 | a: 15 | z:  8
# Time: 165 | reset: 0 | run: 1 | a: 15 | z:  7
# Time: 175 | reset: 0 | run: 1 | a: 15 | z:  6
# Time: 185 | reset: 0 | run: 1 | a: 15 | z:  5
# ** Warning: (vsim-PLI-8496) $fatal : Argument number 1 is invalid. Expecting 0, 1, or 2. Using default value of 1
#    Time: 190 ps  Iteration: 0  Process: /contador_restador_tb/#INITIAL#28(#ublk#94687682#28) File: C:/Users/julio/OneDrive/Documentos/GitHub/gvega_digital_design_lab_2024/Laboratorio1/Problema3/contador_restador_tb.sv Line: 49
# ** Fatal: Error: z no se decrementa correctamente para 4 bits
#    Time: 190 ps  Scope: contador_restador_tb File: C:/Users/julio/OneDrive/Documentos/GitHub/gvega_digital_design_lab_2024/Laboratorio1/Problema3/contador_restador_tb.sv Line: 49
# ** Note: $finish    : C:/Users/julio/OneDrive/Documentos/GitHub/gvega_digital_design_lab_2024/Laboratorio1/Problema3/contador_restador_tb.sv(49)
#    Time: 190 ps  Iteration: 0  Instance: /contador_restador_tb
# 1
# Break in Module contador_restador_tb at C:/Users/julio/OneDrive/Documentos/GitHub/gvega_digital_design_lab_2024/Laboratorio1/Problema3/contador_restador_tb.sv line 49
run 10
# TestBench para 6 bits
# Time: 190 | reset: 1 | run: 0 | a: 63 | z: 63
run 20
# Time: 200 | reset: 0 | run: 0 | a: 63 | z: 63
# Time: 210 | reset: 0 | run: 1 | a: 63 | z: 63
# Time: 215 | reset: 0 | run: 1 | a: 63 | z: 62
run 10
# Time: 225 | reset: 0 | run: 1 | a: 63 | z: 61
run 15
# Time: 235 | reset: 0 | run: 1 | a: 63 | z: 60
run 15
# Time: 245 | reset: 0 | run: 1 | a: 63 | z: 59
# Time: 255 | reset: 0 | run: 1 | a: 63 | z: 58
# End time: 18:43:03 on Aug 08,2024, Elapsed time: 0:07:25
# Errors: 1, Warnings: 4
