Analysis & Synthesis report for master_example
Tue Apr 26 03:45:22 2016
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Apr 26 03:45:22 2016           ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                      ; master_example                              ;
; Top-level Entity Name              ; master_example                              ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; master_example     ; master_example     ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Tue Apr 26 03:45:18 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off master_example -c master_example
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Warning (12019): Can't analyze file -- file vga_example.sv is missing
Warning (12019): Can't analyze file -- file custom_vga.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v
    Info (12023): Found entity 1: amm_master_qsys_with_pcie
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux
Info (12021): Found 7 design units, including 7 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full_13_1
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 6 design units, including 6 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
    Info (12023): Found entity 2: altera_merlin_burst_adapter_full_new
    Info (12023): Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new
    Info (12023): Found entity 4: top_wrap_and_default_conveters
    Info (12023): Found entity 5: top_wrap_incr_and_default_conveters
    Info (12023): Found entity 6: top_incr_and_default_conveters
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_router_001_default_decode
    Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_2_router_001
Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_router_default_decode
    Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_2_router
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux
Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_router_001_default_decode
    Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_1_router_001
Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_router_default_decode
    Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_1_router
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_003.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_003
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_005.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_005
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux
Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_008_default_decode
    Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_008
Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_007_default_decode
    Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_007
Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_006_default_decode
    Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_006
Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_003
Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_vga_controller_0.v
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_video_vga_controller_0
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_rgb_resampler_0.v
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_video_rgb_resampler_0
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_video_pixel_buffer_dma_0
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_video_dual_clock_buffer_0
Info (12021): Found 16 design units, including 16 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v
    Info (12023): Found entity 1: control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma
    Info (12023): Found entity 2: descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo
    Info (12023): Found entity 3: descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma
    Info (12023): Found entity 4: descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma
    Info (12023): Found entity 5: amm_master_qsys_with_pcie_sgdma_chain
    Info (12023): Found entity 6: amm_master_qsys_with_pcie_sgdma_command_grabber
    Info (12023): Found entity 7: amm_master_qsys_with_pcie_sgdma_m_read
    Info (12023): Found entity 8: amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo
    Info (12023): Found entity 9: amm_master_qsys_with_pcie_sgdma_m_readfifo
    Info (12023): Found entity 10: amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo
    Info (12023): Found entity 11: amm_master_qsys_with_pcie_sgdma_m_writefifo
    Info (12023): Found entity 12: amm_master_qsys_with_pcie_sgdma_m_write
    Info (12023): Found entity 13: amm_master_qsys_with_pcie_sgdma_command_fifo
    Info (12023): Found entity 14: amm_master_qsys_with_pcie_sgdma_desc_address_fifo
    Info (12023): Found entity 15: amm_master_qsys_with_pcie_sgdma_status_token_fifo
    Info (12023): Found entity 16: amm_master_qsys_with_pcie_sgdma
Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_sdram_input_efifo_module
    Info (12023): Found entity 2: amm_master_qsys_with_pcie_sdram
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_pcie_ip
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v
    Info (12023): Found entity 1: altpcie_pipe_interface
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v
    Info (12023): Found entity 1: altpcie_pcie_reconfig_bridge
Warning (10885): Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute "ALTERA_ATTRIBUTE" with value ""SUPPRESS_DA_RULE_INTERNAL=R102"" has no object and is ignored
Warning (10885): Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute "ALTERA_ATTRIBUTE" with value ""SUPPRESS_DA_RULE_INTERNAL=R102"" has no object and is ignored
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v
    Info (12023): Found entity 1: altera_pcie_hard_ip_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v
    Info (12023): Found entity 1: altpcie_rs_serdes
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v
    Info (12023): Found entity 1: altpcie_pll_100_250
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v
    Info (12023): Found entity 1: altpcie_pll_125_250
Info (12021): Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8
    Info (12023): Found entity 2: amm_master_qsys_with_pcie_pcie_ip_altgx_internal
Info (12021): Found 4 design units, including 4 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v
    Info (12023): Found entity 1: altpcie_hip_pipen1b_qsys
    Info (12023): Found entity 2: alt4gxb_reset_controller
    Info (12023): Found entity 3: altpcie_txcred_patch
    Info (12023): Found entity 4: altpcie_tl_cfg_pipe
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v
    Info (12023): Found entity 1: altpciexpav_stif_a2p_addrtrans
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v
    Info (12023): Found entity 1: altpciexpav_stif_a2p_fixtrans
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v
    Info (12023): Found entity 1: altpciexpav_stif_a2p_vartrans
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v
    Info (12023): Found entity 1: altpciexpav_stif_app
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v
    Info (12023): Found entity 1: altpciexpav_stif_control_register
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v
    Info (12023): Found entity 1: altpciexpav_stif_cfg_status
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v
    Info (12023): Found entity 1: altpciexpav_stif_cr_avalon
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v
    Info (12023): Found entity 1: altpciexpav_stif_cr_interrupt
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v
    Info (12023): Found entity 1: altpciexpav_stif_cr_mailbox
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v
    Info (12023): Found entity 1: altpciexpav_stif_p2a_addrtrans
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v
    Info (12023): Found entity 1: altpciexpav_stif_reg_fifo
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v
    Info (12023): Found entity 1: altpciexpav_stif_rx
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_rx_cntrl
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v
    Info (12023): Found entity 1: altpciexpav_stif_rx_resp
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v
    Info (12023): Found entity 1: altpciexpav_stif_tx
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_tx_cntrl
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_txavl_cntrl
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_txresp_cntrl
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v
    Info (12023): Found entity 1: altpciexpav_clksync
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v
    Info (12023): Found entity 1: altpciexpav_lite_app
Info (12021): Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv
    Info (12023): Found entity 1: custom_master_slave
Info (12021): Found 4 design units, including 4 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v
    Info (12023): Found entity 1: amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c
    Info (12023): Found entity 2: amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6
    Info (12023): Found entity 3: amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2
    Info (12023): Found entity 4: amm_master_qsys_with_pcie_altpll_qsys
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegrid/a/mg151/ece337/Lab4/source/custom_master_slave.sv
    Info (12023): Found entity 1: custom_master_slave
Error (10228): Verilog HDL error at custom_master_slave.sv(3): module "custom_master_slave" cannot be declared more than once File: /home/ecegrid/a/mg151/PROJECT/Julia/VGA/demo_master_slave/custom_master_slave.sv Line: 3
Info (10499): HDL info at custom_master_slave.sv(3): see declaration for object "custom_master_slave"
Info (12021): Found 0 design units, including 0 entities, in source file custom_master_slave.sv
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 4 warnings
    Error: Peak virtual memory: 876 megabytes
    Error: Processing ended: Tue Apr 26 03:45:22 2016
    Error: Elapsed time: 00:00:04
    Error: Total CPU time (on all processors): 00:00:02


