# Team 1 (RISCy Business) âœ¨

> [Project Brief Repo](https://github.com/EIE2-IAC-Labs/Project_Brief)

## Table for Individual Contributions

| module | James Donald | Jacob Peake | Jacob Lucas Alexandrou | Derin Ak |
| --- | --- | --- | --- | --- |
| ALU.sv |  | * |  |  |
| ALUDecoder.sv |  |  |  |  |
| ControlUnit.sv |  |  |  |  |
| ControlUnitDecoder.sv |  | x |  |  |
| DataMem.sv |  | * | * |  |
| InstructionMem.sv |  |  |  |  |
| PC_Next.sv |  |  |  |  |
| PC_Register.sv |  |  |  |  |
| RegFile.sv |  | * |  |  |
| SignExtend.sv |  |  |  |  |
| CPU.sv |  | * |  |  |
| cpu_tbb.cpp |  |  |  |  |
| testbench |  |  |  |  |
| program |  |  |  |  |
| pipelining |  |  |  |  |
| cache |  | * |  |  |
| testing |  |  |  |  |

* Principle Contributor

x Also Helped


