<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32_ADC_DAC_PWM_UART: Объединение SCTLR_Type</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32_ADC_DAC_PWM_UART
   &#160;<span id="projectnumber">1.02</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Создано системой Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Поиск');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Поиск');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Поля данных</a>  </div>
  <div class="headertitle">
<div class="title">Объединение SCTLR_Type</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="core__ca_8h_source.html">core_ca.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Поля данных</h2></td></tr>
<tr class="memitem:a9138b096d480b086083d5f64ea886c70"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ab938d107530771687dc6e478ca1cea10"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#ab938d107530771687dc6e478ca1cea10">M</a>:1</td></tr>
<tr class="memdesc:ab938d107530771687dc6e478ca1cea10"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 0 MMU enable  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#ab938d107530771687dc6e478ca1cea10">Подробнее...</a><br /></td></tr>
<tr class="separator:ab938d107530771687dc6e478ca1cea10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a055180a06f02213937971e350d24232f"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#a055180a06f02213937971e350d24232f">A</a>:1</td></tr>
<tr class="memdesc:a055180a06f02213937971e350d24232f"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 1 Alignment check enable  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#a055180a06f02213937971e350d24232f">Подробнее...</a><br /></td></tr>
<tr class="separator:a055180a06f02213937971e350d24232f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#a7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1</td></tr>
<tr class="memdesc:a7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 2 Cache enable  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#a7a1caf92f32fe9ebd8d1fe89b06c7776">Подробнее...</a><br /></td></tr>
<tr class="separator:a7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20c14941e28b508989aa0616e7da359d"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#a20c14941e28b508989aa0616e7da359d">CP15BEN</a>:1</td></tr>
<tr class="memdesc:a20c14941e28b508989aa0616e7da359d"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 5 CP15 barrier enable  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#a20c14941e28b508989aa0616e7da359d">Подробнее...</a><br /></td></tr>
<tr class="separator:a20c14941e28b508989aa0616e7da359d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6254fd9c7aeecc526904d21b26168fdb"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#a6254fd9c7aeecc526904d21b26168fdb">B</a>:1</td></tr>
<tr class="memdesc:a6254fd9c7aeecc526904d21b26168fdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 7 Endianness model  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#a6254fd9c7aeecc526904d21b26168fdb">Подробнее...</a><br /></td></tr>
<tr class="separator:a6254fd9c7aeecc526904d21b26168fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f5eddd4e53bb8b31f1b363a4af6da89"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#a7f5eddd4e53bb8b31f1b363a4af6da89">SW</a>:1</td></tr>
<tr class="memdesc:a7f5eddd4e53bb8b31f1b363a4af6da89"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 10 SWP and SWPB enable  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#a7f5eddd4e53bb8b31f1b363a4af6da89">Подробнее...</a><br /></td></tr>
<tr class="separator:a7f5eddd4e53bb8b31f1b363a4af6da89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae954cbd9986cd64625d7fa00943c8e"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#a5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1</td></tr>
<tr class="memdesc:a5ae954cbd9986cd64625d7fa00943c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 11 Branch prediction enable  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#a5ae954cbd9986cd64625d7fa00943c8e">Подробнее...</a><br /></td></tr>
<tr class="separator:a5ae954cbd9986cd64625d7fa00943c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9521189df41a29b4ae85fcd605d30c"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#a4c9521189df41a29b4ae85fcd605d30c">I</a>:1</td></tr>
<tr class="memdesc:a4c9521189df41a29b4ae85fcd605d30c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 12 Instruction cache enable  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#a4c9521189df41a29b4ae85fcd605d30c">Подробнее...</a><br /></td></tr>
<tr class="separator:a4c9521189df41a29b4ae85fcd605d30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd4a2b64faee91e4a9eef300667fa222"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#acd4a2b64faee91e4a9eef300667fa222">V</a>:1</td></tr>
<tr class="memdesc:acd4a2b64faee91e4a9eef300667fa222"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 13 Vectors bit  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#acd4a2b64faee91e4a9eef300667fa222">Подробнее...</a><br /></td></tr>
<tr class="separator:acd4a2b64faee91e4a9eef300667fa222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb85be17853f5487474ca373923240f7"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#abb85be17853f5487474ca373923240f7">RR</a>:1</td></tr>
<tr class="memdesc:abb85be17853f5487474ca373923240f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 14 Round Robin select  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#abb85be17853f5487474ca373923240f7">Подробнее...</a><br /></td></tr>
<tr class="separator:abb85be17853f5487474ca373923240f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd05a44bd04f3fe2cafc8d969448493a"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#acd05a44bd04f3fe2cafc8d969448493a">HA</a>:1</td></tr>
<tr class="memdesc:acd05a44bd04f3fe2cafc8d969448493a"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 17 Hardware Access flag enable  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#acd05a44bd04f3fe2cafc8d969448493a">Подробнее...</a><br /></td></tr>
<tr class="separator:acd05a44bd04f3fe2cafc8d969448493a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa27b6ff641427c1b03f375f71bca5138"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#aa27b6ff641427c1b03f375f71bca5138">WXN</a>:1</td></tr>
<tr class="memdesc:aa27b6ff641427c1b03f375f71bca5138"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 19 Write permission implies XN  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#aa27b6ff641427c1b03f375f71bca5138">Подробнее...</a><br /></td></tr>
<tr class="separator:aa27b6ff641427c1b03f375f71bca5138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b2e73ce67b6ab892ddc63c1ff32aee"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#ad2b2e73ce67b6ab892ddc63c1ff32aee">UWXN</a>:1</td></tr>
<tr class="memdesc:ad2b2e73ce67b6ab892ddc63c1ff32aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 20 Unprivileged write permission implies PL1 XN  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#ad2b2e73ce67b6ab892ddc63c1ff32aee">Подробнее...</a><br /></td></tr>
<tr class="separator:ad2b2e73ce67b6ab892ddc63c1ff32aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1444305e07ef55a5f4b93ed8632fdfa7"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#a1444305e07ef55a5f4b93ed8632fdfa7">FI</a>:1</td></tr>
<tr class="memdesc:a1444305e07ef55a5f4b93ed8632fdfa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 21 Fast interrupts configuration enable  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#a1444305e07ef55a5f4b93ed8632fdfa7">Подробнее...</a><br /></td></tr>
<tr class="separator:a1444305e07ef55a5f4b93ed8632fdfa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa12d7d1d2c95315549032b6e19db5d03"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#aa12d7d1d2c95315549032b6e19db5d03">U</a>:1</td></tr>
<tr class="memdesc:aa12d7d1d2c95315549032b6e19db5d03"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 22 Alignment model  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#aa12d7d1d2c95315549032b6e19db5d03">Подробнее...</a><br /></td></tr>
<tr class="separator:aa12d7d1d2c95315549032b6e19db5d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae468946ce7e647a2eae3be7f7d4bca18"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#ae468946ce7e647a2eae3be7f7d4bca18">VE</a>:1</td></tr>
<tr class="memdesc:ae468946ce7e647a2eae3be7f7d4bca18"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 24 Interrupt Vectors Enable  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#ae468946ce7e647a2eae3be7f7d4bca18">Подробнее...</a><br /></td></tr>
<tr class="separator:ae468946ce7e647a2eae3be7f7d4bca18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a098aab6ba5a545770fefc2a6c6705429"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#a098aab6ba5a545770fefc2a6c6705429">EE</a>:1</td></tr>
<tr class="memdesc:a098aab6ba5a545770fefc2a6c6705429"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 25 Exception Endianness  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#a098aab6ba5a545770fefc2a6c6705429">Подробнее...</a><br /></td></tr>
<tr class="separator:a098aab6ba5a545770fefc2a6c6705429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef103a9721cc848a7294ba57a18c468d"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#aef103a9721cc848a7294ba57a18c468d">NMFI</a>:1</td></tr>
<tr class="memdesc:aef103a9721cc848a7294ba57a18c468d"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 27 Non-maskable FIQ (NMFI) support  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#aef103a9721cc848a7294ba57a18c468d">Подробнее...</a><br /></td></tr>
<tr class="separator:aef103a9721cc848a7294ba57a18c468d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca87e3b5620ef9b50f0519f7037ee34"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#aaca87e3b5620ef9b50f0519f7037ee34">TRE</a>:1</td></tr>
<tr class="memdesc:aaca87e3b5620ef9b50f0519f7037ee34"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 28 TEX remap enable.  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#aaca87e3b5620ef9b50f0519f7037ee34">Подробнее...</a><br /></td></tr>
<tr class="separator:aaca87e3b5620ef9b50f0519f7037ee34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2af9418043e806db34f128b69a491d01"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#a2af9418043e806db34f128b69a491d01">AFE</a>:1</td></tr>
<tr class="memdesc:a2af9418043e806db34f128b69a491d01"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 29 Access flag enable  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#a2af9418043e806db34f128b69a491d01">Подробнее...</a><br /></td></tr>
<tr class="separator:a2af9418043e806db34f128b69a491d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb5f1e76a6c473e515a5e14f3b9c17d3"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_s_c_t_l_r___type.html#abb5f1e76a6c473e515a5e14f3b9c17d3">TE</a>:1</td></tr>
<tr class="memdesc:abb5f1e76a6c473e515a5e14f3b9c17d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 30 Thumb Exception enable  <a href="struct_s_c_t_l_r___type_1_1_0d55.html#abb5f1e76a6c473e515a5e14f3b9c17d3">Подробнее...</a><br /></td></tr>
<tr class="separator:abb5f1e76a6c473e515a5e14f3b9c17d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9138b096d480b086083d5f64ea886c70"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_s_c_t_l_r___type.html#a9138b096d480b086083d5f64ea886c70">b</a></td></tr>
<tr class="memdesc:a9138b096d480b086083d5f64ea886c70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure used for bit access.  <a href="union_s_c_t_l_r___type.html#a9138b096d480b086083d5f64ea886c70">Подробнее...</a><br /></td></tr>
<tr class="separator:a9138b096d480b086083d5f64ea886c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0fb62e7a08e70fc5e0a76b67809f84b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_s_c_t_l_r___type.html#ad0fb62e7a08e70fc5e0a76b67809f84b">w</a></td></tr>
<tr class="memdesc:ad0fb62e7a08e70fc5e0a76b67809f84b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type used for word access.  <a href="union_s_c_t_l_r___type.html#ad0fb62e7a08e70fc5e0a76b67809f84b">Подробнее...</a><br /></td></tr>
<tr class="separator:ad0fb62e7a08e70fc5e0a76b67809f84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Поля</h2>
<a id="a055180a06f02213937971e350d24232f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a055180a06f02213937971e350d24232f">&#9670;&nbsp;</a></span>A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 1 Alignment check enable </p>

</div>
</div>
<a id="a2af9418043e806db34f128b69a491d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2af9418043e806db34f128b69a491d01">&#9670;&nbsp;</a></span>AFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t AFE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 29 Access flag enable </p>

</div>
</div>
<a id="a6254fd9c7aeecc526904d21b26168fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6254fd9c7aeecc526904d21b26168fdb">&#9670;&nbsp;</a></span>B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 7 Endianness model </p>

</div>
</div>
<a id="a9138b096d480b086083d5f64ea886c70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9138b096d480b086083d5f64ea886c70">&#9670;&nbsp;</a></span>b</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  b</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Structure used for bit access. </p>

</div>
</div>
<a id="a7a1caf92f32fe9ebd8d1fe89b06c7776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a1caf92f32fe9ebd8d1fe89b06c7776">&#9670;&nbsp;</a></span>C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 2 Cache enable </p>

</div>
</div>
<a id="a20c14941e28b508989aa0616e7da359d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20c14941e28b508989aa0616e7da359d">&#9670;&nbsp;</a></span>CP15BEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CP15BEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 5 CP15 barrier enable </p>

</div>
</div>
<a id="a098aab6ba5a545770fefc2a6c6705429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a098aab6ba5a545770fefc2a6c6705429">&#9670;&nbsp;</a></span>EE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 25 Exception Endianness </p>

</div>
</div>
<a id="a1444305e07ef55a5f4b93ed8632fdfa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1444305e07ef55a5f4b93ed8632fdfa7">&#9670;&nbsp;</a></span>FI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 21 Fast interrupts configuration enable </p>

</div>
</div>
<a id="acd05a44bd04f3fe2cafc8d969448493a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd05a44bd04f3fe2cafc8d969448493a">&#9670;&nbsp;</a></span>HA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t HA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 17 Hardware Access flag enable </p>

</div>
</div>
<a id="a4c9521189df41a29b4ae85fcd605d30c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9521189df41a29b4ae85fcd605d30c">&#9670;&nbsp;</a></span>I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t I</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 12 Instruction cache enable </p>

</div>
</div>
<a id="ab938d107530771687dc6e478ca1cea10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab938d107530771687dc6e478ca1cea10">&#9670;&nbsp;</a></span>M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t M</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 0 MMU enable </p>

</div>
</div>
<a id="aef103a9721cc848a7294ba57a18c468d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef103a9721cc848a7294ba57a18c468d">&#9670;&nbsp;</a></span>NMFI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NMFI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 27 Non-maskable FIQ (NMFI) support </p>

</div>
</div>
<a id="abb85be17853f5487474ca373923240f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb85be17853f5487474ca373923240f7">&#9670;&nbsp;</a></span>RR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 14 Round Robin select </p>

</div>
</div>
<a id="a7f5eddd4e53bb8b31f1b363a4af6da89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f5eddd4e53bb8b31f1b363a4af6da89">&#9670;&nbsp;</a></span>SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SW</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 10 SWP and SWPB enable </p>

</div>
</div>
<a id="abb5f1e76a6c473e515a5e14f3b9c17d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb5f1e76a6c473e515a5e14f3b9c17d3">&#9670;&nbsp;</a></span>TE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 30 Thumb Exception enable </p>

</div>
</div>
<a id="aaca87e3b5620ef9b50f0519f7037ee34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaca87e3b5620ef9b50f0519f7037ee34">&#9670;&nbsp;</a></span>TRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TRE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 28 TEX remap enable. </p>

</div>
</div>
<a id="aa12d7d1d2c95315549032b6e19db5d03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa12d7d1d2c95315549032b6e19db5d03">&#9670;&nbsp;</a></span>U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 22 Alignment model </p>

</div>
</div>
<a id="ad2b2e73ce67b6ab892ddc63c1ff32aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2b2e73ce67b6ab892ddc63c1ff32aee">&#9670;&nbsp;</a></span>UWXN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t UWXN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 20 Unprivileged write permission implies PL1 XN </p>

</div>
</div>
<a id="acd4a2b64faee91e4a9eef300667fa222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd4a2b64faee91e4a9eef300667fa222">&#9670;&nbsp;</a></span>V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t V</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 13 Vectors bit </p>

</div>
</div>
<a id="ae468946ce7e647a2eae3be7f7d4bca18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae468946ce7e647a2eae3be7f7d4bca18">&#9670;&nbsp;</a></span>VE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t VE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 24 Interrupt Vectors Enable </p>

</div>
</div>
<a id="ad0fb62e7a08e70fc5e0a76b67809f84b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0fb62e7a08e70fc5e0a76b67809f84b">&#9670;&nbsp;</a></span>w</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t w</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Type used for word access. </p>

</div>
</div>
<a id="aa27b6ff641427c1b03f375f71bca5138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa27b6ff641427c1b03f375f71bca5138">&#9670;&nbsp;</a></span>WXN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t WXN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 19 Write permission implies XN </p>

</div>
</div>
<a id="a5ae954cbd9986cd64625d7fa00943c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ae954cbd9986cd64625d7fa00943c8e">&#9670;&nbsp;</a></span>Z</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Z</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 11 Branch prediction enable </p>

</div>
</div>
<hr/>Объявления и описания членов объединения находятся в файле:<ul>
<li>Drivers/CMSIS/Core_A/Include/<a class="el" href="core__ca_8h_source.html">core_ca.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Создано системой &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
