#define HDMIRX_DDC_BASE 0x3e00
#define REG_0000_DDC (HDMIRX_DDC_BASE +0x00)//0x3e_00h
    #define REG_0000_DDC_REG_D2B_WBUF_RPORT_A0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0000_DDC_REG_D2B_RBUF_WPORT_A0 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0008_DDC (HDMIRX_DDC_BASE +0x04)//0x3e_02h
    #define REG_0008_DDC_REG_D2B_WBUF_RPORT_D0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0008_DDC_REG_D2B_RBUF_WPORT_D0 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_000C_DDC (HDMIRX_DDC_BASE +0x06)//0x3e_03h
    #define REG_000C_DDC_REG_D2B_WBUF_RPORT_D1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_000C_DDC_REG_D2B_RBUF_WPORT_D1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0010_DDC (HDMIRX_DDC_BASE +0x08)//0x3e_04h
    #define REG_0010_DDC_REG_RESVD_008H_20 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0010_DDC_REG_D2B_RBUF_WPORT_PULSE_D3 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0010_DDC_REG_D2B_RBUF_WPORT_PULSE_D2 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0010_DDC_REG_D2B_RBUF_WPORT_PULSE_D1 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0010_DDC_REG_D2B_RBUF_WPORT_PULSE_D0 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0010_DDC_RESERVED Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0010_DDC_REG_D2B_RBUF_WPORT_PULSE_A0 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0010_DDC_REG_EN_HOLD_CLK Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0010_DDC_REG_EN_NO_ACK Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0010_DDC_RESERVED2 Fld(6,10,AC_MSKB1)//[15:10]
#define REG_0014_DDC (HDMIRX_DDC_BASE +0x0a)//0x3e_05h
    #define REG_0014_DDC_REG_D2B_ID_A0 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0018_DDC (HDMIRX_DDC_BASE +0x0c)//0x3e_06h
    #define REG_0018_DDC_REG_D2B_ID_D0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0018_DDC_REG_D2B_ID_D1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_001C_DDC (HDMIRX_DDC_BASE +0x0e)//0x3e_07h
    #define REG_001C_DDC_REG_C_LAT_SRAM_DATA_A0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_001C_DDC_REG_C_LAT_SRAM_DATA_D0 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0020_DDC (HDMIRX_DDC_BASE +0x10)//0x3e_08h
    #define REG_0020_DDC_REG_D2B_INT_FINAL_STATUS_A0 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0020_DDC_REG_NEW_START_FLAG_A0 Fld(1,7,AC_MSKB0)//[7:7]
#define REG_0024_DDC (HDMIRX_DDC_BASE +0x12)//0x3e_09h
    #define REG_0024_DDC_REG_D2B_INT_FINAL_STATUS_D0 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0024_DDC_REG_NEW_START_FLAG_D0 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0024_DDC_REG_D2B_INT_FINAL_STATUS_D1 Fld(7,8,AC_MSKB1)//[14:8]
    #define REG_0024_DDC_REG_NEW_START_FLAG_D1 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0028_DDC (HDMIRX_DDC_BASE +0x14)//0x3e_0ah
    #define REG_0028_DDC_REG_D2B_INT_MASK_A0 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_002C_DDC (HDMIRX_DDC_BASE +0x16)//0x3e_0bh
    #define REG_002C_DDC_REG_D2B_INT_MASK_D0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_002C_DDC_REG_D2B_INT_MASK_D1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0030_DDC (HDMIRX_DDC_BASE +0x18)//0x3e_0ch
    #define REG_0030_DDC_REG_D2B_INT_FORCE_A0 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0034_DDC (HDMIRX_DDC_BASE +0x1a)//0x3e_0dh
    #define REG_0034_DDC_REG_D2B_INT_FORCE_D0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0034_DDC_REG_D2B_INT_FORCE_D1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0038_DDC (HDMIRX_DDC_BASE +0x1c)//0x3e_0eh
    #define REG_0038_DDC_REG_D2B_INT_CLR_A0 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0038_DDC_REG_NEW_START_CLR_A0 Fld(1,7,AC_MSKB0)//[7:7]
#define REG_003C_DDC (HDMIRX_DDC_BASE +0x1e)//0x3e_0fh
    #define REG_003C_DDC_REG_D2B_INT_CLR_D0 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_003C_DDC_REG_NEW_START_CLR_D0 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_003C_DDC_REG_D2B_INT_CLR_D1 Fld(7,8,AC_MSKB1)//[14:8]
    #define REG_003C_DDC_REG_NEW_START_CLR_D1 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0040_DDC (HDMIRX_DDC_BASE +0x20)//0x3e_10h
    #define REG_0040_DDC_REG_DDC_ALL_PORT_INT_STS Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0040_DDC_REG_DDC_FSM_STS_SEL Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0040_DDC_REG_DDC_FSM_STS Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0044_DDC (HDMIRX_DDC_BASE +0x22)//0x3e_11h
    #define REG_0044_DDC_REG_DDC_TESTBUS_SEL Fld(5,0,AC_MSKB0)//[4:0]
#define REG_0084_DDC (HDMIRX_DDC_BASE +0x42)//0x3e_21h
    #define REG_0084_DDC_REG_D1_CLR_DIRTY Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0084_DDC_REG_A0_CLR_DIRTY Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0084_DDC_REG_D0_CLR_DIRTY Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0084_DDC_REG_D0_EN_READ Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0084_DDC_REG_CPURRQ_ST_0_A0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0084_DDC_REG_EN_WDATA_CLK_A0 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0084_DDC_REG_CPURRQ_ST_0_D0 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0084_DDC_REG_EN_WDATA_CLK_D0 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0088_DDC (HDMIRX_DDC_BASE +0x44)//0x3e_22h
    #define REG_0088_DDC_REG_D0_DIRTY_BIT Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0088_DDC_REG_D0_LAST_RW Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0088_DDC_REG_D0_DDC_BUSY Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0088_DDC_REG_RESVD_045H_11 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0088_DDC_REG_RESVD_045H_12 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0088_DDC_REG_D0_DDCW_PROTECT Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0088_DDC_REG_DDC_SRAM_BIST_FAIL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0088_DDC_REG_D0_DDC_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_008C_DDC (HDMIRX_DDC_BASE +0x46)//0x3e_23h
    #define REG_008C_DDC_REG_D0_LAST_ADR Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_008C_DDC_REG_D0_CPU_ADR Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0090_DDC (HDMIRX_DDC_BASE +0x48)//0x3e_24h
    #define REG_0090_DDC_REG_D0_CPU_WDATA Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0090_DDC_REG_A0_DIRTY_BIT Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0090_DDC_REG_A0_LAST_RW Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0090_DDC_REG_A0_DDC_BUSY Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0090_DDC_REG_SLEW_SEL Fld(2,11,AC_MSKB1)//[12:11]
    #define REG_0090_DDC_REG_A0_DDCW_PROTECT Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0090_DDC_REG_A0_DDC_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0094_DDC (HDMIRX_DDC_BASE +0x4a)//0x3e_25h
    #define REG_0094_DDC_REG_A0_LAST_ADR Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0094_DDC_REG_CHK_START Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0094_DDC_REG_A0_CPU_ADR Fld(7,8,AC_MSKB1)//[14:8]
    #define REG_0094_DDC_REG_A0_EN_READ Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0098_DDC (HDMIRX_DDC_BASE +0x4c)//0x3e_26h
    #define REG_0098_DDC_REG_A0_CPU_WDATA Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0098_DDC_REG_D1_DIRTY_BIT Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0098_DDC_REG_D1_LAST_RW Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0098_DDC_REG_D1_DDC_BUSY Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0098_DDC_REG_D1_DDCW_PROTECT Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0098_DDC_REG_D1_DDC_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_009C_DDC (HDMIRX_DDC_BASE +0x4e)//0x3e_27h
    #define REG_009C_DDC_REG_D1_LAST_ADR Fld(8,0,AC_FULLB0)//[7:0]
#define REG_00A0_DDC (HDMIRX_DDC_BASE +0x50)//0x3e_28h
    #define REG_00A0_DDC_REG_D2B_WBUF_RPORT_D2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00A0_DDC_REG_D2B_RBUF_WPORT_D2 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00A4_DDC (HDMIRX_DDC_BASE +0x52)//0x3e_29h
    #define REG_00A4_DDC_REG_D2B_ID_D2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_00A8_DDC (HDMIRX_DDC_BASE +0x54)//0x3e_2ah
    #define REG_00A8_DDC_REG_D2B_INT_FINAL_STATUS_D2 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_00A8_DDC_REG_NEW_START_FLAG_D2 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_00A8_DDC_REG_D2B_INT_MASK_D2 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00AC_DDC (HDMIRX_DDC_BASE +0x56)//0x3e_2bh
    #define REG_00AC_DDC_REG_D2B_INT_FORCE_D2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00AC_DDC_REG_D2B_INT_CLR_D2 Fld(7,8,AC_MSKB1)//[14:8]
    #define REG_00AC_DDC_REG_NEW_START_CLR_D2 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00B0_DDC (HDMIRX_DDC_BASE +0x58)//0x3e_2ch
    #define REG_00B0_DDC_REG_D2_DIRTY_BIT Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00B0_DDC_REG_D2_LAST_RW Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00B0_DDC_REG_D2_DDC_BUSY Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00B0_DDC_REG_D2_CLR_DIRTY Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00B0_DDC_REG_D2_DDCW_PROTECT Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_00B0_DDC_REG_D2_DDC_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_00B0_DDC_REG_D2_LAST_ADR Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00C0_DDC (HDMIRX_DDC_BASE +0x60)//0x3e_30h
    #define REG_00C0_DDC_REG_FILTER_ON Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00C0_DDC_REG_FILTER_MSB Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00C0_DDC_REG_BYPASS_DDC Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00C0_DDC_REG_BYPASS_SEL Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_00C0_DDC_REG_A0_HDMI_256_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_00C0_DDC_REG_D0_HDMI_256_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00C0_DDC_REG_D1_HDMI_256_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_00C0_DDC_REG_D2_HDMI_256_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00C0_DDC_REG_D3_HDMI_256_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00C0_DDC_REG_DELAY_SDA_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00C0_DDC_REG_DELAY_SDA_SEL Fld(2,13,AC_MSKB1)//[14:13]
    #define REG_00C0_DDC_REG_ID_CHK_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00C4_DDC (HDMIRX_DDC_BASE + 0x62)//0x3e_31h
    #define REG_00C4_DDC_REG_DDC_OVERFLOW_CONFIG Fld(2,0,AC_MSKB0)//[1:0]
#define REG_00F4_DDC (HDMIRX_DDC_BASE +0x7a)//0x3e_3dh
    #define REG_00F4_DDC_REG_CPU_RD_BUSY_D0 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00F4_DDC_REG_CPU_WR_BUSY_D0 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00F4_DDC_REG_CPU_RD_BUSY_A0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00F4_DDC_REG_CPU_WR_BUSY_A0 Fld(1,13,AC_MSKB1)//[13:13]
#define REG_00F8_DDC (HDMIRX_DDC_BASE +0x7c)//0x3e_3eh
    #define REG_00F8_DDC_REG_RSTZ_SW_DDC Fld(1,7,AC_MSKB0)//[7:7]
#define REG_0100_DDC (HDMIRX_DDC_BASE +0x80)//0x3e_40h
    #define REG_0100_DDC_REG_D2B_ID_2_A0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0100_DDC_REG_SLAVE_ID_CUR_A0 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0104_DDC (HDMIRX_DDC_BASE +0x82)//0x3e_41h
    #define REG_0104_DDC_REG_D2B_ID_2_D0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0104_DDC_REG_SLAVE_ID_CUR_D0 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0108_DDC (HDMIRX_DDC_BASE +0x84)//0x3e_42h
    #define REG_0108_DDC_REG_D2B_ID_2_D1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0108_DDC_REG_SLAVE_ID_CUR_D1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_010C_DDC (HDMIRX_DDC_BASE +0x86)//0x3e_43h
    #define REG_010C_DDC_REG_D2B_ID_2_D2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_010C_DDC_REG_SLAVE_ID_CUR_D2 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0110_DDC (HDMIRX_DDC_BASE +0x88)//0x3e_44h
    #define REG_0110_DDC_REG_D2B_ID_2_D3 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0110_DDC_REG_SLAVE_ID_CUR_D3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0114_DDC (HDMIRX_DDC_BASE +0x8a)//0x3e_45h
    #define REG_0114_DDC_REG_ENHANCE_DDC_EN_D0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0114_DDC_REG_ENHANCE_DDC_EN_D1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0114_DDC_REG_ENHANCE_DDC_EN_D2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0114_DDC_REG_ENHANCE_DDC_EN_D3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0114_DDC_REG_ENHANCE_DDC_EN_A0 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0114_DDC_REG_RESVD_08AH Fld(3,5,AC_MSKB0)//[7:5]
    #define REG_0114_DDC_REG_DDC_SEGMENT_MASK_D0 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0114_DDC_REG_DDC_SEGMENT_MASK_D1 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0114_DDC_REG_DDC_SEGMENT_MASK_D2 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0114_DDC_REG_DDC_SEGMENT_MASK_D3 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0114_DDC_REG_DDC_SEGMENT_MASK_A0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0114_DDC_REG_RESVD_08BH Fld(2,13,AC_MSKB1)//[14:13]
#define REG_0124_DDC (HDMIRX_DDC_BASE + 0x92)//0x3e_49h
    #define REG_0124_DDC_REG_RFIFO_DEPTH_A0 Fld(3,12,AC_MSKB1)//[14:12]
    #define REG_0124_DDC_REG_DOUBLE_FIFO_EN_A0 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0128_DDC (HDMIRX_DDC_BASE +0x94)//0x3e_4ah
    #define REG_0128_DDC_REG_RFIFO_DEPTH_D0 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0128_DDC_REG_DOUBLE_FIFO_EN_D0 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0128_DDC_REG_RFIFO_DEPTH_D1 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0128_DDC_REG_DOUBLE_FIFO_EN_D1 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0128_DDC_REG_RFIFO_DEPTH_D2 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0128_DDC_REG_DOUBLE_FIFO_EN_D2 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0128_DDC_REG_RFIFO_DEPTH_D3 Fld(3,12,AC_MSKB1)//[14:12]
    #define REG_0128_DDC_REG_DOUBLE_FIFO_EN_D3 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_012C_DDC (HDMIRX_DDC_BASE +0x96)//0x3e_4bh
    #define REG_012C_DDC_REG_XSRAM_RBASE_ADR_A0 Fld(13,0,AC_MSKW10)//[12:0]
#define REG_0130_DDC (HDMIRX_DDC_BASE +0x98)//0x3e_4ch
    #define REG_0130_DDC_REG_XSRAM_RBASE_ADR_D0 Fld(13,0,AC_MSKW10)//[12:0]
#define REG_0134_DDC (HDMIRX_DDC_BASE + 0x9a)//0x3e_4dh
    #define REG_0134_DDC_REG_XSRAM_RBASE_ADR_D1 Fld(13,0,AC_MSKW10)//[12:0]
#define REG_0138_DDC (HDMIRX_DDC_BASE +0x9c)//0x3e_4eh
    #define REG_0138_DDC_REG_XSRAM_RBASE_ADR_D2 Fld(13,0,AC_MSKW10)//[12:0]
#define REG_013C_DDC (HDMIRX_DDC_BASE +0x9e)//0x3e_4fh
    #define REG_013C_DDC_REG_XSRAM_RBASE_ADR_D3 Fld(13,0,AC_MSKW10)//[12:0]
#define REG_0140_DDC (HDMIRX_DDC_BASE +0xa0)//0x3e_50h
    #define REG_0140_DDC_REG_D2B_WBUF_RPORT_D3 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0140_DDC_REG_D2B_RBUF_WPORT_D3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0144_DDC (HDMIRX_DDC_BASE +0xa2)//0x3e_51h
    #define REG_0144_DDC_REG_D2B_ID_D3 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0148_DDC (HDMIRX_DDC_BASE +0xa4)//0x3e_52h
    #define REG_0148_DDC_REG_D2B_INT_FINAL_STATUS_D3 Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0148_DDC_REG_NEW_START_FLAG_D3 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0148_DDC_REG_D2B_INT_MASK_D3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_014C_DDC (HDMIRX_DDC_BASE +0xa6)//0x3e_53h
    #define REG_014C_DDC_REG_D2B_INT_FORCE_D3 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_014C_DDC_REG_D2B_INT_CLR_D3 Fld(7,8,AC_MSKB1)//[14:8]
    #define REG_014C_DDC_REG_NEW_START_CLR_D3 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0150_DDC (HDMIRX_DDC_BASE +0xa8)//0x3e_54h
    #define REG_0150_DDC_REG_D3_DIRTY_BIT Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0150_DDC_REG_D3_LAST_RW Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0150_DDC_REG_D3_DDC_BUSY Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0150_DDC_REG_D3_CLR_DIRTY Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0150_DDC_REG_D3_DDCW_PROTECT Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0150_DDC_REG_D3_DDC_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0150_DDC_REG_D3_LAST_ADR Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0168_DDC (HDMIRX_DDC_BASE + 0xb4)//0x3e_5ah
    #define REG_0168_DDC_REG_MCCS_CHKSUM_CLR_D3 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0168_DDC_REG_MCCS_PWRKEY_CLR_D3 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0168_DDC_REG_MCCS_WKUP_CLR_D3 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0168_DDC_REG_MCCS_WKUP_FLAG_CLR_D3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0168_DDC_REG_MCCS_WKUP_EN_D3 Fld(1,4,AC_MSKB0)//[4:4]
#define REG_016C_DDC (HDMIRX_DDC_BASE + 0xb6)//0x3e_5bh
    #define REG_016C_DDC_REG_D2B_MCCS_CHKSUM_ERR_D3 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_016C_DDC_REG_D2B_MCCS_WKUP_FLAG_D3 Fld(1,6,AC_MSKB0)//[6:6]
#define REG_0170_DDC (HDMIRX_DDC_BASE + 0xb8)//0x3e_5ch
    #define REG_0170_DDC_REG_MCCS_PWR_KEY_D3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0174_DDC (HDMIRX_DDC_BASE + 0xba)//0x3e_5dh
    #define REG_0174_DDC_REG_DDC2MCU_CUR_ADR_D3_UPDATE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0174_DDC_REG_DDC2MCU_CUR_ADR_D3 Fld(7,1,AC_MSKB0)//[7:1]
    #define REG_0174_DDC_REG_DDC2MCU_START_ADR_D3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0178_DDC (HDMIRX_DDC_BASE + 0xbc)//0x3e_5eh
    #define REG_0178_DDC_REG_D2B_FIFO_EN_D3 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0178_DDC_REG_FIFO_ENHANCE_MODE_EN_D3 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0178_DDC_REG_XSRAM_WPORT_PULSE_D3 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0178_DDC_REG_RW_DONE_PULSE_D3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0178_DDC_REG_FIFO_FULL_CLR_D3 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0178_DDC_REG_FIFO_EMPTY_CLR_D3 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0178_DDC_REG_FIFO_FULL_FLAG_D3 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0178_DDC_REG_FIFO_EMPTY_FLAG_D3 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0178_DDC_REG_FIFO_DEPTH_D3 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0178_DDC_REG_RESVD_0BCH Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0178_DDC_REG_INT_SIMPLIFIED_EN_D3 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0178_DDC_REG_CHK_INT_STS_EN_D3 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0178_DDC_REG_EXTRA_INT_EN_D3 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0178_DDC_REG_EMERGENT_INT_EN_D3 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_017C_DDC (HDMIRX_DDC_BASE + 0xbe)//0x3e_5fh
    #define REG_017C_DDC_REG_XSRAM_WBASE_ADR_D3 Fld(13,0,AC_MSKW10)//[12:0]
    #define REG_017C_DDC_REG_RESVD_0BEH Fld(3,13,AC_MSKB1)//[15:13]
#define REG_0180_DDC (HDMIRX_DDC_BASE + 0xc0)//0x3e_60h
    #define REG_0180_DDC_REG_MCCS_CHKSUM_CLR_A0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0180_DDC_REG_MCCS_CHKSUM_CLR_D0 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0180_DDC_REG_MCCS_PWRKEY_CLR_A0 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0180_DDC_REG_MCCS_PWRKEY_CLR_D0 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0180_DDC_REG_MCCS_WKUP_CLR_A0 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0180_DDC_REG_MCCS_WKUP_CLR_D0 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0180_DDC_REG_MCCS_WKUP_FLAG_CLR_A0 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0180_DDC_REG_MCCS_WKUP_FLAG_CLR_D0 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0180_DDC_REG_MCCS_WKUP_EN_A0 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0180_DDC_REG_MCCS_WKUP_EN_D0 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0184_DDC (HDMIRX_DDC_BASE + 0xc2)//0x3e_61h
    #define REG_0184_DDC_REG_D2B_MCCS_CHKSUM_ERR_A0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0184_DDC_REG_D2B_MCCS_CHKSUM_ERR_D0 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0184_DDC_REG_D2B_MCCS_WKUP_FLAG_A0 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0184_DDC_REG_D2B_MCCS_WKUP_FLAG_D0 Fld(1,3,AC_MSKB0)//[3:3]
#define REG_0188_DDC (HDMIRX_DDC_BASE + 0xc4)//0x3e_62h
    #define REG_0188_DDC_REG_MCCS_PWR_KEY_A0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0188_DDC_REG_MCCS_PWR_KEY_D0 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_018C_DDC (HDMIRX_DDC_BASE + 0xc6)//0x3e_63h
    #define REG_018C_DDC_REG_DDC2MCU_CUR_ADR_D0_UPDATE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_018C_DDC_REG_DDC2MCU_CUR_ADR_D0 Fld(7,1,AC_MSKB0)//[7:1]
    #define REG_018C_DDC_REG_DDC2MCU_START_ADR_D0 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0190_DDC (HDMIRX_DDC_BASE + 0xc8)//0x3e_64h
    #define REG_0190_DDC_REG_D2B_FIFO_EN_D0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0190_DDC_REG_FIFO_ENHANCE_MODE_EN_D0 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0190_DDC_REG_XSRAM_WPORT_PULSE_D0 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0190_DDC_REG_RW_DONE_PULSE_D0 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0190_DDC_REG_FIFO_FULL_CLR_D0 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0190_DDC_REG_FIFO_EMPTY_CLR_D0 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0190_DDC_REG_FIFO_FULL_FLAG_D0 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0190_DDC_REG_FIFO_EMPTY_FLAG_D0 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0190_DDC_REG_FIFO_DEPTH_D0 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0190_DDC_REG_RESVD_0C9H Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0190_DDC_REG_INT_SIMPLIFIED_EN_D0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0190_DDC_REG_CHK_INT_STS_EN_D0 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0190_DDC_REG_EXTRA_INT_EN_D0 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0190_DDC_REG_EMERGENT_INT_EN_D0 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0194_DDC (HDMIRX_DDC_BASE + 0xca)//0x3e_65h
    #define REG_0194_DDC_REG_XSRAM_WBASE_ADR_D0 Fld(13,0,AC_MSKW10)//[12:0]
    #define REG_0194_DDC_REG_RESVD_0CAH Fld(3,13,AC_MSKB1)//[15:13]
#define REG_0198_DDC (HDMIRX_DDC_BASE + 0xcc)//0x3e_66h
    #define REG_0198_DDC_REG_DDC2MCU_CUR_ADR_D1_UPDATE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0198_DDC_REG_DDC2MCU_CUR_ADR_D1 Fld(7,1,AC_MSKB0)//[7:1]
    #define REG_0198_DDC_REG_DDC2MCU_START_ADR_D1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_019C_DDC (HDMIRX_DDC_BASE + 0xce)//0x3e_67h
    #define REG_019C_DDC_REG_D2B_FIFO_EN_D1 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_019C_DDC_REG_FIFO_ENHANCE_MODE_EN_D1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_019C_DDC_REG_XSRAM_WPORT_PULSE_D1 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_019C_DDC_REG_RW_DONE_PULSE_D1 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_019C_DDC_REG_FIFO_FULL_CLR_D1 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_019C_DDC_REG_FIFO_EMPTY_CLR_D1 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_019C_DDC_REG_FIFO_FULL_FLAG_D1 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_019C_DDC_REG_FIFO_EMPTY_FLAG_D1 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_019C_DDC_REG_FIFO_DEPTH_D1 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_019C_DDC_REG_RESVD_0CFH Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_019C_DDC_REG_INT_SIMPLIFIED_EN_D1 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_019C_DDC_REG_CHK_INT_STS_EN_D1 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_019C_DDC_REG_EXTRA_INT_EN_D1 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_019C_DDC_REG_EMERGENT_INT_EN_D1 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01A0_DDC (HDMIRX_DDC_BASE + 0xd0)//0x3e_68h
    #define REG_01A0_DDC_REG_XSRAM_WBASE_ADR_D1 Fld(13,0,AC_MSKW10)//[12:0]
    #define REG_01A0_DDC_REG_RESVD_0D1H Fld(3,13,AC_MSKB1)//[15:13]
#define REG_01A4_DDC (HDMIRX_DDC_BASE + 0xd2)//0x3e_69h
    #define REG_01A4_DDC_REG_DDC2MCU_CUR_ADR_D2_UPDATE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01A4_DDC_REG_DDC2MCU_CUR_ADR_D2 Fld(7,1,AC_MSKB0)//[7:1]
    #define REG_01A4_DDC_REG_DDC2MCU_START_ADR_D2 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01A8_DDC (HDMIRX_DDC_BASE + 0xd4)//0x3e_6ah
    #define REG_01A8_DDC_REG_ID_INT_FINAL_STATUS_D0 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01A8_DDC_REG_ID_INT_FINAL_STATUS_D1 Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_01A8_DDC_REG_ID_INT_FINAL_STATUS_D2 Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_01A8_DDC_REG_ID_INT_FINAL_STATUS_D3 Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_01A8_DDC_REG_ID_INT_FINAL_STATUS_A0 Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_01A8_DDC_REG_RESVD_06AH Fld(4,12,AC_MSKB1)//[15:12]
#define REG_01AC_DDC (HDMIRX_DDC_BASE + 0xd6)//0x3e_6bh
    #define REG_01AC_DDC_REG_ID_INT_MASK_D0 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01AC_DDC_REG_ID_INT_MASK_D1 Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_01AC_DDC_REG_ID_INT_MASK_D2 Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_01AC_DDC_REG_ID_INT_MASK_D3 Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_01AC_DDC_REG_ID_INT_MASK_A0 Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_01AC_DDC_REG_RESVD_06BH Fld(4,12,AC_MSKB1)//[15:12]
#define REG_01B0_DDC (HDMIRX_DDC_BASE + 0xd8)//0x3e_6ch
    #define REG_01B0_DDC_REG_ID_INT_FORCE_D0 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01B0_DDC_REG_ID_INT_FORCE_D1 Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_01B0_DDC_REG_ID_INT_FORCE_D2 Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_01B0_DDC_REG_ID_INT_FORCE_D3 Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_01B0_DDC_REG_ID_INT_FORCE_A0 Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_01B0_DDC_REG_RESVD_06CH Fld(4,12,AC_MSKB1)//[15:12]
#define REG_01B4_DDC (HDMIRX_DDC_BASE + 0xda)//0x3e_6dh
    #define REG_01B4_DDC_REG_ID_INT_CLR_D0 Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01B4_DDC_REG_ID_INT_CLR_D1 Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_01B4_DDC_REG_ID_INT_CLR_D2 Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_01B4_DDC_REG_ID_INT_CLR_D3 Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_01B4_DDC_REG_ID_INT_CLR_A0 Fld(2,10,AC_MSKB1)//[11:10]
#define REG_01B8_DDC (HDMIRX_DDC_BASE + 0xdc)//0x3e_6eh
    #define REG_01B8_DDC_REG_INT_ID0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01B8_DDC_REG_INT_ID1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01C0_DDC (HDMIRX_DDC_BASE + 0xe0)//0x3e_70h
    #define REG_01C0_DDC_REG_D2B_FIFO_EN_D2 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01C0_DDC_REG_FIFO_ENHANCE_MODE_EN_D2 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01C0_DDC_REG_XSRAM_WPORT_PULSE_D2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01C0_DDC_REG_RW_DONE_PULSE_D2 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01C0_DDC_REG_FIFO_FULL_CLR_D2 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01C0_DDC_REG_FIFO_EMPTY_CLR_D2 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01C0_DDC_REG_FIFO_FULL_FLAG_D2 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_01C0_DDC_REG_FIFO_EMPTY_FLAG_D2 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_01C0_DDC_REG_FIFO_DEPTH_D2 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_01C0_DDC_REG_RESVD_0E1H Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_01C0_DDC_REG_INT_SIMPLIFIED_EN_D2 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_01C0_DDC_REG_CHK_INT_STS_EN_D2 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_01C0_DDC_REG_EXTRA_INT_EN_D2 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01C0_DDC_REG_EMERGENT_INT_EN_D2 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01C4_DDC (HDMIRX_DDC_BASE + 0xe2)//0x3e_71h
    #define REG_01C4_DDC_REG_XSRAM_WBASE_ADR_D2 Fld(13,0,AC_MSKW10)//[12:0]
    #define REG_01C4_DDC_REG_RESVD_0E3H Fld(3,13,AC_MSKB1)//[15:13]
#define REG_01C8_DDC (HDMIRX_DDC_BASE + 0xe4)//0x3e_72h
    #define REG_01C8_DDC_REG_DDC2MCU_CUR_ADR_A0_UPDATE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01C8_DDC_REG_DDC2MCU_CUR_ADR_A0 Fld(7,1,AC_MSKB0)//[7:1]
    #define REG_01C8_DDC_REG_DDC2MCU_START_ADR_A0 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01CC_DDC (HDMIRX_DDC_BASE + 0xe6)//0x3e_73h
    #define REG_01CC_DDC_REG_D2B_FIFO_EN_A0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01CC_DDC_REG_FIFO_ENHANCE_MODE_EN_A0 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01CC_DDC_REG_XSRAM_WPORT_PULSE_A0 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01CC_DDC_REG_RW_DONE_PULSE_A0 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01CC_DDC_REG_FIFO_FULL_CLR_A0 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01CC_DDC_REG_FIFO_EMPTY_CLR_A0 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01CC_DDC_REG_FIFO_FULL_FLAG_A0 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_01CC_DDC_REG_FIFO_EMPTY_FLAG_A0 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_01CC_DDC_REG_FIFO_DEPTH_A0 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_01CC_DDC_REG_RESVD_0E7H Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_01CC_DDC_REG_INT_SIMPLIFIED_EN_A0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_01CC_DDC_REG_CHK_INT_STS_EN_A0 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_01CC_DDC_REG_EXTRA_INT_EN_A0 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01CC_DDC_REG_EMERGENT_INT_EN_A0 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01D0_DDC (HDMIRX_DDC_BASE + 0xe8)//0x3e_74h
    #define REG_01D0_DDC_REG_XSRAM_WBASE_ADR_A0 Fld(13,0,AC_MSKW10)//[12:0]
    #define REG_01D0_DDC_REG_RESVD_0E9H Fld(3,13,AC_MSKB1)//[15:13]
#define REG_01D4_DDC (HDMIRX_DDC_BASE +0xea)//0x3e_75h
    #define REG_01D4_DDC_REG_WR_XDATA_ERR_CLR Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01D4_DDC_REG_RD_XDATA_ERR_CLR Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01D4_DDC_REG_WR_XDATA_ERR_FLAG Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01D4_DDC_REG_RD_XDATA_ERR_FLAG Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01D4_DDC_REG_RESVD_0EAH Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_01D4_DDC_REG_CPU_SRAM_BASE_ADR_SEL Fld(6,8,AC_MSKB1)//[13:8]
#define REG_01D8_DDC (HDMIRX_DDC_BASE +0xec)//0x3e_76h
    #define REG_01D8_DDC_REG_EDID_SRAM_BASE_ADR_SEL_D0 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_01D8_DDC_REG_EDID_SRAM_BASE_ADR_SEL_D1 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_01DC_DDC (HDMIRX_DDC_BASE +0xee)//0x3e_77h
    #define REG_01DC_DDC_REG_MCCS_CHKSUM_CLR_D1 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01DC_DDC_REG_MCCS_CHKSUM_CLR_D2 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01DC_DDC_REG_MCCS_PWRKEY_CLR_D1 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01DC_DDC_REG_MCCS_PWRKEY_CLR_D2 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01DC_DDC_REG_MCCS_WKUP_CLR_D1 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01DC_DDC_REG_MCCS_WKUP_CLR_D2 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01DC_DDC_REG_MCCS_WKUP_FLAG_CLR_D1 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_01DC_DDC_REG_MCCS_WKUP_FLAG_CLR_D2 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_01DC_DDC_REG_MCCS_WKUP_EN_D1 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01DC_DDC_REG_MCCS_WKUP_EN_D2 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01E0_DDC (HDMIRX_DDC_BASE + 0xf0)//0x3e_78h
    #define REG_01E0_DDC_REG_D2B_MCCS_CHKSUM_ERR_D1 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01E0_DDC_REG_D2B_MCCS_CHKSUM_ERR_D2 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01E0_DDC_REG_D2B_MCCS_WKUP_FLAG_D1 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01E0_DDC_REG_D2B_MCCS_WKUP_FLAG_D2 Fld(1,3,AC_MSKB0)//[3:3]
#define REG_01E4_DDC (HDMIRX_DDC_BASE + 0xf2)//0x3e_79h
    #define REG_01E4_DDC_REG_MCCS_PWR_KEY_D1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01E4_DDC_REG_MCCS_PWR_KEY_D2 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01E8_DDC (HDMIRX_DDC_BASE +0xf4)//0x3e_7ah
    #define REG_01E8_DDC_REG_CHKSUM_DET_EN_D0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01E8_DDC_REG_CHKSUM_DET_EN_D1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01E8_DDC_REG_CHKSUM_DET_EN_D2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01E8_DDC_REG_CHKSUM_DET_EN_A0 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01E8_DDC_REG_CHKSUM_DET_EN_D3 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01E8_DDC_REG_REVSD_0F4H Fld(3,5,AC_MSKB0)//[7:5]
#define REG_01EC_DDC (HDMIRX_DDC_BASE + 0xf6)//0x3e_7bh
    #define REG_01EC_DDC_REG_EDID_SRAM_BASE_ADR_SEL_D2 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_01EC_DDC_REG_EDID_SRAM_BASE_ADR_SEL_D3 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_01F0_DDC (HDMIRX_DDC_BASE + 0xf8)//0x3e_7ch
    #define REG_01F0_DDC_REG_EDID_SRAM_BASE_ADR_SEL_DP0 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_01F0_DDC_REG_EDID_SRAM_BASE_ADR_SEL_DP1 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_01F4_DDC (HDMIRX_DDC_BASE + 0xfa)//0x3e_7dh
    #define REG_01F4_DDC_REG_EDID_SRAM_BASE_ADR_SEL_DP2 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_01F4_DDC_REG_EDID_SRAM_BASE_ADR_SEL_DP3 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_01F8_DDC (HDMIRX_DDC_BASE + 0xfc)//0x3e_7eh
    #define REG_01F8_DDC_REG_EDID_SRAM_BASE_ADR_SEL_A0 Fld(6,0,AC_MSKB0)//[5:0]
#define REG_01FC_DDC (HDMIRX_DDC_BASE + 0xfe)//0x3e_7fh
    #define REG_01FC_DDC_REG_CLK_EN_D0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01FC_DDC_REG_CLK_EN_D1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01FC_DDC_REG_CLK_EN_D2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01FC_DDC_REG_CLK_EN_D3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01FC_DDC_REG_CLK_EN_A0 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01FC_DDC_REG_AUTO_CLK_GATE_EN Fld(1,15,AC_MSKB1)//[15:15]
