// Seed: 3174251929
module module_0;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd53
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  inout supply1 id_3;
  output wire id_2;
  output wor id_1;
  wire [1 : 1 'b0 -  !  id_4] id_5;
  module_0 modCall_1 ();
  assign id_1 = 1'b0;
  wire id_6, id_7;
  assign id_3 = 1;
endmodule
module module_2 #(
    parameter id_0 = 32'd10
) (
    input tri  _id_0,
    input wire id_1
);
  logic id_3;
  module_0 modCall_1 ();
  assign id_3 = id_3;
  assign id_3 = id_1;
  logic [id_0 : -1] id_4;
  ;
endmodule
