
*** Running vivado
    with args -log hc_sr04_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hc_sr04_top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Aug 19 16:46:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source hc_sr04_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1486.512 ; gain = 11.934 ; free physical = 3246 ; free virtual = 13148
Command: link_design -top hc_sr04_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1672.645 ; gain = 0.000 ; free physical = 3057 ; free virtual = 12960
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1891.203 ; gain = 0.000 ; free physical = 2947 ; free virtual = 12849
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1996.156 ; gain = 100.984 ; free physical = 2898 ; free virtual = 12801

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 27afda7f4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2435.078 ; gain = 438.922 ; free physical = 2509 ; free virtual = 12412

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 27afda7f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.031 ; gain = 0.000 ; free physical = 2171 ; free virtual = 12074

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 27afda7f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.031 ; gain = 0.000 ; free physical = 2171 ; free virtual = 12074
Phase 1 Initialization | Checksum: 27afda7f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2769.031 ; gain = 0.000 ; free physical = 2171 ; free virtual = 12074

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 27afda7f4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2769.031 ; gain = 0.000 ; free physical = 2171 ; free virtual = 12074

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 27afda7f4

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2769.031 ; gain = 0.000 ; free physical = 2171 ; free virtual = 12074
Phase 2 Timer Update And Timing Data Collection | Checksum: 27afda7f4

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2769.031 ; gain = 0.000 ; free physical = 2171 ; free virtual = 12074

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 27afda7f4

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2769.031 ; gain = 0.000 ; free physical = 2171 ; free virtual = 12074
Retarget | Checksum: 27afda7f4
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1c89e3039

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2769.031 ; gain = 0.000 ; free physical = 2171 ; free virtual = 12074
Constant propagation | Checksum: 1c89e3039
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.031 ; gain = 0.000 ; free physical = 2171 ; free virtual = 12074
Phase 5 Sweep | Checksum: 1d794ad2f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2769.031 ; gain = 0.000 ; free physical = 2171 ; free virtual = 12074
Sweep | Checksum: 1d794ad2f
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1d794ad2f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2801.047 ; gain = 32.016 ; free physical = 2171 ; free virtual = 12074
BUFG optimization | Checksum: 1d794ad2f
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1d794ad2f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2801.047 ; gain = 32.016 ; free physical = 2171 ; free virtual = 12074
Shift Register Optimization | Checksum: 1d794ad2f
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1c6bc7719

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2801.047 ; gain = 32.016 ; free physical = 2171 ; free virtual = 12074
Post Processing Netlist | Checksum: 1c6bc7719
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 25760af6b

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2801.047 ; gain = 32.016 ; free physical = 2171 ; free virtual = 12074

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2801.047 ; gain = 0.000 ; free physical = 2171 ; free virtual = 12074
Phase 9.2 Verifying Netlist Connectivity | Checksum: 25760af6b

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2801.047 ; gain = 32.016 ; free physical = 2171 ; free virtual = 12074
Phase 9 Finalization | Checksum: 25760af6b

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2801.047 ; gain = 32.016 ; free physical = 2171 ; free virtual = 12074
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 25760af6b

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2801.047 ; gain = 32.016 ; free physical = 2171 ; free virtual = 12074

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 25760af6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.047 ; gain = 0.000 ; free physical = 2171 ; free virtual = 12074

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25760af6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2801.047 ; gain = 0.000 ; free physical = 2171 ; free virtual = 12074

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.047 ; gain = 0.000 ; free physical = 2171 ; free virtual = 12074
Ending Netlist Obfuscation Task | Checksum: 25760af6b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.047 ; gain = 0.000 ; free physical = 2171 ; free virtual = 12074
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2801.047 ; gain = 905.875 ; free physical = 2171 ; free virtual = 12074
INFO: [Vivado 12-24828] Executing command : report_drc -file hc_sr04_top_drc_opted.rpt -pb hc_sr04_top_drc_opted.pb -rpx hc_sr04_top_drc_opted.rpx
Command: report_drc -file hc_sr04_top_drc_opted.rpt -pb hc_sr04_top_drc_opted.pb -rpx hc_sr04_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/psh/tools/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/project_9/project_9.runs/impl_1/hc_sr04_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.047 ; gain = 0.000 ; free physical = 2122 ; free virtual = 12024
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2801.047 ; gain = 0.000 ; free physical = 2122 ; free virtual = 12024
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.047 ; gain = 0.000 ; free physical = 2122 ; free virtual = 12024
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2801.047 ; gain = 0.000 ; free physical = 2122 ; free virtual = 12024
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.047 ; gain = 0.000 ; free physical = 2122 ; free virtual = 12024
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.047 ; gain = 0.000 ; free physical = 2122 ; free virtual = 12025
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2801.047 ; gain = 0.000 ; free physical = 2122 ; free virtual = 12025
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/hc_sr04_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.977 ; gain = 0.000 ; free physical = 2080 ; free virtual = 11982
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c7ea0fa7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.977 ; gain = 0.000 ; free physical = 2080 ; free virtual = 11982
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.977 ; gain = 0.000 ; free physical = 2080 ; free virtual = 11982

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ee32b1ff

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2833.977 ; gain = 0.000 ; free physical = 2072 ; free virtual = 11975

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1452fa554

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2072 ; free virtual = 11975

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1452fa554

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2072 ; free virtual = 11975
Phase 1 Placer Initialization | Checksum: 1452fa554

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2072 ; free virtual = 11975

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13fcb44f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2082 ; free virtual = 11985

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f2a5d3a6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2089 ; free virtual = 11992

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f2a5d3a6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2089 ; free virtual = 11992

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 13e5652f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2105 ; free virtual = 12008

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1858d2a2e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2105 ; free virtual = 12008

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 9 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4 nets or LUTs. Breaked 0 LUT, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2104 ; free virtual = 12007

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              4  |                     4  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              4  |                     4  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 253b834e1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2104 ; free virtual = 12007
Phase 2.5 Global Place Phase2 | Checksum: 2480436eb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2104 ; free virtual = 12007
Phase 2 Global Placement | Checksum: 2480436eb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2104 ; free virtual = 12007

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 237a1ff34

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2104 ; free virtual = 12007

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2a9b8ca2f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2104 ; free virtual = 12007

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25db28527

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2104 ; free virtual = 12007

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2aa5d3898

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2104 ; free virtual = 12007

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2431b2206

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2102 ; free virtual = 12005

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 18fab81ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2107 ; free virtual = 12010

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 228e4e181

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2107 ; free virtual = 12010

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2631702cd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2107 ; free virtual = 12010

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2d834efc3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2109 ; free virtual = 12012
Phase 3 Detail Placement | Checksum: 2d834efc3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2109 ; free virtual = 12012

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 213a7415f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.592 | TNS=-2.166 |
Phase 1 Physical Synthesis Initialization | Checksum: 158ee9a8d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2108 ; free virtual = 12011
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 22c6712e1

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2108 ; free virtual = 12011
Phase 4.1.1.1 BUFG Insertion | Checksum: 213a7415f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2108 ; free virtual = 12011

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.097. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19066f629

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2114 ; free virtual = 12017

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2114 ; free virtual = 12017
Phase 4.1 Post Commit Optimization | Checksum: 19066f629

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2114 ; free virtual = 12017

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19066f629

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2114 ; free virtual = 12017

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19066f629

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2114 ; free virtual = 12017
Phase 4.3 Placer Reporting | Checksum: 19066f629

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2114 ; free virtual = 12017

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2114 ; free virtual = 12017

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2114 ; free virtual = 12017
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b6adab75

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2114 ; free virtual = 12017
Ending Placer Task | Checksum: 181824f8a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2873.020 ; gain = 39.043 ; free physical = 2114 ; free virtual = 12017
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2873.020 ; gain = 71.973 ; free physical = 2114 ; free virtual = 12017
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file hc_sr04_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2090 ; free virtual = 11993
INFO: [Vivado 12-24828] Executing command : report_utilization -file hc_sr04_top_utilization_placed.rpt -pb hc_sr04_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file hc_sr04_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2091 ; free virtual = 11994
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2091 ; free virtual = 11994
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2091 ; free virtual = 11994
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2091 ; free virtual = 11994
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2091 ; free virtual = 11994
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2091 ; free virtual = 11994
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2090 ; free virtual = 11994
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2090 ; free virtual = 11994
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/hc_sr04_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2072 ; free virtual = 11975
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.09s |  WALL: 0.08s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2072 ; free virtual = 11975

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.347 | TNS=-1.263 |
Phase 1 Physical Synthesis Initialization | Checksum: 16afb27df

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2072 ; free virtual = 11975
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.347 | TNS=-1.263 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 16afb27df

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2072 ; free virtual = 11975

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.347 | TNS=-1.263 |
INFO: [Physopt 32-702] Processed net hcsr04/distance_cm_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net hcsr04/echo_width_reg_n_0_[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net hcsr04/echo_width_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.326 | TNS=-1.158 |
INFO: [Physopt 32-663] Processed net hcsr04/echo_width_reg_n_0_[5].  Re-placed instance hcsr04/echo_width_reg[5]
INFO: [Physopt 32-735] Processed net hcsr04/echo_width_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.305 | TNS=-1.053 |
INFO: [Physopt 32-702] Processed net hcsr04/echo_width_reg_n_0_[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hcsr04/distance_cm[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hcsr04/distance_cm0_inferred__0/i___84_carry__2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hcsr04/distance_cm0_inferred__0/i___84_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hcsr04/i___84_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hcsr04/distance_cm0_inferred__0/i___51_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hcsr04/distance_cm0_inferred__0/i___51_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net hcsr04/i___51_carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.129 | TNS=-0.235 |
INFO: [Physopt 32-702] Processed net hcsr04/i___51_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net hcsr04/i___51_carry__0_i_4_n_0 was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net hcsr04/i___51_carry__0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.059 | TNS=-0.069 |
INFO: [Physopt 32-702] Processed net hcsr04/i___51_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hcsr04/i___51_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hcsr04/distance_cm0_inferred__0/i___1_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hcsr04/distance_cm0_inferred__0/i___1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hcsr04/distance_cm0_inferred__0/i___1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hcsr04/distance_cm0_inferred__0/i___1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net hcsr04/i___1_carry__0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.343 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.343 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2071 ; free virtual = 11975
Phase 3 Critical Path Optimization | Checksum: 16afb27df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2071 ; free virtual = 11975

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.343 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.343 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2071 ; free virtual = 11975
Phase 4 Critical Path Optimization | Checksum: 16afb27df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2071 ; free virtual = 11975
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2071 ; free virtual = 11975
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.343 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.690  |          1.263  |            1  |              0  |                     5  |           0  |           2  |  00:00:01  |
|  Total          |          0.690  |          1.263  |            1  |              0  |                     5  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2071 ; free virtual = 11975
Ending Physical Synthesis Task | Checksum: 179523b96

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2071 ; free virtual = 11975
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2071 ; free virtual = 11975
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2070 ; free virtual = 11974
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2070 ; free virtual = 11974
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2068 ; free virtual = 11972
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2068 ; free virtual = 11972
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2068 ; free virtual = 11973
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2873.020 ; gain = 0.000 ; free physical = 2068 ; free virtual = 11973
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/hc_sr04_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9bdc1a2c ConstDB: 0 ShapeSum: 5b7df06 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 88747ad4 | NumContArr: 7cf9494 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2159604a2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2958.918 ; gain = 0.000 ; free physical = 1948 ; free virtual = 11847

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2159604a2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2958.918 ; gain = 0.000 ; free physical = 1948 ; free virtual = 11847

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2159604a2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2958.918 ; gain = 0.000 ; free physical = 1948 ; free virtual = 11847
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2295138a2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2983.918 ; gain = 25.000 ; free physical = 1925 ; free virtual = 11824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.396  | TNS=0.000  | WHS=-0.132 | THS=-1.729 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 226
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 226
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 29304bc57

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2983.918 ; gain = 25.000 ; free physical = 1921 ; free virtual = 11821

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 29304bc57

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2983.918 ; gain = 25.000 ; free physical = 1921 ; free virtual = 11821

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 241a6c445

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2983.918 ; gain = 25.000 ; free physical = 1921 ; free virtual = 11821
Phase 4 Initial Routing | Checksum: 241a6c445

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2983.918 ; gain = 25.000 ; free physical = 1921 ; free virtual = 11821

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.067 | TNS=-0.085 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 19311ac94

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3007.980 ; gain = 49.062 ; free physical = 1918 ; free virtual = 11817

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.342  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 15ef443bf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3007.980 ; gain = 49.062 ; free physical = 1917 ; free virtual = 11817
Phase 5 Rip-up And Reroute | Checksum: 15ef443bf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3007.980 ; gain = 49.062 ; free physical = 1917 ; free virtual = 11817

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 15ef443bf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3007.980 ; gain = 49.062 ; free physical = 1917 ; free virtual = 11817

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 15ef443bf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3007.980 ; gain = 49.062 ; free physical = 1917 ; free virtual = 11817
Phase 6 Delay and Skew Optimization | Checksum: 15ef443bf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3007.980 ; gain = 49.062 ; free physical = 1917 ; free virtual = 11817

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.434  | TNS=0.000  | WHS=0.130  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 175a84cf9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3007.980 ; gain = 49.062 ; free physical = 1917 ; free virtual = 11817
Phase 7 Post Hold Fix | Checksum: 175a84cf9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3007.980 ; gain = 49.062 ; free physical = 1917 ; free virtual = 11817

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0776529 %
  Global Horizontal Routing Utilization  = 0.119859 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 175a84cf9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3007.980 ; gain = 49.062 ; free physical = 1917 ; free virtual = 11817

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 175a84cf9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3007.980 ; gain = 49.062 ; free physical = 1917 ; free virtual = 11817

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 180522bbb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3007.980 ; gain = 49.062 ; free physical = 1917 ; free virtual = 11817

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 180522bbb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3007.980 ; gain = 49.062 ; free physical = 1917 ; free virtual = 11817

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.434  | TNS=0.000  | WHS=0.130  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 180522bbb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3007.980 ; gain = 49.062 ; free physical = 1917 ; free virtual = 11817
Total Elapsed time in route_design: 19.71 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 981d8ce4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3007.980 ; gain = 49.062 ; free physical = 1917 ; free virtual = 11817
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 981d8ce4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3007.980 ; gain = 49.062 ; free physical = 1917 ; free virtual = 11817

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3007.980 ; gain = 134.961 ; free physical = 1917 ; free virtual = 11817
INFO: [Vivado 12-24828] Executing command : report_drc -file hc_sr04_top_drc_routed.rpt -pb hc_sr04_top_drc_routed.pb -rpx hc_sr04_top_drc_routed.rpx
Command: report_drc -file hc_sr04_top_drc_routed.rpt -pb hc_sr04_top_drc_routed.pb -rpx hc_sr04_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/project_9/project_9.runs/impl_1/hc_sr04_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file hc_sr04_top_methodology_drc_routed.rpt -pb hc_sr04_top_methodology_drc_routed.pb -rpx hc_sr04_top_methodology_drc_routed.rpx
Command: report_methodology -file hc_sr04_top_methodology_drc_routed.rpt -pb hc_sr04_top_methodology_drc_routed.pb -rpx hc_sr04_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/psh/work/project_9/project_9.runs/impl_1/hc_sr04_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file hc_sr04_top_timing_summary_routed.rpt -pb hc_sr04_top_timing_summary_routed.pb -rpx hc_sr04_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file hc_sr04_top_route_status.rpt -pb hc_sr04_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file hc_sr04_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file hc_sr04_top_bus_skew_routed.rpt -pb hc_sr04_top_bus_skew_routed.pb -rpx hc_sr04_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file hc_sr04_top_power_routed.rpt -pb hc_sr04_top_power_summary_routed.pb -rpx hc_sr04_top_power_routed.rpx
Command: report_power -file hc_sr04_top_power_routed.rpt -pb hc_sr04_top_power_summary_routed.pb -rpx hc_sr04_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
149 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file hc_sr04_top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3162.934 ; gain = 154.953 ; free physical = 1787 ; free virtual = 11688
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.934 ; gain = 0.000 ; free physical = 1787 ; free virtual = 11688
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3162.934 ; gain = 0.000 ; free physical = 1787 ; free virtual = 11688
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.934 ; gain = 0.000 ; free physical = 1787 ; free virtual = 11688
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3162.934 ; gain = 0.000 ; free physical = 1787 ; free virtual = 11688
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.934 ; gain = 0.000 ; free physical = 1787 ; free virtual = 11688
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.934 ; gain = 0.000 ; free physical = 1787 ; free virtual = 11688
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3162.934 ; gain = 0.000 ; free physical = 1787 ; free virtual = 11688
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/hc_sr04_top_routed.dcp' has been generated.
Command: write_bitstream -force hc_sr04_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14723904 bits.
Writing bitstream ./hc_sr04_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
161 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3383.988 ; gain = 221.055 ; free physical = 1532 ; free virtual = 11434
INFO: [Common 17-206] Exiting Vivado at Tue Aug 19 16:47:25 2025...
